

================================================================
== Vivado HLS Report for 'pqcrystals_dilithium_10'
================================================================
* Date:           Thu Apr 13 22:44:04 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Phase2
* Solution:       Latency
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.354 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      257|      257| 2.570 us | 2.570 us |  257|  257|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|         8|          -|          -|    32|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     747|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     261|    -|
|Register         |        -|      -|      88|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      88|    1008|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln739_1_fu_839_p2   |     +    |      0|  0|  16|           4|           9|
    |add_ln739_fu_386_p2     |     +    |      0|  0|  19|          12|          12|
    |add_ln740_1_fu_410_p2   |     +    |      0|  0|  19|          12|          12|
    |add_ln740_fu_400_p2     |     +    |      0|  0|  16|           1|           9|
    |add_ln744_1_fu_459_p2   |     +    |      0|  0|  19|          12|          12|
    |add_ln744_fu_449_p2     |     +    |      0|  0|  16|           2|           9|
    |add_ln745_1_fu_479_p2   |     +    |      0|  0|  19|          12|          12|
    |add_ln745_fu_469_p2     |     +    |      0|  0|  16|           2|           9|
    |add_ln749_1_fu_597_p2   |     +    |      0|  0|  19|          12|          12|
    |add_ln749_fu_587_p2     |     +    |      0|  0|  16|           3|           9|
    |add_ln753_1_fu_617_p2   |     +    |      0|  0|  19|          12|          12|
    |add_ln753_fu_607_p2     |     +    |      0|  0|  16|           3|           9|
    |add_ln754_1_fu_680_p2   |     +    |      0|  0|  19|          12|          12|
    |add_ln754_fu_670_p2     |     +    |      0|  0|  16|           3|           9|
    |add_ln758_1_fu_700_p2   |     +    |      0|  0|  19|          12|          12|
    |add_ln758_fu_690_p2     |     +    |      0|  0|  16|           3|           9|
    |add_ln759_1_fu_798_p2   |     +    |      0|  0|  19|          12|          12|
    |add_ln759_fu_788_p2     |     +    |      0|  0|  16|           4|           9|
    |add_ln763_1_fu_818_p2   |     +    |      0|  0|  19|          12|          12|
    |add_ln763_fu_808_p2     |     +    |      0|  0|  16|           4|           9|
    |add_ln767_1_fu_967_p2   |     +    |      0|  0|  19|          12|          12|
    |add_ln767_fu_957_p2     |     +    |      0|  0|  16|           4|           9|
    |add_ln768_1_fu_987_p2   |     +    |      0|  0|  19|          12|          12|
    |add_ln768_fu_977_p2     |     +    |      0|  0|  16|           4|           9|
    |add_ln772_1_fu_1007_p2  |     +    |      0|  0|  19|          12|          12|
    |add_ln772_fu_997_p2     |     +    |      0|  0|  16|           4|           9|
    |i_fu_376_p2             |     +    |      0|  0|  15|           6|           1|
    |sub_ln775_fu_489_p2     |     -    |      0|  0|  21|          13|          14|
    |sub_ln776_fu_627_p2     |     -    |      0|  0|  21|          13|          14|
    |sub_ln777_fu_710_p2     |     -    |      0|  0|  21|          13|          14|
    |sub_ln778_fu_828_p2     |     -    |      0|  0|  21|          13|          14|
    |sub_ln779_fu_1012_p2    |     -    |      0|  0|  21|          13|          14|
    |sub_ln780_fu_1023_p2    |     -    |      0|  0|  21|          13|          14|
    |sub_ln781_fu_1117_p2    |     -    |      0|  0|  21|          13|          14|
    |sub_ln782_fu_1156_p2    |     -    |      0|  0|  21|          13|          14|
    |icmp_ln738_fu_370_p2    |   icmp   |      0|  0|  11|           6|           7|
    |or_ln743_fu_521_p2      |    or    |      0|  0|   8|           8|           1|
    |or_ln746_fu_559_p2      |    or    |      0|  0|  11|          11|          11|
    |or_ln748_fu_638_p2      |    or    |      0|  0|   8|           8|           2|
    |or_ln752_fu_733_p2      |    or    |      0|  0|   8|           8|           2|
    |or_ln755_fu_770_p2      |    or    |      0|  0|   9|           9|           9|
    |or_ln757_fu_859_p2      |    or    |      0|  0|   8|           8|           3|
    |or_ln760_fu_896_p2      |    or    |      0|  0|  12|          12|          12|
    |or_ln762_fu_924_p2      |    or    |      0|  0|   8|           8|           3|
    |or_ln766_fu_1048_p2     |    or    |      0|  0|   8|           8|           3|
    |or_ln769_fu_1085_p2     |    or    |      0|  0|  10|          10|          10|
    |or_ln771_fu_1128_p2     |    or    |      0|  0|   8|           8|           3|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 747|         411|         452|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |a_address0         |  41|          8|   12|         96|
    |a_address1         |  38|          7|   12|         84|
    |ap_NS_fsm          |  47|         10|    1|         10|
    |i_0_reg_338        |   9|          2|    6|         12|
    |phi_mul_reg_349    |   9|          2|    9|         18|
    |r_coeffs_address0  |  33|          6|   10|         60|
    |r_coeffs_address1  |  21|          4|   10|         40|
    |r_coeffs_d0        |  33|          6|   32|        192|
    |r_coeffs_d1        |  21|          4|   32|        128|
    |reg_361            |   9|          2|    8|         16|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 261|         51|  132|        656|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln739_1_reg_1275  |   9|   0|    9|          0|
    |add_ln772_1_reg_1290  |  12|   0|   12|          0|
    |ap_CS_fsm             |   9|   0|    9|          0|
    |i_0_reg_338           |   6|   0|    6|          0|
    |i_reg_1199            |   6|   0|    6|          0|
    |lshr_ln3_reg_1240     |   6|   0|    6|          0|
    |lshr_ln8_reg_1295     |   5|   0|    5|          0|
    |phi_mul_reg_349       |   9|   0|    9|          0|
    |reg_361               |   8|   0|    8|          0|
    |reg_366               |   8|   0|    8|          0|
    |shl_ln_reg_1230       |   5|   0|    8|          3|
    |trunc_ln739_reg_1209  |   5|   0|    5|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  88|   0|   91|          3|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.10 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.10 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.10 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pqcrystals_dilithium.10 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pqcrystals_dilithium.10 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pqcrystals_dilithium.10 | return value |
|r_coeffs_address0  | out |   10|  ap_memory |         r_coeffs        |     array    |
|r_coeffs_ce0       | out |    1|  ap_memory |         r_coeffs        |     array    |
|r_coeffs_we0       | out |    1|  ap_memory |         r_coeffs        |     array    |
|r_coeffs_d0        | out |   32|  ap_memory |         r_coeffs        |     array    |
|r_coeffs_address1  | out |   10|  ap_memory |         r_coeffs        |     array    |
|r_coeffs_ce1       | out |    1|  ap_memory |         r_coeffs        |     array    |
|r_coeffs_we1       | out |    1|  ap_memory |         r_coeffs        |     array    |
|r_coeffs_d1        | out |   32|  ap_memory |         r_coeffs        |     array    |
|r_coeffs_offset    |  in |    3|   ap_none  |     r_coeffs_offset     |    scalar    |
|a_address0         | out |   12|  ap_memory |            a            |     array    |
|a_ce0              | out |    1|  ap_memory |            a            |     array    |
|a_q0               |  in |    8|  ap_memory |            a            |     array    |
|a_address1         | out |   12|  ap_memory |            a            |     array    |
|a_ce1              | out |    1|  ap_memory |            a            |     array    |
|a_q1               |  in |    8|  ap_memory |            a            |     array    |
|a_offset           |  in |   12|   ap_none  |         a_offset        |    scalar    |
+-------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_offset_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %a_offset)" [dilithium2/poly.c:734]   --->   Operation 10 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%r_coeffs_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %r_coeffs_offset)" [dilithium2/poly.c:734]   --->   Operation 11 'read' 'r_coeffs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.35ns)   --->   "br label %1" [dilithium2/poly.c:738]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 6.28>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 13 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %0 ], [ %add_ln739_1, %2 ]" [dilithium2/poly.c:739]   --->   Operation 14 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.22ns)   --->   "%icmp_ln738 = icmp eq i6 %i_0, -32" [dilithium2/poly.c:738]   --->   Operation 15 'icmp' 'icmp_ln738' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 16 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.60ns)   --->   "%i = add i6 %i_0, 1" [dilithium2/poly.c:738]   --->   Operation 17 'add' 'i' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln738, label %3, label %2" [dilithium2/poly.c:738]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln739 = zext i9 %phi_mul to i12" [dilithium2/poly.c:739]   --->   Operation 19 'zext' 'zext_ln739' <Predicate = (!icmp_ln738)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.77ns)   --->   "%add_ln739 = add i12 %a_offset_read, %zext_ln739" [dilithium2/poly.c:739]   --->   Operation 20 'add' 'add_ln739' <Predicate = (!icmp_ln738)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln739_1 = zext i12 %add_ln739 to i64" [dilithium2/poly.c:739]   --->   Operation 21 'zext' 'zext_ln739_1' <Predicate = (!icmp_ln738)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln739_1" [dilithium2/poly.c:739]   --->   Operation 22 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln738)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.77ns)   --->   "%a_load = load i8* %a_addr_1, align 1" [dilithium2/poly.c:739]   --->   Operation 23 'load' 'a_load' <Predicate = (!icmp_ln738)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln739 = trunc i6 %i_0 to i5" [dilithium2/poly.c:739]   --->   Operation 24 'trunc' 'trunc_ln739' <Predicate = (!icmp_ln738)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.73ns)   --->   "%add_ln740 = add i9 1, %phi_mul" [dilithium2/poly.c:740]   --->   Operation 25 'add' 'add_ln740' <Predicate = (!icmp_ln738)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln740 = zext i9 %add_ln740 to i12" [dilithium2/poly.c:740]   --->   Operation 26 'zext' 'zext_ln740' <Predicate = (!icmp_ln738)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.77ns)   --->   "%add_ln740_1 = add i12 %a_offset_read, %zext_ln740" [dilithium2/poly.c:740]   --->   Operation 27 'add' 'add_ln740_1' <Predicate = (!icmp_ln738)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln740_1 = zext i12 %add_ln740_1 to i64" [dilithium2/poly.c:740]   --->   Operation 28 'zext' 'zext_ln740_1' <Predicate = (!icmp_ln738)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln740_1" [dilithium2/poly.c:740]   --->   Operation 29 'getelementptr' 'a_addr' <Predicate = (!icmp_ln738)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.77ns)   --->   "%a_load_1 = load i8* %a_addr, align 1" [dilithium2/poly.c:740]   --->   Operation 30 'load' 'a_load_1' <Predicate = (!icmp_ln738)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "ret void" [dilithium2/poly.c:786]   --->   Operation 31 'ret' <Predicate = (icmp_ln738)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.35>
ST_3 : Operation 32 [1/2] (2.77ns)   --->   "%a_load = load i8* %a_addr_1, align 1" [dilithium2/poly.c:739]   --->   Operation 32 'load' 'a_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_529 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i5.i3(i3 %r_coeffs_offset_read, i5 %trunc_ln739, i3 0)" [dilithium2/poly.c:739]   --->   Operation 33 'bitconcatenate' 'tmp_529' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln739_2 = zext i11 %tmp_529 to i64" [dilithium2/poly.c:739]   --->   Operation 34 'zext' 'zext_ln739_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln739_2" [dilithium2/poly.c:739]   --->   Operation 35 'getelementptr' 'r_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/2] (2.77ns)   --->   "%a_load_1 = load i8* %a_addr, align 1" [dilithium2/poly.c:740]   --->   Operation 36 'load' 'a_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln741 = trunc i8 %a_load_1 to i5" [dilithium2/poly.c:741]   --->   Operation 37 'trunc' 'trunc_ln741' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %trunc_ln741, i8 %a_load)" [dilithium2/poly.c:741]   --->   Operation 38 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln743 = zext i13 %tmp_s to i14" [dilithium2/poly.c:743]   --->   Operation 39 'zext' 'zext_ln743' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.73ns)   --->   "%add_ln744 = add i9 2, %phi_mul" [dilithium2/poly.c:744]   --->   Operation 40 'add' 'add_ln744' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln744 = zext i9 %add_ln744 to i12" [dilithium2/poly.c:744]   --->   Operation 41 'zext' 'zext_ln744' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.77ns)   --->   "%add_ln744_1 = add i12 %a_offset_read, %zext_ln744" [dilithium2/poly.c:744]   --->   Operation 42 'add' 'add_ln744_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln744_1 = zext i12 %add_ln744_1 to i64" [dilithium2/poly.c:744]   --->   Operation 43 'zext' 'zext_ln744_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln744_1" [dilithium2/poly.c:744]   --->   Operation 44 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (2.77ns)   --->   "%a_load_2 = load i8* %a_addr_2, align 1" [dilithium2/poly.c:744]   --->   Operation 45 'load' 'a_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 46 [1/1] (1.73ns)   --->   "%add_ln745 = add i9 3, %phi_mul" [dilithium2/poly.c:745]   --->   Operation 46 'add' 'add_ln745' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln745 = zext i9 %add_ln745 to i12" [dilithium2/poly.c:745]   --->   Operation 47 'zext' 'zext_ln745' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.77ns)   --->   "%add_ln745_1 = add i12 %a_offset_read, %zext_ln745" [dilithium2/poly.c:745]   --->   Operation 48 'add' 'add_ln745_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln745_1 = zext i12 %add_ln745_1 to i64" [dilithium2/poly.c:745]   --->   Operation 49 'zext' 'zext_ln745_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln745_1" [dilithium2/poly.c:745]   --->   Operation 50 'getelementptr' 'a_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (2.77ns)   --->   "%a_load_3 = load i8* %a_addr_3, align 1" [dilithium2/poly.c:745]   --->   Operation 51 'load' 'a_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 52 [1/1] (1.80ns)   --->   "%sub_ln775 = sub i14 4096, %zext_ln743" [dilithium2/poly.c:775]   --->   Operation 52 'sub' 'sub_ln775' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln775 = sext i14 %sub_ln775 to i32" [dilithium2/poly.c:775]   --->   Operation 53 'sext' 'sext_ln775' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (2.77ns)   --->   "store i32 %sext_ln775, i32* %r_coeffs_addr, align 4" [dilithium2/poly.c:775]   --->   Operation 54 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 4 <SV = 3> <Delay = 7.35>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %trunc_ln739, i3 0)" [dilithium2/poly.c:739]   --->   Operation 55 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776)   --->   "%lshr_ln = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %a_load_1, i32 5, i32 7)" [dilithium2/poly.c:743]   --->   Operation 56 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776)   --->   "%zext_ln743_1 = zext i3 %lshr_ln to i8" [dilithium2/poly.c:743]   --->   Operation 57 'zext' 'zext_ln743_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln743 = or i8 %shl_ln, 1" [dilithium2/poly.c:743]   --->   Operation 58 'or' 'or_ln743' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_530 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln743)" [dilithium2/poly.c:743]   --->   Operation 59 'bitconcatenate' 'tmp_530' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln743_2 = zext i11 %tmp_530 to i64" [dilithium2/poly.c:743]   --->   Operation 60 'zext' 'zext_ln743_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%r_coeffs_addr_1 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln743_2" [dilithium2/poly.c:743]   --->   Operation 61 'getelementptr' 'r_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/2] (2.77ns)   --->   "%a_load_2 = load i8* %a_addr_2, align 1" [dilithium2/poly.c:744]   --->   Operation 62 'load' 'a_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776)   --->   "%shl_ln10 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %a_load_2, i3 0)" [dilithium2/poly.c:744]   --->   Operation 63 'bitconcatenate' 'shl_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/2] (2.77ns)   --->   "%a_load_3 = load i8* %a_addr_3, align 1" [dilithium2/poly.c:745]   --->   Operation 64 'load' 'a_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776)   --->   "%trunc_ln746 = trunc i8 %a_load_3 to i2" [dilithium2/poly.c:746]   --->   Operation 65 'trunc' 'trunc_ln746' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776)   --->   "%tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 0, i8 %zext_ln743_1)" [dilithium2/poly.c:746]   --->   Operation 66 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776)   --->   "%or_ln746 = or i11 %tmp_2, %shl_ln10" [dilithium2/poly.c:746]   --->   Operation 67 'or' 'or_ln746' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776)   --->   "%or_ln = call i13 @_ssdm_op_BitConcatenate.i13.i2.i11(i2 %trunc_ln746, i11 %or_ln746)" [dilithium2/poly.c:746]   --->   Operation 68 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node sub_ln776)   --->   "%zext_ln746 = zext i13 %or_ln to i14" [dilithium2/poly.c:746]   --->   Operation 69 'zext' 'zext_ln746' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%lshr_ln3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %a_load_3, i32 2, i32 7)" [dilithium2/poly.c:748]   --->   Operation 70 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.73ns)   --->   "%add_ln749 = add i9 4, %phi_mul" [dilithium2/poly.c:749]   --->   Operation 71 'add' 'add_ln749' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln749 = zext i9 %add_ln749 to i12" [dilithium2/poly.c:749]   --->   Operation 72 'zext' 'zext_ln749' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.77ns)   --->   "%add_ln749_1 = add i12 %a_offset_read, %zext_ln749" [dilithium2/poly.c:749]   --->   Operation 73 'add' 'add_ln749_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln749_1 = zext i12 %add_ln749_1 to i64" [dilithium2/poly.c:749]   --->   Operation 74 'zext' 'zext_ln749_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%a_addr_4 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln749_1" [dilithium2/poly.c:749]   --->   Operation 75 'getelementptr' 'a_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (2.77ns)   --->   "%a_load_4 = load i8* %a_addr_4, align 1" [dilithium2/poly.c:749]   --->   Operation 76 'load' 'a_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 77 [1/1] (1.73ns)   --->   "%add_ln753 = add i9 5, %phi_mul" [dilithium2/poly.c:753]   --->   Operation 77 'add' 'add_ln753' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln753 = zext i9 %add_ln753 to i12" [dilithium2/poly.c:753]   --->   Operation 78 'zext' 'zext_ln753' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.77ns)   --->   "%add_ln753_1 = add i12 %a_offset_read, %zext_ln753" [dilithium2/poly.c:753]   --->   Operation 79 'add' 'add_ln753_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln753_1 = zext i12 %add_ln753_1 to i64" [dilithium2/poly.c:753]   --->   Operation 80 'zext' 'zext_ln753_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%a_addr_5 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln753_1" [dilithium2/poly.c:753]   --->   Operation 81 'getelementptr' 'a_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (2.77ns)   --->   "%a_load_5 = load i8* %a_addr_5, align 1" [dilithium2/poly.c:753]   --->   Operation 82 'load' 'a_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 83 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln776 = sub i14 4096, %zext_ln746" [dilithium2/poly.c:776]   --->   Operation 83 'sub' 'sub_ln776' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln776 = sext i14 %sub_ln776 to i32" [dilithium2/poly.c:776]   --->   Operation 84 'sext' 'sext_ln776' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (2.77ns)   --->   "store i32 %sext_ln776, i32* %r_coeffs_addr_1, align 4" [dilithium2/poly.c:776]   --->   Operation 85 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 7.35>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln748 = or i8 %shl_ln, 2" [dilithium2/poly.c:748]   --->   Operation 86 'or' 'or_ln748' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_531 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln748)" [dilithium2/poly.c:748]   --->   Operation 87 'bitconcatenate' 'tmp_531' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln748 = zext i11 %tmp_531 to i64" [dilithium2/poly.c:748]   --->   Operation 88 'zext' 'zext_ln748' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%r_coeffs_addr_2 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln748" [dilithium2/poly.c:748]   --->   Operation 89 'getelementptr' 'r_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/2] (2.77ns)   --->   "%a_load_4 = load i8* %a_addr_4, align 1" [dilithium2/poly.c:749]   --->   Operation 90 'load' 'a_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln750 = trunc i8 %a_load_4 to i7" [dilithium2/poly.c:750]   --->   Operation 91 'trunc' 'trunc_ln750' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%or_ln1 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln750, i6 %lshr_ln3)" [dilithium2/poly.c:750]   --->   Operation 92 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln750 = zext i13 %or_ln1 to i14" [dilithium2/poly.c:750]   --->   Operation 93 'zext' 'zext_ln750' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/2] (2.77ns)   --->   "%a_load_5 = load i8* %a_addr_5, align 1" [dilithium2/poly.c:753]   --->   Operation 94 'load' 'a_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 95 [1/1] (1.73ns)   --->   "%add_ln754 = add i9 6, %phi_mul" [dilithium2/poly.c:754]   --->   Operation 95 'add' 'add_ln754' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln754 = zext i9 %add_ln754 to i12" [dilithium2/poly.c:754]   --->   Operation 96 'zext' 'zext_ln754' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (1.77ns)   --->   "%add_ln754_1 = add i12 %a_offset_read, %zext_ln754" [dilithium2/poly.c:754]   --->   Operation 97 'add' 'add_ln754_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln754_1 = zext i12 %add_ln754_1 to i64" [dilithium2/poly.c:754]   --->   Operation 98 'zext' 'zext_ln754_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%a_addr_6 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln754_1" [dilithium2/poly.c:754]   --->   Operation 99 'getelementptr' 'a_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [2/2] (2.77ns)   --->   "%a_load_6 = load i8* %a_addr_6, align 1" [dilithium2/poly.c:754]   --->   Operation 100 'load' 'a_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 101 [1/1] (1.73ns)   --->   "%add_ln758 = add i9 7, %phi_mul" [dilithium2/poly.c:758]   --->   Operation 101 'add' 'add_ln758' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln758 = zext i9 %add_ln758 to i12" [dilithium2/poly.c:758]   --->   Operation 102 'zext' 'zext_ln758' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (1.77ns)   --->   "%add_ln758_1 = add i12 %a_offset_read, %zext_ln758" [dilithium2/poly.c:758]   --->   Operation 103 'add' 'add_ln758_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln758_1 = zext i12 %add_ln758_1 to i64" [dilithium2/poly.c:758]   --->   Operation 104 'zext' 'zext_ln758_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%a_addr_7 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln758_1" [dilithium2/poly.c:758]   --->   Operation 105 'getelementptr' 'a_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [2/2] (2.77ns)   --->   "%a_load_7 = load i8* %a_addr_7, align 1" [dilithium2/poly.c:758]   --->   Operation 106 'load' 'a_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 107 [1/1] (1.80ns)   --->   "%sub_ln777 = sub i14 4096, %zext_ln750" [dilithium2/poly.c:777]   --->   Operation 107 'sub' 'sub_ln777' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln777 = sext i14 %sub_ln777 to i32" [dilithium2/poly.c:777]   --->   Operation 108 'sext' 'sext_ln777' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (2.77ns)   --->   "store i32 %sext_ln777, i32* %r_coeffs_addr_2, align 4" [dilithium2/poly.c:777]   --->   Operation 109 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 6 <SV = 5> <Delay = 7.35>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %a_load_4, i32 7)" [dilithium2/poly.c:752]   --->   Operation 110 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778)   --->   "%zext_ln752 = zext i1 %tmp to i8" [dilithium2/poly.c:752]   --->   Operation 111 'zext' 'zext_ln752' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln752 = or i8 %shl_ln, 3" [dilithium2/poly.c:752]   --->   Operation 112 'or' 'or_ln752' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_532 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln752)" [dilithium2/poly.c:752]   --->   Operation 113 'bitconcatenate' 'tmp_532' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln752_1 = zext i11 %tmp_532 to i64" [dilithium2/poly.c:752]   --->   Operation 114 'zext' 'zext_ln752_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%r_coeffs_addr_3 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln752_1" [dilithium2/poly.c:752]   --->   Operation 115 'getelementptr' 'r_coeffs_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778)   --->   "%shl_ln11 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %a_load_5, i1 false)" [dilithium2/poly.c:753]   --->   Operation 116 'bitconcatenate' 'shl_ln11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/2] (2.77ns)   --->   "%a_load_6 = load i8* %a_addr_6, align 1" [dilithium2/poly.c:754]   --->   Operation 117 'load' 'a_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778)   --->   "%trunc_ln755 = trunc i8 %a_load_6 to i4" [dilithium2/poly.c:755]   --->   Operation 118 'trunc' 'trunc_ln755' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778)   --->   "%tmp_5 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %zext_ln752)" [dilithium2/poly.c:755]   --->   Operation 119 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778)   --->   "%or_ln755 = or i9 %tmp_5, %shl_ln11" [dilithium2/poly.c:755]   --->   Operation 120 'or' 'or_ln755' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778)   --->   "%or_ln2 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i9(i4 %trunc_ln755, i9 %or_ln755)" [dilithium2/poly.c:755]   --->   Operation 121 'bitconcatenate' 'or_ln2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node sub_ln778)   --->   "%zext_ln755 = zext i13 %or_ln2 to i14" [dilithium2/poly.c:755]   --->   Operation 122 'zext' 'zext_ln755' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/2] (2.77ns)   --->   "%a_load_7 = load i8* %a_addr_7, align 1" [dilithium2/poly.c:758]   --->   Operation 123 'load' 'a_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 124 [1/1] (1.73ns)   --->   "%add_ln759 = add i9 8, %phi_mul" [dilithium2/poly.c:759]   --->   Operation 124 'add' 'add_ln759' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln759 = zext i9 %add_ln759 to i12" [dilithium2/poly.c:759]   --->   Operation 125 'zext' 'zext_ln759' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (1.77ns)   --->   "%add_ln759_1 = add i12 %a_offset_read, %zext_ln759" [dilithium2/poly.c:759]   --->   Operation 126 'add' 'add_ln759_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln759_1 = zext i12 %add_ln759_1 to i64" [dilithium2/poly.c:759]   --->   Operation 127 'zext' 'zext_ln759_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%a_addr_8 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln759_1" [dilithium2/poly.c:759]   --->   Operation 128 'getelementptr' 'a_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [2/2] (2.77ns)   --->   "%a_load_8 = load i8* %a_addr_8, align 1" [dilithium2/poly.c:759]   --->   Operation 129 'load' 'a_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 130 [1/1] (1.73ns)   --->   "%add_ln763 = add i9 9, %phi_mul" [dilithium2/poly.c:763]   --->   Operation 130 'add' 'add_ln763' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln763 = zext i9 %add_ln763 to i12" [dilithium2/poly.c:763]   --->   Operation 131 'zext' 'zext_ln763' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (1.77ns)   --->   "%add_ln763_1 = add i12 %a_offset_read, %zext_ln763" [dilithium2/poly.c:763]   --->   Operation 132 'add' 'add_ln763_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln763_1 = zext i12 %add_ln763_1 to i64" [dilithium2/poly.c:763]   --->   Operation 133 'zext' 'zext_ln763_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%a_addr_9 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln763_1" [dilithium2/poly.c:763]   --->   Operation 134 'getelementptr' 'a_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [2/2] (2.77ns)   --->   "%a_load_9 = load i8* %a_addr_9, align 1" [dilithium2/poly.c:763]   --->   Operation 135 'load' 'a_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 136 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln778 = sub i14 4096, %zext_ln755" [dilithium2/poly.c:778]   --->   Operation 136 'sub' 'sub_ln778' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln778 = sext i14 %sub_ln778 to i32" [dilithium2/poly.c:778]   --->   Operation 137 'sext' 'sext_ln778' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (2.77ns)   --->   "store i32 %sext_ln778, i32* %r_coeffs_addr_3, align 4" [dilithium2/poly.c:778]   --->   Operation 138 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 7 <SV = 6> <Delay = 7.35>
ST_7 : Operation 139 [1/1] (1.73ns)   --->   "%add_ln739_1 = add i9 13, %phi_mul" [dilithium2/poly.c:739]   --->   Operation 139 'add' 'add_ln739_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779)   --->   "%lshr_ln5 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %a_load_6, i32 4, i32 7)" [dilithium2/poly.c:757]   --->   Operation 140 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779)   --->   "%zext_ln757 = zext i4 %lshr_ln5 to i8" [dilithium2/poly.c:757]   --->   Operation 141 'zext' 'zext_ln757' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%or_ln757 = or i8 %shl_ln, 4" [dilithium2/poly.c:757]   --->   Operation 142 'or' 'or_ln757' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_533 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln757)" [dilithium2/poly.c:757]   --->   Operation 143 'bitconcatenate' 'tmp_533' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln757_1 = zext i11 %tmp_533 to i64" [dilithium2/poly.c:757]   --->   Operation 144 'zext' 'zext_ln757_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%r_coeffs_addr_4 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln757_1" [dilithium2/poly.c:757]   --->   Operation 145 'getelementptr' 'r_coeffs_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779)   --->   "%shl_ln12 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %a_load_7, i4 0)" [dilithium2/poly.c:758]   --->   Operation 146 'bitconcatenate' 'shl_ln12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/2] (2.77ns)   --->   "%a_load_8 = load i8* %a_addr_8, align 1" [dilithium2/poly.c:759]   --->   Operation 147 'load' 'a_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779)   --->   "%trunc_ln760 = trunc i8 %a_load_8 to i1" [dilithium2/poly.c:760]   --->   Operation 148 'trunc' 'trunc_ln760' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779)   --->   "%tmp_7 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 0, i8 %zext_ln757)" [dilithium2/poly.c:760]   --->   Operation 149 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779)   --->   "%or_ln760 = or i12 %tmp_7, %shl_ln12" [dilithium2/poly.c:760]   --->   Operation 150 'or' 'or_ln760' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779)   --->   "%or_ln3 = call i13 @_ssdm_op_BitConcatenate.i13.i1.i12(i1 %trunc_ln760, i12 %or_ln760)" [dilithium2/poly.c:760]   --->   Operation 151 'bitconcatenate' 'or_ln3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node sub_ln779)   --->   "%zext_ln760 = zext i13 %or_ln3 to i14" [dilithium2/poly.c:760]   --->   Operation 152 'zext' 'zext_ln760' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%lshr_ln6 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %a_load_8, i32 1, i32 7)" [dilithium2/poly.c:762]   --->   Operation 153 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%or_ln762 = or i8 %shl_ln, 5" [dilithium2/poly.c:762]   --->   Operation 154 'or' 'or_ln762' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_534 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln762)" [dilithium2/poly.c:762]   --->   Operation 155 'bitconcatenate' 'tmp_534' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln762 = zext i11 %tmp_534 to i64" [dilithium2/poly.c:762]   --->   Operation 156 'zext' 'zext_ln762' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%r_coeffs_addr_5 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln762" [dilithium2/poly.c:762]   --->   Operation 157 'getelementptr' 'r_coeffs_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [1/2] (2.77ns)   --->   "%a_load_9 = load i8* %a_addr_9, align 1" [dilithium2/poly.c:763]   --->   Operation 158 'load' 'a_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln764 = trunc i8 %a_load_9 to i6" [dilithium2/poly.c:764]   --->   Operation 159 'trunc' 'trunc_ln764' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%or_ln4 = call i13 @_ssdm_op_BitConcatenate.i13.i6.i7(i6 %trunc_ln764, i7 %lshr_ln6)" [dilithium2/poly.c:764]   --->   Operation 160 'bitconcatenate' 'or_ln4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln764 = zext i13 %or_ln4 to i14" [dilithium2/poly.c:764]   --->   Operation 161 'zext' 'zext_ln764' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (1.73ns)   --->   "%add_ln767 = add i9 10, %phi_mul" [dilithium2/poly.c:767]   --->   Operation 162 'add' 'add_ln767' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln767 = zext i9 %add_ln767 to i12" [dilithium2/poly.c:767]   --->   Operation 163 'zext' 'zext_ln767' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (1.77ns)   --->   "%add_ln767_1 = add i12 %a_offset_read, %zext_ln767" [dilithium2/poly.c:767]   --->   Operation 164 'add' 'add_ln767_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln767_1 = zext i12 %add_ln767_1 to i64" [dilithium2/poly.c:767]   --->   Operation 165 'zext' 'zext_ln767_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%a_addr_10 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln767_1" [dilithium2/poly.c:767]   --->   Operation 166 'getelementptr' 'a_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [2/2] (2.77ns)   --->   "%a_load_10 = load i8* %a_addr_10, align 1" [dilithium2/poly.c:767]   --->   Operation 167 'load' 'a_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 168 [1/1] (1.73ns)   --->   "%add_ln768 = add i9 11, %phi_mul" [dilithium2/poly.c:768]   --->   Operation 168 'add' 'add_ln768' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln768 = zext i9 %add_ln768 to i12" [dilithium2/poly.c:768]   --->   Operation 169 'zext' 'zext_ln768' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (1.77ns)   --->   "%add_ln768_1 = add i12 %a_offset_read, %zext_ln768" [dilithium2/poly.c:768]   --->   Operation 170 'add' 'add_ln768_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln768_1 = zext i12 %add_ln768_1 to i64" [dilithium2/poly.c:768]   --->   Operation 171 'zext' 'zext_ln768_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%a_addr_11 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln768_1" [dilithium2/poly.c:768]   --->   Operation 172 'getelementptr' 'a_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [2/2] (2.77ns)   --->   "%a_load_11 = load i8* %a_addr_11, align 1" [dilithium2/poly.c:768]   --->   Operation 173 'load' 'a_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 174 [1/1] (1.73ns)   --->   "%add_ln772 = add i9 12, %phi_mul" [dilithium2/poly.c:772]   --->   Operation 174 'add' 'add_ln772' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln772 = zext i9 %add_ln772 to i12" [dilithium2/poly.c:772]   --->   Operation 175 'zext' 'zext_ln772' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (1.77ns)   --->   "%add_ln772_1 = add i12 %a_offset_read, %zext_ln772" [dilithium2/poly.c:772]   --->   Operation 176 'add' 'add_ln772_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln779 = sub i14 4096, %zext_ln760" [dilithium2/poly.c:779]   --->   Operation 177 'sub' 'sub_ln779' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln779 = sext i14 %sub_ln779 to i32" [dilithium2/poly.c:779]   --->   Operation 178 'sext' 'sext_ln779' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (2.77ns)   --->   "store i32 %sext_ln779, i32* %r_coeffs_addr_4, align 4" [dilithium2/poly.c:779]   --->   Operation 179 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 180 [1/1] (1.80ns)   --->   "%sub_ln780 = sub i14 4096, %zext_ln764" [dilithium2/poly.c:780]   --->   Operation 180 'sub' 'sub_ln780' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln780 = sext i14 %sub_ln780 to i32" [dilithium2/poly.c:780]   --->   Operation 181 'sext' 'sext_ln780' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (2.77ns)   --->   "store i32 %sext_ln780, i32* %r_coeffs_addr_5, align 4" [dilithium2/poly.c:780]   --->   Operation 182 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 8 <SV = 7> <Delay = 7.35>
ST_8 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781)   --->   "%lshr_ln7 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %a_load_9, i32 6, i32 7)" [dilithium2/poly.c:766]   --->   Operation 183 'partselect' 'lshr_ln7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781)   --->   "%zext_ln766 = zext i2 %lshr_ln7 to i8" [dilithium2/poly.c:766]   --->   Operation 184 'zext' 'zext_ln766' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%or_ln766 = or i8 %shl_ln, 6" [dilithium2/poly.c:766]   --->   Operation 185 'or' 'or_ln766' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_535 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln766)" [dilithium2/poly.c:766]   --->   Operation 186 'bitconcatenate' 'tmp_535' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln766_1 = zext i11 %tmp_535 to i64" [dilithium2/poly.c:766]   --->   Operation 187 'zext' 'zext_ln766_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%r_coeffs_addr_6 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln766_1" [dilithium2/poly.c:766]   --->   Operation 188 'getelementptr' 'r_coeffs_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [1/2] (2.77ns)   --->   "%a_load_10 = load i8* %a_addr_10, align 1" [dilithium2/poly.c:767]   --->   Operation 189 'load' 'a_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_8 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781)   --->   "%shl_ln13 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %a_load_10, i2 0)" [dilithium2/poly.c:767]   --->   Operation 190 'bitconcatenate' 'shl_ln13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/2] (2.77ns)   --->   "%a_load_11 = load i8* %a_addr_11, align 1" [dilithium2/poly.c:768]   --->   Operation 191 'load' 'a_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_8 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781)   --->   "%trunc_ln769 = trunc i8 %a_load_11 to i3" [dilithium2/poly.c:769]   --->   Operation 192 'trunc' 'trunc_ln769' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781)   --->   "%tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %zext_ln766)" [dilithium2/poly.c:769]   --->   Operation 193 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781)   --->   "%or_ln769 = or i10 %tmp_10, %shl_ln13" [dilithium2/poly.c:769]   --->   Operation 194 'or' 'or_ln769' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781)   --->   "%or_ln5 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i10(i3 %trunc_ln769, i10 %or_ln769)" [dilithium2/poly.c:769]   --->   Operation 195 'bitconcatenate' 'or_ln5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node sub_ln781)   --->   "%zext_ln769 = zext i13 %or_ln5 to i14" [dilithium2/poly.c:769]   --->   Operation 196 'zext' 'zext_ln769' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%lshr_ln8 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %a_load_11, i32 3, i32 7)" [dilithium2/poly.c:771]   --->   Operation 197 'partselect' 'lshr_ln8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln772_1 = zext i12 %add_ln772_1 to i64" [dilithium2/poly.c:772]   --->   Operation 198 'zext' 'zext_ln772_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%a_addr_12 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln772_1" [dilithium2/poly.c:772]   --->   Operation 199 'getelementptr' 'a_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 200 [2/2] (2.77ns)   --->   "%a_load_12 = load i8* %a_addr_12, align 1" [dilithium2/poly.c:772]   --->   Operation 200 'load' 'a_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_8 : Operation 201 [1/1] (1.80ns) (out node of the LUT)   --->   "%sub_ln781 = sub i14 4096, %zext_ln769" [dilithium2/poly.c:781]   --->   Operation 201 'sub' 'sub_ln781' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln781 = sext i14 %sub_ln781 to i32" [dilithium2/poly.c:781]   --->   Operation 202 'sext' 'sext_ln781' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (2.77ns)   --->   "store i32 %sext_ln781, i32* %r_coeffs_addr_6, align 4" [dilithium2/poly.c:781]   --->   Operation 203 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 9 <SV = 8> <Delay = 7.35>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%or_ln771 = or i8 %shl_ln, 7" [dilithium2/poly.c:771]   --->   Operation 204 'or' 'or_ln771' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_536 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln771)" [dilithium2/poly.c:771]   --->   Operation 205 'bitconcatenate' 'tmp_536' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln771 = zext i11 %tmp_536 to i64" [dilithium2/poly.c:771]   --->   Operation 206 'zext' 'zext_ln771' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%r_coeffs_addr_7 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln771" [dilithium2/poly.c:771]   --->   Operation 207 'getelementptr' 'r_coeffs_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/2] (2.77ns)   --->   "%a_load_12 = load i8* %a_addr_12, align 1" [dilithium2/poly.c:772]   --->   Operation 208 'load' 'a_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%or_ln6 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %a_load_12, i5 %lshr_ln8)" [dilithium2/poly.c:772]   --->   Operation 209 'bitconcatenate' 'or_ln6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln772_2 = zext i13 %or_ln6 to i14" [dilithium2/poly.c:772]   --->   Operation 210 'zext' 'zext_ln772_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (1.80ns)   --->   "%sub_ln782 = sub i14 4096, %zext_ln772_2" [dilithium2/poly.c:782]   --->   Operation 211 'sub' 'sub_ln782' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln782 = sext i14 %sub_ln782 to i32" [dilithium2/poly.c:782]   --->   Operation 212 'sext' 'sext_ln782' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (2.77ns)   --->   "store i32 %sext_ln782, i32* %r_coeffs_addr_7, align 4" [dilithium2/poly.c:782]   --->   Operation 213 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "br label %1" [dilithium2/poly.c:738]   --->   Operation 214 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ r_coeffs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ a_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_offset_read         (read             ) [ 0011111111]
r_coeffs_offset_read  (read             ) [ 0011111111]
br_ln738              (br               ) [ 0111111111]
i_0                   (phi              ) [ 0010000000]
phi_mul               (phi              ) [ 0011111100]
icmp_ln738            (icmp             ) [ 0011111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
i                     (add              ) [ 0111111111]
br_ln738              (br               ) [ 0000000000]
zext_ln739            (zext             ) [ 0000000000]
add_ln739             (add              ) [ 0000000000]
zext_ln739_1          (zext             ) [ 0000000000]
a_addr_1              (getelementptr    ) [ 0001000000]
trunc_ln739           (trunc            ) [ 0001100000]
add_ln740             (add              ) [ 0000000000]
zext_ln740            (zext             ) [ 0000000000]
add_ln740_1           (add              ) [ 0000000000]
zext_ln740_1          (zext             ) [ 0000000000]
a_addr                (getelementptr    ) [ 0001000000]
ret_ln786             (ret              ) [ 0000000000]
a_load                (load             ) [ 0000000000]
tmp_529               (bitconcatenate   ) [ 0000000000]
zext_ln739_2          (zext             ) [ 0000000000]
r_coeffs_addr         (getelementptr    ) [ 0000000000]
a_load_1              (load             ) [ 0000100000]
trunc_ln741           (trunc            ) [ 0000000000]
tmp_s                 (bitconcatenate   ) [ 0000000000]
zext_ln743            (zext             ) [ 0000000000]
add_ln744             (add              ) [ 0000000000]
zext_ln744            (zext             ) [ 0000000000]
add_ln744_1           (add              ) [ 0000000000]
zext_ln744_1          (zext             ) [ 0000000000]
a_addr_2              (getelementptr    ) [ 0000100000]
add_ln745             (add              ) [ 0000000000]
zext_ln745            (zext             ) [ 0000000000]
add_ln745_1           (add              ) [ 0000000000]
zext_ln745_1          (zext             ) [ 0000000000]
a_addr_3              (getelementptr    ) [ 0000100000]
sub_ln775             (sub              ) [ 0000000000]
sext_ln775            (sext             ) [ 0000000000]
store_ln775           (store            ) [ 0000000000]
shl_ln                (bitconcatenate   ) [ 0000011111]
lshr_ln               (partselect       ) [ 0000000000]
zext_ln743_1          (zext             ) [ 0000000000]
or_ln743              (or               ) [ 0000000000]
tmp_530               (bitconcatenate   ) [ 0000000000]
zext_ln743_2          (zext             ) [ 0000000000]
r_coeffs_addr_1       (getelementptr    ) [ 0000000000]
a_load_2              (load             ) [ 0000000000]
shl_ln10              (bitconcatenate   ) [ 0000000000]
a_load_3              (load             ) [ 0000000000]
trunc_ln746           (trunc            ) [ 0000000000]
tmp_2                 (bitconcatenate   ) [ 0000000000]
or_ln746              (or               ) [ 0000000000]
or_ln                 (bitconcatenate   ) [ 0000000000]
zext_ln746            (zext             ) [ 0000000000]
lshr_ln3              (partselect       ) [ 0000010000]
add_ln749             (add              ) [ 0000000000]
zext_ln749            (zext             ) [ 0000000000]
add_ln749_1           (add              ) [ 0000000000]
zext_ln749_1          (zext             ) [ 0000000000]
a_addr_4              (getelementptr    ) [ 0000010000]
add_ln753             (add              ) [ 0000000000]
zext_ln753            (zext             ) [ 0000000000]
add_ln753_1           (add              ) [ 0000000000]
zext_ln753_1          (zext             ) [ 0000000000]
a_addr_5              (getelementptr    ) [ 0000010000]
sub_ln776             (sub              ) [ 0000000000]
sext_ln776            (sext             ) [ 0000000000]
store_ln776           (store            ) [ 0000000000]
or_ln748              (or               ) [ 0000000000]
tmp_531               (bitconcatenate   ) [ 0000000000]
zext_ln748            (zext             ) [ 0000000000]
r_coeffs_addr_2       (getelementptr    ) [ 0000000000]
a_load_4              (load             ) [ 0000001000]
trunc_ln750           (trunc            ) [ 0000000000]
or_ln1                (bitconcatenate   ) [ 0000000000]
zext_ln750            (zext             ) [ 0000000000]
a_load_5              (load             ) [ 0000001000]
add_ln754             (add              ) [ 0000000000]
zext_ln754            (zext             ) [ 0000000000]
add_ln754_1           (add              ) [ 0000000000]
zext_ln754_1          (zext             ) [ 0000000000]
a_addr_6              (getelementptr    ) [ 0000001000]
add_ln758             (add              ) [ 0000000000]
zext_ln758            (zext             ) [ 0000000000]
add_ln758_1           (add              ) [ 0000000000]
zext_ln758_1          (zext             ) [ 0000000000]
a_addr_7              (getelementptr    ) [ 0000001000]
sub_ln777             (sub              ) [ 0000000000]
sext_ln777            (sext             ) [ 0000000000]
store_ln777           (store            ) [ 0000000000]
tmp                   (bitselect        ) [ 0000000000]
zext_ln752            (zext             ) [ 0000000000]
or_ln752              (or               ) [ 0000000000]
tmp_532               (bitconcatenate   ) [ 0000000000]
zext_ln752_1          (zext             ) [ 0000000000]
r_coeffs_addr_3       (getelementptr    ) [ 0000000000]
shl_ln11              (bitconcatenate   ) [ 0000000000]
a_load_6              (load             ) [ 0000000100]
trunc_ln755           (trunc            ) [ 0000000000]
tmp_5                 (bitconcatenate   ) [ 0000000000]
or_ln755              (or               ) [ 0000000000]
or_ln2                (bitconcatenate   ) [ 0000000000]
zext_ln755            (zext             ) [ 0000000000]
a_load_7              (load             ) [ 0000000100]
add_ln759             (add              ) [ 0000000000]
zext_ln759            (zext             ) [ 0000000000]
add_ln759_1           (add              ) [ 0000000000]
zext_ln759_1          (zext             ) [ 0000000000]
a_addr_8              (getelementptr    ) [ 0000000100]
add_ln763             (add              ) [ 0000000000]
zext_ln763            (zext             ) [ 0000000000]
add_ln763_1           (add              ) [ 0000000000]
zext_ln763_1          (zext             ) [ 0000000000]
a_addr_9              (getelementptr    ) [ 0000000100]
sub_ln778             (sub              ) [ 0000000000]
sext_ln778            (sext             ) [ 0000000000]
store_ln778           (store            ) [ 0000000000]
add_ln739_1           (add              ) [ 0110000011]
lshr_ln5              (partselect       ) [ 0000000000]
zext_ln757            (zext             ) [ 0000000000]
or_ln757              (or               ) [ 0000000000]
tmp_533               (bitconcatenate   ) [ 0000000000]
zext_ln757_1          (zext             ) [ 0000000000]
r_coeffs_addr_4       (getelementptr    ) [ 0000000000]
shl_ln12              (bitconcatenate   ) [ 0000000000]
a_load_8              (load             ) [ 0000000000]
trunc_ln760           (trunc            ) [ 0000000000]
tmp_7                 (bitconcatenate   ) [ 0000000000]
or_ln760              (or               ) [ 0000000000]
or_ln3                (bitconcatenate   ) [ 0000000000]
zext_ln760            (zext             ) [ 0000000000]
lshr_ln6              (partselect       ) [ 0000000000]
or_ln762              (or               ) [ 0000000000]
tmp_534               (bitconcatenate   ) [ 0000000000]
zext_ln762            (zext             ) [ 0000000000]
r_coeffs_addr_5       (getelementptr    ) [ 0000000000]
a_load_9              (load             ) [ 0000000010]
trunc_ln764           (trunc            ) [ 0000000000]
or_ln4                (bitconcatenate   ) [ 0000000000]
zext_ln764            (zext             ) [ 0000000000]
add_ln767             (add              ) [ 0000000000]
zext_ln767            (zext             ) [ 0000000000]
add_ln767_1           (add              ) [ 0000000000]
zext_ln767_1          (zext             ) [ 0000000000]
a_addr_10             (getelementptr    ) [ 0000000010]
add_ln768             (add              ) [ 0000000000]
zext_ln768            (zext             ) [ 0000000000]
add_ln768_1           (add              ) [ 0000000000]
zext_ln768_1          (zext             ) [ 0000000000]
a_addr_11             (getelementptr    ) [ 0000000010]
add_ln772             (add              ) [ 0000000000]
zext_ln772            (zext             ) [ 0000000000]
add_ln772_1           (add              ) [ 0000000010]
sub_ln779             (sub              ) [ 0000000000]
sext_ln779            (sext             ) [ 0000000000]
store_ln779           (store            ) [ 0000000000]
sub_ln780             (sub              ) [ 0000000000]
sext_ln780            (sext             ) [ 0000000000]
store_ln780           (store            ) [ 0000000000]
lshr_ln7              (partselect       ) [ 0000000000]
zext_ln766            (zext             ) [ 0000000000]
or_ln766              (or               ) [ 0000000000]
tmp_535               (bitconcatenate   ) [ 0000000000]
zext_ln766_1          (zext             ) [ 0000000000]
r_coeffs_addr_6       (getelementptr    ) [ 0000000000]
a_load_10             (load             ) [ 0000000000]
shl_ln13              (bitconcatenate   ) [ 0000000000]
a_load_11             (load             ) [ 0000000000]
trunc_ln769           (trunc            ) [ 0000000000]
tmp_10                (bitconcatenate   ) [ 0000000000]
or_ln769              (or               ) [ 0000000000]
or_ln5                (bitconcatenate   ) [ 0000000000]
zext_ln769            (zext             ) [ 0000000000]
lshr_ln8              (partselect       ) [ 0000000001]
zext_ln772_1          (zext             ) [ 0000000000]
a_addr_12             (getelementptr    ) [ 0000000001]
sub_ln781             (sub              ) [ 0000000000]
sext_ln781            (sext             ) [ 0000000000]
store_ln781           (store            ) [ 0000000000]
or_ln771              (or               ) [ 0000000000]
tmp_536               (bitconcatenate   ) [ 0000000000]
zext_ln771            (zext             ) [ 0000000000]
r_coeffs_addr_7       (getelementptr    ) [ 0000000000]
a_load_12             (load             ) [ 0000000000]
or_ln6                (bitconcatenate   ) [ 0000000000]
zext_ln772_2          (zext             ) [ 0000000000]
sub_ln782             (sub              ) [ 0000000000]
sext_ln782            (sext             ) [ 0000000000]
store_ln782           (store            ) [ 0000000000]
br_ln738              (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_coeffs"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r_coeffs_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_coeffs_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i5.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i2.i11"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i4.i9"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i1.i12"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i6.i7"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i2.i8"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i3.i10"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="a_offset_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="0"/>
<pin id="142" dir="0" index="1" bw="12" slack="0"/>
<pin id="143" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="r_coeffs_offset_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="0" index="1" bw="3" slack="0"/>
<pin id="149" dir="1" index="2" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_coeffs_offset_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="a_addr_1_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="12" slack="0"/>
<pin id="156" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="12" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="0"/>
<pin id="172" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="173" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="174" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="8" slack="0"/>
<pin id="175" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 a_load_1/2 a_load_2/3 a_load_3/3 a_load_4/4 a_load_5/4 a_load_6/5 a_load_7/5 a_load_8/6 a_load_9/6 a_load_10/7 a_load_11/7 a_load_12/8 "/>
</bind>
</comp>

<comp id="165" class="1004" name="a_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="12" slack="0"/>
<pin id="169" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="r_coeffs_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="11" slack="0"/>
<pin id="181" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="a_addr_2_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="12" slack="0"/>
<pin id="188" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="a_addr_3_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="12" slack="0"/>
<pin id="196" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_3/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="0" slack="0"/>
<pin id="309" dir="0" index="4" bw="10" slack="0"/>
<pin id="310" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="312" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln775/3 store_ln776/4 store_ln777/5 store_ln778/6 store_ln779/7 store_ln780/7 store_ln781/8 store_ln782/9 "/>
</bind>
</comp>

<comp id="206" class="1004" name="r_coeffs_addr_1_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="11" slack="0"/>
<pin id="210" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_1/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="a_addr_4_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="12" slack="0"/>
<pin id="217" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_4/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="a_addr_5_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="12" slack="0"/>
<pin id="225" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_5/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="r_coeffs_addr_2_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="11" slack="0"/>
<pin id="234" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_2/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="a_addr_6_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="12" slack="0"/>
<pin id="241" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_6/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="a_addr_7_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="12" slack="0"/>
<pin id="249" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_7/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="r_coeffs_addr_3_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="11" slack="0"/>
<pin id="258" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_3/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="a_addr_8_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="12" slack="0"/>
<pin id="265" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_8/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="a_addr_9_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="12" slack="0"/>
<pin id="273" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_9/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="r_coeffs_addr_4_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="11" slack="0"/>
<pin id="282" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_4/7 "/>
</bind>
</comp>

<comp id="285" class="1004" name="r_coeffs_addr_5_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="11" slack="0"/>
<pin id="289" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_5/7 "/>
</bind>
</comp>

<comp id="292" class="1004" name="a_addr_10_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="12" slack="0"/>
<pin id="296" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_10/7 "/>
</bind>
</comp>

<comp id="300" class="1004" name="a_addr_11_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="12" slack="0"/>
<pin id="304" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_11/7 "/>
</bind>
</comp>

<comp id="314" class="1004" name="r_coeffs_addr_6_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="11" slack="0"/>
<pin id="318" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_6/8 "/>
</bind>
</comp>

<comp id="321" class="1004" name="a_addr_12_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="12" slack="0"/>
<pin id="325" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_12/8 "/>
</bind>
</comp>

<comp id="330" class="1004" name="r_coeffs_addr_7_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="11" slack="0"/>
<pin id="334" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_7/9 "/>
</bind>
</comp>

<comp id="338" class="1005" name="i_0_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="1"/>
<pin id="340" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="i_0_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="6" slack="0"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="349" class="1005" name="phi_mul_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="9" slack="1"/>
<pin id="351" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="phi_mul_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="9" slack="1"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="361" class="1005" name="reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="1"/>
<pin id="363" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_load_1 a_load_4 a_load_6 a_load_9 "/>
</bind>
</comp>

<comp id="366" class="1005" name="reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="1"/>
<pin id="368" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_load_5 a_load_7 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp_ln738_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="0" index="1" bw="6" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln738/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="i_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln739_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="9" slack="0"/>
<pin id="384" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln739/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln739_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="12" slack="1"/>
<pin id="388" dir="0" index="1" bw="9" slack="0"/>
<pin id="389" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln739/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln739_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln739_1/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="trunc_ln739_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="0"/>
<pin id="398" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln739/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln740_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="9" slack="0"/>
<pin id="403" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln740_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="9" slack="0"/>
<pin id="408" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln740/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln740_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="12" slack="1"/>
<pin id="412" dir="0" index="1" bw="9" slack="0"/>
<pin id="413" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_1/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln740_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="12" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln740_1/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_529_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="11" slack="0"/>
<pin id="422" dir="0" index="1" bw="3" slack="2"/>
<pin id="423" dir="0" index="2" bw="5" slack="1"/>
<pin id="424" dir="0" index="3" bw="1" slack="0"/>
<pin id="425" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_529/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln739_2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="11" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln739_2/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="trunc_ln741_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln741/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_s_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="13" slack="0"/>
<pin id="439" dir="0" index="1" bw="5" slack="0"/>
<pin id="440" dir="0" index="2" bw="8" slack="0"/>
<pin id="441" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln743_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="13" slack="0"/>
<pin id="447" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln743/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln744_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="3" slack="0"/>
<pin id="451" dir="0" index="1" bw="9" slack="1"/>
<pin id="452" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln744/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln744_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="9" slack="0"/>
<pin id="457" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln744/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln744_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="12" slack="2"/>
<pin id="461" dir="0" index="1" bw="9" slack="0"/>
<pin id="462" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln744_1/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln744_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="12" slack="0"/>
<pin id="466" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln744_1/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln745_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="3" slack="0"/>
<pin id="471" dir="0" index="1" bw="9" slack="1"/>
<pin id="472" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln745/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln745_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="9" slack="0"/>
<pin id="477" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln745/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln745_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="12" slack="2"/>
<pin id="481" dir="0" index="1" bw="9" slack="0"/>
<pin id="482" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln745_1/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln745_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="12" slack="0"/>
<pin id="486" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln745_1/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sub_ln775_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="14" slack="0"/>
<pin id="491" dir="0" index="1" bw="13" slack="0"/>
<pin id="492" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln775/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="sext_ln775_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="14" slack="0"/>
<pin id="497" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln775/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="shl_ln_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="0"/>
<pin id="502" dir="0" index="1" bw="5" slack="2"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="lshr_ln_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="3" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="1"/>
<pin id="510" dir="0" index="2" bw="4" slack="0"/>
<pin id="511" dir="0" index="3" bw="4" slack="0"/>
<pin id="512" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln743_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="3" slack="0"/>
<pin id="519" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln743_1/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="or_ln743_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="0"/>
<pin id="523" dir="0" index="1" bw="8" slack="0"/>
<pin id="524" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln743/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_530_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="11" slack="0"/>
<pin id="529" dir="0" index="1" bw="3" slack="3"/>
<pin id="530" dir="0" index="2" bw="8" slack="0"/>
<pin id="531" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_530/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln743_2_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="11" slack="0"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln743_2/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="shl_ln10_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="11" slack="0"/>
<pin id="541" dir="0" index="1" bw="8" slack="0"/>
<pin id="542" dir="0" index="2" bw="1" slack="0"/>
<pin id="543" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln10/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="trunc_ln746_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln746/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="11" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="0" index="2" bw="3" slack="0"/>
<pin id="555" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="or_ln746_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="11" slack="0"/>
<pin id="561" dir="0" index="1" bw="11" slack="0"/>
<pin id="562" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln746/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="or_ln_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="13" slack="0"/>
<pin id="567" dir="0" index="1" bw="2" slack="0"/>
<pin id="568" dir="0" index="2" bw="11" slack="0"/>
<pin id="569" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln746_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="13" slack="0"/>
<pin id="575" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln746/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="lshr_ln3_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="6" slack="0"/>
<pin id="579" dir="0" index="1" bw="8" slack="0"/>
<pin id="580" dir="0" index="2" bw="3" slack="0"/>
<pin id="581" dir="0" index="3" bw="4" slack="0"/>
<pin id="582" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln749_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="4" slack="0"/>
<pin id="589" dir="0" index="1" bw="9" slack="2"/>
<pin id="590" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln749/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln749_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="9" slack="0"/>
<pin id="595" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln749/4 "/>
</bind>
</comp>

<comp id="597" class="1004" name="add_ln749_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="12" slack="3"/>
<pin id="599" dir="0" index="1" bw="9" slack="0"/>
<pin id="600" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln749_1/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln749_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="12" slack="0"/>
<pin id="604" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln749_1/4 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln753_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="4" slack="0"/>
<pin id="609" dir="0" index="1" bw="9" slack="2"/>
<pin id="610" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln753/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln753_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="9" slack="0"/>
<pin id="615" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln753/4 "/>
</bind>
</comp>

<comp id="617" class="1004" name="add_ln753_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="12" slack="3"/>
<pin id="619" dir="0" index="1" bw="9" slack="0"/>
<pin id="620" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln753_1/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="zext_ln753_1_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="12" slack="0"/>
<pin id="624" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln753_1/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="sub_ln776_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="14" slack="0"/>
<pin id="629" dir="0" index="1" bw="13" slack="0"/>
<pin id="630" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln776/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="sext_ln776_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="14" slack="0"/>
<pin id="635" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln776/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="or_ln748_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="1"/>
<pin id="640" dir="0" index="1" bw="8" slack="0"/>
<pin id="641" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln748/5 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_531_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="11" slack="0"/>
<pin id="645" dir="0" index="1" bw="3" slack="4"/>
<pin id="646" dir="0" index="2" bw="8" slack="0"/>
<pin id="647" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_531/5 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln748_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="11" slack="0"/>
<pin id="652" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln748/5 "/>
</bind>
</comp>

<comp id="655" class="1004" name="trunc_ln750_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="0"/>
<pin id="657" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln750/5 "/>
</bind>
</comp>

<comp id="659" class="1004" name="or_ln1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="13" slack="0"/>
<pin id="661" dir="0" index="1" bw="7" slack="0"/>
<pin id="662" dir="0" index="2" bw="6" slack="1"/>
<pin id="663" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1/5 "/>
</bind>
</comp>

<comp id="666" class="1004" name="zext_ln750_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="13" slack="0"/>
<pin id="668" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln750/5 "/>
</bind>
</comp>

<comp id="670" class="1004" name="add_ln754_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="4" slack="0"/>
<pin id="672" dir="0" index="1" bw="9" slack="3"/>
<pin id="673" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln754/5 "/>
</bind>
</comp>

<comp id="676" class="1004" name="zext_ln754_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="9" slack="0"/>
<pin id="678" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln754/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln754_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="12" slack="4"/>
<pin id="682" dir="0" index="1" bw="9" slack="0"/>
<pin id="683" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln754_1/5 "/>
</bind>
</comp>

<comp id="685" class="1004" name="zext_ln754_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="12" slack="0"/>
<pin id="687" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln754_1/5 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln758_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="4" slack="0"/>
<pin id="692" dir="0" index="1" bw="9" slack="3"/>
<pin id="693" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln758/5 "/>
</bind>
</comp>

<comp id="696" class="1004" name="zext_ln758_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="9" slack="0"/>
<pin id="698" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln758/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="add_ln758_1_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="12" slack="4"/>
<pin id="702" dir="0" index="1" bw="9" slack="0"/>
<pin id="703" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln758_1/5 "/>
</bind>
</comp>

<comp id="705" class="1004" name="zext_ln758_1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="12" slack="0"/>
<pin id="707" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln758_1/5 "/>
</bind>
</comp>

<comp id="710" class="1004" name="sub_ln777_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="14" slack="0"/>
<pin id="712" dir="0" index="1" bw="13" slack="0"/>
<pin id="713" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln777/5 "/>
</bind>
</comp>

<comp id="716" class="1004" name="sext_ln777_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="14" slack="0"/>
<pin id="718" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln777/5 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="8" slack="1"/>
<pin id="724" dir="0" index="2" bw="4" slack="0"/>
<pin id="725" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="729" class="1004" name="zext_ln752_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln752/6 "/>
</bind>
</comp>

<comp id="733" class="1004" name="or_ln752_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="2"/>
<pin id="735" dir="0" index="1" bw="8" slack="0"/>
<pin id="736" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln752/6 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_532_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="11" slack="0"/>
<pin id="740" dir="0" index="1" bw="3" slack="5"/>
<pin id="741" dir="0" index="2" bw="8" slack="0"/>
<pin id="742" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_532/6 "/>
</bind>
</comp>

<comp id="745" class="1004" name="zext_ln752_1_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="11" slack="0"/>
<pin id="747" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln752_1/6 "/>
</bind>
</comp>

<comp id="750" class="1004" name="shl_ln11_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="9" slack="0"/>
<pin id="752" dir="0" index="1" bw="8" slack="1"/>
<pin id="753" dir="0" index="2" bw="1" slack="0"/>
<pin id="754" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln11/6 "/>
</bind>
</comp>

<comp id="758" class="1004" name="trunc_ln755_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="0"/>
<pin id="760" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln755/6 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_5_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="9" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="0" index="2" bw="1" slack="0"/>
<pin id="766" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="770" class="1004" name="or_ln755_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="9" slack="0"/>
<pin id="772" dir="0" index="1" bw="9" slack="0"/>
<pin id="773" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln755/6 "/>
</bind>
</comp>

<comp id="776" class="1004" name="or_ln2_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="13" slack="0"/>
<pin id="778" dir="0" index="1" bw="4" slack="0"/>
<pin id="779" dir="0" index="2" bw="9" slack="0"/>
<pin id="780" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln2/6 "/>
</bind>
</comp>

<comp id="784" class="1004" name="zext_ln755_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="13" slack="0"/>
<pin id="786" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln755/6 "/>
</bind>
</comp>

<comp id="788" class="1004" name="add_ln759_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="5" slack="0"/>
<pin id="790" dir="0" index="1" bw="9" slack="4"/>
<pin id="791" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln759/6 "/>
</bind>
</comp>

<comp id="794" class="1004" name="zext_ln759_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="9" slack="0"/>
<pin id="796" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln759/6 "/>
</bind>
</comp>

<comp id="798" class="1004" name="add_ln759_1_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="12" slack="5"/>
<pin id="800" dir="0" index="1" bw="9" slack="0"/>
<pin id="801" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln759_1/6 "/>
</bind>
</comp>

<comp id="803" class="1004" name="zext_ln759_1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="12" slack="0"/>
<pin id="805" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln759_1/6 "/>
</bind>
</comp>

<comp id="808" class="1004" name="add_ln763_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="5" slack="0"/>
<pin id="810" dir="0" index="1" bw="9" slack="4"/>
<pin id="811" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln763/6 "/>
</bind>
</comp>

<comp id="814" class="1004" name="zext_ln763_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="9" slack="0"/>
<pin id="816" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln763/6 "/>
</bind>
</comp>

<comp id="818" class="1004" name="add_ln763_1_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="12" slack="5"/>
<pin id="820" dir="0" index="1" bw="9" slack="0"/>
<pin id="821" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln763_1/6 "/>
</bind>
</comp>

<comp id="823" class="1004" name="zext_ln763_1_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="12" slack="0"/>
<pin id="825" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln763_1/6 "/>
</bind>
</comp>

<comp id="828" class="1004" name="sub_ln778_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="14" slack="0"/>
<pin id="830" dir="0" index="1" bw="13" slack="0"/>
<pin id="831" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln778/6 "/>
</bind>
</comp>

<comp id="834" class="1004" name="sext_ln778_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="14" slack="0"/>
<pin id="836" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln778/6 "/>
</bind>
</comp>

<comp id="839" class="1004" name="add_ln739_1_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="5" slack="0"/>
<pin id="841" dir="0" index="1" bw="9" slack="5"/>
<pin id="842" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln739_1/7 "/>
</bind>
</comp>

<comp id="845" class="1004" name="lshr_ln5_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="4" slack="0"/>
<pin id="847" dir="0" index="1" bw="8" slack="1"/>
<pin id="848" dir="0" index="2" bw="4" slack="0"/>
<pin id="849" dir="0" index="3" bw="4" slack="0"/>
<pin id="850" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5/7 "/>
</bind>
</comp>

<comp id="855" class="1004" name="zext_ln757_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="4" slack="0"/>
<pin id="857" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln757/7 "/>
</bind>
</comp>

<comp id="859" class="1004" name="or_ln757_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="3"/>
<pin id="861" dir="0" index="1" bw="8" slack="0"/>
<pin id="862" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln757/7 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_533_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="11" slack="0"/>
<pin id="866" dir="0" index="1" bw="3" slack="6"/>
<pin id="867" dir="0" index="2" bw="8" slack="0"/>
<pin id="868" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_533/7 "/>
</bind>
</comp>

<comp id="871" class="1004" name="zext_ln757_1_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="11" slack="0"/>
<pin id="873" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln757_1/7 "/>
</bind>
</comp>

<comp id="876" class="1004" name="shl_ln12_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="12" slack="0"/>
<pin id="878" dir="0" index="1" bw="8" slack="1"/>
<pin id="879" dir="0" index="2" bw="1" slack="0"/>
<pin id="880" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln12/7 "/>
</bind>
</comp>

<comp id="884" class="1004" name="trunc_ln760_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="8" slack="0"/>
<pin id="886" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln760/7 "/>
</bind>
</comp>

<comp id="888" class="1004" name="tmp_7_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="12" slack="0"/>
<pin id="890" dir="0" index="1" bw="1" slack="0"/>
<pin id="891" dir="0" index="2" bw="4" slack="0"/>
<pin id="892" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="896" class="1004" name="or_ln760_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="12" slack="0"/>
<pin id="898" dir="0" index="1" bw="12" slack="0"/>
<pin id="899" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln760/7 "/>
</bind>
</comp>

<comp id="902" class="1004" name="or_ln3_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="13" slack="0"/>
<pin id="904" dir="0" index="1" bw="1" slack="0"/>
<pin id="905" dir="0" index="2" bw="12" slack="0"/>
<pin id="906" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln3/7 "/>
</bind>
</comp>

<comp id="910" class="1004" name="zext_ln760_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="13" slack="0"/>
<pin id="912" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln760/7 "/>
</bind>
</comp>

<comp id="914" class="1004" name="lshr_ln6_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="7" slack="0"/>
<pin id="916" dir="0" index="1" bw="8" slack="0"/>
<pin id="917" dir="0" index="2" bw="1" slack="0"/>
<pin id="918" dir="0" index="3" bw="4" slack="0"/>
<pin id="919" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6/7 "/>
</bind>
</comp>

<comp id="924" class="1004" name="or_ln762_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="8" slack="3"/>
<pin id="926" dir="0" index="1" bw="8" slack="0"/>
<pin id="927" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln762/7 "/>
</bind>
</comp>

<comp id="929" class="1004" name="tmp_534_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="11" slack="0"/>
<pin id="931" dir="0" index="1" bw="3" slack="6"/>
<pin id="932" dir="0" index="2" bw="8" slack="0"/>
<pin id="933" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_534/7 "/>
</bind>
</comp>

<comp id="936" class="1004" name="zext_ln762_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="11" slack="0"/>
<pin id="938" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln762/7 "/>
</bind>
</comp>

<comp id="941" class="1004" name="trunc_ln764_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="8" slack="0"/>
<pin id="943" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln764/7 "/>
</bind>
</comp>

<comp id="945" class="1004" name="or_ln4_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="13" slack="0"/>
<pin id="947" dir="0" index="1" bw="6" slack="0"/>
<pin id="948" dir="0" index="2" bw="7" slack="0"/>
<pin id="949" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln4/7 "/>
</bind>
</comp>

<comp id="953" class="1004" name="zext_ln764_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="13" slack="0"/>
<pin id="955" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln764/7 "/>
</bind>
</comp>

<comp id="957" class="1004" name="add_ln767_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="5" slack="0"/>
<pin id="959" dir="0" index="1" bw="9" slack="5"/>
<pin id="960" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln767/7 "/>
</bind>
</comp>

<comp id="963" class="1004" name="zext_ln767_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="9" slack="0"/>
<pin id="965" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln767/7 "/>
</bind>
</comp>

<comp id="967" class="1004" name="add_ln767_1_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="12" slack="6"/>
<pin id="969" dir="0" index="1" bw="9" slack="0"/>
<pin id="970" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln767_1/7 "/>
</bind>
</comp>

<comp id="972" class="1004" name="zext_ln767_1_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="12" slack="0"/>
<pin id="974" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln767_1/7 "/>
</bind>
</comp>

<comp id="977" class="1004" name="add_ln768_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="5" slack="0"/>
<pin id="979" dir="0" index="1" bw="9" slack="5"/>
<pin id="980" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln768/7 "/>
</bind>
</comp>

<comp id="983" class="1004" name="zext_ln768_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="9" slack="0"/>
<pin id="985" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln768/7 "/>
</bind>
</comp>

<comp id="987" class="1004" name="add_ln768_1_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="12" slack="6"/>
<pin id="989" dir="0" index="1" bw="9" slack="0"/>
<pin id="990" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln768_1/7 "/>
</bind>
</comp>

<comp id="992" class="1004" name="zext_ln768_1_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="12" slack="0"/>
<pin id="994" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln768_1/7 "/>
</bind>
</comp>

<comp id="997" class="1004" name="add_ln772_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="5" slack="0"/>
<pin id="999" dir="0" index="1" bw="9" slack="5"/>
<pin id="1000" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln772/7 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="zext_ln772_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="9" slack="0"/>
<pin id="1005" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln772/7 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="add_ln772_1_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="12" slack="6"/>
<pin id="1009" dir="0" index="1" bw="9" slack="0"/>
<pin id="1010" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln772_1/7 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="sub_ln779_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="14" slack="0"/>
<pin id="1014" dir="0" index="1" bw="13" slack="0"/>
<pin id="1015" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln779/7 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="sext_ln779_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="14" slack="0"/>
<pin id="1020" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln779/7 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="sub_ln780_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="14" slack="0"/>
<pin id="1025" dir="0" index="1" bw="13" slack="0"/>
<pin id="1026" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln780/7 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="sext_ln780_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="14" slack="0"/>
<pin id="1031" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln780/7 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="lshr_ln7_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="2" slack="0"/>
<pin id="1036" dir="0" index="1" bw="8" slack="1"/>
<pin id="1037" dir="0" index="2" bw="4" slack="0"/>
<pin id="1038" dir="0" index="3" bw="4" slack="0"/>
<pin id="1039" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln7/8 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="zext_ln766_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="2" slack="0"/>
<pin id="1046" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln766/8 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="or_ln766_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="8" slack="4"/>
<pin id="1050" dir="0" index="1" bw="8" slack="0"/>
<pin id="1051" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln766/8 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="tmp_535_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="11" slack="0"/>
<pin id="1055" dir="0" index="1" bw="3" slack="7"/>
<pin id="1056" dir="0" index="2" bw="8" slack="0"/>
<pin id="1057" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_535/8 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="zext_ln766_1_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="11" slack="0"/>
<pin id="1062" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln766_1/8 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="shl_ln13_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="10" slack="0"/>
<pin id="1067" dir="0" index="1" bw="8" slack="0"/>
<pin id="1068" dir="0" index="2" bw="1" slack="0"/>
<pin id="1069" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln13/8 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="trunc_ln769_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="8" slack="0"/>
<pin id="1075" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln769/8 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="tmp_10_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="10" slack="0"/>
<pin id="1079" dir="0" index="1" bw="1" slack="0"/>
<pin id="1080" dir="0" index="2" bw="2" slack="0"/>
<pin id="1081" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="or_ln769_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="10" slack="0"/>
<pin id="1087" dir="0" index="1" bw="10" slack="0"/>
<pin id="1088" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln769/8 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="or_ln5_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="13" slack="0"/>
<pin id="1093" dir="0" index="1" bw="3" slack="0"/>
<pin id="1094" dir="0" index="2" bw="10" slack="0"/>
<pin id="1095" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln5/8 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="zext_ln769_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="13" slack="0"/>
<pin id="1101" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln769/8 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="lshr_ln8_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="5" slack="0"/>
<pin id="1105" dir="0" index="1" bw="8" slack="0"/>
<pin id="1106" dir="0" index="2" bw="3" slack="0"/>
<pin id="1107" dir="0" index="3" bw="4" slack="0"/>
<pin id="1108" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln8/8 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="zext_ln772_1_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="12" slack="1"/>
<pin id="1115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln772_1/8 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="sub_ln781_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="14" slack="0"/>
<pin id="1119" dir="0" index="1" bw="13" slack="0"/>
<pin id="1120" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln781/8 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="sext_ln781_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="14" slack="0"/>
<pin id="1125" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln781/8 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="or_ln771_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="8" slack="5"/>
<pin id="1130" dir="0" index="1" bw="8" slack="0"/>
<pin id="1131" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln771/9 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="tmp_536_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="11" slack="0"/>
<pin id="1135" dir="0" index="1" bw="3" slack="8"/>
<pin id="1136" dir="0" index="2" bw="8" slack="0"/>
<pin id="1137" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_536/9 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="zext_ln771_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="11" slack="0"/>
<pin id="1142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln771/9 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="or_ln6_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="13" slack="0"/>
<pin id="1147" dir="0" index="1" bw="8" slack="0"/>
<pin id="1148" dir="0" index="2" bw="5" slack="1"/>
<pin id="1149" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln6/9 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="zext_ln772_2_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="13" slack="0"/>
<pin id="1154" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln772_2/9 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="sub_ln782_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="14" slack="0"/>
<pin id="1158" dir="0" index="1" bw="13" slack="0"/>
<pin id="1159" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln782/9 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="sext_ln782_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="14" slack="0"/>
<pin id="1164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln782/9 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="a_offset_read_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="12" slack="1"/>
<pin id="1169" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="a_offset_read "/>
</bind>
</comp>

<comp id="1184" class="1005" name="r_coeffs_offset_read_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="3" slack="2"/>
<pin id="1186" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="r_coeffs_offset_read "/>
</bind>
</comp>

<comp id="1199" class="1005" name="i_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="6" slack="0"/>
<pin id="1201" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1204" class="1005" name="a_addr_1_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="12" slack="1"/>
<pin id="1206" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="trunc_ln739_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="5" slack="1"/>
<pin id="1211" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln739 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="a_addr_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="12" slack="1"/>
<pin id="1217" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="1220" class="1005" name="a_addr_2_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="12" slack="1"/>
<pin id="1222" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="a_addr_3_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="12" slack="1"/>
<pin id="1227" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_3 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="shl_ln_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="8" slack="1"/>
<pin id="1232" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1240" class="1005" name="lshr_ln3_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="6" slack="1"/>
<pin id="1242" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln3 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="a_addr_4_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="12" slack="1"/>
<pin id="1247" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_4 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="a_addr_5_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="12" slack="1"/>
<pin id="1252" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_5 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="a_addr_6_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="12" slack="1"/>
<pin id="1257" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_6 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="a_addr_7_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="12" slack="1"/>
<pin id="1262" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_7 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="a_addr_8_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="12" slack="1"/>
<pin id="1267" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_8 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="a_addr_9_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="12" slack="1"/>
<pin id="1272" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_9 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="add_ln739_1_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="9" slack="1"/>
<pin id="1277" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln739_1 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="a_addr_10_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="12" slack="1"/>
<pin id="1282" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_10 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="a_addr_11_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="12" slack="1"/>
<pin id="1287" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_11 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="add_ln772_1_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="12" slack="1"/>
<pin id="1292" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln772_1 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="lshr_ln8_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="5" slack="1"/>
<pin id="1297" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln8 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="a_addr_12_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="12" slack="1"/>
<pin id="1302" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="144"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="4" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="165" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="182"><net_src comp="0" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="184" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="205"><net_src comp="177" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="4" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="213" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="226"><net_src comp="4" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="24" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="221" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="229"><net_src comp="206" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="235"><net_src comp="0" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="24" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="4" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="237" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="250"><net_src comp="4" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="24" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="245" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="253"><net_src comp="230" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="259"><net_src comp="0" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="24" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="4" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="24" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="261" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="274"><net_src comp="4" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="24" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="269" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="277"><net_src comp="254" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="283"><net_src comp="0" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="24" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="0" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="24" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="4" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="24" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="292" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="305"><net_src comp="4" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="24" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="300" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="308"><net_src comp="278" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="313"><net_src comp="285" pin="3"/><net_sink comp="200" pin=2"/></net>

<net id="319"><net_src comp="0" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="24" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="4" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="24" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="321" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="329"><net_src comp="314" pin="3"/><net_sink comp="200" pin=2"/></net>

<net id="335"><net_src comp="0" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="24" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="330" pin="3"/><net_sink comp="200" pin=2"/></net>

<net id="341"><net_src comp="12" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="14" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="353" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="364"><net_src comp="159" pin="7"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="159" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="159" pin="7"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="342" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="16" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="342" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="22" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="353" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="382" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="386" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="399"><net_src comp="342" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="26" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="353" pin="4"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="410" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="426"><net_src comp="28" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="30" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="431"><net_src comp="420" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="436"><net_src comp="159" pin="7"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="32" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="433" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="159" pin="3"/><net_sink comp="437" pin=2"/></net>

<net id="448"><net_src comp="437" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="34" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="349" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="455" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="459" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="473"><net_src comp="36" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="349" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="475" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="487"><net_src comp="479" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="493"><net_src comp="38" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="445" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="505"><net_src comp="40" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="30" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="513"><net_src comp="42" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="361" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="515"><net_src comp="44" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="516"><net_src comp="46" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="520"><net_src comp="507" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="525"><net_src comp="500" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="48" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="532"><net_src comp="50" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="521" pin="2"/><net_sink comp="527" pin=2"/></net>

<net id="537"><net_src comp="527" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="544"><net_src comp="52" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="159" pin="3"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="30" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="550"><net_src comp="159" pin="7"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="50" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="30" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="517" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="563"><net_src comp="551" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="539" pin="3"/><net_sink comp="559" pin=1"/></net>

<net id="570"><net_src comp="54" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="547" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="559" pin="2"/><net_sink comp="565" pin=2"/></net>

<net id="576"><net_src comp="565" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="583"><net_src comp="56" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="159" pin="7"/><net_sink comp="577" pin=1"/></net>

<net id="585"><net_src comp="58" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="586"><net_src comp="46" pin="0"/><net_sink comp="577" pin=3"/></net>

<net id="591"><net_src comp="60" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="349" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="587" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="593" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="605"><net_src comp="597" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="611"><net_src comp="62" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="349" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="607" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="621"><net_src comp="613" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="625"><net_src comp="617" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="631"><net_src comp="38" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="573" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="642"><net_src comp="64" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="50" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="638" pin="2"/><net_sink comp="643" pin=2"/></net>

<net id="653"><net_src comp="643" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="658"><net_src comp="159" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="664"><net_src comp="66" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="655" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="659" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="68" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="349" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="679"><net_src comp="670" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="676" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="688"><net_src comp="680" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="694"><net_src comp="70" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="349" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="699"><net_src comp="690" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="696" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="708"><net_src comp="700" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="714"><net_src comp="38" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="666" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="719"><net_src comp="710" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="726"><net_src comp="72" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="727"><net_src comp="361" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="728"><net_src comp="46" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="732"><net_src comp="721" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="737"><net_src comp="74" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="50" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="733" pin="2"/><net_sink comp="738" pin=2"/></net>

<net id="748"><net_src comp="738" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="755"><net_src comp="76" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="366" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="757"><net_src comp="78" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="761"><net_src comp="159" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="767"><net_src comp="80" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="78" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="769"><net_src comp="729" pin="1"/><net_sink comp="762" pin=2"/></net>

<net id="774"><net_src comp="762" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="750" pin="3"/><net_sink comp="770" pin=1"/></net>

<net id="781"><net_src comp="82" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="758" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="770" pin="2"/><net_sink comp="776" pin=2"/></net>

<net id="787"><net_src comp="776" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="792"><net_src comp="84" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="349" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="788" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="802"><net_src comp="794" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="806"><net_src comp="798" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="812"><net_src comp="86" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="349" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="817"><net_src comp="808" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="822"><net_src comp="814" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="826"><net_src comp="818" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="832"><net_src comp="38" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="784" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="837"><net_src comp="828" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="843"><net_src comp="88" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="349" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="851"><net_src comp="90" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="852"><net_src comp="361" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="853"><net_src comp="92" pin="0"/><net_sink comp="845" pin=2"/></net>

<net id="854"><net_src comp="46" pin="0"/><net_sink comp="845" pin=3"/></net>

<net id="858"><net_src comp="845" pin="4"/><net_sink comp="855" pin=0"/></net>

<net id="863"><net_src comp="94" pin="0"/><net_sink comp="859" pin=1"/></net>

<net id="869"><net_src comp="50" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="870"><net_src comp="859" pin="2"/><net_sink comp="864" pin=2"/></net>

<net id="874"><net_src comp="864" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="881"><net_src comp="96" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="882"><net_src comp="366" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="883"><net_src comp="98" pin="0"/><net_sink comp="876" pin=2"/></net>

<net id="887"><net_src comp="159" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="893"><net_src comp="100" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="98" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="895"><net_src comp="855" pin="1"/><net_sink comp="888" pin=2"/></net>

<net id="900"><net_src comp="888" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="876" pin="3"/><net_sink comp="896" pin=1"/></net>

<net id="907"><net_src comp="102" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="908"><net_src comp="884" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="909"><net_src comp="896" pin="2"/><net_sink comp="902" pin=2"/></net>

<net id="913"><net_src comp="902" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="920"><net_src comp="104" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="921"><net_src comp="159" pin="3"/><net_sink comp="914" pin=1"/></net>

<net id="922"><net_src comp="106" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="923"><net_src comp="46" pin="0"/><net_sink comp="914" pin=3"/></net>

<net id="928"><net_src comp="108" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="934"><net_src comp="50" pin="0"/><net_sink comp="929" pin=0"/></net>

<net id="935"><net_src comp="924" pin="2"/><net_sink comp="929" pin=2"/></net>

<net id="939"><net_src comp="929" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="944"><net_src comp="159" pin="7"/><net_sink comp="941" pin=0"/></net>

<net id="950"><net_src comp="110" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="951"><net_src comp="941" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="952"><net_src comp="914" pin="4"/><net_sink comp="945" pin=2"/></net>

<net id="956"><net_src comp="945" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="961"><net_src comp="112" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="349" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="966"><net_src comp="957" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="971"><net_src comp="963" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="975"><net_src comp="967" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="981"><net_src comp="114" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="349" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="986"><net_src comp="977" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="991"><net_src comp="983" pin="1"/><net_sink comp="987" pin=1"/></net>

<net id="995"><net_src comp="987" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="1001"><net_src comp="116" pin="0"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="349" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1006"><net_src comp="997" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1011"><net_src comp="1003" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="1016"><net_src comp="38" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="910" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1021"><net_src comp="1012" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="1027"><net_src comp="38" pin="0"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="953" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1032"><net_src comp="1023" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="200" pin=4"/></net>

<net id="1040"><net_src comp="118" pin="0"/><net_sink comp="1034" pin=0"/></net>

<net id="1041"><net_src comp="361" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1042"><net_src comp="120" pin="0"/><net_sink comp="1034" pin=2"/></net>

<net id="1043"><net_src comp="46" pin="0"/><net_sink comp="1034" pin=3"/></net>

<net id="1047"><net_src comp="1034" pin="4"/><net_sink comp="1044" pin=0"/></net>

<net id="1052"><net_src comp="122" pin="0"/><net_sink comp="1048" pin=1"/></net>

<net id="1058"><net_src comp="50" pin="0"/><net_sink comp="1053" pin=0"/></net>

<net id="1059"><net_src comp="1048" pin="2"/><net_sink comp="1053" pin=2"/></net>

<net id="1063"><net_src comp="1053" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1070"><net_src comp="124" pin="0"/><net_sink comp="1065" pin=0"/></net>

<net id="1071"><net_src comp="159" pin="3"/><net_sink comp="1065" pin=1"/></net>

<net id="1072"><net_src comp="126" pin="0"/><net_sink comp="1065" pin=2"/></net>

<net id="1076"><net_src comp="159" pin="7"/><net_sink comp="1073" pin=0"/></net>

<net id="1082"><net_src comp="128" pin="0"/><net_sink comp="1077" pin=0"/></net>

<net id="1083"><net_src comp="126" pin="0"/><net_sink comp="1077" pin=1"/></net>

<net id="1084"><net_src comp="1044" pin="1"/><net_sink comp="1077" pin=2"/></net>

<net id="1089"><net_src comp="1077" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="1065" pin="3"/><net_sink comp="1085" pin=1"/></net>

<net id="1096"><net_src comp="130" pin="0"/><net_sink comp="1091" pin=0"/></net>

<net id="1097"><net_src comp="1073" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1098"><net_src comp="1085" pin="2"/><net_sink comp="1091" pin=2"/></net>

<net id="1102"><net_src comp="1091" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1109"><net_src comp="132" pin="0"/><net_sink comp="1103" pin=0"/></net>

<net id="1110"><net_src comp="159" pin="7"/><net_sink comp="1103" pin=1"/></net>

<net id="1111"><net_src comp="134" pin="0"/><net_sink comp="1103" pin=2"/></net>

<net id="1112"><net_src comp="46" pin="0"/><net_sink comp="1103" pin=3"/></net>

<net id="1116"><net_src comp="1113" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="1121"><net_src comp="38" pin="0"/><net_sink comp="1117" pin=0"/></net>

<net id="1122"><net_src comp="1099" pin="1"/><net_sink comp="1117" pin=1"/></net>

<net id="1126"><net_src comp="1117" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="200" pin=4"/></net>

<net id="1132"><net_src comp="136" pin="0"/><net_sink comp="1128" pin=1"/></net>

<net id="1138"><net_src comp="50" pin="0"/><net_sink comp="1133" pin=0"/></net>

<net id="1139"><net_src comp="1128" pin="2"/><net_sink comp="1133" pin=2"/></net>

<net id="1143"><net_src comp="1133" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="1150"><net_src comp="138" pin="0"/><net_sink comp="1145" pin=0"/></net>

<net id="1151"><net_src comp="159" pin="3"/><net_sink comp="1145" pin=1"/></net>

<net id="1155"><net_src comp="1145" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1160"><net_src comp="38" pin="0"/><net_sink comp="1156" pin=0"/></net>

<net id="1161"><net_src comp="1152" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="1165"><net_src comp="1156" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="200" pin=4"/></net>

<net id="1170"><net_src comp="140" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1172"><net_src comp="1167" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1173"><net_src comp="1167" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="1174"><net_src comp="1167" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1175"><net_src comp="1167" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="1176"><net_src comp="1167" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1177"><net_src comp="1167" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1178"><net_src comp="1167" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1179"><net_src comp="1167" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1180"><net_src comp="1167" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1181"><net_src comp="1167" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="1182"><net_src comp="1167" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1183"><net_src comp="1167" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1187"><net_src comp="146" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="1189"><net_src comp="1184" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="1190"><net_src comp="1184" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="1191"><net_src comp="1184" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1192"><net_src comp="1184" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1193"><net_src comp="1184" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="1194"><net_src comp="1184" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1195"><net_src comp="1184" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="1202"><net_src comp="376" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="1207"><net_src comp="152" pin="3"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1212"><net_src comp="396" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="1214"><net_src comp="1209" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="1218"><net_src comp="165" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1223"><net_src comp="184" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1228"><net_src comp="192" pin="3"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1233"><net_src comp="500" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="1235"><net_src comp="1230" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1236"><net_src comp="1230" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1237"><net_src comp="1230" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1238"><net_src comp="1230" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1239"><net_src comp="1230" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1243"><net_src comp="577" pin="4"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="659" pin=2"/></net>

<net id="1248"><net_src comp="213" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1253"><net_src comp="221" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1258"><net_src comp="237" pin="3"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1263"><net_src comp="245" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1268"><net_src comp="261" pin="3"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1273"><net_src comp="269" pin="3"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1278"><net_src comp="839" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="1283"><net_src comp="292" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1288"><net_src comp="300" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1293"><net_src comp="1007" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1298"><net_src comp="1103" pin="4"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="1145" pin=2"/></net>

<net id="1303"><net_src comp="321" pin="3"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="159" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_coeffs | {3 4 5 6 7 8 9 }
	Port: a | {}
 - Input state : 
	Port: pqcrystals_dilithium.10 : r_coeffs | {}
	Port: pqcrystals_dilithium.10 : r_coeffs_offset | {1 }
	Port: pqcrystals_dilithium.10 : a | {2 3 4 5 6 7 8 9 }
	Port: pqcrystals_dilithium.10 : a_offset | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln738 : 1
		i : 1
		br_ln738 : 2
		zext_ln739 : 1
		add_ln739 : 2
		zext_ln739_1 : 3
		a_addr_1 : 4
		a_load : 5
		trunc_ln739 : 1
		add_ln740 : 1
		zext_ln740 : 2
		add_ln740_1 : 3
		zext_ln740_1 : 4
		a_addr : 5
		a_load_1 : 6
	State 3
		zext_ln739_2 : 1
		r_coeffs_addr : 2
		trunc_ln741 : 1
		tmp_s : 2
		zext_ln743 : 3
		zext_ln744 : 1
		add_ln744_1 : 2
		zext_ln744_1 : 3
		a_addr_2 : 4
		a_load_2 : 5
		zext_ln745 : 1
		add_ln745_1 : 2
		zext_ln745_1 : 3
		a_addr_3 : 4
		a_load_3 : 5
		sub_ln775 : 4
		sext_ln775 : 5
		store_ln775 : 6
	State 4
		zext_ln743_1 : 1
		or_ln743 : 1
		tmp_530 : 1
		zext_ln743_2 : 2
		r_coeffs_addr_1 : 3
		shl_ln10 : 1
		trunc_ln746 : 1
		tmp_2 : 2
		or_ln746 : 3
		or_ln : 3
		zext_ln746 : 4
		lshr_ln3 : 1
		zext_ln749 : 1
		add_ln749_1 : 2
		zext_ln749_1 : 3
		a_addr_4 : 4
		a_load_4 : 5
		zext_ln753 : 1
		add_ln753_1 : 2
		zext_ln753_1 : 3
		a_addr_5 : 4
		a_load_5 : 5
		sub_ln776 : 5
		sext_ln776 : 6
		store_ln776 : 7
	State 5
		zext_ln748 : 1
		r_coeffs_addr_2 : 2
		trunc_ln750 : 1
		or_ln1 : 2
		zext_ln750 : 3
		zext_ln754 : 1
		add_ln754_1 : 2
		zext_ln754_1 : 3
		a_addr_6 : 4
		a_load_6 : 5
		zext_ln758 : 1
		add_ln758_1 : 2
		zext_ln758_1 : 3
		a_addr_7 : 4
		a_load_7 : 5
		sub_ln777 : 4
		sext_ln777 : 5
		store_ln777 : 6
	State 6
		zext_ln752 : 1
		zext_ln752_1 : 1
		r_coeffs_addr_3 : 2
		trunc_ln755 : 1
		tmp_5 : 2
		or_ln755 : 3
		or_ln2 : 3
		zext_ln755 : 4
		zext_ln759 : 1
		add_ln759_1 : 2
		zext_ln759_1 : 3
		a_addr_8 : 4
		a_load_8 : 5
		zext_ln763 : 1
		add_ln763_1 : 2
		zext_ln763_1 : 3
		a_addr_9 : 4
		a_load_9 : 5
		sub_ln778 : 5
		sext_ln778 : 6
		store_ln778 : 7
	State 7
		zext_ln757 : 1
		zext_ln757_1 : 1
		r_coeffs_addr_4 : 2
		trunc_ln760 : 1
		tmp_7 : 2
		or_ln760 : 3
		or_ln3 : 3
		zext_ln760 : 4
		lshr_ln6 : 1
		zext_ln762 : 1
		r_coeffs_addr_5 : 2
		trunc_ln764 : 1
		or_ln4 : 2
		zext_ln764 : 3
		zext_ln767 : 1
		add_ln767_1 : 2
		zext_ln767_1 : 3
		a_addr_10 : 4
		a_load_10 : 5
		zext_ln768 : 1
		add_ln768_1 : 2
		zext_ln768_1 : 3
		a_addr_11 : 4
		a_load_11 : 5
		zext_ln772 : 1
		add_ln772_1 : 2
		sub_ln779 : 5
		sext_ln779 : 6
		store_ln779 : 7
		sub_ln780 : 4
		sext_ln780 : 5
		store_ln780 : 6
	State 8
		zext_ln766 : 1
		zext_ln766_1 : 1
		r_coeffs_addr_6 : 2
		shl_ln13 : 1
		trunc_ln769 : 1
		tmp_10 : 2
		or_ln769 : 3
		or_ln5 : 3
		zext_ln769 : 4
		lshr_ln8 : 1
		a_addr_12 : 1
		a_load_12 : 2
		sub_ln781 : 5
		sext_ln781 : 6
		store_ln781 : 7
	State 9
		zext_ln771 : 1
		r_coeffs_addr_7 : 2
		or_ln6 : 1
		zext_ln772_2 : 2
		sub_ln782 : 3
		sext_ln782 : 4
		store_ln782 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |             i_fu_376             |    0    |    15   |
|          |         add_ln739_fu_386         |    0    |    19   |
|          |         add_ln740_fu_400         |    0    |    16   |
|          |        add_ln740_1_fu_410        |    0    |    19   |
|          |         add_ln744_fu_449         |    0    |    16   |
|          |        add_ln744_1_fu_459        |    0    |    19   |
|          |         add_ln745_fu_469         |    0    |    16   |
|          |        add_ln745_1_fu_479        |    0    |    19   |
|          |         add_ln749_fu_587         |    0    |    16   |
|          |        add_ln749_1_fu_597        |    0    |    19   |
|          |         add_ln753_fu_607         |    0    |    16   |
|          |        add_ln753_1_fu_617        |    0    |    19   |
|          |         add_ln754_fu_670         |    0    |    16   |
|    add   |        add_ln754_1_fu_680        |    0    |    19   |
|          |         add_ln758_fu_690         |    0    |    16   |
|          |        add_ln758_1_fu_700        |    0    |    19   |
|          |         add_ln759_fu_788         |    0    |    16   |
|          |        add_ln759_1_fu_798        |    0    |    19   |
|          |         add_ln763_fu_808         |    0    |    16   |
|          |        add_ln763_1_fu_818        |    0    |    19   |
|          |        add_ln739_1_fu_839        |    0    |    16   |
|          |         add_ln767_fu_957         |    0    |    16   |
|          |        add_ln767_1_fu_967        |    0    |    19   |
|          |         add_ln768_fu_977         |    0    |    16   |
|          |        add_ln768_1_fu_987        |    0    |    19   |
|          |         add_ln772_fu_997         |    0    |    16   |
|          |        add_ln772_1_fu_1007       |    0    |    19   |
|----------|----------------------------------|---------|---------|
|          |         sub_ln775_fu_489         |    0    |    21   |
|          |         sub_ln776_fu_627         |    0    |    21   |
|          |         sub_ln777_fu_710         |    0    |    21   |
|    sub   |         sub_ln778_fu_828         |    0    |    21   |
|          |         sub_ln779_fu_1012        |    0    |    21   |
|          |         sub_ln780_fu_1023        |    0    |    21   |
|          |         sub_ln781_fu_1117        |    0    |    21   |
|          |         sub_ln782_fu_1156        |    0    |    21   |
|----------|----------------------------------|---------|---------|
|          |          or_ln743_fu_521         |    0    |    0    |
|          |          or_ln746_fu_559         |    0    |    11   |
|          |          or_ln748_fu_638         |    0    |    0    |
|          |          or_ln752_fu_733         |    0    |    0    |
|          |          or_ln755_fu_770         |    0    |    9    |
|    or    |          or_ln757_fu_859         |    0    |    0    |
|          |          or_ln760_fu_896         |    0    |    12   |
|          |          or_ln762_fu_924         |    0    |    0    |
|          |         or_ln766_fu_1048         |    0    |    0    |
|          |         or_ln769_fu_1085         |    0    |    10   |
|          |         or_ln771_fu_1128         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   icmp   |         icmp_ln738_fu_370        |    0    |    11   |
|----------|----------------------------------|---------|---------|
|   read   |     a_offset_read_read_fu_140    |    0    |    0    |
|          | r_coeffs_offset_read_read_fu_146 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         zext_ln739_fu_382        |    0    |    0    |
|          |        zext_ln739_1_fu_391       |    0    |    0    |
|          |         zext_ln740_fu_406        |    0    |    0    |
|          |        zext_ln740_1_fu_415       |    0    |    0    |
|          |        zext_ln739_2_fu_428       |    0    |    0    |
|          |         zext_ln743_fu_445        |    0    |    0    |
|          |         zext_ln744_fu_455        |    0    |    0    |
|          |        zext_ln744_1_fu_464       |    0    |    0    |
|          |         zext_ln745_fu_475        |    0    |    0    |
|          |        zext_ln745_1_fu_484       |    0    |    0    |
|          |        zext_ln743_1_fu_517       |    0    |    0    |
|          |        zext_ln743_2_fu_534       |    0    |    0    |
|          |         zext_ln746_fu_573        |    0    |    0    |
|          |         zext_ln749_fu_593        |    0    |    0    |
|          |        zext_ln749_1_fu_602       |    0    |    0    |
|          |         zext_ln753_fu_613        |    0    |    0    |
|          |        zext_ln753_1_fu_622       |    0    |    0    |
|          |         zext_ln748_fu_650        |    0    |    0    |
|          |         zext_ln750_fu_666        |    0    |    0    |
|          |         zext_ln754_fu_676        |    0    |    0    |
|          |        zext_ln754_1_fu_685       |    0    |    0    |
|          |         zext_ln758_fu_696        |    0    |    0    |
|   zext   |        zext_ln758_1_fu_705       |    0    |    0    |
|          |         zext_ln752_fu_729        |    0    |    0    |
|          |        zext_ln752_1_fu_745       |    0    |    0    |
|          |         zext_ln755_fu_784        |    0    |    0    |
|          |         zext_ln759_fu_794        |    0    |    0    |
|          |        zext_ln759_1_fu_803       |    0    |    0    |
|          |         zext_ln763_fu_814        |    0    |    0    |
|          |        zext_ln763_1_fu_823       |    0    |    0    |
|          |         zext_ln757_fu_855        |    0    |    0    |
|          |        zext_ln757_1_fu_871       |    0    |    0    |
|          |         zext_ln760_fu_910        |    0    |    0    |
|          |         zext_ln762_fu_936        |    0    |    0    |
|          |         zext_ln764_fu_953        |    0    |    0    |
|          |         zext_ln767_fu_963        |    0    |    0    |
|          |        zext_ln767_1_fu_972       |    0    |    0    |
|          |         zext_ln768_fu_983        |    0    |    0    |
|          |        zext_ln768_1_fu_992       |    0    |    0    |
|          |        zext_ln772_fu_1003        |    0    |    0    |
|          |        zext_ln766_fu_1044        |    0    |    0    |
|          |       zext_ln766_1_fu_1060       |    0    |    0    |
|          |        zext_ln769_fu_1099        |    0    |    0    |
|          |       zext_ln772_1_fu_1113       |    0    |    0    |
|          |        zext_ln771_fu_1140        |    0    |    0    |
|          |       zext_ln772_2_fu_1152       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        trunc_ln739_fu_396        |    0    |    0    |
|          |        trunc_ln741_fu_433        |    0    |    0    |
|          |        trunc_ln746_fu_547        |    0    |    0    |
|   trunc  |        trunc_ln750_fu_655        |    0    |    0    |
|          |        trunc_ln755_fu_758        |    0    |    0    |
|          |        trunc_ln760_fu_884        |    0    |    0    |
|          |        trunc_ln764_fu_941        |    0    |    0    |
|          |        trunc_ln769_fu_1073       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |          tmp_529_fu_420          |    0    |    0    |
|          |           tmp_s_fu_437           |    0    |    0    |
|          |           shl_ln_fu_500          |    0    |    0    |
|          |          tmp_530_fu_527          |    0    |    0    |
|          |          shl_ln10_fu_539         |    0    |    0    |
|          |           tmp_2_fu_551           |    0    |    0    |
|          |           or_ln_fu_565           |    0    |    0    |
|          |          tmp_531_fu_643          |    0    |    0    |
|          |           or_ln1_fu_659          |    0    |    0    |
|          |          tmp_532_fu_738          |    0    |    0    |
|          |          shl_ln11_fu_750         |    0    |    0    |
|          |           tmp_5_fu_762           |    0    |    0    |
|bitconcatenate|           or_ln2_fu_776          |    0    |    0    |
|          |          tmp_533_fu_864          |    0    |    0    |
|          |          shl_ln12_fu_876         |    0    |    0    |
|          |           tmp_7_fu_888           |    0    |    0    |
|          |           or_ln3_fu_902          |    0    |    0    |
|          |          tmp_534_fu_929          |    0    |    0    |
|          |           or_ln4_fu_945          |    0    |    0    |
|          |          tmp_535_fu_1053         |    0    |    0    |
|          |         shl_ln13_fu_1065         |    0    |    0    |
|          |          tmp_10_fu_1077          |    0    |    0    |
|          |          or_ln5_fu_1091          |    0    |    0    |
|          |          tmp_536_fu_1133         |    0    |    0    |
|          |          or_ln6_fu_1145          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         sext_ln775_fu_495        |    0    |    0    |
|          |         sext_ln776_fu_633        |    0    |    0    |
|          |         sext_ln777_fu_716        |    0    |    0    |
|   sext   |         sext_ln778_fu_834        |    0    |    0    |
|          |        sext_ln779_fu_1018        |    0    |    0    |
|          |        sext_ln780_fu_1029        |    0    |    0    |
|          |        sext_ln781_fu_1123        |    0    |    0    |
|          |        sext_ln782_fu_1162        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |          lshr_ln_fu_507          |    0    |    0    |
|          |          lshr_ln3_fu_577         |    0    |    0    |
|partselect|          lshr_ln5_fu_845         |    0    |    0    |
|          |          lshr_ln6_fu_914         |    0    |    0    |
|          |         lshr_ln7_fu_1034         |    0    |    0    |
|          |         lshr_ln8_fu_1103         |    0    |    0    |
|----------|----------------------------------|---------|---------|
| bitselect|            tmp_fu_721            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   691   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      a_addr_10_reg_1280     |   12   |
|      a_addr_11_reg_1285     |   12   |
|      a_addr_12_reg_1300     |   12   |
|      a_addr_1_reg_1204      |   12   |
|      a_addr_2_reg_1220      |   12   |
|      a_addr_3_reg_1225      |   12   |
|      a_addr_4_reg_1245      |   12   |
|      a_addr_5_reg_1250      |   12   |
|      a_addr_6_reg_1255      |   12   |
|      a_addr_7_reg_1260      |   12   |
|      a_addr_8_reg_1265      |   12   |
|      a_addr_9_reg_1270      |   12   |
|       a_addr_reg_1215       |   12   |
|    a_offset_read_reg_1167   |   12   |
|     add_ln739_1_reg_1275    |    9   |
|     add_ln772_1_reg_1290    |   12   |
|         i_0_reg_338         |    6   |
|          i_reg_1199         |    6   |
|      lshr_ln3_reg_1240      |    6   |
|      lshr_ln8_reg_1295      |    5   |
|       phi_mul_reg_349       |    9   |
|r_coeffs_offset_read_reg_1184|    3   |
|           reg_361           |    8   |
|           reg_366           |    8   |
|       shl_ln_reg_1230       |    8   |
|     trunc_ln739_reg_1209    |    5   |
+-----------------------------+--------+
|            Total            |   253  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_159 |  p0  |  14  |  12  |   168  ||    59   |
| grp_access_fu_159 |  p2  |  12  |   0  |    0   ||    53   |
| grp_access_fu_200 |  p0  |   5  |  10  |   50   ||    27   |
| grp_access_fu_200 |  p1  |   5  |  32  |   160  ||    27   |
| grp_access_fu_200 |  p2  |   3  |   0  |    0   ||    15   |
| grp_access_fu_200 |  p4  |   3  |  10  |   30   ||    15   |
|  phi_mul_reg_349  |  p0  |   2  |   9  |   18   ||    9    |
|      reg_361      |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   442  || 12.7318 ||   214   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   691  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   214  |
|  Register |    -   |   253  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   253  |   905  |
+-----------+--------+--------+--------+
