INFO-FLOW: Workspace /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1 opened at Mon Mar 08 16:16:14 CST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.16 sec.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     set_part xczu7ev-ffvc1156-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 2.11 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         config_chip_info -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_library_info -library zynquplus_medium 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu7ev:-ffvc1156:-2-e 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       add_library done; 0.22 sec.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.39 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     config_chip_info -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.87 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute       config_chip_info -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP 1728} {BRAM 624} {URAM 96} 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_library_info -library zynquplus_medium 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu7ev:-ffvc1156:-2-e 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     add_library done; 0.18 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.24 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./systolic_array/solution1/directives.tcl 
Execute     set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO-FLOW: Setting directive 'TOP' name=systolic_array 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.569 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling source/systolic_array.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang source/systolic_array.cpp -foptimization-record-file=/home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/clang.systolic_array.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.pp.0.cpp > /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/clang.systolic_array.cpp.out.log 2> /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/clang.systolic_array.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top systolic_array -name=systolic_array 
INFO-FLOW: Setting directive 'TOP' name=systolic_array 
INFO-FLOW: Setting directive 'TOP' name=systolic_array 
INFO-FLOW: Setting directive 'TOP' name=systolic_array 
INFO-FLOW: Setting directive 'TOP' name=systolic_array 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=systolic_array 
INFO-FLOW: Setting directive 'TOP' name=systolic_array 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/.systemc_flag -fix-errors /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/all.directive.json -fix-errors /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/clang-tidy.systolic_array.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/clang-tidy.systolic_array.pp.0.cpp.out.log 2> /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/clang-tidy.systolic_array.pp.0.cpp.err.log 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/xilinx-dataflow-lawyer.systolic_array.pp.0.cpp.diag.yml /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/xilinx-dataflow-lawyer.systolic_array.pp.0.cpp.out.log 2> /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/xilinx-dataflow-lawyer.systolic_array.pp.0.cpp.err.log 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:76:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:83:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:90:6
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:69:5
Execute       send_msg_by_id WARNING @200-471@%s%s 4 source/systolic_array.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/clang.systolic_array.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.bc > /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/clang.systolic_array.pp.0.cpp.out.log 2> /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/clang.systolic_array.pp.0.cpp.err.log 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.51 seconds. CPU system time: 0.33 seconds. Elapsed time: 0.59 seconds; current allocated memory: 192.828 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.g.bc -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.ld.0.bc > /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 3.19 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.2 sec.
Execute       run_link_or_opt -opt -out /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=systolic_array -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=systolic_array -reflow-float-conversion -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.31 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.31 sec.
Execute       run_link_or_opt -out /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=systolic_array 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=systolic_array -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=systolic_array -mllvm -hls-db-dir -mllvm /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.lto.bc > /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.13 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:19:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:62:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:71:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_4' (source/systolic_array.cpp:109:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:109:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_3' (source/systolic_array.cpp:103:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:103:23)
INFO: [HLS 214-186] Unrolling loop 'C_ROW' (source/systolic_array.cpp:91:6) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:91:6)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:95:10) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:95:10)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:95:10) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:95:10)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:95:10) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:95:10)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_2' (source/systolic_array.cpp:83:22) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:83:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_1' (source/systolic_array.cpp:76:19) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:76:19)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:119:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:119:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:119:0)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.64 seconds. CPU system time: 0.39 seconds. Elapsed time: 5.08 seconds; current allocated memory: 194.542 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.543 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top systolic_array -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.0.bc -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 196.072 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.1.bc -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 195.750 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.g.1.bc to /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.o.1.bc -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'drain_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'drain_b' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_131_1' (source/systolic_array.cpp:131) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_140_3' (source/systolic_array.cpp:140) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_134_2' (source/systolic_array.cpp:134) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_143_4' (source/systolic_array.cpp:143) in function 'systolic_array' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'A_inter.V' (source/systolic_array.cpp:69) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_inter.V' (source/systolic_array.cpp:71) .
INFO: [XFORM 203-101] Partitioning array 'A'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A_inter.V' (source/systolic_array.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:71) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A_inter.V' (source/systolic_array.cpp:69) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:71) in dimension 2 completely.
WARNING: [HLS 200-805] An internal stream 'A_inter[0][0].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[0][1].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[0][2].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[0][3].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[1][0].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[1][1].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[1][2].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[1][3].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[2][0].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[2][1].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[2][2].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[2][3].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[0][0].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[0][1].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[0][2].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[1][0].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[1][1].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[1][2].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[2][0].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[2][1].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[2][2].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[3][0].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[3][1].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[3][2].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'pe_array' (source/systolic_array.cpp:67:5), detected/extracted 21 process function(s): 
	 'load_a13'
	 'load_a14'
	 'load_a15'
	 'load_b16'
	 'load_b17'
	 'load_b18'
	 'PE19'
	 'PE20'
	 'PE21'
	 'PE22'
	 'PE23'
	 'PE24'
	 'PE25'
	 'PE26'
	 'PE27'
	 'drain_a28'
	 'drain_a29'
	 'drain_a30'
	 'drain_b31'
	 'drain_b32'
	 'drain_b33'.
Command         transform done; 0.7 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.56 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 217.177 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.o.2.bc -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'A.0' (source/systolic_array.cpp:136:22)
INFO: [HLS 200-472] Inferring partial write operation for 'A.0' (source/systolic_array.cpp:145:22)
Command         transform done; 1.08 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.99 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.09 seconds; current allocated memory: 422.562 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.47 sec.
Command     elaborate done; 8.14 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
Execute       ap_set_top_model systolic_array 
Execute       get_model_list systolic_array -filter all-wo-channel -topdown 
Execute       preproc_iomode -model systolic_array 
Execute       preproc_iomode -model pe_array 
Execute       preproc_iomode -model drain_b33 
Execute       preproc_iomode -model drain_b32 
Execute       preproc_iomode -model drain_b31 
Execute       preproc_iomode -model drain_a30 
Execute       preproc_iomode -model drain_a29 
Execute       preproc_iomode -model drain_a28 
Execute       preproc_iomode -model PE27 
Execute       preproc_iomode -model PE26 
Execute       preproc_iomode -model PE25 
Execute       preproc_iomode -model PE24 
Execute       preproc_iomode -model PE23 
Execute       preproc_iomode -model PE22 
Execute       preproc_iomode -model PE21 
Execute       preproc_iomode -model PE20 
Execute       preproc_iomode -model PE19 
Execute       preproc_iomode -model load_b18 
Execute       preproc_iomode -model load_b17 
Execute       preproc_iomode -model load_b16 
Execute       preproc_iomode -model load_a15 
Execute       preproc_iomode -model load_a14 
Execute       preproc_iomode -model load_a13 
Execute       get_model_list systolic_array -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_a13 load_a14 load_a15 load_b16 load_b17 load_b18 PE19 PE20 PE21 PE22 PE23 PE24 PE25 PE26 PE27 drain_a28 drain_a29 drain_a30 drain_b31 drain_b32 drain_b33 pe_array systolic_array
INFO-FLOW: Configuring Module : load_a13 ...
Execute       set_default_model load_a13 
Execute       apply_spec_resource_limit load_a13 
INFO-FLOW: Configuring Module : load_a14 ...
Execute       set_default_model load_a14 
Execute       apply_spec_resource_limit load_a14 
INFO-FLOW: Configuring Module : load_a15 ...
Execute       set_default_model load_a15 
Execute       apply_spec_resource_limit load_a15 
INFO-FLOW: Configuring Module : load_b16 ...
Execute       set_default_model load_b16 
Execute       apply_spec_resource_limit load_b16 
INFO-FLOW: Configuring Module : load_b17 ...
Execute       set_default_model load_b17 
Execute       apply_spec_resource_limit load_b17 
INFO-FLOW: Configuring Module : load_b18 ...
Execute       set_default_model load_b18 
Execute       apply_spec_resource_limit load_b18 
INFO-FLOW: Configuring Module : PE19 ...
Execute       set_default_model PE19 
Execute       apply_spec_resource_limit PE19 
INFO-FLOW: Configuring Module : PE20 ...
Execute       set_default_model PE20 
Execute       apply_spec_resource_limit PE20 
INFO-FLOW: Configuring Module : PE21 ...
Execute       set_default_model PE21 
Execute       apply_spec_resource_limit PE21 
INFO-FLOW: Configuring Module : PE22 ...
Execute       set_default_model PE22 
Execute       apply_spec_resource_limit PE22 
INFO-FLOW: Configuring Module : PE23 ...
Execute       set_default_model PE23 
Execute       apply_spec_resource_limit PE23 
INFO-FLOW: Configuring Module : PE24 ...
Execute       set_default_model PE24 
Execute       apply_spec_resource_limit PE24 
INFO-FLOW: Configuring Module : PE25 ...
Execute       set_default_model PE25 
Execute       apply_spec_resource_limit PE25 
INFO-FLOW: Configuring Module : PE26 ...
Execute       set_default_model PE26 
Execute       apply_spec_resource_limit PE26 
INFO-FLOW: Configuring Module : PE27 ...
Execute       set_default_model PE27 
Execute       apply_spec_resource_limit PE27 
INFO-FLOW: Configuring Module : drain_a28 ...
Execute       set_default_model drain_a28 
Execute       apply_spec_resource_limit drain_a28 
INFO-FLOW: Configuring Module : drain_a29 ...
Execute       set_default_model drain_a29 
Execute       apply_spec_resource_limit drain_a29 
INFO-FLOW: Configuring Module : drain_a30 ...
Execute       set_default_model drain_a30 
Execute       apply_spec_resource_limit drain_a30 
INFO-FLOW: Configuring Module : drain_b31 ...
Execute       set_default_model drain_b31 
Execute       apply_spec_resource_limit drain_b31 
INFO-FLOW: Configuring Module : drain_b32 ...
Execute       set_default_model drain_b32 
Execute       apply_spec_resource_limit drain_b32 
INFO-FLOW: Configuring Module : drain_b33 ...
Execute       set_default_model drain_b33 
Execute       apply_spec_resource_limit drain_b33 
INFO-FLOW: Configuring Module : pe_array ...
Execute       set_default_model pe_array 
Execute       apply_spec_resource_limit pe_array 
INFO-FLOW: Configuring Module : systolic_array ...
Execute       set_default_model systolic_array 
Execute       apply_spec_resource_limit systolic_array 
INFO-FLOW: Model list for preprocess: load_a13 load_a14 load_a15 load_b16 load_b17 load_b18 PE19 PE20 PE21 PE22 PE23 PE24 PE25 PE26 PE27 drain_a28 drain_a29 drain_a30 drain_b31 drain_b32 drain_b33 pe_array systolic_array
INFO-FLOW: Preprocessing Module: load_a13 ...
Execute       set_default_model load_a13 
Execute       cdfg_preprocess -model load_a13 
Execute       rtl_gen_preprocess load_a13 
INFO-FLOW: Preprocessing Module: load_a14 ...
Execute       set_default_model load_a14 
Execute       cdfg_preprocess -model load_a14 
Execute       rtl_gen_preprocess load_a14 
INFO-FLOW: Preprocessing Module: load_a15 ...
Execute       set_default_model load_a15 
Execute       cdfg_preprocess -model load_a15 
Execute       rtl_gen_preprocess load_a15 
INFO-FLOW: Preprocessing Module: load_b16 ...
Execute       set_default_model load_b16 
Execute       cdfg_preprocess -model load_b16 
Execute       rtl_gen_preprocess load_b16 
INFO-FLOW: Preprocessing Module: load_b17 ...
Execute       set_default_model load_b17 
Execute       cdfg_preprocess -model load_b17 
Execute       rtl_gen_preprocess load_b17 
INFO-FLOW: Preprocessing Module: load_b18 ...
Execute       set_default_model load_b18 
Execute       cdfg_preprocess -model load_b18 
Execute       rtl_gen_preprocess load_b18 
INFO-FLOW: Preprocessing Module: PE19 ...
Execute       set_default_model PE19 
Execute       cdfg_preprocess -model PE19 
Execute       rtl_gen_preprocess PE19 
INFO-FLOW: Preprocessing Module: PE20 ...
Execute       set_default_model PE20 
Execute       cdfg_preprocess -model PE20 
Execute       rtl_gen_preprocess PE20 
INFO-FLOW: Preprocessing Module: PE21 ...
Execute       set_default_model PE21 
Execute       cdfg_preprocess -model PE21 
Execute       rtl_gen_preprocess PE21 
INFO-FLOW: Preprocessing Module: PE22 ...
Execute       set_default_model PE22 
Execute       cdfg_preprocess -model PE22 
Execute       rtl_gen_preprocess PE22 
INFO-FLOW: Preprocessing Module: PE23 ...
Execute       set_default_model PE23 
Execute       cdfg_preprocess -model PE23 
Execute       rtl_gen_preprocess PE23 
INFO-FLOW: Preprocessing Module: PE24 ...
Execute       set_default_model PE24 
Execute       cdfg_preprocess -model PE24 
Execute       rtl_gen_preprocess PE24 
INFO-FLOW: Preprocessing Module: PE25 ...
Execute       set_default_model PE25 
Execute       cdfg_preprocess -model PE25 
Execute       rtl_gen_preprocess PE25 
INFO-FLOW: Preprocessing Module: PE26 ...
Execute       set_default_model PE26 
Execute       cdfg_preprocess -model PE26 
Execute       rtl_gen_preprocess PE26 
INFO-FLOW: Preprocessing Module: PE27 ...
Execute       set_default_model PE27 
Execute       cdfg_preprocess -model PE27 
Execute       rtl_gen_preprocess PE27 
INFO-FLOW: Preprocessing Module: drain_a28 ...
Execute       set_default_model drain_a28 
Execute       cdfg_preprocess -model drain_a28 
Execute       rtl_gen_preprocess drain_a28 
INFO-FLOW: Preprocessing Module: drain_a29 ...
Execute       set_default_model drain_a29 
Execute       cdfg_preprocess -model drain_a29 
Execute       rtl_gen_preprocess drain_a29 
INFO-FLOW: Preprocessing Module: drain_a30 ...
Execute       set_default_model drain_a30 
Execute       cdfg_preprocess -model drain_a30 
Execute       rtl_gen_preprocess drain_a30 
INFO-FLOW: Preprocessing Module: drain_b31 ...
Execute       set_default_model drain_b31 
Execute       cdfg_preprocess -model drain_b31 
Execute       rtl_gen_preprocess drain_b31 
INFO-FLOW: Preprocessing Module: drain_b32 ...
Execute       set_default_model drain_b32 
Execute       cdfg_preprocess -model drain_b32 
Execute       rtl_gen_preprocess drain_b32 
INFO-FLOW: Preprocessing Module: drain_b33 ...
Execute       set_default_model drain_b33 
Execute       cdfg_preprocess -model drain_b33 
Execute       rtl_gen_preprocess drain_b33 
INFO-FLOW: Preprocessing Module: pe_array ...
Execute       set_default_model pe_array 
Execute       cdfg_preprocess -model pe_array 
Execute       rtl_gen_preprocess pe_array 
INFO-FLOW: Preprocessing Module: systolic_array ...
Execute       set_default_model systolic_array 
Execute       cdfg_preprocess -model systolic_array 
Execute       rtl_gen_preprocess systolic_array 
INFO-FLOW: Model list for synthesis: load_a13 load_a14 load_a15 load_b16 load_b17 load_b18 PE19 PE20 PE21 PE22 PE23 PE24 PE25 PE26 PE27 drain_a28 drain_a29 drain_a30 drain_b31 drain_b32 drain_b33 pe_array systolic_array
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_a13 
Execute       schedule -model load_a13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 423.011 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a13.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a13.sched.adb -f 
INFO-FLOW: Finish scheduling load_a13.
Execute       set_default_model load_a13 
Execute       bind -model load_a13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 423.148 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a13.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a13.bind.adb -f 
INFO-FLOW: Finish binding load_a13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_a14 
Execute       schedule -model load_a14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 423.255 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a14.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a14.sched.adb -f 
INFO-FLOW: Finish scheduling load_a14.
Execute       set_default_model load_a14 
Execute       bind -model load_a14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 423.369 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a14.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a14.bind.adb -f 
INFO-FLOW: Finish binding load_a14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_a15 
Execute       schedule -model load_a15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 423.458 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a15.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a15.sched.adb -f 
INFO-FLOW: Finish scheduling load_a15.
Execute       set_default_model load_a15 
Execute       bind -model load_a15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 423.586 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a15.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a15.bind.adb -f 
INFO-FLOW: Finish binding load_a15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_b16 
Execute       schedule -model load_b16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 423.664 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b16.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b16.sched.adb -f 
INFO-FLOW: Finish scheduling load_b16.
Execute       set_default_model load_b16 
Execute       bind -model load_b16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 423.795 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b16.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b16.bind.adb -f 
INFO-FLOW: Finish binding load_b16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_b17 
Execute       schedule -model load_b17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 423.857 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b17.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b17.sched.adb -f 
INFO-FLOW: Finish scheduling load_b17.
Execute       set_default_model load_b17 
Execute       bind -model load_b17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 423.959 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b17.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b17.bind.adb -f 
INFO-FLOW: Finish binding load_b17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_b18 
Execute       schedule -model load_b18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 424.051 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b18.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b18.sched.adb -f 
INFO-FLOW: Finish scheduling load_b18.
Execute       set_default_model load_b18 
Execute       bind -model load_b18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 424.152 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b18.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b18.bind.adb -f 
INFO-FLOW: Finish binding load_b18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE19 
Execute       schedule -model PE19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 424.228 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE19.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE19.sched.adb -f 
INFO-FLOW: Finish scheduling PE19.
Execute       set_default_model PE19 
Execute       bind -model PE19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 424.362 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE19.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE19.bind.adb -f 
INFO-FLOW: Finish binding PE19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE20 
Execute       schedule -model PE20 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 424.496 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE20.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE20.sched.adb -f 
INFO-FLOW: Finish scheduling PE20.
Execute       set_default_model PE20 
Execute       bind -model PE20 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 424.631 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE20.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE20.bind.adb -f 
INFO-FLOW: Finish binding PE20.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE21 
Execute       schedule -model PE21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 424.721 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE21.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE21.sched.adb -f 
INFO-FLOW: Finish scheduling PE21.
Execute       set_default_model PE21 
Execute       bind -model PE21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 424.841 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE21.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE21.bind.adb -f 
INFO-FLOW: Finish binding PE21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE22 
Execute       schedule -model PE22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 424.931 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE22.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE22.sched.adb -f 
INFO-FLOW: Finish scheduling PE22.
Execute       set_default_model PE22 
Execute       bind -model PE22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 425.096 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE22.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE22.bind.adb -f 
INFO-FLOW: Finish binding PE22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE23 
Execute       schedule -model PE23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 425.170 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE23.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE23.sched.adb -f 
INFO-FLOW: Finish scheduling PE23.
Execute       set_default_model PE23 
Execute       bind -model PE23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 425.335 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE23.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE23.bind.adb -f 
INFO-FLOW: Finish binding PE23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE24 
Execute       schedule -model PE24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 425.410 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE24.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE24.sched.adb -f 
INFO-FLOW: Finish scheduling PE24.
Execute       set_default_model PE24 
Execute       bind -model PE24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 425.545 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE24.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE24.bind.adb -f 
INFO-FLOW: Finish binding PE24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE25 
Execute       schedule -model PE25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 425.649 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE25.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE25.sched.adb -f 
INFO-FLOW: Finish scheduling PE25.
Execute       set_default_model PE25 
Execute       bind -model PE25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 425.800 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE25.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE25.bind.adb -f 
INFO-FLOW: Finish binding PE25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE26 
Execute       schedule -model PE26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 425.875 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE26.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE26.sched.adb -f 
INFO-FLOW: Finish scheduling PE26.
Execute       set_default_model PE26 
Execute       bind -model PE26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 426.010 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE26.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE26.bind.adb -f 
INFO-FLOW: Finish binding PE26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE27 
Execute       schedule -model PE27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 426.114 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE27.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE27.sched.adb -f 
INFO-FLOW: Finish scheduling PE27.
Execute       set_default_model PE27 
Execute       bind -model PE27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 426.279 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE27.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE27.bind.adb -f 
INFO-FLOW: Finish binding PE27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'drain_a28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model drain_a28 
Execute       schedule -model drain_a28 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 426.341 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a28.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a28.sched.adb -f 
INFO-FLOW: Finish scheduling drain_a28.
Execute       set_default_model drain_a28 
Execute       bind -model drain_a28 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 426.441 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a28.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a28.bind.adb -f 
INFO-FLOW: Finish binding drain_a28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'drain_a29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model drain_a29 
Execute       schedule -model drain_a29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 426.503 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a29.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a29.sched.adb -f 
INFO-FLOW: Finish scheduling drain_a29.
Execute       set_default_model drain_a29 
Execute       bind -model drain_a29 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 426.603 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a29.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a29.bind.adb -f 
INFO-FLOW: Finish binding drain_a29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'drain_a30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model drain_a30 
Execute       schedule -model drain_a30 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 426.693 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a30.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a30.sched.adb -f 
INFO-FLOW: Finish scheduling drain_a30.
Execute       set_default_model drain_a30 
Execute       bind -model drain_a30 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 426.823 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a30.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a30.bind.adb -f 
INFO-FLOW: Finish binding drain_a30.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'drain_b31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model drain_b31 
Execute       schedule -model drain_b31 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_59_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 426.901 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b31.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b31.sched.adb -f 
INFO-FLOW: Finish scheduling drain_b31.
Execute       set_default_model drain_b31 
Execute       bind -model drain_b31 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 426.985 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b31.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b31.bind.adb -f 
INFO-FLOW: Finish binding drain_b31.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'drain_b32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model drain_b32 
Execute       schedule -model drain_b32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_59_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 427.062 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b32.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b32.sched.adb -f 
INFO-FLOW: Finish scheduling drain_b32.
Execute       set_default_model drain_b32 
Execute       bind -model drain_b32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 427.192 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b32.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b32.bind.adb -f 
INFO-FLOW: Finish binding drain_b32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'drain_b33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model drain_b33 
Execute       schedule -model drain_b33 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_59_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 427.253 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b33.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b33.sched.adb -f 
INFO-FLOW: Finish scheduling drain_b33.
Execute       set_default_model drain_b33 
Execute       bind -model drain_b33 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 427.353 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b33.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b33.bind.adb -f 
INFO-FLOW: Finish binding drain_b33.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pe_array 
Execute       schedule -model pe_array 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_inter_1_0_V (from load_a14_U0 to PE22_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_inter_2_0_V (from load_a15_U0 to PE25_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_inter_0_1_V (from load_b17_U0 to PE20_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_inter_0_2_V (from load_b18_U0 to PE21_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 427.621 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/pe_array.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/pe_array.sched.adb -f 
INFO-FLOW: Finish scheduling pe_array.
Execute       set_default_model pe_array 
Execute       bind -model pe_array 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.45 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 428.214 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/pe_array.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/pe_array.bind.adb -f 
INFO-FLOW: Finish binding pe_array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model systolic_array 
Execute       schedule -model systolic_array 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 428.436 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.sched.adb -f 
INFO-FLOW: Finish scheduling systolic_array.
Execute       set_default_model systolic_array 
Execute       bind -model systolic_array 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 428.706 MB.
Execute       syn_report -verbosereport -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.bind.adb -f 
INFO-FLOW: Finish binding systolic_array.
Execute       get_model_list systolic_array -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess load_a13 
Execute       rtl_gen_preprocess load_a14 
Execute       rtl_gen_preprocess load_a15 
Execute       rtl_gen_preprocess load_b16 
Execute       rtl_gen_preprocess load_b17 
Execute       rtl_gen_preprocess load_b18 
Execute       rtl_gen_preprocess PE19 
Execute       rtl_gen_preprocess PE20 
Execute       rtl_gen_preprocess PE21 
Execute       rtl_gen_preprocess PE22 
Execute       rtl_gen_preprocess PE23 
Execute       rtl_gen_preprocess PE24 
Execute       rtl_gen_preprocess PE25 
Execute       rtl_gen_preprocess PE26 
Execute       rtl_gen_preprocess PE27 
Execute       rtl_gen_preprocess drain_a28 
Execute       rtl_gen_preprocess drain_a29 
Execute       rtl_gen_preprocess drain_a30 
Execute       rtl_gen_preprocess drain_b31 
Execute       rtl_gen_preprocess drain_b32 
Execute       rtl_gen_preprocess drain_b33 
Execute       rtl_gen_preprocess pe_array 
Execute       rtl_gen_preprocess systolic_array 
INFO-FLOW: Model list for RTL generation: load_a13 load_a14 load_a15 load_b16 load_b17 load_b18 PE19 PE20 PE21 PE22 PE23 PE24 PE25 PE26 PE27 drain_a28 drain_a29 drain_a30 drain_b31 drain_b32 drain_b33 pe_array systolic_array
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_a13 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a13.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 429.087 MB.
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_a13 -style xilinx -f -lang vhdl -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/vhdl/systolic_array_load_a13 
Execute       gen_rtl load_a13 -style xilinx -f -lang vlog -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/verilog/systolic_array_load_a13 
Execute       syn_report -csynth -model load_a13 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/load_a13_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model load_a13 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/load_a13_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model load_a13 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a13.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model load_a13 -f -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a13.adb 
Execute       gen_tb_info load_a13 -p /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_a14 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a14.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 429.835 MB.
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_a14 -style xilinx -f -lang vhdl -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/vhdl/systolic_array_load_a14 
Execute       gen_rtl load_a14 -style xilinx -f -lang vlog -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/verilog/systolic_array_load_a14 
Execute       syn_report -csynth -model load_a14 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/load_a14_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model load_a14 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/load_a14_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model load_a14 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a14.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model load_a14 -f -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a14.adb 
Execute       gen_tb_info load_a14 -p /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_a15 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a15.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 430.533 MB.
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_a15 -style xilinx -f -lang vhdl -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/vhdl/systolic_array_load_a15 
Execute       gen_rtl load_a15 -style xilinx -f -lang vlog -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/verilog/systolic_array_load_a15 
Execute       syn_report -csynth -model load_a15 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/load_a15_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model load_a15 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/load_a15_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model load_a15 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a15.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model load_a15 -f -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a15.adb 
Execute       gen_tb_info load_a15 -p /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_b16 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b16.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 431.214 MB.
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_b16 -style xilinx -f -lang vhdl -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/vhdl/systolic_array_load_b16 
Execute       gen_rtl load_b16 -style xilinx -f -lang vlog -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/verilog/systolic_array_load_b16 
Execute       syn_report -csynth -model load_b16 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/load_b16_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model load_b16 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/load_b16_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model load_b16 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b16.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model load_b16 -f -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b16.adb 
Execute       gen_tb_info load_b16 -p /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_b17 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b17.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 431.840 MB.
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_b17 -style xilinx -f -lang vhdl -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/vhdl/systolic_array_load_b17 
Execute       gen_rtl load_b17 -style xilinx -f -lang vlog -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/verilog/systolic_array_load_b17 
Execute       syn_report -csynth -model load_b17 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/load_b17_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model load_b17 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/load_b17_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model load_b17 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b17.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model load_b17 -f -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b17.adb 
Execute       gen_tb_info load_b17 -p /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_b18 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b18.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 432.438 MB.
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_b18 -style xilinx -f -lang vhdl -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/vhdl/systolic_array_load_b18 
Execute       gen_rtl load_b18 -style xilinx -f -lang vlog -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/verilog/systolic_array_load_b18 
Execute       syn_report -csynth -model load_b18 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/load_b18_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model load_b18 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/load_b18_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model load_b18 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b18.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model load_b18 -f -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b18.adb 
Execute       gen_tb_info load_b18 -p /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE19 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE19.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 433.055 MB.
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE19 -style xilinx -f -lang vhdl -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/vhdl/systolic_array_PE19 
Execute       gen_rtl PE19 -style xilinx -f -lang vlog -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/verilog/systolic_array_PE19 
Execute       syn_report -csynth -model PE19 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/PE19_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model PE19 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/PE19_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model PE19 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE19.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model PE19 -f -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE19.adb 
Execute       gen_tb_info PE19 -p /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE20 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE20.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 433.819 MB.
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE20 -style xilinx -f -lang vhdl -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/vhdl/systolic_array_PE20 
Execute       gen_rtl PE20 -style xilinx -f -lang vlog -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/verilog/systolic_array_PE20 
Execute       syn_report -csynth -model PE20 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/PE20_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model PE20 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/PE20_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model PE20 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE20.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model PE20 -f -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE20.adb 
Execute       gen_tb_info PE20 -p /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE20 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE21 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE21.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 434.541 MB.
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE21 -style xilinx -f -lang vhdl -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/vhdl/systolic_array_PE21 
Execute       gen_rtl PE21 -style xilinx -f -lang vlog -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/verilog/systolic_array_PE21 
Execute       syn_report -csynth -model PE21 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/PE21_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model PE21 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/PE21_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model PE21 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE21.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model PE21 -f -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE21.adb 
Execute       gen_tb_info PE21 -p /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE22 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE22.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 435.233 MB.
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE22 -style xilinx -f -lang vhdl -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/vhdl/systolic_array_PE22 
Execute       gen_rtl PE22 -style xilinx -f -lang vlog -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/verilog/systolic_array_PE22 
Execute       syn_report -csynth -model PE22 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/PE22_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model PE22 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/PE22_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model PE22 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE22.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model PE22 -f -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE22.adb 
Execute       gen_tb_info PE22 -p /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE23 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE23.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 435.968 MB.
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE23 -style xilinx -f -lang vhdl -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/vhdl/systolic_array_PE23 
Execute       gen_rtl PE23 -style xilinx -f -lang vlog -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/verilog/systolic_array_PE23 
Execute       syn_report -csynth -model PE23 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/PE23_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model PE23 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/PE23_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model PE23 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE23.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model PE23 -f -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE23.adb 
Execute       gen_tb_info PE23 -p /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE24 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE24.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 436.689 MB.
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE24 -style xilinx -f -lang vhdl -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/vhdl/systolic_array_PE24 
Execute       gen_rtl PE24 -style xilinx -f -lang vlog -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/verilog/systolic_array_PE24 
Execute       syn_report -csynth -model PE24 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/PE24_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model PE24 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/PE24_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model PE24 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE24.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model PE24 -f -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE24.adb 
Execute       gen_tb_info PE24 -p /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE25 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE25.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 437.410 MB.
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE25 -style xilinx -f -lang vhdl -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/vhdl/systolic_array_PE25 
Execute       gen_rtl PE25 -style xilinx -f -lang vlog -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/verilog/systolic_array_PE25 
Execute       syn_report -csynth -model PE25 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/PE25_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model PE25 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/PE25_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model PE25 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE25.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model PE25 -f -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE25.adb 
Execute       gen_tb_info PE25 -p /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE26 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE26.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 438.146 MB.
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE26 -style xilinx -f -lang vhdl -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/vhdl/systolic_array_PE26 
Execute       gen_rtl PE26 -style xilinx -f -lang vlog -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/verilog/systolic_array_PE26 
Execute       syn_report -csynth -model PE26 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/PE26_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model PE26 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/PE26_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model PE26 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE26.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model PE26 -f -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE26.adb 
Execute       gen_tb_info PE26 -p /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE27 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE27.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 438.868 MB.
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE27 -style xilinx -f -lang vhdl -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/vhdl/systolic_array_PE27 
Execute       gen_rtl PE27 -style xilinx -f -lang vlog -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/verilog/systolic_array_PE27 
Execute       syn_report -csynth -model PE27 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/PE27_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model PE27 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/PE27_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model PE27 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE27.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model PE27 -f -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE27.adb 
Execute       gen_tb_info PE27 -p /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'drain_a28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model drain_a28 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a28.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'drain_a28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 439.540 MB.
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl drain_a28 -style xilinx -f -lang vhdl -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/vhdl/systolic_array_drain_a28 
Execute       gen_rtl drain_a28 -style xilinx -f -lang vlog -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/verilog/systolic_array_drain_a28 
Execute       syn_report -csynth -model drain_a28 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/drain_a28_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model drain_a28 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/drain_a28_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model drain_a28 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a28.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model drain_a28 -f -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a28.adb 
Execute       gen_tb_info drain_a28 -p /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'drain_a29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model drain_a29 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a29.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'drain_a29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 440.147 MB.
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl drain_a29 -style xilinx -f -lang vhdl -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/vhdl/systolic_array_drain_a29 
Execute       gen_rtl drain_a29 -style xilinx -f -lang vlog -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/verilog/systolic_array_drain_a29 
Execute       syn_report -csynth -model drain_a29 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/drain_a29_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model drain_a29 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/drain_a29_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model drain_a29 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a29.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model drain_a29 -f -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a29.adb 
Execute       gen_tb_info drain_a29 -p /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'drain_a30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model drain_a30 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a30.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'drain_a30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 440.772 MB.
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl drain_a30 -style xilinx -f -lang vhdl -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/vhdl/systolic_array_drain_a30 
Execute       gen_rtl drain_a30 -style xilinx -f -lang vlog -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/verilog/systolic_array_drain_a30 
Execute       syn_report -csynth -model drain_a30 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/drain_a30_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model drain_a30 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/drain_a30_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model drain_a30 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a30.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model drain_a30 -f -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a30.adb 
Execute       gen_tb_info drain_a30 -p /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a30 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'drain_b31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model drain_b31 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b31.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'drain_b31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 441.350 MB.
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl drain_b31 -style xilinx -f -lang vhdl -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/vhdl/systolic_array_drain_b31 
Execute       gen_rtl drain_b31 -style xilinx -f -lang vlog -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/verilog/systolic_array_drain_b31 
Execute       syn_report -csynth -model drain_b31 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/drain_b31_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model drain_b31 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/drain_b31_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model drain_b31 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b31.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model drain_b31 -f -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b31.adb 
Execute       gen_tb_info drain_b31 -p /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b31 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'drain_b32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model drain_b32 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b32.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'drain_b32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 441.944 MB.
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl drain_b32 -style xilinx -f -lang vhdl -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/vhdl/systolic_array_drain_b32 
Execute       gen_rtl drain_b32 -style xilinx -f -lang vlog -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/verilog/systolic_array_drain_b32 
Execute       syn_report -csynth -model drain_b32 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/drain_b32_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model drain_b32 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/drain_b32_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model drain_b32 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b32.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model drain_b32 -f -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b32.adb 
Execute       gen_tb_info drain_b32 -p /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'drain_b33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model drain_b33 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b33.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'drain_b33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 442.522 MB.
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl drain_b33 -style xilinx -f -lang vhdl -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/vhdl/systolic_array_drain_b33 
Execute       gen_rtl drain_b33 -style xilinx -f -lang vlog -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/verilog/systolic_array_drain_b33 
Execute       syn_report -csynth -model drain_b33 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/drain_b33_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model drain_b33 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/drain_b33_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model drain_b33 -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b33.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model drain_b33 -f -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b33.adb 
Execute       gen_tb_info drain_b33 -p /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b33 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pe_array -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/pe_array.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 444.861 MB.
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl pe_array -style xilinx -f -lang vhdl -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/vhdl/systolic_array_pe_array 
Execute       gen_rtl pe_array -style xilinx -f -lang vlog -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/verilog/systolic_array_pe_array 
Execute       syn_report -csynth -model pe_array -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/pe_array_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model pe_array -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/pe_array_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model pe_array -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/pe_array.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.23 sec.
Execute       db_write -model pe_array -f -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/pe_array.adb 
Execute       gen_tb_info pe_array -p /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/pe_array 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model systolic_array -top_prefix  -sub_prefix systolic_array_ -mg_file /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/a_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/b_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/c_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'systolic_array' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 447.804 MB.
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl systolic_array -istop -style xilinx -f -lang vhdl -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/vhdl/systolic_array 
Execute       gen_rtl systolic_array -istop -style xilinx -f -lang vlog -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/verilog/systolic_array 
Execute       syn_report -csynth -model systolic_array -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/systolic_array_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model systolic_array -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/systolic_array_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model systolic_array -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.25 sec.
Execute       db_write -model systolic_array -f -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.adb 
Execute       gen_tb_info systolic_array -p /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array 
Execute       export_constraint_db -f -tool general -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.constraint.tcl 
Execute       syn_report -designview -model systolic_array -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.design.xml 
Command       syn_report done; 0.53 sec.
Execute       syn_report -csynthDesign -model systolic_array -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model systolic_array -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model systolic_array -o /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks systolic_array 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain systolic_array 
INFO-FLOW: Model list for RTL component generation: load_a13 load_a14 load_a15 load_b16 load_b17 load_b18 PE19 PE20 PE21 PE22 PE23 PE24 PE25 PE26 PE27 drain_a28 drain_a29 drain_a30 drain_b31 drain_b32 drain_b33 pe_array systolic_array
INFO-FLOW: Handling components in module [load_a13] ... 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a13.compgen.tcl 
INFO-FLOW: Handling components in module [load_a14] ... 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a14.compgen.tcl 
INFO-FLOW: Handling components in module [load_a15] ... 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a15.compgen.tcl 
INFO-FLOW: Handling components in module [load_b16] ... 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b16.compgen.tcl 
INFO-FLOW: Handling components in module [load_b17] ... 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b17.compgen.tcl 
INFO-FLOW: Handling components in module [load_b18] ... 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b18.compgen.tcl 
INFO-FLOW: Handling components in module [PE19] ... 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE19.compgen.tcl 
INFO-FLOW: Handling components in module [PE20] ... 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE20.compgen.tcl 
INFO-FLOW: Handling components in module [PE21] ... 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE21.compgen.tcl 
INFO-FLOW: Handling components in module [PE22] ... 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE22.compgen.tcl 
INFO-FLOW: Handling components in module [PE23] ... 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE23.compgen.tcl 
INFO-FLOW: Handling components in module [PE24] ... 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE24.compgen.tcl 
INFO-FLOW: Handling components in module [PE25] ... 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE25.compgen.tcl 
INFO-FLOW: Handling components in module [PE26] ... 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE26.compgen.tcl 
INFO-FLOW: Handling components in module [PE27] ... 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE27.compgen.tcl 
INFO-FLOW: Handling components in module [drain_a28] ... 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a28.compgen.tcl 
INFO-FLOW: Handling components in module [drain_a29] ... 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a29.compgen.tcl 
INFO-FLOW: Handling components in module [drain_a30] ... 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a30.compgen.tcl 
INFO-FLOW: Handling components in module [drain_b31] ... 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b31.compgen.tcl 
INFO-FLOW: Handling components in module [drain_b32] ... 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b32.compgen.tcl 
INFO-FLOW: Handling components in module [drain_b33] ... 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b33.compgen.tcl 
INFO-FLOW: Handling components in module [pe_array] ... 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/pe_array.compgen.tcl 
INFO-FLOW: Found component systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component systolic_array_start_for_PE19_U0.
INFO-FLOW: Append model systolic_array_start_for_PE19_U0
INFO-FLOW: Found component systolic_array_start_for_PE22_U0.
INFO-FLOW: Append model systolic_array_start_for_PE22_U0
INFO-FLOW: Found component systolic_array_start_for_PE25_U0.
INFO-FLOW: Append model systolic_array_start_for_PE25_U0
INFO-FLOW: Found component systolic_array_start_for_PE20_U0.
INFO-FLOW: Append model systolic_array_start_for_PE20_U0
INFO-FLOW: Found component systolic_array_start_for_PE21_U0.
INFO-FLOW: Append model systolic_array_start_for_PE21_U0
INFO-FLOW: Found component systolic_array_start_for_PE23_U0.
INFO-FLOW: Append model systolic_array_start_for_PE23_U0
INFO-FLOW: Found component systolic_array_start_for_PE24_U0.
INFO-FLOW: Append model systolic_array_start_for_PE24_U0
INFO-FLOW: Found component systolic_array_start_for_drain_a28_U0.
INFO-FLOW: Append model systolic_array_start_for_drain_a28_U0
INFO-FLOW: Found component systolic_array_start_for_PE27_U0.
INFO-FLOW: Append model systolic_array_start_for_PE27_U0
INFO-FLOW: Found component systolic_array_start_for_drain_a29_U0.
INFO-FLOW: Append model systolic_array_start_for_drain_a29_U0
INFO-FLOW: Found component systolic_array_start_for_PE26_U0.
INFO-FLOW: Append model systolic_array_start_for_PE26_U0
INFO-FLOW: Found component systolic_array_start_for_drain_b31_U0.
INFO-FLOW: Append model systolic_array_start_for_drain_b31_U0
INFO-FLOW: Found component systolic_array_start_for_drain_b32_U0.
INFO-FLOW: Append model systolic_array_start_for_drain_b32_U0
INFO-FLOW: Found component systolic_array_start_for_drain_a30_U0.
INFO-FLOW: Append model systolic_array_start_for_drain_a30_U0
INFO-FLOW: Found component systolic_array_start_for_drain_b33_U0.
INFO-FLOW: Append model systolic_array_start_for_drain_b33_U0
INFO-FLOW: Handling components in module [systolic_array] ... 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.compgen.tcl 
INFO-FLOW: Found component systolic_array_A_0.
INFO-FLOW: Append model systolic_array_A_0
INFO-FLOW: Found component systolic_array_a_ddr_m_axi.
INFO-FLOW: Append model systolic_array_a_ddr_m_axi
INFO-FLOW: Found component systolic_array_b_ddr_m_axi.
INFO-FLOW: Append model systolic_array_b_ddr_m_axi
INFO-FLOW: Found component systolic_array_c_ddr_m_axi.
INFO-FLOW: Append model systolic_array_c_ddr_m_axi
INFO-FLOW: Append model load_a13
INFO-FLOW: Append model load_a14
INFO-FLOW: Append model load_a15
INFO-FLOW: Append model load_b16
INFO-FLOW: Append model load_b17
INFO-FLOW: Append model load_b18
INFO-FLOW: Append model PE19
INFO-FLOW: Append model PE20
INFO-FLOW: Append model PE21
INFO-FLOW: Append model PE22
INFO-FLOW: Append model PE23
INFO-FLOW: Append model PE24
INFO-FLOW: Append model PE25
INFO-FLOW: Append model PE26
INFO-FLOW: Append model PE27
INFO-FLOW: Append model drain_a28
INFO-FLOW: Append model drain_a29
INFO-FLOW: Append model drain_a30
INFO-FLOW: Append model drain_b31
INFO-FLOW: Append model drain_b32
INFO-FLOW: Append model drain_b33
INFO-FLOW: Append model pe_array
INFO-FLOW: Append model systolic_array
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: systolic_array_fifo_w32_d2_S systolic_array_fifo_w32_d2_S systolic_array_fifo_w32_d2_S systolic_array_fifo_w32_d2_S systolic_array_fifo_w32_d2_S systolic_array_fifo_w32_d2_S systolic_array_fifo_w32_d2_S systolic_array_fifo_w32_d2_S systolic_array_fifo_w32_d2_S systolic_array_fifo_w32_d2_S systolic_array_fifo_w32_d2_S systolic_array_fifo_w32_d2_S systolic_array_fifo_w32_d2_S systolic_array_fifo_w32_d2_S systolic_array_fifo_w32_d2_S systolic_array_fifo_w32_d2_S systolic_array_fifo_w32_d2_S systolic_array_fifo_w32_d2_S systolic_array_fifo_w32_d2_S systolic_array_fifo_w32_d2_S systolic_array_fifo_w32_d2_S systolic_array_fifo_w32_d2_S systolic_array_fifo_w32_d2_S systolic_array_fifo_w32_d2_S systolic_array_start_for_PE19_U0 systolic_array_start_for_PE22_U0 systolic_array_start_for_PE25_U0 systolic_array_start_for_PE20_U0 systolic_array_start_for_PE21_U0 systolic_array_start_for_PE23_U0 systolic_array_start_for_PE24_U0 systolic_array_start_for_drain_a28_U0 systolic_array_start_for_PE27_U0 systolic_array_start_for_drain_a29_U0 systolic_array_start_for_PE26_U0 systolic_array_start_for_drain_b31_U0 systolic_array_start_for_drain_b32_U0 systolic_array_start_for_drain_a30_U0 systolic_array_start_for_drain_b33_U0 systolic_array_A_0 systolic_array_a_ddr_m_axi systolic_array_b_ddr_m_axi systolic_array_c_ddr_m_axi load_a13 load_a14 load_a15 load_b16 load_b17 load_b18 PE19 PE20 PE21 PE22 PE23 PE24 PE25 PE26 PE27 drain_a28 drain_a29 drain_a30 drain_b31 drain_b32 drain_b33 pe_array systolic_array
INFO-FLOW: To file: write model systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_array_start_for_PE19_U0
INFO-FLOW: To file: write model systolic_array_start_for_PE22_U0
INFO-FLOW: To file: write model systolic_array_start_for_PE25_U0
INFO-FLOW: To file: write model systolic_array_start_for_PE20_U0
INFO-FLOW: To file: write model systolic_array_start_for_PE21_U0
INFO-FLOW: To file: write model systolic_array_start_for_PE23_U0
INFO-FLOW: To file: write model systolic_array_start_for_PE24_U0
INFO-FLOW: To file: write model systolic_array_start_for_drain_a28_U0
INFO-FLOW: To file: write model systolic_array_start_for_PE27_U0
INFO-FLOW: To file: write model systolic_array_start_for_drain_a29_U0
INFO-FLOW: To file: write model systolic_array_start_for_PE26_U0
INFO-FLOW: To file: write model systolic_array_start_for_drain_b31_U0
INFO-FLOW: To file: write model systolic_array_start_for_drain_b32_U0
INFO-FLOW: To file: write model systolic_array_start_for_drain_a30_U0
INFO-FLOW: To file: write model systolic_array_start_for_drain_b33_U0
INFO-FLOW: To file: write model systolic_array_A_0
INFO-FLOW: To file: write model systolic_array_a_ddr_m_axi
INFO-FLOW: To file: write model systolic_array_b_ddr_m_axi
INFO-FLOW: To file: write model systolic_array_c_ddr_m_axi
INFO-FLOW: To file: write model load_a13
INFO-FLOW: To file: write model load_a14
INFO-FLOW: To file: write model load_a15
INFO-FLOW: To file: write model load_b16
INFO-FLOW: To file: write model load_b17
INFO-FLOW: To file: write model load_b18
INFO-FLOW: To file: write model PE19
INFO-FLOW: To file: write model PE20
INFO-FLOW: To file: write model PE21
INFO-FLOW: To file: write model PE22
INFO-FLOW: To file: write model PE23
INFO-FLOW: To file: write model PE24
INFO-FLOW: To file: write model PE25
INFO-FLOW: To file: write model PE26
INFO-FLOW: To file: write model PE27
INFO-FLOW: To file: write model drain_a28
INFO-FLOW: To file: write model drain_a29
INFO-FLOW: To file: write model drain_a30
INFO-FLOW: To file: write model drain_b31
INFO-FLOW: To file: write model drain_b32
INFO-FLOW: To file: write model drain_b33
INFO-FLOW: To file: write model pe_array
INFO-FLOW: To file: write model systolic_array
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): systolic_array
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a13.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a14.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a15.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b16.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b17.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b18.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE19.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE20.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE21.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE22.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE23.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE24.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE25.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE26.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE27.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a28.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a29.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a30.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b31.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b32.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b33.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/pe_array.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_inter_0_0_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_inter_1_0_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_inter_2_0_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_inter_0_0_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_inter_0_1_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_inter_0_2_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_inter_0_1_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_inter_1_0_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_inter_0_2_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_inter_1_1_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_inter_0_3_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_inter_1_2_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_inter_1_1_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_inter_2_0_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_inter_1_2_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_inter_2_1_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_inter_1_3_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_inter_2_2_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_inter_2_1_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_inter_3_0_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_inter_2_2_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_inter_3_1_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_inter_2_3_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_inter_3_2_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE19_U0_U(systolic_array_start_for_PE19_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE22_U0_U(systolic_array_start_for_PE22_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE25_U0_U(systolic_array_start_for_PE25_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE20_U0_U(systolic_array_start_for_PE20_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE21_U0_U(systolic_array_start_for_PE21_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE23_U0_U(systolic_array_start_for_PE23_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE24_U0_U(systolic_array_start_for_PE24_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_drain_a28_U0_U(systolic_array_start_for_drain_a28_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE27_U0_U(systolic_array_start_for_PE27_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_drain_a29_U0_U(systolic_array_start_for_drain_a29_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE26_U0_U(systolic_array_start_for_PE26_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_drain_b31_U0_U(systolic_array_start_for_drain_b31_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_drain_b32_U0_U(systolic_array_start_for_drain_b32_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_drain_a30_U0_U(systolic_array_start_for_drain_a30_U0)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_drain_b33_U0_U(systolic_array_start_for_drain_b33_U0)' using Shift Registers.
Command       ap_source done; 2.21 sec.
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'systolic_array_A_0_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Command       ap_source done; 0.25 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=systolic_array xml_exists=0
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a13.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a14.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a15.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b16.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b17.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b18.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE19.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE20.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE21.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE22.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE23.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE24.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE25.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE26.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE27.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a28.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a29.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a30.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b31.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b32.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b33.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/pe_array.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a13.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a14.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a15.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b16.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b17.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b18.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE19.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE20.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE21.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE22.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE23.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE24.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE25.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE26.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE27.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a28.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a29.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a30.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b31.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b32.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b33.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/pe_array.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Command       ap_source done; 0.18 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a13.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a14.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a15.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b16.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b17.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b18.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE19.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE20.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE21.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE22.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE23.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE24.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE25.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE26.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE27.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a28.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a29.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a30.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b31.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b32.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b33.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/pe_array.compgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.compgen.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.constraint.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=2
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=66 #gSsdmPorts=2
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a13.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a14.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_a15.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b16.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b17.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/load_b18.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE19.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE20.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE21.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE22.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE23.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE24.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE25.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE26.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/PE27.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a28.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a29.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_a30.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b31.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b32.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/drain_b33.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/pe_array.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.tbgen.tcl 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.constraint.tcl 
Execute       sc_get_clocks systolic_array 
Execute       source /home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.28 seconds. CPU system time: 0.18 seconds. Elapsed time: 5.51 seconds; current allocated memory: 459.260 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for systolic_array.
INFO: [VLOG 209-307] Generating Verilog RTL for systolic_array.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/yobuwen/hello-one/SYSTOLIC_ARRAY/systolic_array/solution1/.autopilot/db/systolic_array.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model systolic_array -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 12.97 sec.
Command   csynth_design done; 21.11 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19.57 seconds. CPU system time: 1.36 seconds. Elapsed time: 21.11 seconds; current allocated memory: 461.523 MB.
Command ap_source done; 24.24 sec.
Execute cleanup_all 
