$date
	Thu Feb 06 12:03:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module traffic_tb $end
$var wire 3 ! light [2:0] $end
$var reg 1 " clk $end
$scope module DUT $end
$var wire 1 " clk $end
$var parameter 2 # S0 $end
$var parameter 2 $ S1 $end
$var parameter 2 % S2 $end
$var parameter 3 & green $end
$var parameter 3 ' red $end
$var parameter 3 ( yellow $end
$var reg 3 ) light [2:0] $end
$var reg 2 * state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 (
b0 '
b1 &
b10 %
b1 $
b0 #
$end
#0
$dumpvars
bx *
bx )
0"
bx !
$end
#5
b0 *
b0 !
b0 )
1"
#10
0"
#15
b1 *
1"
#20
0"
#25
b10 *
b1 !
b1 )
1"
#30
0"
#35
b0 *
b10 !
b10 )
1"
#40
0"
#45
b1 *
b0 !
b0 )
1"
#50
0"
#55
b10 *
b1 !
b1 )
1"
#60
0"
#65
b0 *
b10 !
b10 )
1"
#70
0"
#75
b1 *
b0 !
b0 )
1"
#80
0"
#85
b10 *
b1 !
b1 )
1"
#90
0"
#95
b0 *
b10 !
b10 )
1"
#100
0"
#105
b1 *
b0 !
b0 )
1"
#110
0"
#115
b10 *
b1 !
b1 )
1"
#120
0"
#125
b0 *
b10 !
b10 )
1"
#130
0"
#135
b1 *
b0 !
b0 )
1"
#140
0"
#145
b10 *
b1 !
b1 )
1"
#150
0"
#155
b0 *
b10 !
b10 )
1"
#160
0"
#165
b1 *
b0 !
b0 )
1"
#170
0"
#175
b10 *
b1 !
b1 )
1"
#180
0"
#185
b0 *
b10 !
b10 )
1"
#190
0"
#195
b1 *
b0 !
b0 )
1"
#200
0"
#205
b10 *
b1 !
b1 )
1"
#210
0"
