# Verilog-Projects
Collection of Verilog RTL dessign and simulation projects
[FULL SUBTRACTOR OUTPUT]
<img width="1059" height="1884" alt="Screenshot 2026-02-12 231018" src="https://github.com/user-attachments/assets/5ac15df2-3755-423d-8524-4ccb7bce562d" />
