
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<title>Chip Scale Review Magazine : Tech Monthly</title>
<meta name="Description" content="" />
<meta name="Keywords" content="" />
<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1" />
<meta name="copyright" content="2014 Chip Scale Review Magazine" />
<link type="text/css" rel="stylesheet" href="../elements/main.css" />
<link rel="stylesheet" href="../css/prettyPhoto.css" type="text/css" media="screen" charset="utf-8" />
<link rel="stylesheet" href="../css/colorbox.css" type="text/css" media="screen" charset="utf-8" />
<script type="text/javascript" src="../code.jquery.com/jquery-1.10.1.min.js"></script>
<script type="text/javascript" src="../js/jquery.colorbox.js"></script>
<script type="text/javascript">
	var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");
	document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));
</script>
<script type="text/javascript">
	var pageTracker = _gat._getTracker("UA-5946659-1");
	pageTracker._trackPageview();
</script>
<script type="text/javascript">
	sfHover = function() {
		var sfEls = document.getElementById("main-front-nav").getElementsByTagName("LI");
		for (var i=0; i<sfEls.length; i++) {
			sfEls[i].onmouseover=function() {
				this.className+=" sfhover";
			}
			sfEls[i].onmouseout=function() {
				this.className=this.className.replace(new RegExp(" sfhover\\b"), "");
			}
		}
	}
	if (window.attachEvent) window.attachEvent("onload", sfHover);
</script>
</head>
<body>
	<div id="main-front">
		<div id="main-front-header"><div>The International Magazine for Device and Wafer-Level Test, Assembly, and Packaging Addressing High-density Interconnection of Microelectronic IC's including 3D packages, MEMS, MOEMS, RF/Wireless, Optoelectronic and Other Wafer-fabricated Devices for the 21st Century</div></div>
<div id="main-front-issue" style="background-image:url(http://www.chipscalereview.com/issues/0714/images/current.jpg)">
<div id="copy"><span class="gold-color" style="font-weight:bold;font-size:20px;">Current Issue: <span style="color:#FFFFFF">July - August 2014</span></span>
<ul>
	<li>Solder alloy trends and technologies in semiconductor packaging and assembly</li>
	<li>Sapphire as a sensor platform</li>
	<li>Scalable approaches for 2.5D IC assembly</li>
	<li>3D inspection challenges of copper pillar bumps</li>
	<li>Cost-effective lithography for large area interposers</li>
	<li>High-vacuum wafer bonding for hermetic sealing of novel MEMS devices</li>
</ul>
<a href="http://issuu.com/chipscalereview/docs/chipscale_july-aug/0"><div class="button">Read the Issue</div></a>
<a href="../issues/0714/content/CSR_July-August-2014_digital.pdf"><div class="button">Download Issue</div></a>
<a href="../subscription/subscribe.php.htm"><div class="button gold-color" style="font-style:italic">Subscribe</div></a>
</div>
</div>		<div id="main-front-tab-bar">
			<ul id="main-front-nav">
            	<li><a href="../default.htm">Home</a></li>
                <li><img src="../elements/tab-divider.gif" /></li>
                <li><a href="#">Editorial Advisory Board</a>
                	<ul>
                    	<li><a href="../editorial-advisory-board/rolf-aschenbrenner.php.htm">Rolf Aschenbrenner</a></li>
                    	<li><a href="../editorial-advisory-board/thomas-di-stefano.php.htm">Tom Di Stefano</a></li>
                    	<li><a href="../editorial-advisory-board/joseph-fjelstad.php.htm">Joseph Fjelstad</a></li>
                        <li><a href="../editorial-advisory-board/arun-gowda.php.htm">Arun Gowda</a></li>
                        <li><a href="../editorial-advisory-board/john-lau.php.htm">John Lau</a></li>
                        <li><a href="../editorial-advisory-board/andy-mackie.php.htm">Andy Mackie (Chair)</a></li>
                        <li><a href="../editorial-advisory-board/venky-sundaram.php.htm">Venky Sundaram</a></li>
                        <li><a href="../editorial-advisory-board/fred-taber.php.htm">Fred Taber</a></li>
                        <li><a href="../editorial-advisory-board/leon-tingyu.php.htm">Leon Tingyu</a></li>
                        <li><a href="../editorial-advisory-board/francoise-von-trapp.php.htm">Fran&ccedil;oise von Trapp</a></li>
                      </ul>
                </li>
                <li><img src="../elements/tab-divider.gif" /></li>
                <li><a href="#" target="_blank">IWLPC</a>
                	<ul>
                    	<li>
                        	<a href="http://www.iwlpc.com/" target="_blank" style="display:inline-block">IWLPC 2013</a><br />
                            &nbsp;&nbsp;&mdash;<a href="../www.iwlpc.com/files/IWLPC_2013_Program_Brochure.pdf" style="display:inline-block">Download the program brochure!</a>
                        </li>
                    	<li><a href="../iwlpc/IWLPC-Review-2012.pdf">IWLPC 2012</a></li>
                    	<li><a href="../iwlpc/iwlpc-2011.php.htm">IWLPC 2011</a></li>
                    </ul>
                </li>
                <li><img src="../elements/tab-divider.gif" /></li>
                <li><a href="#">CSR Tech Monthly</a>
                	<ul>
                    	<li><a href="csrtm-0614-front.php.htm">Keeping pace with the packaging evolution - June 2014</a></li>
                        
                    	<li><a href="csrtm-0514-front.php.htm">2.5D TSV enablement of a multiple processor SiP - May 2014</a></li>
                    
                    	<li><a href="csrtm-0414-front.php.htm">A cost-effective platform for heterogeneous 2.5D ICs - April 2014</a></li>
                    	<li><a href="csrtm-0414-semi.php.htm">Standards Update: Enabling 3DS IC manufacturing<br />through SEMI Standards - April 2014</a></li>
                        <li><a href="csrtm-0414-feol.php.htm">Market Update: FEOL materials creep into advanced<br />packaging - April 2014</a></li>
                        
                    	<li><a href="csrtm-0314-front.php.htm">Challenges and opportunities in advanced IC packaging - March 2014</a></li>
                    	<li><a href="csrtm-0314-3d.php.htm">3D TSV ICs &ndash; "We are Ready!" - March 2014</a></li>
                        <li><a href="csrtm-0314-silicon-interposers.php.htm">Silicon Interposers with Integrated Passive Devices: Ultra-<br />
Miniaturized Solution using 2.5D Packaging Platform - March 2014</a></li>
                    
                    	<li><a href="csrtm-0214-front.php.htm">Evaluating conductive die-attach films for gallium arsenide-based<br />packages - February 2014</a></li>
                        
                    	<li><a href="csrtm-0114-front.php.htm">Packaging tomorrow's devices: an equipment<br />vendor's perspective - January 2014</a></li>
                    	<li><a href="csrtm-0114-semicon-markets.php.htm">Semiconductor market and packaging trends - January 2014</a></li>
                       	<li><a href="csrtm-0114-mobile.php.htm">Mobile products: driving developments in materials<br />for packaging and assembly - January 2014</a></li>
                        
                    	<li><a href="csrtm-1213-front.php.htm">The future of interposers for semiconductor IC<br />packaging - December 2013</a></li>
                    
                    	<li><a href="csrtm-1113-front.php.htm">International Wafer Level Packaging Conference (IWLPC)<br />turns 10! - November 2013</a></li>
                    	<li><a href="csrtm-1113-nano-materials.php.htm">Bringing new electronic materials to market - November 2013</a></li>
                        
                    	<li><a href="csrtm-1013-front.php.htm">3D Integrated Passive and Active Components (3D IPAC):<br /> 
A new concept for ultra-miniaturized integration of passive and<br />active components - October 2013</a></li>
                                   
                    	<li><a href="csrtm-0813-ti.php.htm">Wide Lead Frames, Big Assembly Challenges - August 2013</a></li>
                        <li><a href="csrtm-0813-semi.php.htm">More than 150 Packaging Experts joint "SEMI Networking Day"<br />titled "Packaging &ndash; Key for System Integration" at NANIUM<br />Facilities in Portugal - August 2013</a></li>
                    
                    	<li><a href="csrtm-0713-smt-interconnections.php.htm">Large Silicon, Glass or Low-CTE Organic Package to Printed<br />Wiring Board SMT Interconnections - July 2013</a></li>
                        <li><a href="csrtm-0713-ers.php.htm">Comparing Coolant Technologies in Semiconductor<br />Wafer Test - July 2013</a></li>
                        
                    	<li><a href="csrtm-0613-evgroup.php.htm">From Sensor Fusion to System Fusion - June 2013</a></li>
                    	
                    	<li><a href="csrtm-0513-solar.php.htm">Solar-Cell Packaging - May 2013</a></li>
                    
                    	<li><a href="csrtm-0413-ti.php.htm">Small Die, Growing Problem - April 2013</a></li>
                        <li><a href="csrtm-0413-amkor.php.htm">Amkor Technology Customer Symposium "Solutions for a<br />Connected World" - April 2013</a></li>
                    
                    	<li><a href="csrtm-0213-henkel.php.htm">New Type of Paste with Enhanced Thermal Conductivity for <br />Modules&mdash; TIM Allows Higher Power Density for Same Ageing<br />Resistance - Feb 2013</a></li>
                    	<li><a href="csrtm-0213-stats.php.htm">STATS ChipPAC and UMC Unveil World's First 3D IC Developed<br />under an Open Ecosystem Model - Feb 2013</a></li>
                        <li><a href="csrtm-0213-ti.php.htm">Semiconductor Industry Leader Urges Congress to Support<br />Basic Scientific Research - Feb 2013</a></li>
                        <li><a href="csrtm-0213-wxic.php.htm">WXIC (Wuhan Xinxin Semiconductor Manufacturing), names industry<br />veteran Simon Yang as CEO and Strengthens Executive Team with<br />Two Industry Veterans - Feb 2013</a></li>
                        <li><a href="csrtm-0213-gsa.php.htm">Global Semiconductor Alliance Adds Three Members to Board<br />of Directors - Feb 2013</a></li>
                        
                    	<li><a href="csrtm-1212-kla.php.htm">KLA-Tencor Launches ICOS&reg; WI-2280 Wafer Inspector For LED<br />and Adjacent Markets - Dec 2012</a></li>
                        <li><a href="csrtm-1212-rudolph.php.htm">Rudolph Enters Back-end Lithography Market With Break Through<br />Total Solution For Advanced Packaging - Dec 2012</a></li>
                        <li><a href="csrtm-1212-boisseau.php.htm">Patrick Boisseau, Head of Leti's Nanomed Program, Elected Chairman<br />Of the European Technology Platform on Nanomedicine - Dec 2012</a></li>
                        <li><a href="csrtm-1212-3d.php.htm">News from 3-D Architectures for Semiconductor Integration<br />and Packaging - Dec 2012</a></li>
                        
                        <li><a href="csrtm-1112-supply-chains.php.htm">Supply Chains for High-Volume Manufacturing of<br>3D IC Integration (ITRI)</a></li>
                        <li><a href="csrtm-1112-novel-embedded.php.htm">Novel Embedded Die Package Technology (Deca Technology)</a></li>
                        <li><a href="csrtm-1112-wafer-level.php.htm">Wafer-Level Test as Full Functional Test Increases Requirements<br />for Spring Probes and Probe Cards (Multitest)</a></li>

                    	<li><a href="csrtm-0712-news.php.htm">SEMICON WEST News - July 2012</a></li>

                    	<li><a href="csrtm-0612-front.php.htm">3-D Integration and Technology at ECTC 2012 - June 2012</a></li>
                    	<li><a href="csrtm-0612-industry-news.php.htm">June News - June 2012</a></li>
                        <li><a href="csrtm-0612-the-back-ends-back-ache.php.htm">The Back End's Back Ache - June 2012</a></li>
                        <li><a href="csrtm-0612-strong-market-for-ics.php.htm">Strong Market for ICS and Their Packaging - June 2012</a></li>

                        <li><a href="csrtm-0512-front.php.htm">10th Annual MEPTEC MEMS Preview - May 2012</a></li>
                    	<li><a href="csrtm-0512-industry-news.php.htm">May News - May 2012</a></li>
                        <li><a href="csrtm-0512-semico.php.htm">Semico IMPACT Conference Series: The IP Ecosystem - May 2012</a></li>
                        <li><a href="csrtm-0512-semiarizona.php.htm">SEMI Arizona Forum: the 450mm Wafer Transition - May 2012</a></li>

                        <li><a href="csrtm-0412-front.php.htm">ECTC 2012 - Apr 2012</a></li>
                    	<li><a href="csrtm-0412-news.php.htm">April News - Apr 2012</a></li>

                        <li><a href="csrtm-0312-front.php.htm">Bits from BiTS Workshop 2012 - Mar 2012</a></li>
                    	<li><a href="csrtm-0312-probe-cards.php.htm">The Art of Probe Cards and Beyond - Mar 2012</a></li>
                        <li><a href="csrtm-0312-industry-news.php.htm">March News - Mar 2012</a></li>

                        <li><a href="csrtm-0212-front.php.htm">2012 BiTS Workshop - Feb 2012</a></li>
                    	<li><a href="csrtm-0212-industry-news.php.htm">February News - Feb 2012</a></li>

                    	<li><a href="csrtm-0112-indium.php.htm">Waiting in the Wings for Semiconductor Assembly? - Jan 2012</a></li>
                    	<li><a href="csrtm-0112-iwlpc-keynote.php.htm">IWLPC 2012 Keynote Announced - Jan 2012</a></li>
                        <li><a href="csrtm-0112-industry-news.php.htm">Industry News - CSRTM - Jan 2012</a></li>
                        <li><a href="csrtm-0112-advanced-icpackages.php.htm">Advanced IC Packages Needed for Handheld Electronics - Jan 2012</a></li>

                        <li><a href="csrtm-1211-industry-news.php.htm">Industry News in 3D - Dec 2011</a></li>

                    	<li><a href="csrtm-1111-deca.php.htm">Deca Technologies: Changing Packaging by 10x - Nov 2011</a></li>
                    	<li><a href="csrtm-1111-recon.php.htm">Recon Instruments Crowned Winner - Nov 2011</a></li>
                        <li><a href="csrtm-1111-news.php.htm">November Industry News: Focus on MEMS- Nov 2011</a></li>
                        <li><a href="csrtm-1111-morita.php.htm">Dispensing Advantages for MEMS Wafer Capping - Nov 2011</a></li>

                        <li><a href="csrtm-1011-front.php.htm">Are We Cool? - October 2011</a></li>
                    	<li><a href="csrtm-1011-news.php.htm">October Industry News - October 2011</a></li>

                    	<li><a href="csrtm-0911-front.php.htm">Beyond the Backplane - September 2011</a></li>

                    	<li><a href="csrtm-0811-front.php.htm">In-line Infrared Metrology - August 2011</a></li>
                    	<li><a href="csrtm-0811-olympus.php.htm">Olympus Integrated Technologies - August 2011</a></li>
                        <li><a href="csrtm-0811-new.php.htm">Inspection Tools and Technologies - August 2011</a></li>

                    	<li><a href="csrtm-0711-ti.php.htm">Progress on Next-Gen Cu Pillars - July 2011</a></li>
                    	<li><a href="csrtm-0711-experts.php.htm">Experts Address 3D TSVs at CEA-Leti - July 2011</a></li>
                        <li><a href="csrtm-0711-d43d.php.htm">D43D: Designing for TSVS - July 2011</a></li>

                        <li><a href="csrtm-0611-front.php.htm">Cost Effective HBLED Manufacturing - June 2011</a></li>
                    	<li><a href="csrtm-0611-asymtek.php.htm">Nordson ASYMTEK: Dispensing with Convention - June 2011</a></li>
                        <li><a href="csrtm-0611-evg.php.htm">LEDs a la EVG - June 2011</a></li>

                        <li><a href="csrtm-0510-front.php.htm">Advanced Thermal Management Materials - May 2011</a></li>
                    	<li><a href="csrtm-0510-ectc.php.htm">Thermal Management at ECTC 2011 - May 2011</a></li>
                        <li><a href="csrtm-0510-semitherm.php.htm">SEMITHERM - May 2011</a></li>

                    	<li><a href="csrtm-0411-many-uses-for-lasers.php.htm">The Many Uses for Lasers - April 2011</a></li>
                        <li><a href="csrtm-0411-3d-integration.php.htm">Exploring New Approaches to 3D integration - April 2011</a></li>

                    	<li><a href="csrtm-0311-bits.php.htm">Burn-In and Test Socket Manufacturing - March 2011</a></li>
                        <li><a href="csrtm-0311-ironwood.php.htm">Ironwood Electronics: It's all about Choice - March 2011</a></li>

                    	<li><a href="copper-pillar.php.htm">Copper Pillar Flip Chip - February 2011</a></li>
                        <li><a href="stats.php.htm">STATS ChipPAC: Bumping Right Along - February 2011</a></li>
                        <li><a href="uat.php.htm">UAT: Blowing the Doors off Capacity - February 2011</a></li>

                    	<li><a href="gpd-global-interview.php.htm">Interview with GPD Global - January 2011</a></li>
                        <li><a href="ev-group-interview.php.htm">Interview with EV Group - January 2011</a></li>

                    	<li><a href="alchimer.php.htm">Alchimer: Thumbs up from RTI - December 2010</a></li>
                        <li><a href="http://www.semi.org/en/Press/CTR_042145">SEMI International Standards Program - December 2010</a></li>
                        <li><a href="smta-international-2010.php.htm">SMTA International 2010 - December 2010</a></li>
                        <li><a href="http://www.semineedle.com/posting/92750?snc=20641">Calling all 3D Groupies - December 2010</a></li>

                        <li><a href="tegal-corp-a-focused-aproach.php.htm">Tegal Corp: A Focused Approach - November 2010</a></li>
                        <li><a href="sensors-for-electronic-stability-control.php.htm">Sensors for Electronic Stability Control - November 2010</a></li>
                        <li><a href="inside-scoop-on-multitests-system-level-approach-to-test.php.htm">Multitest's System-Level Approach to Test - October 2010</a></li>
                    </ul>
                </li>
                <li><img src="../elements/tab-divider.gif" /></li>
                <li><a href="../white_papers/white_papers.php.htm" onclick="this.blur();" class="tab">White Papers</a></li>
                <li><img src="../elements/tab-divider.gif" /></li>
				<li><a href="#" class="tab">Advertising</a>
					<ul>
						<li><a href="../media_kit/CSR-Editorial-Calendar-2014.pdf" target="_blank">2014 Editorial Calendar</a></li>
						<li><a href="../media_kit/CSR-Media-Kit-2014.pdf" target="_blank">2014 Media Kit</a></li>
					</ul>
				</li>
                <li><img src="../elements/tab-divider.gif" /></li>
				<li><a href="#" class="tab">Directories</a>
					<ul>
						<li><a href="../directories/BurninTestSocketSuppliers.pdf" target="_blank">Jan-Feb 2012 Test & Burn-in Socket Suppliers</a></li>
                        <li><a href="../directories/CSR_2012_packaging_foundries.pdf" target="_blank">Mar-Apr 2012 IC Packaging Foundries</a></li>
                        <li><a href="../directories/CSR_Sept_Oct_2012_WAFER-SCRIBING-DICING-SYSTEMS.pdf" target="_blank">Sep-Oct 2012 Wafer Scribing &amp; Dicing Systems</a></li>
					</ul>
				</li>
                <li><img src="../elements/tab-divider.gif" /></li>
				<li><a href="../archives/default.htm">Issue Archives</a></li>
                <li><img src="../elements/tab-divider.gif" /></li>
                <li><a href="../contact/contact.php.htm" onclick="this.blur();" class="tab">Contact</a></li>
			</ul>
		</div>
<div id="main-content-content">			<div id="main-content-left">
            <p></p>
<div><a href="http://www.indium.com/biagx/" target="_blank" ><img src="../adv/Indium_CSRtech-BiAgX_120x240.gif" border="0" /></a></div><div><a href="http://www.smta.org/medical/" target="_blank" ><img src="../adv/120x120-MedicalBanner-TAPTimes.bmp" border="0" /></a></div><div><a href="http://www.semi.org/eu/node/8791" target="_blank" ><img src="../adv/semi-mems.jpg" border="0" /></a></div><div><a href="http://www.smta.org/smtai/" target="_blank" ><img src="../adv/SMTAI2014_ad_120x120.gif" border="0" /></a></div><div><a href="http://imaps2014.org/" target="_blank" ><img src="../adv/IMAPS-2014-tile-120x120.gif" border="0" /></a></div><div><a href="http://www.3dincites.com" target="_blank" ><img src="../adv/3DIC_final-11.jpg" border="0" /></a></div>			</div>
			<div id="main-content-center">

						
<table width="100%" border="0" cellpadding="0" cellspacing="0">
	<tr>
		<td style="padding:0 15px">
			<table width="100%" border="0" cellpadding="0" cellspacing="2">
				<tr>
					<td height="10" colspan="2"></td>
				</tr>
				<tr>
					<td align="right" class="a_header">CSR Tech Monthly</td>
				</tr>
				<tr>
					<td height="1" bgcolor="#3C46A7"></td>
				</tr>
                <tr>
					<td>
<p class="title">Silicon Interposers with Integrated Passive Devices: Ultra-Miniaturized Solution using 2.5D Packaging Platform</p>
<div style="float:right;margin:10px;text-align:center">
	<img src="0314/logo-IPDIA.jpg" />
</div>
<p><i>By St&eacute;phane Bellenger[IPDiA], La&euml;titia Omn&egrave;s [IPDiA], Jean-Ren&eacute; Tenailleau [IPDiA]</i></p>

<p><b>Introduction</b></p>

<p>The common point with articles relating progress in the electronic components world is the search for form factor reduction and high performance. Since the 90s, designers have been working on 3D integration (Multi-Chip Package, stacked die, System in Package) which brings highly efficient solutions to achieve these goals. Several products have been developed, in particular the interposers. The interposer can be assimilated to a packaging platform serving as a high density substrate with a redistribution layer and offering, unlike traditional packages, the reduced pitch capabilities required by advanced IC technology nodes <a href="#references" class="link">[1]</a>. In other words, the interposer plays the role of a space transformer from the IC to the applicative module. It also allows usually incompatible technologies to be mixed on the same platform, therefore leading to heterogeneous integration (System in Package on interposer) <a href="#references" class="link">[2]</a>. Combined with Through Silicon Vias, it opens the doors to an optimized form factor world (system volume, weight and footprint) with improved performance (higher transmission speed, lower power consumption and RF parasitic reduction).</p>

<p>From an applicative point of view, interposers were first imagined to be used as a pure packaging platform dedicated to dies with large I/O number (high density BGA). They have evolved towards 3D structures to meet the demands of CCD imager, mobile phone and consumer applications. Now, an additional range of applications can be reached with the so-called 2.5D interposers. This new approach offers an economic model perfectly adapted to related portable products, implantable medical devices, avionics and defense.</p>

<p>Several types of material can be considered as interposer substrate, each offering intrinsic properties that need to be seriously considered prior to any other considerations. Silicon is one, and is chosen for the following reasons: first, silicon is a stable base substrate that presents a very small CTE (coefficient of thermal expansion) mismatch with attached external ICs. Since the active parts are in fact often made of silicon themselves, the thermo-mechanical stresses encountered during processing and lifetime application are minimized, thereby increasing the reliability. Silicon therefore offers a very good trade-off between thermal conductivity and thickness. It is also perfectly adapted to via or micro-via technology (including via last technology) and provides wider possibilities in terms of pitch, via diameter and via density. Lastly, it enables passive devices to be integrated (IPD technology) and is compatible with ICs and MEMS.</p>

<p>The interposers can be divided into three families. The three structures show the common key advantages of enabling external integration of active dies without their packaging, as well as integration (externally or internally) of passive devices.</p>

<div style="margin:10px 15px;">
    &mdash; 2D Silicon Interposer:<br />
    This two vertical stage structure is an intermediate solution in terms of footprint. Due to the connections from the sides of the interposer to the final module, space saving is not totally optimized. However, combined with a wide range of integrated passive devices (high-density trench capacitors, MIM capacitors, resistors, high-Q inductors) and external active dies <a href="#references" class="link">[3]</a>, this may represent a very good compromise for cost-driven applications such as in the mobile market.
    <div style="width:366px;float:left;">
        <img src="0314/si-fig1.jpg" />
        <p><b>Fig. 1a:</b> Schematic of IPDiA 2D interposer with PICS IPD and external active dies in flip-chip or chip-on-silicon technologies</p>
    </div>
    <div style="width:108px;float:left;">
        <img src="0314/si-fig2.jpg" />
        <p><b>Fig. 1b:</b> IPD RF module for W-CDMA & GSM RF transceiver</p>
    </div>
</div>
<br style="clear:both" />


<div style="margin:10px 15px;">
&mdash; 2.5D Silicon Interposer:<br />
This is also a two vertical stage structure. The difference comes from the copper vias which, combined with IPDs, provide a higher level of integration together with system performance improvements. This structure also allows external component integration on the top and on bottom.

    <div style="margin:10px auto;text-align:center">
        <img src="0314/si-fig3.jpg" />
        <p style="text-align:left"><b>Fig. 2:</b> Schematic of IPDiA 2.5D interposer with PICS IPD and external active dies in flip-chip or chip-on-silicon technologies</p>
    </div>
</div>
<br style="clear:both" />

<div style="margin:10px 15px;">
&mdash; 3D interposer:<br />
In this case, the structure is a multistage integration and all layers are active. Although the 3D structure could be interesting in terms of miniaturization, it still shows too many drawbacks in terms of design flow, testing, cost, stress impact and thermal issues <a href="#references" class="link">[4]</a> and will not be addressed in this article.
<div style="margin:10px auto;text-align:center">
        <img src="0314/si-fig4.jpg" />
        <p><b>Fig. 3:</b> Comparison between 2.5D and 3D interposer structures [5]</p>
    </div>
</div>

<p>Now that some general points about interposers have been described, we will explore what has been developed so far to optimize the performance and density of these devices. For a better understanding of the results presented, the TSV process flow set up by IPDiA R&D experts will first be detailed. Some design rules will then be given, followed by comparison tables and characterizations. The reliability model tested will also be described. Finally, some applicative examples involving interposers will be detailed. The IPD process will not be developed here, however numerous articles are available on the subject <a href="#references" class="link">[6]</a>, <a href="#references" class="link">[7]</a>.</p>

<p><b>TSV key process steps</b></p>
 
<p>The introduction of Through Silicon Vias has a tremendous positive impact on new 3D packaging architectures. TSVs enable higher density and shorter connection lengths compared with wire bonded solutions and are perfectly fitted to face the increasing demand for faster signals and lower power use. IPDiA is providing TSVs for interposers with or without IPDs. In the past years, IPDiA and its main technological partner CEA-Leti have worked on TSV process optimization to bring it to the right level of maturity and cost for markets where high added-value products are needed (medical devices, aerospace, professional electronics and telecom infrastructures). Of the three TSV process options (via first, via middle and via last), IPDiA endorsed the via last approach, in which vias are formed after the die has been manufactured. This choice is mainly driven by co-integrating TSV with IPDiA PICS technology (Passive Integration Connecting Substrate). Moreover, this solution brings the potential of making TSV on pre-existing CMOS wafer or on a 2.5D IPD interposer developed by IPDiA <a href="#references" class="link">[8]</a>. The TSV key process steps are listed below:<p>

<div style="margin:10px 15px;">
	<div style="float:right">
        <img src="0314/si-fig5.jpg" />
    </div>
	&mdash;	Bonding process: temporary wafer bonding carried out on a glass substrate is necessary to make thin wafer handling possible through the next steps at process temperatures up to 250 &deg;C.
</div>
<br style="clear:both" />

<div style="margin:10px 15px;">
	<div style="float:left; margin:5px;">
        <img src="0314/si-fig6.jpg" />
    </div>
&mdash;	Deep silicon etching: due to the bonding process, silicon etching is made from the back side to the first dielectric on the front side. During this step, the undesirable notching effect at the bottom of the via is minimized and the thickness variations are absorbed, preparing the ground for functional and efficient vias.
</div>
<br style="clear:both" />

<div style="margin:10px 15px;">
	<div style="float:right; margin:5px;">
        <img src="0314/si-fig7.jpg" />
    </div>
&mdash;	<span style="text-decoration:underline">Insulation deposition:</span> an SiO<sub>2</sub> layer is deposited to provide the insulation needed between the lateral parts of the vias and the substrate. At this stage, a thickness ratio of 0.25 between the bottom corner and the top plan and a relative permittivity of 5 are measured, which leads us to conclude that conditions are right for the propagation of RF signals through the TSV with limited attenuation.
</div>
<br style="clear:both" />
<div style="margin:10px 15px;">
	<div style="float:left; margin:5px;">
        <img src="0314/si-fig8.jpg" />
    </div>
&mdash;	<span style="text-decoration:underline">Etch back:</span> the insulation film and the first silicon dielectric are removed from the bottom of the cavities with an etching step using a gas mixture consisting mainly of Ar for an efficient vertical etch. Cooling steps are necessary to preserve the wafer bonding glue.
</div>
<br style="clear:both" />
<div style="margin:10px 15px;">
	<div style="float:right; margin:5px;">
        <img src="0314/si-fig9.jpg" />
    </div>
&mdash; <span style="text-decoration:underline">Barrier and seed deposition:</span> the efficiency of the copper filling depends on the characteristics of underlying barrier and seed layers. Ti is used as an adherence layer and TiN as a barrier against Cu diffusion into the interposer silicon structure.
</div>
<br style="clear:both" />
<div style="margin:10px 15px;">
	<div style="float:left; margin:5px;">
        <img src="0314/si-fig10.jpg" />
    </div>
&mdash;	<span style="text-decoration:underline">Copper via filling and back side metallization:</span> at this stage, both copper via filling and back side metallization (tracks) are carried out. In order to modulate the copper thickness at the bottom of vias while limiting the thickness at the surface, IPDiA developed 'super-filling' obtained with electrochemical deposition and pulsed current. The 'super-filling' enables to facilitate the final module assembly.
</div>
<br style="clear:both" />

<div style="margin:10px 15px;">
	<div style="float:right; margin:5px;">
        <img src="0314/si-fig11.jpg" />
    </div>
&mdash;	<span style="text-decoration:underline">Passivation and finishing:</span> after the seed layer etching, a final passivation step using organic material is performed to complete the wafer back-side and clog the via holes to prevent corrosion. Finishing prepares the assembly step with micro-bumps made at the back side of the interposer.
</div>
<br style="clear:both" />

<div style="margin:5px;text-align:center">
    <img src="0314/si-fig12.jpg" />
    <p><b>Fig. 4:</b> Schematic view of the via final architecture</p>
</div>
<p><b>Main design rules</b></p>
<p>In order to guide the architect in the integration of all external components within the interposer platform and to optimize a high level of integration, specific design rules on TSV interposer component have been defined by IPDiA and summarized in the table below:</p>

<div style="margin:5px;text-align:center">
    <img src="0314/si-fig13.jpg" />
    <p><b>Table 1:</b> Main design rules for interposer with IPDs and vias</p>
</div>

<p><b>Dimensional comparison table</b></p>
<p>Main dimensional characteristics for different types of substrate are summarized in the table below.</p>

<div style="width:550px;text-align:center">
    <img src="0314/si-fig14.jpg" width="500" />
    <p><b>Table 2:</b> Comparison with several substrates of dimensional features</p>
</div>

<p><b>Thermal and thermo-mechanical comparison table</b></p>
<p>Main thermal and thermo-mechanical characteristics for different types of substrate are summarized in the table below.</p>

<div style="width:550px;text-align:center">
    <img src="0314/si-fig15.jpg" width="500" />
    <p><b>Table 3:</b> Comparison with several substrates of thermal and thermo-mechanical features</p>
</div>

<p><b>Electrical characterization</b></p>
<p>All the results presented in the Electrical Characterization and the Reliability Model paragraphs refer to <a href="#references" class="link">[8]</a>. Based on the process described above, wafers have been processed and characterized in HF mode from which a p-shape equivalent model is validated. The results of the TSV performance are measured at High Frequency (HF) on a specific test structure called a Dual Via Chain (DVC) including CPW (Co-Planar Waveguide) adapted access, 2 TSV and a back side layer, as shown below.</p>

<div style="margin:10px 15px;">
	<div style="float:left; margin:5px;text-align:center">
        <img src="0314/si-fig16.jpg" />
        <p><b>Fig. 5a:</b> Dual Via Chain schematic view</p>
    </div>
    <div style="float:right; margin:5px;text-align:center">
        <img src="0314/si-fig17.jpg" />
        <p><b>Fig. 5b:</b> Equivalent electrical schematic</p>
    </div>
</div>
<br style="clear:both" />

<p>HF results are presented on figure 6. It represents the transmission and reflection of a 250 &micro;m length DVC.</p>

<div style="margin:5px;text-align:center">
    <img src="0314/si-fig18.jpg" />
    <p><b>Fig. 6:</b> HR measurement result. Transmission (S21 in blue) and reflection (S11 in red)</p>
</div>

<p>The excellent result of this DVC shows a rejection between transmission and reflection of more than 35 dB throughout the frequency range (up to 20 GHz), and a very low loss in transmission, better than 0.35 dB. This performance is obtained thanks to control of the process, particularly with efficient contact between the copper in vias and the first metal layer on the front side, and the insulation of the TSV even on its critical corner in the bottom.</p>

<p>As shown on figure 7 below, we can conclude that the use of HR silicon has consistently reduced conductive loss in DVC of TSV. The high value of resistance introduced by the use of HR substrate makes it less sensitive to noise effect.</p>

<div style="text-align:center">
    <img src="0314/si-fig19.jpg" width="500" />
    <p><b>Fig. 7:</b> Simulation (dashed line) and measurement (solid line) of extracted TSV p-shape elements. Parallel capacitance and series inductance (left), series resistance (right).</p>
</div>

<p>The table below summarizes some of the electrical performance and behavior of IPDiA TSV technology.</p>

<div style="text-align:center">
    <img src="0314/si-fig20.jpg" width="500" />
</div>

<p><b>Reliability model</b></p>
<p>In order to test the ability to withstand cyclical exposure and introduce mechanical stress into TSV, they were subjected to thermal cycling (TMCL) as recommended by JEDEC standard <a href="#references" class="link">[9]</a> (cycling: -40 &deg;C to 125 &deg;C with a 10 &deg;C/min ramp, during 200, 500 and 1000 cycles)</p>
<p>Figure 8 shows the layout of the structure used for this study. The DC resistance of a daisy chain made of 50 TSV is measured by a 4 point probe system.</p>

<div style="margin:5px;text-align:center">
    <img src="0314/si-fig21.jpg" />
    <p><b>Fig. 8:</b> Daisy chain (50 TSV) used for the reliability tests.</p>
</div>

<p>Figure 9 shows the electrical results after this thermo-mechanical stress. Preconditioning was made on a full wafer (74 DVC structures) and TMCL reliability tests on &frac14; wafer (16 DVC structures).</p>

<div style="margin:5px;text-align:center">
    <img src="0314/si-fig22.jpg" width="500" />
    <p><b>Fig. 9:</b> Statistic chart and table on DC resistance results after TMCL reliability test</p>
</div>

<p>The Normal distribution of DC resistance on full wafer test (blue bar chart) and the cumulative distribution function (red curve) validates a good uniformity on full wafer for TSV chain structure. Note that the TMCL reliability test has been done on a &frac14; wafer having the structure with the higher resistance. Moreover the low number of structure induces a non-Normal distribution. However, the low confidence interval on them reveals good uniformity and therefore good process maturity. The small and successive decreases in DC resistance can be interpreted as a crystalline rearrangement of copper introduced by successive cycling. This statistical approach allows us to estimate single TSV resistance to 124 m? with a very high accuracy, i.e. error less than 2%.</p>

<p><b>Application examples</b></p>
<p>The application examples given below come as a conclusion of this article and illustrate perfectly the benefits of the different types of interposer in three specific areas (implantable medical devices, vision care devices and aerospace).</p>

<p>1/ 2D silicon interposer with IPD for implantable medical devices</p>

<div style="margin:5px;text-align:center">
    <img src="0314/si-fig23.jpg" />
    <p><b>Fig. 10:</b> RF module for medical application using IPDiA 2D interposer technology <a href="#references" class="link">[10] [11]</a></p>
</div>
    
<p>In this first example, major improvements have been brought by IPDiA 2D interposer with Integrated Passive Devices to a medical sensor module including RF communication. The module is to be used in an implantable defibrillation system. The main concerns of the customer are miniaturization (size and weight impacts), stability and reliability. As described in the introduction of this article, the silicon not only serves as a redistribution layer but also allows the integration of passive components within the substrate. It enables a great size reduction (35% area saving, figure 11) and a decrease of the total system weight.</p>

<div style="margin:5px;text-align:center">
    <img src="0314/si-fig24.jpg" />
    <p><b>Fig. 11:</b> Comparison of module area between standard SMD technology (left) and IPDiA technology PICS (right)</p>
</div>

<p>Additionally, the PICS technology used for integration of the passive components results in very stable high capacitor integration. Finally, IPDiA offers a complete service with its stable flip-chip technology and the silicon-silicon compatibility between the substrate and the active dies meets the customer's demand in terms of reliability.</p>

<p>2/ 2D silicon interposers with IPD for vision care devices</p>

<p>The finale application of this second example is linked to the medical field, more precisely to preventive treatment for vision care. The first essential advantage IPDiA has brought forward is miniaturization of the final device in x, y and z axes. But IPDiA has also shown its ability to adapt its technology to the customer's product environment and has developed a module with four 2D silicon interposers including IPD and active components, the complete system being mounted on a 100 &micro;m thick flexible organic substrate.</p> 

<div style="margin:5px;text-align:center">
    <img src="0314/si-fig25.jpg" />
    <p><b>Fig. 12:</b> Top view of IPDiA 2D interposer with active dies</p>
</div>

<p>3/ 2.5D silicon interposer with IPD for aerospace</p>

<div style="margin:5px;text-align:center">
    <img src="0314/si-fig26.jpg" />
    <p><b>Fig. 13: </b>Motor controller device for avionic application using IPDiA 2.5D interposer technology [12]</p>
</div>

<p>The third example implies integrated passive devices with TSV 2.5D interposer combined with a 3D packaging technology, suitable for motor control in aerospace domain. This time, miniaturization and decrease of the total weight of the device is optimized thanks to the combination of IPD, TSV and 3D packing. Reliability is once again achieved by the silicon-silicon compatibility. IPDiA finalizes the complete module by using a stack die technology on the 2.5D interposer.</p>
<div style="margin:5px;text-align:center">
    <img src="0314/si-fig27.jpg" />
    <p><b>Fig. 14:</b> 2.5D interposer with PICS IPD and external active dies</p>
</div>

<p>The work on the TSV process optimization has been led in collaboration with CEA-Leti and was part of the PRIIM project funded by OSEO.</p>

<a name="references"></a>
<p><b>References:</b></p>
<p>[1] S. Johnson, Yole Development, 'Silicon Interposers Wait for an Application'</p>
<p>[2] Dr. P. Garrou, Yole Development, '3D Integration Entering 2011'</p>
<p>[3] C. Bunel, F. Voiron, J-R. Tenailleau, 'Ultra High Density Capacitors merged with Through Silicon Vias to enhance performances'</p>
<p>[4] A. Nainani, presentation at Stanford University, '2.5D and 3D Chips: Interposers and Through Silicon Vias'</p>
<p>[5] D. Nenni, 'Semiconductor Packaging (3D IC) Emerging As Innovation Enabler!'</p>
<p>[6] C. Bunel, 'Integrated Passive Devices, Technology breakthrough by IPDiA'</p>
<p>[7] C. Bunel, S. Borel, M. Pommier, S. Jacqueline 'Low Profile Integrated Passive Devices with 3D High Density Capacitors Ideal for Embedded and Die Stacking Solutions'</p>
<p>[8] J-R. Tenailleau, A. Brunet, S. Borel, F. Voiron, C. Bunel 'TSV development, characterization and modeling for 2.5D interposer applications'</p>
<p>[9] Jedec standard, "JESD22-A104-B, temperature cycling", July 2000, <a href="http://www.jedec.org/standards-documents/results/JESD22-A104" class="link">http://www.jedec.org/standards-documents/results/JESD22-A104</a></p>
<p>[10] S. Bellenger, C. Bunel, F. Murray 'Low profile 3D-IPD for Advanced Wafer Level Packaging'</p>
<p>[11] V. Vivar&egrave;s, Sorin CRM '3D RF System in Package with Passive Integrated Interposer and Fine Pitch Interconnections based upon Copper Pillars'</p>
<p>[12] JC. Riou & E. Bailly (Safran Electronics- Sagem), L. Lenoir & M. Pommier (IPDiA) '3D TSV System in Package (SiP) for aerospace applications'</p>


<p>For additional information, contact:</p>
<p>La&euml;titia Omnes<br />
IPDiA<br />
Caen,France<br />
<a href="mailto:laetitia.omnes@ipdia.com" class="link">laetitia.omnes@ipdia.com</a><br />
<a href="http://www.ipdia.com" class="link">www.ipdia.com</a></p>
					</td>
				</tr>
			</table>
		</td>
	</tr>
</table>			</div>
			<script src="../scripts/swfobject_modified.js" type="text/javascript"></script>
			
			<div id="main-content-right">
            <!-- <div class="right-ad">
            	<a href="http://www.brewerscience.com/thin-wafer-handling-packaging?CSR-JUL-13"><img src="http://www.chipscalereview.com//adv/ChipScale-Jun2013-240x240-ALT.gif" width="240" height="240" border="0" /></a>
            </div> -->
            <div class="right-ad">
                        </div>	
 
            
            <table id="ticker"><tr><td colspan="4" class="ticker-title">CSR Advertisers Stock Index</td></tr><tr><td class="ticker-head">Symbol</td><td class="ticker-head">Name</td><td class="ticker-head">Last</td><td class="ticker-head">Pct<br />Change</td></tr><tr><td class="ticker-symbol">MMM</td><td class="ticker-name">3M Company</td><td class="ticker-price">140.20</td><td class="ticker-pctDown">-0.39</td></tr><tr><td class="ticker-symbol">AMKR</td><td class="ticker-name">Amkor Technology</td><td class="ticker-price">8.89</td><td class="ticker-pctDown">-1.98</td></tr><tr><td class="ticker-symbol">AMAT</td><td class="ticker-name">Applied Materials</td><td class="ticker-price">20.84</td><td class="ticker-pctDown">-1.37</td></tr><tr><td class="ticker-symbol">EMN</td><td class="ticker-name">Eastman Chemical</td><td class="ticker-price">79.24</td><td class="ticker-pctUp">0.05</td></tr><tr><td class="ticker-symbol">HON</td><td class="ticker-name">Honeywell Intl.</td><td class="ticker-price">91.38</td><td class="ticker-pctUp">0.02</td></tr><tr><td class="ticker-symbol">NEWP</td><td class="ticker-name">Newport Corp.</td><td class="ticker-price">18.48</td><td class="ticker-pctUp">0.87</td></tr><tr><td class="ticker-symbol">NDSN</td><td class="ticker-name">Nordson Corp.</td><td class="ticker-price">74.78</td><td class="ticker-pctDown">-0.29</td></tr><tr><td class="ticker-symbol">RTEC</td><td class="ticker-name">Rudolph Tech</td><td class="ticker-price">9.51</td><td class="ticker-pctUp">2.04</td></tr><tr><td class="ticker-symbol">ST</td><td class="ticker-name">Sensata Tech</td><td class="ticker-price">45.76</td><td class="ticker-pctDown">-1.04</td></tr><tr><td class="ticker-symbol">SMGZY</td><td class="ticker-name">Smiths Group PLC</td><td class="ticker-price">22.04</td><td class="ticker-pctDown">-0.02</td></tr><tr><td colspan="4" class="ticker-footer">Refresh page to update</td></tr></table>     
			</div>
			<div style="clear:both"></div>
		</div>
	</div>
	<div id="copyright">Copyright &copy; 2014 Chip Scale Review Magazine</div>
<script type="text/javascript">
<!--
swfobject.registerObject("FlashID");
//-->
</script>
<!--Mov Digital Media SNIPPET//-->
<script type="text/javascript">
//<![CDATA[
var DID=175930;
var pcheck=(window.location.protocol == "https:") ? "../stats.sa-as.com/live.js":"http://stats.sa-as.com/live.js";
document.writeln('<scr'+'ipt src="'+pcheck+'" type="text\/javascript"><\/scr'+'ipt>'); //]]>
</script>

<!--Mov Digital Media SNIPPET//-->
</body>
</html>
					
						
						
