Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 930cce6aafeb48538684a2507fddcd47 --debug typical --relax --mt 2 -L fifo_generator_v13_0_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fifo_test_IB_behav xil_defaultlib.fifo_test_IB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_bhv_as [\fifo_generator_v13_0_1_bhv_as("...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_conv [\fifo_generator_v13_0_1_conv(0,0...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(0,0,10,...]
Compiling architecture xilinx of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1 [\fifo_generator_v13_0_1(0,0,10,"...]
Compiling architecture fifo_generator_0_arch of entity xil_defaultlib.fifo_generator_0 [fifo_generator_0_default]
Compiling module xil_defaultlib.fifo_test_IB
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_test_IB_behav
