# Hardware I Project
Semester project done for Hardware I course, where it had 5 exercises to practice Verilog, the last of them aiming to create a very simple implementation (without pipelines and without all the signals) of a RISC-V processor
