module stest:
input A;
input B;
input C;
input D;
output X;
output Y;
output Z;
output W;
output T;

loop
  every [A and B and C] do
    trap TT in
        every [A and B] do
          emit X;
          pause;
          every C do
            emit Y
          end every
        end every
      ||
        every immediate C do
          emit Z
        end every
      ||
        every 7 D do
          emit W;
          present A then
            emit T;
            exit TT
          end present
        end every
    end trap
  end every
end loop

end module
