{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 22:48:38 2010 " "Info: Processing started: Thu May 27 22:48:38 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mjl_stratix -c mjl_stratix --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mjl_stratix -c mjl_stratix --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 register textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_data_latched\[2\] memory textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a2~porta_datain_reg0 3.801 ns " "Info: Slack time is 3.801 ns for clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" between source register \"textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_data_latched\[2\]\" and destination memory \"textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a2~porta_datain_reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.518 ns + Largest register memory " "Info: + Largest register to memory requirement is 7.518 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.915 ns + " "Info: + Setup relationship between source and destination is 8.915 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.915 ns " "Info: + Latch edge is 8.915 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll_vga_clk\|altpll:altpll_component\|_clk0 40.004 ns -1.086 ns  50 " "Info: Clock period of Destination clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" is 40.004 ns with  offset of -1.086 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Source clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.072 ns + Largest " "Info: + Largest clock skew is -1.072 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 destination 2.095 ns + Shortest memory " "Info: + Shortest clock path from clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" to destination memory is 2.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_vga_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 688 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 688; CLK Node = 'pll:pll_vga_clk\|altpll:altpll_component\|_clk0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll_vga_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.569 ns) 2.095 ns textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a2~porta_datain_reg0 2 MEM M4K_X15_Y34 1 " "Info: 2: + IC(1.526 ns) + CELL(0.569 ns) = 2.095 ns; Loc. = M4K_X15_Y34; Fanout = 1; MEM Node = 'textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a2~porta_datain_reg0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.095 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_cgm1.tdf" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/final_stratix/db/altsyncram_cgm1.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 27.16 % ) " "Info: Total cell delay = 0.569 ns ( 27.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.526 ns ( 72.84 % ) " "Info: Total interconnect delay = 1.526 ns ( 72.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.095 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.095 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a2~porta_datain_reg0 {} } { 0.000ns 1.526ns } { 0.000ns 0.569ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 3.167 ns - Longest register " "Info: - Longest clock path from clock \"sys_clk\" to source register is 3.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 1256 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 1256; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.847 ns) + CELL(0.560 ns) 3.167 ns textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_data_latched\[2\] 2 REG LC_X48_Y33_N0 5 " "Info: 2: + IC(1.847 ns) + CELL(0.560 ns) = 3.167 ns; Loc. = LC_X48_Y33_N0; Fanout = 5; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_data_latched\[2\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.407 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[2] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 41.68 % ) " "Info: Total cell delay = 1.320 ns ( 41.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.847 ns ( 58.32 % ) " "Info: Total interconnect delay = 1.847 ns ( 58.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.167 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.167 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[2] {} } { 0.000ns 0.000ns 1.847ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.095 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.095 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a2~porta_datain_reg0 {} } { 0.000ns 1.526ns } { 0.000ns 0.569ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.167 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.167 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[2] {} } { 0.000ns 0.000ns 1.847ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 109 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.149 ns - " "Info: - Micro setup delay of destination is 0.149 ns" {  } { { "db/altsyncram_cgm1.tdf" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/final_stratix/db/altsyncram_cgm1.tdf" 103 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.095 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.095 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a2~porta_datain_reg0 {} } { 0.000ns 1.526ns } { 0.000ns 0.569ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.167 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.167 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[2] {} } { 0.000ns 0.000ns 1.847ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.717 ns - Longest register memory " "Info: - Longest register to memory delay is 3.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_data_latched\[2\] 1 REG LC_X48_Y33_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X48_Y33_N0; Fanout = 5; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_data_latched\[2\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[2] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.213 ns) 1.372 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|data\[2\]~4 2 COMB LC_X48_Y34_N4 1 " "Info: 2: + IC(1.159 ns) + CELL(0.213 ns) = 1.372 ns; Loc. = LC_X48_Y34_N4; Fanout = 1; COMB Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|data\[2\]~4'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.372 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[2] textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|data[2]~4 } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.074 ns) + CELL(0.271 ns) 3.717 ns textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a2~porta_datain_reg0 3 MEM M4K_X15_Y34 1 " "Info: 3: + IC(2.074 ns) + CELL(0.271 ns) = 3.717 ns; Loc. = M4K_X15_Y34; Fanout = 1; MEM Node = 'textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a2~porta_datain_reg0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.345 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|data[2]~4 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_cgm1.tdf" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/final_stratix/db/altsyncram_cgm1.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.484 ns ( 13.02 % ) " "Info: Total cell delay = 0.484 ns ( 13.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.233 ns ( 86.98 % ) " "Info: Total interconnect delay = 3.233 ns ( 86.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.717 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[2] textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|data[2]~4 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.717 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[2] {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|data[2]~4 {} textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a2~porta_datain_reg0 {} } { 0.000ns 1.159ns 2.074ns } { 0.000ns 0.213ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.095 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.095 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a2~porta_datain_reg0 {} } { 0.000ns 1.526ns } { 0.000ns 0.569ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.167 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.167 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[2] {} } { 0.000ns 0.000ns 1.847ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.717 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[2] textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|data[2]~4 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.717 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[2] {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|data[2]~4 {} textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a2~porta_datain_reg0 {} } { 0.000ns 1.159ns 2.074ns } { 0.000ns 0.213ns 0.271ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "sys_clk register textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack register textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\] 1.454 ns " "Info: Slack time is 1.454 ns for clock \"sys_clk\" between source register \"textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack\" and destination register \"textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.981 ns + Largest register register " "Info: + Largest register to register requirement is 1.981 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.086 ns + " "Info: + Setup relationship between source and destination is 1.086 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.001 ns " "Info: + Latch edge is 10.001 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 8.915 ns " "Info: - Launch edge is 8.915 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll_vga_clk\|altpll:altpll_component\|_clk0 40.004 ns -1.086 ns  50 " "Info: Clock period of Source clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" is 40.004 ns with  offset of -1.086 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.081 ns + Largest " "Info: + Largest clock skew is 1.081 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.181 ns + Shortest register " "Info: + Shortest clock path from clock \"sys_clk\" to destination register is 3.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 1256 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 1256; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(0.560 ns) 3.181 ns textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\] 2 REG LC_X47_Y32_N6 1 " "Info: 2: + IC(1.861 ns) + CELL(0.560 ns) = 3.181 ns; Loc. = LC_X47_Y32_N6; Fanout = 1; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.421 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 41.50 % ) " "Info: Total cell delay = 1.320 ns ( 41.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.861 ns ( 58.50 % ) " "Info: Total interconnect delay = 1.861 ns ( 58.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.181 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.181 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.000ns 1.861ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 source 2.100 ns - Longest register " "Info: - Longest clock path from clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" to source register is 2.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_vga_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 688 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 688; CLK Node = 'pll:pll_vga_clk\|altpll:altpll_component\|_clk0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll_vga_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.560 ns) 2.100 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack 2 REG LC_X47_Y32_N7 1 " "Info: 2: + IC(1.540 ns) + CELL(0.560 ns) = 2.100 ns; Loc. = LC_X47_Y32_N7; Fanout = 1; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.100 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 26.67 % ) " "Info: Total cell delay = 0.560 ns ( 26.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.540 ns ( 73.33 % ) " "Info: Total interconnect delay = 1.540 ns ( 73.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.100 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.100 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} } { 0.000ns 1.540ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.181 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.181 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.000ns 1.861ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.100 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.100 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} } { 0.000ns 1.540ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../src/ip/textmode_vga/src/console_sm.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns - " "Info: - Micro setup delay of destination is 0.010 ns" {  } { { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.181 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.181 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.000ns 1.861ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.100 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.100 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} } { 0.000ns 1.540ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.527 ns - Longest register register " "Info: - Longest register to register delay is 0.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack 1 REG LC_X47_Y32_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X47_Y32_N7; Fanout = 1; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.090 ns) 0.527 ns textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\] 2 REG LC_X47_Y32_N6 1 " "Info: 2: + IC(0.437 ns) + CELL(0.090 ns) = 0.527 ns; Loc. = LC_X47_Y32_N6; Fanout = 1; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.527 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.090 ns ( 17.08 % ) " "Info: Total cell delay = 0.090 ns ( 17.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.437 ns ( 82.92 % ) " "Info: Total interconnect delay = 0.437 ns ( 82.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.527 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.527 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.437ns } { 0.000ns 0.090ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.181 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.181 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.000ns 1.861ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.100 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.100 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} } { 0.000ns 1.540ns } { 0.000ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.527 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.527 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.437ns } { 0.000ns 0.090ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 register textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|column_int\[5\] register textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|column_save\[5\] 616 ps " "Info: Minimum slack time is 616 ps for clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" between source register \"textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|column_int\[5\]\" and destination register \"textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|column_save\[5\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.540 ns + Shortest register register " "Info: + Shortest register to register delay is 0.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|column_int\[5\] 1 REG LC_X46_Y33_N1 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X46_Y33_N1; Fanout = 22; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|column_int\[5\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_int[5] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 265 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.090 ns) 0.540 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|column_save\[5\] 2 REG LC_X46_Y33_N9 1 " "Info: 2: + IC(0.450 ns) + CELL(0.090 ns) = 0.540 ns; Loc. = LC_X46_Y33_N9; Fanout = 1; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|column_save\[5\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.540 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_int[5] textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_save[5] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 265 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.090 ns ( 16.67 % ) " "Info: Total cell delay = 0.090 ns ( 16.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.450 ns ( 83.33 % ) " "Info: Total interconnect delay = 0.450 ns ( 83.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.540 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_int[5] textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_save[5] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.540 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_int[5] {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_save[5] {} } { 0.000ns 0.450ns } { 0.000ns 0.090ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.076 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.076 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -1.086 ns " "Info: + Latch edge is -1.086 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll_vga_clk\|altpll:altpll_component\|_clk0 40.004 ns -1.086 ns  50 " "Info: Clock period of Destination clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" is 40.004 ns with  offset of -1.086 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.086 ns " "Info: - Launch edge is -1.086 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll_vga_clk\|altpll:altpll_component\|_clk0 40.004 ns -1.086 ns  50 " "Info: Clock period of Source clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" is 40.004 ns with  offset of -1.086 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 destination 2.087 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" to destination register is 2.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_vga_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 688 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 688; CLK Node = 'pll:pll_vga_clk\|altpll:altpll_component\|_clk0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll_vga_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.560 ns) 2.087 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|column_save\[5\] 2 REG LC_X46_Y33_N9 1 " "Info: 2: + IC(1.527 ns) + CELL(0.560 ns) = 2.087 ns; Loc. = LC_X46_Y33_N9; Fanout = 1; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|column_save\[5\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.087 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_save[5] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 265 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 26.83 % ) " "Info: Total cell delay = 0.560 ns ( 26.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.527 ns ( 73.17 % ) " "Info: Total interconnect delay = 1.527 ns ( 73.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.087 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_save[5] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.087 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_save[5] {} } { 0.000ns 1.527ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 source 2.087 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" to source register is 2.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_vga_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 688 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 688; CLK Node = 'pll:pll_vga_clk\|altpll:altpll_component\|_clk0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll_vga_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.560 ns) 2.087 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|column_int\[5\] 2 REG LC_X46_Y33_N1 22 " "Info: 2: + IC(1.527 ns) + CELL(0.560 ns) = 2.087 ns; Loc. = LC_X46_Y33_N1; Fanout = 22; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|column_int\[5\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.087 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_int[5] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 265 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 26.83 % ) " "Info: Total cell delay = 0.560 ns ( 26.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.527 ns ( 73.17 % ) " "Info: Total interconnect delay = 1.527 ns ( 73.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.087 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_int[5] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.087 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_int[5] {} } { 0.000ns 1.527ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.087 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_save[5] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.087 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_save[5] {} } { 0.000ns 1.527ns } { 0.000ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.087 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_int[5] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.087 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_int[5] {} } { 0.000ns 1.527ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 265 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 265 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.087 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_save[5] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.087 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_save[5] {} } { 0.000ns 1.527ns } { 0.000ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.087 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_int[5] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.087 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_int[5] {} } { 0.000ns 1.527ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.540 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_int[5] textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_save[5] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.540 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_int[5] {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_save[5] {} } { 0.000ns 0.450ns } { 0.000ns 0.090ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.087 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_save[5] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.087 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_save[5] {} } { 0.000ns 1.527ns } { 0.000ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.087 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_int[5] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.087 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|column_int[5] {} } { 0.000ns 1.527ns } { 0.000ns 0.560ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "sys_clk register ringbuffer_ent:ringbuffer_inst\|ram\[0\]\[35\]\[4\] register Serial_Handler_ent:serialhandler_inst\|currentLine\[35\]\[4\] 603 ps " "Info: Minimum slack time is 603 ps for clock \"sys_clk\" between source register \"ringbuffer_ent:ringbuffer_inst\|ram\[0\]\[35\]\[4\]\" and destination register \"Serial_Handler_ent:serialhandler_inst\|currentLine\[35\]\[4\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.527 ns + Shortest register register " "Info: + Shortest register to register delay is 0.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ringbuffer_ent:ringbuffer_inst\|ram\[0\]\[35\]\[4\] 1 REG LC_X34_Y23_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X34_Y23_N7; Fanout = 1; REG Node = 'ringbuffer_ent:ringbuffer_inst\|ram\[0\]\[35\]\[4\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { ringbuffer_ent:ringbuffer_inst|ram[0][35][4] } "NODE_NAME" } } { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.090 ns) 0.527 ns Serial_Handler_ent:serialhandler_inst\|currentLine\[35\]\[4\] 2 REG LC_X34_Y23_N6 1 " "Info: 2: + IC(0.437 ns) + CELL(0.090 ns) = 0.527 ns; Loc. = LC_X34_Y23_N6; Fanout = 1; REG Node = 'Serial_Handler_ent:serialhandler_inst\|currentLine\[35\]\[4\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.527 ns" { ringbuffer_ent:ringbuffer_inst|ram[0][35][4] Serial_Handler_ent:serialhandler_inst|currentLine[35][4] } "NODE_NAME" } } { "../src/Serial_Handler/Serial_Handler.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/Serial_Handler/Serial_Handler.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.090 ns ( 17.08 % ) " "Info: Total cell delay = 0.090 ns ( 17.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.437 ns ( 82.92 % ) " "Info: Total interconnect delay = 0.437 ns ( 82.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.527 ns" { ringbuffer_ent:ringbuffer_inst|ram[0][35][4] Serial_Handler_ent:serialhandler_inst|currentLine[35][4] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.527 ns" { ringbuffer_ent:ringbuffer_inst|ram[0][35][4] {} Serial_Handler_ent:serialhandler_inst|currentLine[35][4] {} } { 0.000ns 0.437ns } { 0.000ns 0.090ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.076 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.076 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Source clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.271 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 3.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 1256 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 1256; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.560 ns) 3.271 ns Serial_Handler_ent:serialhandler_inst\|currentLine\[35\]\[4\] 2 REG LC_X34_Y23_N6 1 " "Info: 2: + IC(1.951 ns) + CELL(0.560 ns) = 3.271 ns; Loc. = LC_X34_Y23_N6; Fanout = 1; REG Node = 'Serial_Handler_ent:serialhandler_inst\|currentLine\[35\]\[4\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.511 ns" { sys_clk Serial_Handler_ent:serialhandler_inst|currentLine[35][4] } "NODE_NAME" } } { "../src/Serial_Handler/Serial_Handler.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/Serial_Handler/Serial_Handler.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 40.35 % ) " "Info: Total cell delay = 1.320 ns ( 40.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.951 ns ( 59.65 % ) " "Info: Total interconnect delay = 1.951 ns ( 59.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.271 ns" { sys_clk Serial_Handler_ent:serialhandler_inst|currentLine[35][4] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.271 ns" { sys_clk {} sys_clk~out0 {} Serial_Handler_ent:serialhandler_inst|currentLine[35][4] {} } { 0.000ns 0.000ns 1.951ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 3.271 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to source register is 3.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 1256 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 1256; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.560 ns) 3.271 ns ringbuffer_ent:ringbuffer_inst\|ram\[0\]\[35\]\[4\] 2 REG LC_X34_Y23_N7 1 " "Info: 2: + IC(1.951 ns) + CELL(0.560 ns) = 3.271 ns; Loc. = LC_X34_Y23_N7; Fanout = 1; REG Node = 'ringbuffer_ent:ringbuffer_inst\|ram\[0\]\[35\]\[4\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.511 ns" { sys_clk ringbuffer_ent:ringbuffer_inst|ram[0][35][4] } "NODE_NAME" } } { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 40.35 % ) " "Info: Total cell delay = 1.320 ns ( 40.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.951 ns ( 59.65 % ) " "Info: Total interconnect delay = 1.951 ns ( 59.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.271 ns" { sys_clk ringbuffer_ent:ringbuffer_inst|ram[0][35][4] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.271 ns" { sys_clk {} sys_clk~out0 {} ringbuffer_ent:ringbuffer_inst|ram[0][35][4] {} } { 0.000ns 0.000ns 1.951ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.271 ns" { sys_clk Serial_Handler_ent:serialhandler_inst|currentLine[35][4] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.271 ns" { sys_clk {} sys_clk~out0 {} Serial_Handler_ent:serialhandler_inst|currentLine[35][4] {} } { 0.000ns 0.000ns 1.951ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.271 ns" { sys_clk ringbuffer_ent:ringbuffer_inst|ram[0][35][4] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.271 ns" { sys_clk {} sys_clk~out0 {} ringbuffer_ent:ringbuffer_inst|ram[0][35][4] {} } { 0.000ns 0.000ns 1.951ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "../src/Serial_Handler/Serial_Handler.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/Serial_Handler/Serial_Handler.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.271 ns" { sys_clk Serial_Handler_ent:serialhandler_inst|currentLine[35][4] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.271 ns" { sys_clk {} sys_clk~out0 {} Serial_Handler_ent:serialhandler_inst|currentLine[35][4] {} } { 0.000ns 0.000ns 1.951ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.271 ns" { sys_clk ringbuffer_ent:ringbuffer_inst|ram[0][35][4] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.271 ns" { sys_clk {} sys_clk~out0 {} ringbuffer_ent:ringbuffer_inst|ram[0][35][4] {} } { 0.000ns 0.000ns 1.951ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.527 ns" { ringbuffer_ent:ringbuffer_inst|ram[0][35][4] Serial_Handler_ent:serialhandler_inst|currentLine[35][4] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.527 ns" { ringbuffer_ent:ringbuffer_inst|ram[0][35][4] {} Serial_Handler_ent:serialhandler_inst|currentLine[35][4] {} } { 0.000ns 0.437ns } { 0.000ns 0.090ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.271 ns" { sys_clk Serial_Handler_ent:serialhandler_inst|currentLine[35][4] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.271 ns" { sys_clk {} sys_clk~out0 {} Serial_Handler_ent:serialhandler_inst|currentLine[35][4] {} } { 0.000ns 0.000ns 1.951ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.271 ns" { sys_clk ringbuffer_ent:ringbuffer_inst|ram[0][35][4] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.271 ns" { sys_clk {} sys_clk~out0 {} ringbuffer_ent:ringbuffer_inst|ram[0][35][4] {} } { 0.000ns 0.000ns 1.951ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ringbuffer_ent:ringbuffer_inst\|ram\[0\]\[25\]\[4\] sys_res_n sys_clk 9.239 ns register " "Info: tsu for register \"ringbuffer_ent:ringbuffer_inst\|ram\[0\]\[25\]\[4\]\" (data pin = \"sys_res_n\", clock pin = \"sys_clk\") is 9.239 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.398 ns + Longest pin register " "Info: + Longest pin to register delay is 12.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.141 ns) 1.141 ns sys_res_n 1 PIN PIN_AF17 96 " "Info: 1: + IC(0.000 ns) + CELL(1.141 ns) = 1.141 ns; Loc. = PIN_AF17; Fanout = 96; PIN Node = 'sys_res_n'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_res_n } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.013 ns) + CELL(0.087 ns) 6.241 ns ringbuffer_ent:ringbuffer_inst\|charPointer\[6\]~0 2 COMB LC_X47_Y25_N2 88 " "Info: 2: + IC(5.013 ns) + CELL(0.087 ns) = 6.241 ns; Loc. = LC_X47_Y25_N2; Fanout = 88; COMB Node = 'ringbuffer_ent:ringbuffer_inst\|charPointer\[6\]~0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.100 ns" { sys_res_n ringbuffer_ent:ringbuffer_inst|charPointer[6]~0 } "NODE_NAME" } } { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.163 ns) + CELL(0.332 ns) 8.736 ns ringbuffer_ent:ringbuffer_inst\|ram\[0\]\[25\]\[4\]~0 3 COMB LC_X43_Y21_N2 1 " "Info: 3: + IC(2.163 ns) + CELL(0.332 ns) = 8.736 ns; Loc. = LC_X43_Y21_N2; Fanout = 1; COMB Node = 'ringbuffer_ent:ringbuffer_inst\|ram\[0\]\[25\]\[4\]~0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.495 ns" { ringbuffer_ent:ringbuffer_inst|charPointer[6]~0 ringbuffer_ent:ringbuffer_inst|ram[0][25][4]~0 } "NODE_NAME" } } { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.459 ns) 9.561 ns ringbuffer_ent:ringbuffer_inst\|ram\[0\]\[25\]\[4\]~1 4 COMB LC_X43_Y21_N3 6 " "Info: 4: + IC(0.366 ns) + CELL(0.459 ns) = 9.561 ns; Loc. = LC_X43_Y21_N3; Fanout = 6; COMB Node = 'ringbuffer_ent:ringbuffer_inst\|ram\[0\]\[25\]\[4\]~1'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.825 ns" { ringbuffer_ent:ringbuffer_inst|ram[0][25][4]~0 ringbuffer_ent:ringbuffer_inst|ram[0][25][4]~1 } "NODE_NAME" } } { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.111 ns) + CELL(0.726 ns) 12.398 ns ringbuffer_ent:ringbuffer_inst\|ram\[0\]\[25\]\[4\] 5 REG LC_X34_Y30_N5 1 " "Info: 5: + IC(2.111 ns) + CELL(0.726 ns) = 12.398 ns; Loc. = LC_X34_Y30_N5; Fanout = 1; REG Node = 'ringbuffer_ent:ringbuffer_inst\|ram\[0\]\[25\]\[4\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.837 ns" { ringbuffer_ent:ringbuffer_inst|ram[0][25][4]~1 ringbuffer_ent:ringbuffer_inst|ram[0][25][4] } "NODE_NAME" } } { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.745 ns ( 22.14 % ) " "Info: Total cell delay = 2.745 ns ( 22.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.653 ns ( 77.86 % ) " "Info: Total interconnect delay = 9.653 ns ( 77.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "12.398 ns" { sys_res_n ringbuffer_ent:ringbuffer_inst|charPointer[6]~0 ringbuffer_ent:ringbuffer_inst|ram[0][25][4]~0 ringbuffer_ent:ringbuffer_inst|ram[0][25][4]~1 ringbuffer_ent:ringbuffer_inst|ram[0][25][4] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "12.398 ns" { sys_res_n {} sys_res_n~out0 {} ringbuffer_ent:ringbuffer_inst|charPointer[6]~0 {} ringbuffer_ent:ringbuffer_inst|ram[0][25][4]~0 {} ringbuffer_ent:ringbuffer_inst|ram[0][25][4]~1 {} ringbuffer_ent:ringbuffer_inst|ram[0][25][4] {} } { 0.000ns 0.000ns 5.013ns 2.163ns 0.366ns 2.111ns } { 0.000ns 1.141ns 0.087ns 0.332ns 0.459ns 0.726ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.169 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to destination register is 3.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 1256 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 1256; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.849 ns) + CELL(0.560 ns) 3.169 ns ringbuffer_ent:ringbuffer_inst\|ram\[0\]\[25\]\[4\] 2 REG LC_X34_Y30_N5 1 " "Info: 2: + IC(1.849 ns) + CELL(0.560 ns) = 3.169 ns; Loc. = LC_X34_Y30_N5; Fanout = 1; REG Node = 'ringbuffer_ent:ringbuffer_inst\|ram\[0\]\[25\]\[4\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.409 ns" { sys_clk ringbuffer_ent:ringbuffer_inst|ram[0][25][4] } "NODE_NAME" } } { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 41.65 % ) " "Info: Total cell delay = 1.320 ns ( 41.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.849 ns ( 58.35 % ) " "Info: Total interconnect delay = 1.849 ns ( 58.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.169 ns" { sys_clk ringbuffer_ent:ringbuffer_inst|ram[0][25][4] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.169 ns" { sys_clk {} sys_clk~out0 {} ringbuffer_ent:ringbuffer_inst|ram[0][25][4] {} } { 0.000ns 0.000ns 1.849ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "12.398 ns" { sys_res_n ringbuffer_ent:ringbuffer_inst|charPointer[6]~0 ringbuffer_ent:ringbuffer_inst|ram[0][25][4]~0 ringbuffer_ent:ringbuffer_inst|ram[0][25][4]~1 ringbuffer_ent:ringbuffer_inst|ram[0][25][4] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "12.398 ns" { sys_res_n {} sys_res_n~out0 {} ringbuffer_ent:ringbuffer_inst|charPointer[6]~0 {} ringbuffer_ent:ringbuffer_inst|ram[0][25][4]~0 {} ringbuffer_ent:ringbuffer_inst|ram[0][25][4]~1 {} ringbuffer_ent:ringbuffer_inst|ram[0][25][4] {} } { 0.000ns 0.000ns 5.013ns 2.163ns 0.366ns 2.111ns } { 0.000ns 1.141ns 0.087ns 0.332ns 0.459ns 0.726ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.169 ns" { sys_clk ringbuffer_ent:ringbuffer_inst|ram[0][25][4] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.169 ns" { sys_clk {} sys_clk~out0 {} ringbuffer_ent:ringbuffer_inst|ram[0][25][4] {} } { 0.000ns 0.000ns 1.849ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "sys_clk r\[2\] textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a15~portb_address_reg0 12.576 ns memory " "Info: tco from clock \"sys_clk\" to destination pin \"r\[2\]\" through memory \"textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a15~portb_address_reg0\" is 12.576 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "sys_clk pll:pll_vga_clk\|altpll:altpll_component\|_clk0 -1.086 ns + " "Info: + Offset between input clock \"sys_clk\" and output clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" is -1.086 ns" {  } { { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 source 2.061 ns + Longest memory " "Info: + Longest clock path from clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" to source memory is 2.061 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_vga_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 688 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 688; CLK Node = 'pll:pll_vga_clk\|altpll:altpll_component\|_clk0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll_vga_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.493 ns) + CELL(0.568 ns) 2.061 ns textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a15~portb_address_reg0 2 MEM M4K_X63_Y32 1 " "Info: 2: + IC(1.493 ns) + CELL(0.568 ns) = 2.061 ns; Loc. = M4K_X63_Y32; Fanout = 1; MEM Node = 'textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a15~portb_address_reg0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.061 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_cgm1.tdf" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/final_stratix/db/altsyncram_cgm1.tdf" 532 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.568 ns ( 27.56 % ) " "Info: Total cell delay = 0.568 ns ( 27.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.493 ns ( 72.44 % ) " "Info: Total interconnect delay = 1.493 ns ( 72.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.061 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15~portb_address_reg0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.061 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15~portb_address_reg0 {} } { 0.000ns 1.493ns } { 0.000ns 0.568ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.467 ns + " "Info: + Micro clock to output delay of source is 0.467 ns" {  } { { "db/altsyncram_cgm1.tdf" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/final_stratix/db/altsyncram_cgm1.tdf" 532 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.134 ns + Longest memory pin " "Info: + Longest memory to pin delay is 11.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a15~portb_address_reg0 1 MEM M4K_X63_Y32 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X63_Y32; Fanout = 1; MEM Node = 'textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a15~portb_address_reg0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_cgm1.tdf" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/final_stratix/db/altsyncram_cgm1.tdf" 532 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.496 ns) 3.496 ns textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a15 2 MEM M4K_X63_Y32 2 " "Info: 2: + IC(0.000 ns) + CELL(3.496 ns) = 3.496 ns; Loc. = M4K_X63_Y32; Fanout = 2; MEM Node = 'textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a15'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.496 ns" { textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15~portb_address_reg0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15 } "NODE_NAME" } } { "db/altsyncram_cgm1.tdf" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/final_stratix/db/altsyncram_cgm1.tdf" 532 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(0.087 ns) 5.419 ns textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|Selector33 3 COMB LC_X45_Y35_N0 1 " "Info: 3: + IC(1.836 ns) + CELL(0.087 ns) = 5.419 ns; Loc. = LC_X45_Y35_N0; Fanout = 1; COMB Node = 'textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|Selector33'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.923 ns" { textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector33 } "NODE_NAME" } } { "../src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" 170 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.220 ns) + CELL(2.495 ns) 11.134 ns r\[2\] 4 PIN PIN_T7 0 " "Info: 4: + IC(3.220 ns) + CELL(2.495 ns) = 11.134 ns; Loc. = PIN_T7; Fanout = 0; PIN Node = 'r\[2\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.715 ns" { textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector33 r[2] } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.078 ns ( 54.59 % ) " "Info: Total cell delay = 6.078 ns ( 54.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.056 ns ( 45.41 % ) " "Info: Total interconnect delay = 5.056 ns ( 45.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "11.134 ns" { textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15~portb_address_reg0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector33 r[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "11.134 ns" { textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15~portb_address_reg0 {} textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15 {} textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector33 {} r[2] {} } { 0.000ns 0.000ns 1.836ns 3.220ns } { 0.000ns 3.496ns 0.087ns 2.495ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.061 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15~portb_address_reg0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.061 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15~portb_address_reg0 {} } { 0.000ns 1.493ns } { 0.000ns 0.568ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "11.134 ns" { textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15~portb_address_reg0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector33 r[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "11.134 ns" { textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15~portb_address_reg0 {} textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15 {} textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector33 {} r[2] {} } { 0.000ns 0.000ns 1.836ns 3.220ns } { 0.000ns 3.496ns 0.087ns 2.495ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\] btn_a sys_clk -2.803 ns register " "Info: th for register \"debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\]\" (data pin = \"btn_a\", clock pin = \"sys_clk\") is -2.803 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.198 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 3.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 1256 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 1256; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.878 ns) + CELL(0.560 ns) 3.198 ns debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\] 2 REG LC_X17_Y43_N7 1 " "Info: 2: + IC(1.878 ns) + CELL(0.560 ns) = 3.198 ns; Loc. = LC_X17_Y43_N7; Fanout = 1; REG Node = 'debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.438 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "../src/libs/sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 41.28 % ) " "Info: Total cell delay = 1.320 ns ( 41.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.878 ns ( 58.72 % ) " "Info: Total interconnect delay = 1.878 ns ( 58.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.198 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.198 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 1.878ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "../src/libs/sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.101 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.141 ns) 1.141 ns btn_a 1 PIN PIN_A3 1 " "Info: 1: + IC(0.000 ns) + CELL(1.141 ns) = 1.141 ns; Loc. = PIN_A3; Fanout = 1; PIN Node = 'btn_a'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { btn_a } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.725 ns) + CELL(0.235 ns) 6.101 ns debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\] 2 REG LC_X17_Y43_N7 1 " "Info: 2: + IC(4.725 ns) + CELL(0.235 ns) = 6.101 ns; Loc. = LC_X17_Y43_N7; Fanout = 1; REG Node = 'debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.960 ns" { btn_a debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "../src/libs/sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.376 ns ( 22.55 % ) " "Info: Total cell delay = 1.376 ns ( 22.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.725 ns ( 77.45 % ) " "Info: Total interconnect delay = 4.725 ns ( 77.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.101 ns" { btn_a debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "6.101 ns" { btn_a {} btn_a~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 4.725ns } { 0.000ns 1.141ns 0.235ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.198 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.198 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 1.878ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.101 ns" { btn_a debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "6.101 ns" { btn_a {} btn_a~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 4.725ns } { 0.000ns 1.141ns 0.235ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "150 " "Info: Peak virtual memory: 150 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 22:48:41 2010 " "Info: Processing ended: Thu May 27 22:48:41 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
