

================================================================
== Vitis HLS Report for 'v_csc_core'
================================================================
* Date:           Fri Nov 15 11:03:02 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.33 ns|  3.676 ns|     1.44 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min   |    max    | min |    max   |   Type  |
    +---------+----------+----------+-----------+-----+----------+---------+
    |        1|  16801786|  5.334 ns|  89.621 ms|    1|  16801786|       no|
    +---------+----------+----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                                                |                                     |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |                    Instance                    |                Module               |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348  |v_csc_core_Pipeline_VITIS_LOOP_91_2  |        2|     4101|  10.668 ns|  21.875 us|    2|  4101|       no|
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +-------------------+---------+----------+----------+-----------+-----------+----------+----------+
        |                   |  Latency (cycles)  | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name     |   min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------+---------+----------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_89_1  |        0|  16801785|  4 ~ 4103|          -|          -|  0 ~ 4095|        no|
        +-------------------+---------+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     128|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     9|     280|    1065|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      92|    -|
|Register         |        -|     -|      46|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     9|     326|    1285|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+-----+------+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+-----+------+-----+
    |grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348  |v_csc_core_Pipeline_VITIS_LOOP_91_2  |        0|   9|  280|  1065|    0|
    +------------------------------------------------+-------------------------------------+---------+----+-----+------+-----+
    |Total                                           |                                     |        0|   9|  280|  1065|    0|
    +------------------------------------------------+-------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln89_1_fu_403_p2  |         +|   0|  0|  20|          13|           1|
    |add_ln89_fu_393_p2    |         +|   0|  0|  20|          13|           1|
    |y_7_fu_438_p2         |         +|   0|  0|  20|          13|           1|
    |cmp17_not_fu_426_p2   |      icmp|   0|  0|  23|          16|          16|
    |cmp20_not_fu_432_p2   |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln89_fu_421_p2   |      icmp|   0|  0|  20|          13|          13|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 128|          85|          49|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |HwReg_height_c26_blk_n     |   9|          2|    1|          2|
    |HwReg_width_c20_blk_n      |   9|          2|    1|          2|
    |ap_NS_fsm                  |  20|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |height_blk_n               |   9|          2|    1|          2|
    |stream_csc_write           |   9|          2|    1|          2|
    |stream_in_hresampled_read  |   9|          2|    1|          2|
    |width_blk_n                |   9|          2|    1|          2|
    |y_fu_124                   |   9|          2|   13|         26|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  92|         20|   21|         44|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |add_ln89_1_reg_621                                           |  13|   0|   13|          0|
    |add_ln89_reg_616                                             |  13|   0|   13|          0|
    |ap_CS_fsm                                                    |   3|   0|    3|          0|
    |ap_done_reg                                                  |   1|   0|    1|          0|
    |cmp17_not_reg_629                                            |   1|   0|    1|          0|
    |cmp20_not_reg_634                                            |   1|   0|    1|          0|
    |grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg  |   1|   0|    1|          0|
    |y_fu_124                                                     |  13|   0|   13|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |  46|   0|   46|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+----------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|            v_csc_core|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|            v_csc_core|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|            v_csc_core|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|            v_csc_core|  return value|
|ap_continue                          |   in|    1|  ap_ctrl_hs|            v_csc_core|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|            v_csc_core|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|            v_csc_core|  return value|
|stream_in_hresampled_dout            |   in|   24|     ap_fifo|  stream_in_hresampled|       pointer|
|stream_in_hresampled_num_data_valid  |   in|    5|     ap_fifo|  stream_in_hresampled|       pointer|
|stream_in_hresampled_fifo_cap        |   in|    5|     ap_fifo|  stream_in_hresampled|       pointer|
|stream_in_hresampled_empty_n         |   in|    1|     ap_fifo|  stream_in_hresampled|       pointer|
|stream_in_hresampled_read            |  out|    1|     ap_fifo|  stream_in_hresampled|       pointer|
|height_dout                          |   in|   12|     ap_fifo|                height|       pointer|
|height_num_data_valid                |   in|    2|     ap_fifo|                height|       pointer|
|height_fifo_cap                      |   in|    2|     ap_fifo|                height|       pointer|
|height_empty_n                       |   in|    1|     ap_fifo|                height|       pointer|
|height_read                          |  out|    1|     ap_fifo|                height|       pointer|
|width_dout                           |   in|   12|     ap_fifo|                 width|       pointer|
|width_num_data_valid                 |   in|    2|     ap_fifo|                 width|       pointer|
|width_fifo_cap                       |   in|    2|     ap_fifo|                 width|       pointer|
|width_empty_n                        |   in|    1|     ap_fifo|                 width|       pointer|
|width_read                           |  out|    1|     ap_fifo|                 width|       pointer|
|ColStart_read                        |   in|   16|     ap_none|         ColStart_read|        scalar|
|ColEnd_read                          |   in|   16|     ap_none|           ColEnd_read|        scalar|
|RowStart_read                        |   in|   16|     ap_none|         RowStart_read|        scalar|
|RowEnd_read                          |   in|   16|     ap_none|           RowEnd_read|        scalar|
|K11_read                             |   in|   16|     ap_none|              K11_read|        scalar|
|K12_read                             |   in|   16|     ap_none|              K12_read|        scalar|
|K13_read                             |   in|   16|     ap_none|              K13_read|        scalar|
|K21_read                             |   in|   16|     ap_none|              K21_read|        scalar|
|K22_read                             |   in|   16|     ap_none|              K22_read|        scalar|
|K23_read                             |   in|   16|     ap_none|              K23_read|        scalar|
|K31_read                             |   in|   16|     ap_none|              K31_read|        scalar|
|K32_read                             |   in|   16|     ap_none|              K32_read|        scalar|
|K33_read                             |   in|   16|     ap_none|              K33_read|        scalar|
|ROffset_read                         |   in|   10|     ap_none|          ROffset_read|        scalar|
|GOffset_read                         |   in|   10|     ap_none|          GOffset_read|        scalar|
|BOffset_read                         |   in|   10|     ap_none|          BOffset_read|        scalar|
|ClampMin_read                        |   in|    8|     ap_none|         ClampMin_read|        scalar|
|ClipMax_read                         |   in|    8|     ap_none|          ClipMax_read|        scalar|
|K11_2_read                           |   in|   16|     ap_none|            K11_2_read|        scalar|
|K12_2_read                           |   in|   16|     ap_none|            K12_2_read|        scalar|
|K13_2_read                           |   in|   16|     ap_none|            K13_2_read|        scalar|
|K21_2_read                           |   in|   16|     ap_none|            K21_2_read|        scalar|
|K22_2_read                           |   in|   16|     ap_none|            K22_2_read|        scalar|
|K23_2_read                           |   in|   16|     ap_none|            K23_2_read|        scalar|
|K31_2_read                           |   in|   16|     ap_none|            K31_2_read|        scalar|
|K32_2_read                           |   in|   16|     ap_none|            K32_2_read|        scalar|
|K33_2_read                           |   in|   16|     ap_none|            K33_2_read|        scalar|
|ROffset_2_read                       |   in|   10|     ap_none|        ROffset_2_read|        scalar|
|GOffset_2_read                       |   in|   10|     ap_none|        GOffset_2_read|        scalar|
|BOffset_2_read                       |   in|   10|     ap_none|        BOffset_2_read|        scalar|
|ClampMin_2_read                      |   in|    8|     ap_none|       ClampMin_2_read|        scalar|
|ClipMax_2_read                       |   in|    8|     ap_none|        ClipMax_2_read|        scalar|
|stream_csc_din                       |  out|   24|     ap_fifo|            stream_csc|       pointer|
|stream_csc_num_data_valid            |   in|    5|     ap_fifo|            stream_csc|       pointer|
|stream_csc_fifo_cap                  |   in|    5|     ap_fifo|            stream_csc|       pointer|
|stream_csc_full_n                    |   in|    1|     ap_fifo|            stream_csc|       pointer|
|stream_csc_write                     |  out|    1|     ap_fifo|            stream_csc|       pointer|
|HwReg_width_c20_din                  |  out|   12|     ap_fifo|       HwReg_width_c20|       pointer|
|HwReg_width_c20_num_data_valid       |   in|    2|     ap_fifo|       HwReg_width_c20|       pointer|
|HwReg_width_c20_fifo_cap             |   in|    2|     ap_fifo|       HwReg_width_c20|       pointer|
|HwReg_width_c20_full_n               |   in|    1|     ap_fifo|       HwReg_width_c20|       pointer|
|HwReg_width_c20_write                |  out|    1|     ap_fifo|       HwReg_width_c20|       pointer|
|HwReg_height_c26_din                 |  out|   12|     ap_fifo|      HwReg_height_c26|       pointer|
|HwReg_height_c26_num_data_valid      |   in|    2|     ap_fifo|      HwReg_height_c26|       pointer|
|HwReg_height_c26_fifo_cap            |   in|    2|     ap_fifo|      HwReg_height_c26|       pointer|
|HwReg_height_c26_full_n              |   in|    1|     ap_fifo|      HwReg_height_c26|       pointer|
|HwReg_height_c26_write               |  out|    1|     ap_fifo|      HwReg_height_c26|       pointer|
+-------------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 4 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %height, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.83ns)   --->   "%ClipMax_2_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ClipMax_2_read"   --->   Operation 6 'read' 'ClipMax_2_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%ClampMin_2_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ClampMin_2_read"   --->   Operation 7 'read' 'ClampMin_2_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (1.83ns)   --->   "%BOffset_2_read_2 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %BOffset_2_read"   --->   Operation 8 'read' 'BOffset_2_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (1.83ns)   --->   "%GOffset_2_read_2 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %GOffset_2_read"   --->   Operation 9 'read' 'GOffset_2_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%ROffset_2_read31 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %ROffset_2_read"   --->   Operation 10 'read' 'ROffset_2_read31' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (1.83ns)   --->   "%K33_2_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K33_2_read"   --->   Operation 11 'read' 'K33_2_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.83ns)   --->   "%K32_2_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K32_2_read"   --->   Operation 12 'read' 'K32_2_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (1.83ns)   --->   "%K31_2_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K31_2_read"   --->   Operation 13 'read' 'K31_2_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (1.83ns)   --->   "%K23_2_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K23_2_read"   --->   Operation 14 'read' 'K23_2_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (1.83ns)   --->   "%K22_2_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K22_2_read"   --->   Operation 15 'read' 'K22_2_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (1.83ns)   --->   "%K21_2_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K21_2_read"   --->   Operation 16 'read' 'K21_2_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (1.83ns)   --->   "%K13_2_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K13_2_read"   --->   Operation 17 'read' 'K13_2_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (1.83ns)   --->   "%K12_2_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K12_2_read"   --->   Operation 18 'read' 'K12_2_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (1.83ns)   --->   "%K11_2_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K11_2_read"   --->   Operation 19 'read' 'K11_2_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (1.83ns)   --->   "%ClipMax_read21 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ClipMax_read"   --->   Operation 20 'read' 'ClipMax_read21' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (1.83ns)   --->   "%ClampMin_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ClampMin_read"   --->   Operation 21 'read' 'ClampMin_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (1.83ns)   --->   "%BOffset_read_2 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %BOffset_read"   --->   Operation 22 'read' 'BOffset_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 23 [1/1] (1.83ns)   --->   "%GOffset_read_2 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %GOffset_read"   --->   Operation 23 'read' 'GOffset_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 24 [1/1] (1.83ns)   --->   "%ROffset_read_2 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %ROffset_read"   --->   Operation 24 'read' 'ROffset_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 25 [1/1] (1.83ns)   --->   "%K33_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K33_read"   --->   Operation 25 'read' 'K33_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 26 [1/1] (1.83ns)   --->   "%K32_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K32_read"   --->   Operation 26 'read' 'K32_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 27 [1/1] (1.83ns)   --->   "%K31_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K31_read"   --->   Operation 27 'read' 'K31_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 28 [1/1] (1.83ns)   --->   "%K23_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K23_read"   --->   Operation 28 'read' 'K23_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 29 [1/1] (1.83ns)   --->   "%K22_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K22_read"   --->   Operation 29 'read' 'K22_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 30 [1/1] (1.83ns)   --->   "%K21_read11 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K21_read"   --->   Operation 30 'read' 'K21_read11' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 31 [1/1] (1.83ns)   --->   "%K13_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K13_read"   --->   Operation 31 'read' 'K13_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 32 [1/1] (1.83ns)   --->   "%K12_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K12_read"   --->   Operation 32 'read' 'K12_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 33 [1/1] (1.83ns)   --->   "%K11_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K11_read"   --->   Operation 33 'read' 'K11_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 34 [1/1] (1.83ns)   --->   "%RowEnd_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %RowEnd_read"   --->   Operation 34 'read' 'RowEnd_read_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 35 [1/1] (1.83ns)   --->   "%RowStart_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %RowStart_read"   --->   Operation 35 'read' 'RowStart_read_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 36 [1/1] (1.83ns)   --->   "%ColEnd_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ColEnd_read"   --->   Operation 36 'read' 'ColEnd_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 37 [1/1] (1.83ns)   --->   "%ColStart_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ColStart_read"   --->   Operation 37 'read' 'ColStart_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 38 [1/1] (1.83ns)   --->   "%height_read = read i12 @_ssdm_op_Read.ap_fifo.i12P0A, i12 %height"   --->   Operation 38 'read' 'height_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_height_c26, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %HwReg_height_c26, i12 %height_read"   --->   Operation 40 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.83ns)   --->   "%loopWidth = read i12 @_ssdm_op_Read.ap_fifo.i12P0A, i12 %width"   --->   Operation 42 'read' 'loopWidth' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_width_c20, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %HwReg_width_c20, i12 %loopWidth"   --->   Operation 44 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_csc, void @empty_18, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in_hresampled, void @empty_18, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%loopWidth_cast = zext i12 %loopWidth"   --->   Operation 47 'zext' 'loopWidth_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.80ns)   --->   "%add_ln89 = add i13 %loopWidth_cast, i13 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 48 'add' 'add_ln89' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%height_load_cast = zext i12 %height_read"   --->   Operation 49 'zext' 'height_load_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.80ns)   --->   "%add_ln89_1 = add i13 %height_load_cast, i13 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 50 'add' 'add_ln89_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln89 = store i13 1, i13 %y" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 51 'store' 'store_ln89' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln89 = br void %VITIS_LOOP_91_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 52 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.28>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%y_6 = load i13 %y" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 53 'load' 'y_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i13 %y_6" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 54 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4095, i64 0"   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.82ns)   --->   "%icmp_ln89 = icmp_eq  i13 %y_6, i13 %add_ln89_1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 56 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %VITIS_LOOP_91_2.split, void %for.end203.loopexit" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 57 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.85ns)   --->   "%cmp17_not = icmp_ult  i16 %zext_ln89, i16 %RowStart_read_1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 58 'icmp' 'cmp17_not' <Predicate = (!icmp_ln89)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.85ns)   --->   "%cmp20_not = icmp_ugt  i16 %zext_ln89, i16 %RowEnd_read_1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 59 'icmp' 'cmp20_not' <Predicate = (!icmp_ln89)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 60 'wait' 'empty' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (1.42ns)   --->   "%call_ln89 = call void @v_csc_core_Pipeline_VITIS_LOOP_91_2, i13 %add_ln89, i24 %stream_in_hresampled, i16 %ColStart_read_2, i16 %ColEnd_read_2, i1 %cmp20_not, i1 %cmp17_not, i16 %K11_read_2, i16 %K11_2_read_2, i16 %K12_read_2, i16 %K12_2_read_2, i16 %K13_read_2, i16 %K13_2_read_2, i16 %K21_read11, i16 %K21_2_read_2, i16 %K22_read_2, i16 %K22_2_read_2, i16 %K23_read_2, i16 %K23_2_read_2, i16 %K31_read_2, i16 %K31_2_read_2, i16 %K32_read_2, i16 %K32_2_read_2, i16 %K33_read_2, i16 %K33_2_read_2, i8 %ClipMax_read21, i8 %ClipMax_2_read_2, i8 %ClampMin_read_2, i8 %ClampMin_2_read_2, i10 %BOffset_read_2, i10 %BOffset_2_read_2, i10 %GOffset_read_2, i10 %GOffset_2_read_2, i10 %ROffset_read_2, i10 %ROffset_2_read31, i24 %stream_csc" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 61 'call' 'call_ln89' <Predicate = (!icmp_ln89)> <Delay = 1.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 62 [1/1] (0.82ns)   --->   "%y_7 = add i13 %y_6, i13 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 62 'add' 'y_7' <Predicate = (!icmp_ln89)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln89 = store i13 %y_7, i13 %y" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 63 'store' 'store_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.42>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln163 = ret" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:163]   --->   Operation 64 'ret' 'ret_ln163' <Predicate = (icmp_ln89)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 65 'specloopname' 'specloopname_ln89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln89 = call void @v_csc_core_Pipeline_VITIS_LOOP_91_2, i13 %add_ln89, i24 %stream_in_hresampled, i16 %ColStart_read_2, i16 %ColEnd_read_2, i1 %cmp20_not, i1 %cmp17_not, i16 %K11_read_2, i16 %K11_2_read_2, i16 %K12_read_2, i16 %K12_2_read_2, i16 %K13_read_2, i16 %K13_2_read_2, i16 %K21_read11, i16 %K21_2_read_2, i16 %K22_read_2, i16 %K22_2_read_2, i16 %K23_read_2, i16 %K23_2_read_2, i16 %K31_read_2, i16 %K31_2_read_2, i16 %K32_read_2, i16 %K32_2_read_2, i16 %K33_read_2, i16 %K33_2_read_2, i8 %ClipMax_read21, i8 %ClipMax_2_read_2, i8 %ClampMin_read_2, i8 %ClampMin_2_read_2, i10 %BOffset_read_2, i10 %BOffset_2_read_2, i10 %GOffset_read_2, i10 %GOffset_2_read_2, i10 %ROffset_read_2, i10 %ROffset_2_read31, i24 %stream_csc" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 66 'call' 'call_ln89' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln89 = br void %VITIS_LOOP_91_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 67 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_in_hresampled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ColStart_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ColEnd_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RowStart_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RowEnd_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K11_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K12_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K13_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K21_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K22_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K23_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K31_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K32_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K33_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ROffset_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GOffset_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ BOffset_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClampMin_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClipMax_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K11_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K12_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K13_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K21_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K22_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K23_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K31_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K32_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K33_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ROffset_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GOffset_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ BOffset_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClampMin_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClipMax_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_csc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_width_c20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_height_c26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                     (alloca           ) [ 0111]
specinterface_ln0     (specinterface    ) [ 0000]
ClipMax_2_read_2      (read             ) [ 0011]
ClampMin_2_read_2     (read             ) [ 0011]
BOffset_2_read_2      (read             ) [ 0011]
GOffset_2_read_2      (read             ) [ 0011]
ROffset_2_read31      (read             ) [ 0011]
K33_2_read_2          (read             ) [ 0011]
K32_2_read_2          (read             ) [ 0011]
K31_2_read_2          (read             ) [ 0011]
K23_2_read_2          (read             ) [ 0011]
K22_2_read_2          (read             ) [ 0011]
K21_2_read_2          (read             ) [ 0011]
K13_2_read_2          (read             ) [ 0011]
K12_2_read_2          (read             ) [ 0011]
K11_2_read_2          (read             ) [ 0011]
ClipMax_read21        (read             ) [ 0011]
ClampMin_read_2       (read             ) [ 0011]
BOffset_read_2        (read             ) [ 0011]
GOffset_read_2        (read             ) [ 0011]
ROffset_read_2        (read             ) [ 0011]
K33_read_2            (read             ) [ 0011]
K32_read_2            (read             ) [ 0011]
K31_read_2            (read             ) [ 0011]
K23_read_2            (read             ) [ 0011]
K22_read_2            (read             ) [ 0011]
K21_read11            (read             ) [ 0011]
K13_read_2            (read             ) [ 0011]
K12_read_2            (read             ) [ 0011]
K11_read_2            (read             ) [ 0011]
RowEnd_read_1         (read             ) [ 0011]
RowStart_read_1       (read             ) [ 0011]
ColEnd_read_2         (read             ) [ 0011]
ColStart_read_2       (read             ) [ 0011]
height_read           (read             ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
write_ln0             (write            ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
loopWidth             (read             ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
write_ln0             (write            ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
loopWidth_cast        (zext             ) [ 0000]
add_ln89              (add              ) [ 0011]
height_load_cast      (zext             ) [ 0000]
add_ln89_1            (add              ) [ 0011]
store_ln89            (store            ) [ 0000]
br_ln89               (br               ) [ 0000]
y_6                   (load             ) [ 0000]
zext_ln89             (zext             ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
icmp_ln89             (icmp             ) [ 0011]
br_ln89               (br               ) [ 0000]
cmp17_not             (icmp             ) [ 0001]
cmp20_not             (icmp             ) [ 0001]
empty                 (wait             ) [ 0000]
y_7                   (add              ) [ 0000]
store_ln89            (store            ) [ 0000]
ret_ln163             (ret              ) [ 0000]
specloopname_ln89     (specloopname     ) [ 0000]
call_ln89             (call             ) [ 0000]
br_ln89               (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_hresampled">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_hresampled"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ColStart_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ColStart_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ColEnd_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ColEnd_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="RowStart_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RowStart_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="RowEnd_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RowEnd_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="K11_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K11_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="K12_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K12_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="K13_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K13_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="K21_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K21_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="K22_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K22_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="K23_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K23_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="K31_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K31_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="K32_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K32_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="K33_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K33_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ROffset_read">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROffset_read"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="GOffset_read">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GOffset_read"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="BOffset_read">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BOffset_read"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="ClampMin_read">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClampMin_read"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="ClipMax_read">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClipMax_read"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="K11_2_read">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K11_2_read"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="K12_2_read">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K12_2_read"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="K13_2_read">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K13_2_read"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="K21_2_read">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K21_2_read"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="K22_2_read">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K22_2_read"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="K23_2_read">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K23_2_read"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="K31_2_read">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K31_2_read"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="K32_2_read">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K32_2_read"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="K33_2_read">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K33_2_read"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="ROffset_2_read">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROffset_2_read"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="GOffset_2_read">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GOffset_2_read"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="BOffset_2_read">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BOffset_2_read"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="ClampMin_2_read">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClampMin_2_read"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="ClipMax_2_read">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClipMax_2_read"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="stream_csc">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_csc"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="HwReg_width_c20">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_width_c20"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="HwReg_height_c26">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_height_c26"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_csc_core_Pipeline_VITIS_LOOP_91_2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="y_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="ClipMax_2_read_2_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ClipMax_2_read_2/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="ClampMin_2_read_2_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ClampMin_2_read_2/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="BOffset_2_read_2_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="0"/>
<pin id="142" dir="0" index="1" bw="10" slack="0"/>
<pin id="143" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="BOffset_2_read_2/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="GOffset_2_read_2_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="0"/>
<pin id="148" dir="0" index="1" bw="10" slack="0"/>
<pin id="149" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="GOffset_2_read_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="ROffset_2_read31_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="0"/>
<pin id="154" dir="0" index="1" bw="10" slack="0"/>
<pin id="155" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ROffset_2_read31/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="K33_2_read_2_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K33_2_read_2/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="K32_2_read_2_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K32_2_read_2/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="K31_2_read_2_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K31_2_read_2/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="K23_2_read_2_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K23_2_read_2/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="K22_2_read_2_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K22_2_read_2/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="K21_2_read_2_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K21_2_read_2/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="K13_2_read_2_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K13_2_read_2/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="K12_2_read_2_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K12_2_read_2/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="K11_2_read_2_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K11_2_read_2/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="ClipMax_read21_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ClipMax_read21/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="ClampMin_read_2_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ClampMin_read_2/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="BOffset_read_2_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="0"/>
<pin id="226" dir="0" index="1" bw="10" slack="0"/>
<pin id="227" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="BOffset_read_2/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="GOffset_read_2_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="0" index="1" bw="10" slack="0"/>
<pin id="233" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="GOffset_read_2/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="ROffset_read_2_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="0" index="1" bw="10" slack="0"/>
<pin id="239" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ROffset_read_2/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="K33_read_2_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="16" slack="0"/>
<pin id="245" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K33_read_2/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="K32_read_2_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K32_read_2/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="K31_read_2_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K31_read_2/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="K23_read_2_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="0"/>
<pin id="263" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K23_read_2/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="K22_read_2_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="16" slack="0"/>
<pin id="269" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K22_read_2/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="K21_read11_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K21_read11/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="K13_read_2_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K13_read_2/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="K12_read_2_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K12_read_2/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="K11_read_2_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K11_read_2/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="RowEnd_read_1_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RowEnd_read_1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="RowStart_read_1_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="0"/>
<pin id="305" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RowStart_read_1/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="ColEnd_read_2_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="0"/>
<pin id="311" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ColEnd_read_2/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="ColStart_read_2_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="0"/>
<pin id="317" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ColStart_read_2/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="height_read_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="12" slack="0"/>
<pin id="322" dir="0" index="1" bw="12" slack="0"/>
<pin id="323" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="write_ln0_write_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="0" slack="0"/>
<pin id="328" dir="0" index="1" bw="12" slack="0"/>
<pin id="329" dir="0" index="2" bw="12" slack="0"/>
<pin id="330" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="loopWidth_read_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="12" slack="0"/>
<pin id="336" dir="0" index="1" bw="12" slack="0"/>
<pin id="337" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="write_ln0_write_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="0" slack="0"/>
<pin id="342" dir="0" index="1" bw="12" slack="0"/>
<pin id="343" dir="0" index="2" bw="12" slack="0"/>
<pin id="344" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="0" slack="0"/>
<pin id="350" dir="0" index="1" bw="13" slack="1"/>
<pin id="351" dir="0" index="2" bw="24" slack="0"/>
<pin id="352" dir="0" index="3" bw="16" slack="1"/>
<pin id="353" dir="0" index="4" bw="16" slack="1"/>
<pin id="354" dir="0" index="5" bw="1" slack="0"/>
<pin id="355" dir="0" index="6" bw="1" slack="0"/>
<pin id="356" dir="0" index="7" bw="16" slack="1"/>
<pin id="357" dir="0" index="8" bw="16" slack="1"/>
<pin id="358" dir="0" index="9" bw="16" slack="1"/>
<pin id="359" dir="0" index="10" bw="16" slack="1"/>
<pin id="360" dir="0" index="11" bw="16" slack="1"/>
<pin id="361" dir="0" index="12" bw="16" slack="1"/>
<pin id="362" dir="0" index="13" bw="16" slack="1"/>
<pin id="363" dir="0" index="14" bw="16" slack="1"/>
<pin id="364" dir="0" index="15" bw="16" slack="1"/>
<pin id="365" dir="0" index="16" bw="16" slack="1"/>
<pin id="366" dir="0" index="17" bw="16" slack="1"/>
<pin id="367" dir="0" index="18" bw="16" slack="1"/>
<pin id="368" dir="0" index="19" bw="16" slack="1"/>
<pin id="369" dir="0" index="20" bw="16" slack="1"/>
<pin id="370" dir="0" index="21" bw="16" slack="1"/>
<pin id="371" dir="0" index="22" bw="16" slack="1"/>
<pin id="372" dir="0" index="23" bw="16" slack="1"/>
<pin id="373" dir="0" index="24" bw="16" slack="1"/>
<pin id="374" dir="0" index="25" bw="8" slack="1"/>
<pin id="375" dir="0" index="26" bw="8" slack="1"/>
<pin id="376" dir="0" index="27" bw="8" slack="1"/>
<pin id="377" dir="0" index="28" bw="8" slack="1"/>
<pin id="378" dir="0" index="29" bw="10" slack="1"/>
<pin id="379" dir="0" index="30" bw="10" slack="1"/>
<pin id="380" dir="0" index="31" bw="10" slack="1"/>
<pin id="381" dir="0" index="32" bw="10" slack="1"/>
<pin id="382" dir="0" index="33" bw="10" slack="1"/>
<pin id="383" dir="0" index="34" bw="10" slack="1"/>
<pin id="384" dir="0" index="35" bw="24" slack="0"/>
<pin id="385" dir="1" index="36" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln89/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="loopWidth_cast_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="12" slack="0"/>
<pin id="391" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loopWidth_cast/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln89_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="12" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="height_load_cast_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="12" slack="0"/>
<pin id="401" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="height_load_cast/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln89_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="12" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_1/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="store_ln89_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="13" slack="0"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="y_6_load_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="13" slack="1"/>
<pin id="416" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_6/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln89_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="13" slack="0"/>
<pin id="419" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="icmp_ln89_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="13" slack="0"/>
<pin id="423" dir="0" index="1" bw="13" slack="1"/>
<pin id="424" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="cmp17_not_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="0" index="1" bw="16" slack="1"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_not/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="cmp20_not_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="0"/>
<pin id="434" dir="0" index="1" bw="16" slack="1"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp20_not/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="y_7_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="13" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_7/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln89_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="13" slack="0"/>
<pin id="446" dir="0" index="1" bw="13" slack="1"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/2 "/>
</bind>
</comp>

<comp id="449" class="1005" name="y_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="13" slack="0"/>
<pin id="451" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="456" class="1005" name="ClipMax_2_read_2_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="1"/>
<pin id="458" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ClipMax_2_read_2 "/>
</bind>
</comp>

<comp id="461" class="1005" name="ClampMin_2_read_2_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="1"/>
<pin id="463" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ClampMin_2_read_2 "/>
</bind>
</comp>

<comp id="466" class="1005" name="BOffset_2_read_2_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="10" slack="1"/>
<pin id="468" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="BOffset_2_read_2 "/>
</bind>
</comp>

<comp id="471" class="1005" name="GOffset_2_read_2_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="10" slack="1"/>
<pin id="473" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="GOffset_2_read_2 "/>
</bind>
</comp>

<comp id="476" class="1005" name="ROffset_2_read31_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="10" slack="1"/>
<pin id="478" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ROffset_2_read31 "/>
</bind>
</comp>

<comp id="481" class="1005" name="K33_2_read_2_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="1"/>
<pin id="483" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="K33_2_read_2 "/>
</bind>
</comp>

<comp id="486" class="1005" name="K32_2_read_2_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="1"/>
<pin id="488" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="K32_2_read_2 "/>
</bind>
</comp>

<comp id="491" class="1005" name="K31_2_read_2_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="16" slack="1"/>
<pin id="493" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="K31_2_read_2 "/>
</bind>
</comp>

<comp id="496" class="1005" name="K23_2_read_2_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="1"/>
<pin id="498" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="K23_2_read_2 "/>
</bind>
</comp>

<comp id="501" class="1005" name="K22_2_read_2_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="1"/>
<pin id="503" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="K22_2_read_2 "/>
</bind>
</comp>

<comp id="506" class="1005" name="K21_2_read_2_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="1"/>
<pin id="508" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="K21_2_read_2 "/>
</bind>
</comp>

<comp id="511" class="1005" name="K13_2_read_2_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="16" slack="1"/>
<pin id="513" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="K13_2_read_2 "/>
</bind>
</comp>

<comp id="516" class="1005" name="K12_2_read_2_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="1"/>
<pin id="518" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="K12_2_read_2 "/>
</bind>
</comp>

<comp id="521" class="1005" name="K11_2_read_2_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="16" slack="1"/>
<pin id="523" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="K11_2_read_2 "/>
</bind>
</comp>

<comp id="526" class="1005" name="ClipMax_read21_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="1"/>
<pin id="528" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ClipMax_read21 "/>
</bind>
</comp>

<comp id="531" class="1005" name="ClampMin_read_2_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="1"/>
<pin id="533" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ClampMin_read_2 "/>
</bind>
</comp>

<comp id="536" class="1005" name="BOffset_read_2_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="10" slack="1"/>
<pin id="538" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="BOffset_read_2 "/>
</bind>
</comp>

<comp id="541" class="1005" name="GOffset_read_2_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="10" slack="1"/>
<pin id="543" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="GOffset_read_2 "/>
</bind>
</comp>

<comp id="546" class="1005" name="ROffset_read_2_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="10" slack="1"/>
<pin id="548" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ROffset_read_2 "/>
</bind>
</comp>

<comp id="551" class="1005" name="K33_read_2_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="16" slack="1"/>
<pin id="553" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="K33_read_2 "/>
</bind>
</comp>

<comp id="556" class="1005" name="K32_read_2_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="1"/>
<pin id="558" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="K32_read_2 "/>
</bind>
</comp>

<comp id="561" class="1005" name="K31_read_2_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="1"/>
<pin id="563" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="K31_read_2 "/>
</bind>
</comp>

<comp id="566" class="1005" name="K23_read_2_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="1"/>
<pin id="568" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="K23_read_2 "/>
</bind>
</comp>

<comp id="571" class="1005" name="K22_read_2_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="1"/>
<pin id="573" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="K22_read_2 "/>
</bind>
</comp>

<comp id="576" class="1005" name="K21_read11_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="1"/>
<pin id="578" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="K21_read11 "/>
</bind>
</comp>

<comp id="581" class="1005" name="K13_read_2_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="1"/>
<pin id="583" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="K13_read_2 "/>
</bind>
</comp>

<comp id="586" class="1005" name="K12_read_2_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="16" slack="1"/>
<pin id="588" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="K12_read_2 "/>
</bind>
</comp>

<comp id="591" class="1005" name="K11_read_2_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="16" slack="1"/>
<pin id="593" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="K11_read_2 "/>
</bind>
</comp>

<comp id="596" class="1005" name="RowEnd_read_1_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="16" slack="1"/>
<pin id="598" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="RowEnd_read_1 "/>
</bind>
</comp>

<comp id="601" class="1005" name="RowStart_read_1_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="16" slack="1"/>
<pin id="603" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="RowStart_read_1 "/>
</bind>
</comp>

<comp id="606" class="1005" name="ColEnd_read_2_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="16" slack="1"/>
<pin id="608" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ColEnd_read_2 "/>
</bind>
</comp>

<comp id="611" class="1005" name="ColStart_read_2_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="16" slack="1"/>
<pin id="613" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ColStart_read_2 "/>
</bind>
</comp>

<comp id="616" class="1005" name="add_ln89_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="13" slack="1"/>
<pin id="618" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln89 "/>
</bind>
</comp>

<comp id="621" class="1005" name="add_ln89_1_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="13" slack="1"/>
<pin id="623" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln89_1 "/>
</bind>
</comp>

<comp id="629" class="1005" name="cmp17_not_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp17_not "/>
</bind>
</comp>

<comp id="634" class="1005" name="cmp20_not_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="1"/>
<pin id="636" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp20_not "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="76" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="94" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="68" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="94" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="66" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="96" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="64" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="96" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="62" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="96" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="60" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="98" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="58" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="98" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="56" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="98" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="54" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="98" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="52" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="98" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="50" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="98" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="48" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="98" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="46" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="98" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="44" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="98" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="42" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="94" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="94" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="38" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="96" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="96" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="96" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="98" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="98" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="28" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="98" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="26" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="98" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="24" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="98" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="22" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="98" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="20" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="98" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="18" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="98" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="16" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="98" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="14" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="98" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="12" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="98" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="10" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="98" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="8" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="98" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="6" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="100" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="2" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="102" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="74" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="320" pin="2"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="100" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="4" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="102" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="72" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="334" pin="2"/><net_sink comp="340" pin=2"/></net>

<net id="386"><net_src comp="118" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="387"><net_src comp="0" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="388"><net_src comp="70" pin="0"/><net_sink comp="348" pin=35"/></net>

<net id="392"><net_src comp="334" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="108" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="320" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="108" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="108" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="420"><net_src comp="414" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="414" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="417" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="426" pin="2"/><net_sink comp="348" pin=6"/></net>

<net id="436"><net_src comp="417" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="432" pin="2"/><net_sink comp="348" pin=5"/></net>

<net id="442"><net_src comp="414" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="108" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="124" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="455"><net_src comp="449" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="459"><net_src comp="128" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="348" pin=26"/></net>

<net id="464"><net_src comp="134" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="348" pin=28"/></net>

<net id="469"><net_src comp="140" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="348" pin=30"/></net>

<net id="474"><net_src comp="146" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="348" pin=32"/></net>

<net id="479"><net_src comp="152" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="348" pin=34"/></net>

<net id="484"><net_src comp="158" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="348" pin=24"/></net>

<net id="489"><net_src comp="164" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="348" pin=22"/></net>

<net id="494"><net_src comp="170" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="348" pin=20"/></net>

<net id="499"><net_src comp="176" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="348" pin=18"/></net>

<net id="504"><net_src comp="182" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="348" pin=16"/></net>

<net id="509"><net_src comp="188" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="348" pin=14"/></net>

<net id="514"><net_src comp="194" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="348" pin=12"/></net>

<net id="519"><net_src comp="200" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="348" pin=10"/></net>

<net id="524"><net_src comp="206" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="348" pin=8"/></net>

<net id="529"><net_src comp="212" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="348" pin=25"/></net>

<net id="534"><net_src comp="218" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="348" pin=27"/></net>

<net id="539"><net_src comp="224" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="348" pin=29"/></net>

<net id="544"><net_src comp="230" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="348" pin=31"/></net>

<net id="549"><net_src comp="236" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="348" pin=33"/></net>

<net id="554"><net_src comp="242" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="348" pin=23"/></net>

<net id="559"><net_src comp="248" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="348" pin=21"/></net>

<net id="564"><net_src comp="254" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="348" pin=19"/></net>

<net id="569"><net_src comp="260" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="348" pin=17"/></net>

<net id="574"><net_src comp="266" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="348" pin=15"/></net>

<net id="579"><net_src comp="272" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="348" pin=13"/></net>

<net id="584"><net_src comp="278" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="348" pin=11"/></net>

<net id="589"><net_src comp="284" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="348" pin=9"/></net>

<net id="594"><net_src comp="290" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="348" pin=7"/></net>

<net id="599"><net_src comp="296" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="604"><net_src comp="302" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="609"><net_src comp="308" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="348" pin=4"/></net>

<net id="614"><net_src comp="314" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="348" pin=3"/></net>

<net id="619"><net_src comp="393" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="624"><net_src comp="403" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="632"><net_src comp="426" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="348" pin=6"/></net>

<net id="637"><net_src comp="432" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="348" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_csc | {2 3 }
	Port: HwReg_width_c20 | {1 }
	Port: HwReg_height_c26 | {1 }
 - Input state : 
	Port: v_csc_core : stream_in_hresampled | {2 3 }
	Port: v_csc_core : height | {1 }
	Port: v_csc_core : width | {1 }
	Port: v_csc_core : ColStart_read | {1 }
	Port: v_csc_core : ColEnd_read | {1 }
	Port: v_csc_core : RowStart_read | {1 }
	Port: v_csc_core : RowEnd_read | {1 }
	Port: v_csc_core : K11_read | {1 }
	Port: v_csc_core : K12_read | {1 }
	Port: v_csc_core : K13_read | {1 }
	Port: v_csc_core : K21_read | {1 }
	Port: v_csc_core : K22_read | {1 }
	Port: v_csc_core : K23_read | {1 }
	Port: v_csc_core : K31_read | {1 }
	Port: v_csc_core : K32_read | {1 }
	Port: v_csc_core : K33_read | {1 }
	Port: v_csc_core : ROffset_read | {1 }
	Port: v_csc_core : GOffset_read | {1 }
	Port: v_csc_core : BOffset_read | {1 }
	Port: v_csc_core : ClampMin_read | {1 }
	Port: v_csc_core : ClipMax_read | {1 }
	Port: v_csc_core : K11_2_read | {1 }
	Port: v_csc_core : K12_2_read | {1 }
	Port: v_csc_core : K13_2_read | {1 }
	Port: v_csc_core : K21_2_read | {1 }
	Port: v_csc_core : K22_2_read | {1 }
	Port: v_csc_core : K23_2_read | {1 }
	Port: v_csc_core : K31_2_read | {1 }
	Port: v_csc_core : K32_2_read | {1 }
	Port: v_csc_core : K33_2_read | {1 }
	Port: v_csc_core : ROffset_2_read | {1 }
	Port: v_csc_core : GOffset_2_read | {1 }
	Port: v_csc_core : BOffset_2_read | {1 }
	Port: v_csc_core : ClampMin_2_read | {1 }
	Port: v_csc_core : ClipMax_2_read | {1 }
  - Chain level:
	State 1
		add_ln89 : 1
		add_ln89_1 : 1
		store_ln89 : 1
	State 2
		zext_ln89 : 1
		icmp_ln89 : 1
		br_ln89 : 2
		cmp17_not : 2
		cmp20_not : 2
		call_ln89 : 3
		y_7 : 1
		store_ln89 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348 |    9    |  2.709  |   741   |   972   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                icmp_ln89_fu_421                |    0    |    0    |    0    |    20   |
|   icmp   |                cmp17_not_fu_426                |    0    |    0    |    0    |    23   |
|          |                cmp20_not_fu_432                |    0    |    0    |    0    |    23   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                 add_ln89_fu_393                |    0    |    0    |    0    |    19   |
|    add   |                add_ln89_1_fu_403               |    0    |    0    |    0    |    19   |
|          |                   y_7_fu_438                   |    0    |    0    |    0    |    20   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |          ClipMax_2_read_2_read_fu_128          |    0    |    0    |    0    |    0    |
|          |          ClampMin_2_read_2_read_fu_134         |    0    |    0    |    0    |    0    |
|          |          BOffset_2_read_2_read_fu_140          |    0    |    0    |    0    |    0    |
|          |          GOffset_2_read_2_read_fu_146          |    0    |    0    |    0    |    0    |
|          |          ROffset_2_read31_read_fu_152          |    0    |    0    |    0    |    0    |
|          |            K33_2_read_2_read_fu_158            |    0    |    0    |    0    |    0    |
|          |            K32_2_read_2_read_fu_164            |    0    |    0    |    0    |    0    |
|          |            K31_2_read_2_read_fu_170            |    0    |    0    |    0    |    0    |
|          |            K23_2_read_2_read_fu_176            |    0    |    0    |    0    |    0    |
|          |            K22_2_read_2_read_fu_182            |    0    |    0    |    0    |    0    |
|          |            K21_2_read_2_read_fu_188            |    0    |    0    |    0    |    0    |
|          |            K13_2_read_2_read_fu_194            |    0    |    0    |    0    |    0    |
|          |            K12_2_read_2_read_fu_200            |    0    |    0    |    0    |    0    |
|          |            K11_2_read_2_read_fu_206            |    0    |    0    |    0    |    0    |
|          |           ClipMax_read21_read_fu_212           |    0    |    0    |    0    |    0    |
|          |           ClampMin_read_2_read_fu_218          |    0    |    0    |    0    |    0    |
|   read   |           BOffset_read_2_read_fu_224           |    0    |    0    |    0    |    0    |
|          |           GOffset_read_2_read_fu_230           |    0    |    0    |    0    |    0    |
|          |           ROffset_read_2_read_fu_236           |    0    |    0    |    0    |    0    |
|          |             K33_read_2_read_fu_242             |    0    |    0    |    0    |    0    |
|          |             K32_read_2_read_fu_248             |    0    |    0    |    0    |    0    |
|          |             K31_read_2_read_fu_254             |    0    |    0    |    0    |    0    |
|          |             K23_read_2_read_fu_260             |    0    |    0    |    0    |    0    |
|          |             K22_read_2_read_fu_266             |    0    |    0    |    0    |    0    |
|          |             K21_read11_read_fu_272             |    0    |    0    |    0    |    0    |
|          |             K13_read_2_read_fu_278             |    0    |    0    |    0    |    0    |
|          |             K12_read_2_read_fu_284             |    0    |    0    |    0    |    0    |
|          |             K11_read_2_read_fu_290             |    0    |    0    |    0    |    0    |
|          |            RowEnd_read_1_read_fu_296           |    0    |    0    |    0    |    0    |
|          |           RowStart_read_1_read_fu_302          |    0    |    0    |    0    |    0    |
|          |            ColEnd_read_2_read_fu_308           |    0    |    0    |    0    |    0    |
|          |           ColStart_read_2_read_fu_314          |    0    |    0    |    0    |    0    |
|          |             height_read_read_fu_320            |    0    |    0    |    0    |    0    |
|          |              loopWidth_read_fu_334             |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   write  |             write_ln0_write_fu_326             |    0    |    0    |    0    |    0    |
|          |             write_ln0_write_fu_340             |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |              loopWidth_cast_fu_389             |    0    |    0    |    0    |    0    |
|   zext   |             height_load_cast_fu_399            |    0    |    0    |    0    |    0    |
|          |                zext_ln89_fu_417                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                |    9    |  2.709  |   741   |   1096  |
|----------|------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| BOffset_2_read_2_reg_466|   10   |
|  BOffset_read_2_reg_536 |   10   |
|ClampMin_2_read_2_reg_461|    8   |
| ClampMin_read_2_reg_531 |    8   |
| ClipMax_2_read_2_reg_456|    8   |
|  ClipMax_read21_reg_526 |    8   |
|  ColEnd_read_2_reg_606  |   16   |
| ColStart_read_2_reg_611 |   16   |
| GOffset_2_read_2_reg_471|   10   |
|  GOffset_read_2_reg_541 |   10   |
|   K11_2_read_2_reg_521  |   16   |
|    K11_read_2_reg_591   |   16   |
|   K12_2_read_2_reg_516  |   16   |
|    K12_read_2_reg_586   |   16   |
|   K13_2_read_2_reg_511  |   16   |
|    K13_read_2_reg_581   |   16   |
|   K21_2_read_2_reg_506  |   16   |
|    K21_read11_reg_576   |   16   |
|   K22_2_read_2_reg_501  |   16   |
|    K22_read_2_reg_571   |   16   |
|   K23_2_read_2_reg_496  |   16   |
|    K23_read_2_reg_566   |   16   |
|   K31_2_read_2_reg_491  |   16   |
|    K31_read_2_reg_561   |   16   |
|   K32_2_read_2_reg_486  |   16   |
|    K32_read_2_reg_556   |   16   |
|   K33_2_read_2_reg_481  |   16   |
|    K33_read_2_reg_551   |   16   |
| ROffset_2_read31_reg_476|   10   |
|  ROffset_read_2_reg_546 |   10   |
|  RowEnd_read_1_reg_596  |   16   |
| RowStart_read_1_reg_601 |   16   |
|    add_ln89_1_reg_621   |   13   |
|     add_ln89_reg_616    |   13   |
|    cmp17_not_reg_629    |    1   |
|    cmp20_not_reg_634    |    1   |
|        y_reg_449        |   13   |
+-------------------------+--------+
|          Total          |   485  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------|------|------|------|--------||---------||---------|
| grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348 |  p5  |   2  |   1  |    2   ||    9    |
| grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348 |  p6  |   2  |   1  |    2   ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                     |      |      |      |    4   ||  0.854  ||    18   |
|------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    2   |   741  |  1096  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   485  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    3   |  1226  |  1114  |
+-----------+--------+--------+--------+--------+
