// Seed: 3365211694
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 id_5;
  ;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    input uwire id_2
    , id_9,
    output tri id_3,
    output tri id_4,
    input supply1 id_5,
    input wire id_6,
    output wire id_7
);
  wire id_10;
  and primCall (id_1, id_6, id_5, id_2, id_10);
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd36
) (
    id_1,
    id_2
);
  output uwire id_2;
  inout logic [7:0] id_1;
  wire _id_3;
  wire id_4;
  assign id_2 = 1'b0;
  assign id_1[-1] = id_3;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_2
  );
  parameter [1 : -1] id_5 = -1;
  logic [id_3 : 1] id_6;
  ;
endmodule
