$date
	Sun Oct 23 03:56:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1044033
b110 !
1"
#1044034
b110 &
b110 %
1$
#1044035
0"
#1044038
b11 &
b11 %
#1044042
b1010 &
b1010 %
#1044046
b101 &
b101 %
#1044050
b10000 &
b10000 %
#1044054
b1000 &
b1000 %
#1044058
b100 &
b100 %
#1044062
b10 &
b10 %
#1044066
b1 &
b1 %
1#
#1044070
b0 &
0#
b0 %
0$
#1965245
b10111 !
1"
#1965246
b10111 &
b10111 %
1$
#1965247
0"
#1965250
b1000110 &
b1000110 %
#1965254
b100011 &
b100011 %
#1965258
b1101010 &
b1101010 %
#1965262
b110101 &
b110101 %
#1965266
b10100000 &
b10100000 %
#1965270
b1010000 &
b1010000 %
#1965274
b101000 &
b101000 %
#1965278
b10100 &
b10100 %
#1965282
b1010 &
b1010 %
#1965286
b101 &
b101 %
#1965290
b10000 &
b10000 %
#1965294
b1000 &
b1000 %
#1965298
b100 &
b100 %
#1965302
b10 &
b10 %
#1965306
b1 &
b1 %
1#
#1965310
b0 &
0#
b0 %
0$
#3034036
b1101 !
1"
#3034038
b1101 &
b1101 %
1$
#3034039
0"
#3034042
b101000 &
b101000 %
#3034046
b10100 &
b10100 %
#3034050
b1010 &
b1010 %
#3034054
b101 &
b101 %
#3034058
b10000 &
b10000 %
#3034062
b1000 &
b1000 %
#3034066
b100 &
b100 %
#3034070
b10 &
b10 %
#3034074
b1 &
b1 %
1#
#3034078
b0 &
0#
b0 %
0$
#4500012
