{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II " "Info: Running Quartus II Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 14 12:47:45 2021 " "Info: Processing started: Sun Mar 14 12:47:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=on --write_settings_files=off Den_Giao_Thong -c Den_Giao_Thong " "Info: Command: quartus_drc --read_settings_files=on --write_settings_files=off Den_Giao_Thong -c Den_Giao_Thong" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " fsm:fsm\|current_state\[2\] " "Info: Node  \"fsm:fsm\|current_state\[2\]\"" {  } { { "fsm.v" "" { Text "D:/Work_Place/Thesis_FPGA/fsm.v" 89 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { fsm:fsm|current_state[2] {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { fsm:fsm|current_state[2] } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:fsm\|current_state\[2\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " fsm:fsm\|current_state\[1\] " "Info: Node  \"fsm:fsm\|current_state\[1\]\"" {  } { { "fsm.v" "" { Text "D:/Work_Place/Thesis_FPGA/fsm.v" 89 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { fsm:fsm|current_state[1] {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { fsm:fsm|current_state[1] } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:fsm\|current_state\[1\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " fsm:fsm\|current_state\[0\] " "Info: Node  \"fsm:fsm\|current_state\[0\]\"" {  } { { "fsm.v" "" { Text "D:/Work_Place/Thesis_FPGA/fsm.v" 89 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { fsm:fsm|current_state[0] {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { fsm:fsm|current_state[0] } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:fsm\|current_state\[0\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " clk~clkctrl " "Info: Node  \"clk~clkctrl\"" {  } { { "Den_Giao_Thong.v" "" { Text "D:/Work_Place/Thesis_FPGA/Den_Giao_Thong.v" 14 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { clk~clkctrl {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { clk~clkctrl } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk~clkctrl" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " time_counter:cnt\|clk_counter\[5\]~30 " "Info: Node  \"time_counter:cnt\|clk_counter\[5\]~30\"" {  } { { "time_counter.v" "" { Text "D:/Work_Place/Thesis_FPGA/time_counter.v" 37 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { time_counter:cnt|clk_counter[5]~30 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { time_counter:cnt|clk_counter[5]~30 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_counter:cnt\|clk_counter\[5\]~30" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " time_counter:cnt\|clk_counter\[2\] " "Info: Node  \"time_counter:cnt\|clk_counter\[2\]\"" {  } { { "time_counter.v" "" { Text "D:/Work_Place/Thesis_FPGA/time_counter.v" 37 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { time_counter:cnt|clk_counter[2] {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { time_counter:cnt|clk_counter[2] } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_counter:cnt\|clk_counter\[2\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " time_counter:cnt\|clk_counter\[3\] " "Info: Node  \"time_counter:cnt\|clk_counter\[3\]\"" {  } { { "time_counter.v" "" { Text "D:/Work_Place/Thesis_FPGA/time_counter.v" 37 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { time_counter:cnt|clk_counter[3] {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { time_counter:cnt|clk_counter[3] } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_counter:cnt\|clk_counter\[3\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " rst_n " "Info: Node  \"rst_n\"" {  } { { "Den_Giao_Thong.v" "" { Text "D:/Work_Place/Thesis_FPGA/Den_Giao_Thong.v" 15 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { rst_n {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { rst_n } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst_n" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " time_counter:cnt\|g_end~4 " "Info: Node  \"time_counter:cnt\|g_end~4\"" {  } { { "time_counter.v" "" { Text "D:/Work_Place/Thesis_FPGA/time_counter.v" 28 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { time_counter:cnt|g_end~4 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { time_counter:cnt|g_end~4 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_counter:cnt\|g_end~4" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " time_counter:cnt\|clk_counter\[1\] " "Info: Node  \"time_counter:cnt\|clk_counter\[1\]\"" {  } { { "time_counter.v" "" { Text "D:/Work_Place/Thesis_FPGA/time_counter.v" 37 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { time_counter:cnt|clk_counter[1] {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { time_counter:cnt|clk_counter[1] } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_counter:cnt\|clk_counter\[1\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " time_counter:cnt\|clk_counter\[4\] " "Info: Node  \"time_counter:cnt\|clk_counter\[4\]\"" {  } { { "time_counter.v" "" { Text "D:/Work_Place/Thesis_FPGA/time_counter.v" 37 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { time_counter:cnt|clk_counter[4] {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { time_counter:cnt|clk_counter[4] } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_counter:cnt\|clk_counter\[4\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " time_counter:cnt\|clk_counter\[0\] " "Info: Node  \"time_counter:cnt\|clk_counter\[0\]\"" {  } { { "time_counter.v" "" { Text "D:/Work_Place/Thesis_FPGA/time_counter.v" 37 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { time_counter:cnt|clk_counter[0] {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { time_counter:cnt|clk_counter[0] } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_counter:cnt\|clk_counter\[0\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " time_counter:cnt\|y_end~3 " "Info: Node  \"time_counter:cnt\|y_end~3\"" {  } { { "time_counter.v" "" { Text "D:/Work_Place/Thesis_FPGA/time_counter.v" 29 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { time_counter:cnt|y_end~3 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { time_counter:cnt|y_end~3 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_counter:cnt\|y_end~3" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " time_counter:cnt\|r_end~3 " "Info: Node  \"time_counter:cnt\|r_end~3\"" {  } { { "time_counter.v" "" { Text "D:/Work_Place/Thesis_FPGA/time_counter.v" 30 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { time_counter:cnt|r_end~3 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { time_counter:cnt|r_end~3 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_counter:cnt\|r_end~3" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " time_counter:cnt\|g_end~2 " "Info: Node  \"time_counter:cnt\|g_end~2\"" {  } { { "time_counter.v" "" { Text "D:/Work_Place/Thesis_FPGA/time_counter.v" 28 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { time_counter:cnt|g_end~2 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { time_counter:cnt|g_end~2 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_counter:cnt\|g_end~2" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " fsm:fsm\|current_state~4 " "Info: Node  \"fsm:fsm\|current_state~4\"" {  } { { "fsm.v" "" { Text "D:/Work_Place/Thesis_FPGA/fsm.v" 34 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { fsm:fsm|current_state~4 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { fsm:fsm|current_state~4 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:fsm\|current_state~4" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " fsm:fsm\|Equal0~1 " "Info: Node  \"fsm:fsm\|Equal0~1\"" {  } { { "fsm.v" "" { Text "D:/Work_Place/Thesis_FPGA/fsm.v" 100 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { fsm:fsm|Equal0~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { fsm:fsm|Equal0~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:fsm\|Equal0~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " fsm:fsm\|current_state~3 " "Info: Node  \"fsm:fsm\|current_state~3\"" {  } { { "fsm.v" "" { Text "D:/Work_Place/Thesis_FPGA/fsm.v" 34 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { fsm:fsm|current_state~3 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { fsm:fsm|current_state~3 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:fsm\|current_state~3" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " time_counter:cnt\|clk_counter\[5\] " "Info: Node  \"time_counter:cnt\|clk_counter\[5\]\"" {  } { { "time_counter.v" "" { Text "D:/Work_Place/Thesis_FPGA/time_counter.v" 37 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { time_counter:cnt|clk_counter[5] {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { time_counter:cnt|clk_counter[5] } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_counter:cnt\|clk_counter\[5\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " time_counter:cnt\|clk_counter\[6\] " "Info: Node  \"time_counter:cnt\|clk_counter\[6\]\"" {  } { { "time_counter.v" "" { Text "D:/Work_Place/Thesis_FPGA/time_counter.v" 37 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { time_counter:cnt|clk_counter[6] {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { time_counter:cnt|clk_counter[6] } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_counter:cnt\|clk_counter\[6\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " time_counter:cnt\|clk_counter\[7\] " "Info: Node  \"time_counter:cnt\|clk_counter\[7\]\"" {  } { { "time_counter.v" "" { Text "D:/Work_Place/Thesis_FPGA/time_counter.v" 37 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { time_counter:cnt|clk_counter[7] {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { time_counter:cnt|clk_counter[7] } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_counter:cnt\|clk_counter\[7\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " time_counter:cnt\|clk_counter\[2\]~28 " "Info: Node  \"time_counter:cnt\|clk_counter\[2\]~28\"" {  } { { "time_counter.v" "" { Text "D:/Work_Place/Thesis_FPGA/time_counter.v" 37 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { time_counter:cnt|clk_counter[2]~28 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { time_counter:cnt|clk_counter[2]~28 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_counter:cnt\|clk_counter\[2\]~28" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " clk " "Info: Node  \"clk\"" {  } { { "Den_Giao_Thong.v" "" { Text "D:/Work_Place/Thesis_FPGA/Den_Giao_Thong.v" 14 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { clk {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { clk } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " time_counter:cnt\|clk_counter\[1\]~27 " "Info: Node  \"time_counter:cnt\|clk_counter\[1\]~27\"" {  } { { "time_counter.v" "" { Text "D:/Work_Place/Thesis_FPGA/time_counter.v" 37 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { time_counter:cnt|clk_counter[1]~27 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { time_counter:cnt|clk_counter[1]~27 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_counter:cnt\|clk_counter\[1\]~27" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " time_counter:cnt\|clk_counter\[0\]~25 " "Info: Node  \"time_counter:cnt\|clk_counter\[0\]~25\"" {  } { { "time_counter.v" "" { Text "D:/Work_Place/Thesis_FPGA/time_counter.v" 37 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { time_counter:cnt|clk_counter[0]~25 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { time_counter:cnt|clk_counter[0]~25 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_counter:cnt\|clk_counter\[0\]~25" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " time_counter:cnt\|y_end~2 " "Info: Node  \"time_counter:cnt\|y_end~2\"" {  } { { "time_counter.v" "" { Text "D:/Work_Place/Thesis_FPGA/time_counter.v" 29 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { time_counter:cnt|y_end~2 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { time_counter:cnt|y_end~2 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_counter:cnt\|y_end~2" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " time_counter:cnt\|y_end~1 " "Info: Node  \"time_counter:cnt\|y_end~1\"" {  } { { "time_counter.v" "" { Text "D:/Work_Place/Thesis_FPGA/time_counter.v" 29 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { time_counter:cnt|y_end~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { time_counter:cnt|y_end~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_counter:cnt\|y_end~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " time_counter:cnt\|r_end~1 " "Info: Node  \"time_counter:cnt\|r_end~1\"" {  } { { "time_counter.v" "" { Text "D:/Work_Place/Thesis_FPGA/time_counter.v" 30 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { time_counter:cnt|r_end~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { time_counter:cnt|r_end~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_counter:cnt\|r_end~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " time_counter:cnt\|r_end~2 " "Info: Node  \"time_counter:cnt\|r_end~2\"" {  } { { "time_counter.v" "" { Text "D:/Work_Place/Thesis_FPGA/time_counter.v" 30 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { time_counter:cnt|r_end~2 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { time_counter:cnt|r_end~2 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_counter:cnt\|r_end~2" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " time_counter:cnt\|g_end~3 " "Info: Node  \"time_counter:cnt\|g_end~3\"" {  } { { "time_counter.v" "" { Text "D:/Work_Place/Thesis_FPGA/time_counter.v" 28 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { time_counter:cnt|g_end~3 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { time_counter:cnt|g_end~3 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_counter:cnt\|g_end~3" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "50 0 " "Info: Design Assistant information: finished post-fitting analysis of current design -- generated 50 information messages and 0 warning messages" {  } {  } 2 0 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 0 s Quartus II " "Info: Quartus II Design Assistant was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 14 12:47:46 2021 " "Info: Processing ended: Sun Mar 14 12:47:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
