Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: TopModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopModule.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopModule"
Output Format                      : NGC
Target Device                      : xc3s1500-5-fg320

---- Source Options
Top Module Name                    : TopModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/sa/ise/CA_pro/pro1/rr.vhd" in Library work.
Entity <ALU> compiled.
Entity <ALU> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/sa/ise/CA_pro/Control/Control_unit.vhd" in Library work.
Entity <Control_unit> compiled.
Entity <Control_unit> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/sa/ise/CA_pro/MemorayCA/Memory.vhd" in Library work.
Entity <Memory> compiled.
Entity <Memory> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/sa/ise/CA_pro/jump/jump.vhd" in Library work.
Entity <jump> compiled.
Entity <jump> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/sa/ise/CA_pro/Top_Moudel_/TopModule.vhd" in Library work.
Entity <TopModule> compiled.
Entity <TopModule> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TopModule> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Control_unit> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Memory> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <jump> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TopModule> in library <work> (Architecture <Behavioral>).
Entity <TopModule> analyzed. Unit <TopModule> generated.

Analyzing Entity <ALU> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "C:/Users/sa/ise/CA_pro/pro1/rr.vhd" line 56: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <shift_result>
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <Control_unit> in library <work> (Architecture <Behavioral>).
Entity <Control_unit> analyzed. Unit <Control_unit> generated.

Analyzing Entity <Memory> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "C:/Users/sa/ise/CA_pro/MemorayCA/Memory.vhd" line 51: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <memory>
Entity <Memory> analyzed. Unit <Memory> generated.

Analyzing Entity <jump> in library <work> (Architecture <Behavioral>).
Entity <jump> analyzed. Unit <jump> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ALU>.
    Related source file is "C:/Users/sa/ise/CA_pro/pro1/rr.vhd".
WARNING:Xst:653 - Signal <shift_result> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:646 - Signal <shift_ctrl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit adder for signal <temp_result$addsub0000> created at line 74.
    Found 8-bit subtractor for signal <temp_result$addsub0001> created at line 75.
    Found 8-bit adder for signal <temp_result$addsub0002> created at line 78.
    Found 8-bit subtractor for signal <temp_result$addsub0003> created at line 79.
    Found 8-bit adder carry in for signal <temp_result$addsub0004> created at line 81.
    Found 8-bit comparator less for signal <temp_result$cmp_lt0000> created at line 66.
    Found 8-bit xor2 for signal <temp_result$xor0000> created at line 80.
    Found 8-bit comparator equal for signal <zero$cmp_eq0000> created at line 61.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <ALU> synthesized.


Synthesizing Unit <Control_unit>.
    Related source file is "C:/Users/sa/ise/CA_pro/Control/Control_unit.vhd".
    Found 16x7-bit ROM for signal <opcode$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <Control_unit> synthesized.


Synthesizing Unit <Memory>.
    Related source file is "C:/Users/sa/ise/CA_pro/MemorayCA/Memory.vhd".
    Found 8-bit tristate buffer for signal <data_out>.
    Found 8-bit 512-to-1 multiplexer for signal <$varindex0000> created at line 54.
    Found 4096-bit register for signal <memory>.
INFO:Xst:738 - HDL ADVISOR - 4096 flip-flops were inferred for signal <memory>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 4096 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <Memory> synthesized.


Synthesizing Unit <jump>.
    Related source file is "C:/Users/sa/ise/CA_pro/jump/jump.vhd".
WARNING:Xst:647 - Input <instruction<11:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <pc>.
    Found 8-bit adder for signal <pc$share0000> created at line 50.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <jump> synthesized.


Synthesizing Unit <TopModule>.
    Related source file is "C:/Users/sa/ise/CA_pro/Top_Moudel_/TopModule.vhd".
WARNING:Xst:646 - Signal <reg_write> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_dst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_write> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_to_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_read> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <carry_in> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <branch> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <alu_src> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <TopModule> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 6
 8-bit adder                                           : 3
 8-bit adder carry in                                  : 1
 8-bit subtractor                                      : 2
# Registers                                            : 513
 8-bit register                                        : 513
# Comparators                                          : 2
 8-bit comparator equal                                : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 1
 8-bit 512-to-1 multiplexer                            : 1
# Tristates                                            : 1
 8-bit tristate buffer                                 : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 6
 8-bit adder                                           : 3
 8-bit adder carry in                                  : 1
 8-bit subtractor                                      : 2
# Registers                                            : 4104
 Flip-Flops                                            : 4104
# Comparators                                          : 2
 8-bit comparator equal                                : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 1
 8-bit 512-to-1 multiplexer                            : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TopModule> ...

Optimizing unit <ALU> ...

Optimizing unit <jump> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopModule, actual ratio is 25.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4104
 Flip-Flops                                            : 4104

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TopModule.ngr
Top Level Output File Name         : TopModule
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 84

Cell Usage :
# BELS                             : 4890
#      BUF                         : 25
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 4
#      LUT2                        : 55
#      LUT3                        : 2120
#      LUT4                        : 605
#      MUXCY                       : 50
#      MUXF5                       : 1056
#      MUXF6                       : 528
#      MUXF7                       : 264
#      MUXF8                       : 128
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 4104
#      FDC                         : 8
#      FDCE                        : 4096
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 79
#      IBUF                        : 52
#      OBUF                        : 19
#      OBUFT                       : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1500fg320-5 

 Number of Slices:                     3446  out of  13312    25%  
 Number of Slice Flip Flops:           4104  out of  26624    15%  
 Number of 4 input LUTs:               2789  out of  26624    10%  
 Number of IOs:                          84
 Number of bonded IOBs:                  80  out of    221    36%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 4104  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+----------------------------+-------+
Control Signal                     | Buffer(FF name)            | Load  |
-----------------------------------+----------------------------+-------+
rst_IBUF_1(rst_IBUF_1:O)           | NONE(U_Memory/memory_509_7)| 457   |
rst_IBUF_2(rst_IBUF_2:O)           | NONE(U_Memory/memory_458_6)| 457   |
rst_IBUF_3(rst_IBUF_3:O)           | NONE(U_Memory/memory_406_5)| 457   |
rst_IBUF_4(rst_IBUF_4:O)           | NONE(U_Memory/memory_355_4)| 457   |
rst_IBUF_5(rst_IBUF_5:O)           | NONE(U_Memory/memory_303_3)| 457   |
rst_IBUF_6(rst_IBUF_6:O)           | NONE(U_Memory/memory_252_2)| 457   |
rst_IBUF_7(rst_IBUF_7:O)           | NONE(U_Memory/memory_200_1)| 457   |
rst_IBUF_8(rst_IBUF_8:O)           | NONE(U_Memory/memory_14_0) | 457   |
rst                                | IBUF                       | 448   |
-----------------------------------+----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.959ns (Maximum Frequency: 201.662MHz)
   Minimum input arrival time before clock: 14.415ns
   Maximum output required time after clock: 10.994ns
   Maximum combinational path delay: 17.857ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.959ns (frequency: 201.662MHz)
  Total number of paths / destination ports: 72 / 8
-------------------------------------------------------------------------
Delay:               4.959ns (Levels of Logic = 10)
  Source:            U_Jump/pc_0 (FF)
  Destination:       U_Jump/pc_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U_Jump/pc_0 to U_Jump/pc_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.626   0.941  U_Jump/pc_0 (U_Jump/pc_0)
     LUT2:I1->O            1   0.479   0.000  U_Jump/Madd_pc_share0000_lut<0> (U_Jump/Madd_pc_share0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  U_Jump/Madd_pc_share0000_cy<0> (U_Jump/Madd_pc_share0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  U_Jump/Madd_pc_share0000_cy<1> (U_Jump/Madd_pc_share0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  U_Jump/Madd_pc_share0000_cy<2> (U_Jump/Madd_pc_share0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  U_Jump/Madd_pc_share0000_cy<3> (U_Jump/Madd_pc_share0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  U_Jump/Madd_pc_share0000_cy<4> (U_Jump/Madd_pc_share0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  U_Jump/Madd_pc_share0000_cy<5> (U_Jump/Madd_pc_share0000_cy<5>)
     MUXCY:CI->O           0   0.056   0.000  U_Jump/Madd_pc_share0000_cy<6> (U_Jump/Madd_pc_share0000_cy<6>)
     XORCY:CI->O           1   0.786   0.704  U_Jump/Madd_pc_share0000_xor<7> (U_Jump/pc_share0000<7>)
     LUT4:I3->O            1   0.479   0.000  U_Jump/pc_mux0000<7>1 (U_Jump/pc_mux0000<7>)
     FDC:D                     0.176          U_Jump/pc_7
    ----------------------------------------
    Total                      4.959ns (3.314ns logic, 1.645ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 66948 / 8200
-------------------------------------------------------------------------
Offset:              14.415ns (Levels of Logic = 10)
  Source:            opcode<3> (PAD)
  Destination:       U_Jump/pc_7 (FF)
  Destination Clock: clk rising

  Data Path: opcode<3> to U_Jump/pc_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.715   1.250  opcode_3_IBUF (opcode_3_IBUF)
     LUT4:I0->O           12   0.479   1.245  U_ALU/temp_result_cmp_eq00031 (U_ALU/temp_result_cmp_eq0003)
     LUT4:I0->O            1   0.479   0.976  U_ALU/temp_result<4>23_SW0 (N201)
     LUT3:I0->O            1   0.479   0.704  U_ALU/temp_result<4>23_SW1 (N46)
     LUT4:I3->O            1   0.479   0.740  U_ALU/temp_result<4>23 (U_ALU/temp_result<4>23)
     LUT4:I2->O            2   0.479   1.040  U_ALU/temp_result<4>75 (result_4_OBUF)
     LUT4:I0->O            1   0.479   0.976  U_ALU/zero53 (U_ALU/zero53)
     LUT4:I0->O            3   0.479   1.066  U_ALU/zero69 (zero_OBUF)
     LUT4:I0->O            8   0.479   1.216  U_Jump/pc_mux0000<0>3 (U_Jump/N2)
     LUT4:I0->O            1   0.479   0.000  U_Jump/pc_mux0000<7>1 (U_Jump/pc_mux0000<7>)
     FDC:D                     0.176          U_Jump/pc_7
    ----------------------------------------
    Total                     14.415ns (5.202ns logic, 9.213ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4104 / 16
-------------------------------------------------------------------------
Offset:              10.994ns (Levels of Logic = 10)
  Source:            U_Memory/memory_0_7 (FF)
  Destination:       data_out<7> (PAD)
  Source Clock:      clk rising

  Data Path: U_Memory/memory_0_7 to data_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.626   0.851  U_Memory/memory_0_7 (U_Memory/memory_0_7)
     LUT3:I1->O            1   0.479   0.000  U_Memory/Mmux__varindex0000_1959 (U_Memory/Mmux__varindex0000_1959)
     MUXF5:I0->O           1   0.314   0.000  U_Memory/Mmux__varindex0000_17_f5_51 (U_Memory/Mmux__varindex0000_17_f552)
     MUXF6:I0->O           1   0.298   0.000  U_Memory/Mmux__varindex0000_15_f6_44 (U_Memory/Mmux__varindex0000_15_f645)
     MUXF7:I0->O           1   0.298   0.000  U_Memory/Mmux__varindex0000_13_f7_37 (U_Memory/Mmux__varindex0000_13_f738)
     MUXF8:I0->O           1   0.298   0.851  U_Memory/Mmux__varindex0000_11_f8_30 (U_Memory/Mmux__varindex0000_11_f831)
     LUT3:I1->O            1   0.479   0.000  U_Memory/Mmux__varindex0000_87 (U_Memory/Mmux__varindex0000_87)
     MUXF5:I0->O           1   0.314   0.000  U_Memory/Mmux__varindex0000_6_f5_6 (U_Memory/Mmux__varindex0000_6_f57)
     MUXF6:I0->O           1   0.298   0.000  U_Memory/Mmux__varindex0000_4_f6_6 (U_Memory/Mmux__varindex0000_4_f67)
     MUXF7:I0->O           1   0.298   0.681  U_Memory/Mmux__varindex0000_2_f7_6 (data_out_7_OBUFT)
     OBUFT:I->O                4.909          data_out_7_OBUFT (data_out<7>)
    ----------------------------------------
    Total                     10.994ns (8.611ns logic, 2.383ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6283 / 18
-------------------------------------------------------------------------
Delay:               17.857ns (Levels of Logic = 12)
  Source:            addr<0> (PAD)
  Destination:       data_out<7> (PAD)

  Data Path: addr<0> to data_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           412   0.715   3.425  addr_0_IBUF (addr_0_IBUF)
     BUF:I->O            412   0.479   3.720  addr_0_IBUF_1 (addr_0_IBUF_1)
     LUT3:I0->O            1   0.479   0.000  U_Memory/Mmux__varindex0000_1959 (U_Memory/Mmux__varindex0000_1959)
     MUXF5:I0->O           1   0.314   0.000  U_Memory/Mmux__varindex0000_17_f5_51 (U_Memory/Mmux__varindex0000_17_f552)
     MUXF6:I0->O           1   0.298   0.000  U_Memory/Mmux__varindex0000_15_f6_44 (U_Memory/Mmux__varindex0000_15_f645)
     MUXF7:I0->O           1   0.298   0.000  U_Memory/Mmux__varindex0000_13_f7_37 (U_Memory/Mmux__varindex0000_13_f738)
     MUXF8:I0->O           1   0.298   0.851  U_Memory/Mmux__varindex0000_11_f8_30 (U_Memory/Mmux__varindex0000_11_f831)
     LUT3:I1->O            1   0.479   0.000  U_Memory/Mmux__varindex0000_87 (U_Memory/Mmux__varindex0000_87)
     MUXF5:I0->O           1   0.314   0.000  U_Memory/Mmux__varindex0000_6_f5_6 (U_Memory/Mmux__varindex0000_6_f57)
     MUXF6:I0->O           1   0.298   0.000  U_Memory/Mmux__varindex0000_4_f6_6 (U_Memory/Mmux__varindex0000_4_f67)
     MUXF7:I0->O           1   0.298   0.681  U_Memory/Mmux__varindex0000_2_f7_6 (data_out_7_OBUFT)
     OBUFT:I->O                4.909          data_out_7_OBUFT (data_out<7>)
    ----------------------------------------
    Total                     17.857ns (9.179ns logic, 8.678ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================


Total REAL time to Xst completion: 34.00 secs
Total CPU time to Xst completion: 34.08 secs
 
--> 

Total memory usage is 4678240 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    2 (   0 filtered)

