{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1516259215848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1516259215857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 18 08:06:55 2018 " "Processing started: Thu Jan 18 08:06:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1516259215857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516259215857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Gestos -c Gestos " "Command: quartus_map --read_settings_files=on --write_settings_files=off Gestos -c Gestos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516259215857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1516259216533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1516259216533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div_10_mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div_10_mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_DIV_10_MHz-a " "Found design unit 1: CLOCK_DIV_10_MHz-a" {  } { { "CLOCK_DIV_10_MHz.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/CLOCK_DIV_10_MHz.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516259242895 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIV_10_MHz " "Found entity 1: CLOCK_DIV_10_MHz" {  } { { "CLOCK_DIV_10_MHz.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/CLOCK_DIV_10_MHz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516259242895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516259242895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antirebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antirebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANTIREBOTE-a " "Found design unit 1: ANTIREBOTE-a" {  } { { "ANTIREBOTE.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/ANTIREBOTE.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516259242899 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANTIREBOTE " "Found entity 1: ANTIREBOTE" {  } { { "ANTIREBOTE.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/ANTIREBOTE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516259242899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516259242899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-comp " "Found design unit 1: sumador-comp" {  } { { "sumador.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/sumador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516259242902 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/sumador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516259242902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516259242902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regsost.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regsost.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegSost-sol " "Found design unit 1: RegSost-sol" {  } { { "RegSost.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/RegSost.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516259242905 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegSost " "Found entity 1: RegSost" {  } { { "RegSost.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/RegSost.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516259242905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516259242905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4a1-sol " "Found design unit 1: Mux4a1-sol" {  } { { "Mux4a1.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/Mux4a1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516259242908 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4a1 " "Found entity 1: Mux4a1" {  } { { "Mux4a1.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/Mux4a1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516259242908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516259242908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2a1-sol " "Found design unit 1: Mux2a1-sol" {  } { { "Mux2a1.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/Mux2a1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516259242911 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2a1 " "Found entity 1: Mux2a1" {  } { { "Mux2a1.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/Mux2a1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516259242911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516259242911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file componentes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes " "Found design unit 1: componentes" {  } { { "componentes.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/componentes.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516259242913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516259242913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-sol " "Found design unit 1: comparador-sol" {  } { { "comparador.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/comparador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516259242917 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516259242917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516259242917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7Seg-sol " "Found design unit 1: BCD7Seg-sol" {  } { { "BCD7seg.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/BCD7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516259242922 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD7Seg " "Found entity 1: BCD7Seg" {  } { { "BCD7seg.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/BCD7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516259242922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516259242922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controlador-sol " "Found design unit 1: Controlador-sol" {  } { { "Controlador.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/Controlador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516259242925 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controlador " "Found entity 1: Controlador" {  } { { "Controlador.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/Controlador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516259242925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516259242925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gestos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Gestos " "Found entity 1: Gestos" {  } { { "Gestos.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/Gestos/Gestos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516259242928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516259242928 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Gestos " "Elaborating entity \"Gestos\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1516259243007 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "Gestos.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/Gestos/Gestos.bdf" { { 856 1592 1592 872 "" "" } { 856 1608 1625 928 "num1\[3..2\]" "" } { 856 1632 1649 928 "num2\[3..1\]" "" } { 856 1656 1673 936 "num3\[3..1\]" "" } { 856 1592 1624 856 "" "" } { 856 1624 1648 856 "" "" } { 856 1648 1672 856 "" "" } { 856 1672 1680 856 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1516259243018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlador Controlador:inst43 " "Elaborating entity \"Controlador\" for hierarchy \"Controlador:inst43\"" {  } { { "Gestos.bdf" "inst43" { Schematic "C:/intelFPGA_lite/17.0/Gestos/Gestos.bdf" { { 528 2096 2288 736 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516259243089 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y Controlador.vhd(48) " "VHDL Process Statement warning at Controlador.vhd(48): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlador.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/Controlador.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1516259243091 "|Gestos|Controlador:inst43"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANTIREBOTE ANTIREBOTE:inst10 " "Elaborating entity \"ANTIREBOTE\" for hierarchy \"ANTIREBOTE:inst10\"" {  } { { "Gestos.bdf" "inst10" { Schematic "C:/intelFPGA_lite/17.0/Gestos/Gestos.bdf" { { 504 1712 1960 584 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516259243092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DIV_10_MHz CLOCK_DIV_10_MHz:inst9 " "Elaborating entity \"CLOCK_DIV_10_MHz\" for hierarchy \"CLOCK_DIV_10_MHz:inst9\"" {  } { { "Gestos.bdf" "inst9" { Schematic "C:/intelFPGA_lite/17.0/Gestos/Gestos.bdf" { { 824 1248 1488 1000 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516259243094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:inst3 " "Elaborating entity \"comparador\" for hierarchy \"comparador:inst3\"" {  } { { "Gestos.bdf" "inst3" { Schematic "C:/intelFPGA_lite/17.0/Gestos/Gestos.bdf" { { 344 288 440 456 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516259243096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2a1 Mux2a1:inst29 " "Elaborating entity \"Mux2a1\" for hierarchy \"Mux2a1:inst29\"" {  } { { "Gestos.bdf" "inst29" { Schematic "C:/intelFPGA_lite/17.0/Gestos/Gestos.bdf" { { 584 968 1144 696 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516259243099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador sumador:inst7 " "Elaborating entity \"sumador\" for hierarchy \"sumador:inst7\"" {  } { { "Gestos.bdf" "inst7" { Schematic "C:/intelFPGA_lite/17.0/Gestos/Gestos.bdf" { { 536 736 896 648 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516259243101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD7Seg BCD7Seg:inst38 " "Elaborating entity \"BCD7Seg\" for hierarchy \"BCD7Seg:inst38\"" {  } { { "Gestos.bdf" "inst38" { Schematic "C:/intelFPGA_lite/17.0/Gestos/Gestos.bdf" { { 288 2032 2192 368 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516259243104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegSost RegSost:inst37 " "Elaborating entity \"RegSost\" for hierarchy \"RegSost:inst37\"" {  } { { "Gestos.bdf" "inst37" { Schematic "C:/intelFPGA_lite/17.0/Gestos/Gestos.bdf" { { 288 1792 1968 400 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516259243106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4a1 Mux4a1:inst31 " "Elaborating entity \"Mux4a1\" for hierarchy \"Mux4a1:inst31\"" {  } { { "Gestos.bdf" "inst31" { Schematic "C:/intelFPGA_lite/17.0/Gestos/Gestos.bdf" { { 336 1576 1752 480 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516259243108 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VCC VCC " "Pin \"VCC\" is stuck at VCC" {  } { { "Gestos.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/Gestos/Gestos.bdf" { { 456 1208 1384 472 "VCC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516259243962 "|Gestos|VCC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1516259243962 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1516259244146 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1516259244146 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1516259244146 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1516259244146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "684 " "Peak virtual memory: 684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1516259244400 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 18 08:07:24 2018 " "Processing ended: Thu Jan 18 08:07:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1516259244400 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1516259244400 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1516259244400 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1516259244400 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1516259246987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1516259246996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 18 08:07:25 2018 " "Processing started: Thu Jan 18 08:07:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1516259246996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1516259246996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Gestos -c Gestos " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Gestos -c Gestos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1516259246996 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1516259247383 ""}
{ "Info" "0" "" "Project  = Gestos" {  } {  } 0 0 "Project  = Gestos" 0 0 "Fitter" 0 0 1516259247384 ""}
{ "Info" "0" "" "Revision = Gestos" {  } {  } 0 0 "Revision = Gestos" 0 0 "Fitter" 0 0 1516259247384 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1516259247617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1516259247618 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Gestos 5M570ZF256C5 " "Selected device 5M570ZF256C5 for design \"Gestos\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1516259247623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1516259247782 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1516259247782 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1516259247853 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1516259247865 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZF256I5 " "Device 5M570ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1516259248096 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF256C5 " "Device 5M1270ZF256C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1516259248096 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF256I5 " "Device 5M1270ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1516259248096 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF256C5 " "Device 5M2210ZF256C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1516259248096 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF256I5 " "Device 5M2210ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1516259248096 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1516259248096 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "No exact pin location assignment(s) for 41 pins of 41 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1516259248136 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Gestos.sdc " "Synopsys Design Constraints File file not found: 'Gestos.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1516259248182 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1516259248183 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1516259248190 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1516259248190 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1516259248190 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1516259248190 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CLOCK_DIV_10_MHz:inst9\|clock_1Khz_int " "   1.000 CLOCK_DIV_10_MHz:inst9\|clock_1Khz_int" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1516259248190 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CLOCK_DIV_10_MHz:inst9\|clock_1Mhz_int " "   1.000 CLOCK_DIV_10_MHz:inst9\|clock_1Mhz_int" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1516259248190 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CLOCK_DIV_10_MHz:inst9\|clock_10Khz_int " "   1.000 CLOCK_DIV_10_MHz:inst9\|clock_10Khz_int" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1516259248190 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CLOCK_DIV_10_MHz:inst9\|CLOCK_100Hz " "   1.000 CLOCK_DIV_10_MHz:inst9\|CLOCK_100Hz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1516259248190 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CLOCK_DIV_10_MHz:inst9\|clock_100Khz_int " "   1.000 CLOCK_DIV_10_MHz:inst9\|clock_100Khz_int" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1516259248190 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        Reloj " "   1.000        Reloj" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1516259248190 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1516259248190 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1516259248197 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1516259248198 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1516259248206 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Reloj Global clock in PIN H5 " "Automatically promoted signal \"Reloj\" to use Global clock in PIN H5" {  } { { "Gestos.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/Gestos/Gestos.bdf" { { 848 1056 1224 864 "Reloj" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1516259248220 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLOCK_DIV_10_MHz:inst9\|CLOCK_100Hz Global clock " "Automatically promoted signal \"CLOCK_DIV_10_MHz:inst9\|CLOCK_100Hz\" to use Global clock" {  } { { "CLOCK_DIV_10_MHz.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/CLOCK_DIV_10_MHz.vhd" 13 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1516259248221 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CLOCK_DIV_10_MHz:inst9\|clock_100Khz_int Global clock " "Automatically promoted some destinations of signal \"CLOCK_DIV_10_MHz:inst9\|clock_100Khz_int\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CLOCK_DIV_10_MHz:inst9\|clock_100Khz_int " "Destination \"CLOCK_DIV_10_MHz:inst9\|clock_100Khz_int\" may be non-global or may not use global clock" {  } { { "CLOCK_DIV_10_MHz.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/CLOCK_DIV_10_MHz.vhd" 22 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1516259248221 ""}  } { { "CLOCK_DIV_10_MHz.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/CLOCK_DIV_10_MHz.vhd" 22 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1516259248221 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CLOCK_DIV_10_MHz:inst9\|clock_10Khz_int Global clock " "Automatically promoted some destinations of signal \"CLOCK_DIV_10_MHz:inst9\|clock_10Khz_int\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CLOCK_DIV_10_MHz:inst9\|clock_10Khz_int " "Destination \"CLOCK_DIV_10_MHz:inst9\|clock_10Khz_int\" may be non-global or may not use global clock" {  } { { "CLOCK_DIV_10_MHz.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/CLOCK_DIV_10_MHz.vhd" 22 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1516259248221 ""}  } { { "CLOCK_DIV_10_MHz.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/CLOCK_DIV_10_MHz.vhd" 22 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1516259248221 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1516259248221 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1516259248224 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1516259248250 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1516259248268 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1516259248269 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1516259248269 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1516259248269 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 3.3V 27 13 0 " "Number of I/O pins in group: 40 (unused VREF, 3.3V VCCIO, 27 input, 13 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1516259248270 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1516259248270 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1516259248270 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 77 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1516259248271 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 81 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1516259248271 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1516259248271 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1516259248271 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1516259248333 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1516259248349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1516259248612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1516259248837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1516259248862 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1516259249766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1516259249766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1516259249797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/17.0/Gestos/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 12 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1516259249980 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1516259249980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1516259250333 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1516259250333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1516259250334 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1516259250351 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1516259250373 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1516259250469 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/17.0/Gestos/output_files/Gestos.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/17.0/Gestos/output_files/Gestos.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1516259250546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "997 " "Peak virtual memory: 997 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1516259250648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 18 08:07:30 2018 " "Processing ended: Thu Jan 18 08:07:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1516259250648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1516259250648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1516259250648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1516259250648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1516259252640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1516259252648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 18 08:07:32 2018 " "Processing started: Thu Jan 18 08:07:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1516259252648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1516259252648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Gestos -c Gestos " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Gestos -c Gestos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1516259252648 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1516259253303 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1516259253408 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1516259253439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "572 " "Peak virtual memory: 572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1516259253900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 18 08:07:33 2018 " "Processing ended: Thu Jan 18 08:07:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1516259253900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1516259253900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1516259253900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1516259253900 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1516259254795 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1516259256293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1516259256305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 18 08:07:35 2018 " "Processing started: Thu Jan 18 08:07:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1516259256305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516259256305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Gestos -c Gestos " "Command: quartus_sta Gestos -c Gestos" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516259256305 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1516259256652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1516259256921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516259256921 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516259257020 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516259257021 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516259257121 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516259257458 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Gestos.sdc " "Synopsys Design Constraints File file not found: 'Gestos.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1516259257614 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516259257615 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_DIV_10_MHz:inst9\|CLOCK_100Hz CLOCK_DIV_10_MHz:inst9\|CLOCK_100Hz " "create_clock -period 1.000 -name CLOCK_DIV_10_MHz:inst9\|CLOCK_100Hz CLOCK_DIV_10_MHz:inst9\|CLOCK_100Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1516259257620 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Reloj Reloj " "create_clock -period 1.000 -name Reloj Reloj" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1516259257620 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_DIV_10_MHz:inst9\|clock_1Khz_int CLOCK_DIV_10_MHz:inst9\|clock_1Khz_int " "create_clock -period 1.000 -name CLOCK_DIV_10_MHz:inst9\|clock_1Khz_int CLOCK_DIV_10_MHz:inst9\|clock_1Khz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1516259257620 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_DIV_10_MHz:inst9\|clock_10Khz_int CLOCK_DIV_10_MHz:inst9\|clock_10Khz_int " "create_clock -period 1.000 -name CLOCK_DIV_10_MHz:inst9\|clock_10Khz_int CLOCK_DIV_10_MHz:inst9\|clock_10Khz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1516259257620 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_DIV_10_MHz:inst9\|clock_100Khz_int CLOCK_DIV_10_MHz:inst9\|clock_100Khz_int " "create_clock -period 1.000 -name CLOCK_DIV_10_MHz:inst9\|clock_100Khz_int CLOCK_DIV_10_MHz:inst9\|clock_100Khz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1516259257620 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_DIV_10_MHz:inst9\|clock_1Mhz_int CLOCK_DIV_10_MHz:inst9\|clock_1Mhz_int " "create_clock -period 1.000 -name CLOCK_DIV_10_MHz:inst9\|clock_1Mhz_int CLOCK_DIV_10_MHz:inst9\|clock_1Mhz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1516259257620 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516259257620 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1516259257624 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1516259257671 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516259257674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.422 " "Worst-case setup slack is -13.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.422            -164.781 CLOCK_DIV_10_MHz:inst9\|CLOCK_100Hz  " "  -13.422            -164.781 CLOCK_DIV_10_MHz:inst9\|CLOCK_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.923             -24.999 CLOCK_DIV_10_MHz:inst9\|clock_1Mhz_int  " "   -7.923             -24.999 CLOCK_DIV_10_MHz:inst9\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.924             -25.574 Reloj  " "   -4.924             -25.574 Reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.912             -18.595 CLOCK_DIV_10_MHz:inst9\|clock_100Khz_int  " "   -4.912             -18.595 CLOCK_DIV_10_MHz:inst9\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.864             -17.984 CLOCK_DIV_10_MHz:inst9\|clock_1Khz_int  " "   -4.864             -17.984 CLOCK_DIV_10_MHz:inst9\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.695             -18.274 CLOCK_DIV_10_MHz:inst9\|clock_10Khz_int  " "   -4.695             -18.274 CLOCK_DIV_10_MHz:inst9\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516259257688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.135 " "Worst-case hold slack is -2.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.135              -2.135 CLOCK_DIV_10_MHz:inst9\|clock_100Khz_int  " "   -2.135              -2.135 CLOCK_DIV_10_MHz:inst9\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.829              -1.829 CLOCK_DIV_10_MHz:inst9\|clock_10Khz_int  " "   -1.829              -1.829 CLOCK_DIV_10_MHz:inst9\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.737              -0.737 CLOCK_DIV_10_MHz:inst9\|clock_1Mhz_int  " "   -0.737              -0.737 CLOCK_DIV_10_MHz:inst9\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.046               0.000 Reloj  " "    3.046               0.000 Reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.104               0.000 CLOCK_DIV_10_MHz:inst9\|CLOCK_100Hz  " "    3.104               0.000 CLOCK_DIV_10_MHz:inst9\|CLOCK_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.412               0.000 CLOCK_DIV_10_MHz:inst9\|clock_1Khz_int  " "    3.412               0.000 CLOCK_DIV_10_MHz:inst9\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516259257723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.438 " "Worst-case recovery slack is -5.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.438             -59.712 CLOCK_DIV_10_MHz:inst9\|CLOCK_100Hz  " "   -5.438             -59.712 CLOCK_DIV_10_MHz:inst9\|CLOCK_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516259257736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.998 " "Worst-case removal slack is 4.998" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.998               0.000 CLOCK_DIV_10_MHz:inst9\|CLOCK_100Hz  " "    4.998               0.000 CLOCK_DIV_10_MHz:inst9\|CLOCK_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516259257753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 Reloj  " "   -2.289              -2.289 Reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 CLOCK_DIV_10_MHz:inst9\|CLOCK_100Hz  " "    0.161               0.000 CLOCK_DIV_10_MHz:inst9\|CLOCK_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 CLOCK_DIV_10_MHz:inst9\|clock_100Khz_int  " "    0.161               0.000 CLOCK_DIV_10_MHz:inst9\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 CLOCK_DIV_10_MHz:inst9\|clock_10Khz_int  " "    0.161               0.000 CLOCK_DIV_10_MHz:inst9\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 CLOCK_DIV_10_MHz:inst9\|clock_1Khz_int  " "    0.161               0.000 CLOCK_DIV_10_MHz:inst9\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 CLOCK_DIV_10_MHz:inst9\|clock_1Mhz_int  " "    0.161               0.000 CLOCK_DIV_10_MHz:inst9\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1516259257772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516259257772 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1516259258147 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516259258203 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516259258206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "577 " "Peak virtual memory: 577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1516259258377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 18 08:07:38 2018 " "Processing ended: Thu Jan 18 08:07:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1516259258377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1516259258377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1516259258377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516259258377 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus Prime Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1516259259277 ""}
