{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729070635022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729070635022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 18:23:54 2024 " "Processing started: Wed Oct 16 18:23:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729070635022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729070635022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicCircuit -c LogicCircuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicCircuit -c LogicCircuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729070635022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729070635679 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729070635679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimaltobinaryencoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decimaltobinaryencoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decimalToBinaryEncoder " "Found entity 1: decimalToBinaryEncoder" {  } { { "decimaltobinaryencoder.bdf" "" { Schematic "C:/LogicCircuit/decimaltobinaryencoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729070643449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729070643449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobitcomparator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file twobitcomparator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 twobitcomparator " "Found entity 1: twobitcomparator" {  } { { "twobitcomparator.bdf" "" { Schematic "C:/LogicCircuit/twobitcomparator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729070643449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729070643449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.bdf" "" { Schematic "C:/LogicCircuit/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729070643472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729070643472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitripplecarryadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fourbitripplecarryadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fourbitripplecarryadder " "Found entity 1: fourbitripplecarryadder" {  } { { "fourbitripplecarryadder.bdf" "" { Schematic "C:/LogicCircuit/fourbitripplecarryadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729070643497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729070643497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week3_ex2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week3_ex2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week3_ex2 " "Found entity 1: week3_ex2" {  } { { "week3_ex2.bdf" "" { Schematic "C:/LogicCircuit/week3_ex2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729070643517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729070643517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week3_ex3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week3_ex3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week3_ex3 " "Found entity 1: week3_ex3" {  } { { "week3_ex3.bdf" "" { Schematic "C:/LogicCircuit/week3_ex3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729070643546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729070643546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week4_ex1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week4_ex1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week4_ex1 " "Found entity 1: week4_ex1" {  } { { "week4_ex1.bdf" "" { Schematic "C:/LogicCircuit/week4_ex1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729070643559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729070643559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week4_ex1_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week4_ex1_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week4_ex1_2 " "Found entity 1: week4_ex1_2" {  } { { "week4_ex1_2.bdf" "" { Schematic "C:/LogicCircuit/week4_ex1_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729070643559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729070643559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week4_ex2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week4_ex2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week4_ex2 " "Found entity 1: week4_ex2" {  } { { "week4_ex2.bdf" "" { Schematic "C:/LogicCircuit/week4_ex2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729070643593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729070643593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week4_ex3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week4_ex3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week4_ex3 " "Found entity 1: week4_ex3" {  } { { "week4_ex3.bdf" "" { Schematic "C:/LogicCircuit/week4_ex3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729070643622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729070643622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week4_ex4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week4_ex4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week4_ex4 " "Found entity 1: week4_ex4" {  } { { "week4_ex4.bdf" "" { Schematic "C:/LogicCircuit/week4_ex4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729070643622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729070643622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week4_ex5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week4_ex5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week4_ex5 " "Found entity 1: week4_ex5" {  } { { "week4_ex5.bdf" "" { Schematic "C:/LogicCircuit/week4_ex5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729070643638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729070643638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fourbitregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fourbitregister " "Found entity 1: fourbitregister" {  } { { "fourbitregister.bdf" "" { Schematic "C:/LogicCircuit/fourbitregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729070643670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729070643670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week5_ex2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week5_ex2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week5_ex2 " "Found entity 1: week5_ex2" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729070643682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729070643682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobyfourdecoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file twobyfourdecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 twobyfourdecoder " "Found entity 1: twobyfourdecoder" {  } { { "twobyfourdecoder.bdf" "" { Schematic "C:/LogicCircuit/twobyfourdecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729070643682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729070643682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter10 " "Found entity 1: counter10" {  } { { "counter10.bdf" "" { Schematic "C:/LogicCircuit/counter10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729070643698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729070643698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_binary.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_binary.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decimal_to_binary " "Found entity 1: Decimal_to_binary" {  } { { "Decimal_to_binary.bdf" "" { Schematic "C:/LogicCircuit/Decimal_to_binary.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729070643713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729070643713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_counter " "Found entity 1: four_bit_counter" {  } { { "four_bit_counter.bdf" "" { Schematic "C:/LogicCircuit/four_bit_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729070643729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729070643729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week6_ex1_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week6_ex1_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week6_ex1_bdf " "Found entity 1: week6_ex1_bdf" {  } { { "week6_ex1_bdf.bdf" "" { Schematic "C:/LogicCircuit/week6_ex1_bdf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729070643729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729070643729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week6_ex2_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week6_ex2_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week6_ex2_bdf " "Found entity 1: week6_ex2_bdf" {  } { { "week6_ex2_bdf.bdf" "" { Schematic "C:/LogicCircuit/week6_ex2_bdf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729070643729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729070643729 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "week6_ex2_bdf " "Elaborating entity \"week6_ex2_bdf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729070643920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "week5_ex2 week5_ex2:inst3 " "Elaborating entity \"week5_ex2\" for hierarchy \"week5_ex2:inst3\"" {  } { { "week6_ex2_bdf.bdf" "inst3" { Schematic "C:/LogicCircuit/week6_ex2_bdf.bdf" { { 288 1592 1784 416 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729070643936 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout1\[0\] Dout " "Bus \"Dout1\[0\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 40 536 832 57 "Dout1\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1729070643967 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout1\[1\] Dout " "Bus \"Dout1\[1\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 168 536 832 185 "Dout1\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1729070643967 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout1\[2\] Dout " "Bus \"Dout1\[2\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 312 536 832 329 "Dout1\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1729070643967 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout1\[3\] Dout " "Bus \"Dout1\[3\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 448 536 832 465 "Dout1\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1729070643967 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout2\[3..0\] Dout " "Bus \"Dout2\[3..0\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 200 528 579 217 "Dout2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1729070643967 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout2\[1\] Dout " "Bus \"Dout2\[1\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 184 544 832 201 "Dout2\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1729070643967 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout2\[2\] Dout " "Bus \"Dout2\[2\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 328 544 832 345 "Dout2\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1729070643967 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout2\[3\] Dout " "Bus \"Dout2\[3\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 464 544 832 481 "Dout2\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1729070643967 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout3\[3..0\] Dout " "Bus \"Dout3\[3..0\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 352 528 579 369 "Dout3\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1729070643967 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout3\[2\] Dout " "Bus \"Dout3\[2\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 344 552 832 361 "Dout3\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1729070643967 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout3\[3\] Dout " "Bus \"Dout3\[3\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 480 552 832 497 "Dout3\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1729070643967 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout3\[0\] Dout " "Bus \"Dout3\[0\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 72 552 832 89 "Dout3\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1729070643967 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout1\[3..0\] Dout " "Bus \"Dout1\[3..0\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 56 528 579 73 "Dout1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1729070643967 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout2\[0\] Dout " "Bus \"Dout2\[0\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 56 544 832 73 "Dout2\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1729070643967 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Dout3\[1\] Dout " "Bus \"Dout3\[1\]\" found using same base name as \"Dout\", which might lead to a name conflict." {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 200 552 832 217 "Dout3\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1729070643967 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "MUX41 inst17 " "Block or symbol \"MUX41\" of instance \"inst17\" overlaps another block or symbol" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 16 832 936 160 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1729070643967 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "MUX41 inst19 " "Block or symbol \"MUX41\" of instance \"inst19\" overlaps another block or symbol" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 288 832 936 432 "inst19" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1729070643967 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Dout " "Converted elements in bus name \"Dout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout\[3..0\] Dout3..0 " "Converted element name(s) from \"Dout\[3..0\]\" to \"Dout3..0\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 208 1064 1240 224 "Dout\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1729070643967 ""}  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 208 1064 1240 224 "Dout\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1729070643967 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Dout1 " "Converted elements in bus name \"Dout1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout1\[0\] Dout10 " "Converted element name(s) from \"Dout1\[0\]\" to \"Dout10\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 40 536 832 57 "Dout1\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1729070643967 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout1\[1\] Dout11 " "Converted element name(s) from \"Dout1\[1\]\" to \"Dout11\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 168 536 832 185 "Dout1\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1729070643967 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout1\[2\] Dout12 " "Converted element name(s) from \"Dout1\[2\]\" to \"Dout12\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 312 536 832 329 "Dout1\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1729070643967 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout1\[3\] Dout13 " "Converted element name(s) from \"Dout1\[3\]\" to \"Dout13\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 448 536 832 465 "Dout1\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1729070643967 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout1\[3..0\] Dout13..0 " "Converted element name(s) from \"Dout1\[3..0\]\" to \"Dout13..0\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 56 528 579 73 "Dout1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1729070643967 ""}  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 40 536 832 57 "Dout1\[0\]" "" } { 168 536 832 185 "Dout1\[1\]" "" } { 312 536 832 329 "Dout1\[2\]" "" } { 448 536 832 465 "Dout1\[3\]" "" } { 56 528 579 73 "Dout1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1729070643967 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Dout2 " "Converted elements in bus name \"Dout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout2\[3..0\] Dout23..0 " "Converted element name(s) from \"Dout2\[3..0\]\" to \"Dout23..0\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 200 528 579 217 "Dout2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1729070643967 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout2\[1\] Dout21 " "Converted element name(s) from \"Dout2\[1\]\" to \"Dout21\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 184 544 832 201 "Dout2\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1729070643967 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout2\[2\] Dout22 " "Converted element name(s) from \"Dout2\[2\]\" to \"Dout22\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 328 544 832 345 "Dout2\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1729070643967 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout2\[3\] Dout23 " "Converted element name(s) from \"Dout2\[3\]\" to \"Dout23\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 464 544 832 481 "Dout2\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1729070643967 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout2\[0\] Dout20 " "Converted element name(s) from \"Dout2\[0\]\" to \"Dout20\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 56 544 832 73 "Dout2\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1729070643967 ""}  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 200 528 579 217 "Dout2\[3..0\]" "" } { 184 544 832 201 "Dout2\[1\]" "" } { 328 544 832 345 "Dout2\[2\]" "" } { 464 544 832 481 "Dout2\[3\]" "" } { 56 544 832 73 "Dout2\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1729070643967 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Dout3 " "Converted elements in bus name \"Dout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout3\[3..0\] Dout33..0 " "Converted element name(s) from \"Dout3\[3..0\]\" to \"Dout33..0\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 352 528 579 369 "Dout3\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1729070643967 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout3\[2\] Dout32 " "Converted element name(s) from \"Dout3\[2\]\" to \"Dout32\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 344 552 832 361 "Dout3\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1729070643967 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout3\[3\] Dout33 " "Converted element name(s) from \"Dout3\[3\]\" to \"Dout33\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 480 552 832 497 "Dout3\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1729070643967 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout3\[0\] Dout30 " "Converted element name(s) from \"Dout3\[0\]\" to \"Dout30\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 72 552 832 89 "Dout3\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1729070643967 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Dout3\[1\] Dout31 " "Converted element name(s) from \"Dout3\[1\]\" to \"Dout31\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 200 552 832 217 "Dout3\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1729070643967 ""}  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 352 528 579 369 "Dout3\[3..0\]" "" } { 344 552 832 361 "Dout3\[2\]" "" } { 480 552 832 497 "Dout3\[3\]" "" } { 72 552 832 89 "Dout3\[0\]" "" } { 200 552 832 217 "Dout3\[1\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1729070643967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX41 week5_ex2:inst3\|MUX41:inst20 " "Elaborating entity \"MUX41\" for hierarchy \"week5_ex2:inst3\|MUX41:inst20\"" {  } { { "week5_ex2.bdf" "inst20" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 424 832 936 568 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729070643982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "week5_ex2:inst3\|MUX41:inst20 " "Elaborated megafunction instantiation \"week5_ex2:inst3\|MUX41:inst20\"" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 424 832 936 568 "inst20" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729070644010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbitregister week5_ex2:inst3\|fourbitregister:inst6 " "Elaborating entity \"fourbitregister\" for hierarchy \"week5_ex2:inst3\|fourbitregister:inst6\"" {  } { { "week5_ex2.bdf" "inst6" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 336 368 528 464 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729070644010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twobyfourdecoder week5_ex2:inst3\|twobyfourdecoder:inst30 " "Elaborating entity \"twobyfourdecoder\" for hierarchy \"week5_ex2:inst3\|twobyfourdecoder:inst30\"" {  } { { "week5_ex2.bdf" "inst30" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { { 728 -24 72 856 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729070644026 ""}
{ "Warning" "WSGN_SEARCH_FILE" "week6_ex2.v 1 1 " "Using design file week6_ex2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 week6_ex2 " "Found entity 1: week6_ex2" {  } { { "week6_ex2.v" "" { Text "C:/LogicCircuit/week6_ex2.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729070644073 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729070644073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "week6_ex2 week6_ex2:inst5 " "Elaborating entity \"week6_ex2\" for hierarchy \"week6_ex2:inst5\"" {  } { { "week6_ex2_bdf.bdf" "inst5" { Schematic "C:/LogicCircuit/week6_ex2_bdf.bdf" { { 584 1088 1240 728 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729070644073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decimal_to_binary Decimal_to_binary:inst " "Elaborating entity \"Decimal_to_binary\" for hierarchy \"Decimal_to_binary:inst\"" {  } { { "week6_ex2_bdf.bdf" "inst" { Schematic "C:/LogicCircuit/week6_ex2_bdf.bdf" { { 288 776 960 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729070644106 ""}
{ "Warning" "WSGN_SEARCH_FILE" "week6_practice.v 1 1 " "Using design file week6_practice.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 week6_practice " "Found entity 1: week6_practice" {  } { { "week6_practice.v" "" { Text "C:/LogicCircuit/week6_practice.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729070644139 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729070644139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "week6_practice Decimal_to_binary:inst\|week6_practice:inst " "Elaborating entity \"week6_practice\" for hierarchy \"Decimal_to_binary:inst\|week6_practice:inst\"" {  } { { "Decimal_to_binary.bdf" "inst" { Schematic "C:/LogicCircuit/Decimal_to_binary.bdf" { { 1680 3776 3920 1792 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729070644140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_counter four_bit_counter:inst2 " "Elaborating entity \"four_bit_counter\" for hierarchy \"four_bit_counter:inst2\"" {  } { { "week6_ex2_bdf.bdf" "inst2" { Schematic "C:/LogicCircuit/week6_ex2_bdf.bdf" { { 584 1592 1720 680 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729070644164 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729070644869 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1729070645052 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729070645360 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729070645360 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729070645627 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729070645627 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729070645627 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729070645627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729070645641 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 18:24:05 2024 " "Processing ended: Wed Oct 16 18:24:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729070645641 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729070645641 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729070645641 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729070645641 ""}
