# CMOS Inverter & AND Gate – DC Analysis and Symbol Creation

## Objective
- DC sweep and parametric analysis of CMOS inverter in ADE L
- Observe effect of NMOS width variation on transfer characteristics curve (TCC)
- Learn symbol creation for hierarchical, reusable circuit design
- Design and simulate 2-input AND gate with logic waveform analysis

## Tools & Technology
- Cadence Virtuoso, ADE L (Analog Design Environment)
- GPDK 090 nm CMOS PDK
- Parametric DC sweep, transient logic simulation

## Key Results
- **Inverter TCC**: Transfer characteristics showing gain and switching threshold
- **NMOS width variation**: Impact on inverter behavior (threshold, gain)
- **AND gate symbol**: Hierarchical reusable symbol for modular design
- **AND gate output**: Logic waveforms confirming correct operation

## Files
- `inverter-and-gate-report.pdf` – full lab report with figures and analysis
- `inverter-schematic.png` – inverter circuit schematic
- `inverter-tcc.png` – transfer characteristics curve (DC analysis result)
- `inverter-symbol.png` – custom symbol for reuse
- `and-gate-schematic.png` – 2-input AND gate schematic
- `and-gate-output-waveform.png` – logic simulation waveform

## Key Concepts
- **DC analysis**: Parametric sweep to vary transistor sizing
- **Transfer characteristics**: Output voltage vs input voltage at different NMOS widths
- **Symbol creation**: Hierarchical design for reusability
- **Logic verification**: Transient simulation of AND gate
