Info: Starting: Create simulation model
Info: qsys-generate C:\Users\ariel\workspaceSigasi\Multiplicador\sintese\unnamed.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\Users\ariel\workspaceSigasi\Multiplicador\sintese\unnamed\simulation --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading sintese/unnamed.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 22.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unnamed: Generating unnamed "unnamed" for SIM_VHDL
Info: in_system_sources_probes_0: "unnamed" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info: unnamed: Done "unnamed" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\ariel\workspaceSigasi\Multiplicador\sintese\unnamed\unnamed.spd --output-directory=C:/Users/ariel/workspaceSigasi/Multiplicador/sintese/unnamed/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\ariel\workspaceSigasi\Multiplicador\sintese\unnamed\unnamed.spd --output-directory=C:/Users/ariel/workspaceSigasi/Multiplicador/sintese/unnamed/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/ariel/workspaceSigasi/Multiplicador/sintese/unnamed/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/ariel/workspaceSigasi/Multiplicador/sintese/unnamed/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/ariel/workspaceSigasi/Multiplicador/sintese/unnamed/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\ariel\workspaceSigasi\Multiplicador\sintese\unnamed.qsys --block-symbol-file --output-directory=C:\Users\ariel\workspaceSigasi\Multiplicador\sintese\unnamed --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading sintese/unnamed.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 22.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\ariel\workspaceSigasi\Multiplicador\sintese\unnamed.qsys --synthesis=VHDL --output-directory=C:\Users\ariel\workspaceSigasi\Multiplicador\sintese\unnamed\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading sintese/unnamed.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 22.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unnamed: Generating unnamed "unnamed" for QUARTUS_SYNTH
Info: in_system_sources_probes_0: "unnamed" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info: unnamed: Done "unnamed" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
