# Reading D:/altera/14.1/modelsim_ase/tcl/vsim/pref.tcl
do ru
# Cannot open macro file: ru
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:07:16 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 16:07:16 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui 
# Start time: 16:07:16 on Mar 08,2015
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# ** Fatal: (vsim-3381) Obsolete library format for design unit. Design unit 'C:/Users/Cody/Desktop/CSE390c/Lab7/work.outputOnClock'
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut File: ./DE1_SoC.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
vsim work.outputOnClock
# ** Fatal: (vsim-3381) Obsolete library format for design unit. Design unit 'C:/Users/Cody/Desktop/CSE390c/Lab7/work.outputOnClock'
#    Time: 0 ps  Iteration: 0  Root: / File: NOFILE
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
vsim work.DE1_SoC_testbench
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# ** Fatal: (vsim-3381) Obsolete library format for design unit. Design unit 'C:/Users/Cody/Desktop/CSE390c/Lab7/work.outputOnClock'
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut File: ./DE1_SoC.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
vsim work.DE1_SoC_testbench
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# ** Fatal: (vsim-3381) Obsolete library format for design unit. Design unit 'C:/Users/Cody/Desktop/CSE390c/Lab7/work.outputOnClock'
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut File: ./DE1_SoC.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
vsim work.DE1_SoC_testbench
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# ** Fatal: (vsim-3381) Obsolete library format for design unit. Design unit 'C:/Users/Cody/Desktop/CSE390c/Lab7/work.outputOnClock'
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut File: ./DE1_SoC.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
vsim work.DE1_SoC_testbench
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# ** Fatal: (vsim-3381) Obsolete library format for design unit. Design unit 'C:/Users/Cody/Desktop/CSE390c/Lab7/work.outputOnClock'
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut File: ./DE1_SoC.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:08:05 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 16:08:05 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# ** Fatal: (vsim-3381) Obsolete library format for design unit. Design unit 'C:/Users/Cody/Desktop/CSE390c/Lab7/work.outputOnClock'
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut File: ./DE1_SoC.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
vsim work.outputOnClock
# ** Fatal: (vsim-3381) Obsolete library format for design unit. Design unit 'C:/Users/Cody/Desktop/CSE390c/Lab7/work.outputOnClock'
#    Time: 0 ps  Iteration: 0  Root: / File: NOFILE
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
vsim work.outputOnClock
# ** Fatal: (vsim-3381) Obsolete library format for design unit. Design unit 'C:/Users/Cody/Desktop/CSE390c/Lab7/work.outputOnClock'
#    Time: 0 ps  Iteration: 0  Root: / File: NOFILE
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
vsim work.normalLight
# ** Fatal: (vsim-3381) Obsolete library format for design unit. Design unit 'C:/Users/Cody/Desktop/CSE390c/Lab7/work.normalLight'
#    Time: 0 ps  Iteration: 0  Root: / File: NOFILE
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:20:55 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 16:20:56 on Mar 08,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# ** Fatal: (vsim-3381) Obsolete library format for design unit. Design unit 'C:/Users/Cody/Desktop/CSE390c/Lab7/work.outputOnClock'
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut File: ./DE1_SoC.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:21:24 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 16:21:24 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# ** Fatal: (vsim-3381) Obsolete library format for design unit. Design unit 'C:/Users/Cody/Desktop/CSE390c/Lab7/work.outputOnClock'
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut File: ./DE1_SoC.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:22:32 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 16:22:32 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# ** Fatal: (vsim-3381) Obsolete library format for design unit. Design unit 'C:/Users/Cody/Desktop/CSE390c/Lab7/work.outputOnClock'
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut File: ./DE1_SoC.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:23:25 on Mar 08,2015
# vlog -reportprogress 300 ./outputOnClock.sv 
# -- Compiling module outputOnClock
# -- Compiling module outputOnClock_testbench
# 
# Top level modules:
# 	outputOnClock_testbench
# End time: 16:23:25 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading sv_std.std
# Loading work.outputOnClock_testbench
# Loading work.outputOnClock
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlftr7nkhb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftr7nkhb
# 
# ** Error: (vish-4014) No objects found matching '/checkIncorrectPosition_testbench/CLOCK_PERIOD'.
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/checkIncorrectPosition_testbench/clk'.
# Executing ONERROR command at macro ./wave.do line 4
# ** Error: (vish-4014) No objects found matching '/checkIncorrectPosition_testbench/Reset'.
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: (vish-4014) No objects found matching '/checkIncorrectPosition_testbench/newInput'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/checkIncorrectPosition_testbench/correctOut'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/checkIncorrectPosition_testbench/guess'.
# Executing ONERROR command at macro ./wave.do line 8
# ** Error: (vish-4014) No objects found matching '/checkIncorrectPosition_testbench/secretCode'.
# Executing ONERROR command at macro ./wave.do line 9
# ** Error: (vish-4014) No objects found matching '/checkIncorrectPosition_testbench/markBits'.
# Executing ONERROR command at macro ./wave.do line 10
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./outputOnClock.sv(109)
#    Time: 5100 ps  Iteration: 1  Instance: /outputOnClock_testbench
# Break in Module outputOnClock_testbench at ./outputOnClock.sv line 109
# Simulation Breakpoint: Break in Module outputOnClock_testbench at ./outputOnClock.sv line 109
# MACRO ./runlab.do PAUSED at line 25
add wave -position end  sim:/outputOnClock_testbench/CLOCK_PERIOD
add wave -position end  sim:/outputOnClock_testbench/clk
add wave -position end  sim:/outputOnClock_testbench/in
add wave -position end  sim:/outputOnClock_testbench/out
add wave -position end  sim:/outputOnClock_testbench/CLOCK_PERIOD
add wave -position end  sim:/outputOnClock_testbench/clk
add wave -position end  sim:/outputOnClock_testbench/in
add wave -position end  sim:/outputOnClock_testbench/out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Cody/Desktop/CSE390c/Lab7/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:25:03 on Mar 08,2015
# vlog -reportprogress 300 ./outputOnClock.sv 
# -- Compiling module outputOnClock
# -- Compiling module outputOnClock_testbench
# 
# Top level modules:
# 	outputOnClock_testbench
# End time: 16:25:03 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:25:04 on Mar 08,2015
# Loading sv_std.std
# Loading work.outputOnClock_testbench
# Loading work.outputOnClock
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlftvvyxfv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftvvyxfv
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./outputOnClock.sv(109)
#    Time: 5100 ps  Iteration: 1  Instance: /outputOnClock_testbench
# Break in Module outputOnClock_testbench at ./outputOnClock.sv line 109
# Simulation Breakpoint: Break in Module outputOnClock_testbench at ./outputOnClock.sv line 109
# MACRO ./runlab.do PAUSED at line 25
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:25:37 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 16:25:37 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:25:38 on Mar 08,2015
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.outputOnClock
# Loading work.counter
# ** Error: (vsim-3033) ./DE1_SoC.sv(40): Instantiation of 'checkCorrectPosition' failed. The design unit was not found.
# 
#         Region: /DE1_SoC_testbench/dut
#         Searched libraries:
#             C:/Users/Cody/Desktop/CSE390c/Lab7/work
# ** Error: (vsim-3033) ./DE1_SoC.sv(41): Instantiation of 'checkCorrectPosition' failed. The design unit was not found.
# 
#         Region: /DE1_SoC_testbench/dut
#         Searched libraries:
#             C:/Users/Cody/Desktop/CSE390c/Lab7/work
# ** Error: (vsim-3033) ./DE1_SoC.sv(42): Instantiation of 'checkCorrectPosition' failed. The design unit was not found.
# 
#         Region: /DE1_SoC_testbench/dut
#         Searched libraries:
#             C:/Users/Cody/Desktop/CSE390c/Lab7/work
# ** Error: (vsim-3033) ./DE1_SoC.sv(43): Instantiation of 'checkCorrectPosition' failed. The design unit was not found.
# 
#         Region: /DE1_SoC_testbench/dut
#         Searched libraries:
#             C:/Users/Cody/Desktop/CSE390c/Lab7/work
# ** Error: (vsim-3033) ./DE1_SoC.sv(121): Instantiation of 'checkCorrectPosition' failed. The design unit was not found.
# 
#         Region: /DE1_SoC_testbench/dut
#         Searched libraries:
#             C:/Users/Cody/Desktop/CSE390c/Lab7/work
# ** Error: (vsim-3033) ./DE1_SoC.sv(122): Instantiation of 'checkCorrectPosition' failed. The design unit was not found.
# 
#         Region: /DE1_SoC_testbench/dut
#         Searched libraries:
#             C:/Users/Cody/Desktop/CSE390c/Lab7/work
# ** Error: (vsim-3033) ./DE1_SoC.sv(123): Instantiation of 'checkCorrectPosition' failed. The design unit was not found.
# 
#         Region: /DE1_SoC_testbench/dut
#         Searched libraries:
#             C:/Users/Cody/Desktop/CSE390c/Lab7/work
# ** Error: (vsim-3033) ./DE1_SoC.sv(124): Instantiation of 'checkCorrectPosition' failed. The design unit was not found.
# 
#         Region: /DE1_SoC_testbench/dut
#         Searched libraries:
#             C:/Users/Cody/Desktop/CSE390c/Lab7/work
# ** Error: (vsim-3033) ./DE1_SoC.sv(126): Instantiation of 'checkCorrectPosition' failed. The design unit was not found.
# 
#         Region: /DE1_SoC_testbench/dut
#         Searched libraries:
#             C:/Users/Cody/Desktop/CSE390c/Lab7/work
# ** Error: (vsim-3033) ./DE1_SoC.sv(127): Instantiation of 'checkCorrectPosition' failed. The design unit was not found.
# 
#         Region: /DE1_SoC_testbench/dut
#         Searched libraries:
#             C:/Users/Cody/Desktop/CSE390c/Lab7/work
# ** Error: (vsim-3033) ./DE1_SoC.sv(128): Instantiation of 'checkCorrectPosition' failed. The design unit was not found.
# 
#         Region: /DE1_SoC_testbench/dut
#         Searched libraries:
#             C:/Users/Cody/Desktop/CSE390c/Lab7/work
# ** Error: (vsim-3033) ./DE1_SoC.sv(129): Instantiation of 'checkCorrectPosition' failed. The design unit was not found.
# 
#         Region: /DE1_SoC_testbench/dut
#         Searched libraries:
#             C:/Users/Cody/Desktop/CSE390c/Lab7/work
# ** Error: (vsim-3033) ./DE1_SoC.sv(131): Instantiation of 'checkCorrectPosition' failed. The design unit was not found.
# 
#         Region: /DE1_SoC_testbench/dut
#         Searched libraries:
#             C:/Users/Cody/Desktop/CSE390c/Lab7/work
# ** Error: (vsim-3033) ./DE1_SoC.sv(132): Instantiation of 'checkCorrectPosition' failed. The design unit was not found.
# 
#         Region: /DE1_SoC_testbench/dut
#         Searched libraries:
#             C:/Users/Cody/Desktop/CSE390c/Lab7/work
# ** Error: (vsim-3033) ./DE1_SoC.sv(133): Instantiation of 'checkCorrectPosition' failed. The design unit was not found.
# 
#         Region: /DE1_SoC_testbench/dut
#         Searched libraries:
#             C:/Users/Cody/Desktop/CSE390c/Lab7/work
# ** Error: (vsim-3033) ./DE1_SoC.sv(134): Instantiation of 'checkCorrectPosition' failed. The design unit was not found.
# 
#         Region: /DE1_SoC_testbench/dut
#         Searched libraries:
#             C:/Users/Cody/Desktop/CSE390c/Lab7/work
# ** Error: (vsim-3033) ./DE1_SoC.sv(139): Instantiation of 'assignHex' failed. The design unit was not found.
# 
#         Region: /DE1_SoC_testbench/dut
#         Searched libraries:
#             C:/Users/Cody/Desktop/CSE390c/Lab7/work
# ** Error: (vsim-3033) ./DE1_SoC.sv(141): Instantiation of 'assignHex' failed. The design unit was not found.
# 
#         Region: /DE1_SoC_testbench/dut
#         Searched libraries:
#             C:/Users/Cody/Desktop/CSE390c/Lab7/work
# ** Fatal: (vsim-3381) Obsolete library format for design unit. Design unit 'C:/Users/Cody/Desktop/CSE390c/Lab7/work.winner'
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut File: ./DE1_SoC.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
do ru
# Cannot open macro file: ru
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:26:25 on Mar 08,2015
# vlog -reportprogress 300 ./checkCorrectPosition.sv 
# -- Compiling module checkCorrectPosition
# -- Compiling module checkCorrectPosition_testbench
# 
# Top level modules:
# 	checkCorrectPosition_testbench
# End time: 16:26:25 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading sv_std.std
# Loading work.checkCorrectPosition_testbench
# Loading work.checkCorrectPosition
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlftbr0h65".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftbr0h65
# 
# ** Error: (vish-4014) No objects found matching '/outputOnClock_testbench/CLOCK_PERIOD'.
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/outputOnClock_testbench/clk'.
# Executing ONERROR command at macro ./wave.do line 4
# ** Error: (vish-4014) No objects found matching '/outputOnClock_testbench/in'.
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: (vish-4014) No objects found matching '/outputOnClock_testbench/out'.
# Executing ONERROR command at macro ./wave.do line 6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./checkCorrectPosition.sv(67)
#    Time: 2100 ps  Iteration: 1  Instance: /checkCorrectPosition_testbench
# Break in Module checkCorrectPosition_testbench at ./checkCorrectPosition.sv line 67
# Simulation Breakpoint: Break in Module checkCorrectPosition_testbench at ./checkCorrectPosition.sv line 67
# MACRO ./runlab.do PAUSED at line 25
add wave -position end  sim:/checkCorrectPosition_testbench/CLOCK_PERIOD
add wave -position end  sim:/checkCorrectPosition_testbench/clk
add wave -position end  sim:/checkCorrectPosition_testbench/reset
add wave -position end  sim:/checkCorrectPosition_testbench/newInput
add wave -position end  sim:/checkCorrectPosition_testbench/correctOut
add wave -position end  sim:/checkCorrectPosition_testbench/guess
add wave -position end  sim:/checkCorrectPosition_testbench/secretCode
add wave -position end  sim:/checkCorrectPosition_testbench/i
add wave -position end  sim:/checkCorrectPosition_testbench/j
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Cody/Desktop/CSE390c/Lab7/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:26:46 on Mar 08,2015
# vlog -reportprogress 300 ./checkCorrectPosition.sv 
# -- Compiling module checkCorrectPosition
# -- Compiling module checkCorrectPosition_testbench
# 
# Top level modules:
# 	checkCorrectPosition_testbench
# End time: 16:26:46 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:26:47 on Mar 08,2015
# Loading sv_std.std
# Loading work.checkCorrectPosition_testbench
# Loading work.checkCorrectPosition
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlftke6his".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftke6his
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./checkCorrectPosition.sv(67)
#    Time: 2100 ps  Iteration: 1  Instance: /checkCorrectPosition_testbench
# Break in Module checkCorrectPosition_testbench at ./checkCorrectPosition.sv line 67
# Simulation Breakpoint: Break in Module checkCorrectPosition_testbench at ./checkCorrectPosition.sv line 67
# MACRO ./runlab.do PAUSED at line 25
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:28:27 on Mar 08,2015
# vlog -reportprogress 300 ./checkCorrectPosition.sv 
# -- Compiling module checkCorrectPosition
# -- Compiling module checkCorrectPosition_testbench
# 
# Top level modules:
# 	checkCorrectPosition_testbench
# End time: 16:28:27 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:28:28 on Mar 08,2015
# Loading sv_std.std
# Loading work.checkCorrectPosition_testbench
# Loading work.checkCorrectPosition
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlft2k19ce".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft2k19ce
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./checkCorrectPosition.sv(67)
#    Time: 3600 ps  Iteration: 1  Instance: /checkCorrectPosition_testbench
# Break in Module checkCorrectPosition_testbench at ./checkCorrectPosition.sv line 67
# Simulation Breakpoint: Break in Module checkCorrectPosition_testbench at ./checkCorrectPosition.sv line 67
# MACRO ./runlab.do PAUSED at line 25
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:29:32 on Mar 08,2015
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 16:29:32 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:29:33 on Mar 08,2015
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlftfhgxxd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftfhgxxd
# 
# ** Error: (vish-4014) No objects found matching '/checkCorrectPosition_testbench/CLOCK_PERIOD'.
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/checkCorrectPosition_testbench/clk'.
# Executing ONERROR command at macro ./wave.do line 4
# ** Error: (vish-4014) No objects found matching '/checkCorrectPosition_testbench/reset'.
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: (vish-4014) No objects found matching '/checkCorrectPosition_testbench/newInput'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/checkCorrectPosition_testbench/correctOut'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/checkCorrectPosition_testbench/guess'.
# Executing ONERROR command at macro ./wave.do line 8
# ** Error: (vish-4014) No objects found matching '/checkCorrectPosition_testbench/secretCode'.
# Executing ONERROR command at macro ./wave.do line 9
# ** Error: (vish-4014) No objects found matching '/checkCorrectPosition_testbench/i'.
# Executing ONERROR command at macro ./wave.do line 10
# ** Error: (vish-4014) No objects found matching '/checkCorrectPosition_testbench/j'.
# Executing ONERROR command at macro ./wave.do line 11
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter.sv(126)
#    Time: 3900 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at ./counter.sv line 126
# Simulation Breakpoint: Break in Module counter_testbench at ./counter.sv line 126
# MACRO ./runlab.do PAUSED at line 25
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Cody/Desktop/CSE390c/Lab7/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:29:45 on Mar 08,2015
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 16:29:45 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:29:46 on Mar 08,2015
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter.sv(126)
#    Time: 3900 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at ./counter.sv line 126
# Simulation Breakpoint: Break in Module counter_testbench at ./counter.sv line 126
# MACRO ./runlab.do PAUSED at line 25
add wave -position end  sim:/counter_testbench/CLOCK_PERIOD
add wave -position end  sim:/counter_testbench/clk
add wave -position end  sim:/counter_testbench/res
add wave -position end  sim:/counter_testbench/win
add wave -position end  sim:/counter_testbench/hex
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlfte1c3m4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfte1c3m4
# 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Cody/Desktop/CSE390c/Lab7/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:30:01 on Mar 08,2015
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 16:30:02 on Mar 08,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:30:03 on Mar 08,2015
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlfthys96d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfthys96d
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter.sv(126)
#    Time: 3900 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at ./counter.sv line 126
# Simulation Breakpoint: Break in Module counter_testbench at ./counter.sv line 126
# MACRO ./runlab.do PAUSED at line 25
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:36:49 on Mar 08,2015
# vlog -reportprogress 300 ./winner.sv 
# -- Compiling module winner
# -- Compiling module winner_testbench
# 
# Top level modules:
# 	winner_testbench
# End time: 16:36:49 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:36:50 on Mar 08,2015
# Loading sv_std.std
# Loading work.winner_testbench
# Loading work.winner
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlftj60r1f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftj60r1f
# 
# ** Error: (vish-4014) No objects found matching '/counter_testbench/CLOCK_PERIOD'.
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/counter_testbench/clk'.
# Executing ONERROR command at macro ./wave.do line 4
# ** Error: (vish-4014) No objects found matching '/counter_testbench/res'.
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: (vish-4014) No objects found matching '/counter_testbench/win'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/counter_testbench/hex'.
# Executing ONERROR command at macro ./wave.do line 7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./winner.sv(173)
#    Time: 7500 ps  Iteration: 1  Instance: /winner_testbench
# Break in Module winner_testbench at ./winner.sv line 173
# Simulation Breakpoint: Break in Module winner_testbench at ./winner.sv line 173
# MACRO ./runlab.do PAUSED at line 25
add wave -position end  sim:/winner_testbench/dut/A
add wave -position end  sim:/winner_testbench/dut/B
add wave -position end  sim:/winner_testbench/dut/C
add wave -position end  sim:/winner_testbench/dut/Clock
add wave -position end  sim:/winner_testbench/dut/Reset
add wave -position end  sim:/winner_testbench/dut/lose
add wave -position end  sim:/winner_testbench/dut/win
add wave -position end  sim:/winner_testbench/dut/h5
add wave -position end  sim:/winner_testbench/dut/ns
add wave -position end  sim:/winner_testbench/dut/ps
add wave -position end  sim:/winner_testbench/dut/hexout
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Cody/Desktop/CSE390c/Lab7/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:37:08 on Mar 08,2015
# vlog -reportprogress 300 ./winner.sv 
# -- Compiling module winner
# -- Compiling module winner_testbench
# 
# Top level modules:
# 	winner_testbench
# End time: 16:37:08 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:37:10 on Mar 08,2015
# Loading sv_std.std
# Loading work.winner_testbench
# Loading work.winner
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlftfrcg3m".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftfrcg3m
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./winner.sv(173)
#    Time: 7500 ps  Iteration: 1  Instance: /winner_testbench
# Break in Module winner_testbench at ./winner.sv line 173
# Simulation Breakpoint: Break in Module winner_testbench at ./winner.sv line 173
# MACRO ./runlab.do PAUSED at line 25
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:40:19 on Mar 08,2015
# vlog -reportprogress 300 ./winner.sv 
# -- Compiling module winner
# -- Compiling module winner_testbench
# 
# Top level modules:
# 	winner_testbench
# End time: 16:40:19 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:40:20 on Mar 08,2015
# Loading sv_std.std
# Loading work.winner_testbench
# Loading work.winner
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlft4bmdg0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft4bmdg0
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./winner.sv(188)
#    Time: 8400 ps  Iteration: 1  Instance: /winner_testbench
# Break in Module winner_testbench at ./winner.sv line 188
# Simulation Breakpoint: Break in Module winner_testbench at ./winner.sv line 188
# MACRO ./runlab.do PAUSED at line 25
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:40:54 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 16:40:54 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:40:55 on Mar 08,2015
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.outputOnClock
# Loading work.counter
# Loading work.checkCorrectPosition
# ** Error: (vsim-3033) ./DE1_SoC.sv(139): Instantiation of 'assignHex' failed. The design unit was not found.
# 
#         Region: /DE1_SoC_testbench/dut
#         Searched libraries:
#             C:/Users/Cody/Desktop/CSE390c/Lab7/work
# ** Error: (vsim-3033) ./DE1_SoC.sv(141): Instantiation of 'assignHex' failed. The design unit was not found.
# 
#         Region: /DE1_SoC_testbench/dut
#         Searched libraries:
#             C:/Users/Cody/Desktop/CSE390c/Lab7/work
# Loading work.winner
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:41:23 on Mar 08,2015
# vlog -reportprogress 300 ./assignHex.sv 
# -- Compiling module assignHex
# -- Compiling module assignHex_testbench
# 
# Top level modules:
# 	assignHex_testbench
# End time: 16:41:23 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading sv_std.std
# Loading work.assignHex_testbench
# Loading work.assignHex
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlftcb6iic".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftcb6iic
# 
# ** Error: (vish-4014) No objects found matching '/winner_testbench/dut/A'.
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/winner_testbench/dut/B'.
# Executing ONERROR command at macro ./wave.do line 4
# ** Error: (vish-4014) No objects found matching '/winner_testbench/dut/C'.
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: (vish-4014) No objects found matching '/winner_testbench/dut/Clock'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/winner_testbench/dut/Reset'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/winner_testbench/dut/lose'.
# Executing ONERROR command at macro ./wave.do line 8
# ** Error: (vish-4014) No objects found matching '/winner_testbench/dut/win'.
# Executing ONERROR command at macro ./wave.do line 9
# ** Error: (vish-4014) No objects found matching '/winner_testbench/dut/h5'.
# Executing ONERROR command at macro ./wave.do line 10
# ** Error: (vish-4014) No objects found matching '/winner_testbench/dut/ns'.
# Executing ONERROR command at macro ./wave.do line 11
# ** Error: (vish-4014) No objects found matching '/winner_testbench/dut/ps'.
# Executing ONERROR command at macro ./wave.do line 12
# ** Error: (vish-4014) No objects found matching '/winner_testbench/dut/hexout'.
# Executing ONERROR command at macro ./wave.do line 13
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./assignHex.sv(110)
#    Time: 4400 ps  Iteration: 1  Instance: /assignHex_testbench
# Break in Module assignHex_testbench at ./assignHex.sv line 110
# Simulation Breakpoint: Break in Module assignHex_testbench at ./assignHex.sv line 110
# MACRO ./runlab.do PAUSED at line 25
add wave -position end  sim:/assignHex_testbench/dut/out
add wave -position end  sim:/assignHex_testbench/dut/set
add wave -position end  sim:/assignHex_testbench/dut/clk
add wave -position end  sim:/assignHex_testbench/dut/Reset
add wave -position end  sim:/assignHex_testbench/dut/newInput
# Paste insertion failed: assignHex: (vish-4014) No objects found matching 'assignHex'.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Cody/Desktop/CSE390c/Lab7/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:45:51 on Mar 08,2015
# vlog -reportprogress 300 ./assignHex.sv 
# -- Compiling module assignHex
# -- Compiling module assignHex_testbench
# 
# Top level modules:
# 	assignHex_testbench
# End time: 16:45:51 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:45:52 on Mar 08,2015
# Loading sv_std.std
# Loading work.assignHex_testbench
# Loading work.assignHex
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlftw5ekr7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftw5ekr7
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./assignHex.sv(110)
#    Time: 4400 ps  Iteration: 1  Instance: /assignHex_testbench
# Break in Module assignHex_testbench at ./assignHex.sv line 110
# Simulation Breakpoint: Break in Module assignHex_testbench at ./assignHex.sv line 110
# MACRO ./runlab.do PAUSED at line 25
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:48:03 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 16:48:03 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:48:04 on Mar 08,2015
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.outputOnClock
# Loading work.counter
# Loading work.checkCorrectPosition
# Loading work.assignHex
# Loading work.winner
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlft357rz2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft357rz2
# 
# ** Error: (vish-4014) No objects found matching '/assignHex_testbench/dut/out'.
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/assignHex_testbench/dut/set'.
# Executing ONERROR command at macro ./wave.do line 4
# ** Error: (vish-4014) No objects found matching '/assignHex_testbench/dut/clk'.
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: (vish-4014) No objects found matching '/assignHex_testbench/dut/Reset'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/assignHex_testbench/dut/newInput'.
# Executing ONERROR command at macro ./wave.do line 7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(352)
#    Time: 2159900 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 352
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 352
# MACRO ./runlab.do PAUSED at line 25
add wave -position end  sim:/DE1_SoC_testbench/HEX0
add wave -position end  sim:/DE1_SoC_testbench/HEX2
add wave -position end  sim:/DE1_SoC_testbench/HEX3
add wave -position end  sim:/DE1_SoC_testbench/HEX5
add wave -position 0  sim:/DE1_SoC_testbench/clk
add wave -position end  sim:/DE1_SoC_testbench/KEY[3]
add wave -position end  sim:/DE1_SoC_testbench/KEY[0]
add wave -position end  sim:/DE1_SoC_testbench/LEDR
add wave -position end  sim:/DE1_SoC_testbench/SW[9]
add wave -position end  sim:/DE1_SoC_testbench/SW[7]
add wave -position end  sim:/DE1_SoC_testbench/SW[6]
add wave -position end  sim:/DE1_SoC_testbench/SW[5]
add wave -position end  sim:/DE1_SoC_testbench/SW[4]
add wave -position end  sim:/DE1_SoC_testbench/SW[3]
add wave -position end  sim:/DE1_SoC_testbench/SW[2]
add wave -position end  sim:/DE1_SoC_testbench/SW[1]
add wave -position end  sim:/DE1_SoC_testbench/SW[0]
add wave -position end  sim:/DE1_SoC_testbench/SW
add wave -position end  sim:/DE1_SoC_testbench/i
add wave -position end  sim:/DE1_SoC_testbench/j
add wave -position end  sim:/DE1_SoC_testbench/k
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Cody/Desktop/CSE390c/Lab7/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:49:08 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 16:49:08 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:49:09 on Mar 08,2015
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.outputOnClock
# Loading work.counter
# Loading work.checkCorrectPosition
# Loading work.assignHex
# Loading work.winner
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlftkr1v9b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftkr1v9b
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(352)
#    Time: 2159900 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 352
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 352
# MACRO ./runlab.do PAUSED at line 25
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:54:20 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 16:54:20 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:54:22 on Mar 08,2015
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.outputOnClock
# Loading work.counter
# Loading work.checkCorrectPosition
# Loading work.assignHex
# Loading work.winner
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlftc9zedy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftc9zedy
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(352)
#    Time: 2159900 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 352
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 352
# MACRO ./runlab.do PAUSED at line 25
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:55:23 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# ** Error: ./DE1_SoC.sv(206): near "end": syntax error, unexpected end
# ** Error: ./DE1_SoC.sv(356): near "endmodule": syntax error, unexpected endmodule
# ** Error: ./DE1_SoC.sv(363): Illegal declaration after the statement near line '360'.  Declarations must precede statements.  Look for stray semicolons.
# End time: 16:55:23 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: D:/altera/14.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# invalid command name "vsim_increment_error_count"
#     while executing
# "::tcl_unknown vsim_increment_error_count"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:55:36 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 16:55:36 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:55:38 on Mar 08,2015
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.outputOnClock
# Loading work.counter
# Loading work.checkCorrectPosition
# Loading work.assignHex
# Loading work.winner
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlft9sg02q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft9sg02q
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(354)
#    Time: 5436700 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 354
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 354
# MACRO ./runlab.do PAUSED at line 25
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:56:39 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 16:56:39 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:56:41 on Mar 08,2015
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.outputOnClock
# Loading work.counter
# Loading work.checkCorrectPosition
# Loading work.assignHex
# Loading work.winner
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlft2crs6y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft2crs6y
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(354)
#    Time: 5436700 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 354
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 354
# MACRO ./runlab.do PAUSED at line 25
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:58:29 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 16:58:29 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:58:30 on Mar 08,2015
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.outputOnClock
# Loading work.counter
# Loading work.checkCorrectPosition
# Loading work.assignHex
# Loading work.winner
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlft1dcaw7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft1dcaw7
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(354)
#    Time: 52476700 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 354
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 354
# MACRO ./runlab.do PAUSED at line 25
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:02:56 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 17:02:56 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:02:58 on Mar 08,2015
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.outputOnClock
# Loading work.counter
# Loading work.checkCorrectPosition
# Loading work.assignHex
# Loading work.winner
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlftzd35bq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftzd35bq
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(358)
#    Time: 52476700 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 358
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 358
# MACRO ./runlab.do PAUSED at line 25
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:03:40 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 17:03:40 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:03:42 on Mar 08,2015
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.outputOnClock
# Loading work.counter
# Loading work.checkCorrectPosition
# Loading work.assignHex
# Loading work.winner
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlfta1rsx5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfta1rsx5
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(359)
#    Time: 55753500 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 359
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 359
# MACRO ./runlab.do PAUSED at line 25
add wave -position end  sim:/DE1_SoC_testbench/dut/HEX0
add wave -position end  sim:/DE1_SoC_testbench/dut/HEX1
add wave -position end  sim:/DE1_SoC_testbench/dut/HEX2
add wave -position end  sim:/DE1_SoC_testbench/dut/HEX3
add wave -position end  sim:/DE1_SoC_testbench/dut/HEX4
add wave -position end  sim:/DE1_SoC_testbench/dut/HEX5
add wave -position end  sim:/DE1_SoC_testbench/dut/LEDR
add wave -position end  sim:/DE1_SoC_testbench/dut/KEY
add wave -position end  sim:/DE1_SoC_testbench/dut/SW
add wave -position end  sim:/DE1_SoC_testbench/dut/secretCode
add wave -position end  sim:/DE1_SoC_testbench/dut/guessCode
add wave -position end  sim:/DE1_SoC_testbench/dut/RESET
add wave -position end  sim:/DE1_SoC_testbench/dut/allMatches
add wave -position 0  sim:/DE1_SoC_testbench/dut/CLOCK_50
add wave -position 1  sim:/DE1_SoC_testbench/dut/clk
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Cody/Desktop/CSE390c/Lab7/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:05:14 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 17:05:15 on Mar 08,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:05:16 on Mar 08,2015
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.outputOnClock
# Loading work.counter
# Loading work.checkCorrectPosition
# Loading work.assignHex
# Loading work.winner
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlft4ynzf4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft4ynzf4
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(359)
#    Time: 55753500 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 359
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 359
# MACRO ./runlab.do PAUSED at line 25
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:05:59 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 17:05:59 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:06:00 on Mar 08,2015
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.outputOnClock
# Loading work.counter
# Loading work.checkCorrectPosition
# Loading work.assignHex
# Loading work.winner
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlftd7cmkq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftd7cmkq
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(359)
#    Time: 52476700 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 359
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 359
# MACRO ./runlab.do PAUSED at line 25
add wave -position end  sim:/DE1_SoC_testbench/HEX2
add wave -position end  sim:/DE1_SoC_testbench/HEX3
add wave -position end  sim:/DE1_SoC_testbench/i
add wave -position end  sim:/DE1_SoC_testbench/j
add wave -position end  sim:/DE1_SoC_testbench/k
add wave -position 0  sim:/DE1_SoC_testbench/clk
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Cody/Desktop/CSE390c/Lab7/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:07:44 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 17:07:44 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:07:45 on Mar 08,2015
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.outputOnClock
# Loading work.counter
# Loading work.checkCorrectPosition
# Loading work.assignHex
# Loading work.winner
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlft1s0dif".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft1s0dif
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(359)
#    Time: 52476700 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 359
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 359
# MACRO ./runlab.do PAUSED at line 25
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:09:52 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 17:09:52 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:09:54 on Mar 08,2015
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.outputOnClock
# Loading work.counter
# Loading work.checkCorrectPosition
# Loading work.assignHex
# Loading work.winner
# ** Warning: (vsim-3839) ./DE1_SoC.sv(187): Variable '/DE1_SoC_testbench/HEX5', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(171).
# 
#         Region: /DE1_SoC_testbench
# ** Warning: (vsim-3839) ./DE1_SoC.sv(187): Variable '/DE1_SoC_testbench/HEX4', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(171).
# 
#         Region: /DE1_SoC_testbench
# ** Warning: (vsim-3839) ./DE1_SoC.sv(187): Variable '/DE1_SoC_testbench/HEX3', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(171).
# 
#         Region: /DE1_SoC_testbench
# ** Warning: (vsim-3839) ./DE1_SoC.sv(186): Variable '/DE1_SoC_testbench/HEX2', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(171).
# 
#         Region: /DE1_SoC_testbench
# ** Warning: (vsim-3839) ./DE1_SoC.sv(185): Variable '/DE1_SoC_testbench/HEX1', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(171).
# 
#         Region: /DE1_SoC_testbench
# ** Warning: (vsim-3839) ./DE1_SoC.sv(184): Variable '/DE1_SoC_testbench/HEX0', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(171).
# 
#         Region: /DE1_SoC_testbench
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlftis7xz3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftis7xz3
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(369)
#    Time: 52476900 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 369
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 369
# MACRO ./runlab.do PAUSED at line 25
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:11:09 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 17:11:09 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:11:10 on Mar 08,2015
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.outputOnClock
# Loading work.counter
# Loading work.checkCorrectPosition
# Loading work.assignHex
# Loading work.winner
# ** Warning: (vsim-3839) ./DE1_SoC.sv(187): Variable '/DE1_SoC_testbench/HEX5', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(171).
# 
#         Region: /DE1_SoC_testbench
# ** Warning: (vsim-3839) ./DE1_SoC.sv(187): Variable '/DE1_SoC_testbench/HEX4', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(171).
# 
#         Region: /DE1_SoC_testbench
# ** Warning: (vsim-3839) ./DE1_SoC.sv(187): Variable '/DE1_SoC_testbench/HEX3', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(171).
# 
#         Region: /DE1_SoC_testbench
# ** Warning: (vsim-3839) ./DE1_SoC.sv(186): Variable '/DE1_SoC_testbench/HEX2', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(171).
# 
#         Region: /DE1_SoC_testbench
# ** Warning: (vsim-3839) ./DE1_SoC.sv(185): Variable '/DE1_SoC_testbench/HEX1', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(171).
# 
#         Region: /DE1_SoC_testbench
# ** Warning: (vsim-3839) ./DE1_SoC.sv(184): Variable '/DE1_SoC_testbench/HEX0', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(171).
# 
#         Region: /DE1_SoC_testbench
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlftem4eqh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftem4eqh
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(368)
#    Time: 52476900 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 368
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 368
# MACRO ./runlab.do PAUSED at line 25
add wave -position end  sim:/DE1_SoC_testbench/HEX0
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Cody/Desktop/CSE390c/Lab7/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:12:27 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 17:12:27 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:12:28 on Mar 08,2015
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.outputOnClock
# Loading work.counter
# Loading work.checkCorrectPosition
# Loading work.assignHex
# Loading work.winner
# ** Warning: (vsim-3839) ./DE1_SoC.sv(187): Variable '/DE1_SoC_testbench/HEX5', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(171).
# 
#         Region: /DE1_SoC_testbench
# ** Warning: (vsim-3839) ./DE1_SoC.sv(187): Variable '/DE1_SoC_testbench/HEX4', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(171).
# 
#         Region: /DE1_SoC_testbench
# ** Warning: (vsim-3839) ./DE1_SoC.sv(187): Variable '/DE1_SoC_testbench/HEX3', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(171).
# 
#         Region: /DE1_SoC_testbench
# ** Warning: (vsim-3839) ./DE1_SoC.sv(186): Variable '/DE1_SoC_testbench/HEX2', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(171).
# 
#         Region: /DE1_SoC_testbench
# ** Warning: (vsim-3839) ./DE1_SoC.sv(185): Variable '/DE1_SoC_testbench/HEX1', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(171).
# 
#         Region: /DE1_SoC_testbench
# ** Warning: (vsim-3839) ./DE1_SoC.sv(184): Variable '/DE1_SoC_testbench/HEX0', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(171).
# 
#         Region: /DE1_SoC_testbench
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlftrfhj0i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftrfhj0i
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(368)
#    Time: 52476900 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 368
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 368
# MACRO ./runlab.do PAUSED at line 25
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Cody/Desktop/CSE390c/Lab7/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:15:05 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 17:15:05 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:15:06 on Mar 08,2015
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.outputOnClock
# Loading work.counter
# Loading work.checkCorrectPosition
# Loading work.assignHex
# Loading work.winner
# ** Warning: (vsim-3839) ./DE1_SoC.sv(187): Variable '/DE1_SoC_testbench/HEX5', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(171).
# 
#         Region: /DE1_SoC_testbench
# ** Warning: (vsim-3839) ./DE1_SoC.sv(187): Variable '/DE1_SoC_testbench/HEX4', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(171).
# 
#         Region: /DE1_SoC_testbench
# ** Warning: (vsim-3839) ./DE1_SoC.sv(187): Variable '/DE1_SoC_testbench/HEX3', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(171).
# 
#         Region: /DE1_SoC_testbench
# ** Warning: (vsim-3839) ./DE1_SoC.sv(186): Variable '/DE1_SoC_testbench/HEX2', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(171).
# 
#         Region: /DE1_SoC_testbench
# ** Warning: (vsim-3839) ./DE1_SoC.sv(185): Variable '/DE1_SoC_testbench/HEX1', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(171).
# 
#         Region: /DE1_SoC_testbench
# ** Warning: (vsim-3839) ./DE1_SoC.sv(184): Variable '/DE1_SoC_testbench/HEX0', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(171).
# 
#         Region: /DE1_SoC_testbench
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlftdek45a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftdek45a
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(391)
#    Time: 12 ns  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 391
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 391
# MACRO ./runlab.do PAUSED at line 25
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:17:12 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# ** Error: ./DE1_SoC.sv(185): (vlog-2110) Illegal reference to net "HEX0".
# 
# ** Error: ./DE1_SoC.sv(186): (vlog-2110) Illegal reference to net "HEX1".
# 
# ** Error: ./DE1_SoC.sv(187): (vlog-2110) Illegal reference to net "HEX2".
# 
# ** Error: ./DE1_SoC.sv(188): (vlog-2110) Illegal reference to net "HEX3".
# 
# ** Error: ./DE1_SoC.sv(188): (vlog-2110) Illegal reference to net "HEX4".
# 
# ** Error: ./DE1_SoC.sv(188): (vlog-2110) Illegal reference to net "HEX5".
# 
# -- Compiling module clock_divider
# End time: 17:17:12 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: D:/altera/14.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# invalid command name "vsim_increment_error_count"
#     while executing
# "::tcl_unknown vsim_increment_error_count"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:17:31 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 17:17:31 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:17:32 on Mar 08,2015
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.outputOnClock
# Loading work.counter
# Loading work.checkCorrectPosition
# Loading work.assignHex
# Loading work.winner
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlfth2k0ra".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfth2k0ra
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(392)
#    Time: 12 ns  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 392
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 392
# MACRO ./runlab.do PAUSED at line 25
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:18:33 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 17:18:34 on Mar 08,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:18:35 on Mar 08,2015
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.outputOnClock
# Loading work.counter
# Loading work.checkCorrectPosition
# Loading work.assignHex
# Loading work.winner
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlftmsvvk0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftmsvvk0
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(367)
#    Time: 9300 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 367
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 367
# MACRO ./runlab.do PAUSED at line 25
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:19:26 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 17:19:27 on Mar 08,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:19:28 on Mar 08,2015
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.outputOnClock
# Loading work.counter
# Loading work.checkCorrectPosition
# Loading work.assignHex
# Loading work.winner
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlftsdefav".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftsdefav
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(367)
#    Time: 9300 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 367
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 367
# MACRO ./runlab.do PAUSED at line 25
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:20:42 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 17:20:42 on Mar 08,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:20:44 on Mar 08,2015
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.outputOnClock
# Loading work.counter
# Loading work.checkCorrectPosition
# Loading work.assignHex
# Loading work.winner
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlftdhmbqx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftdhmbqx
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(367)
#    Time: 9300 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 367
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 367
# MACRO ./runlab.do PAUSED at line 25
add wave -position end  sim:/DE1_SoC_testbench/dut/HEX5
add wave -position end  sim:/DE1_SoC_testbench/dut/HEX2
add wave -position end  sim:/DE1_SoC_testbench/dut/HEX3
add wave -position end  sim:/DE1_SoC_testbench/dut/HEX0
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Cody/Desktop/CSE390c/Lab7/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:24:33 on Mar 08,2015
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# -- Compiling module clock_divider
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 17:24:34 on Mar 08,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:24:35 on Mar 08,2015
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.outputOnClock
# Loading work.counter
# Loading work.checkCorrectPosition
# Loading work.assignHex
# Loading work.winner
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: codyohl  Hostname: MAGENTA  ProcessID: 4512
# 
#           Attempting to use alternate WLF file "./wlftqz0zzd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftqz0zzd
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(392)
#    Time: 12 ns  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 392
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 392
# MACRO ./runlab.do PAUSED at line 25
add wave -position end  sim:/DE1_SoC_testbench/SW[9]
run
# End time: 17:43:23 on Mar 08,2015, Elapsed time: 0:18:48
# Errors: 0, Warnings: 2
