 
****************************************
Report : qor
Design : CLA_16b
Version: R-2020.09-SP5-1
Date   : Thu Aug 18 19:32:04 2022
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:              31.00
  Critical Path Length:        134.51
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 64
  Buf/Inv Cell Count:              16
  Buf Cell Count:                   0
  Inv Cell Count:                  16
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        64
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       22.020096
  Noncombinational Area:     0.000000
  Buf/Inv Area:              2.359296
  Total Buffer Area:             0.00
  Total Inverter Area:           2.36
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:                22.020096
  Design Area:              22.020096


  Design Rules
  -----------------------------------
  Total Number of Nets:            97
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: redhat003

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.04
  Mapping Optimization:                0.02
  -----------------------------------------
  Overall Compile Time:                0.27
  Overall Compile Wall Clock Time:     0.52

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
