# ğŸ” Hardware-based secure password storage using verilog

## ğŸ¯ Aim

To design and implement a simple **hardware-based secure password storage and validation system** using Verilog HDL. The system demonstrates **encryption, decryption, secure storage**, and **access control** through a master password mechanism.

---

## ğŸ› ï¸ Tools Used

- **Simulation**: ModelSim  
- **Synthesis & Implementation**: Xilinx Vivado

---

## ğŸ§  FPGA Family Used

- **Board**: Basys 3  
- **FPGA Family**: Xilinx Artix-7

---

## ğŸ“š Theory

### ğŸ” Introduction

This project implements a **basic secure password manager** using Verilog HDL. It provides:

- Symmetric encryption and decryption using XOR and bit rotation
- Storage of **10 encrypted passwords**
- Access control through a **master password mechanism**

The system is hardware-friendly, modular, and simple, suitable for basic security demonstration and learning.

---

## ğŸ“¦ Block Diagram

> *(Insert your Block Diagram here as an image or ASCII-art if needed)*

---

## âš™ï¸ Working Principle

### ğŸ” Encryption Process
- The **plaintext password** is XORâ€™ed with an 8-bit **master key**.
- The result is then **rotated left by 1 bit**.
- This output is **stored** as the encrypted password.

### ğŸ§  Storage
- A memory module **stores up to 10 encrypted passwords**.
- Passwords are written **synchronously** using a clock signal and a write-enable control.

### ğŸ”“ Validation
- The **master password** entered by the user is **compared** with a predefined constant.
- If the master password is **correct**, access to stored passwords is granted.

### ğŸ” Decryption Process
- Stored encrypted data is **rotated right by 1 bit**.
- The result is then **XORâ€™ed** with the master key to retrieve the **original password**.

### ğŸ§ª Testbench
- A simulation testbench is used to:
  - Verify encryption & decryption
  - Validate correct/incorrect master password scenarios
  - Ensure proper storage and retrieval logic

---

## âœ… Advantages

- Simple and efficient logic for **hardware implementation**
- **Symmetric encryption** â€“ easy to implement and reverse
- Modular design allows **easy extension or modification**

---

## âš ï¸ Disadvantages

- XOR-based encryption is **not secure** against sophisticated attacks
- Limited to storing **10 passwords** due to fixed memory

---

## ğŸ“‚ File Structure (Suggested)

```bash
secure-password-verilog/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ encryption.v
â”‚   â”œâ”€â”€ decryption.v
â”‚   â”œâ”€â”€ storage.v
â”‚   â”œâ”€â”€ master_password_check.v
â”‚   â””â”€â”€ top_module.v
â”œâ”€â”€ tb/
â”‚   â””â”€â”€ top_module_tb.v
â”œâ”€â”€ README.md
â””â”€â”€ reports/
    â””â”€â”€ synthesis_summary.txt
