###############################################################
#  Generated by:      Cadence Innovus 21.10-p004_1
#  OS:                Linux x86_64(Host ID caen-vnc-mi07.engin.umich.edu)
#  Generated on:      Sat Mar 19 03:07:41 2022
#  Design:            mult_chip
#  Command:           report_timing -max_paths 1000 > ${REPORT_PATH}/full_hold_timing.rpt
###############################################################
Path 1: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[14]           (^) checked with  leading edge of 
'i_clk'
Beginpoint: u_core/u_mult_block/signature[14] (^) triggered by  leading edge of 
'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.191
  Arrival Time                  1.193
  Slack Time                    1.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |           Arc            |    Cell    | Delay | Arrival | Required | 
     |                                             |                          |            |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------------+------------+-------+---------+----------| 
     | u_core/u_mult_block                         | clk ^                    |            |       |  -0.025 |   -1.027 | 
     | u_core/u_mult_block                         | clk ^ -> signature[14] ^ | mult_block | 0.515 |   0.490 |   -0.511 | 
     | u_core/POSTROUTEFE_PHC148_mult_sign_14      | A ^ -> Y ^               | DLY1X1TR   | 0.246 |   0.736 |   -0.266 | 
     | u_core/PLACEDFE_OFC54_FE_OFN25_mult_sign_14 | A ^ -> Y ^               | CLKBUFX2TR | 0.214 |   0.950 |   -0.052 | 
     | u_core/U47                                  | B1 ^ -> Y ^              | AO22X2TR   | 0.240 |   1.190 |    0.188 | 
     | u_core/u_SIGN_MEM                           | D[14] ^                  | SIGN_MEM   | 0.003 |   1.193 |    0.191 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[0]           (^) checked with  leading edge of 
'i_clk'
Beginpoint: u_core/u_mult_block/signature[0] (^) triggered by  leading edge of 
'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.191
  Arrival Time                  1.201
  Slack Time                    1.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     | u_core/u_mult_block                   | clk ^                   |            |       |  -0.025 |   -1.035 | 
     | u_core/u_mult_block                   | clk ^ -> signature[0] ^ | mult_block | 0.497 |   0.472 |   -0.538 | 
     | u_core/POSTROUTEFE_PHC154_mult_sign_0 | A ^ -> Y ^              | CLKBUFX2TR | 0.079 |   0.550 |   -0.459 | 
     | u_core/POSTCTSFE_PHC70_mult_sign_0    | A ^ -> Y ^              | DLY3X1TR   | 0.467 |   1.017 |    0.007 | 
     | u_core/U44                            | B1 ^ -> Y ^             | AO22X1TR   | 0.184 |   1.201 |    0.191 | 
     | u_core/u_SIGN_MEM                     | D[0] ^                  | SIGN_MEM   | 0.000 |   1.201 |    0.191 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[10]           (^) checked with  leading edge of 
'i_clk'
Beginpoint: u_core/u_mult_block/signature[10] (^) triggered by  leading edge of 
'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.191
  Arrival Time                  1.206
  Slack Time                    1.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |           Arc            |    Cell    | Delay | Arrival | Required | 
     |                                                 |                          |            |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------+------------+-------+---------+----------| 
     | u_core/u_mult_block                             | clk ^                    |            |       |  -0.025 |   -1.040 | 
     | u_core/u_mult_block                             | clk ^ -> signature[10] ^ | mult_block | 0.477 |   0.452 |   -0.563 | 
     | u_core/PLACEDFE_OFC30_mult_sign_10              | A ^ -> Y v               | CLKINVX2TR | 0.058 |   0.510 |   -0.504 | 
     | u_core/POSTROUTEFE_PHC151_FE_OFN30_mult_sign_10 | A v -> Y v               | DLY2X1TR   | 0.182 |   0.692 |   -0.322 | 
     | u_core/PLACEDFE_OFC31_mult_sign_10              | A v -> Y ^               | CLKINVX2TR | 0.152 |   0.844 |   -0.170 | 
     | u_core/POSTCTSFE_OFC60_FE_OFN31_mult_sign_10    | A ^ -> Y ^               | CLKBUFX2TR | 0.171 |   1.015 |    0.000 | 
     | u_core/U87                                      | B1 ^ -> Y ^              | AO22X2TR   | 0.188 |   1.202 |    0.188 | 
     | u_core/u_SIGN_MEM                               | D[10] ^                  | SIGN_MEM   | 0.003 |   1.206 |    0.191 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[7]           (^) checked with  leading edge of 
'i_clk'
Beginpoint: u_core/u_mult_block/signature[7] (^) triggered by  leading edge of 
'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.191
  Arrival Time                  1.212
  Slack Time                    1.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     | u_core/u_mult_block                   | clk ^                   |            |       |  -0.025 |   -1.045 | 
     | u_core/u_mult_block                   | clk ^ -> signature[7] ^ | mult_block | 0.509 |   0.484 |   -0.536 | 
     | u_core/POSTROUTEFE_PHC149_mult_sign_7 | A ^ -> Y ^              | DLY2X1TR   | 0.204 |   0.688 |   -0.332 | 
     | u_core/POSTCTSFE_PHC79_mult_sign_7    | A ^ -> Y ^              | DLY1X1TR   | 0.264 |   0.953 |   -0.068 | 
     | u_core/U35                            | B1 ^ -> Y ^             | AO22X1TR   | 0.257 |   1.210 |    0.189 | 
     | u_core/u_SIGN_MEM                     | D[7] ^                  | SIGN_MEM   | 0.002 |   1.212 |    0.191 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[15]           (^) checked with  leading edge of 
'i_clk'
Beginpoint: u_core/u_mult_block/signature[15] (^) triggered by  leading edge of 
'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.191
  Arrival Time                  1.214
  Slack Time                    1.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |           Arc            |    Cell    | Delay | Arrival | Required | 
     |                                             |                          |            |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------------+------------+-------+---------+----------| 
     | u_core/u_mult_block                         | clk ^                    |            |       |  -0.025 |   -1.047 | 
     | u_core/u_mult_block                         | clk ^ -> signature[15] ^ | mult_block | 0.642 |   0.617 |   -0.406 | 
     | u_core/POSTROUTEFE_PHC156_mult_sign_15      | A ^ -> Y ^               | DLY1X1TR   | 0.206 |   0.822 |   -0.200 | 
     | u_core/PLACEDFE_OFC49_FE_OFN24_mult_sign_15 | A ^ -> Y ^               | CLKBUFX2TR | 0.190 |   1.013 |   -0.009 | 
     | u_core/U46                                  | B1 ^ -> Y ^              | AO22X1TR   | 0.198 |   1.211 |    0.189 | 
     | u_core/u_SIGN_MEM                           | D[15] ^                  | SIGN_MEM   | 0.002 |   1.214 |    0.191 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[2]           (^) checked with  leading edge of 
'i_clk'
Beginpoint: u_core/u_mult_block/signature[2] (^) triggered by  leading edge of 
'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.191
  Arrival Time                  1.215
  Slack Time                    1.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     | u_core/u_mult_block                   | clk ^                   |            |       |  -0.025 |   -1.049 | 
     | u_core/u_mult_block                   | clk ^ -> signature[2] ^ | mult_block | 0.486 |   0.461 |   -0.563 | 
     | u_core/POSTROUTEFE_PHC150_mult_sign_2 | A ^ -> Y ^              | DLY2X1TR   | 0.216 |   0.677 |   -0.347 | 
     | u_core/POSTCTSFE_PHC71_mult_sign_2    | A ^ -> Y ^              | DLY2X1TR   | 0.356 |   1.033 |    0.009 | 
     | u_core/U40                            | B1 ^ -> Y ^             | AO22X1TR   | 0.182 |   1.215 |    0.191 | 
     | u_core/u_SIGN_MEM                     | D[2] ^                  | SIGN_MEM   | 0.000 |   1.215 |    0.191 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[9]           (^) checked with  leading edge of 
'i_clk'
Beginpoint: u_core/u_mult_block/signature[9] (^) triggered by  leading edge of 
'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.191
  Arrival Time                  1.219
  Slack Time                    1.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                            |                         |            |       |  Time   |   Time   | 
     |--------------------------------------------+-------------------------+------------+-------+---------+----------| 
     | u_core/u_mult_block                        | clk ^                   |            |       |  -0.025 |   -1.053 | 
     | u_core/u_mult_block                        | clk ^ -> signature[9] ^ | mult_block | 0.509 |   0.484 |   -0.544 | 
     | u_core/POSTROUTEFE_PHC145_mult_sign_9      | A ^ -> Y ^              | DLY2X1TR   | 0.354 |   0.838 |   -0.189 | 
     | u_core/PLACEDFE_OFC42_FE_OFN32_mult_sign_9 | A ^ -> Y ^              | CLKBUFX2TR | 0.153 |   0.991 |   -0.036 | 
     | u_core/U86                                 | B1 ^ -> Y ^             | AO22X2TR   | 0.224 |   1.215 |    0.187 | 
     | u_core/u_SIGN_MEM                          | D[9] ^                  | SIGN_MEM   | 0.004 |   1.219 |    0.191 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[4]           (^) checked with  leading edge of 
'i_clk'
Beginpoint: u_core/u_mult_block/signature[4] (^) triggered by  leading edge of 
'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.191
  Arrival Time                  1.220
  Slack Time                    1.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     | u_core/u_mult_block                   | clk ^                   |            |       |  -0.025 |   -1.053 | 
     | u_core/u_mult_block                   | clk ^ -> signature[4] ^ | mult_block | 0.488 |   0.463 |   -0.565 | 
     | u_core/POSTROUTEFE_PHC152_mult_sign_4 | A ^ -> Y ^              | DLY2X1TR   | 0.213 |   0.676 |   -0.352 | 
     | u_core/POSTCTSFE_PHC77_mult_sign_4    | A ^ -> Y ^              | DLY2X1TR   | 0.355 |   1.031 |    0.003 | 
     | u_core/U38                            | B1 ^ -> Y ^             | AO22X1TR   | 0.188 |   1.220 |    0.191 | 
     | u_core/u_SIGN_MEM                     | D[4] ^                  | SIGN_MEM   | 0.000 |   1.220 |    0.191 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin u_core/cnt_reg_3_/CK 
Endpoint:   u_core/cnt_reg_3_/D (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_3_/Q (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.009
+ Hold                         -0.070
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.120
  Arrival Time                  1.158
  Slack Time                    1.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.010
     = Beginpoint Arrival Time       -0.010
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                               |             |          |       |  Time   |   Time   | 
     |-------------------------------+-------------+----------+-------+---------+----------| 
     | u_core/cnt_reg_3_             | CK ^        |          |       |  -0.010 |   -1.047 | 
     | u_core/cnt_reg_3_             | CK ^ -> Q ^ | DFFRX1TR | 0.267 |   0.257 |   -0.781 | 
     | u_core/POSTCTSFE_PHC104_cnt_3 | A ^ -> Y ^  | DLY3X1TR | 0.292 |   0.549 |   -0.488 | 
     | u_core/POSTCTSFE_PHC66_cnt_3  | A ^ -> Y ^  | DLY4X1TR | 0.475 |   1.025 |   -0.013 | 
     | u_core/U75                    | B0 ^ -> Y ^ | AO22X1TR | 0.133 |   1.158 |    0.120 | 
     | u_core/cnt_reg_3_             | D ^         | DFFRX1TR | 0.000 |   1.158 |    0.120 | 
     +-------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin u_core/cnt_reg_0_/CK 
Endpoint:   u_core/cnt_reg_0_/D  (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_0_/QN (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.007
+ Hold                         -0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.159
  Arrival Time                  1.198
  Slack Time                    1.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | u_core/cnt_reg_0_          | CK ^         |           |       |  -0.008 |   -1.048 | 
     | u_core/cnt_reg_0_          | CK ^ -> QN ^ | DFFRX1TR  | 0.386 |   0.377 |   -0.662 | 
     | u_core/POSTCTSFE_PHC94_n59 | A ^ -> Y ^   | DLY4X1TR  | 0.406 |   0.783 |   -0.256 | 
     | u_core/U89                 | B1 ^ -> Y v  | AOI22X1TR | 0.052 |   0.835 |   -0.204 | 
     | u_core/POSTCTSFE_PHC84_n25 | A v -> Y v   | DLY4X1TR  | 0.363 |   1.198 |    0.159 | 
     | u_core/cnt_reg_0_          | D v          | DFFRX1TR  | 0.000 |   1.198 |    0.159 | 
     +------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/A[9] (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_9_/Q    (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.192
  Arrival Time                  1.236
  Slack Time                    1.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                               |             |          |       |  Time   |   Time   | 
     |-------------------------------+-------------+----------+-------+---------+----------| 
     | u_core/cnt_reg_9_             | CK ^        |          |       |  -0.008 |   -1.053 | 
     | u_core/cnt_reg_9_             | CK ^ -> Q v | DFFRX1TR | 0.319 |   0.311 |   -0.734 | 
     | u_core/POSTCTSFE_PHC63_cnt_9  | A v -> Y v  | DLY4X1TR | 0.453 |   0.764 |   -0.280 | 
     | u_core/POSTCTSFE_PHC103_cnt_9 | A v -> Y v  | DLY2X1TR | 0.209 |   0.974 |   -0.071 | 
     | u_core/U48                    | A0 v -> Y v | AO22X1TR | 0.261 |   1.235 |    0.190 | 
     | u_core/u_SIGN_MEM             | A[9] v      | SIGN_MEM | 0.002 |   1.236 |    0.192 | 
     +-------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin u_core/state_reg_1_/CK 
Endpoint:   u_core/state_reg_1_/D (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/state_reg_1_/Q (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.007
+ Hold                         -0.070
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.121
  Arrival Time                  1.167
  Slack Time                    1.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                |             |           |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+---------+----------| 
     | u_core/state_reg_1_            | CK ^        |           |       |  -0.008 |   -1.054 | 
     | u_core/state_reg_1_            | CK ^ -> Q ^ | DFFRX1TR  | 0.271 |   0.262 |   -0.783 | 
     | u_core/POSTCTSFE_PHC97_state_1 | A ^ -> Y ^  | DLY4X1TR  | 0.408 |   0.671 |   -0.375 | 
     | u_core/U85                     | B0 ^ -> Y v | AOI21X1TR | 0.035 |   0.705 |   -0.340 | 
     | u_core/POSTCTSFE_PHC86_n53     | A v -> Y v  | DLY4X1TR  | 0.394 |   1.100 |    0.054 | 
     | u_core/U26                     | A v -> Y ^  | INVX1TR   | 0.067 |   1.167 |    0.121 | 
     | u_core/state_reg_1_            | D ^         | DFFRX1TR  | 0.000 |   1.167 |    0.121 | 
     +---------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[13]           (^) checked with  leading edge of 
'i_clk'
Beginpoint: u_core/u_mult_block/signature[13] (^) triggered by  leading edge of 
'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.191
  Arrival Time                  1.244
  Slack Time                    1.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |           Arc            |    Cell    | Delay | Arrival | Required | 
     |                                             |                          |            |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------------+------------+-------+---------+----------| 
     | u_core/u_mult_block                         | clk ^                    |            |       |  -0.025 |   -1.078 | 
     | u_core/u_mult_block                         | clk ^ -> signature[13] ^ | mult_block | 0.581 |   0.555 |   -0.497 | 
     | u_core/POSTROUTEFE_PHC147_mult_sign_13      | A ^ -> Y ^               | DLY2X1TR   | 0.302 |   0.857 |   -0.195 | 
     | u_core/PLACEDFE_OFC46_FE_OFN26_mult_sign_13 | A ^ -> Y ^               | CLKBUFX2TR | 0.148 |   1.005 |   -0.047 | 
     | u_core/U41                                  | B1 ^ -> Y ^              | AO22X2TR   | 0.235 |   1.241 |    0.188 | 
     | u_core/u_SIGN_MEM                           | D[13] ^                  | SIGN_MEM   | 0.003 |   1.244 |    0.191 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[1]           (^) checked with  leading edge of 
'i_clk'
Beginpoint: u_core/u_mult_block/signature[1] (^) triggered by  leading edge of 
'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.191
  Arrival Time                  1.245
  Slack Time                    1.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     | u_core/u_mult_block                   | clk ^                   |            |       |  -0.025 |   -1.079 | 
     | u_core/u_mult_block                   | clk ^ -> signature[1] ^ | mult_block | 0.608 |   0.582 |   -0.471 | 
     | u_core/POSTCTSFE_PHC68_mult_sign_1    | A ^ -> Y ^              | DLY4X1TR   | 0.443 |   1.026 |   -0.028 | 
     | u_core/POSTROUTEFE_PHC159_mult_sign_1 | A ^ -> Y ^              | CLKBUFX2TR | 0.070 |   1.096 |    0.042 | 
     | u_core/U32                            | B1 ^ -> Y ^             | AO22X1TR   | 0.149 |   1.245 |    0.191 | 
     | u_core/u_SIGN_MEM                     | D[1] ^                  | SIGN_MEM   | 0.000 |   1.245 |    0.191 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[3]           (^) checked with  leading edge of 
'i_clk'
Beginpoint: u_core/u_mult_block/signature[3] (^) triggered by  leading edge of 
'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.191
  Arrival Time                  1.247
  Slack Time                    1.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     | u_core/u_mult_block                   | clk ^                   |            |       |  -0.025 |   -1.080 | 
     | u_core/u_mult_block                   | clk ^ -> signature[3] ^ | mult_block | 0.486 |   0.461 |   -0.594 | 
     | u_core/POSTROUTEFE_PHC155_mult_sign_3 | A ^ -> Y ^              | DLY2X1TR   | 0.212 |   0.673 |   -0.383 | 
     | u_core/POSTCTSFE_PHC72_mult_sign_3    | A ^ -> Y ^              | DLY2X1TR   | 0.372 |   1.045 |   -0.011 | 
     | u_core/U39                            | B1 ^ -> Y ^             | AO22X1TR   | 0.202 |   1.247 |    0.191 | 
     | u_core/u_SIGN_MEM                     | D[3] ^                  | SIGN_MEM   | 0.000 |   1.247 |    0.191 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[8]           (^) checked with  leading edge of 
'i_clk'
Beginpoint: u_core/u_mult_block/signature[8] (^) triggered by  leading edge of 
'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.191
  Arrival Time                  1.250
  Slack Time                    1.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                            |                         |            |       |  Time   |   Time   | 
     |--------------------------------------------+-------------------------+------------+-------+---------+----------| 
     | u_core/u_mult_block                        | clk ^                   |            |       |  -0.025 |   -1.084 | 
     | u_core/u_mult_block                        | clk ^ -> signature[8] ^ | mult_block | 0.550 |   0.525 |   -0.533 | 
     | u_core/POSTROUTEFE_PHC158_mult_sign_8      | A ^ -> Y ^              | DLY1X1TR   | 0.230 |   0.755 |   -0.303 | 
     | u_core/PLACEDFE_OFC38_FE_OFN33_mult_sign_8 | A ^ -> Y ^              | CLKBUFX2TR | 0.271 |   1.027 |   -0.032 | 
     | u_core/U31                                 | B1 ^ -> Y ^             | AO22X2TR   | 0.220 |   1.247 |    0.188 | 
     | u_core/u_SIGN_MEM                          | D[8] ^                  | SIGN_MEM   | 0.003 |   1.250 |    0.191 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[11]           (^) checked with  leading edge of 
'i_clk'
Beginpoint: u_core/u_mult_block/signature[11] (^) triggered by  leading edge of 
'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.191
  Arrival Time                  1.252
  Slack Time                    1.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |           Arc            |    Cell    | Delay | Arrival | Required | 
     |                                             |                          |            |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------------+------------+-------+---------+----------| 
     | u_core/u_mult_block                         | clk ^                    |            |       |  -0.025 |   -1.086 | 
     | u_core/u_mult_block                         | clk ^ -> signature[11] ^ | mult_block | 0.491 |   0.466 |   -0.595 | 
     | u_core/POSTROUTEFE_PHC153_mult_sign_11      | A ^ -> Y ^               | DLY1X1TR   | 0.282 |   0.747 |   -0.313 | 
     | u_core/PLACEDFE_OFC39_FE_OFN29_mult_sign_11 | A ^ -> Y ^               | CLKBUFX2TR | 0.236 |   0.984 |   -0.077 | 
     | u_core/U43                                  | B1 ^ -> Y ^              | AO22X2TR   | 0.265 |   1.249 |    0.188 | 
     | u_core/u_SIGN_MEM                           | D[11] ^                  | SIGN_MEM   | 0.003 |   1.252 |    0.191 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin u_core/cnt_reg_6_/CK 
Endpoint:   u_core/cnt_reg_6_/D  (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_6_/QN (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                         -0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.159
  Arrival Time                  1.225
  Slack Time                    1.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | u_core/cnt_reg_6_           | CK ^         |           |       |  -0.009 |   -1.074 | 
     | u_core/cnt_reg_6_           | CK ^ -> QN ^ | DFFRX1TR  | 0.382 |   0.374 |   -0.692 | 
     | u_core/POSTCTSFE_PHC62_n55  | A ^ -> Y ^   | DLY4X1TR  | 0.428 |   0.802 |   -0.264 | 
     | u_core/U96                  | B1 ^ -> Y v  | OAI32X1TR | 0.063 |   0.865 |   -0.201 | 
     | u_core/POSTCTSFE_PHC114_n19 | A v -> Y v   | DLY4X1TR  | 0.360 |   1.225 |    0.159 | 
     | u_core/cnt_reg_6_           | D v          | DFFRX1TR  | 0.000 |   1.225 |    0.159 | 
     +-------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin u_core/cnt_reg_1_/CK 
Endpoint:   u_core/cnt_reg_1_/D    (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/state_reg_1_/QN (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.007
+ Hold                         -0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.160
  Arrival Time                  1.230
  Slack Time                    1.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | u_core/state_reg_1_        | CK ^         |           |       |  -0.008 |   -1.078 | 
     | u_core/state_reg_1_        | CK ^ -> QN v | DFFRX1TR  | 0.318 |   0.310 |   -0.760 | 
     | u_core/POSTCTSFE_PHC73_n57 | A v -> Y v   | DLY4X1TR  | 0.416 |   0.726 |   -0.344 | 
     | u_core/U24                 | A v -> Y ^   | NAND2X1TR | 0.251 |   0.976 |   -0.093 | 
     | u_core/U70                 | B0 ^ -> Y v  | OAI21X1TR | 0.088 |   1.064 |   -0.006 | 
     | u_core/U72                 | A1 v -> Y v  | AO22X1TR  | 0.166 |   1.230 |    0.160 | 
     | u_core/cnt_reg_1_          | D v          | DFFRX1TR  | 0.000 |   1.230 |    0.160 | 
     +------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[5]           (^) checked with  leading edge of 
'i_clk'
Beginpoint: u_core/u_mult_block/signature[5] (^) triggered by  leading edge of 
'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.191
  Arrival Time                  1.265
  Slack Time                    1.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     | u_core/u_mult_block                   | clk ^                   |            |       |  -0.025 |   -1.099 | 
     | u_core/u_mult_block                   | clk ^ -> signature[5] ^ | mult_block | 0.493 |   0.468 |   -0.605 | 
     | u_core/POSTROUTEFE_PHC157_mult_sign_5 | A ^ -> Y ^              | DLY2X1TR   | 0.208 |   0.677 |   -0.397 | 
     | u_core/POSTCTSFE_PHC76_mult_sign_5    | A ^ -> Y ^              | DLY2X1TR   | 0.390 |   1.067 |   -0.007 | 
     | u_core/U37                            | B1 ^ -> Y ^             | AO22X1TR   | 0.198 |   1.265 |    0.191 | 
     | u_core/u_SIGN_MEM                     | D[5] ^                  | SIGN_MEM   | 0.000 |   1.265 |    0.191 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin u_core/cnt_reg_10_/CK 
Endpoint:   u_core/cnt_reg_10_/D  (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_10_/QN (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                         -0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.159
  Arrival Time                  1.233
  Slack Time                    1.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | u_core/cnt_reg_10_          | CK ^         |           |       |  -0.009 |   -1.083 | 
     | u_core/cnt_reg_10_          | CK ^ -> QN ^ | DFFRX1TR  | 0.385 |   0.376 |   -0.698 | 
     | u_core/POSTCTSFE_PHC107_n58 | A ^ -> Y ^   | DLY4X1TR  | 0.436 |   0.813 |   -0.262 | 
     | u_core/U100                 | B1 ^ -> Y v  | OAI32X1TR | 0.061 |   0.874 |   -0.201 | 
     | u_core/POSTCTSFE_PHC88_n15  | A v -> Y v   | DLY4X1TR  | 0.360 |   1.233 |    0.159 | 
     | u_core/cnt_reg_10_          | D v          | DFFRX1TR  | 0.000 |   1.233 |    0.159 | 
     +-------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/CEN (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/state_reg_0_/Q (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.191
  Arrival Time                  1.266
  Slack Time                    1.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                |             |           |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+---------+----------| 
     | u_core/state_reg_0_            | CK ^        |           |       |  -0.008 |   -1.083 | 
     | u_core/state_reg_0_            | CK ^ -> Q ^ | DFFRX1TR  | 0.266 |   0.258 |   -0.817 | 
     | u_core/POSTCTSFE_PHC74_state_0 | A ^ -> Y ^  | DLY4X1TR  | 0.440 |   0.697 |   -0.378 | 
     | u_core/U28                     | B ^ -> Y v  | NAND2X1TR | 0.105 |   0.802 |   -0.273 | 
     | u_core/POSTCTSFE_PHC101_n49    | A v -> Y v  | DLY2X1TR  | 0.211 |   1.013 |   -0.062 | 
     | u_core/U33                     | B1 v -> Y v | AO22X1TR  | 0.253 |   1.266 |    0.191 | 
     | u_core/u_SIGN_MEM              | CEN v       | SIGN_MEM  | 0.000 |   1.266 |    0.191 | 
     +---------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[12]           (^) checked with  leading edge of 
'i_clk'
Beginpoint: u_core/u_mult_block/signature[12] (^) triggered by  leading edge of 
'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.191
  Arrival Time                  1.266
  Slack Time                    1.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |           Arc            |    Cell    | Delay | Arrival | Required | 
     |                                                 |                          |            |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------+------------+-------+---------+----------| 
     | u_core/u_mult_block                             | clk ^                    |            |       |  -0.025 |   -1.100 | 
     | u_core/u_mult_block                             | clk ^ -> signature[12] ^ | mult_block | 0.567 |   0.542 |   -0.533 | 
     | u_core/PLACEDFE_OFC27_mult_sign_12              | A ^ -> Y v               | CLKINVX2TR | 0.053 |   0.595 |   -0.480 | 
     | u_core/PLACEDFE_OFC28_mult_sign_12              | A v -> Y ^               | CLKINVX2TR | 0.060 |   0.655 |   -0.420 | 
     | u_core/POSTROUTEFE_PHC160_FE_OFN28_mult_sign_12 | A ^ -> Y ^               | CLKBUFX2TR | 0.157 |   0.812 |   -0.263 | 
     | u_core/PLACEDFE_OFC40_FE_OFN28_mult_sign_12     | A ^ -> Y ^               | CLKBUFX2TR | 0.226 |   1.038 |   -0.037 | 
     | u_core/U42                                      | B1 ^ -> Y ^              | AO22X2TR   | 0.225 |   1.263 |    0.188 | 
     | u_core/u_SIGN_MEM                               | D[12] ^                  | SIGN_MEM   | 0.003 |   1.266 |    0.191 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/A[8] (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_8_/Q    (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.191
  Arrival Time                  1.267
  Slack Time                    1.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     | u_core/cnt_reg_8_            | CK ^        |          |       |  -0.009 |   -1.084 | 
     | u_core/cnt_reg_8_            | CK ^ -> Q ^ | DFFRX1TR | 0.263 |   0.254 |   -0.822 | 
     | u_core/POSTCTSFE_PHC95_cnt_8 | A ^ -> Y ^  | DLY3X1TR | 0.292 |   0.546 |   -0.530 | 
     | u_core/POSTCTSFE_PHC81_cnt_8 | A ^ -> Y ^  | DLY4X1TR | 0.444 |   0.989 |   -0.087 | 
     | u_core/U49                   | A0 ^ -> Y ^ | AO22X1TR | 0.278 |   1.267 |    0.191 | 
     | u_core/u_SIGN_MEM            | A[8] ^      | SIGN_MEM | 0.000 |   1.267 |    0.191 | 
     +------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/WEN (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/state_reg_0_/Q (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.191
  Arrival Time                  1.277
  Slack Time                    1.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                |             |           |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+---------+----------| 
     | u_core/state_reg_0_            | CK ^        |           |       |  -0.008 |   -1.094 | 
     | u_core/state_reg_0_            | CK ^ -> Q ^ | DFFRX1TR  | 0.266 |   0.258 |   -0.828 | 
     | u_core/POSTCTSFE_PHC74_state_0 | A ^ -> Y ^  | DLY4X1TR  | 0.440 |   0.697 |   -0.388 | 
     | u_core/U28                     | B ^ -> Y v  | NAND2X1TR | 0.105 |   0.802 |   -0.283 | 
     | u_core/POSTCTSFE_PHC101_n49    | A v -> Y v  | DLY2X1TR  | 0.211 |   1.013 |   -0.073 | 
     | u_core/U29                     | B1 v -> Y v | AO22X1TR  | 0.263 |   1.276 |    0.191 | 
     | u_core/u_SIGN_MEM              | WEN v       | SIGN_MEM  | 0.000 |   1.277 |    0.191 | 
     +---------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin u_core/cnt_reg_8_/CK 
Endpoint:   u_core/cnt_reg_8_/D  (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_8_/QN (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.161
  Arrival Time                  1.249
  Slack Time                    1.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | u_core/cnt_reg_8_           | CK ^         |           |       |  -0.009 |   -1.096 | 
     | u_core/cnt_reg_8_           | CK ^ -> QN ^ | DFFRX1TR  | 0.391 |   0.383 |   -0.705 | 
     | u_core/POSTCTSFE_PHC105_n56 | A ^ -> Y ^   | DLY4X1TR  | 0.448 |   0.831 |   -0.257 | 
     | u_core/U98                  | B1 ^ -> Y v  | OAI32X1TR | 0.068 |   0.899 |   -0.189 | 
     | u_core/POSTCTSFE_PHC89_n17  | A v -> Y v   | DLY4X1TR  | 0.350 |   1.249 |    0.161 | 
     | u_core/cnt_reg_8_           | D v          | DFFRX1TR  | 0.000 |   1.249 |    0.161 | 
     +-------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin u_core/cnt_reg_4_/CK 
Endpoint:   u_core/cnt_reg_4_/D  (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_4_/QN (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.009
+ Hold                         -0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.158
  Arrival Time                  1.247
  Slack Time                    1.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.010
     = Beginpoint Arrival Time       -0.010
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | u_core/cnt_reg_4_           | CK ^         |           |       |  -0.010 |   -1.099 | 
     | u_core/cnt_reg_4_           | CK ^ -> QN ^ | DFFRX1TR  | 0.382 |   0.372 |   -0.717 | 
     | u_core/POSTCTSFE_PHC67_n54  | A ^ -> Y ^   | DLY4X1TR  | 0.446 |   0.818 |   -0.271 | 
     | u_core/U94                  | B1 ^ -> Y v  | OAI32X1TR | 0.067 |   0.886 |   -0.204 | 
     | u_core/POSTCTSFE_PHC112_n21 | A v -> Y v   | DLY4X1TR  | 0.361 |   1.247 |    0.158 | 
     | u_core/cnt_reg_4_           | D v          | DFFRX1TR  | 0.000 |   1.247 |    0.158 | 
     +-------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/A[10] (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_10_/Q    (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.191
  Arrival Time                  1.281
  Slack Time                    1.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                               |             |          |       |  Time   |   Time   | 
     |-------------------------------+-------------+----------+-------+---------+----------| 
     | u_core/cnt_reg_10_            | CK ^        |          |       |  -0.009 |   -1.098 | 
     | u_core/cnt_reg_10_            | CK ^ -> Q ^ | DFFRX1TR | 0.264 |   0.256 |   -0.834 | 
     | u_core/POSTCTSFE_PHC96_cnt_10 | A ^ -> Y ^  | DLY3X1TR | 0.299 |   0.555 |   -0.535 | 
     | u_core/POSTCTSFE_PHC80_cnt_10 | A ^ -> Y ^  | DLY4X1TR | 0.443 |   0.998 |   -0.091 | 
     | u_core/U56                    | A0 ^ -> Y ^ | AO22X1TR | 0.282 |   1.280 |    0.191 | 
     | u_core/u_SIGN_MEM             | A[10] ^     | SIGN_MEM | 0.001 |   1.281 |    0.191 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[6]           (^) checked with  leading edge of 
'i_clk'
Beginpoint: u_core/u_mult_block/signature[6] (^) triggered by  leading edge of 
'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.191
  Arrival Time                  1.282
  Slack Time                    1.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.025
     = Beginpoint Arrival Time       -0.025
     +-----------------------------------------------------------------------------------------------------------+ 
     |               Instance                |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                       |                         |            |       |  Time   |   Time   | 
     |---------------------------------------+-------------------------+------------+-------+---------+----------| 
     | u_core/u_mult_block                   | clk ^                   |            |       |  -0.025 |   -1.116 | 
     | u_core/u_mult_block                   | clk ^ -> signature[6] ^ | mult_block | 0.514 |   0.489 |   -0.602 | 
     | u_core/POSTROUTEFE_PHC146_mult_sign_6 | A ^ -> Y ^              | DLY3X1TR   | 0.303 |   0.792 |   -0.299 | 
     | u_core/POSTCTSFE_PHC78_mult_sign_6    | A ^ -> Y ^              | DLY1X1TR   | 0.263 |   1.055 |   -0.035 | 
     | u_core/U36                            | B1 ^ -> Y ^             | AO22X1TR   | 0.225 |   1.281 |    0.190 | 
     | u_core/u_SIGN_MEM                     | D[6] ^                  | SIGN_MEM   | 0.001 |   1.282 |    0.191 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin u_core/state_reg_0_/CK 
Endpoint:   u_core/state_reg_0_/D  (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/state_reg_1_/QN (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.007
+ Hold                         -0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.160
  Arrival Time                  1.270
  Slack Time                    1.110
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     | u_core/state_reg_1_         | CK ^         |           |       |  -0.008 |   -1.119 | 
     | u_core/state_reg_1_         | CK ^ -> QN ^ | DFFRX1TR  | 0.383 |   0.375 |   -0.736 | 
     | u_core/POSTCTSFE_PHC73_n57  | A ^ -> Y ^   | DLY4X1TR  | 0.461 |   0.836 |   -0.275 | 
     | u_core/U88                  | A2 ^ -> Y v  | AOI32X1TR | 0.074 |   0.910 |   -0.200 | 
     | u_core/POSTCTSFE_PHC109_n27 | A v -> Y v   | DLY4X1TR  | 0.360 |   1.270 |    0.160 | 
     | u_core/state_reg_0_         | D v          | DFFRX1TR  | 0.000 |   1.270 |    0.160 | 
     +-------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/A[11] (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_11_/Q    (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.191
  Arrival Time                  1.314
  Slack Time                    1.122
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                               |             |          |       |  Time   |   Time   | 
     |-------------------------------+-------------+----------+-------+---------+----------| 
     | u_core/cnt_reg_11_            | CK ^        |          |       |  -0.008 |   -1.130 | 
     | u_core/cnt_reg_11_            | CK ^ -> Q ^ | DFFRX1TR | 0.262 |   0.253 |   -0.869 | 
     | u_core/POSTCTSFE_PHC60_cnt_11 | A ^ -> Y ^  | DLY4X1TR | 0.472 |   0.725 |   -0.397 | 
     | u_core/POSTCTSFE_PHC99_cnt_11 | A ^ -> Y ^  | DLY3X1TR | 0.301 |   1.026 |   -0.096 | 
     | u_core/U55                    | A0 ^ -> Y ^ | AO22X1TR | 0.285 |   1.312 |    0.190 | 
     | u_core/u_SIGN_MEM             | A[11] ^     | SIGN_MEM | 0.002 |   1.314 |    0.191 | 
     +-------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/A[7] (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_7_/Q    (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.191
  Arrival Time                  1.317
  Slack Time                    1.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                               |             |          |       |  Time   |   Time   | 
     |-------------------------------+-------------+----------+-------+---------+----------| 
     | u_core/cnt_reg_7_             | CK ^        |          |       |  -0.009 |   -1.134 | 
     | u_core/cnt_reg_7_             | CK ^ -> Q ^ | DFFRX1TR | 0.272 |   0.263 |   -0.862 | 
     | u_core/POSTCTSFE_PHC108_cnt_7 | A ^ -> Y ^  | DLY3X1TR | 0.294 |   0.557 |   -0.568 | 
     | u_core/POSTCTSFE_PHC65_cnt_7  | A ^ -> Y ^  | DLY4X1TR | 0.480 |   1.037 |   -0.088 | 
     | u_core/U50                    | A0 ^ -> Y ^ | AO22X1TR | 0.279 |   1.316 |    0.191 | 
     | u_core/u_SIGN_MEM             | A[7] ^      | SIGN_MEM | 0.000 |   1.317 |    0.191 | 
     +-------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin u_core/cnt_reg_11_/CK 
Endpoint:   u_core/cnt_reg_11_/D (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_11_/Q (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.007
+ Hold                         -0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.159
  Arrival Time                  1.290
  Slack Time                    1.130
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                               |             |          |       |  Time   |   Time   | 
     |-------------------------------+-------------+----------+-------+---------+----------| 
     | u_core/cnt_reg_11_            | CK ^        |          |       |  -0.008 |   -1.138 | 
     | u_core/cnt_reg_11_            | CK ^ -> Q v | DFFRX1TR | 0.322 |   0.314 |   -0.817 | 
     | u_core/POSTCTSFE_PHC60_cnt_11 | A v -> Y v  | DLY4X1TR | 0.429 |   0.743 |   -0.387 | 
     | u_core/U101                   | A0 v -> Y v | AO22X1TR | 0.183 |   0.926 |   -0.204 | 
     | u_core/POSTCTSFE_PHC90_n14    | A v -> Y v  | DLY4X1TR | 0.364 |   1.290 |    0.159 | 
     | u_core/cnt_reg_11_            | D v         | DFFRX1TR | 0.000 |   1.290 |    0.159 | 
     +-------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/A[3] (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_3_/Q    (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.192
  Arrival Time                  1.329
  Slack Time                    1.137
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.010
     = Beginpoint Arrival Time       -0.010
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                               |             |          |       |  Time   |   Time   | 
     |-------------------------------+-------------+----------+-------+---------+----------| 
     | u_core/cnt_reg_3_             | CK ^        |          |       |  -0.010 |   -1.147 | 
     | u_core/cnt_reg_3_             | CK ^ -> Q v | DFFRX1TR | 0.326 |   0.317 |   -0.821 | 
     | u_core/POSTCTSFE_PHC104_cnt_3 | A v -> Y v  | DLY3X1TR | 0.282 |   0.599 |   -0.539 | 
     | u_core/POSTCTSFE_PHC66_cnt_3  | A v -> Y v  | DLY4X1TR | 0.434 |   1.033 |   -0.104 | 
     | u_core/U54                    | A0 v -> Y v | AO22X1TR | 0.294 |   1.327 |    0.190 | 
     | u_core/u_SIGN_MEM             | A[3] v      | SIGN_MEM | 0.002 |   1.329 |    0.192 | 
     +-------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin u_core/cnt_reg_5_/CK 
Endpoint:   u_core/cnt_reg_5_/D  (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_4_/QN (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.007
+ Hold                         -0.068
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.123
  Arrival Time                  1.266
  Slack Time                    1.143
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.010
     = Beginpoint Arrival Time       -0.010
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | u_core/cnt_reg_4_           | CK ^         |          |       |  -0.010 |   -1.153 | 
     | u_core/cnt_reg_4_           | CK ^ -> QN v | DFFRX1TR | 0.317 |   0.308 |   -0.835 | 
     | u_core/POSTCTSFE_PHC67_n54  | A v -> Y v   | DLY4X1TR | 0.401 |   0.709 |   -0.434 | 
     | u_core/U62                  | B v -> Y ^   | NOR2X1TR | 0.143 |   0.852 |   -0.291 | 
     | u_core/U78                  | A0 ^ -> Y ^  | AO22X1TR | 0.132 |   0.984 |   -0.159 | 
     | u_core/POSTCTSFE_PHC110_n20 | A ^ -> Y ^   | DLY3X1TR | 0.282 |   1.266 |    0.123 | 
     | u_core/cnt_reg_5_           | D ^          | DFFRX1TR | 0.000 |   1.266 |    0.123 | 
     +------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/A[5] (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_5_/Q    (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.191
  Arrival Time                  1.336
  Slack Time                    1.145
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                               |             |          |       |  Time   |   Time   | 
     |-------------------------------+-------------+----------+-------+---------+----------| 
     | u_core/cnt_reg_5_             | CK ^        |          |       |  -0.008 |   -1.153 | 
     | u_core/cnt_reg_5_             | CK ^ -> Q ^ | DFFRX1TR | 0.266 |   0.258 |   -0.887 | 
     | u_core/POSTCTSFE_PHC106_cnt_5 | A ^ -> Y ^  | DLY3X1TR | 0.293 |   0.551 |   -0.594 | 
     | u_core/POSTCTSFE_PHC64_cnt_5  | A ^ -> Y ^  | DLY4X1TR | 0.494 |   1.044 |   -0.101 | 
     | u_core/U52                    | A0 ^ -> Y ^ | AO22X1TR | 0.290 |   1.335 |    0.190 | 
     | u_core/u_SIGN_MEM             | A[5] ^      | SIGN_MEM | 0.001 |   1.336 |    0.191 | 
     +-------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin u_core/cnt_reg_7_/CK 
Endpoint:   u_core/cnt_reg_7_/D  (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_6_/QN (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                         -0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.159
  Arrival Time                  1.321
  Slack Time                    1.162
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | u_core/cnt_reg_6_           | CK ^         |          |       |  -0.009 |   -1.171 | 
     | u_core/cnt_reg_6_           | CK ^ -> QN ^ | DFFRX1TR | 0.382 |   0.374 |   -0.789 | 
     | u_core/POSTCTSFE_PHC62_n55  | A ^ -> Y ^   | DLY4X1TR | 0.428 |   0.802 |   -0.360 | 
     | u_core/U64                  | B ^ -> Y v   | NOR2X1TR | 0.068 |   0.870 |   -0.293 | 
     | u_core/U84                  | A0 v -> Y v  | AO22X1TR | 0.169 |   1.038 |   -0.124 | 
     | u_core/POSTCTSFE_PHC111_n18 | A v -> Y v   | DLY3X1TR | 0.283 |   1.321 |    0.159 | 
     | u_core/cnt_reg_7_           | D v          | DFFRX1TR | 0.000 |   1.321 |    0.159 | 
     +------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin u_core/cnt_reg_9_/CK 
Endpoint:   u_core/cnt_reg_9_/D (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_9_/Q (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.007
+ Hold                         -0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.159
  Arrival Time                  1.353
  Slack Time                    1.194
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     | u_core/cnt_reg_9_            | CK ^        |          |       |  -0.008 |   -1.202 | 
     | u_core/cnt_reg_9_            | CK ^ -> Q ^ | DFFRX1TR | 0.259 |   0.250 |   -0.943 | 
     | u_core/POSTCTSFE_PHC63_cnt_9 | A ^ -> Y ^  | DLY4X1TR | 0.499 |   0.749 |   -0.445 | 
     | u_core/U79                   | A ^ -> Y v  | NOR2X1TR | 0.044 |   0.794 |   -0.400 | 
     | u_core/U81                   | A1 v -> Y v | AO22X1TR | 0.189 |   0.982 |   -0.212 | 
     | u_core/POSTCTSFE_PHC87_n16   | A v -> Y v  | DLY4X1TR | 0.370 |   1.353 |    0.159 | 
     | u_core/cnt_reg_9_            | D v         | DFFRX1TR | 0.000 |   1.353 |    0.159 | 
     +------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/A[6] (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_6_/Q    (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.192
  Arrival Time                  1.397
  Slack Time                    1.205
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     | u_core/cnt_reg_6_            | CK ^        |          |       |  -0.009 |   -1.214 | 
     | u_core/cnt_reg_6_            | CK ^ -> Q v | DFFRX1TR | 0.333 |   0.324 |   -0.881 | 
     | u_core/POSTCTSFE_PHC92_cnt_6 | A v -> Y v  | DLY4X1TR | 0.380 |   0.704 |   -0.501 | 
     | u_core/POSTCTSFE_PHC75_cnt_6 | A v -> Y v  | DLY4X1TR | 0.411 |   1.116 |   -0.089 | 
     | u_core/U51                   | A0 v -> Y v | AO22X1TR | 0.279 |   1.395 |    0.190 | 
     | u_core/u_SIGN_MEM            | A[6] v      | SIGN_MEM | 0.001 |   1.397 |    0.192 | 
     +------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/A[0] (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_0_/Q    (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.191
  Arrival Time                  1.397
  Slack Time                    1.206
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                               |             |          |       |  Time   |   Time   | 
     |-------------------------------+-------------+----------+-------+---------+----------| 
     | u_core/cnt_reg_0_             | CK ^        |          |       |  -0.008 |   -1.214 | 
     | u_core/cnt_reg_0_             | CK ^ -> Q ^ | DFFRX1TR | 0.261 |   0.252 |   -0.954 | 
     | u_core/POSTCTSFE_PHC102_cnt_0 | A ^ -> Y ^  | DLY3X1TR | 0.296 |   0.548 |   -0.658 | 
     | u_core/POSTCTSFE_PHC61_cnt_0  | A ^ -> Y ^  | DLY4X1TR | 0.539 |   1.087 |   -0.119 | 
     | u_core/U57                    | A0 ^ -> Y ^ | AO22X1TR | 0.309 |   1.396 |    0.190 | 
     | u_core/u_SIGN_MEM             | A[0] ^      | SIGN_MEM | 0.002 |   1.397 |    0.191 | 
     +-------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/A[4] (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_4_/Q    (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.192
  Arrival Time                  1.398
  Slack Time                    1.207
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.010
     = Beginpoint Arrival Time       -0.010
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     | u_core/cnt_reg_4_            | CK ^        |          |       |  -0.010 |   -1.216 | 
     | u_core/cnt_reg_4_            | CK ^ -> Q v | DFFRX1TR | 0.329 |   0.320 |   -0.887 | 
     | u_core/POSTCTSFE_PHC91_cnt_4 | A v -> Y v  | DLY4X1TR | 0.380 |   0.700 |   -0.507 | 
     | u_core/POSTCTSFE_PHC82_cnt_4 | A v -> Y v  | DLY4X1TR | 0.411 |   1.111 |   -0.096 | 
     | u_core/U53                   | A0 v -> Y v | AO22X1TR | 0.286 |   1.397 |    0.190 | 
     | u_core/u_SIGN_MEM            | A[4] v      | SIGN_MEM | 0.002 |   1.398 |    0.192 | 
     +------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/A[2] (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_2_/Q    (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.192
  Arrival Time                  1.428
  Slack Time                    1.237
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     | u_core/cnt_reg_2_            | CK ^        |          |       |  -0.009 |   -1.245 | 
     | u_core/cnt_reg_2_            | CK ^ -> Q v | DFFRX1TR | 0.329 |   0.321 |   -0.916 | 
     | u_core/POSTCTSFE_PHC98_cnt_2 | A v -> Y v  | DLY4X1TR | 0.375 |   0.696 |   -0.541 | 
     | u_core/POSTCTSFE_PHC58_cnt_2 | A v -> Y v  | DLY4X1TR | 0.440 |   1.136 |   -0.101 | 
     | u_core/U58                   | A0 v -> Y v | AO22X1TR | 0.291 |   1.427 |    0.190 | 
     | u_core/u_SIGN_MEM            | A[2] v      | SIGN_MEM | 0.002 |   1.428 |    0.192 | 
     +------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/A[1] (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_1_/Q    (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.192
  Arrival Time                  1.454
  Slack Time                    1.262
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                               |             |          |       |  Time   |   Time   | 
     |-------------------------------+-------------+----------+-------+---------+----------| 
     | u_core/cnt_reg_1_             | CK ^        |          |       |  -0.008 |   -1.271 | 
     | u_core/cnt_reg_1_             | CK ^ -> Q v | DFFRX1TR | 0.324 |   0.316 |   -0.946 | 
     | u_core/POSTCTSFE_PHC100_cnt_1 | A v -> Y v  | DLY4X1TR | 0.380 |   0.696 |   -0.567 | 
     | u_core/POSTCTSFE_PHC59_cnt_1  | A v -> Y v  | DLY4X1TR | 0.461 |   1.157 |   -0.106 | 
     | u_core/U59                    | A0 v -> Y v | AO22X1TR | 0.296 |   1.452 |    0.190 | 
     | u_core/u_SIGN_MEM             | A[1] v      | SIGN_MEM | 0.001 |   1.454 |    0.192 | 
     +-------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin u_core/cnt_reg_2_/CK 
Endpoint:   u_core/cnt_reg_2_/D (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_2_/Q (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.008
+ Hold                         -0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
+ Uncertainty                   0.200
= Required Time                 0.158
  Arrival Time                  1.573
  Slack Time                    1.414
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.009
     = Beginpoint Arrival Time       -0.009
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     | u_core/cnt_reg_2_            | CK ^        |           |       |  -0.009 |   -1.423 | 
     | u_core/cnt_reg_2_            | CK ^ -> Q ^ | DFFRX1TR  | 0.271 |   0.262 |   -1.152 | 
     | u_core/POSTCTSFE_PHC98_cnt_2 | A ^ -> Y ^  | DLY4X1TR  | 0.417 |   0.680 |   -0.735 | 
     | u_core/POSTCTSFE_PHC58_cnt_2 | A ^ -> Y ^  | DLY4X1TR  | 0.480 |   1.160 |   -0.255 | 
     | u_core/U92                   | A0 ^ -> Y v | OAI31X1TR | 0.054 |   1.214 |   -0.201 | 
     | u_core/POSTCTSFE_PHC113_n23  | A v -> Y v  | DLY4X1TR  | 0.359 |   1.573 |    0.158 | 
     | u_core/cnt_reg_2_            | D v         | DFFRX1TR  | 0.000 |   1.573 |    0.158 | 
     +-------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   o_smem_rdata[2] (v) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext      (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.200
= Required Time                -0.800
  Arrival Time                  4.025
  Slack Time                    4.825
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |        Arc        |    Cell    | Delay | Arrival | Required | 
     |                                      |                   |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v      |            |       |   1.000 |   -3.825 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v        | PICS       | 0.498 |   1.498 |   -3.327 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v        | CLKBUFX2TR | 0.228 |   1.726 |   -3.099 | 
     | u_core/U18                           | B v -> Y v        | AND2X2TR   | 0.272 |   1.998 |   -2.826 | 
     | u_PAD_SMEM_RDATA2                    | A v -> P v        | POC24A     | 2.026 |   4.025 |   -0.800 | 
     |                                      | o_smem_rdata[2] v |            | 0.000 |   4.025 |   -0.800 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   o_smem_rdata[1] (v) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext      (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.200
= Required Time                -0.800
  Arrival Time                  4.027
  Slack Time                    4.827
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |        Arc        |    Cell    | Delay | Arrival | Required | 
     |                                      |                   |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v      |            |       |   1.000 |   -3.827 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v        | PICS       | 0.498 |   1.498 |   -3.329 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v        | CLKBUFX2TR | 0.228 |   1.726 |   -3.101 | 
     | u_core/U19                           | B v -> Y v        | AND2X2TR   | 0.274 |   2.000 |   -2.827 | 
     | u_PAD_SMEM_RDATA1                    | A v -> P v        | POC24A     | 2.027 |   4.027 |   -0.800 | 
     |                                      | o_smem_rdata[1] v |            | 0.000 |   4.027 |   -0.800 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   o_smem_rdata[0] (v) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext      (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.200
= Required Time                -0.800
  Arrival Time                  4.029
  Slack Time                    4.829
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |        Arc        |    Cell    | Delay | Arrival | Required | 
     |                                      |                   |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v      |            |       |   1.000 |   -3.829 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v        | PICS       | 0.498 |   1.498 |   -3.331 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v        | CLKBUFX2TR | 0.228 |   1.726 |   -3.103 | 
     | u_core/U20                           | B v -> Y v        | AND2X2TR   | 0.274 |   2.001 |   -2.828 | 
     | u_PAD_SMEM_RDATA0                    | A v -> P v        | POC24A     | 2.028 |   4.029 |   -0.800 | 
     |                                      | o_smem_rdata[0] v |            | 0.000 |   4.029 |   -0.800 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   o_smem_rdata[5] (v) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext      (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.200
= Required Time                -0.800
  Arrival Time                  4.371
  Slack Time                    5.171
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |        Arc        |    Cell    | Delay | Arrival | Required | 
     |                                      |                   |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v      |            |       |   1.000 |   -4.171 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v        | PICS       | 0.498 |   1.498 |   -3.673 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v        | CLKBUFX2TR | 0.228 |   1.726 |   -3.445 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v        | CLKBUFX2TR | 0.303 |   2.029 |   -3.142 | 
     | u_core/U15                           | B v -> Y v        | AND2X2TR   | 0.314 |   2.343 |   -2.828 | 
     | u_PAD_SMEM_RDATA5                    | A v -> P v        | POC24A     | 2.028 |   4.371 |   -0.800 | 
     |                                      | o_smem_rdata[5] v |            | 0.000 |   4.371 |   -0.800 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   o_smem_rdata[4] (v) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext      (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.200
= Required Time                -0.800
  Arrival Time                  4.376
  Slack Time                    5.176
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |        Arc        |    Cell    | Delay | Arrival | Required | 
     |                                      |                   |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v      |            |       |   1.000 |   -4.176 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v        | PICS       | 0.498 |   1.498 |   -3.678 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v        | CLKBUFX2TR | 0.228 |   1.726 |   -3.450 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v        | CLKBUFX2TR | 0.303 |   2.029 |   -3.147 | 
     | u_core/U16                           | B v -> Y v        | AND2X2TR   | 0.316 |   2.346 |   -2.830 | 
     | u_PAD_SMEM_RDATA4                    | A v -> P v        | POC24A     | 2.030 |   4.376 |   -0.800 | 
     |                                      | o_smem_rdata[4] v |            | 0.000 |   4.376 |   -0.800 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   o_smem_rdata[7] (v) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext      (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.200
= Required Time                -0.800
  Arrival Time                  4.392
  Slack Time                    5.192
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |        Arc        |    Cell    | Delay | Arrival | Required | 
     |                                      |                   |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v      |            |       |   1.000 |   -4.192 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v        | PICS       | 0.498 |   1.498 |   -3.694 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v        | CLKBUFX2TR | 0.228 |   1.726 |   -3.466 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v        | CLKBUFX2TR | 0.303 |   2.029 |   -3.163 | 
     | u_core/U13                           | B v -> Y v        | AND2X2TR   | 0.326 |   2.355 |   -2.836 | 
     | u_PAD_SMEM_RDATA7                    | A v -> P v        | POC24A     | 2.036 |   4.392 |   -0.800 | 
     |                                      | o_smem_rdata[7] v |            | 0.000 |   4.392 |   -0.800 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 51: MET Early External Delay Assertion 
Endpoint:   o_smem_rdata[3] (v) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext      (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.200
= Required Time                -0.800
  Arrival Time                  4.396
  Slack Time                    5.196
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |        Arc        |    Cell    | Delay | Arrival | Required | 
     |                                      |                   |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v      |            |       |   1.000 |   -4.196 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v        | PICS       | 0.498 |   1.498 |   -3.698 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v        | CLKBUFX2TR | 0.228 |   1.726 |   -3.469 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v        | CLKBUFX2TR | 0.303 |   2.029 |   -3.166 | 
     | u_core/U17                           | B v -> Y v        | AND2X2TR   | 0.328 |   2.357 |   -2.839 | 
     | u_PAD_SMEM_RDATA3                    | A v -> P v        | POC24A     | 2.039 |   4.396 |   -0.800 | 
     |                                      | o_smem_rdata[3] v |            | 0.000 |   4.396 |   -0.800 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 52: MET Early External Delay Assertion 
Endpoint:   o_smem_rdata[6] (v) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext      (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.200
= Required Time                -0.800
  Arrival Time                  4.406
  Slack Time                    5.206
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |        Arc        |    Cell    | Delay | Arrival | Required | 
     |                                      |                   |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v      |            |       |   1.000 |   -4.206 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v        | PICS       | 0.498 |   1.498 |   -3.708 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v        | CLKBUFX2TR | 0.228 |   1.726 |   -3.480 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v        | CLKBUFX2TR | 0.303 |   2.029 |   -3.177 | 
     | u_core/U14                           | B v -> Y v        | AND2X2TR   | 0.335 |   2.365 |   -2.842 | 
     | u_PAD_SMEM_RDATA6                    | A v -> P v        | POC24A     | 2.042 |   4.406 |   -0.800 | 
     |                                      | o_smem_rdata[6] v |            | 0.000 |   4.406 |   -0.800 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 53: MET Early External Delay Assertion 
Endpoint:   o_smem_rdata[8] (v) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext      (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.200
= Required Time                -0.800
  Arrival Time                  4.501
  Slack Time                    5.301
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |        Arc        |    Cell     | Delay | Arrival | Required | 
     |                                      |                   |             |       |  Time   |   Time   | 
     |--------------------------------------+-------------------+-------------+-------+---------+----------| 
     |                                      | i_smem_ext v      |             |       |   1.000 |   -4.301 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v        | PICS        | 0.498 |   1.498 |   -3.803 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v        | CLKBUFX2TR  | 0.228 |   1.726 |   -3.575 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v        | CLKBUFX2TR  | 0.303 |   2.029 |   -3.272 | 
     | u_core/U12                           | B v -> Y v        | CLKAND2X2TR | 0.382 |   2.411 |   -2.890 | 
     | u_PAD_SMEM_RDATA8                    | A v -> P v        | POC24A      | 2.090 |   4.501 |   -0.800 | 
     |                                      | o_smem_rdata[8] v |             | 0.000 |   4.501 |   -0.800 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 54: MET Early External Delay Assertion 
Endpoint:   o_smem_rdata[11] (v) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext       (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.200
= Required Time                -0.800
  Arrival Time                  4.945
  Slack Time                    5.745
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |        Arc         |    Cell    | Delay | Arrival | Required | 
     |                                      |                    |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v       |            |       |   1.000 |   -4.745 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v         | PICS       | 0.498 |   1.498 |   -4.247 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v         | CLKBUFX2TR | 0.228 |   1.726 |   -4.019 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v         | CLKBUFX2TR | 0.303 |   2.029 |   -3.716 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v         | CLKBUFX2TR | 0.248 |   2.277 |   -3.468 | 
     | u_core/PLACEDFE_OFC3_i_smem_ext_core | A v -> Y v         | CLKBUFX2TR | 0.321 |   2.598 |   -3.147 | 
     | u_core/U9                            | B v -> Y v         | AND2X2TR   | 0.325 |   2.923 |   -2.822 | 
     | u_PAD_SMEM_RDATA11                   | A v -> P v         | POC24A     | 2.022 |   4.945 |   -0.800 | 
     |                                      | o_smem_rdata[11] v |            | 0.000 |   4.945 |   -0.800 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 55: MET Early External Delay Assertion 
Endpoint:   o_smem_rdata[12] (v) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext       (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.200
= Required Time                -0.800
  Arrival Time                  4.948
  Slack Time                    5.748
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |        Arc         |    Cell    | Delay | Arrival | Required | 
     |                                      |                    |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v       |            |       |   1.000 |   -4.748 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v         | PICS       | 0.498 |   1.498 |   -4.250 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v         | CLKBUFX2TR | 0.228 |   1.726 |   -4.022 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v         | CLKBUFX2TR | 0.303 |   2.029 |   -3.719 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v         | CLKBUFX2TR | 0.248 |   2.277 |   -3.471 | 
     | u_core/PLACEDFE_OFC3_i_smem_ext_core | A v -> Y v         | CLKBUFX2TR | 0.321 |   2.598 |   -3.150 | 
     | u_core/U8                            | B v -> Y v         | AND2X2TR   | 0.327 |   2.925 |   -2.823 | 
     | u_PAD_SMEM_RDATA12                   | A v -> P v         | POC24A     | 2.023 |   4.948 |   -0.800 | 
     |                                      | o_smem_rdata[12] v |            | 0.000 |   4.948 |   -0.800 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 56: MET Early External Delay Assertion 
Endpoint:   o_smem_rdata[13] (v) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext       (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.200
= Required Time                -0.800
  Arrival Time                  4.948
  Slack Time                    5.748
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |        Arc         |    Cell    | Delay | Arrival | Required | 
     |                                      |                    |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v       |            |       |   1.000 |   -4.748 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v         | PICS       | 0.498 |   1.498 |   -4.250 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v         | CLKBUFX2TR | 0.228 |   1.726 |   -4.022 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v         | CLKBUFX2TR | 0.303 |   2.029 |   -3.719 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v         | CLKBUFX2TR | 0.248 |   2.277 |   -3.471 | 
     | u_core/PLACEDFE_OFC3_i_smem_ext_core | A v -> Y v         | CLKBUFX2TR | 0.321 |   2.598 |   -3.151 | 
     | u_core/U7                            | B v -> Y v         | AND2X2TR   | 0.320 |   2.918 |   -2.830 | 
     | u_PAD_SMEM_RDATA13                   | A v -> P v         | POC24A     | 2.030 |   4.948 |   -0.800 | 
     |                                      | o_smem_rdata[13] v |            | 0.000 |   4.948 |   -0.800 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 57: MET Early External Delay Assertion 
Endpoint:   o_smem_rdata[9] (v) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext      (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.200
= Required Time                -0.800
  Arrival Time                  4.971
  Slack Time                    5.771
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |        Arc        |    Cell    | Delay | Arrival | Required | 
     |                                      |                   |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v      |            |       |   1.000 |   -4.771 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v        | PICS       | 0.498 |   1.498 |   -4.273 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v        | CLKBUFX2TR | 0.228 |   1.726 |   -4.045 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v        | CLKBUFX2TR | 0.303 |   2.029 |   -3.742 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v        | CLKBUFX2TR | 0.248 |   2.277 |   -3.494 | 
     | u_core/PLACEDFE_OFC3_i_smem_ext_core | A v -> Y v        | CLKBUFX2TR | 0.321 |   2.598 |   -3.174 | 
     | u_core/U11                           | B v -> Y v        | AND2X2TR   | 0.340 |   2.937 |   -2.834 | 
     | u_PAD_SMEM_RDATA9                    | A v -> P v        | POC24A     | 2.034 |   4.971 |   -0.800 | 
     |                                      | o_smem_rdata[9] v |            | 0.000 |   4.971 |   -0.800 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 58: MET Early External Delay Assertion 
Endpoint:   o_smem_rdata[15] (v) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext       (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.200
= Required Time                -0.800
  Arrival Time                  4.971
  Slack Time                    5.771
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |        Arc         |    Cell    | Delay | Arrival | Required | 
     |                                      |                    |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v       |            |       |   1.000 |   -4.771 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v         | PICS       | 0.498 |   1.498 |   -4.273 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v         | CLKBUFX2TR | 0.228 |   1.726 |   -4.045 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v         | CLKBUFX2TR | 0.303 |   2.029 |   -3.742 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v         | CLKBUFX2TR | 0.248 |   2.277 |   -3.494 | 
     | u_core/PLACEDFE_OFC3_i_smem_ext_core | A v -> Y v         | CLKBUFX2TR | 0.321 |   2.598 |   -3.174 | 
     | u_core/U5                            | B v -> Y v         | AND2X2TR   | 0.332 |   2.929 |   -2.842 | 
     | u_PAD_SMEM_RDATA15                   | A v -> P v         | POC24A     | 2.042 |   4.971 |   -0.800 | 
     |                                      | o_smem_rdata[15] v |            | 0.000 |   4.971 |   -0.800 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 59: MET Early External Delay Assertion 
Endpoint:   o_smem_rdata[14] (v) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext       (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.200
= Required Time                -0.800
  Arrival Time                  4.988
  Slack Time                    5.788
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |        Arc         |    Cell    | Delay | Arrival | Required | 
     |                                      |                    |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v       |            |       |   1.000 |   -4.788 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v         | PICS       | 0.498 |   1.498 |   -4.290 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v         | CLKBUFX2TR | 0.228 |   1.726 |   -4.062 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v         | CLKBUFX2TR | 0.303 |   2.029 |   -3.759 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v         | CLKBUFX2TR | 0.248 |   2.277 |   -3.511 | 
     | u_core/PLACEDFE_OFC3_i_smem_ext_core | A v -> Y v         | CLKBUFX2TR | 0.321 |   2.598 |   -3.191 | 
     | u_core/U6                            | B v -> Y v         | AND2X2TR   | 0.350 |   2.948 |   -2.841 | 
     | u_PAD_SMEM_RDATA14                   | A v -> P v         | POC24A     | 2.041 |   4.988 |   -0.800 | 
     |                                      | o_smem_rdata[14] v |            | 0.000 |   4.988 |   -0.800 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 60: MET Early External Delay Assertion 
Endpoint:   o_smem_rdata[10] (v) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext       (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.200
= Required Time                -0.800
  Arrival Time                  5.089
  Slack Time                    5.889
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |        Arc         |    Cell     | Delay | Arrival | Required | 
     |                                      |                    |             |       |  Time   |   Time   | 
     |--------------------------------------+--------------------+-------------+-------+---------+----------| 
     |                                      | i_smem_ext v       |             |       |   1.000 |   -4.889 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v         | PICS        | 0.498 |   1.498 |   -4.391 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v         | CLKBUFX2TR  | 0.228 |   1.726 |   -4.162 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v         | CLKBUFX2TR  | 0.303 |   2.029 |   -3.859 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v         | CLKBUFX2TR  | 0.248 |   2.277 |   -3.612 | 
     | u_core/PLACEDFE_OFC3_i_smem_ext_core | A v -> Y v         | CLKBUFX2TR  | 0.321 |   2.598 |   -3.291 | 
     | u_core/U10                           | B v -> Y v         | CLKAND2X2TR | 0.397 |   2.995 |   -2.894 | 
     | u_PAD_SMEM_RDATA10                   | A v -> P v         | POC24A      | 2.094 |   5.089 |   -0.800 | 
     |                                      | o_smem_rdata[10] v |             | 0.000 |   5.089 |   -0.800 | 
     +------------------------------------------------------------------------------------------------------+ 

