// Seed: 50206021
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    input id_3,
    output id_4,
    input logic id_5
);
  integer id_6 (
      .id_0(1),
      .id_1(id_3 - 1),
      .id_2(id_1),
      .id_3(id_4),
      .id_4(1)
  );
  logic id_7;
endmodule
