// Seed: 4270975046
module module_0 (
    id_1,
    id_2
);
  output tri id_2;
  input wire id_1;
  assign id_2 = 1'h0;
  logic id_3;
  logic id_4 = !id_1;
  assign id_3 = -1'b0;
  assign (pull1, highz0) id_2 = -1;
  assign module_1.id_18 = 0;
  assign id_4 = id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd18
) (
    input wand id_0,
    output tri1 id_1,
    output uwire _id_2,
    input wor id_3,
    output tri0 id_4,
    input tri1 id_5,
    output wand id_6,
    output wire id_7,
    output supply0 id_8,
    input tri0 id_9,
    input supply1 id_10,
    input uwire id_11,
    output tri1 id_12,
    input supply1 id_13,
    input tri1 id_14[-1 : 1],
    input supply0 id_15,
    output supply1 id_16,
    input tri0 id_17,
    input tri0 id_18,
    output tri0 id_19,
    input wor id_20,
    output tri id_21[id_2 : -1 'b0],
    input tri0 id_22,
    output tri id_23,
    input supply1 id_24,
    input uwire id_25,
    output tri0 id_26,
    output wor id_27,
    input tri1 id_28,
    output tri0 id_29,
    input wire id_30,
    output tri0 id_31,
    output wire id_32,
    input wor id_33,
    output wire id_34,
    input tri1 id_35[1 : ""]
    , id_37
);
  module_0 modCall_1 (
      id_37,
      id_37
  );
endmodule
