
*** Running vivado
    with args -log design_1_EntryConv_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_EntryConv_0_0.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_EntryConv_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1330.953 ; gain = 0.023 ; free physical = 236 ; free virtual = 4985
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis/solution1/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/clyybber/builds/vivado/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_EntryConv_0_0
Command: synth_design -top design_1_EntryConv_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27936

*** Running vivado
    with args -log design_1_EntryConv_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_EntryConv_0_0.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_EntryConv_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1270.996 ; gain = 0.023 ; free physical = 9603 ; free virtual = 11747
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis/solution1/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/clyybber/builds/vivado/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_EntryConv_0_0
Command: synth_design -top design_1_EntryConv_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3098
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2015.047 ; gain = 379.770 ; free physical = 5937 ; free virtual = 8089
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_EntryConv_0_0' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ip/design_1_EntryConv_0_0/synth/design_1_EntryConv_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'EntryConv' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv.v:9]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_EntryConv_Pipeline_VITIS_LOOP_8_1' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_EntryConv_Pipeline_VITIS_LOOP_8_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_flow_control_loop_pipe_sequential_init' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_flow_control_loop_pipe_sequential_init' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_EntryConv_Pipeline_VITIS_LOOP_8_1' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_EntryConv_Pipeline_VITIS_LOOP_8_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_EntryConv_Pipeline_OL' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_EntryConv_Pipeline_OL.v:9]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_fadd_32ns_32ns_32_5_full_dsp_1' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_fadd_32ns_32ns_32_5_full_dsp_1_ip' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/ip/EntryConv_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/home/clyybber/builds/vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/home/clyybber/builds/vivado/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_fadd_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/ip/EntryConv_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_fadd_32ns_32ns_32_5_full_dsp_1' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_fmul_32ns_32ns_32_4_max_dsp_1' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_fmul_32ns_32ns_32_4_max_dsp_1_ip' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/ip/EntryConv_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/ip/EntryConv_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_fmul_32ns_32ns_32_4_max_dsp_1' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_EntryConv_Pipeline_OL' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_EntryConv_Pipeline_OL.v:9]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_control_s_axi' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_control_s_axi.v:225]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_control_s_axi' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_gmem_m_axi' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_gmem_m_axi_store' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_gmem_m_axi_fifo' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_gmem_m_axi_srl' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_gmem_m_axi_srl' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_gmem_m_axi_fifo' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_gmem_m_axi_fifo__parameterized0' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_gmem_m_axi_mem' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_gmem_m_axi_mem' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_gmem_m_axi_fifo__parameterized0' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_gmem_m_axi_fifo__parameterized1' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_gmem_m_axi_srl__parameterized0' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_gmem_m_axi_srl__parameterized0' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_gmem_m_axi_fifo__parameterized1' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_gmem_m_axi_fifo__parameterized2' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_gmem_m_axi_srl__parameterized1' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_gmem_m_axi_srl__parameterized1' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_gmem_m_axi_fifo__parameterized2' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_gmem_m_axi_store' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_gmem_m_axi_load' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_gmem_m_axi_fifo__parameterized3' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_gmem_m_axi_mem__parameterized0' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_gmem_m_axi_mem__parameterized0' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_gmem_m_axi_fifo__parameterized3' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_gmem_m_axi_load' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_gmem_m_axi_write' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_gmem_m_axi_burst_converter' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_gmem_m_axi_reg_slice' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_gmem_m_axi_reg_slice' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_gmem_m_axi_burst_converter' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_gmem_m_axi_fifo__parameterized4' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_gmem_m_axi_srl__parameterized2' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_gmem_m_axi_srl__parameterized2' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_gmem_m_axi_fifo__parameterized4' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_gmem_m_axi_throttle' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_gmem_m_axi_reg_slice__parameterized0' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_gmem_m_axi_reg_slice__parameterized0' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2366]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_gmem_m_axi_fifo__parameterized5' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_gmem_m_axi_srl__parameterized3' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_gmem_m_axi_srl__parameterized3' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_gmem_m_axi_fifo__parameterized5' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_gmem_m_axi_fifo__parameterized6' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_gmem_m_axi_srl__parameterized4' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_gmem_m_axi_srl__parameterized4' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_gmem_m_axi_fifo__parameterized6' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_gmem_m_axi_throttle' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_gmem_m_axi_reg_slice__parameterized1' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_gmem_m_axi_reg_slice__parameterized1' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_gmem_m_axi_write' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_gmem_m_axi_read' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'EntryConv_gmem_m_axi_reg_slice__parameterized2' [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_gmem_m_axi_reg_slice__parameterized2' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_gmem_m_axi_read' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv_gmem_m_axi' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_gmem_m_axi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'EntryConv' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_EntryConv_0_0' (0#1) [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ip/design_1_EntryConv_0_0/synth/design_1_EntryConv_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ipshared/30e1/hdl/verilog/EntryConv_control_s_axi.v:303]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module EntryConv_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module EntryConv_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module EntryConv_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module EntryConv_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module EntryConv_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module EntryConv_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module EntryConv_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module EntryConv_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module EntryConv_gmem_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module EntryConv_gmem_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_dsp_opt_full is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2185.984 ; gain = 550.707 ; free physical = 5007 ; free virtual = 7162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2200.828 ; gain = 565.551 ; free physical = 4983 ; free virtual = 7138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2200.828 ; gain = 565.551 ; free physical = 4983 ; free virtual = 7138
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2206.766 ; gain = 0.000 ; free physical = 4954 ; free virtual = 7112
INFO: [Netlist 29-17] Analyzing 247 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ip/design_1_EntryConv_0_0/constraints/EntryConv_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.gen/sources_1/bd/design_1/ip/design_1_EntryConv_0_0/constraints/EntryConv_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.runs/design_1_EntryConv_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.runs/design_1_EntryConv_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2321.578 ; gain = 0.000 ; free physical = 4923 ; free virtual = 7086
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  FDE => FDRE: 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2321.578 ; gain = 0.000 ; free physical = 4923 ; free virtual = 7086
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2321.578 ; gain = 686.301 ; free physical = 4902 ; free virtual = 7069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2321.578 ; gain = 686.301 ; free physical = 4902 ; free virtual = 7069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.runs/design_1_EntryConv_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2321.578 ; gain = 686.301 ; free physical = 4902 ; free virtual = 7068
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'EntryConv_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'EntryConv_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'EntryConv_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'EntryConv_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'EntryConv_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'EntryConv_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'EntryConv_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'EntryConv_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'EntryConv_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'EntryConv_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'EntryConv_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'EntryConv_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2321.578 ; gain = 686.301 ; free physical = 4873 ; free virtual = 7041
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'EntryConv_fadd_32ns_32ns_32_5_full_dsp_1:/EntryConv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'EntryConv_fadd_32ns_32ns_32_5_full_dsp_1:/EntryConv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'EntryConv_fadd_32ns_32ns_32_5_full_dsp_1:/EntryConv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'EntryConv_fadd_32ns_32ns_32_5_full_dsp_1:/EntryConv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'EntryConv_fadd_32ns_32ns_32_5_full_dsp_1:/EntryConv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'EntryConv_fadd_32ns_32ns_32_5_full_dsp_1:/EntryConv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'EntryConv_fmul_32ns_32ns_32_4_max_dsp_1:/EntryConv_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'EntryConv_fmul_32ns_32ns_32_4_max_dsp_1:/EntryConv_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'EntryConv_fmul_32ns_32ns_32_4_max_dsp_1:/EntryConv_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'EntryConv_fmul_32ns_32ns_32_4_max_dsp_1:/EntryConv_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module EntryConv.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module EntryConv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 2321.578 ; gain = 686.301 ; free physical = 5662 ; free virtual = 7834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 2321.578 ; gain = 686.301 ; free physical = 9663 ; free virtual = 11838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2321.578 ; gain = 686.301 ; free physical = 9653 ; free virtual = 11827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2321.578 ; gain = 686.301 ; free physical = 9653 ; free virtual = 11827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2321.578 ; gain = 686.301 ; free physical = 9655 ; free virtual = 11830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2321.578 ; gain = 686.301 ; free physical = 9654 ; free virtual = 11830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2321.578 ; gain = 686.301 ; free physical = 9655 ; free virtual = 11830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2321.578 ; gain = 686.301 ; free physical = 9655 ; free virtual = 11830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2321.578 ; gain = 686.301 ; free physical = 9655 ; free virtual = 11830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2321.578 ; gain = 686.301 ; free physical = 9655 ; free virtual = 11830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper_156                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_110 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                     | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0     | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_48  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_49  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_46  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_19  | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_20  | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_17  | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1     | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2     | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3     | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   167|
|2     |DSP48E1  |    13|
|7     |LUT1     |    61|
|8     |LUT2     |   289|
|9     |LUT3     |   989|
|10    |LUT4     |   522|
|11    |LUT5     |   377|
|12    |LUT6     |   522|
|13    |MUXCY    |   164|
|14    |RAMB18E1 |     2|
|16    |SRL16E   |   280|
|17    |XORCY    |    58|
|18    |FDE      |     6|
|19    |FDRE     |  3798|
|20    |FDSE     |     7|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2321.578 ; gain = 686.301 ; free physical = 9655 ; free virtual = 11830
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 271 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2321.578 ; gain = 565.551 ; free physical = 9655 ; free virtual = 11830
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2321.578 ; gain = 686.301 ; free physical = 9654 ; free virtual = 11830
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2321.578 ; gain = 0.000 ; free physical = 9932 ; free virtual = 12113
INFO: [Netlist 29-17] Analyzing 410 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2321.578 ; gain = 0.000 ; free physical = 9931 ; free virtual = 12113
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 50 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 44 instances
  FDE => FDRE: 6 instances

Synth Design complete | Checksum: 3971858b
INFO: [Common 17-83] Releasing license: Synthesis
125 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:49 . Memory (MB): peak = 2321.578 ; gain = 1026.832 ; free physical = 9931 ; free virtual = 12113
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1919.237; main = 1591.134; forked = 376.504
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3259.203; main = 2321.578; forked = 969.641
INFO: [Common 17-1381] The checkpoint '/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.runs/design_1_EntryConv_0_0_synth_1/design_1_EntryConv_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_EntryConv_0_0, cache-ID = 1aeca803cac98422
INFO: [Coretcl 2-1174] Renamed 277 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vivado/conv2d/conv2d.runs/design_1_EntryConv_0_0_synth_1/design_1_EntryConv_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_EntryConv_0_0_utilization_synth.rpt -pb design_1_EntryConv_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul  9 01:57:37 2023...
