# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/fpgaol1-1.xdc

# IP: ip/dist_mem_gen_1/dist_mem_gen_1.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==dist_mem_gen_1 || ORIG_REF_NAME==dist_mem_gen_1} -quiet] -quiet
