--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.625ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: new_clk/dcm_sp_inst/CLKFX
  Logical resource: new_clk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: new_clk/clkfx
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKOUT)
  Physical resource: new_clk/dcm_sp_inst/CLK0
  Logical resource: new_clk/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: new_clk/clk0
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKIN)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKOUT)
  Physical resource: new_clk/dcm_sp_inst/CLK0
  Logical resource: new_clk/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: new_clk/clk0
--------------------------------------------------------------------------------
Slack: 184.375ns (max period limit - period)
  Period: 15.625ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: new_clk/dcm_sp_inst/CLKFX
  Logical resource: new_clk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: new_clk/clkfx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_new_clk_clkfx = PERIOD TIMEGRP "new_clk_clkfx" TS_clk * 
1.28 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 71114 paths analyzed, 8920 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.389ns.
--------------------------------------------------------------------------------
Slack:                  5.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_n201362 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      10.072ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.751 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_n201362
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BQ      Tcko                  0.430   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X18Y34.D1      net (fanout=12)       3.027   state_q_FSM_FFd1_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X18Y15.C3      net (fanout=15)       0.916   f6_mems_control/Mmux_addr_d19
    SLICE_X18Y15.C       Tilo                  0.235   f6_addr[12]
                                                       f6_mems_control/Mmux_addr_d31
    RAMB16_X1Y0.ADDRA11  net (fanout=6)        2.525   addr_d[11]
    RAMB16_X1Y0.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_n201362
                                                       mems_rom/Mram_n201362
    -------------------------------------------------  ---------------------------
    Total                                     10.072ns (1.559ns logic, 8.513ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  5.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_n201362 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      9.594ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.751 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_n201362
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BQ      Tcko                  0.430   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X18Y34.D1      net (fanout=12)       3.027   state_q_FSM_FFd1_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X17Y16.A6      net (fanout=15)       0.629   f6_mems_control/Mmux_addr_d19
    SLICE_X17Y16.A       Tilo                  0.259   f6_addr[15]
                                                       f6_mems_control/Mmux_addr_d51
    RAMB16_X1Y0.ADDRA13  net (fanout=6)        2.310   addr_d[13]
    RAMB16_X1Y0.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_n201362
                                                       mems_rom/Mram_n201362
    -------------------------------------------------  ---------------------------
    Total                                      9.594ns (1.583ns logic, 8.011ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  5.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_n201364 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      9.356ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.744 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_n201364
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BQ      Tcko                  0.430   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X18Y34.D1      net (fanout=12)       3.027   state_q_FSM_FFd1_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X17Y16.A6      net (fanout=15)       0.629   f6_mems_control/Mmux_addr_d19
    SLICE_X17Y16.A       Tilo                  0.259   f6_addr[15]
                                                       f6_mems_control/Mmux_addr_d51
    RAMB16_X1Y2.ADDRA13  net (fanout=6)        2.072   addr_d[13]
    RAMB16_X1Y2.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_n201364
                                                       mems_rom/Mram_n201364
    -------------------------------------------------  ---------------------------
    Total                                      9.356ns (1.583ns logic, 7.773ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  5.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_n201362 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      9.359ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.751 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_n201362
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BQ      Tcko                  0.430   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X18Y34.D1      net (fanout=12)       3.027   state_q_FSM_FFd1_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X17Y13.D2      net (fanout=15)       0.765   f6_mems_control/Mmux_addr_d19
    SLICE_X17Y13.D       Tilo                  0.259   f6_addr[4]
                                                       f6_mems_control/Mmux_addr_d111
    RAMB16_X1Y0.ADDRA4   net (fanout=6)        1.939   addr_d[4]
    RAMB16_X1Y0.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_n201362
                                                       mems_rom/Mram_n201362
    -------------------------------------------------  ---------------------------
    Total                                      9.359ns (1.583ns logic, 7.776ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  6.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_n201362 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      9.183ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.751 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_n201362
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BQ      Tcko                  0.430   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X18Y34.D1      net (fanout=12)       3.027   state_q_FSM_FFd1_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X19Y13.B1      net (fanout=15)       0.829   f6_mems_control/Mmux_addr_d19
    SLICE_X19Y13.B       Tilo                  0.259   f6_addr[8]
                                                       f6_mems_control/Mmux_addr_d131
    RAMB16_X1Y0.ADDRA6   net (fanout=6)        1.699   addr_d[6]
    RAMB16_X1Y0.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_n201362
                                                       mems_rom/Mram_n201362
    -------------------------------------------------  ---------------------------
    Total                                      9.183ns (1.583ns logic, 7.600ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  6.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd2 (FF)
  Destination:          mems_rom/Mram_n201362 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      9.159ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.751 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd2 to mems_rom/Mram_n201362
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BMUX    Tshcko                0.518   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd2
    SLICE_X18Y34.D4      net (fanout=28)       2.026   state_q_FSM_FFd2_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X18Y15.C3      net (fanout=15)       0.916   f6_mems_control/Mmux_addr_d19
    SLICE_X18Y15.C       Tilo                  0.235   f6_addr[12]
                                                       f6_mems_control/Mmux_addr_d31
    RAMB16_X1Y0.ADDRA11  net (fanout=6)        2.525   addr_d[11]
    RAMB16_X1Y0.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_n201362
                                                       mems_rom/Mram_n201362
    -------------------------------------------------  ---------------------------
    Total                                      9.159ns (1.647ns logic, 7.512ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  6.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_n201364 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      9.151ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.744 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_n201364
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BQ      Tcko                  0.430   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X18Y34.D1      net (fanout=12)       3.027   state_q_FSM_FFd1_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X17Y13.D2      net (fanout=15)       0.765   f6_mems_control/Mmux_addr_d19
    SLICE_X17Y13.D       Tilo                  0.259   f6_addr[4]
                                                       f6_mems_control/Mmux_addr_d111
    RAMB16_X1Y2.ADDRA4   net (fanout=6)        1.731   addr_d[4]
    RAMB16_X1Y2.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_n201364
                                                       mems_rom/Mram_n201364
    -------------------------------------------------  ---------------------------
    Total                                      9.151ns (1.583ns logic, 7.568ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  6.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_n201362 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      9.144ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.751 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_n201362
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BQ      Tcko                  0.430   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X18Y34.D1      net (fanout=12)       3.027   state_q_FSM_FFd1_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X18Y15.B2      net (fanout=15)       1.071   f6_mems_control/Mmux_addr_d19
    SLICE_X18Y15.B       Tilo                  0.235   f6_addr[12]
                                                       f6_mems_control/Mmux_addr_d21
    RAMB16_X1Y0.ADDRA10  net (fanout=6)        1.442   addr_d[10]
    RAMB16_X1Y0.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_n201362
                                                       mems_rom/Mram_n201362
    -------------------------------------------------  ---------------------------
    Total                                      9.144ns (1.559ns logic, 7.585ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  6.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_n201361 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      9.098ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.741 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_n201361
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BQ      Tcko                  0.430   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X18Y34.D1      net (fanout=12)       3.027   state_q_FSM_FFd1_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X17Y16.A6      net (fanout=15)       0.629   f6_mems_control/Mmux_addr_d19
    SLICE_X17Y16.A       Tilo                  0.259   f6_addr[15]
                                                       f6_mems_control/Mmux_addr_d51
    RAMB16_X1Y4.ADDRA13  net (fanout=6)        1.814   addr_d[13]
    RAMB16_X1Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_n201361
                                                       mems_rom/Mram_n201361
    -------------------------------------------------  ---------------------------
    Total                                      9.098ns (1.583ns logic, 7.515ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  6.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_n201364 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      9.090ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.744 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_n201364
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BQ      Tcko                  0.430   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X18Y34.D1      net (fanout=12)       3.027   state_q_FSM_FFd1_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X18Y15.C3      net (fanout=15)       0.916   f6_mems_control/Mmux_addr_d19
    SLICE_X18Y15.C       Tilo                  0.235   f6_addr[12]
                                                       f6_mems_control/Mmux_addr_d31
    RAMB16_X1Y2.ADDRA11  net (fanout=6)        1.543   addr_d[11]
    RAMB16_X1Y2.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_n201364
                                                       mems_rom/Mram_n201364
    -------------------------------------------------  ---------------------------
    Total                                      9.090ns (1.559ns logic, 7.531ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  6.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_n201362 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      8.991ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.751 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_n201362
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BQ      Tcko                  0.430   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X18Y34.D1      net (fanout=12)       3.027   state_q_FSM_FFd1_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X18Y15.D3      net (fanout=15)       0.870   f6_mems_control/Mmux_addr_d19
    SLICE_X18Y15.D       Tilo                  0.235   f6_addr[12]
                                                       f6_mems_control/Mmux_addr_d41
    RAMB16_X1Y0.ADDRA12  net (fanout=6)        1.490   addr_d[12]
    RAMB16_X1Y0.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_n201362
                                                       mems_rom/Mram_n201362
    -------------------------------------------------  ---------------------------
    Total                                      8.991ns (1.559ns logic, 7.432ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  6.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_n201362 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      8.959ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.751 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_n201362
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BQ      Tcko                  0.430   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X18Y34.D1      net (fanout=12)       3.027   state_q_FSM_FFd1_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X18Y15.A6      net (fanout=15)       0.671   f6_mems_control/Mmux_addr_d19
    SLICE_X18Y15.A       Tilo                  0.235   f6_addr[12]
                                                       f6_mems_control/Mmux_addr_d161
    RAMB16_X1Y0.ADDRA9   net (fanout=6)        1.657   addr_d[9]
    RAMB16_X1Y0.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_n201362
                                                       mems_rom/Mram_n201362
    -------------------------------------------------  ---------------------------
    Total                                      8.959ns (1.559ns logic, 7.400ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  6.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_n201364 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      8.930ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.744 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_n201364
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BQ      Tcko                  0.430   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X18Y34.D1      net (fanout=12)       3.027   state_q_FSM_FFd1_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X19Y13.B1      net (fanout=15)       0.829   f6_mems_control/Mmux_addr_d19
    SLICE_X19Y13.B       Tilo                  0.259   f6_addr[8]
                                                       f6_mems_control/Mmux_addr_d131
    RAMB16_X1Y2.ADDRA6   net (fanout=6)        1.446   addr_d[6]
    RAMB16_X1Y2.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_n201364
                                                       mems_rom/Mram_n201364
    -------------------------------------------------  ---------------------------
    Total                                      8.930ns (1.583ns logic, 7.347ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  6.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      8.850ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.682 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BQ      Tcko                  0.430   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X18Y34.D1      net (fanout=12)       3.027   state_q_FSM_FFd1_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X18Y15.D3      net (fanout=15)       0.870   f6_mems_control/Mmux_addr_d19
    SLICE_X18Y15.D       Tilo                  0.235   f6_addr[12]
                                                       f6_mems_control/Mmux_addr_d41
    RAMB16_X1Y10.ADDRA12 net (fanout=6)        1.349   addr_d[12]
    RAMB16_X1Y10.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1
                                                       mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      8.850ns (1.559ns logic, 7.291ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  6.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_n201364 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      8.907ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.744 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_n201364
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BQ      Tcko                  0.430   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X18Y34.D1      net (fanout=12)       3.027   state_q_FSM_FFd1_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X18Y15.B2      net (fanout=15)       1.071   f6_mems_control/Mmux_addr_d19
    SLICE_X18Y15.B       Tilo                  0.235   f6_addr[12]
                                                       f6_mems_control/Mmux_addr_d21
    RAMB16_X1Y2.ADDRA10  net (fanout=6)        1.205   addr_d[10]
    RAMB16_X1Y2.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_n201364
                                                       mems_rom/Mram_n201364
    -------------------------------------------------  ---------------------------
    Total                                      8.907ns (1.559ns logic, 7.348ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  6.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_n201362 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      8.899ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.751 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_n201362
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BQ      Tcko                  0.430   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X18Y34.D1      net (fanout=12)       3.027   state_q_FSM_FFd1_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X17Y13.B5      net (fanout=15)       0.472   f6_mems_control/Mmux_addr_d19
    SLICE_X17Y13.B       Tilo                  0.259   f6_addr[4]
                                                       f6_mems_control/Mmux_addr_d91
    RAMB16_X1Y0.ADDRA2   net (fanout=6)        1.772   addr_d[2]
    RAMB16_X1Y0.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_n201362
                                                       mems_rom/Mram_n201362
    -------------------------------------------------  ---------------------------
    Total                                      8.899ns (1.583ns logic, 7.316ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  6.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_n201361 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      8.847ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.741 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_n201361
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BQ      Tcko                  0.430   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X18Y34.D1      net (fanout=12)       3.027   state_q_FSM_FFd1_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X18Y15.C3      net (fanout=15)       0.916   f6_mems_control/Mmux_addr_d19
    SLICE_X18Y15.C       Tilo                  0.235   f6_addr[12]
                                                       f6_mems_control/Mmux_addr_d31
    RAMB16_X1Y4.ADDRA11  net (fanout=6)        1.300   addr_d[11]
    RAMB16_X1Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_n201361
                                                       mems_rom/Mram_n201361
    -------------------------------------------------  ---------------------------
    Total                                      8.847ns (1.559ns logic, 7.288ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  6.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_n201362 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      8.856ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.751 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_n201362
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BQ      Tcko                  0.430   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X18Y34.D1      net (fanout=12)       3.027   state_q_FSM_FFd1_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X19Y13.D3      net (fanout=15)       0.699   f6_mems_control/Mmux_addr_d19
    SLICE_X19Y13.D       Tilo                  0.259   f6_addr[8]
                                                       f6_mems_control/Mmux_addr_d151
    RAMB16_X1Y0.ADDRA8   net (fanout=6)        1.502   addr_d[8]
    RAMB16_X1Y0.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_n201362
                                                       mems_rom/Mram_n201362
    -------------------------------------------------  ---------------------------
    Total                                      8.856ns (1.583ns logic, 7.273ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  6.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_n201364 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      8.810ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.744 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_n201364
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BQ      Tcko                  0.430   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X18Y34.D1      net (fanout=12)       3.027   state_q_FSM_FFd1_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X18Y15.D3      net (fanout=15)       0.870   f6_mems_control/Mmux_addr_d19
    SLICE_X18Y15.D       Tilo                  0.235   f6_addr[12]
                                                       f6_mems_control/Mmux_addr_d41
    RAMB16_X1Y2.ADDRA12  net (fanout=6)        1.309   addr_d[12]
    RAMB16_X1Y2.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_n201364
                                                       mems_rom/Mram_n201364
    -------------------------------------------------  ---------------------------
    Total                                      8.810ns (1.559ns logic, 7.251ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  6.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      8.743ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.682 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BQ      Tcko                  0.430   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X18Y34.D1      net (fanout=12)       3.027   state_q_FSM_FFd1_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X19Y13.B1      net (fanout=15)       0.829   f6_mems_control/Mmux_addr_d19
    SLICE_X19Y13.B       Tilo                  0.259   f6_addr[8]
                                                       f6_mems_control/Mmux_addr_d131
    RAMB16_X1Y10.ADDRA6  net (fanout=6)        1.259   addr_d[6]
    RAMB16_X1Y10.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1
                                                       mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      8.743ns (1.583ns logic, 7.160ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  6.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.353ns (Levels of Logic = 3)
  Clock Path Skew:      0.526ns (1.180 - 0.654)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.AMUX    Tshcko                0.535   fifo_manager/serial_tx_TDC/bit_ctr_q[2]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X1Y12.D4       net (fanout=15)       2.538   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X1Y12.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_13
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_13
    SLICE_X10Y22.D1      net (fanout=1)        1.908   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_13
    SLICE_X10Y22.CMUX    Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X10Y21.D1      net (fanout=1)        0.756   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X10Y21.D       Tilo                  0.235   mems_rom/f2_CH_D_q[15]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        1.542   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.353ns (2.609ns logic, 6.744ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  6.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_n201362 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      8.800ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.751 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_n201362
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BQ      Tcko                  0.430   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X18Y34.D1      net (fanout=12)       3.027   state_q_FSM_FFd1_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X19Y13.C3      net (fanout=15)       0.666   f6_mems_control/Mmux_addr_d19
    SLICE_X19Y13.C       Tilo                  0.259   f6_addr[8]
                                                       f6_mems_control/Mmux_addr_d141
    RAMB16_X1Y0.ADDRA7   net (fanout=6)        1.479   addr_d[7]
    RAMB16_X1Y0.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_n201362
                                                       mems_rom/Mram_n201362
    -------------------------------------------------  ---------------------------
    Total                                      8.800ns (1.583ns logic, 7.217ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  6.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_n201364 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      8.751ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.744 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_n201364
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BQ      Tcko                  0.430   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X18Y34.D1      net (fanout=12)       3.027   state_q_FSM_FFd1_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X18Y15.A6      net (fanout=15)       0.671   f6_mems_control/Mmux_addr_d19
    SLICE_X18Y15.A       Tilo                  0.235   f6_addr[12]
                                                       f6_mems_control/Mmux_addr_d161
    RAMB16_X1Y2.ADDRA9   net (fanout=6)        1.449   addr_d[9]
    RAMB16_X1Y2.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_n201364
                                                       mems_rom/Mram_n201364
    -------------------------------------------------  ---------------------------
    Total                                      8.751ns (1.559ns logic, 7.192ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  6.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      8.674ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.682 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BQ      Tcko                  0.430   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X18Y34.D1      net (fanout=12)       3.027   state_q_FSM_FFd1_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X18Y15.C3      net (fanout=15)       0.916   f6_mems_control/Mmux_addr_d19
    SLICE_X18Y15.C       Tilo                  0.235   f6_addr[12]
                                                       f6_mems_control/Mmux_addr_d31
    RAMB16_X1Y10.ADDRA11 net (fanout=6)        1.127   addr_d[11]
    RAMB16_X1Y10.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1
                                                       mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      8.674ns (1.559ns logic, 7.115ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  6.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      8.651ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.682 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BQ      Tcko                  0.430   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X18Y34.D1      net (fanout=12)       3.027   state_q_FSM_FFd1_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X18Y15.B2      net (fanout=15)       1.071   f6_mems_control/Mmux_addr_d19
    SLICE_X18Y15.B       Tilo                  0.235   f6_addr[12]
                                                       f6_mems_control/Mmux_addr_d21
    RAMB16_X1Y10.ADDRA10 net (fanout=6)        0.949   addr_d[10]
    RAMB16_X1Y10.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1
                                                       mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      8.651ns (1.559ns logic, 7.092ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  6.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_n201361 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      8.689ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.741 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_n201361
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BQ      Tcko                  0.430   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X18Y34.D1      net (fanout=12)       3.027   state_q_FSM_FFd1_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X17Y13.D2      net (fanout=15)       0.765   f6_mems_control/Mmux_addr_d19
    SLICE_X17Y13.D       Tilo                  0.259   f6_addr[4]
                                                       f6_mems_control/Mmux_addr_d111
    RAMB16_X1Y4.ADDRA4   net (fanout=6)        1.269   addr_d[4]
    RAMB16_X1Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_n201361
                                                       mems_rom/Mram_n201361
    -------------------------------------------------  ---------------------------
    Total                                      8.689ns (1.583ns logic, 7.106ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  6.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd2 (FF)
  Destination:          mems_rom/Mram_n201362 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      8.681ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.751 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd2 to mems_rom/Mram_n201362
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BMUX    Tshcko                0.518   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd2
    SLICE_X18Y34.D4      net (fanout=28)       2.026   state_q_FSM_FFd2_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X17Y16.A6      net (fanout=15)       0.629   f6_mems_control/Mmux_addr_d19
    SLICE_X17Y16.A       Tilo                  0.259   f6_addr[15]
                                                       f6_mems_control/Mmux_addr_d51
    RAMB16_X1Y0.ADDRA13  net (fanout=6)        2.310   addr_d[13]
    RAMB16_X1Y0.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_n201362
                                                       mems_rom/Mram_n201362
    -------------------------------------------------  ---------------------------
    Total                                      8.681ns (1.671ns logic, 7.010ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  6.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_n201364 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      8.673ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.744 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_n201364
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BQ      Tcko                  0.430   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X18Y34.D1      net (fanout=12)       3.027   state_q_FSM_FFd1_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X19Y13.D3      net (fanout=15)       0.699   f6_mems_control/Mmux_addr_d19
    SLICE_X19Y13.D       Tilo                  0.259   f6_addr[8]
                                                       f6_mems_control/Mmux_addr_d151
    RAMB16_X1Y2.ADDRA8   net (fanout=6)        1.319   addr_d[8]
    RAMB16_X1Y2.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_n201364
                                                       mems_rom/Mram_n201364
    -------------------------------------------------  ---------------------------
    Total                                      8.673ns (1.583ns logic, 7.090ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  6.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      8.604ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.682 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BQ      Tcko                  0.430   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X18Y34.D1      net (fanout=12)       3.027   state_q_FSM_FFd1_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X19Y13.C3      net (fanout=15)       0.666   f6_mems_control/Mmux_addr_d19
    SLICE_X19Y13.C       Tilo                  0.259   f6_addr[8]
                                                       f6_mems_control/Mmux_addr_d141
    RAMB16_X1Y10.ADDRA7  net (fanout=6)        1.283   addr_d[7]
    RAMB16_X1Y10.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1
                                                       mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      8.604ns (1.583ns logic, 7.021ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  6.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT2 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      8.610ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.689 - 0.776)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.BQ      Tcko                  0.430   state_q_FSM_FFd1_7
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X18Y34.D1      net (fanout=12)       3.027   state_q_FSM_FFd1_5
    SLICE_X18Y34.D       Tilo                  0.235   f6_mems_control/state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X15Y13.A3      net (fanout=5)        2.045   f6_mems_SPI_busy
    SLICE_X15Y13.A       Tilo                  0.259   addr_q_0
                                                       f6_mems_control/Mmux_addr_d191
    SLICE_X18Y15.D3      net (fanout=15)       0.870   f6_mems_control/Mmux_addr_d19
    SLICE_X18Y15.D       Tilo                  0.235   f6_addr[12]
                                                       f6_mems_control/Mmux_addr_d41
    RAMB16_X1Y8.ADDRA12  net (fanout=6)        1.109   addr_d[12]
    RAMB16_X1Y8.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT2
                                                       mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      8.610ns (1.559ns logic, 7.051ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_new_clk_clkfx = PERIOD TIMEGRP "new_clk_clkfx" TS_clk * 1.28 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT2/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT2/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT1/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT1/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT2/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT2/CLKA
  Location pin: RAMB16_X1Y30.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT1/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT1/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT2/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT2/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT1/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT1/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_n104041/CLKA
  Logical resource: mems_rom/Mram_n104041/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_n104042/CLKA
  Logical resource: mems_rom/Mram_n104042/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_n104043/CLKA
  Logical resource: mems_rom/Mram_n104043/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_n104044/CLKA
  Logical resource: mems_rom/Mram_n104044/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_n201361/CLKA
  Logical resource: mems_rom/Mram_n201361/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_n201362/CLKA
  Logical resource: mems_rom/Mram_n201362/CLKA
  Location pin: RAMB16_X1Y0.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_n201363/CLKA
  Logical resource: mems_rom/Mram_n201363/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_n201364/CLKA
  Logical resource: mems_rom/Mram_n201364/CLKA
  Location pin: RAMB16_X1Y2.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_n136481/CLKA
  Logical resource: mems_rom/Mram_n136481/CLKA
  Location pin: RAMB16_X0Y30.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_n136482/CLKA
  Logical resource: mems_rom/Mram_n136482/CLKA
  Location pin: RAMB16_X0Y26.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_n136483/CLKA
  Logical resource: mems_rom/Mram_n136483/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_n136484/CLKA
  Logical resource: mems_rom/Mram_n136484/CLKA
  Location pin: RAMB16_X0Y28.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_n168921/CLKA
  Logical resource: mems_rom/Mram_n168921/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_n168922/CLKA
  Logical resource: mems_rom/Mram_n168922/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_n168923/CLKA
  Logical resource: mems_rom/Mram_n168923/CLKA
  Location pin: RAMB16_X1Y26.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_n168924/CLKA
  Logical resource: mems_rom/Mram_n168924/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_n39161/CLKA
  Logical resource: mems_rom/Mram_n39161/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_n39162/CLKA
  Logical resource: mems_rom/Mram_n39162/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_n39163/CLKA
  Logical resource: mems_rom/Mram_n39163/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_n39164/CLKA
  Logical resource: mems_rom/Mram_n39164/CLKA
  Location pin: RAMB16_X0Y0.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_n71601/CLKA
  Logical resource: mems_rom/Mram_n71601/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_n71602/CLKA
  Logical resource: mems_rom/Mram_n71602/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      8.000ns|     13.298ns|            0|            0|            0|        71114|
| TS_new_clk_clkfx              |     15.625ns|     10.389ns|          N/A|            0|            0|        71114|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.389|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 71114 paths, 0 nets, and 12252 connections

Design statistics:
   Minimum period:  10.389ns{1}   (Maximum frequency:  96.256MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Feb 24 17:10:35 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 451 MB



