/*
 * Copyright (C) 2022 Avnet Embedded GmbH
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation version 2.
 *
 * This program is distributed "as is" WITHOUT ANY WARRANTY of any
 * kind, whether express or implied; without even the implied warranty
 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/dts-v1/;
/plugin/;

#include <dt-bindings/clock/imx8mp-clock.h>
#include <dt-bindings/gpio/gpio.h>

/ {
	fragment@1000 {
		target-path = "/";
		__overlay__ {
			reg_vcc_3v3_audio: 3v3_audio_regulator {
				compatible = "regulator-fixed";
				regulator-name = "3V3_AUD";
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;
			};
		};
	};

	fragment@1001 {
		target-path = "/";
		__overlay__ {
			reg_vcc_1v8_audio: 1v8_audio_regulator {
				compatible = "regulator-fixed";
				regulator-name = "1V8_AUD";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
			};
		};
	};

	fragment@1002 {
		target-path = "/";
		__overlay__ {
			sgtl5000_sound: sgtl5000-sound {
				compatible = "fsl,imx-audio-sgtl5000";
				model = "imx-sgtl5000";
				audio-cpu = <&sai2>;
				audio-codec = <&sgtl5000_codec>;
				audio-routing =
						"LINE_IN", "Line In Jack",
						"MIC_IN", "Mic Jack",
						"Mic Jack", "Mic Bias",
						"Headphone Jack", "HP_OUT";
				asrc-controller = <&easrc>;
			};
		};
	};

	fragment@1003 {
		target = <&i2c1>;
		__overlay__ {
			#address-cells = <1>;
			#size-cells = <0>;
			sgtl5000_codec: sgtl5000@a {
				compatible = "fsl,sgtl5000";
				reg = <0x0a>;
				assigned-clocks = <&clk IMX8MP_CLK_CLKOUT1_SEL>;
				assigned-clock-parents = <&clk IMX8MP_CLK_24M>;
				assigned-clock-rates = <24000000>;
				clock-names = "audio_mclk";
				VDDA-supply = <&reg_vcc_3v3_audio>;
				VDD-supply = <&reg_vcc_1v8_audio>;
				VDDIO-supply = <&reg_vcc_1v8_audio>;
			};
		};
	};

	fragment@1004 {
		target = <&easrc>;
		__overlay__ {
			fsl,asrc-rate  = <48000>;
			status = "okay";
		};
	};

	fragment@1005 {
		target = <&micfil>;
		__overlay__ {
			status = "okay";
		};
	};

	fragment@1006 {
		target = <&sai2>;
		__overlay__ {
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_sai2>;
			assigned-clocks = <&clk IMX8MP_CLK_SAI2>;
			assigned-clock-parents = <&clk IMX8MP_AUDIO_PLL1_OUT>;
			assigned-clock-rates = <12288000>;
			clocks = <&audio_blk_ctrl IMX8MP_CLK_AUDIO_BLK_CTRL_SAI2_IPG>,
				<&clk IMX8MP_CLK_DUMMY>,
				<&audio_blk_ctrl IMX8MP_CLK_AUDIO_BLK_CTRL_SAI2_MCLK1>,
				<&clk IMX8MP_CLK_DUMMY>,
				<&clk IMX8MP_CLK_DUMMY>;
			clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
			fsl,sai-mclk-direction-output;
			status = "okay";
		};
	};

	fragment@1007 {
		target = <&usdhc2>;
		__overlay__ {
			no-1-8-v;
		};
	};
};
