<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ispreg.h source code [netbsd/sys/dev/ic/ispreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/ispreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='ispreg.h.html'>ispreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* $NetBSD: ispreg.h,v 1.34 2010/03/26 20:52:01 mjacob Exp $ */</i></td></tr>
<tr><th id="2">2</th><td><i>/*</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright (C) 1997, 1998, 1999 National Aeronautics &amp; Space Administration</i></td></tr>
<tr><th id="4">4</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Additional Copyright (C) 2000-2007 by Matthew Jacob</i></td></tr>
<tr><th id="7">7</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="10">10</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="11">11</th><td><i> * are met:</i></td></tr>
<tr><th id="12">12</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="14">14</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="16">16</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="17">17</th><td><i> * 3. The name of the author may not be used to endorse or promote products</i></td></tr>
<tr><th id="18">18</th><td><i> *    derived from this software without specific prior written permission</i></td></tr>
<tr><th id="19">19</th><td><i> *</i></td></tr>
<tr><th id="20">20</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="21">21</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="22">22</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="23">23</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="24">24</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="25">25</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="26">26</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="27">27</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="28">28</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="29">29</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td><i>/*</i></td></tr>
<tr><th id="32">32</th><td><i> * Machine Independent (well, as best as possible) register</i></td></tr>
<tr><th id="33">33</th><td><i> * definitions for Qlogic ISP SCSI adapters.</i></td></tr>
<tr><th id="34">34</th><td><i> */</i></td></tr>
<tr><th id="35">35</th><td><u>#<span data-ppcond="35">ifndef</span>	<span class="macro" data-ref="_M/_ISPREG_H">_ISPREG_H</span></u></td></tr>
<tr><th id="36">36</th><td><u>#define	<dfn class="macro" id="_M/_ISPREG_H" data-ref="_M/_ISPREG_H">_ISPREG_H</dfn></u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i>/*</i></td></tr>
<tr><th id="39">39</th><td><i> * Hardware definitions for the Qlogic ISP  registers.</i></td></tr>
<tr><th id="40">40</th><td><i> */</i></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><i>/*</i></td></tr>
<tr><th id="43">43</th><td><i> * This defines types of access to various registers.</i></td></tr>
<tr><th id="44">44</th><td><i> *</i></td></tr>
<tr><th id="45">45</th><td><i> *  	R:		Read Only</i></td></tr>
<tr><th id="46">46</th><td><i> *	W:		Write Only</i></td></tr>
<tr><th id="47">47</th><td><i> *	RW:		Read/Write</i></td></tr>
<tr><th id="48">48</th><td><i> *</i></td></tr>
<tr><th id="49">49</th><td><i> *	R*, W*, RW*:	Read Only, Write Only, Read/Write, but only</i></td></tr>
<tr><th id="50">50</th><td><i> *			if RISC processor in ISP is paused.</i></td></tr>
<tr><th id="51">51</th><td><i> */</i></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><i>/*</i></td></tr>
<tr><th id="54">54</th><td><i> * Offsets for various register blocks.</i></td></tr>
<tr><th id="55">55</th><td><i> *</i></td></tr>
<tr><th id="56">56</th><td><i> * Sad but true, different architectures have different offsets.</i></td></tr>
<tr><th id="57">57</th><td><i> *</i></td></tr>
<tr><th id="58">58</th><td><i> * Don't be alarmed if none of this makes sense. The original register</i></td></tr>
<tr><th id="59">59</th><td><i> * layout set some defines in a certain pattern. Everything else has been</i></td></tr>
<tr><th id="60">60</th><td><i> * grafted on since. For example, the ISP1080 manual will state that DMA</i></td></tr>
<tr><th id="61">61</th><td><i> * registers start at 0x80 from the base of the register address space.</i></td></tr>
<tr><th id="62">62</th><td><i> * That's true, but for our purposes, we define DMA_REGS_OFF for the 1080</i></td></tr>
<tr><th id="63">63</th><td><i> * to start at offset 0x60 because the DMA registers are all defined to</i></td></tr>
<tr><th id="64">64</th><td><i> * be DMA_BLOCK+0x20 and so on. Clear?</i></td></tr>
<tr><th id="65">65</th><td><i> */</i></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/BIU_REGS_OFF" data-ref="_M/BIU_REGS_OFF">BIU_REGS_OFF</dfn>			0x00</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/PCI_MBOX_REGS_OFF" data-ref="_M/PCI_MBOX_REGS_OFF">PCI_MBOX_REGS_OFF</dfn>		0x70</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/PCI_MBOX_REGS2100_OFF" data-ref="_M/PCI_MBOX_REGS2100_OFF">PCI_MBOX_REGS2100_OFF</dfn>		0x10</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/PCI_MBOX_REGS2300_OFF" data-ref="_M/PCI_MBOX_REGS2300_OFF">PCI_MBOX_REGS2300_OFF</dfn>		0x40</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/PCI_MBOX_REGS2400_OFF" data-ref="_M/PCI_MBOX_REGS2400_OFF">PCI_MBOX_REGS2400_OFF</dfn>		0x80</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/SBUS_MBOX_REGS_OFF" data-ref="_M/SBUS_MBOX_REGS_OFF">SBUS_MBOX_REGS_OFF</dfn>		0x80</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/PCI_SXP_REGS_OFF" data-ref="_M/PCI_SXP_REGS_OFF">PCI_SXP_REGS_OFF</dfn>		0x80</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/SBUS_SXP_REGS_OFF" data-ref="_M/SBUS_SXP_REGS_OFF">SBUS_SXP_REGS_OFF</dfn>		0x200</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/PCI_RISC_REGS_OFF" data-ref="_M/PCI_RISC_REGS_OFF">PCI_RISC_REGS_OFF</dfn>		0x80</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/SBUS_RISC_REGS_OFF" data-ref="_M/SBUS_RISC_REGS_OFF">SBUS_RISC_REGS_OFF</dfn>		0x400</u></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><i>/* Bless me! Chip designers have putzed it again! */</i></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_DMA_REGS_OFF" data-ref="_M/ISP1080_DMA_REGS_OFF">ISP1080_DMA_REGS_OFF</dfn>		0x60</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/DMA_REGS_OFF" data-ref="_M/DMA_REGS_OFF">DMA_REGS_OFF</dfn>			0x00	/* same as BIU block */</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/SBUS_REGSIZE" data-ref="_M/SBUS_REGSIZE">SBUS_REGSIZE</dfn>			0x450</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/PCI_REGSIZE" data-ref="_M/PCI_REGSIZE">PCI_REGSIZE</dfn>			0x100</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><i>/*</i></td></tr>
<tr><th id="89">89</th><td><i> * NB:	The *_BLOCK definitions have no specific hardware meaning.</i></td></tr>
<tr><th id="90">90</th><td><i> *	They serve simply to note to the MD layer which block of</i></td></tr>
<tr><th id="91">91</th><td><i> *	registers offsets are being accessed.</i></td></tr>
<tr><th id="92">92</th><td><i> */</i></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/_NREG_BLKS" data-ref="_M/_NREG_BLKS">_NREG_BLKS</dfn>	5</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/_BLK_REG_SHFT" data-ref="_M/_BLK_REG_SHFT">_BLK_REG_SHFT</dfn>	13</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/_BLK_REG_MASK" data-ref="_M/_BLK_REG_MASK">_BLK_REG_MASK</dfn>	(7 &lt;&lt; _BLK_REG_SHFT)</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/BIU_BLOCK" data-ref="_M/BIU_BLOCK">BIU_BLOCK</dfn>	(0 &lt;&lt; _BLK_REG_SHFT)</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/MBOX_BLOCK" data-ref="_M/MBOX_BLOCK">MBOX_BLOCK</dfn>	(1 &lt;&lt; _BLK_REG_SHFT)</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/SXP_BLOCK" data-ref="_M/SXP_BLOCK">SXP_BLOCK</dfn>	(2 &lt;&lt; _BLK_REG_SHFT)</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/RISC_BLOCK" data-ref="_M/RISC_BLOCK">RISC_BLOCK</dfn>	(3 &lt;&lt; _BLK_REG_SHFT)</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/DMA_BLOCK" data-ref="_M/DMA_BLOCK">DMA_BLOCK</dfn>	(4 &lt;&lt; _BLK_REG_SHFT)</u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><i>/*</i></td></tr>
<tr><th id="103">103</th><td><i> * Bus Interface Block Register Offsets</i></td></tr>
<tr><th id="104">104</th><td><i> */</i></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/BIU_ID_LO" data-ref="_M/BIU_ID_LO">BIU_ID_LO</dfn>	(BIU_BLOCK+0x0)		/* R  : Bus ID, Low */</u></td></tr>
<tr><th id="107">107</th><td><u>#define		<dfn class="macro" id="_M/BIU2100_FLASH_ADDR" data-ref="_M/BIU2100_FLASH_ADDR">BIU2100_FLASH_ADDR</dfn>	(BIU_BLOCK+0x0)</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/BIU_ID_HI" data-ref="_M/BIU_ID_HI">BIU_ID_HI</dfn>	(BIU_BLOCK+0x2)		/* R  : Bus ID, High */</u></td></tr>
<tr><th id="109">109</th><td><u>#define		<dfn class="macro" id="_M/BIU2100_FLASH_DATA" data-ref="_M/BIU2100_FLASH_DATA">BIU2100_FLASH_DATA</dfn>	(BIU_BLOCK+0x2)</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/BIU_CONF0" data-ref="_M/BIU_CONF0">BIU_CONF0</dfn>	(BIU_BLOCK+0x4)		/* R  : Bus Configuration #0 */</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/BIU_CONF1" data-ref="_M/BIU_CONF1">BIU_CONF1</dfn>	(BIU_BLOCK+0x6)		/* R  : Bus Configuration #1 */</u></td></tr>
<tr><th id="112">112</th><td><u>#define		<dfn class="macro" id="_M/BIU2100_CSR" data-ref="_M/BIU2100_CSR">BIU2100_CSR</dfn>		(BIU_BLOCK+0x6)</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/BIU_ICR" data-ref="_M/BIU_ICR">BIU_ICR</dfn>		(BIU_BLOCK+0x8)		/* RW : Bus Interface Ctrl */</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/BIU_ISR" data-ref="_M/BIU_ISR">BIU_ISR</dfn>		(BIU_BLOCK+0xA)		/* R  : Bus Interface Status */</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/BIU_SEMA" data-ref="_M/BIU_SEMA">BIU_SEMA</dfn>	(BIU_BLOCK+0xC)		/* RW : Bus Semaphore */</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/BIU_NVRAM" data-ref="_M/BIU_NVRAM">BIU_NVRAM</dfn>	(BIU_BLOCK+0xE)		/* RW : Bus NVRAM */</u></td></tr>
<tr><th id="117">117</th><td><i>/*</i></td></tr>
<tr><th id="118">118</th><td><i> * These are specific to the 2300.</i></td></tr>
<tr><th id="119">119</th><td><i> */</i></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/BIU_REQINP" data-ref="_M/BIU_REQINP">BIU_REQINP</dfn>	(BIU_BLOCK+0x10)	/* Request Queue In */</u></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/BIU_REQOUTP" data-ref="_M/BIU_REQOUTP">BIU_REQOUTP</dfn>	(BIU_BLOCK+0x12)	/* Request Queue Out */</u></td></tr>
<tr><th id="122">122</th><td><u>#define	<dfn class="macro" id="_M/BIU_RSPINP" data-ref="_M/BIU_RSPINP">BIU_RSPINP</dfn>	(BIU_BLOCK+0x14)	/* Response Queue In */</u></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/BIU_RSPOUTP" data-ref="_M/BIU_RSPOUTP">BIU_RSPOUTP</dfn>	(BIU_BLOCK+0x16)	/* Response Queue Out */</u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/BIU_R2HSTSLO" data-ref="_M/BIU_R2HSTSLO">BIU_R2HSTSLO</dfn>	(BIU_BLOCK+0x18)</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/BIU_R2HSTSHI" data-ref="_M/BIU_R2HSTSHI">BIU_R2HSTSHI</dfn>	(BIU_BLOCK+0x1A)</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/BIU_R2HST_INTR" data-ref="_M/BIU_R2HST_INTR">BIU_R2HST_INTR</dfn>		(1 &lt;&lt; 15)	/* RISC to Host Interrupt */</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/BIU_R2HST_PAUSED" data-ref="_M/BIU_R2HST_PAUSED">BIU_R2HST_PAUSED</dfn>	(1 &lt;&lt;  8)	/* RISC paused */</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/BIU_R2HST_ISTAT_MASK" data-ref="_M/BIU_R2HST_ISTAT_MASK">BIU_R2HST_ISTAT_MASK</dfn>	0x3f		/* intr information &amp;&amp; status */</u></td></tr>
<tr><th id="131">131</th><td><u>#define		<dfn class="macro" id="_M/ISPR2HST_ROM_MBX_OK" data-ref="_M/ISPR2HST_ROM_MBX_OK">ISPR2HST_ROM_MBX_OK</dfn>	0x1	/* ROM mailbox cmd done ok */</u></td></tr>
<tr><th id="132">132</th><td><u>#define		<dfn class="macro" id="_M/ISPR2HST_ROM_MBX_FAIL" data-ref="_M/ISPR2HST_ROM_MBX_FAIL">ISPR2HST_ROM_MBX_FAIL</dfn>	0x2	/* ROM mailbox cmd done fail */</u></td></tr>
<tr><th id="133">133</th><td><u>#define		<dfn class="macro" id="_M/ISPR2HST_MBX_OK" data-ref="_M/ISPR2HST_MBX_OK">ISPR2HST_MBX_OK</dfn>		0x10	/* mailbox cmd done ok */</u></td></tr>
<tr><th id="134">134</th><td><u>#define		<dfn class="macro" id="_M/ISPR2HST_MBX_FAIL" data-ref="_M/ISPR2HST_MBX_FAIL">ISPR2HST_MBX_FAIL</dfn>	0x11	/* mailbox cmd done fail */</u></td></tr>
<tr><th id="135">135</th><td><u>#define		<dfn class="macro" id="_M/ISPR2HST_ASYNC_EVENT" data-ref="_M/ISPR2HST_ASYNC_EVENT">ISPR2HST_ASYNC_EVENT</dfn>	0x12	/* Async Event */</u></td></tr>
<tr><th id="136">136</th><td><u>#define		<dfn class="macro" id="_M/ISPR2HST_RSPQ_UPDATE" data-ref="_M/ISPR2HST_RSPQ_UPDATE">ISPR2HST_RSPQ_UPDATE</dfn>	0x13	/* Response Queue Update */</u></td></tr>
<tr><th id="137">137</th><td><u>#define		<dfn class="macro" id="_M/ISPR2HST_RQST_UPDATE" data-ref="_M/ISPR2HST_RQST_UPDATE">ISPR2HST_RQST_UPDATE</dfn>	0x14	/* Resquest Queue Update */</u></td></tr>
<tr><th id="138">138</th><td><u>#define		<dfn class="macro" id="_M/ISPR2HST_RIO_16" data-ref="_M/ISPR2HST_RIO_16">ISPR2HST_RIO_16</dfn>		0x15	/* RIO 1-16 */</u></td></tr>
<tr><th id="139">139</th><td><u>#define		<dfn class="macro" id="_M/ISPR2HST_FPOST" data-ref="_M/ISPR2HST_FPOST">ISPR2HST_FPOST</dfn>		0x16	/* Low 16 bits fast post */</u></td></tr>
<tr><th id="140">140</th><td><u>#define		<dfn class="macro" id="_M/ISPR2HST_FPOST_CTIO" data-ref="_M/ISPR2HST_FPOST_CTIO">ISPR2HST_FPOST_CTIO</dfn>	0x17	/* Low 16 bits fast post ctio */</u></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><i>/* fifo command stuff- mostly for SPI */</i></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/DFIFO_COMMAND" data-ref="_M/DFIFO_COMMAND">DFIFO_COMMAND</dfn>	(BIU_BLOCK+0x60)	/* RW : Command FIFO Port */</u></td></tr>
<tr><th id="144">144</th><td><u>#define		<dfn class="macro" id="_M/RDMA2100_CONTROL" data-ref="_M/RDMA2100_CONTROL">RDMA2100_CONTROL</dfn>	DFIFO_COMMAND</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/DFIFO_DATA" data-ref="_M/DFIFO_DATA">DFIFO_DATA</dfn>	(BIU_BLOCK+0x62)	/* RW : Data FIFO Port */</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><i>/*</i></td></tr>
<tr><th id="148">148</th><td><i> * Putzed DMA register layouts.</i></td></tr>
<tr><th id="149">149</th><td><i> */</i></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/CDMA_CONF" data-ref="_M/CDMA_CONF">CDMA_CONF</dfn>	(DMA_BLOCK+0x20)	/* RW*: DMA Configuration */</u></td></tr>
<tr><th id="151">151</th><td><u>#define		<dfn class="macro" id="_M/CDMA2100_CONTROL" data-ref="_M/CDMA2100_CONTROL">CDMA2100_CONTROL</dfn>	CDMA_CONF</u></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/CDMA_CONTROL" data-ref="_M/CDMA_CONTROL">CDMA_CONTROL</dfn>	(DMA_BLOCK+0x22)	/* RW*: DMA Control */</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/CDMA_STATUS" data-ref="_M/CDMA_STATUS">CDMA_STATUS</dfn> 	(DMA_BLOCK+0x24)	/* R  : DMA Status */</u></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/CDMA_FIFO_STS" data-ref="_M/CDMA_FIFO_STS">CDMA_FIFO_STS</dfn>	(DMA_BLOCK+0x26)	/* R  : DMA FIFO Status */</u></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/CDMA_COUNT" data-ref="_M/CDMA_COUNT">CDMA_COUNT</dfn>	(DMA_BLOCK+0x28)	/* RW*: DMA Transfer Count */</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/CDMA_ADDR0" data-ref="_M/CDMA_ADDR0">CDMA_ADDR0</dfn>	(DMA_BLOCK+0x2C)	/* RW*: DMA Address, Word 0 */</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/CDMA_ADDR1" data-ref="_M/CDMA_ADDR1">CDMA_ADDR1</dfn>	(DMA_BLOCK+0x2E)	/* RW*: DMA Address, Word 1 */</u></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/CDMA_ADDR2" data-ref="_M/CDMA_ADDR2">CDMA_ADDR2</dfn>	(DMA_BLOCK+0x30)	/* RW*: DMA Address, Word 2 */</u></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/CDMA_ADDR3" data-ref="_M/CDMA_ADDR3">CDMA_ADDR3</dfn>	(DMA_BLOCK+0x32)	/* RW*: DMA Address, Word 3 */</u></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/DDMA_CONF" data-ref="_M/DDMA_CONF">DDMA_CONF</dfn>	(DMA_BLOCK+0x40)	/* RW*: DMA Configuration */</u></td></tr>
<tr><th id="162">162</th><td><u>#define		<dfn class="macro" id="_M/TDMA2100_CONTROL" data-ref="_M/TDMA2100_CONTROL">TDMA2100_CONTROL</dfn>	DDMA_CONF</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/DDMA_CONTROL" data-ref="_M/DDMA_CONTROL">DDMA_CONTROL</dfn>	(DMA_BLOCK+0x42)	/* RW*: DMA Control */</u></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/DDMA_STATUS" data-ref="_M/DDMA_STATUS">DDMA_STATUS</dfn>	(DMA_BLOCK+0x44)	/* R  : DMA Status */</u></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/DDMA_FIFO_STS" data-ref="_M/DDMA_FIFO_STS">DDMA_FIFO_STS</dfn>	(DMA_BLOCK+0x46)	/* R  : DMA FIFO Status */</u></td></tr>
<tr><th id="166">166</th><td><u>#define	<dfn class="macro" id="_M/DDMA_COUNT_LO" data-ref="_M/DDMA_COUNT_LO">DDMA_COUNT_LO</dfn>	(DMA_BLOCK+0x48)	/* RW*: DMA Xfer Count, Low */</u></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/DDMA_COUNT_HI" data-ref="_M/DDMA_COUNT_HI">DDMA_COUNT_HI</dfn>	(DMA_BLOCK+0x4A)	/* RW*: DMA Xfer Count, High */</u></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/DDMA_ADDR0" data-ref="_M/DDMA_ADDR0">DDMA_ADDR0</dfn>	(DMA_BLOCK+0x4C)	/* RW*: DMA Address, Word 0 */</u></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/DDMA_ADDR1" data-ref="_M/DDMA_ADDR1">DDMA_ADDR1</dfn>	(DMA_BLOCK+0x4E)	/* RW*: DMA Address, Word 1 */</u></td></tr>
<tr><th id="170">170</th><td><i>/* these are for the 1040A cards */</i></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/DDMA_ADDR2" data-ref="_M/DDMA_ADDR2">DDMA_ADDR2</dfn>	(DMA_BLOCK+0x50)	/* RW*: DMA Address, Word 2 */</u></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/DDMA_ADDR3" data-ref="_M/DDMA_ADDR3">DDMA_ADDR3</dfn>	(DMA_BLOCK+0x52)	/* RW*: DMA Address, Word 3 */</u></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><i>/*</i></td></tr>
<tr><th id="176">176</th><td><i> * Bus Interface Block Register Definitions</i></td></tr>
<tr><th id="177">177</th><td><i> */</i></td></tr>
<tr><th id="178">178</th><td><i>/* BUS CONFIGURATION REGISTER #0 */</i></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/BIU_CONF0_HW_MASK" data-ref="_M/BIU_CONF0_HW_MASK">BIU_CONF0_HW_MASK</dfn>		0x000F	/* Hardware revision mask */</u></td></tr>
<tr><th id="180">180</th><td><i>/* BUS CONFIGURATION REGISTER #1 */</i></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><u>#define	<dfn class="macro" id="_M/BIU_SBUS_CONF1_PARITY" data-ref="_M/BIU_SBUS_CONF1_PARITY">BIU_SBUS_CONF1_PARITY</dfn>		0x0100 	/* Enable parity checking */</u></td></tr>
<tr><th id="183">183</th><td><u>#define	<dfn class="macro" id="_M/BIU_SBUS_CONF1_FCODE_MASK" data-ref="_M/BIU_SBUS_CONF1_FCODE_MASK">BIU_SBUS_CONF1_FCODE_MASK</dfn>	0x00F0	/* Fcode cycle mask */</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><u>#define	<dfn class="macro" id="_M/BIU_PCI_CONF1_FIFO_128" data-ref="_M/BIU_PCI_CONF1_FIFO_128">BIU_PCI_CONF1_FIFO_128</dfn>		0x0040	/* 128 bytes FIFO threshold */</u></td></tr>
<tr><th id="186">186</th><td><u>#define	<dfn class="macro" id="_M/BIU_PCI_CONF1_FIFO_64" data-ref="_M/BIU_PCI_CONF1_FIFO_64">BIU_PCI_CONF1_FIFO_64</dfn>		0x0030	/* 64 bytes FIFO threshold */</u></td></tr>
<tr><th id="187">187</th><td><u>#define	<dfn class="macro" id="_M/BIU_PCI_CONF1_FIFO_32" data-ref="_M/BIU_PCI_CONF1_FIFO_32">BIU_PCI_CONF1_FIFO_32</dfn>		0x0020	/* 32 bytes FIFO threshold */</u></td></tr>
<tr><th id="188">188</th><td><u>#define	<dfn class="macro" id="_M/BIU_PCI_CONF1_FIFO_16" data-ref="_M/BIU_PCI_CONF1_FIFO_16">BIU_PCI_CONF1_FIFO_16</dfn>		0x0010	/* 16 bytes FIFO threshold */</u></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/BIU_BURST_ENABLE" data-ref="_M/BIU_BURST_ENABLE">BIU_BURST_ENABLE</dfn>		0x0004	/* Global enable Bus bursts */</u></td></tr>
<tr><th id="190">190</th><td><u>#define	<dfn class="macro" id="_M/BIU_SBUS_CONF1_FIFO_64" data-ref="_M/BIU_SBUS_CONF1_FIFO_64">BIU_SBUS_CONF1_FIFO_64</dfn>		0x0003	/* 64 bytes FIFO threshold */</u></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/BIU_SBUS_CONF1_FIFO_32" data-ref="_M/BIU_SBUS_CONF1_FIFO_32">BIU_SBUS_CONF1_FIFO_32</dfn>		0x0002	/* 32 bytes FIFO threshold */</u></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/BIU_SBUS_CONF1_FIFO_16" data-ref="_M/BIU_SBUS_CONF1_FIFO_16">BIU_SBUS_CONF1_FIFO_16</dfn>		0x0001	/* 16 bytes FIFO threshold */</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/BIU_SBUS_CONF1_FIFO_8" data-ref="_M/BIU_SBUS_CONF1_FIFO_8">BIU_SBUS_CONF1_FIFO_8</dfn>		0x0000	/* 8 bytes FIFO threshold */</u></td></tr>
<tr><th id="194">194</th><td><u>#define	<dfn class="macro" id="_M/BIU_SBUS_CONF1_BURST8" data-ref="_M/BIU_SBUS_CONF1_BURST8">BIU_SBUS_CONF1_BURST8</dfn>		0x0008 	/* Enable 8-byte  bursts */</u></td></tr>
<tr><th id="195">195</th><td><u>#define	<dfn class="macro" id="_M/BIU_PCI_CONF1_SXP" data-ref="_M/BIU_PCI_CONF1_SXP">BIU_PCI_CONF1_SXP</dfn>		0x0008	/* SXP register select */</u></td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><u>#define	<dfn class="macro" id="_M/BIU_PCI1080_CONF1_SXP0" data-ref="_M/BIU_PCI1080_CONF1_SXP0">BIU_PCI1080_CONF1_SXP0</dfn>		0x0100	/* SXP bank #1 select */</u></td></tr>
<tr><th id="198">198</th><td><u>#define	<dfn class="macro" id="_M/BIU_PCI1080_CONF1_SXP1" data-ref="_M/BIU_PCI1080_CONF1_SXP1">BIU_PCI1080_CONF1_SXP1</dfn>		0x0200	/* SXP bank #2 select */</u></td></tr>
<tr><th id="199">199</th><td><u>#define	<dfn class="macro" id="_M/BIU_PCI1080_CONF1_DMA" data-ref="_M/BIU_PCI1080_CONF1_DMA">BIU_PCI1080_CONF1_DMA</dfn>		0x0300	/* DMA bank select */</u></td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><i>/* ISP2100 Bus Control/Status Register */</i></td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><u>#define	<dfn class="macro" id="_M/BIU2100_ICSR_REGBSEL" data-ref="_M/BIU2100_ICSR_REGBSEL">BIU2100_ICSR_REGBSEL</dfn>		0x30	/* RW: register bank select */</u></td></tr>
<tr><th id="204">204</th><td><u>#define		<dfn class="macro" id="_M/BIU2100_RISC_REGS" data-ref="_M/BIU2100_RISC_REGS">BIU2100_RISC_REGS</dfn>	(0 &lt;&lt; 4)	/* RISC Regs */</u></td></tr>
<tr><th id="205">205</th><td><u>#define		<dfn class="macro" id="_M/BIU2100_FB_REGS" data-ref="_M/BIU2100_FB_REGS">BIU2100_FB_REGS</dfn>		(1 &lt;&lt; 4)	/* FrameBuffer Regs */</u></td></tr>
<tr><th id="206">206</th><td><u>#define		<dfn class="macro" id="_M/BIU2100_FPM0_REGS" data-ref="_M/BIU2100_FPM0_REGS">BIU2100_FPM0_REGS</dfn>	(2 &lt;&lt; 4)	/* FPM 0 Regs */</u></td></tr>
<tr><th id="207">207</th><td><u>#define		<dfn class="macro" id="_M/BIU2100_FPM1_REGS" data-ref="_M/BIU2100_FPM1_REGS">BIU2100_FPM1_REGS</dfn>	(3 &lt;&lt; 4)	/* FPM 1 Regs */</u></td></tr>
<tr><th id="208">208</th><td><u>#define	<dfn class="macro" id="_M/BIU2100_NVRAM_OFFSET" data-ref="_M/BIU2100_NVRAM_OFFSET">BIU2100_NVRAM_OFFSET</dfn>		(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="209">209</th><td><u>#define	<dfn class="macro" id="_M/BIU2100_FLASH_UPPER_64K" data-ref="_M/BIU2100_FLASH_UPPER_64K">BIU2100_FLASH_UPPER_64K</dfn>		0x04	/* RW: Upper 64K Bank Select */</u></td></tr>
<tr><th id="210">210</th><td><u>#define	<dfn class="macro" id="_M/BIU2100_FLASH_ENABLE" data-ref="_M/BIU2100_FLASH_ENABLE">BIU2100_FLASH_ENABLE</dfn>		0x02	/* RW: Enable Flash RAM */</u></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/BIU2100_SOFT_RESET" data-ref="_M/BIU2100_SOFT_RESET">BIU2100_SOFT_RESET</dfn>		0x01</u></td></tr>
<tr><th id="212">212</th><td><i>/* SOFT RESET FOR ISP2100 is same bit, but in this register, not ICR */</i></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td><i>/* BUS CONTROL REGISTER */</i></td></tr>
<tr><th id="216">216</th><td><u>#define	<dfn class="macro" id="_M/BIU_ICR_ENABLE_DMA_INT" data-ref="_M/BIU_ICR_ENABLE_DMA_INT">BIU_ICR_ENABLE_DMA_INT</dfn>		0x0020	/* Enable DMA interrupts */</u></td></tr>
<tr><th id="217">217</th><td><u>#define	<dfn class="macro" id="_M/BIU_ICR_ENABLE_CDMA_INT" data-ref="_M/BIU_ICR_ENABLE_CDMA_INT">BIU_ICR_ENABLE_CDMA_INT</dfn>		0x0010	/* Enable CDMA interrupts */</u></td></tr>
<tr><th id="218">218</th><td><u>#define	<dfn class="macro" id="_M/BIU_ICR_ENABLE_SXP_INT" data-ref="_M/BIU_ICR_ENABLE_SXP_INT">BIU_ICR_ENABLE_SXP_INT</dfn>		0x0008	/* Enable SXP interrupts */</u></td></tr>
<tr><th id="219">219</th><td><u>#define	<dfn class="macro" id="_M/BIU_ICR_ENABLE_RISC_INT" data-ref="_M/BIU_ICR_ENABLE_RISC_INT">BIU_ICR_ENABLE_RISC_INT</dfn>		0x0004	/* Enable Risc interrupts */</u></td></tr>
<tr><th id="220">220</th><td><u>#define	<dfn class="macro" id="_M/BIU_ICR_ENABLE_ALL_INTS" data-ref="_M/BIU_ICR_ENABLE_ALL_INTS">BIU_ICR_ENABLE_ALL_INTS</dfn>		0x0002	/* Global enable all inter */</u></td></tr>
<tr><th id="221">221</th><td><u>#define	<dfn class="macro" id="_M/BIU_ICR_SOFT_RESET" data-ref="_M/BIU_ICR_SOFT_RESET">BIU_ICR_SOFT_RESET</dfn>		0x0001	/* Soft Reset of ISP */</u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><u>#define	<dfn class="macro" id="_M/BIU_IMASK" data-ref="_M/BIU_IMASK">BIU_IMASK</dfn>	(BIU_ICR_ENABLE_RISC_INT|BIU_ICR_ENABLE_ALL_INTS)</u></td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><u>#define	<dfn class="macro" id="_M/BIU2100_ICR_ENABLE_ALL_INTS" data-ref="_M/BIU2100_ICR_ENABLE_ALL_INTS">BIU2100_ICR_ENABLE_ALL_INTS</dfn>	0x8000</u></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/BIU2100_ICR_ENA_FPM_INT" data-ref="_M/BIU2100_ICR_ENA_FPM_INT">BIU2100_ICR_ENA_FPM_INT</dfn>		0x0020</u></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/BIU2100_ICR_ENA_FB_INT" data-ref="_M/BIU2100_ICR_ENA_FB_INT">BIU2100_ICR_ENA_FB_INT</dfn>		0x0010</u></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/BIU2100_ICR_ENA_RISC_INT" data-ref="_M/BIU2100_ICR_ENA_RISC_INT">BIU2100_ICR_ENA_RISC_INT</dfn>	0x0008</u></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/BIU2100_ICR_ENA_CDMA_INT" data-ref="_M/BIU2100_ICR_ENA_CDMA_INT">BIU2100_ICR_ENA_CDMA_INT</dfn>	0x0004</u></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/BIU2100_ICR_ENABLE_RXDMA_INT" data-ref="_M/BIU2100_ICR_ENABLE_RXDMA_INT">BIU2100_ICR_ENABLE_RXDMA_INT</dfn>	0x0002</u></td></tr>
<tr><th id="231">231</th><td><u>#define	<dfn class="macro" id="_M/BIU2100_ICR_ENABLE_TXDMA_INT" data-ref="_M/BIU2100_ICR_ENABLE_TXDMA_INT">BIU2100_ICR_ENABLE_TXDMA_INT</dfn>	0x0001</u></td></tr>
<tr><th id="232">232</th><td><u>#define	<dfn class="macro" id="_M/BIU2100_ICR_DISABLE_ALL_INTS" data-ref="_M/BIU2100_ICR_DISABLE_ALL_INTS">BIU2100_ICR_DISABLE_ALL_INTS</dfn>	0x0000</u></td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><u>#define	<dfn class="macro" id="_M/BIU2100_IMASK" data-ref="_M/BIU2100_IMASK">BIU2100_IMASK</dfn>	(BIU2100_ICR_ENA_RISC_INT|BIU2100_ICR_ENABLE_ALL_INTS)</u></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><i>/* BUS STATUS REGISTER */</i></td></tr>
<tr><th id="237">237</th><td><u>#define	<dfn class="macro" id="_M/BIU_ISR_DMA_INT" data-ref="_M/BIU_ISR_DMA_INT">BIU_ISR_DMA_INT</dfn>			0x0020	/* DMA interrupt pending */</u></td></tr>
<tr><th id="238">238</th><td><u>#define	<dfn class="macro" id="_M/BIU_ISR_CDMA_INT" data-ref="_M/BIU_ISR_CDMA_INT">BIU_ISR_CDMA_INT</dfn>		0x0010	/* CDMA interrupt pending */</u></td></tr>
<tr><th id="239">239</th><td><u>#define	<dfn class="macro" id="_M/BIU_ISR_SXP_INT" data-ref="_M/BIU_ISR_SXP_INT">BIU_ISR_SXP_INT</dfn>			0x0008	/* SXP interrupt pending */</u></td></tr>
<tr><th id="240">240</th><td><u>#define	<dfn class="macro" id="_M/BIU_ISR_RISC_INT" data-ref="_M/BIU_ISR_RISC_INT">BIU_ISR_RISC_INT</dfn>		0x0004	/* Risc interrupt pending */</u></td></tr>
<tr><th id="241">241</th><td><u>#define	<dfn class="macro" id="_M/BIU_ISR_IPEND" data-ref="_M/BIU_ISR_IPEND">BIU_ISR_IPEND</dfn>			0x0002	/* Global interrupt pending */</u></td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><u>#define	<dfn class="macro" id="_M/BIU2100_ISR_INT_PENDING" data-ref="_M/BIU2100_ISR_INT_PENDING">BIU2100_ISR_INT_PENDING</dfn>		0x8000	/* Global interrupt pending */</u></td></tr>
<tr><th id="244">244</th><td><u>#define	<dfn class="macro" id="_M/BIU2100_ISR_FPM_INT" data-ref="_M/BIU2100_ISR_FPM_INT">BIU2100_ISR_FPM_INT</dfn>		0x0020	/* FPM interrupt pending */</u></td></tr>
<tr><th id="245">245</th><td><u>#define	<dfn class="macro" id="_M/BIU2100_ISR_FB_INT" data-ref="_M/BIU2100_ISR_FB_INT">BIU2100_ISR_FB_INT</dfn>		0x0010	/* FB interrupt pending */</u></td></tr>
<tr><th id="246">246</th><td><u>#define	<dfn class="macro" id="_M/BIU2100_ISR_RISC_INT" data-ref="_M/BIU2100_ISR_RISC_INT">BIU2100_ISR_RISC_INT</dfn>		0x0008	/* Risc interrupt pending */</u></td></tr>
<tr><th id="247">247</th><td><u>#define	<dfn class="macro" id="_M/BIU2100_ISR_CDMA_INT" data-ref="_M/BIU2100_ISR_CDMA_INT">BIU2100_ISR_CDMA_INT</dfn>		0x0004	/* CDMA interrupt pending */</u></td></tr>
<tr><th id="248">248</th><td><u>#define	<dfn class="macro" id="_M/BIU2100_ISR_RXDMA_INT_PENDING" data-ref="_M/BIU2100_ISR_RXDMA_INT_PENDING">BIU2100_ISR_RXDMA_INT_PENDING</dfn>	0x0002	/* Global interrupt pending */</u></td></tr>
<tr><th id="249">249</th><td><u>#define	<dfn class="macro" id="_M/BIU2100_ISR_TXDMA_INT_PENDING" data-ref="_M/BIU2100_ISR_TXDMA_INT_PENDING">BIU2100_ISR_TXDMA_INT_PENDING</dfn>	0x0001	/* Global interrupt pending */</u></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><u>#define	<dfn class="macro" id="_M/INT_PENDING" data-ref="_M/INT_PENDING">INT_PENDING</dfn>(isp, isr)						\</u></td></tr>
<tr><th id="252">252</th><td><u> IS_FC(isp)?								\</u></td></tr>
<tr><th id="253">253</th><td><u>  (IS_24XX(isp)? (isr &amp; BIU2400_ISR_RISC_INT) : (isr &amp; BIU2100_ISR_RISC_INT)) :\</u></td></tr>
<tr><th id="254">254</th><td><u>  (isr &amp; BIU_ISR_RISC_INT)</u></td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td><u>#define	<dfn class="macro" id="_M/INT_PENDING_MASK" data-ref="_M/INT_PENDING_MASK">INT_PENDING_MASK</dfn>(isp)	\</u></td></tr>
<tr><th id="257">257</th><td><u> (IS_FC(isp)? (IS_24XX(isp)? BIU2400_ISR_RISC_INT : BIU2100_ISR_RISC_INT) : \</u></td></tr>
<tr><th id="258">258</th><td><u> (BIU_ISR_RISC_INT))</u></td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><i>/* BUS SEMAPHORE REGISTER */</i></td></tr>
<tr><th id="261">261</th><td><u>#define	<dfn class="macro" id="_M/BIU_SEMA_STATUS" data-ref="_M/BIU_SEMA_STATUS">BIU_SEMA_STATUS</dfn>		0x0002	/* Semaphore Status Bit */</u></td></tr>
<tr><th id="262">262</th><td><u>#define	<dfn class="macro" id="_M/BIU_SEMA_LOCK" data-ref="_M/BIU_SEMA_LOCK">BIU_SEMA_LOCK</dfn>  		0x0001	/* Semaphore Lock Bit */</u></td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><i>/* NVRAM SEMAPHORE REGISTER */</i></td></tr>
<tr><th id="265">265</th><td><u>#define	<dfn class="macro" id="_M/BIU_NVRAM_CLOCK" data-ref="_M/BIU_NVRAM_CLOCK">BIU_NVRAM_CLOCK</dfn>		0x0001</u></td></tr>
<tr><th id="266">266</th><td><u>#define	<dfn class="macro" id="_M/BIU_NVRAM_SELECT" data-ref="_M/BIU_NVRAM_SELECT">BIU_NVRAM_SELECT</dfn>	0x0002</u></td></tr>
<tr><th id="267">267</th><td><u>#define	<dfn class="macro" id="_M/BIU_NVRAM_DATAOUT" data-ref="_M/BIU_NVRAM_DATAOUT">BIU_NVRAM_DATAOUT</dfn>	0x0004</u></td></tr>
<tr><th id="268">268</th><td><u>#define	<dfn class="macro" id="_M/BIU_NVRAM_DATAIN" data-ref="_M/BIU_NVRAM_DATAIN">BIU_NVRAM_DATAIN</dfn>	0x0008</u></td></tr>
<tr><th id="269">269</th><td><u>#define	<dfn class="macro" id="_M/BIU_NVRAM_BUSY" data-ref="_M/BIU_NVRAM_BUSY">BIU_NVRAM_BUSY</dfn>		0x0080	/* 2322/24xx only */</u></td></tr>
<tr><th id="270">270</th><td><u>#define		<dfn class="macro" id="_M/ISP_NVRAM_READ" data-ref="_M/ISP_NVRAM_READ">ISP_NVRAM_READ</dfn>		6</u></td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><i>/* COMNMAND &amp;&amp; DATA DMA CONFIGURATION REGISTER */</i></td></tr>
<tr><th id="273">273</th><td><u>#define	<dfn class="macro" id="_M/DMA_ENABLE_SXP_DMA" data-ref="_M/DMA_ENABLE_SXP_DMA">DMA_ENABLE_SXP_DMA</dfn>		0x0008	/* Enable SXP to DMA Data */</u></td></tr>
<tr><th id="274">274</th><td><u>#define	<dfn class="macro" id="_M/DMA_ENABLE_INTS" data-ref="_M/DMA_ENABLE_INTS">DMA_ENABLE_INTS</dfn>			0x0004	/* Enable interrupts to RISC */</u></td></tr>
<tr><th id="275">275</th><td><u>#define	<dfn class="macro" id="_M/DMA_ENABLE_BURST" data-ref="_M/DMA_ENABLE_BURST">DMA_ENABLE_BURST</dfn>		0x0002	/* Enable Bus burst trans */</u></td></tr>
<tr><th id="276">276</th><td><u>#define	<dfn class="macro" id="_M/DMA_DMA_DIRECTION" data-ref="_M/DMA_DMA_DIRECTION">DMA_DMA_DIRECTION</dfn>		0x0001	/*</u></td></tr>
<tr><th id="277">277</th><td><u>						 * Set DMA direction:</u></td></tr>
<tr><th id="278">278</th><td><u>						 *	0 - DMA FIFO to host</u></td></tr>
<tr><th id="279">279</th><td><u>						 *	1 - Host to DMA FIFO</u></td></tr>
<tr><th id="280">280</th><td><u>						 */</u></td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><i>/* COMMAND &amp;&amp; DATA DMA CONTROL REGISTER */</i></td></tr>
<tr><th id="283">283</th><td><u>#define	<dfn class="macro" id="_M/DMA_CNTRL_SUSPEND_CHAN" data-ref="_M/DMA_CNTRL_SUSPEND_CHAN">DMA_CNTRL_SUSPEND_CHAN</dfn>		0x0010	/* Suspend DMA transfer */</u></td></tr>
<tr><th id="284">284</th><td><u>#define	<dfn class="macro" id="_M/DMA_CNTRL_CLEAR_CHAN" data-ref="_M/DMA_CNTRL_CLEAR_CHAN">DMA_CNTRL_CLEAR_CHAN</dfn>		0x0008	/*</u></td></tr>
<tr><th id="285">285</th><td><u>						 * Clear FIFO and DMA Channel,</u></td></tr>
<tr><th id="286">286</th><td><u>						 * reset DMA registers</u></td></tr>
<tr><th id="287">287</th><td><u>						 */</u></td></tr>
<tr><th id="288">288</th><td><u>#define	<dfn class="macro" id="_M/DMA_CNTRL_CLEAR_FIFO" data-ref="_M/DMA_CNTRL_CLEAR_FIFO">DMA_CNTRL_CLEAR_FIFO</dfn>		0x0004	/* Clear DMA FIFO */</u></td></tr>
<tr><th id="289">289</th><td><u>#define	<dfn class="macro" id="_M/DMA_CNTRL_RESET_INT" data-ref="_M/DMA_CNTRL_RESET_INT">DMA_CNTRL_RESET_INT</dfn>		0x0002	/* Clear DMA interrupt */</u></td></tr>
<tr><th id="290">290</th><td><u>#define	<dfn class="macro" id="_M/DMA_CNTRL_STROBE" data-ref="_M/DMA_CNTRL_STROBE">DMA_CNTRL_STROBE</dfn>		0x0001	/* Start DMA transfer */</u></td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><i>/*</i></td></tr>
<tr><th id="293">293</th><td><i> * Variants of same for 2100</i></td></tr>
<tr><th id="294">294</th><td><i> */</i></td></tr>
<tr><th id="295">295</th><td><u>#define	<dfn class="macro" id="_M/DMA_CNTRL2100_CLEAR_CHAN" data-ref="_M/DMA_CNTRL2100_CLEAR_CHAN">DMA_CNTRL2100_CLEAR_CHAN</dfn>	0x0004</u></td></tr>
<tr><th id="296">296</th><td><u>#define	<dfn class="macro" id="_M/DMA_CNTRL2100_RESET_INT" data-ref="_M/DMA_CNTRL2100_RESET_INT">DMA_CNTRL2100_RESET_INT</dfn>		0x0002</u></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><i>/* DMA STATUS REGISTER */</i></td></tr>
<tr><th id="301">301</th><td><u>#define	<dfn class="macro" id="_M/DMA_SBUS_STATUS_PIPE_MASK" data-ref="_M/DMA_SBUS_STATUS_PIPE_MASK">DMA_SBUS_STATUS_PIPE_MASK</dfn>	0x00C0	/* DMA Pipeline status mask */</u></td></tr>
<tr><th id="302">302</th><td><u>#define	<dfn class="macro" id="_M/DMA_SBUS_STATUS_CHAN_MASK" data-ref="_M/DMA_SBUS_STATUS_CHAN_MASK">DMA_SBUS_STATUS_CHAN_MASK</dfn>	0x0030	/* Channel status mask */</u></td></tr>
<tr><th id="303">303</th><td><u>#define	<dfn class="macro" id="_M/DMA_SBUS_STATUS_BUS_PARITY" data-ref="_M/DMA_SBUS_STATUS_BUS_PARITY">DMA_SBUS_STATUS_BUS_PARITY</dfn>	0x0008	/* Parity Error on bus */</u></td></tr>
<tr><th id="304">304</th><td><u>#define	<dfn class="macro" id="_M/DMA_SBUS_STATUS_BUS_ERR" data-ref="_M/DMA_SBUS_STATUS_BUS_ERR">DMA_SBUS_STATUS_BUS_ERR</dfn>		0x0004	/* Error Detected on bus */</u></td></tr>
<tr><th id="305">305</th><td><u>#define	<dfn class="macro" id="_M/DMA_SBUS_STATUS_TERM_COUNT" data-ref="_M/DMA_SBUS_STATUS_TERM_COUNT">DMA_SBUS_STATUS_TERM_COUNT</dfn>	0x0002	/* DMA Transfer Completed */</u></td></tr>
<tr><th id="306">306</th><td><u>#define	<dfn class="macro" id="_M/DMA_SBUS_STATUS_INTERRUPT" data-ref="_M/DMA_SBUS_STATUS_INTERRUPT">DMA_SBUS_STATUS_INTERRUPT</dfn>	0x0001	/* Enable DMA channel inter */</u></td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><u>#define	<dfn class="macro" id="_M/DMA_PCI_STATUS_INTERRUPT" data-ref="_M/DMA_PCI_STATUS_INTERRUPT">DMA_PCI_STATUS_INTERRUPT</dfn>	0x8000	/* Enable DMA channel inter */</u></td></tr>
<tr><th id="309">309</th><td><u>#define	<dfn class="macro" id="_M/DMA_PCI_STATUS_RETRY_STAT" data-ref="_M/DMA_PCI_STATUS_RETRY_STAT">DMA_PCI_STATUS_RETRY_STAT</dfn>	0x4000	/* Retry status */</u></td></tr>
<tr><th id="310">310</th><td><u>#define	<dfn class="macro" id="_M/DMA_PCI_STATUS_CHAN_MASK" data-ref="_M/DMA_PCI_STATUS_CHAN_MASK">DMA_PCI_STATUS_CHAN_MASK</dfn>	0x3000	/* Channel status mask */</u></td></tr>
<tr><th id="311">311</th><td><u>#define	<dfn class="macro" id="_M/DMA_PCI_STATUS_FIFO_OVR" data-ref="_M/DMA_PCI_STATUS_FIFO_OVR">DMA_PCI_STATUS_FIFO_OVR</dfn>		0x0100	/* DMA FIFO overrun cond */</u></td></tr>
<tr><th id="312">312</th><td><u>#define	<dfn class="macro" id="_M/DMA_PCI_STATUS_FIFO_UDR" data-ref="_M/DMA_PCI_STATUS_FIFO_UDR">DMA_PCI_STATUS_FIFO_UDR</dfn>		0x0080	/* DMA FIFO underrun cond */</u></td></tr>
<tr><th id="313">313</th><td><u>#define	<dfn class="macro" id="_M/DMA_PCI_STATUS_BUS_ERR" data-ref="_M/DMA_PCI_STATUS_BUS_ERR">DMA_PCI_STATUS_BUS_ERR</dfn>		0x0040	/* Error Detected on bus */</u></td></tr>
<tr><th id="314">314</th><td><u>#define	<dfn class="macro" id="_M/DMA_PCI_STATUS_BUS_PARITY" data-ref="_M/DMA_PCI_STATUS_BUS_PARITY">DMA_PCI_STATUS_BUS_PARITY</dfn>	0x0020	/* Parity Error on bus */</u></td></tr>
<tr><th id="315">315</th><td><u>#define	<dfn class="macro" id="_M/DMA_PCI_STATUS_CLR_PEND" data-ref="_M/DMA_PCI_STATUS_CLR_PEND">DMA_PCI_STATUS_CLR_PEND</dfn>		0x0010	/* DMA clear pending */</u></td></tr>
<tr><th id="316">316</th><td><u>#define	<dfn class="macro" id="_M/DMA_PCI_STATUS_TERM_COUNT" data-ref="_M/DMA_PCI_STATUS_TERM_COUNT">DMA_PCI_STATUS_TERM_COUNT</dfn>	0x0008	/* DMA Transfer Completed */</u></td></tr>
<tr><th id="317">317</th><td><u>#define	<dfn class="macro" id="_M/DMA_PCI_STATUS_DMA_SUSP" data-ref="_M/DMA_PCI_STATUS_DMA_SUSP">DMA_PCI_STATUS_DMA_SUSP</dfn>		0x0004	/* DMA suspended */</u></td></tr>
<tr><th id="318">318</th><td><u>#define	<dfn class="macro" id="_M/DMA_PCI_STATUS_PIPE_MASK" data-ref="_M/DMA_PCI_STATUS_PIPE_MASK">DMA_PCI_STATUS_PIPE_MASK</dfn>	0x0003	/* DMA Pipeline status mask */</u></td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><i>/* DMA Status Register, pipeline status bits */</i></td></tr>
<tr><th id="321">321</th><td><u>#define	<dfn class="macro" id="_M/DMA_SBUS_PIPE_FULL" data-ref="_M/DMA_SBUS_PIPE_FULL">DMA_SBUS_PIPE_FULL</dfn>		0x00C0	/* Both pipeline stages full */</u></td></tr>
<tr><th id="322">322</th><td><u>#define	<dfn class="macro" id="_M/DMA_SBUS_PIPE_OVERRUN" data-ref="_M/DMA_SBUS_PIPE_OVERRUN">DMA_SBUS_PIPE_OVERRUN</dfn>		0x0080	/* Pipeline overrun */</u></td></tr>
<tr><th id="323">323</th><td><u>#define	<dfn class="macro" id="_M/DMA_SBUS_PIPE_STAGE1" data-ref="_M/DMA_SBUS_PIPE_STAGE1">DMA_SBUS_PIPE_STAGE1</dfn>		0x0040	/*</u></td></tr>
<tr><th id="324">324</th><td><u>						 * Pipeline stage 1 Loaded,</u></td></tr>
<tr><th id="325">325</th><td><u>						 * stage 2 empty</u></td></tr>
<tr><th id="326">326</th><td><u>						 */</u></td></tr>
<tr><th id="327">327</th><td><u>#define	<dfn class="macro" id="_M/DMA_PCI_PIPE_FULL" data-ref="_M/DMA_PCI_PIPE_FULL">DMA_PCI_PIPE_FULL</dfn>		0x0003	/* Both pipeline stages full */</u></td></tr>
<tr><th id="328">328</th><td><u>#define	<dfn class="macro" id="_M/DMA_PCI_PIPE_OVERRUN" data-ref="_M/DMA_PCI_PIPE_OVERRUN">DMA_PCI_PIPE_OVERRUN</dfn>		0x0002	/* Pipeline overrun */</u></td></tr>
<tr><th id="329">329</th><td><u>#define	<dfn class="macro" id="_M/DMA_PCI_PIPE_STAGE1" data-ref="_M/DMA_PCI_PIPE_STAGE1">DMA_PCI_PIPE_STAGE1</dfn>		0x0001	/*</u></td></tr>
<tr><th id="330">330</th><td><u>						 * Pipeline stage 1 Loaded,</u></td></tr>
<tr><th id="331">331</th><td><u>						 * stage 2 empty</u></td></tr>
<tr><th id="332">332</th><td><u>						 */</u></td></tr>
<tr><th id="333">333</th><td><u>#define	<dfn class="macro" id="_M/DMA_PIPE_EMPTY" data-ref="_M/DMA_PIPE_EMPTY">DMA_PIPE_EMPTY</dfn>			0x0000	/* All pipeline stages empty */</u></td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><i>/* DMA Status Register, channel status bits */</i></td></tr>
<tr><th id="336">336</th><td><u>#define	<dfn class="macro" id="_M/DMA_SBUS_CHAN_SUSPEND" data-ref="_M/DMA_SBUS_CHAN_SUSPEND">DMA_SBUS_CHAN_SUSPEND</dfn>	0x0030	/* Channel error or suspended */</u></td></tr>
<tr><th id="337">337</th><td><u>#define	<dfn class="macro" id="_M/DMA_SBUS_CHAN_TRANSFER" data-ref="_M/DMA_SBUS_CHAN_TRANSFER">DMA_SBUS_CHAN_TRANSFER</dfn>	0x0020	/* Chan transfer in progress */</u></td></tr>
<tr><th id="338">338</th><td><u>#define	<dfn class="macro" id="_M/DMA_SBUS_CHAN_ACTIVE" data-ref="_M/DMA_SBUS_CHAN_ACTIVE">DMA_SBUS_CHAN_ACTIVE</dfn>	0x0010	/* Chan trans to host active */</u></td></tr>
<tr><th id="339">339</th><td><u>#define	<dfn class="macro" id="_M/DMA_PCI_CHAN_TRANSFER" data-ref="_M/DMA_PCI_CHAN_TRANSFER">DMA_PCI_CHAN_TRANSFER</dfn>	0x3000	/* Chan transfer in progress */</u></td></tr>
<tr><th id="340">340</th><td><u>#define	<dfn class="macro" id="_M/DMA_PCI_CHAN_SUSPEND" data-ref="_M/DMA_PCI_CHAN_SUSPEND">DMA_PCI_CHAN_SUSPEND</dfn>	0x2000	/* Channel error or suspended */</u></td></tr>
<tr><th id="341">341</th><td><u>#define	<dfn class="macro" id="_M/DMA_PCI_CHAN_ACTIVE" data-ref="_M/DMA_PCI_CHAN_ACTIVE">DMA_PCI_CHAN_ACTIVE</dfn>	0x1000	/* Chan trans to host active */</u></td></tr>
<tr><th id="342">342</th><td><u>#define	<dfn class="macro" id="_M/ISP_DMA_CHAN_IDLE" data-ref="_M/ISP_DMA_CHAN_IDLE">ISP_DMA_CHAN_IDLE</dfn>	0x0000	/* Chan idle (normal comp) */</u></td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td><i>/* DMA FIFO STATUS REGISTER */</i></td></tr>
<tr><th id="346">346</th><td><u>#define	<dfn class="macro" id="_M/DMA_FIFO_STATUS_OVERRUN" data-ref="_M/DMA_FIFO_STATUS_OVERRUN">DMA_FIFO_STATUS_OVERRUN</dfn>		0x0200	/* FIFO Overrun Condition */</u></td></tr>
<tr><th id="347">347</th><td><u>#define	<dfn class="macro" id="_M/DMA_FIFO_STATUS_UNDERRUN" data-ref="_M/DMA_FIFO_STATUS_UNDERRUN">DMA_FIFO_STATUS_UNDERRUN</dfn>	0x0100	/* FIFO Underrun Condition */</u></td></tr>
<tr><th id="348">348</th><td><u>#define	<dfn class="macro" id="_M/DMA_FIFO_SBUS_COUNT_MASK" data-ref="_M/DMA_FIFO_SBUS_COUNT_MASK">DMA_FIFO_SBUS_COUNT_MASK</dfn>	0x007F	/* FIFO Byte count mask */</u></td></tr>
<tr><th id="349">349</th><td><u>#define	<dfn class="macro" id="_M/DMA_FIFO_PCI_COUNT_MASK" data-ref="_M/DMA_FIFO_PCI_COUNT_MASK">DMA_FIFO_PCI_COUNT_MASK</dfn>		0x00FF	/* FIFO Byte count mask */</u></td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td><i>/*</i></td></tr>
<tr><th id="352">352</th><td><i> * 2400 Interface Offsets and Register Definitions</i></td></tr>
<tr><th id="353">353</th><td><i> * </i></td></tr>
<tr><th id="354">354</th><td><i> * The 2400 looks quite different in terms of registers from other QLogic cards.</i></td></tr>
<tr><th id="355">355</th><td><i> * It is getting to be a genuine pain and challenge to keep the same model</i></td></tr>
<tr><th id="356">356</th><td><i> * for all.</i></td></tr>
<tr><th id="357">357</th><td><i> */</i></td></tr>
<tr><th id="358">358</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_FLASH_ADDR" data-ref="_M/BIU2400_FLASH_ADDR">BIU2400_FLASH_ADDR</dfn>	(BIU_BLOCK+0x00)</u></td></tr>
<tr><th id="359">359</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_FLASH_DATA" data-ref="_M/BIU2400_FLASH_DATA">BIU2400_FLASH_DATA</dfn>	(BIU_BLOCK+0x04)</u></td></tr>
<tr><th id="360">360</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_CSR" data-ref="_M/BIU2400_CSR">BIU2400_CSR</dfn>		(BIU_BLOCK+0x08)</u></td></tr>
<tr><th id="361">361</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_ICR" data-ref="_M/BIU2400_ICR">BIU2400_ICR</dfn>		(BIU_BLOCK+0x0C)</u></td></tr>
<tr><th id="362">362</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_ISR" data-ref="_M/BIU2400_ISR">BIU2400_ISR</dfn>		(BIU_BLOCK+0x10)</u></td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_REQINP" data-ref="_M/BIU2400_REQINP">BIU2400_REQINP</dfn>		(BIU_BLOCK+0x1C) /* Request Queue In */</u></td></tr>
<tr><th id="365">365</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_REQOUTP" data-ref="_M/BIU2400_REQOUTP">BIU2400_REQOUTP</dfn>		(BIU_BLOCK+0x20) /* Request Queue Out */</u></td></tr>
<tr><th id="366">366</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_RSPINP" data-ref="_M/BIU2400_RSPINP">BIU2400_RSPINP</dfn>		(BIU_BLOCK+0x24) /* Response Queue In */</u></td></tr>
<tr><th id="367">367</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_RSPOUTP" data-ref="_M/BIU2400_RSPOUTP">BIU2400_RSPOUTP</dfn>		(BIU_BLOCK+0x28) /* Response Queue Out */</u></td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_PRI_REQINP" data-ref="_M/BIU2400_PRI_REQINP">BIU2400_PRI_REQINP</dfn> 	(BIU_BLOCK+0x2C) /* Priority Request Q In */</u></td></tr>
<tr><th id="370">370</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_PRI_REQOUTP" data-ref="_M/BIU2400_PRI_REQOUTP">BIU2400_PRI_REQOUTP</dfn> 	(BIU_BLOCK+0x30) /* Priority Request Q Out */</u></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_ATIO_RSPINP" data-ref="_M/BIU2400_ATIO_RSPINP">BIU2400_ATIO_RSPINP</dfn>	(BIU_BLOCK+0x3C) /* ATIO Queue In */</u></td></tr>
<tr><th id="373">373</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_ATIO_RSPOUTP" data-ref="_M/BIU2400_ATIO_RSPOUTP">BIU2400_ATIO_RSPOUTP</dfn>	(BIU_BLOCK+0x40) /* ATIO Queue Out */</u></td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_R2HSTSLO" data-ref="_M/BIU2400_R2HSTSLO">BIU2400_R2HSTSLO</dfn>	(BIU_BLOCK+0x44)</u></td></tr>
<tr><th id="376">376</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_R2HSTSHI" data-ref="_M/BIU2400_R2HSTSHI">BIU2400_R2HSTSHI</dfn>	(BIU_BLOCK+0x46)</u></td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_HCCR" data-ref="_M/BIU2400_HCCR">BIU2400_HCCR</dfn>		(BIU_BLOCK+0x48)</u></td></tr>
<tr><th id="379">379</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_GPIOD" data-ref="_M/BIU2400_GPIOD">BIU2400_GPIOD</dfn>		(BIU_BLOCK+0x4C)</u></td></tr>
<tr><th id="380">380</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_GPIOE" data-ref="_M/BIU2400_GPIOE">BIU2400_GPIOE</dfn>		(BIU_BLOCK+0x50)</u></td></tr>
<tr><th id="381">381</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_HSEMA" data-ref="_M/BIU2400_HSEMA">BIU2400_HSEMA</dfn>		(BIU_BLOCK+0x58)</u></td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td><i>/* BIU2400_FLASH_ADDR definitions */</i></td></tr>
<tr><th id="384">384</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_FLASH_DFLAG" data-ref="_M/BIU2400_FLASH_DFLAG">BIU2400_FLASH_DFLAG</dfn>	(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><i>/* BIU2400_CSR definitions */</i></td></tr>
<tr><th id="387">387</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_NVERR" data-ref="_M/BIU2400_NVERR">BIU2400_NVERR</dfn>		(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="388">388</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_DMA_ACTIVE" data-ref="_M/BIU2400_DMA_ACTIVE">BIU2400_DMA_ACTIVE</dfn>	(1 &lt;&lt; 17)		/* RO */</u></td></tr>
<tr><th id="389">389</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_DMA_STOP" data-ref="_M/BIU2400_DMA_STOP">BIU2400_DMA_STOP</dfn>	(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="390">390</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_FUNCTION" data-ref="_M/BIU2400_FUNCTION">BIU2400_FUNCTION</dfn>	(1 &lt;&lt; 15)		/* RO */</u></td></tr>
<tr><th id="391">391</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_PCIX_MODE" data-ref="_M/BIU2400_PCIX_MODE">BIU2400_PCIX_MODE</dfn>(x)	(((x) &gt;&gt; 8) &amp; 0xf)	/* RO */</u></td></tr>
<tr><th id="392">392</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_CSR_64BIT" data-ref="_M/BIU2400_CSR_64BIT">BIU2400_CSR_64BIT</dfn>	(1 &lt;&lt; 2)		/* RO */</u></td></tr>
<tr><th id="393">393</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_FLASH_ENABLE" data-ref="_M/BIU2400_FLASH_ENABLE">BIU2400_FLASH_ENABLE</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="394">394</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_SOFT_RESET" data-ref="_M/BIU2400_SOFT_RESET">BIU2400_SOFT_RESET</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td><i>/* BIU2400_ICR definitions */</i></td></tr>
<tr><th id="397">397</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_ICR_ENA_RISC_INT" data-ref="_M/BIU2400_ICR_ENA_RISC_INT">BIU2400_ICR_ENA_RISC_INT</dfn>	0x8</u></td></tr>
<tr><th id="398">398</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_IMASK" data-ref="_M/BIU2400_IMASK">BIU2400_IMASK</dfn>			(BIU2400_ICR_ENA_RISC_INT)</u></td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><i>/* BIU2400_ISR definitions */</i></td></tr>
<tr><th id="401">401</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_ISR_RISC_INT" data-ref="_M/BIU2400_ISR_RISC_INT">BIU2400_ISR_RISC_INT</dfn>		0x8</u></td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_R2HST_INTR" data-ref="_M/BIU2400_R2HST_INTR">BIU2400_R2HST_INTR</dfn>		BIU_R2HST_INTR</u></td></tr>
<tr><th id="404">404</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_R2HST_PAUSED" data-ref="_M/BIU2400_R2HST_PAUSED">BIU2400_R2HST_PAUSED</dfn>		BIU_R2HST_PAUSED</u></td></tr>
<tr><th id="405">405</th><td><u>#define	<dfn class="macro" id="_M/BIU2400_R2HST_ISTAT_MASK" data-ref="_M/BIU2400_R2HST_ISTAT_MASK">BIU2400_R2HST_ISTAT_MASK</dfn>	0x1f</u></td></tr>
<tr><th id="406">406</th><td><i>/* interrupt status meanings */</i></td></tr>
<tr><th id="407">407</th><td><u>#define	<dfn class="macro" id="_M/ISP2400R2HST_ROM_MBX_OK" data-ref="_M/ISP2400R2HST_ROM_MBX_OK">ISP2400R2HST_ROM_MBX_OK</dfn>		0x1	/* ROM mailbox cmd done ok */</u></td></tr>
<tr><th id="408">408</th><td><u>#define	<dfn class="macro" id="_M/ISP2400R2HST_ROM_MBX_FAIL" data-ref="_M/ISP2400R2HST_ROM_MBX_FAIL">ISP2400R2HST_ROM_MBX_FAIL</dfn>	0x2	/* ROM mailbox cmd done fail */</u></td></tr>
<tr><th id="409">409</th><td><u>#define	<dfn class="macro" id="_M/ISP2400R2HST_MBX_OK" data-ref="_M/ISP2400R2HST_MBX_OK">ISP2400R2HST_MBX_OK</dfn>		0x10	/* mailbox cmd done ok */</u></td></tr>
<tr><th id="410">410</th><td><u>#define	<dfn class="macro" id="_M/ISP2400R2HST_MBX_FAIL" data-ref="_M/ISP2400R2HST_MBX_FAIL">ISP2400R2HST_MBX_FAIL</dfn>		0x11	/* mailbox cmd done fail */</u></td></tr>
<tr><th id="411">411</th><td><u>#define	<dfn class="macro" id="_M/ISP2400R2HST_ASYNC_EVENT" data-ref="_M/ISP2400R2HST_ASYNC_EVENT">ISP2400R2HST_ASYNC_EVENT</dfn>	0x12	/* Async Event */</u></td></tr>
<tr><th id="412">412</th><td><u>#define	<dfn class="macro" id="_M/ISP2400R2HST_RSPQ_UPDATE" data-ref="_M/ISP2400R2HST_RSPQ_UPDATE">ISP2400R2HST_RSPQ_UPDATE</dfn>	0x13	/* Response Queue Update */</u></td></tr>
<tr><th id="413">413</th><td><u>#define	<dfn class="macro" id="_M/ISP2400R2HST_ATIO_RSPQ_UPDATE" data-ref="_M/ISP2400R2HST_ATIO_RSPQ_UPDATE">ISP2400R2HST_ATIO_RSPQ_UPDATE</dfn>	0x1C	/* ATIO Response Queue Update */</u></td></tr>
<tr><th id="414">414</th><td><u>#define	<dfn class="macro" id="_M/ISP2400R2HST_ATIO_RQST_UPDATE" data-ref="_M/ISP2400R2HST_ATIO_RQST_UPDATE">ISP2400R2HST_ATIO_RQST_UPDATE</dfn>	0x1D	/* ATIO Request Queue Update */</u></td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><i>/* BIU2400_HCCR definitions */</i></td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td><u>#define	<dfn class="macro" id="_M/HCCR_2400_CMD_NOP" data-ref="_M/HCCR_2400_CMD_NOP">HCCR_2400_CMD_NOP</dfn>		0x00000000</u></td></tr>
<tr><th id="419">419</th><td><u>#define	<dfn class="macro" id="_M/HCCR_2400_CMD_RESET" data-ref="_M/HCCR_2400_CMD_RESET">HCCR_2400_CMD_RESET</dfn>		0x10000000</u></td></tr>
<tr><th id="420">420</th><td><u>#define	<dfn class="macro" id="_M/HCCR_2400_CMD_CLEAR_RESET" data-ref="_M/HCCR_2400_CMD_CLEAR_RESET">HCCR_2400_CMD_CLEAR_RESET</dfn>	0x20000000</u></td></tr>
<tr><th id="421">421</th><td><u>#define	<dfn class="macro" id="_M/HCCR_2400_CMD_PAUSE" data-ref="_M/HCCR_2400_CMD_PAUSE">HCCR_2400_CMD_PAUSE</dfn>		0x30000000</u></td></tr>
<tr><th id="422">422</th><td><u>#define	<dfn class="macro" id="_M/HCCR_2400_CMD_RELEASE" data-ref="_M/HCCR_2400_CMD_RELEASE">HCCR_2400_CMD_RELEASE</dfn>		0x40000000</u></td></tr>
<tr><th id="423">423</th><td><u>#define	<dfn class="macro" id="_M/HCCR_2400_CMD_SET_HOST_INT" data-ref="_M/HCCR_2400_CMD_SET_HOST_INT">HCCR_2400_CMD_SET_HOST_INT</dfn>	0x50000000</u></td></tr>
<tr><th id="424">424</th><td><u>#define	<dfn class="macro" id="_M/HCCR_2400_CMD_CLEAR_HOST_INT" data-ref="_M/HCCR_2400_CMD_CLEAR_HOST_INT">HCCR_2400_CMD_CLEAR_HOST_INT</dfn>	0x60000000</u></td></tr>
<tr><th id="425">425</th><td><u>#define	<dfn class="macro" id="_M/HCCR_2400_CMD_CLEAR_RISC_INT" data-ref="_M/HCCR_2400_CMD_CLEAR_RISC_INT">HCCR_2400_CMD_CLEAR_RISC_INT</dfn>	0xA0000000</u></td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td><u>#define	<dfn class="macro" id="_M/HCCR_2400_RISC_ERR" data-ref="_M/HCCR_2400_RISC_ERR">HCCR_2400_RISC_ERR</dfn>(x)		(((x) &gt;&gt; 12) &amp; 0x7)	/* RO */</u></td></tr>
<tr><th id="428">428</th><td><u>#define	<dfn class="macro" id="_M/HCCR_2400_RISC2HOST_INT" data-ref="_M/HCCR_2400_RISC2HOST_INT">HCCR_2400_RISC2HOST_INT</dfn>		(1 &lt;&lt; 6)		/* RO */</u></td></tr>
<tr><th id="429">429</th><td><u>#define	<dfn class="macro" id="_M/HCCR_2400_RISC_RESET" data-ref="_M/HCCR_2400_RISC_RESET">HCCR_2400_RISC_RESET</dfn>		(1 &lt;&lt; 5)		/* RO */</u></td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td><i>/*</i></td></tr>
<tr><th id="433">433</th><td><i> * Mailbox Block Register Offsets</i></td></tr>
<tr><th id="434">434</th><td><i> */</i></td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><u>#define	<dfn class="macro" id="_M/INMAILBOX0" data-ref="_M/INMAILBOX0">INMAILBOX0</dfn>	(MBOX_BLOCK+0x0)</u></td></tr>
<tr><th id="437">437</th><td><u>#define	<dfn class="macro" id="_M/INMAILBOX1" data-ref="_M/INMAILBOX1">INMAILBOX1</dfn>	(MBOX_BLOCK+0x2)</u></td></tr>
<tr><th id="438">438</th><td><u>#define	<dfn class="macro" id="_M/INMAILBOX2" data-ref="_M/INMAILBOX2">INMAILBOX2</dfn>	(MBOX_BLOCK+0x4)</u></td></tr>
<tr><th id="439">439</th><td><u>#define	<dfn class="macro" id="_M/INMAILBOX3" data-ref="_M/INMAILBOX3">INMAILBOX3</dfn>	(MBOX_BLOCK+0x6)</u></td></tr>
<tr><th id="440">440</th><td><u>#define	<dfn class="macro" id="_M/INMAILBOX4" data-ref="_M/INMAILBOX4">INMAILBOX4</dfn>	(MBOX_BLOCK+0x8)</u></td></tr>
<tr><th id="441">441</th><td><u>#define	<dfn class="macro" id="_M/INMAILBOX5" data-ref="_M/INMAILBOX5">INMAILBOX5</dfn>	(MBOX_BLOCK+0xA)</u></td></tr>
<tr><th id="442">442</th><td><u>#define	<dfn class="macro" id="_M/INMAILBOX6" data-ref="_M/INMAILBOX6">INMAILBOX6</dfn>	(MBOX_BLOCK+0xC)</u></td></tr>
<tr><th id="443">443</th><td><u>#define	<dfn class="macro" id="_M/INMAILBOX7" data-ref="_M/INMAILBOX7">INMAILBOX7</dfn>	(MBOX_BLOCK+0xE)</u></td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td><u>#define	<dfn class="macro" id="_M/OUTMAILBOX0" data-ref="_M/OUTMAILBOX0">OUTMAILBOX0</dfn>	(MBOX_BLOCK+0x0)</u></td></tr>
<tr><th id="446">446</th><td><u>#define	<dfn class="macro" id="_M/OUTMAILBOX1" data-ref="_M/OUTMAILBOX1">OUTMAILBOX1</dfn>	(MBOX_BLOCK+0x2)</u></td></tr>
<tr><th id="447">447</th><td><u>#define	<dfn class="macro" id="_M/OUTMAILBOX2" data-ref="_M/OUTMAILBOX2">OUTMAILBOX2</dfn>	(MBOX_BLOCK+0x4)</u></td></tr>
<tr><th id="448">448</th><td><u>#define	<dfn class="macro" id="_M/OUTMAILBOX3" data-ref="_M/OUTMAILBOX3">OUTMAILBOX3</dfn>	(MBOX_BLOCK+0x6)</u></td></tr>
<tr><th id="449">449</th><td><u>#define	<dfn class="macro" id="_M/OUTMAILBOX4" data-ref="_M/OUTMAILBOX4">OUTMAILBOX4</dfn>	(MBOX_BLOCK+0x8)</u></td></tr>
<tr><th id="450">450</th><td><u>#define	<dfn class="macro" id="_M/OUTMAILBOX5" data-ref="_M/OUTMAILBOX5">OUTMAILBOX5</dfn>	(MBOX_BLOCK+0xA)</u></td></tr>
<tr><th id="451">451</th><td><u>#define	<dfn class="macro" id="_M/OUTMAILBOX6" data-ref="_M/OUTMAILBOX6">OUTMAILBOX6</dfn>	(MBOX_BLOCK+0xC)</u></td></tr>
<tr><th id="452">452</th><td><u>#define	<dfn class="macro" id="_M/OUTMAILBOX7" data-ref="_M/OUTMAILBOX7">OUTMAILBOX7</dfn>	(MBOX_BLOCK+0xE)</u></td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td><i>/*</i></td></tr>
<tr><th id="455">455</th><td><i> * Strictly speaking, it's </i></td></tr>
<tr><th id="456">456</th><td><i> *  SCSI &amp;&amp; 2100 : 8 MBOX registers</i></td></tr>
<tr><th id="457">457</th><td><i> *  2200: 24 MBOX registers</i></td></tr>
<tr><th id="458">458</th><td><i> *  2300/2400: 32 MBOX registers</i></td></tr>
<tr><th id="459">459</th><td><i> */</i></td></tr>
<tr><th id="460">460</th><td><u>#define	<dfn class="macro" id="_M/MBOX_OFF" data-ref="_M/MBOX_OFF">MBOX_OFF</dfn>(n)	(MBOX_BLOCK + ((n) &lt;&lt; 1))</u></td></tr>
<tr><th id="461">461</th><td><u>#define	<dfn class="macro" id="_M/NMBOX" data-ref="_M/NMBOX">NMBOX</dfn>(isp)	\</u></td></tr>
<tr><th id="462">462</th><td><u>	(((((isp)-&gt;isp_type &amp; ISP_HA_SCSI) &gt;= ISP_HA_SCSI_1040A) || \</u></td></tr>
<tr><th id="463">463</th><td><u>	 ((isp)-&gt;isp_type &amp; ISP_HA_FC))? 12 : 6)</u></td></tr>
<tr><th id="464">464</th><td><u>#define	<dfn class="macro" id="_M/NMBOX_BMASK" data-ref="_M/NMBOX_BMASK">NMBOX_BMASK</dfn>(isp)	\</u></td></tr>
<tr><th id="465">465</th><td><u>	(((((isp)-&gt;isp_type &amp; ISP_HA_SCSI) &gt;= ISP_HA_SCSI_1040A) || \</u></td></tr>
<tr><th id="466">466</th><td><u>	 ((isp)-&gt;isp_type &amp; ISP_HA_FC))? 0xfff : 0x3f)</u></td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td><u>#define	<dfn class="macro" id="_M/MAX_MAILBOX" data-ref="_M/MAX_MAILBOX">MAX_MAILBOX</dfn>(isp)	((IS_FC(isp))? 12 : 8)</u></td></tr>
<tr><th id="469">469</th><td><u>#define	<dfn class="macro" id="_M/MAILBOX_STORAGE" data-ref="_M/MAILBOX_STORAGE">MAILBOX_STORAGE</dfn>		12</u></td></tr>
<tr><th id="470">470</th><td><i>/* if timeout == 0, then default timeout is picked */</i></td></tr>
<tr><th id="471">471</th><td><u>#define	<dfn class="macro" id="_M/MBCMD_DEFAULT_TIMEOUT" data-ref="_M/MBCMD_DEFAULT_TIMEOUT">MBCMD_DEFAULT_TIMEOUT</dfn>	100000	/* 100 ms */</u></td></tr>
<tr><th id="472">472</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="473">473</th><td>	<a class="typedef" href="../../sys/types.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="(anonymous)::param" title='(anonymous struct)::param' data-ref="(anonymous)::param" data-ref-filename="(anonymous)..param">param</dfn>[<a class="macro" href="#469" title="12" data-ref="_M/MAILBOX_STORAGE">MAILBOX_STORAGE</a>];</td></tr>
<tr><th id="474">474</th><td>	<a class="typedef" href="../../sys/types.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="(anonymous)::ibits" title='(anonymous struct)::ibits' data-ref="(anonymous)::ibits" data-ref-filename="(anonymous)..ibits">ibits</dfn>;</td></tr>
<tr><th id="475">475</th><td>	<a class="typedef" href="../../sys/types.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="(anonymous)::obits" title='(anonymous struct)::obits' data-ref="(anonymous)::obits" data-ref-filename="(anonymous)..obits">obits</dfn>;</td></tr>
<tr><th id="476">476</th><td>	<a class="typedef" href="../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a></td></tr>
<tr><th id="477">477</th><td>		<dfn class="decl field" id="(anonymous)::lineno" title='(anonymous struct)::lineno' data-ref="(anonymous)::lineno" data-ref-filename="(anonymous)..lineno">lineno</dfn>	: <var>16</var>,</td></tr>
<tr><th id="478">478</th><td>			: <var>12</var>,</td></tr>
<tr><th id="479">479</th><td>		<dfn class="decl field" id="(anonymous)::logval" title='(anonymous struct)::logval' data-ref="(anonymous)::logval" data-ref-filename="(anonymous)..logval">logval</dfn>	: <var>4</var>;</td></tr>
<tr><th id="480">480</th><td>	<a class="typedef" href="../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="(anonymous)::timeout" title='(anonymous struct)::timeout' data-ref="(anonymous)::timeout" data-ref-filename="(anonymous)..timeout">timeout</dfn>;</td></tr>
<tr><th id="481">481</th><td>	<em>const</em> <em>char</em> *<dfn class="decl field" id="(anonymous)::func" title='(anonymous struct)::func' data-ref="(anonymous)::func" data-ref-filename="(anonymous)..func">func</dfn>;</td></tr>
<tr><th id="482">482</th><td>} <dfn class="typedef" id="mbreg_t" title='mbreg_t' data-type='struct mbreg_t' data-ref="mbreg_t" data-ref-filename="mbreg_t">mbreg_t</dfn>;</td></tr>
<tr><th id="483">483</th><td><u>#define	<dfn class="macro" id="_M/MBSINIT" data-ref="_M/MBSINIT">MBSINIT</dfn>(mbxp, code, loglev, timo)	\</u></td></tr>
<tr><th id="484">484</th><td><u>	ISP_MEMZERO((mbxp), sizeof (mbreg_t));	\</u></td></tr>
<tr><th id="485">485</th><td><u>	(mbxp)-&gt;param[0] = code;		\</u></td></tr>
<tr><th id="486">486</th><td><u>	(mbxp)-&gt;lineno = __LINE__;		\</u></td></tr>
<tr><th id="487">487</th><td><u>	(mbxp)-&gt;func = __func__;		\</u></td></tr>
<tr><th id="488">488</th><td><u>	(mbxp)-&gt;logval = loglev;		\</u></td></tr>
<tr><th id="489">489</th><td><u>	(mbxp)-&gt;timeout = timo</u></td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td><i>/*</i></td></tr>
<tr><th id="493">493</th><td><i> * Fibre Protocol Module and Frame Buffer Register Offsets/Definitions (2X00).</i></td></tr>
<tr><th id="494">494</th><td><i> * NB: The RISC processor must be paused and the appropriate register</i></td></tr>
<tr><th id="495">495</th><td><i> * bank selected via BIU2100_CSR bits.</i></td></tr>
<tr><th id="496">496</th><td><i> */</i></td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td><u>#define	<dfn class="macro" id="_M/FPM_DIAG_CONFIG" data-ref="_M/FPM_DIAG_CONFIG">FPM_DIAG_CONFIG</dfn>	(BIU_BLOCK + 0x96)</u></td></tr>
<tr><th id="499">499</th><td><u>#define		<dfn class="macro" id="_M/FPM_SOFT_RESET" data-ref="_M/FPM_SOFT_RESET">FPM_SOFT_RESET</dfn>		0x0100</u></td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td><u>#define	<dfn class="macro" id="_M/FBM_CMD" data-ref="_M/FBM_CMD">FBM_CMD</dfn>		(BIU_BLOCK + 0xB8)</u></td></tr>
<tr><th id="502">502</th><td><u>#define		<dfn class="macro" id="_M/FBMCMD_FIFO_RESET_ALL" data-ref="_M/FBMCMD_FIFO_RESET_ALL">FBMCMD_FIFO_RESET_ALL</dfn>	0xA000</u></td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><i>/*</i></td></tr>
<tr><th id="506">506</th><td><i> * SXP Block Register Offsets</i></td></tr>
<tr><th id="507">507</th><td><i> */</i></td></tr>
<tr><th id="508">508</th><td><u>#define	<dfn class="macro" id="_M/SXP_PART_ID" data-ref="_M/SXP_PART_ID">SXP_PART_ID</dfn>	(SXP_BLOCK+0x0)		/* R  : Part ID Code */</u></td></tr>
<tr><th id="509">509</th><td><u>#define	<dfn class="macro" id="_M/SXP_CONFIG1" data-ref="_M/SXP_CONFIG1">SXP_CONFIG1</dfn>	(SXP_BLOCK+0x2)		/* RW*: Configuration Reg #1 */</u></td></tr>
<tr><th id="510">510</th><td><u>#define	<dfn class="macro" id="_M/SXP_CONFIG2" data-ref="_M/SXP_CONFIG2">SXP_CONFIG2</dfn>	(SXP_BLOCK+0x4)		/* RW*: Configuration Reg #2 */</u></td></tr>
<tr><th id="511">511</th><td><u>#define	<dfn class="macro" id="_M/SXP_CONFIG3" data-ref="_M/SXP_CONFIG3">SXP_CONFIG3</dfn>	(SXP_BLOCK+0x6)		/* RW*: Configuration Reg #2 */</u></td></tr>
<tr><th id="512">512</th><td><u>#define	<dfn class="macro" id="_M/SXP_INSTRUCTION" data-ref="_M/SXP_INSTRUCTION">SXP_INSTRUCTION</dfn>	(SXP_BLOCK+0xC)		/* RW*: Instruction Pointer */</u></td></tr>
<tr><th id="513">513</th><td><u>#define	<dfn class="macro" id="_M/SXP_RETURN_ADDR" data-ref="_M/SXP_RETURN_ADDR">SXP_RETURN_ADDR</dfn>	(SXP_BLOCK+0x10)	/* RW*: Return Address */</u></td></tr>
<tr><th id="514">514</th><td><u>#define	<dfn class="macro" id="_M/SXP_COMMAND" data-ref="_M/SXP_COMMAND">SXP_COMMAND</dfn>	(SXP_BLOCK+0x14)	/* RW*: Command */</u></td></tr>
<tr><th id="515">515</th><td><u>#define	<dfn class="macro" id="_M/SXP_INTERRUPT" data-ref="_M/SXP_INTERRUPT">SXP_INTERRUPT</dfn>	(SXP_BLOCK+0x18)	/* R  : Interrupt */</u></td></tr>
<tr><th id="516">516</th><td><u>#define	<dfn class="macro" id="_M/SXP_SEQUENCE" data-ref="_M/SXP_SEQUENCE">SXP_SEQUENCE</dfn>	(SXP_BLOCK+0x1C)	/* RW*: Sequence */</u></td></tr>
<tr><th id="517">517</th><td><u>#define	<dfn class="macro" id="_M/SXP_GROSS_ERR" data-ref="_M/SXP_GROSS_ERR">SXP_GROSS_ERR</dfn>	(SXP_BLOCK+0x1E)	/* R  : Gross Error */</u></td></tr>
<tr><th id="518">518</th><td><u>#define	<dfn class="macro" id="_M/SXP_EXCEPTION" data-ref="_M/SXP_EXCEPTION">SXP_EXCEPTION</dfn>	(SXP_BLOCK+0x20)	/* RW*: Exception Enable */</u></td></tr>
<tr><th id="519">519</th><td><u>#define	<dfn class="macro" id="_M/SXP_OVERRIDE" data-ref="_M/SXP_OVERRIDE">SXP_OVERRIDE</dfn>	(SXP_BLOCK+0x24)	/* RW*: Override */</u></td></tr>
<tr><th id="520">520</th><td><u>#define	<dfn class="macro" id="_M/SXP_LIT_BASE" data-ref="_M/SXP_LIT_BASE">SXP_LIT_BASE</dfn>	(SXP_BLOCK+0x28)	/* RW*: Literal Base */</u></td></tr>
<tr><th id="521">521</th><td><u>#define	<dfn class="macro" id="_M/SXP_USER_FLAGS" data-ref="_M/SXP_USER_FLAGS">SXP_USER_FLAGS</dfn>	(SXP_BLOCK+0x2C)	/* RW*: User Flags */</u></td></tr>
<tr><th id="522">522</th><td><u>#define	<dfn class="macro" id="_M/SXP_USER_EXCEPT" data-ref="_M/SXP_USER_EXCEPT">SXP_USER_EXCEPT</dfn>	(SXP_BLOCK+0x30)	/* RW*: User Exception */</u></td></tr>
<tr><th id="523">523</th><td><u>#define	<dfn class="macro" id="_M/SXP_BREAKPOINT" data-ref="_M/SXP_BREAKPOINT">SXP_BREAKPOINT</dfn>	(SXP_BLOCK+0x34)	/* RW*: Breakpoint */</u></td></tr>
<tr><th id="524">524</th><td><u>#define	<dfn class="macro" id="_M/SXP_SCSI_ID" data-ref="_M/SXP_SCSI_ID">SXP_SCSI_ID</dfn>	(SXP_BLOCK+0x40)	/* RW*: SCSI ID */</u></td></tr>
<tr><th id="525">525</th><td><u>#define	<dfn class="macro" id="_M/SXP_DEV_CONFIG1" data-ref="_M/SXP_DEV_CONFIG1">SXP_DEV_CONFIG1</dfn>	(SXP_BLOCK+0x42)	/* RW*: Device Config Reg #1 */</u></td></tr>
<tr><th id="526">526</th><td><u>#define	<dfn class="macro" id="_M/SXP_DEV_CONFIG2" data-ref="_M/SXP_DEV_CONFIG2">SXP_DEV_CONFIG2</dfn>	(SXP_BLOCK+0x44)	/* RW*: Device Config Reg #2 */</u></td></tr>
<tr><th id="527">527</th><td><u>#define	<dfn class="macro" id="_M/SXP_PHASE_PTR" data-ref="_M/SXP_PHASE_PTR">SXP_PHASE_PTR</dfn>	(SXP_BLOCK+0x48)	/* RW*: SCSI Phase Pointer */</u></td></tr>
<tr><th id="528">528</th><td><u>#define	<dfn class="macro" id="_M/SXP_BUF_PTR" data-ref="_M/SXP_BUF_PTR">SXP_BUF_PTR</dfn>	(SXP_BLOCK+0x4C)	/* RW*: SCSI Buffer Pointer */</u></td></tr>
<tr><th id="529">529</th><td><u>#define	<dfn class="macro" id="_M/SXP_BUF_CTR" data-ref="_M/SXP_BUF_CTR">SXP_BUF_CTR</dfn>	(SXP_BLOCK+0x50)	/* RW*: SCSI Buffer Counter */</u></td></tr>
<tr><th id="530">530</th><td><u>#define	<dfn class="macro" id="_M/SXP_BUFFER" data-ref="_M/SXP_BUFFER">SXP_BUFFER</dfn>	(SXP_BLOCK+0x52)	/* RW*: SCSI Buffer */</u></td></tr>
<tr><th id="531">531</th><td><u>#define	<dfn class="macro" id="_M/SXP_BUF_BYTE" data-ref="_M/SXP_BUF_BYTE">SXP_BUF_BYTE</dfn>	(SXP_BLOCK+0x54)	/* RW*: SCSI Buffer Byte */</u></td></tr>
<tr><th id="532">532</th><td><u>#define	<dfn class="macro" id="_M/SXP_BUF_WD" data-ref="_M/SXP_BUF_WD">SXP_BUF_WD</dfn>	(SXP_BLOCK+0x56)	/* RW*: SCSI Buffer Word */</u></td></tr>
<tr><th id="533">533</th><td><u>#define	<dfn class="macro" id="_M/SXP_BUF_WD_TRAN" data-ref="_M/SXP_BUF_WD_TRAN">SXP_BUF_WD_TRAN</dfn>	(SXP_BLOCK+0x58)	/* RW*: SCSI Buffer Wd xlate */</u></td></tr>
<tr><th id="534">534</th><td><u>#define	<dfn class="macro" id="_M/SXP_FIFO" data-ref="_M/SXP_FIFO">SXP_FIFO</dfn>	(SXP_BLOCK+0x5A)	/* RW*: SCSI FIFO */</u></td></tr>
<tr><th id="535">535</th><td><u>#define	<dfn class="macro" id="_M/SXP_FIFO_STATUS" data-ref="_M/SXP_FIFO_STATUS">SXP_FIFO_STATUS</dfn>	(SXP_BLOCK+0x5C)	/* RW*: SCSI FIFO Status */</u></td></tr>
<tr><th id="536">536</th><td><u>#define	<dfn class="macro" id="_M/SXP_FIFO_TOP" data-ref="_M/SXP_FIFO_TOP">SXP_FIFO_TOP</dfn>	(SXP_BLOCK+0x5E)	/* RW*: SCSI FIFO Top Resid */</u></td></tr>
<tr><th id="537">537</th><td><u>#define	<dfn class="macro" id="_M/SXP_FIFO_BOTTOM" data-ref="_M/SXP_FIFO_BOTTOM">SXP_FIFO_BOTTOM</dfn>	(SXP_BLOCK+0x60)	/* RW*: SCSI FIFO Bot Resid */</u></td></tr>
<tr><th id="538">538</th><td><u>#define	<dfn class="macro" id="_M/SXP_TRAN_REG" data-ref="_M/SXP_TRAN_REG">SXP_TRAN_REG</dfn>	(SXP_BLOCK+0x64)	/* RW*: SCSI Transferr Reg */</u></td></tr>
<tr><th id="539">539</th><td><u>#define	<dfn class="macro" id="_M/SXP_TRAN_CNT_LO" data-ref="_M/SXP_TRAN_CNT_LO">SXP_TRAN_CNT_LO</dfn>	(SXP_BLOCK+0x68)	/* RW*: SCSI Trans Count */</u></td></tr>
<tr><th id="540">540</th><td><u>#define	<dfn class="macro" id="_M/SXP_TRAN_CNT_HI" data-ref="_M/SXP_TRAN_CNT_HI">SXP_TRAN_CNT_HI</dfn>	(SXP_BLOCK+0x6A)	/* RW*: SCSI Trans Count */</u></td></tr>
<tr><th id="541">541</th><td><u>#define	<dfn class="macro" id="_M/SXP_TRAN_CTR_LO" data-ref="_M/SXP_TRAN_CTR_LO">SXP_TRAN_CTR_LO</dfn>	(SXP_BLOCK+0x6C)	/* RW*: SCSI Trans Counter */</u></td></tr>
<tr><th id="542">542</th><td><u>#define	<dfn class="macro" id="_M/SXP_TRAN_CTR_HI" data-ref="_M/SXP_TRAN_CTR_HI">SXP_TRAN_CTR_HI</dfn>	(SXP_BLOCK+0x6E)	/* RW*: SCSI Trans Counter */</u></td></tr>
<tr><th id="543">543</th><td><u>#define	<dfn class="macro" id="_M/SXP_ARB_DATA" data-ref="_M/SXP_ARB_DATA">SXP_ARB_DATA</dfn>	(SXP_BLOCK+0x70)	/* R  : SCSI Arb Data */</u></td></tr>
<tr><th id="544">544</th><td><u>#define	<dfn class="macro" id="_M/SXP_PINS_CTRL" data-ref="_M/SXP_PINS_CTRL">SXP_PINS_CTRL</dfn>	(SXP_BLOCK+0x72)	/* RW*: SCSI Control Pins */</u></td></tr>
<tr><th id="545">545</th><td><u>#define	<dfn class="macro" id="_M/SXP_PINS_DATA" data-ref="_M/SXP_PINS_DATA">SXP_PINS_DATA</dfn>	(SXP_BLOCK+0x74)	/* RW*: SCSI Data Pins */</u></td></tr>
<tr><th id="546">546</th><td><u>#define	<dfn class="macro" id="_M/SXP_PINS_DIFF" data-ref="_M/SXP_PINS_DIFF">SXP_PINS_DIFF</dfn>	(SXP_BLOCK+0x76)	/* RW*: SCSI Diff Pins */</u></td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td><i>/* for 1080/1280/1240 only */</i></td></tr>
<tr><th id="549">549</th><td><u>#define	<dfn class="macro" id="_M/SXP_BANK1_SELECT" data-ref="_M/SXP_BANK1_SELECT">SXP_BANK1_SELECT</dfn>	0x100</u></td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td><i>/* SXP CONF1 REGISTER */</i></td></tr>
<tr><th id="553">553</th><td><u>#define	<dfn class="macro" id="_M/SXP_CONF1_ASYNCH_SETUP" data-ref="_M/SXP_CONF1_ASYNCH_SETUP">SXP_CONF1_ASYNCH_SETUP</dfn>		0xF000	/* Asynchronous setup time */</u></td></tr>
<tr><th id="554">554</th><td><u>#define	<dfn class="macro" id="_M/SXP_CONF1_SELECTION_UNIT" data-ref="_M/SXP_CONF1_SELECTION_UNIT">SXP_CONF1_SELECTION_UNIT</dfn>	0x0000	/* Selection time unit */</u></td></tr>
<tr><th id="555">555</th><td><u>#define	<dfn class="macro" id="_M/SXP_CONF1_SELECTION_TIMEOUT" data-ref="_M/SXP_CONF1_SELECTION_TIMEOUT">SXP_CONF1_SELECTION_TIMEOUT</dfn>	0x0600	/* Selection timeout */</u></td></tr>
<tr><th id="556">556</th><td><u>#define	<dfn class="macro" id="_M/SXP_CONF1_CLOCK_FACTOR" data-ref="_M/SXP_CONF1_CLOCK_FACTOR">SXP_CONF1_CLOCK_FACTOR</dfn>		0x00E0	/* Clock factor */</u></td></tr>
<tr><th id="557">557</th><td><u>#define	<dfn class="macro" id="_M/SXP_CONF1_SCSI_ID" data-ref="_M/SXP_CONF1_SCSI_ID">SXP_CONF1_SCSI_ID</dfn>		0x000F	/* SCSI id */</u></td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td><i>/* SXP CONF2 REGISTER */</i></td></tr>
<tr><th id="560">560</th><td><u>#define	<dfn class="macro" id="_M/SXP_CONF2_DISABLE_FILTER" data-ref="_M/SXP_CONF2_DISABLE_FILTER">SXP_CONF2_DISABLE_FILTER</dfn>	0x0040	/* Disable SCSI rec filters */</u></td></tr>
<tr><th id="561">561</th><td><u>#define	<dfn class="macro" id="_M/SXP_CONF2_REQ_ACK_PULLUPS" data-ref="_M/SXP_CONF2_REQ_ACK_PULLUPS">SXP_CONF2_REQ_ACK_PULLUPS</dfn>	0x0020	/* Enable req/ack pullups */</u></td></tr>
<tr><th id="562">562</th><td><u>#define	<dfn class="macro" id="_M/SXP_CONF2_DATA_PULLUPS" data-ref="_M/SXP_CONF2_DATA_PULLUPS">SXP_CONF2_DATA_PULLUPS</dfn>		0x0010	/* Enable data pullups */</u></td></tr>
<tr><th id="563">563</th><td><u>#define	<dfn class="macro" id="_M/SXP_CONF2_CONFIG_AUTOLOAD" data-ref="_M/SXP_CONF2_CONFIG_AUTOLOAD">SXP_CONF2_CONFIG_AUTOLOAD</dfn>	0x0008	/* Enable dev conf auto-load */</u></td></tr>
<tr><th id="564">564</th><td><u>#define	<dfn class="macro" id="_M/SXP_CONF2_RESELECT" data-ref="_M/SXP_CONF2_RESELECT">SXP_CONF2_RESELECT</dfn>		0x0002	/* Enable reselection */</u></td></tr>
<tr><th id="565">565</th><td><u>#define	<dfn class="macro" id="_M/SXP_CONF2_SELECT" data-ref="_M/SXP_CONF2_SELECT">SXP_CONF2_SELECT</dfn>		0x0001	/* Enable selection */</u></td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td><i>/* SXP INTERRUPT REGISTER */</i></td></tr>
<tr><th id="568">568</th><td><u>#define	<dfn class="macro" id="_M/SXP_INT_PARITY_ERR" data-ref="_M/SXP_INT_PARITY_ERR">SXP_INT_PARITY_ERR</dfn>		0x8000	/* Parity error detected */</u></td></tr>
<tr><th id="569">569</th><td><u>#define	<dfn class="macro" id="_M/SXP_INT_GROSS_ERR" data-ref="_M/SXP_INT_GROSS_ERR">SXP_INT_GROSS_ERR</dfn>		0x4000	/* Gross error detected */</u></td></tr>
<tr><th id="570">570</th><td><u>#define	<dfn class="macro" id="_M/SXP_INT_FUNCTION_ABORT" data-ref="_M/SXP_INT_FUNCTION_ABORT">SXP_INT_FUNCTION_ABORT</dfn>		0x2000	/* Last cmd aborted */</u></td></tr>
<tr><th id="571">571</th><td><u>#define	<dfn class="macro" id="_M/SXP_INT_CONDITION_FAILED" data-ref="_M/SXP_INT_CONDITION_FAILED">SXP_INT_CONDITION_FAILED</dfn>	0x1000	/* Last cond failed test */</u></td></tr>
<tr><th id="572">572</th><td><u>#define	<dfn class="macro" id="_M/SXP_INT_FIFO_EMPTY" data-ref="_M/SXP_INT_FIFO_EMPTY">SXP_INT_FIFO_EMPTY</dfn>		0x0800	/* SCSI FIFO is empty */</u></td></tr>
<tr><th id="573">573</th><td><u>#define	<dfn class="macro" id="_M/SXP_INT_BUF_COUNTER_ZERO" data-ref="_M/SXP_INT_BUF_COUNTER_ZERO">SXP_INT_BUF_COUNTER_ZERO</dfn>	0x0400	/* SCSI buf count == zero */</u></td></tr>
<tr><th id="574">574</th><td><u>#define	<dfn class="macro" id="_M/SXP_INT_XFER_ZERO" data-ref="_M/SXP_INT_XFER_ZERO">SXP_INT_XFER_ZERO</dfn>		0x0200	/* SCSI trans count == zero */</u></td></tr>
<tr><th id="575">575</th><td><u>#define	<dfn class="macro" id="_M/SXP_INT_INT_PENDING" data-ref="_M/SXP_INT_INT_PENDING">SXP_INT_INT_PENDING</dfn>		0x0080	/* SXP interrupt pending */</u></td></tr>
<tr><th id="576">576</th><td><u>#define	<dfn class="macro" id="_M/SXP_INT_CMD_RUNNING" data-ref="_M/SXP_INT_CMD_RUNNING">SXP_INT_CMD_RUNNING</dfn>		0x0040	/* SXP is running a command */</u></td></tr>
<tr><th id="577">577</th><td><u>#define	<dfn class="macro" id="_M/SXP_INT_INT_RETURN_CODE" data-ref="_M/SXP_INT_INT_RETURN_CODE">SXP_INT_INT_RETURN_CODE</dfn>		0x000F	/* Interrupt return code */</u></td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td><i>/* SXP GROSS ERROR REGISTER */</i></td></tr>
<tr><th id="581">581</th><td><u>#define	<dfn class="macro" id="_M/SXP_GROSS_OFFSET_RESID" data-ref="_M/SXP_GROSS_OFFSET_RESID">SXP_GROSS_OFFSET_RESID</dfn>		0x0040	/* Req/Ack offset not zero */</u></td></tr>
<tr><th id="582">582</th><td><u>#define	<dfn class="macro" id="_M/SXP_GROSS_OFFSET_UNDERFLOW" data-ref="_M/SXP_GROSS_OFFSET_UNDERFLOW">SXP_GROSS_OFFSET_UNDERFLOW</dfn>	0x0020	/* Req/Ack offset underflow */</u></td></tr>
<tr><th id="583">583</th><td><u>#define	<dfn class="macro" id="_M/SXP_GROSS_OFFSET_OVERFLOW" data-ref="_M/SXP_GROSS_OFFSET_OVERFLOW">SXP_GROSS_OFFSET_OVERFLOW</dfn>	0x0010	/* Req/Ack offset overflow */</u></td></tr>
<tr><th id="584">584</th><td><u>#define	<dfn class="macro" id="_M/SXP_GROSS_FIFO_UNDERFLOW" data-ref="_M/SXP_GROSS_FIFO_UNDERFLOW">SXP_GROSS_FIFO_UNDERFLOW</dfn>	0x0008	/* SCSI FIFO underflow */</u></td></tr>
<tr><th id="585">585</th><td><u>#define	<dfn class="macro" id="_M/SXP_GROSS_FIFO_OVERFLOW" data-ref="_M/SXP_GROSS_FIFO_OVERFLOW">SXP_GROSS_FIFO_OVERFLOW</dfn>		0x0004	/* SCSI FIFO overflow */</u></td></tr>
<tr><th id="586">586</th><td><u>#define	<dfn class="macro" id="_M/SXP_GROSS_WRITE_ERR" data-ref="_M/SXP_GROSS_WRITE_ERR">SXP_GROSS_WRITE_ERR</dfn>		0x0002	/* SXP and RISC wrote to reg */</u></td></tr>
<tr><th id="587">587</th><td><u>#define	<dfn class="macro" id="_M/SXP_GROSS_ILLEGAL_INST" data-ref="_M/SXP_GROSS_ILLEGAL_INST">SXP_GROSS_ILLEGAL_INST</dfn>		0x0001	/* Bad inst loaded into SXP */</u></td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td><i>/* SXP EXCEPTION REGISTER */</i></td></tr>
<tr><th id="590">590</th><td><u>#define	<dfn class="macro" id="_M/SXP_EXCEPT_USER_0" data-ref="_M/SXP_EXCEPT_USER_0">SXP_EXCEPT_USER_0</dfn>		0x8000	/* Enable user exception #0 */</u></td></tr>
<tr><th id="591">591</th><td><u>#define	<dfn class="macro" id="_M/SXP_EXCEPT_USER_1" data-ref="_M/SXP_EXCEPT_USER_1">SXP_EXCEPT_USER_1</dfn>		0x4000	/* Enable user exception #1 */</u></td></tr>
<tr><th id="592">592</th><td><u>#define	<dfn class="macro" id="_M/PCI_SXP_EXCEPT_SCAM" data-ref="_M/PCI_SXP_EXCEPT_SCAM">PCI_SXP_EXCEPT_SCAM</dfn>		0x0400	/* SCAM Selection enable */</u></td></tr>
<tr><th id="593">593</th><td><u>#define	<dfn class="macro" id="_M/SXP_EXCEPT_BUS_FREE" data-ref="_M/SXP_EXCEPT_BUS_FREE">SXP_EXCEPT_BUS_FREE</dfn>		0x0200	/* Enable Bus Free det */</u></td></tr>
<tr><th id="594">594</th><td><u>#define	<dfn class="macro" id="_M/SXP_EXCEPT_TARGET_ATN" data-ref="_M/SXP_EXCEPT_TARGET_ATN">SXP_EXCEPT_TARGET_ATN</dfn>		0x0100	/* Enable TGT mode atten det */</u></td></tr>
<tr><th id="595">595</th><td><u>#define	<dfn class="macro" id="_M/SXP_EXCEPT_RESELECTED" data-ref="_M/SXP_EXCEPT_RESELECTED">SXP_EXCEPT_RESELECTED</dfn>		0x0080	/* Enable ReSEL exc handling */</u></td></tr>
<tr><th id="596">596</th><td><u>#define	<dfn class="macro" id="_M/SXP_EXCEPT_SELECTED" data-ref="_M/SXP_EXCEPT_SELECTED">SXP_EXCEPT_SELECTED</dfn>		0x0040	/* Enable SEL exc handling */</u></td></tr>
<tr><th id="597">597</th><td><u>#define	<dfn class="macro" id="_M/SXP_EXCEPT_ARBITRATION" data-ref="_M/SXP_EXCEPT_ARBITRATION">SXP_EXCEPT_ARBITRATION</dfn>		0x0020	/* Enable ARB exc handling */</u></td></tr>
<tr><th id="598">598</th><td><u>#define	<dfn class="macro" id="_M/SXP_EXCEPT_GROSS_ERR" data-ref="_M/SXP_EXCEPT_GROSS_ERR">SXP_EXCEPT_GROSS_ERR</dfn>		0x0010	/* Enable gross error except */</u></td></tr>
<tr><th id="599">599</th><td><u>#define	<dfn class="macro" id="_M/SXP_EXCEPT_BUS_RESET" data-ref="_M/SXP_EXCEPT_BUS_RESET">SXP_EXCEPT_BUS_RESET</dfn>		0x0008	/* Enable Bus Reset except */</u></td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>	<i>/* SXP OVERRIDE REGISTER */</i></td></tr>
<tr><th id="602">602</th><td><u>#define	<dfn class="macro" id="_M/SXP_ORIDE_EXT_TRIGGER" data-ref="_M/SXP_ORIDE_EXT_TRIGGER">SXP_ORIDE_EXT_TRIGGER</dfn>		0x8000	/* Enable external trigger */</u></td></tr>
<tr><th id="603">603</th><td><u>#define	<dfn class="macro" id="_M/SXP_ORIDE_STEP" data-ref="_M/SXP_ORIDE_STEP">SXP_ORIDE_STEP</dfn>			0x4000	/* Enable single step mode */</u></td></tr>
<tr><th id="604">604</th><td><u>#define	<dfn class="macro" id="_M/SXP_ORIDE_BREAKPOINT" data-ref="_M/SXP_ORIDE_BREAKPOINT">SXP_ORIDE_BREAKPOINT</dfn>		0x2000	/* Enable breakpoint reg */</u></td></tr>
<tr><th id="605">605</th><td><u>#define	<dfn class="macro" id="_M/SXP_ORIDE_PIN_WRITE" data-ref="_M/SXP_ORIDE_PIN_WRITE">SXP_ORIDE_PIN_WRITE</dfn>		0x1000	/* Enable write to SCSI pins */</u></td></tr>
<tr><th id="606">606</th><td><u>#define	<dfn class="macro" id="_M/SXP_ORIDE_FORCE_OUTPUTS" data-ref="_M/SXP_ORIDE_FORCE_OUTPUTS">SXP_ORIDE_FORCE_OUTPUTS</dfn>		0x0800	/* Force SCSI outputs on */</u></td></tr>
<tr><th id="607">607</th><td><u>#define	<dfn class="macro" id="_M/SXP_ORIDE_LOOPBACK" data-ref="_M/SXP_ORIDE_LOOPBACK">SXP_ORIDE_LOOPBACK</dfn>		0x0400	/* Enable SCSI loopback mode */</u></td></tr>
<tr><th id="608">608</th><td><u>#define	<dfn class="macro" id="_M/SXP_ORIDE_PARITY_TEST" data-ref="_M/SXP_ORIDE_PARITY_TEST">SXP_ORIDE_PARITY_TEST</dfn>		0x0200	/* Enable parity test mode */</u></td></tr>
<tr><th id="609">609</th><td><u>#define	<dfn class="macro" id="_M/SXP_ORIDE_TRISTATE_ENA_PINS" data-ref="_M/SXP_ORIDE_TRISTATE_ENA_PINS">SXP_ORIDE_TRISTATE_ENA_PINS</dfn>	0x0100	/* Tristate SCSI enable pins */</u></td></tr>
<tr><th id="610">610</th><td><u>#define	<dfn class="macro" id="_M/SXP_ORIDE_TRISTATE_PINS" data-ref="_M/SXP_ORIDE_TRISTATE_PINS">SXP_ORIDE_TRISTATE_PINS</dfn>		0x0080	/* Tristate SCSI pins */</u></td></tr>
<tr><th id="611">611</th><td><u>#define	<dfn class="macro" id="_M/SXP_ORIDE_FIFO_RESET" data-ref="_M/SXP_ORIDE_FIFO_RESET">SXP_ORIDE_FIFO_RESET</dfn>		0x0008	/* Reset SCSI FIFO */</u></td></tr>
<tr><th id="612">612</th><td><u>#define	<dfn class="macro" id="_M/SXP_ORIDE_CMD_TERMINATE" data-ref="_M/SXP_ORIDE_CMD_TERMINATE">SXP_ORIDE_CMD_TERMINATE</dfn>		0x0004	/* Terminate cur SXP com */</u></td></tr>
<tr><th id="613">613</th><td><u>#define	<dfn class="macro" id="_M/SXP_ORIDE_RESET_REG" data-ref="_M/SXP_ORIDE_RESET_REG">SXP_ORIDE_RESET_REG</dfn>		0x0002	/* Reset SXP registers */</u></td></tr>
<tr><th id="614">614</th><td><u>#define	<dfn class="macro" id="_M/SXP_ORIDE_RESET_MODULE" data-ref="_M/SXP_ORIDE_RESET_MODULE">SXP_ORIDE_RESET_MODULE</dfn>		0x0001	/* Reset SXP module */</u></td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td><i>/* SXP COMMANDS */</i></td></tr>
<tr><th id="617">617</th><td><u>#define	<dfn class="macro" id="_M/SXP_RESET_BUS_CMD" data-ref="_M/SXP_RESET_BUS_CMD">SXP_RESET_BUS_CMD</dfn>		0x300b</u></td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td><i>/* SXP SCSI ID REGISTER */</i></td></tr>
<tr><th id="620">620</th><td><u>#define	<dfn class="macro" id="_M/SXP_SELECTING_ID" data-ref="_M/SXP_SELECTING_ID">SXP_SELECTING_ID</dfn>		0x0F00	/* (Re)Selecting id */</u></td></tr>
<tr><th id="621">621</th><td><u>#define	<dfn class="macro" id="_M/SXP_SELECT_ID" data-ref="_M/SXP_SELECT_ID">SXP_SELECT_ID</dfn>			0x000F	/* Select id */</u></td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td><i>/* SXP DEV CONFIG1 REGISTER */</i></td></tr>
<tr><th id="624">624</th><td><u>#define	<dfn class="macro" id="_M/SXP_DCONF1_SYNC_HOLD" data-ref="_M/SXP_DCONF1_SYNC_HOLD">SXP_DCONF1_SYNC_HOLD</dfn>		0x7000	/* Synchronous data hold */</u></td></tr>
<tr><th id="625">625</th><td><u>#define	<dfn class="macro" id="_M/SXP_DCONF1_SYNC_SETUP" data-ref="_M/SXP_DCONF1_SYNC_SETUP">SXP_DCONF1_SYNC_SETUP</dfn>		0x0F00	/* Synchronous data setup */</u></td></tr>
<tr><th id="626">626</th><td><u>#define	<dfn class="macro" id="_M/SXP_DCONF1_SYNC_OFFSET" data-ref="_M/SXP_DCONF1_SYNC_OFFSET">SXP_DCONF1_SYNC_OFFSET</dfn>		0x000F	/* Synchronous data offset */</u></td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td><i>/* SXP DEV CONFIG2 REGISTER */</i></td></tr>
<tr><th id="630">630</th><td><u>#define	<dfn class="macro" id="_M/SXP_DCONF2_FLAGS_MASK" data-ref="_M/SXP_DCONF2_FLAGS_MASK">SXP_DCONF2_FLAGS_MASK</dfn>		0xF000	/* Device flags */</u></td></tr>
<tr><th id="631">631</th><td><u>#define	<dfn class="macro" id="_M/SXP_DCONF2_WIDE" data-ref="_M/SXP_DCONF2_WIDE">SXP_DCONF2_WIDE</dfn>			0x0400	/* Enable wide SCSI */</u></td></tr>
<tr><th id="632">632</th><td><u>#define	<dfn class="macro" id="_M/SXP_DCONF2_PARITY" data-ref="_M/SXP_DCONF2_PARITY">SXP_DCONF2_PARITY</dfn>		0x0200	/* Enable parity checking */</u></td></tr>
<tr><th id="633">633</th><td><u>#define	<dfn class="macro" id="_M/SXP_DCONF2_BLOCK_MODE" data-ref="_M/SXP_DCONF2_BLOCK_MODE">SXP_DCONF2_BLOCK_MODE</dfn>		0x0100	/* Enable blk mode xfr count */</u></td></tr>
<tr><th id="634">634</th><td><u>#define	<dfn class="macro" id="_M/SXP_DCONF2_ASSERTION_MASK" data-ref="_M/SXP_DCONF2_ASSERTION_MASK">SXP_DCONF2_ASSERTION_MASK</dfn>	0x0007	/* Assersion period mask */</u></td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td><i>/* SXP PHASE POINTER REGISTER */</i></td></tr>
<tr><th id="638">638</th><td><u>#define	<dfn class="macro" id="_M/SXP_PHASE_STATUS_PTR" data-ref="_M/SXP_PHASE_STATUS_PTR">SXP_PHASE_STATUS_PTR</dfn>		0x1000	/* Status buffer offset */</u></td></tr>
<tr><th id="639">639</th><td><u>#define	<dfn class="macro" id="_M/SXP_PHASE_MSG_IN_PTR" data-ref="_M/SXP_PHASE_MSG_IN_PTR">SXP_PHASE_MSG_IN_PTR</dfn>		0x0700	/* Msg in buffer offset */</u></td></tr>
<tr><th id="640">640</th><td><u>#define	<dfn class="macro" id="_M/SXP_PHASE_COM_PTR" data-ref="_M/SXP_PHASE_COM_PTR">SXP_PHASE_COM_PTR</dfn>		0x00F0	/* Command buffer offset */</u></td></tr>
<tr><th id="641">641</th><td><u>#define	<dfn class="macro" id="_M/SXP_PHASE_MSG_OUT_PTR" data-ref="_M/SXP_PHASE_MSG_OUT_PTR">SXP_PHASE_MSG_OUT_PTR</dfn>		0x0007	/* Msg out buffer offset */</u></td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td><i>/* SXP FIFO STATUS REGISTER */</i></td></tr>
<tr><th id="645">645</th><td><u>#define	<dfn class="macro" id="_M/SXP_FIFO_TOP_RESID" data-ref="_M/SXP_FIFO_TOP_RESID">SXP_FIFO_TOP_RESID</dfn>		0x8000	/* Top residue reg full */</u></td></tr>
<tr><th id="646">646</th><td><u>#define	<dfn class="macro" id="_M/SXP_FIFO_ACK_RESID" data-ref="_M/SXP_FIFO_ACK_RESID">SXP_FIFO_ACK_RESID</dfn>		0x4000	/* Wide transfers odd resid */</u></td></tr>
<tr><th id="647">647</th><td><u>#define	<dfn class="macro" id="_M/SXP_FIFO_COUNT_MASK" data-ref="_M/SXP_FIFO_COUNT_MASK">SXP_FIFO_COUNT_MASK</dfn>		0x001C	/* Words in SXP FIFO */</u></td></tr>
<tr><th id="648">648</th><td><u>#define	<dfn class="macro" id="_M/SXP_FIFO_BOTTOM_RESID" data-ref="_M/SXP_FIFO_BOTTOM_RESID">SXP_FIFO_BOTTOM_RESID</dfn>		0x0001	/* Bottom residue reg full */</u></td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td><i>/* SXP CONTROL PINS REGISTER */</i></td></tr>
<tr><th id="652">652</th><td><u>#define	<dfn class="macro" id="_M/SXP_PINS_CON_PHASE" data-ref="_M/SXP_PINS_CON_PHASE">SXP_PINS_CON_PHASE</dfn>		0x8000	/* Scsi phase valid */</u></td></tr>
<tr><th id="653">653</th><td><u>#define	<dfn class="macro" id="_M/SXP_PINS_CON_PARITY_HI" data-ref="_M/SXP_PINS_CON_PARITY_HI">SXP_PINS_CON_PARITY_HI</dfn>		0x0400	/* Parity pin */</u></td></tr>
<tr><th id="654">654</th><td><u>#define	<dfn class="macro" id="_M/SXP_PINS_CON_PARITY_LO" data-ref="_M/SXP_PINS_CON_PARITY_LO">SXP_PINS_CON_PARITY_LO</dfn>		0x0200	/* Parity pin */</u></td></tr>
<tr><th id="655">655</th><td><u>#define	<dfn class="macro" id="_M/SXP_PINS_CON_REQ" data-ref="_M/SXP_PINS_CON_REQ">SXP_PINS_CON_REQ</dfn>		0x0100	/* SCSI bus REQUEST */</u></td></tr>
<tr><th id="656">656</th><td><u>#define	<dfn class="macro" id="_M/SXP_PINS_CON_ACK" data-ref="_M/SXP_PINS_CON_ACK">SXP_PINS_CON_ACK</dfn>		0x0080	/* SCSI bus ACKNOWLEDGE */</u></td></tr>
<tr><th id="657">657</th><td><u>#define	<dfn class="macro" id="_M/SXP_PINS_CON_RST" data-ref="_M/SXP_PINS_CON_RST">SXP_PINS_CON_RST</dfn>		0x0040	/* SCSI bus RESET */</u></td></tr>
<tr><th id="658">658</th><td><u>#define	<dfn class="macro" id="_M/SXP_PINS_CON_BSY" data-ref="_M/SXP_PINS_CON_BSY">SXP_PINS_CON_BSY</dfn>		0x0020	/* SCSI bus BUSY */</u></td></tr>
<tr><th id="659">659</th><td><u>#define	<dfn class="macro" id="_M/SXP_PINS_CON_SEL" data-ref="_M/SXP_PINS_CON_SEL">SXP_PINS_CON_SEL</dfn>		0x0010	/* SCSI bus SELECT */</u></td></tr>
<tr><th id="660">660</th><td><u>#define	<dfn class="macro" id="_M/SXP_PINS_CON_ATN" data-ref="_M/SXP_PINS_CON_ATN">SXP_PINS_CON_ATN</dfn>		0x0008	/* SCSI bus ATTENTION */</u></td></tr>
<tr><th id="661">661</th><td><u>#define	<dfn class="macro" id="_M/SXP_PINS_CON_MSG" data-ref="_M/SXP_PINS_CON_MSG">SXP_PINS_CON_MSG</dfn>		0x0004	/* SCSI bus MESSAGE */</u></td></tr>
<tr><th id="662">662</th><td><u>#define	<dfn class="macro" id="_M/SXP_PINS_CON_CD" data-ref="_M/SXP_PINS_CON_CD">SXP_PINS_CON_CD</dfn> 		0x0002	/* SCSI bus COMMAND */</u></td></tr>
<tr><th id="663">663</th><td><u>#define	<dfn class="macro" id="_M/SXP_PINS_CON_IO" data-ref="_M/SXP_PINS_CON_IO">SXP_PINS_CON_IO</dfn> 		0x0001	/* SCSI bus INPUT */</u></td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td><i>/*</i></td></tr>
<tr><th id="666">666</th><td><i> * Set the hold time for the SCSI Bus Reset to be 250 ms</i></td></tr>
<tr><th id="667">667</th><td><i> */</i></td></tr>
<tr><th id="668">668</th><td><u>#define	<dfn class="macro" id="_M/SXP_SCSI_BUS_RESET_HOLD_TIME" data-ref="_M/SXP_SCSI_BUS_RESET_HOLD_TIME">SXP_SCSI_BUS_RESET_HOLD_TIME</dfn>	250</u></td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td><i>/* SXP DIFF PINS REGISTER */</i></td></tr>
<tr><th id="671">671</th><td><u>#define	<dfn class="macro" id="_M/SXP_PINS_DIFF_SENSE" data-ref="_M/SXP_PINS_DIFF_SENSE">SXP_PINS_DIFF_SENSE</dfn>		0x0200	/* DIFFSENS sig on SCSI bus */</u></td></tr>
<tr><th id="672">672</th><td><u>#define	<dfn class="macro" id="_M/SXP_PINS_DIFF_MODE" data-ref="_M/SXP_PINS_DIFF_MODE">SXP_PINS_DIFF_MODE</dfn>		0x0100	/* DIFFM signal */</u></td></tr>
<tr><th id="673">673</th><td><u>#define	<dfn class="macro" id="_M/SXP_PINS_DIFF_ENABLE_OUTPUT" data-ref="_M/SXP_PINS_DIFF_ENABLE_OUTPUT">SXP_PINS_DIFF_ENABLE_OUTPUT</dfn>	0x0080	/* Enable SXP SCSI data drv */</u></td></tr>
<tr><th id="674">674</th><td><u>#define	<dfn class="macro" id="_M/SXP_PINS_DIFF_PINS_MASK" data-ref="_M/SXP_PINS_DIFF_PINS_MASK">SXP_PINS_DIFF_PINS_MASK</dfn>		0x007C	/* Differential control pins */</u></td></tr>
<tr><th id="675">675</th><td><u>#define	<dfn class="macro" id="_M/SXP_PINS_DIFF_TARGET" data-ref="_M/SXP_PINS_DIFF_TARGET">SXP_PINS_DIFF_TARGET</dfn>		0x0002	/* Enable SXP target mode */</u></td></tr>
<tr><th id="676">676</th><td><u>#define	<dfn class="macro" id="_M/SXP_PINS_DIFF_INITIATOR" data-ref="_M/SXP_PINS_DIFF_INITIATOR">SXP_PINS_DIFF_INITIATOR</dfn>		0x0001	/* Enable SXP initiator mode */</u></td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td><i>/* Ultra2 only */</i></td></tr>
<tr><th id="679">679</th><td><u>#define	<dfn class="macro" id="_M/SXP_PINS_LVD_MODE" data-ref="_M/SXP_PINS_LVD_MODE">SXP_PINS_LVD_MODE</dfn>		0x1000</u></td></tr>
<tr><th id="680">680</th><td><u>#define	<dfn class="macro" id="_M/SXP_PINS_HVD_MODE" data-ref="_M/SXP_PINS_HVD_MODE">SXP_PINS_HVD_MODE</dfn>		0x0800</u></td></tr>
<tr><th id="681">681</th><td><u>#define	<dfn class="macro" id="_M/SXP_PINS_SE_MODE" data-ref="_M/SXP_PINS_SE_MODE">SXP_PINS_SE_MODE</dfn>		0x0400</u></td></tr>
<tr><th id="682">682</th><td><u>#define	<dfn class="macro" id="_M/SXP_PINS_MODE_MASK" data-ref="_M/SXP_PINS_MODE_MASK">SXP_PINS_MODE_MASK</dfn>		(SXP_PINS_LVD_MODE|SXP_PINS_HVD_MODE|SXP_PINS_SE_MODE)</u></td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td><i>/* The above have to be put together with the DIFFM pin to make sense */</i></td></tr>
<tr><th id="685">685</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_LVD_MODE" data-ref="_M/ISP1080_LVD_MODE">ISP1080_LVD_MODE</dfn>		(SXP_PINS_LVD_MODE)</u></td></tr>
<tr><th id="686">686</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_HVD_MODE" data-ref="_M/ISP1080_HVD_MODE">ISP1080_HVD_MODE</dfn>		(SXP_PINS_HVD_MODE|SXP_PINS_DIFF_MODE)</u></td></tr>
<tr><th id="687">687</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_SE_MODE" data-ref="_M/ISP1080_SE_MODE">ISP1080_SE_MODE</dfn>			(SXP_PINS_SE_MODE)</u></td></tr>
<tr><th id="688">688</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_MODE_MASK" data-ref="_M/ISP1080_MODE_MASK">ISP1080_MODE_MASK</dfn>		(SXP_PINS_MODE_MASK|SXP_PINS_DIFF_MODE)</u></td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td><i>/*</i></td></tr>
<tr><th id="691">691</th><td><i> * RISC and Host Command and Control Block Register Offsets</i></td></tr>
<tr><th id="692">692</th><td><i> */</i></td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td><u>#define	<dfn class="macro" id="_M/RISC_ACC" data-ref="_M/RISC_ACC">RISC_ACC</dfn>	RISC_BLOCK+0x0	/* RW*: Accumulator */</u></td></tr>
<tr><th id="695">695</th><td><u>#define	<dfn class="macro" id="_M/RISC_R1" data-ref="_M/RISC_R1">RISC_R1</dfn>		RISC_BLOCK+0x2	/* RW*: GP Reg R1  */</u></td></tr>
<tr><th id="696">696</th><td><u>#define	<dfn class="macro" id="_M/RISC_R2" data-ref="_M/RISC_R2">RISC_R2</dfn>		RISC_BLOCK+0x4	/* RW*: GP Reg R2  */</u></td></tr>
<tr><th id="697">697</th><td><u>#define	<dfn class="macro" id="_M/RISC_R3" data-ref="_M/RISC_R3">RISC_R3</dfn>		RISC_BLOCK+0x6	/* RW*: GP Reg R3  */</u></td></tr>
<tr><th id="698">698</th><td><u>#define	<dfn class="macro" id="_M/RISC_R4" data-ref="_M/RISC_R4">RISC_R4</dfn>		RISC_BLOCK+0x8	/* RW*: GP Reg R4  */</u></td></tr>
<tr><th id="699">699</th><td><u>#define	<dfn class="macro" id="_M/RISC_R5" data-ref="_M/RISC_R5">RISC_R5</dfn>		RISC_BLOCK+0xA	/* RW*: GP Reg R5  */</u></td></tr>
<tr><th id="700">700</th><td><u>#define	<dfn class="macro" id="_M/RISC_R6" data-ref="_M/RISC_R6">RISC_R6</dfn>		RISC_BLOCK+0xC	/* RW*: GP Reg R6  */</u></td></tr>
<tr><th id="701">701</th><td><u>#define	<dfn class="macro" id="_M/RISC_R7" data-ref="_M/RISC_R7">RISC_R7</dfn>		RISC_BLOCK+0xE	/* RW*: GP Reg R7  */</u></td></tr>
<tr><th id="702">702</th><td><u>#define	<dfn class="macro" id="_M/RISC_R8" data-ref="_M/RISC_R8">RISC_R8</dfn>		RISC_BLOCK+0x10	/* RW*: GP Reg R8  */</u></td></tr>
<tr><th id="703">703</th><td><u>#define	<dfn class="macro" id="_M/RISC_R9" data-ref="_M/RISC_R9">RISC_R9</dfn>		RISC_BLOCK+0x12	/* RW*: GP Reg R9  */</u></td></tr>
<tr><th id="704">704</th><td><u>#define	<dfn class="macro" id="_M/RISC_R10" data-ref="_M/RISC_R10">RISC_R10</dfn>	RISC_BLOCK+0x14	/* RW*: GP Reg R10 */</u></td></tr>
<tr><th id="705">705</th><td><u>#define	<dfn class="macro" id="_M/RISC_R11" data-ref="_M/RISC_R11">RISC_R11</dfn>	RISC_BLOCK+0x16	/* RW*: GP Reg R11 */</u></td></tr>
<tr><th id="706">706</th><td><u>#define	<dfn class="macro" id="_M/RISC_R12" data-ref="_M/RISC_R12">RISC_R12</dfn>	RISC_BLOCK+0x18	/* RW*: GP Reg R12 */</u></td></tr>
<tr><th id="707">707</th><td><u>#define	<dfn class="macro" id="_M/RISC_R13" data-ref="_M/RISC_R13">RISC_R13</dfn>	RISC_BLOCK+0x1a	/* RW*: GP Reg R13 */</u></td></tr>
<tr><th id="708">708</th><td><u>#define	<dfn class="macro" id="_M/RISC_R14" data-ref="_M/RISC_R14">RISC_R14</dfn>	RISC_BLOCK+0x1c	/* RW*: GP Reg R14 */</u></td></tr>
<tr><th id="709">709</th><td><u>#define	<dfn class="macro" id="_M/RISC_R15" data-ref="_M/RISC_R15">RISC_R15</dfn>	RISC_BLOCK+0x1e	/* RW*: GP Reg R15 */</u></td></tr>
<tr><th id="710">710</th><td><u>#define	<dfn class="macro" id="_M/RISC_PSR" data-ref="_M/RISC_PSR">RISC_PSR</dfn>	RISC_BLOCK+0x20	/* RW*: Processor Status */</u></td></tr>
<tr><th id="711">711</th><td><u>#define	<dfn class="macro" id="_M/RISC_IVR" data-ref="_M/RISC_IVR">RISC_IVR</dfn>	RISC_BLOCK+0x22	/* RW*: Interrupt Vector */</u></td></tr>
<tr><th id="712">712</th><td><u>#define	<dfn class="macro" id="_M/RISC_PCR" data-ref="_M/RISC_PCR">RISC_PCR</dfn>	RISC_BLOCK+0x24	/* RW*: Processor Ctrl */</u></td></tr>
<tr><th id="713">713</th><td><u>#define	<dfn class="macro" id="_M/RISC_RAR0" data-ref="_M/RISC_RAR0">RISC_RAR0</dfn>	RISC_BLOCK+0x26	/* RW*: Ram Address #0 */</u></td></tr>
<tr><th id="714">714</th><td><u>#define	<dfn class="macro" id="_M/RISC_RAR1" data-ref="_M/RISC_RAR1">RISC_RAR1</dfn>	RISC_BLOCK+0x28	/* RW*: Ram Address #1 */</u></td></tr>
<tr><th id="715">715</th><td><u>#define	<dfn class="macro" id="_M/RISC_LCR" data-ref="_M/RISC_LCR">RISC_LCR</dfn>	RISC_BLOCK+0x2a	/* RW*: Loop Counter */</u></td></tr>
<tr><th id="716">716</th><td><u>#define	<dfn class="macro" id="_M/RISC_PC" data-ref="_M/RISC_PC">RISC_PC</dfn>		RISC_BLOCK+0x2c	/* R  : Program Counter */</u></td></tr>
<tr><th id="717">717</th><td><u>#define	<dfn class="macro" id="_M/RISC_MTR" data-ref="_M/RISC_MTR">RISC_MTR</dfn>	RISC_BLOCK+0x2e	/* RW*: Memory Timing */</u></td></tr>
<tr><th id="718">718</th><td><u>#define		<dfn class="macro" id="_M/RISC_MTR2100" data-ref="_M/RISC_MTR2100">RISC_MTR2100</dfn>	RISC_BLOCK+0x30</u></td></tr>
<tr><th id="719">719</th><td></td></tr>
<tr><th id="720">720</th><td><u>#define	<dfn class="macro" id="_M/RISC_EMB" data-ref="_M/RISC_EMB">RISC_EMB</dfn>	RISC_BLOCK+0x30	/* RW*: Ext Mem Boundary */</u></td></tr>
<tr><th id="721">721</th><td><u>#define		<dfn class="macro" id="_M/DUAL_BANK" data-ref="_M/DUAL_BANK">DUAL_BANK</dfn>	8</u></td></tr>
<tr><th id="722">722</th><td><u>#define	<dfn class="macro" id="_M/RISC_SP" data-ref="_M/RISC_SP">RISC_SP</dfn>		RISC_BLOCK+0x32	/* RW*: Stack Pointer */</u></td></tr>
<tr><th id="723">723</th><td><u>#define	<dfn class="macro" id="_M/RISC_HRL" data-ref="_M/RISC_HRL">RISC_HRL</dfn>	RISC_BLOCK+0x3e	/* R *: Hardware Rev Level */</u></td></tr>
<tr><th id="724">724</th><td><u>#define	<dfn class="macro" id="_M/HCCR" data-ref="_M/HCCR">HCCR</dfn>		RISC_BLOCK+0x40	/* RW : Host Command &amp; Ctrl */</u></td></tr>
<tr><th id="725">725</th><td><u>#define	<dfn class="macro" id="_M/BP0" data-ref="_M/BP0">BP0</dfn>		RISC_BLOCK+0x42	/* RW : Processor Brkpt #0 */</u></td></tr>
<tr><th id="726">726</th><td><u>#define	<dfn class="macro" id="_M/BP1" data-ref="_M/BP1">BP1</dfn>		RISC_BLOCK+0x44	/* RW : Processor Brkpt #1 */</u></td></tr>
<tr><th id="727">727</th><td><u>#define	<dfn class="macro" id="_M/TCR" data-ref="_M/TCR">TCR</dfn>		RISC_BLOCK+0x46	/*  W : Test Control */</u></td></tr>
<tr><th id="728">728</th><td><u>#define	<dfn class="macro" id="_M/TMR" data-ref="_M/TMR">TMR</dfn>		RISC_BLOCK+0x48	/*  W : Test Mode */</u></td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td><i>/* PROCESSOR STATUS REGISTER */</i></td></tr>
<tr><th id="732">732</th><td><u>#define	<dfn class="macro" id="_M/RISC_PSR_FORCE_TRUE" data-ref="_M/RISC_PSR_FORCE_TRUE">RISC_PSR_FORCE_TRUE</dfn>		0x8000</u></td></tr>
<tr><th id="733">733</th><td><u>#define	<dfn class="macro" id="_M/RISC_PSR_LOOP_COUNT_DONE" data-ref="_M/RISC_PSR_LOOP_COUNT_DONE">RISC_PSR_LOOP_COUNT_DONE</dfn>	0x4000</u></td></tr>
<tr><th id="734">734</th><td><u>#define	<dfn class="macro" id="_M/RISC_PSR_RISC_INT" data-ref="_M/RISC_PSR_RISC_INT">RISC_PSR_RISC_INT</dfn>		0x2000</u></td></tr>
<tr><th id="735">735</th><td><u>#define	<dfn class="macro" id="_M/RISC_PSR_TIMER_ROLLOVER" data-ref="_M/RISC_PSR_TIMER_ROLLOVER">RISC_PSR_TIMER_ROLLOVER</dfn>		0x1000</u></td></tr>
<tr><th id="736">736</th><td><u>#define	<dfn class="macro" id="_M/RISC_PSR_ALU_OVERFLOW" data-ref="_M/RISC_PSR_ALU_OVERFLOW">RISC_PSR_ALU_OVERFLOW</dfn>		0x0800</u></td></tr>
<tr><th id="737">737</th><td><u>#define	<dfn class="macro" id="_M/RISC_PSR_ALU_MSB" data-ref="_M/RISC_PSR_ALU_MSB">RISC_PSR_ALU_MSB</dfn>		0x0400</u></td></tr>
<tr><th id="738">738</th><td><u>#define	<dfn class="macro" id="_M/RISC_PSR_ALU_CARRY" data-ref="_M/RISC_PSR_ALU_CARRY">RISC_PSR_ALU_CARRY</dfn>		0x0200</u></td></tr>
<tr><th id="739">739</th><td><u>#define	<dfn class="macro" id="_M/RISC_PSR_ALU_ZERO" data-ref="_M/RISC_PSR_ALU_ZERO">RISC_PSR_ALU_ZERO</dfn>		0x0100</u></td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td><u>#define	<dfn class="macro" id="_M/RISC_PSR_PCI_ULTRA" data-ref="_M/RISC_PSR_PCI_ULTRA">RISC_PSR_PCI_ULTRA</dfn>		0x0080</u></td></tr>
<tr><th id="742">742</th><td><u>#define	<dfn class="macro" id="_M/RISC_PSR_SBUS_ULTRA" data-ref="_M/RISC_PSR_SBUS_ULTRA">RISC_PSR_SBUS_ULTRA</dfn>		0x0020</u></td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td><u>#define	<dfn class="macro" id="_M/RISC_PSR_DMA_INT" data-ref="_M/RISC_PSR_DMA_INT">RISC_PSR_DMA_INT</dfn>		0x0010</u></td></tr>
<tr><th id="745">745</th><td><u>#define	<dfn class="macro" id="_M/RISC_PSR_SXP_INT" data-ref="_M/RISC_PSR_SXP_INT">RISC_PSR_SXP_INT</dfn>		0x0008</u></td></tr>
<tr><th id="746">746</th><td><u>#define	<dfn class="macro" id="_M/RISC_PSR_HOST_INT" data-ref="_M/RISC_PSR_HOST_INT">RISC_PSR_HOST_INT</dfn>		0x0004</u></td></tr>
<tr><th id="747">747</th><td><u>#define	<dfn class="macro" id="_M/RISC_PSR_INT_PENDING" data-ref="_M/RISC_PSR_INT_PENDING">RISC_PSR_INT_PENDING</dfn>		0x0002</u></td></tr>
<tr><th id="748">748</th><td><u>#define	<dfn class="macro" id="_M/RISC_PSR_FORCE_FALSE" data-ref="_M/RISC_PSR_FORCE_FALSE">RISC_PSR_FORCE_FALSE</dfn>  		0x0001</u></td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td><i>/* Host Command and Control */</i></td></tr>
<tr><th id="752">752</th><td><u>#define	<dfn class="macro" id="_M/HCCR_CMD_NOP" data-ref="_M/HCCR_CMD_NOP">HCCR_CMD_NOP</dfn>			0x0000	/* NOP */</u></td></tr>
<tr><th id="753">753</th><td><u>#define	<dfn class="macro" id="_M/HCCR_CMD_RESET" data-ref="_M/HCCR_CMD_RESET">HCCR_CMD_RESET</dfn>			0x1000	/* Reset RISC */</u></td></tr>
<tr><th id="754">754</th><td><u>#define	<dfn class="macro" id="_M/HCCR_CMD_PAUSE" data-ref="_M/HCCR_CMD_PAUSE">HCCR_CMD_PAUSE</dfn>			0x2000	/* Pause RISC */</u></td></tr>
<tr><th id="755">755</th><td><u>#define	<dfn class="macro" id="_M/HCCR_CMD_RELEASE" data-ref="_M/HCCR_CMD_RELEASE">HCCR_CMD_RELEASE</dfn>		0x3000	/* Release Paused RISC */</u></td></tr>
<tr><th id="756">756</th><td><u>#define	<dfn class="macro" id="_M/HCCR_CMD_STEP" data-ref="_M/HCCR_CMD_STEP">HCCR_CMD_STEP</dfn>			0x4000	/* Single Step RISC */</u></td></tr>
<tr><th id="757">757</th><td><u>#define	<dfn class="macro" id="_M/HCCR_2X00_DISABLE_PARITY_PAUSE" data-ref="_M/HCCR_2X00_DISABLE_PARITY_PAUSE">HCCR_2X00_DISABLE_PARITY_PAUSE</dfn>	0x4001	/*</u></td></tr>
<tr><th id="758">758</th><td><u>						 * Disable RISC pause on FPM</u></td></tr>
<tr><th id="759">759</th><td><u>						 * parity error.</u></td></tr>
<tr><th id="760">760</th><td><u>						 */</u></td></tr>
<tr><th id="761">761</th><td><u>#define	<dfn class="macro" id="_M/HCCR_CMD_SET_HOST_INT" data-ref="_M/HCCR_CMD_SET_HOST_INT">HCCR_CMD_SET_HOST_INT</dfn>		0x5000	/* Set Host Interrupt */</u></td></tr>
<tr><th id="762">762</th><td><u>#define	<dfn class="macro" id="_M/HCCR_CMD_CLEAR_HOST_INT" data-ref="_M/HCCR_CMD_CLEAR_HOST_INT">HCCR_CMD_CLEAR_HOST_INT</dfn>		0x6000	/* Clear Host Interrupt */</u></td></tr>
<tr><th id="763">763</th><td><u>#define	<dfn class="macro" id="_M/HCCR_CMD_CLEAR_RISC_INT" data-ref="_M/HCCR_CMD_CLEAR_RISC_INT">HCCR_CMD_CLEAR_RISC_INT</dfn>		0x7000	/* Clear RISC interrupt */</u></td></tr>
<tr><th id="764">764</th><td><u>#define	<dfn class="macro" id="_M/HCCR_CMD_BREAKPOINT" data-ref="_M/HCCR_CMD_BREAKPOINT">HCCR_CMD_BREAKPOINT</dfn>		0x8000	/* Change breakpoint enables */</u></td></tr>
<tr><th id="765">765</th><td><u>#define	<dfn class="macro" id="_M/PCI_HCCR_CMD_BIOS" data-ref="_M/PCI_HCCR_CMD_BIOS">PCI_HCCR_CMD_BIOS</dfn>		0x9000	/* Write BIOS (disable) */</u></td></tr>
<tr><th id="766">766</th><td><u>#define	<dfn class="macro" id="_M/PCI_HCCR_CMD_PARITY" data-ref="_M/PCI_HCCR_CMD_PARITY">PCI_HCCR_CMD_PARITY</dfn>		0xA000	/* Write parity enable */</u></td></tr>
<tr><th id="767">767</th><td><u>#define	<dfn class="macro" id="_M/PCI_HCCR_CMD_PARITY_ERR" data-ref="_M/PCI_HCCR_CMD_PARITY_ERR">PCI_HCCR_CMD_PARITY_ERR</dfn>		0xE000	/* Generate parity error */</u></td></tr>
<tr><th id="768">768</th><td><u>#define	<dfn class="macro" id="_M/HCCR_CMD_TEST_MODE" data-ref="_M/HCCR_CMD_TEST_MODE">HCCR_CMD_TEST_MODE</dfn>		0xF000	/* Set Test Mode */</u></td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_HCCR_PARITY_ENABLE_2" data-ref="_M/ISP2100_HCCR_PARITY_ENABLE_2">ISP2100_HCCR_PARITY_ENABLE_2</dfn>	0x0400</u></td></tr>
<tr><th id="772">772</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_HCCR_PARITY_ENABLE_1" data-ref="_M/ISP2100_HCCR_PARITY_ENABLE_1">ISP2100_HCCR_PARITY_ENABLE_1</dfn>	0x0200</u></td></tr>
<tr><th id="773">773</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_HCCR_PARITY_ENABLE_0" data-ref="_M/ISP2100_HCCR_PARITY_ENABLE_0">ISP2100_HCCR_PARITY_ENABLE_0</dfn>	0x0100</u></td></tr>
<tr><th id="774">774</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_HCCR_PARITY" data-ref="_M/ISP2100_HCCR_PARITY">ISP2100_HCCR_PARITY</dfn>		0x0001</u></td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td><u>#define	<dfn class="macro" id="_M/PCI_HCCR_PARITY" data-ref="_M/PCI_HCCR_PARITY">PCI_HCCR_PARITY</dfn>			0x0400	/* Parity error flag */</u></td></tr>
<tr><th id="777">777</th><td><u>#define	<dfn class="macro" id="_M/PCI_HCCR_PARITY_ENABLE_1" data-ref="_M/PCI_HCCR_PARITY_ENABLE_1">PCI_HCCR_PARITY_ENABLE_1</dfn>	0x0200	/* Parity enable bank 1 */</u></td></tr>
<tr><th id="778">778</th><td><u>#define	<dfn class="macro" id="_M/PCI_HCCR_PARITY_ENABLE_0" data-ref="_M/PCI_HCCR_PARITY_ENABLE_0">PCI_HCCR_PARITY_ENABLE_0</dfn>	0x0100	/* Parity enable bank 0 */</u></td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td><u>#define	<dfn class="macro" id="_M/HCCR_HOST_INT" data-ref="_M/HCCR_HOST_INT">HCCR_HOST_INT</dfn>			0x0080	/* R  : Host interrupt set */</u></td></tr>
<tr><th id="781">781</th><td><u>#define	<dfn class="macro" id="_M/HCCR_RESET" data-ref="_M/HCCR_RESET">HCCR_RESET</dfn>			0x0040	/* R  : reset in progress */</u></td></tr>
<tr><th id="782">782</th><td><u>#define	<dfn class="macro" id="_M/HCCR_PAUSE" data-ref="_M/HCCR_PAUSE">HCCR_PAUSE</dfn>			0x0020	/* R  : RISC paused */</u></td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td><u>#define	<dfn class="macro" id="_M/PCI_HCCR_BIOS" data-ref="_M/PCI_HCCR_BIOS">PCI_HCCR_BIOS</dfn>			0x0001	/*  W : BIOS enable */</u></td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td><i>/*</i></td></tr>
<tr><th id="787">787</th><td><i> * Defines for Interrupts</i></td></tr>
<tr><th id="788">788</th><td><i> */</i></td></tr>
<tr><th id="789">789</th><td><u>#define	<dfn class="macro" id="_M/ISP_INTS_ENABLED" data-ref="_M/ISP_INTS_ENABLED">ISP_INTS_ENABLED</dfn>(isp)						\</u></td></tr>
<tr><th id="790">790</th><td><u> ((IS_SCSI(isp))?  							\</u></td></tr>
<tr><th id="791">791</th><td><u>  (ISP_READ(isp, BIU_ICR) &amp; BIU_IMASK) :				\</u></td></tr>
<tr><th id="792">792</th><td><u>   (IS_24XX(isp)? (ISP_READ(isp, BIU2400_ICR) &amp; BIU2400_IMASK) :	\</u></td></tr>
<tr><th id="793">793</th><td><u>   (ISP_READ(isp, BIU_ICR) &amp; BIU2100_IMASK)))</u></td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td><u>#define	<dfn class="macro" id="_M/ISP_ENABLE_INTS" data-ref="_M/ISP_ENABLE_INTS">ISP_ENABLE_INTS</dfn>(isp)						\</u></td></tr>
<tr><th id="796">796</th><td><u> (IS_SCSI(isp) ?  							\</u></td></tr>
<tr><th id="797">797</th><td><u>   ISP_WRITE(isp, BIU_ICR, BIU_IMASK) :					\</u></td></tr>
<tr><th id="798">798</th><td><u>   (IS_24XX(isp) ?							\</u></td></tr>
<tr><th id="799">799</th><td><u>    (ISP_WRITE(isp, BIU2400_ICR, BIU2400_IMASK)) :			\</u></td></tr>
<tr><th id="800">800</th><td><u>    (ISP_WRITE(isp, BIU_ICR, BIU2100_IMASK))))</u></td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td><u>#define	<dfn class="macro" id="_M/ISP_DISABLE_INTS" data-ref="_M/ISP_DISABLE_INTS">ISP_DISABLE_INTS</dfn>(isp)						\</u></td></tr>
<tr><th id="803">803</th><td><u> IS_24XX(isp)? ISP_WRITE(isp, BIU2400_ICR, 0) : ISP_WRITE(isp, BIU_ICR, 0)</u></td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td><i>/*</i></td></tr>
<tr><th id="806">806</th><td><i> * NVRAM Definitions (PCI cards only)</i></td></tr>
<tr><th id="807">807</th><td><i> */</i></td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td><u>#define	<dfn class="macro" id="_M/ISPBSMX" data-ref="_M/ISPBSMX">ISPBSMX</dfn>(c, byte, shift, mask)	\</u></td></tr>
<tr><th id="810">810</th><td><u>	(((c)[(byte)] &gt;&gt; (shift)) &amp; (mask))</u></td></tr>
<tr><th id="811">811</th><td><i>/*</i></td></tr>
<tr><th id="812">812</th><td><i> * Qlogic 1020/1040 NVRAM is an array of 128 bytes.</i></td></tr>
<tr><th id="813">813</th><td><i> *</i></td></tr>
<tr><th id="814">814</th><td><i> * Some portion of the front of this is for general host adapter properties</i></td></tr>
<tr><th id="815">815</th><td><i> * This is followed by an array of per-target parameters, and is tailed off</i></td></tr>
<tr><th id="816">816</th><td><i> * with a checksum xor byte at offset 127. For non-byte entities data is</i></td></tr>
<tr><th id="817">817</th><td><i> * stored in Little Endian order.</i></td></tr>
<tr><th id="818">818</th><td><i> */</i></td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_SIZE" data-ref="_M/ISP_NVRAM_SIZE">ISP_NVRAM_SIZE</dfn>	128</u></td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_VERSION" data-ref="_M/ISP_NVRAM_VERSION">ISP_NVRAM_VERSION</dfn>(c)			(c)[4]</u></td></tr>
<tr><th id="823">823</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_FIFO_THRESHOLD" data-ref="_M/ISP_NVRAM_FIFO_THRESHOLD">ISP_NVRAM_FIFO_THRESHOLD</dfn>(c)		ISPBSMX(c, 5, 0, 0x03)</u></td></tr>
<tr><th id="824">824</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_BIOS_DISABLE" data-ref="_M/ISP_NVRAM_BIOS_DISABLE">ISP_NVRAM_BIOS_DISABLE</dfn>(c)		ISPBSMX(c, 5, 2, 0x01)</u></td></tr>
<tr><th id="825">825</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_HBA_ENABLE" data-ref="_M/ISP_NVRAM_HBA_ENABLE">ISP_NVRAM_HBA_ENABLE</dfn>(c)			ISPBSMX(c, 5, 3, 0x01)</u></td></tr>
<tr><th id="826">826</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_INITIATOR_ID" data-ref="_M/ISP_NVRAM_INITIATOR_ID">ISP_NVRAM_INITIATOR_ID</dfn>(c)		ISPBSMX(c, 5, 4, 0x0f)</u></td></tr>
<tr><th id="827">827</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_BUS_RESET_DELAY" data-ref="_M/ISP_NVRAM_BUS_RESET_DELAY">ISP_NVRAM_BUS_RESET_DELAY</dfn>(c)		(c)[6]</u></td></tr>
<tr><th id="828">828</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_BUS_RETRY_COUNT" data-ref="_M/ISP_NVRAM_BUS_RETRY_COUNT">ISP_NVRAM_BUS_RETRY_COUNT</dfn>(c)		(c)[7]</u></td></tr>
<tr><th id="829">829</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_BUS_RETRY_DELAY" data-ref="_M/ISP_NVRAM_BUS_RETRY_DELAY">ISP_NVRAM_BUS_RETRY_DELAY</dfn>(c)		(c)[8]</u></td></tr>
<tr><th id="830">830</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_ASYNC_DATA_SETUP_TIME" data-ref="_M/ISP_NVRAM_ASYNC_DATA_SETUP_TIME">ISP_NVRAM_ASYNC_DATA_SETUP_TIME</dfn>(c)	ISPBSMX(c, 9, 0, 0x0f)</u></td></tr>
<tr><th id="831">831</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_REQ_ACK_ACTIVE_NEGATION" data-ref="_M/ISP_NVRAM_REQ_ACK_ACTIVE_NEGATION">ISP_NVRAM_REQ_ACK_ACTIVE_NEGATION</dfn>(c)	ISPBSMX(c, 9, 4, 0x01)</u></td></tr>
<tr><th id="832">832</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_DATA_LINE_ACTIVE_NEGATION" data-ref="_M/ISP_NVRAM_DATA_LINE_ACTIVE_NEGATION">ISP_NVRAM_DATA_LINE_ACTIVE_NEGATION</dfn>(c)	ISPBSMX(c, 9, 5, 0x01)</u></td></tr>
<tr><th id="833">833</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_DATA_DMA_BURST_ENABLE" data-ref="_M/ISP_NVRAM_DATA_DMA_BURST_ENABLE">ISP_NVRAM_DATA_DMA_BURST_ENABLE</dfn>(c)	ISPBSMX(c, 9, 6, 0x01)</u></td></tr>
<tr><th id="834">834</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_CMD_DMA_BURST_ENABLE" data-ref="_M/ISP_NVRAM_CMD_DMA_BURST_ENABLE">ISP_NVRAM_CMD_DMA_BURST_ENABLE</dfn>(c)	ISPBSMX(c, 9, 7, 0x01)</u></td></tr>
<tr><th id="835">835</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_TAG_AGE_LIMIT" data-ref="_M/ISP_NVRAM_TAG_AGE_LIMIT">ISP_NVRAM_TAG_AGE_LIMIT</dfn>(c)		(c)[10]</u></td></tr>
<tr><th id="836">836</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_LOWTRM_ENABLE" data-ref="_M/ISP_NVRAM_LOWTRM_ENABLE">ISP_NVRAM_LOWTRM_ENABLE</dfn>(c)		ISPBSMX(c, 11, 0, 0x01)</u></td></tr>
<tr><th id="837">837</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_HITRM_ENABLE" data-ref="_M/ISP_NVRAM_HITRM_ENABLE">ISP_NVRAM_HITRM_ENABLE</dfn>(c)		ISPBSMX(c, 11, 1, 0x01)</u></td></tr>
<tr><th id="838">838</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_PCMC_BURST_ENABLE" data-ref="_M/ISP_NVRAM_PCMC_BURST_ENABLE">ISP_NVRAM_PCMC_BURST_ENABLE</dfn>(c)		ISPBSMX(c, 11, 2, 0x01)</u></td></tr>
<tr><th id="839">839</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_ENABLE_60_MHZ" data-ref="_M/ISP_NVRAM_ENABLE_60_MHZ">ISP_NVRAM_ENABLE_60_MHZ</dfn>(c)		ISPBSMX(c, 11, 3, 0x01)</u></td></tr>
<tr><th id="840">840</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_SCSI_RESET_DISABLE" data-ref="_M/ISP_NVRAM_SCSI_RESET_DISABLE">ISP_NVRAM_SCSI_RESET_DISABLE</dfn>(c)		ISPBSMX(c, 11, 4, 0x01)</u></td></tr>
<tr><th id="841">841</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_ENABLE_AUTO_TERM" data-ref="_M/ISP_NVRAM_ENABLE_AUTO_TERM">ISP_NVRAM_ENABLE_AUTO_TERM</dfn>(c)		ISPBSMX(c, 11, 5, 0x01)</u></td></tr>
<tr><th id="842">842</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_FIFO_THRESHOLD_128" data-ref="_M/ISP_NVRAM_FIFO_THRESHOLD_128">ISP_NVRAM_FIFO_THRESHOLD_128</dfn>(c)		ISPBSMX(c, 11, 6, 0x01)</u></td></tr>
<tr><th id="843">843</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_AUTO_TERM_SUPPORT" data-ref="_M/ISP_NVRAM_AUTO_TERM_SUPPORT">ISP_NVRAM_AUTO_TERM_SUPPORT</dfn>(c)		ISPBSMX(c, 11, 7, 0x01)</u></td></tr>
<tr><th id="844">844</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_SELECTION_TIMEOUT" data-ref="_M/ISP_NVRAM_SELECTION_TIMEOUT">ISP_NVRAM_SELECTION_TIMEOUT</dfn>(c)		(((c)[12]) | ((c)[13] &lt;&lt; 8))</u></td></tr>
<tr><th id="845">845</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_MAX_QUEUE_DEPTH" data-ref="_M/ISP_NVRAM_MAX_QUEUE_DEPTH">ISP_NVRAM_MAX_QUEUE_DEPTH</dfn>(c)		(((c)[14]) | ((c)[15] &lt;&lt; 8))</u></td></tr>
<tr><th id="846">846</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_SCSI_BUS_SIZE" data-ref="_M/ISP_NVRAM_SCSI_BUS_SIZE">ISP_NVRAM_SCSI_BUS_SIZE</dfn>(c)		ISPBSMX(c, 16, 0, 0x01)</u></td></tr>
<tr><th id="847">847</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_SCSI_BUS_TYPE" data-ref="_M/ISP_NVRAM_SCSI_BUS_TYPE">ISP_NVRAM_SCSI_BUS_TYPE</dfn>(c)		ISPBSMX(c, 16, 1, 0x01)</u></td></tr>
<tr><th id="848">848</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_ADAPTER_CLK_SPEED" data-ref="_M/ISP_NVRAM_ADAPTER_CLK_SPEED">ISP_NVRAM_ADAPTER_CLK_SPEED</dfn>(c)		ISPBSMX(c, 16, 2, 0x01)</u></td></tr>
<tr><th id="849">849</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_SOFT_TERM_SUPPORT" data-ref="_M/ISP_NVRAM_SOFT_TERM_SUPPORT">ISP_NVRAM_SOFT_TERM_SUPPORT</dfn>(c)		ISPBSMX(c, 16, 3, 0x01)</u></td></tr>
<tr><th id="850">850</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_FLASH_ONBOARD" data-ref="_M/ISP_NVRAM_FLASH_ONBOARD">ISP_NVRAM_FLASH_ONBOARD</dfn>(c)		ISPBSMX(c, 16, 4, 0x01)</u></td></tr>
<tr><th id="851">851</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_FAST_MTTR_ENABLE" data-ref="_M/ISP_NVRAM_FAST_MTTR_ENABLE">ISP_NVRAM_FAST_MTTR_ENABLE</dfn>(c)		ISPBSMX(c, 22, 0, 0x01)</u></td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_TARGOFF" data-ref="_M/ISP_NVRAM_TARGOFF">ISP_NVRAM_TARGOFF</dfn>			28</u></td></tr>
<tr><th id="854">854</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_TARGSIZE" data-ref="_M/ISP_NVRAM_TARGSIZE">ISP_NVRAM_TARGSIZE</dfn>			6</u></td></tr>
<tr><th id="855">855</th><td><u>#define	<dfn class="macro" id="_M/_IxT" data-ref="_M/_IxT">_IxT</dfn>(tgt, tidx)			\</u></td></tr>
<tr><th id="856">856</th><td><u>	(ISP_NVRAM_TARGOFF + (ISP_NVRAM_TARGSIZE * (tgt)) + (tidx))</u></td></tr>
<tr><th id="857">857</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_TGT_RENEG" data-ref="_M/ISP_NVRAM_TGT_RENEG">ISP_NVRAM_TGT_RENEG</dfn>(c, t)		ISPBSMX(c, _IxT(t, 0), 0, 0x01)</u></td></tr>
<tr><th id="858">858</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_TGT_QFRZ" data-ref="_M/ISP_NVRAM_TGT_QFRZ">ISP_NVRAM_TGT_QFRZ</dfn>(c, t)		ISPBSMX(c, _IxT(t, 0), 1, 0x01)</u></td></tr>
<tr><th id="859">859</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_TGT_ARQ" data-ref="_M/ISP_NVRAM_TGT_ARQ">ISP_NVRAM_TGT_ARQ</dfn>(c, t)			ISPBSMX(c, _IxT(t, 0), 2, 0x01)</u></td></tr>
<tr><th id="860">860</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_TGT_TQING" data-ref="_M/ISP_NVRAM_TGT_TQING">ISP_NVRAM_TGT_TQING</dfn>(c, t)		ISPBSMX(c, _IxT(t, 0), 3, 0x01)</u></td></tr>
<tr><th id="861">861</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_TGT_SYNC" data-ref="_M/ISP_NVRAM_TGT_SYNC">ISP_NVRAM_TGT_SYNC</dfn>(c, t)		ISPBSMX(c, _IxT(t, 0), 4, 0x01)</u></td></tr>
<tr><th id="862">862</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_TGT_WIDE" data-ref="_M/ISP_NVRAM_TGT_WIDE">ISP_NVRAM_TGT_WIDE</dfn>(c, t)		ISPBSMX(c, _IxT(t, 0), 5, 0x01)</u></td></tr>
<tr><th id="863">863</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_TGT_PARITY" data-ref="_M/ISP_NVRAM_TGT_PARITY">ISP_NVRAM_TGT_PARITY</dfn>(c, t)		ISPBSMX(c, _IxT(t, 0), 6, 0x01)</u></td></tr>
<tr><th id="864">864</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_TGT_DISC" data-ref="_M/ISP_NVRAM_TGT_DISC">ISP_NVRAM_TGT_DISC</dfn>(c, t)		ISPBSMX(c, _IxT(t, 0), 7, 0x01)</u></td></tr>
<tr><th id="865">865</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_TGT_EXEC_THROTTLE" data-ref="_M/ISP_NVRAM_TGT_EXEC_THROTTLE">ISP_NVRAM_TGT_EXEC_THROTTLE</dfn>(c, t)	ISPBSMX(c, _IxT(t, 1), 0, 0xff)</u></td></tr>
<tr><th id="866">866</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_TGT_SYNC_PERIOD" data-ref="_M/ISP_NVRAM_TGT_SYNC_PERIOD">ISP_NVRAM_TGT_SYNC_PERIOD</dfn>(c, t)		ISPBSMX(c, _IxT(t, 2), 0, 0xff)</u></td></tr>
<tr><th id="867">867</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_TGT_SYNC_OFFSET" data-ref="_M/ISP_NVRAM_TGT_SYNC_OFFSET">ISP_NVRAM_TGT_SYNC_OFFSET</dfn>(c, t)		ISPBSMX(c, _IxT(t, 3), 0, 0x0f)</u></td></tr>
<tr><th id="868">868</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_TGT_DEVICE_ENABLE" data-ref="_M/ISP_NVRAM_TGT_DEVICE_ENABLE">ISP_NVRAM_TGT_DEVICE_ENABLE</dfn>(c, t)	ISPBSMX(c, _IxT(t, 3), 4, 0x01)</u></td></tr>
<tr><th id="869">869</th><td><u>#define	<dfn class="macro" id="_M/ISP_NVRAM_TGT_LUN_DISABLE" data-ref="_M/ISP_NVRAM_TGT_LUN_DISABLE">ISP_NVRAM_TGT_LUN_DISABLE</dfn>(c, t)		ISPBSMX(c, _IxT(t, 3), 5, 0x01)</u></td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td><i>/*</i></td></tr>
<tr><th id="872">872</th><td><i> * Qlogic 1080/1240 NVRAM is an array of 256 bytes.</i></td></tr>
<tr><th id="873">873</th><td><i> *</i></td></tr>
<tr><th id="874">874</th><td><i> * Some portion of the front of this is for general host adapter properties</i></td></tr>
<tr><th id="875">875</th><td><i> * This is followed by an array of per-target parameters, and is tailed off</i></td></tr>
<tr><th id="876">876</th><td><i> * with a checksum xor byte at offset 256. For non-byte entities data is</i></td></tr>
<tr><th id="877">877</th><td><i> * stored in Little Endian order.</i></td></tr>
<tr><th id="878">878</th><td><i> */</i></td></tr>
<tr><th id="879">879</th><td></td></tr>
<tr><th id="880">880</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_SIZE" data-ref="_M/ISP1080_NVRAM_SIZE">ISP1080_NVRAM_SIZE</dfn>	256</u></td></tr>
<tr><th id="881">881</th><td></td></tr>
<tr><th id="882">882</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_VERSION" data-ref="_M/ISP1080_NVRAM_VERSION">ISP1080_NVRAM_VERSION</dfn>(c)		ISP_NVRAM_VERSION(c)</u></td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td><i>/* Offset 5 */</i></td></tr>
<tr><th id="885">885</th><td><i>/*</i></td></tr>
<tr><th id="886">886</th><td><i>	uint8_t bios_configuration_mode     :2;</i></td></tr>
<tr><th id="887">887</th><td><i>	uint8_t bios_disable                :1;</i></td></tr>
<tr><th id="888">888</th><td><i>	uint8_t selectable_scsi_boot_enable :1;</i></td></tr>
<tr><th id="889">889</th><td><i>	uint8_t cd_rom_boot_enable          :1;</i></td></tr>
<tr><th id="890">890</th><td><i>	uint8_t disable_loading_risc_code   :1;</i></td></tr>
<tr><th id="891">891</th><td><i>	uint8_t enable_64bit_addressing     :1;</i></td></tr>
<tr><th id="892">892</th><td><i>	uint8_t unused_7                    :1;</i></td></tr>
<tr><th id="893">893</th><td><i> */</i></td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td><i>/* Offsets 6, 7 */</i></td></tr>
<tr><th id="896">896</th><td><i>/*</i></td></tr>
<tr><th id="897">897</th><td><i>        uint8_t boot_lun_number    :5;</i></td></tr>
<tr><th id="898">898</th><td><i>        uint8_t scsi_bus_number    :1;</i></td></tr>
<tr><th id="899">899</th><td><i>        uint8_t unused_6           :1;</i></td></tr>
<tr><th id="900">900</th><td><i>        uint8_t unused_7           :1;</i></td></tr>
<tr><th id="901">901</th><td><i>        uint8_t boot_target_number :4;</i></td></tr>
<tr><th id="902">902</th><td><i>        uint8_t unused_12          :1;</i></td></tr>
<tr><th id="903">903</th><td><i>        uint8_t unused_13          :1;</i></td></tr>
<tr><th id="904">904</th><td><i>        uint8_t unused_14          :1;</i></td></tr>
<tr><th id="905">905</th><td><i>        uint8_t unused_15          :1;</i></td></tr>
<tr><th id="906">906</th><td><i> */</i></td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_HBA_ENABLE" data-ref="_M/ISP1080_NVRAM_HBA_ENABLE">ISP1080_NVRAM_HBA_ENABLE</dfn>(c)			ISPBSMX(c, 16, 3, 0x01)</u></td></tr>
<tr><th id="909">909</th><td></td></tr>
<tr><th id="910">910</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_BURST_ENABLE" data-ref="_M/ISP1080_NVRAM_BURST_ENABLE">ISP1080_NVRAM_BURST_ENABLE</dfn>(c)			ISPBSMX(c, 16, 1, 0x01)</u></td></tr>
<tr><th id="911">911</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_FIFO_THRESHOLD" data-ref="_M/ISP1080_NVRAM_FIFO_THRESHOLD">ISP1080_NVRAM_FIFO_THRESHOLD</dfn>(c)			ISPBSMX(c, 16, 4, 0x0f)</u></td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_AUTO_TERM_SUPPORT" data-ref="_M/ISP1080_NVRAM_AUTO_TERM_SUPPORT">ISP1080_NVRAM_AUTO_TERM_SUPPORT</dfn>(c)		ISPBSMX(c, 17, 7, 0x01)</u></td></tr>
<tr><th id="914">914</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_BUS0_TERM_MODE" data-ref="_M/ISP1080_NVRAM_BUS0_TERM_MODE">ISP1080_NVRAM_BUS0_TERM_MODE</dfn>(c)			ISPBSMX(c, 17, 0, 0x03)</u></td></tr>
<tr><th id="915">915</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_BUS1_TERM_MODE" data-ref="_M/ISP1080_NVRAM_BUS1_TERM_MODE">ISP1080_NVRAM_BUS1_TERM_MODE</dfn>(c)			ISPBSMX(c, 17, 2, 0x03)</u></td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_ISP_PARAMETER" data-ref="_M/ISP1080_ISP_PARAMETER">ISP1080_ISP_PARAMETER</dfn>(c)			\</u></td></tr>
<tr><th id="918">918</th><td><u>	(((c)[18]) | ((c)[19] &lt;&lt; 8))</u></td></tr>
<tr><th id="919">919</th><td></td></tr>
<tr><th id="920">920</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_FAST_POST" data-ref="_M/ISP1080_FAST_POST">ISP1080_FAST_POST</dfn>(c)				ISPBSMX(c, 20, 0, 0x01)</u></td></tr>
<tr><th id="921">921</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_REPORT_LVD_TRANSITION" data-ref="_M/ISP1080_REPORT_LVD_TRANSITION">ISP1080_REPORT_LVD_TRANSITION</dfn>(c)		ISPBSMX(c, 20, 1, 0x01)</u></td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_BUS1_OFF" data-ref="_M/ISP1080_BUS1_OFF">ISP1080_BUS1_OFF</dfn>				112</u></td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_INITIATOR_ID" data-ref="_M/ISP1080_NVRAM_INITIATOR_ID">ISP1080_NVRAM_INITIATOR_ID</dfn>(c, b)		\</u></td></tr>
<tr><th id="926">926</th><td><u>	ISPBSMX(c, ((b == 0)? 0 : ISP1080_BUS1_OFF) + 24, 0, 0x0f)</u></td></tr>
<tr><th id="927">927</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_BUS_RESET_DELAY" data-ref="_M/ISP1080_NVRAM_BUS_RESET_DELAY">ISP1080_NVRAM_BUS_RESET_DELAY</dfn>(c, b)		\</u></td></tr>
<tr><th id="928">928</th><td><u>	(c)[((b == 0)? 0 : ISP1080_BUS1_OFF) + 25]</u></td></tr>
<tr><th id="929">929</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_BUS_RETRY_COUNT" data-ref="_M/ISP1080_NVRAM_BUS_RETRY_COUNT">ISP1080_NVRAM_BUS_RETRY_COUNT</dfn>(c, b)		\</u></td></tr>
<tr><th id="930">930</th><td><u>	(c)[((b == 0)? 0 : ISP1080_BUS1_OFF) + 26]</u></td></tr>
<tr><th id="931">931</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_BUS_RETRY_DELAY" data-ref="_M/ISP1080_NVRAM_BUS_RETRY_DELAY">ISP1080_NVRAM_BUS_RETRY_DELAY</dfn>(c, b)		\</u></td></tr>
<tr><th id="932">932</th><td><u>	(c)[((b == 0)? 0 : ISP1080_BUS1_OFF) + 27]</u></td></tr>
<tr><th id="933">933</th><td></td></tr>
<tr><th id="934">934</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_ASYNC_DATA_SETUP_TIME" data-ref="_M/ISP1080_NVRAM_ASYNC_DATA_SETUP_TIME">ISP1080_NVRAM_ASYNC_DATA_SETUP_TIME</dfn>(c, b)	\</u></td></tr>
<tr><th id="935">935</th><td><u>	ISPBSMX(c, ((b == 0)? 0 : ISP1080_BUS1_OFF) + 28, 0, 0x0f)</u></td></tr>
<tr><th id="936">936</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_REQ_ACK_ACTIVE_NEGATION" data-ref="_M/ISP1080_NVRAM_REQ_ACK_ACTIVE_NEGATION">ISP1080_NVRAM_REQ_ACK_ACTIVE_NEGATION</dfn>(c, b)	\</u></td></tr>
<tr><th id="937">937</th><td><u>	ISPBSMX(c, ((b == 0)? 0 : ISP1080_BUS1_OFF) + 28, 4, 0x01)</u></td></tr>
<tr><th id="938">938</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_DATA_LINE_ACTIVE_NEGATION" data-ref="_M/ISP1080_NVRAM_DATA_LINE_ACTIVE_NEGATION">ISP1080_NVRAM_DATA_LINE_ACTIVE_NEGATION</dfn>(c, b)	\</u></td></tr>
<tr><th id="939">939</th><td><u>	ISPBSMX(c, ((b == 0)? 0 : ISP1080_BUS1_OFF) + 28, 5, 0x01)</u></td></tr>
<tr><th id="940">940</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_SELECTION_TIMEOUT" data-ref="_M/ISP1080_NVRAM_SELECTION_TIMEOUT">ISP1080_NVRAM_SELECTION_TIMEOUT</dfn>(c, b)		\</u></td></tr>
<tr><th id="941">941</th><td><u>	(((c)[((b == 0)? 0 : ISP1080_BUS1_OFF) + 30]) | \</u></td></tr>
<tr><th id="942">942</th><td><u>	((c)[((b == 0)? 0 : ISP1080_BUS1_OFF) + 31] &lt;&lt; 8))</u></td></tr>
<tr><th id="943">943</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_MAX_QUEUE_DEPTH" data-ref="_M/ISP1080_NVRAM_MAX_QUEUE_DEPTH">ISP1080_NVRAM_MAX_QUEUE_DEPTH</dfn>(c, b)		\</u></td></tr>
<tr><th id="944">944</th><td><u>	(((c)[((b == 0)? 0 : ISP1080_BUS1_OFF) + 32]) | \</u></td></tr>
<tr><th id="945">945</th><td><u>	((c)[((b == 0)? 0 : ISP1080_BUS1_OFF) + 33] &lt;&lt; 8))</u></td></tr>
<tr><th id="946">946</th><td></td></tr>
<tr><th id="947">947</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_TARGOFF" data-ref="_M/ISP1080_NVRAM_TARGOFF">ISP1080_NVRAM_TARGOFF</dfn>(b)		\</u></td></tr>
<tr><th id="948">948</th><td><u>	((b == 0)? 40: (40 + ISP1080_BUS1_OFF))</u></td></tr>
<tr><th id="949">949</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_TARGSIZE" data-ref="_M/ISP1080_NVRAM_TARGSIZE">ISP1080_NVRAM_TARGSIZE</dfn>			6</u></td></tr>
<tr><th id="950">950</th><td><u>#define	<dfn class="macro" id="_M/_IxT8" data-ref="_M/_IxT8">_IxT8</dfn>(tgt, tidx, b)			\</u></td></tr>
<tr><th id="951">951</th><td><u>	(ISP1080_NVRAM_TARGOFF((b)) + (ISP1080_NVRAM_TARGSIZE * (tgt)) + (tidx))</u></td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_TGT_RENEG" data-ref="_M/ISP1080_NVRAM_TGT_RENEG">ISP1080_NVRAM_TGT_RENEG</dfn>(c, t, b)		\</u></td></tr>
<tr><th id="954">954</th><td><u>	ISPBSMX(c, _IxT8(t, 0, (b)), 0, 0x01)</u></td></tr>
<tr><th id="955">955</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_TGT_QFRZ" data-ref="_M/ISP1080_NVRAM_TGT_QFRZ">ISP1080_NVRAM_TGT_QFRZ</dfn>(c, t, b)			\</u></td></tr>
<tr><th id="956">956</th><td><u>	ISPBSMX(c, _IxT8(t, 0, (b)), 1, 0x01)</u></td></tr>
<tr><th id="957">957</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_TGT_ARQ" data-ref="_M/ISP1080_NVRAM_TGT_ARQ">ISP1080_NVRAM_TGT_ARQ</dfn>(c, t, b)			\</u></td></tr>
<tr><th id="958">958</th><td><u>	ISPBSMX(c, _IxT8(t, 0, (b)), 2, 0x01)</u></td></tr>
<tr><th id="959">959</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_TGT_TQING" data-ref="_M/ISP1080_NVRAM_TGT_TQING">ISP1080_NVRAM_TGT_TQING</dfn>(c, t, b)		\</u></td></tr>
<tr><th id="960">960</th><td><u>	ISPBSMX(c, _IxT8(t, 0, (b)), 3, 0x01)</u></td></tr>
<tr><th id="961">961</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_TGT_SYNC" data-ref="_M/ISP1080_NVRAM_TGT_SYNC">ISP1080_NVRAM_TGT_SYNC</dfn>(c, t, b)			\</u></td></tr>
<tr><th id="962">962</th><td><u>	ISPBSMX(c, _IxT8(t, 0, (b)), 4, 0x01)</u></td></tr>
<tr><th id="963">963</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_TGT_WIDE" data-ref="_M/ISP1080_NVRAM_TGT_WIDE">ISP1080_NVRAM_TGT_WIDE</dfn>(c, t, b)			\</u></td></tr>
<tr><th id="964">964</th><td><u>	ISPBSMX(c, _IxT8(t, 0, (b)), 5, 0x01)</u></td></tr>
<tr><th id="965">965</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_TGT_PARITY" data-ref="_M/ISP1080_NVRAM_TGT_PARITY">ISP1080_NVRAM_TGT_PARITY</dfn>(c, t, b)		\</u></td></tr>
<tr><th id="966">966</th><td><u>	ISPBSMX(c, _IxT8(t, 0, (b)), 6, 0x01)</u></td></tr>
<tr><th id="967">967</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_TGT_DISC" data-ref="_M/ISP1080_NVRAM_TGT_DISC">ISP1080_NVRAM_TGT_DISC</dfn>(c, t, b)			\</u></td></tr>
<tr><th id="968">968</th><td><u>	ISPBSMX(c, _IxT8(t, 0, (b)), 7, 0x01)</u></td></tr>
<tr><th id="969">969</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_TGT_EXEC_THROTTLE" data-ref="_M/ISP1080_NVRAM_TGT_EXEC_THROTTLE">ISP1080_NVRAM_TGT_EXEC_THROTTLE</dfn>(c, t, b)	\</u></td></tr>
<tr><th id="970">970</th><td><u>	ISPBSMX(c, _IxT8(t, 1, (b)), 0, 0xff)</u></td></tr>
<tr><th id="971">971</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_TGT_SYNC_PERIOD" data-ref="_M/ISP1080_NVRAM_TGT_SYNC_PERIOD">ISP1080_NVRAM_TGT_SYNC_PERIOD</dfn>(c, t, b)		\</u></td></tr>
<tr><th id="972">972</th><td><u>	ISPBSMX(c, _IxT8(t, 2, (b)), 0, 0xff)</u></td></tr>
<tr><th id="973">973</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_TGT_SYNC_OFFSET" data-ref="_M/ISP1080_NVRAM_TGT_SYNC_OFFSET">ISP1080_NVRAM_TGT_SYNC_OFFSET</dfn>(c, t, b)		\</u></td></tr>
<tr><th id="974">974</th><td><u>	ISPBSMX(c, _IxT8(t, 3, (b)), 0, 0x0f)</u></td></tr>
<tr><th id="975">975</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_TGT_DEVICE_ENABLE" data-ref="_M/ISP1080_NVRAM_TGT_DEVICE_ENABLE">ISP1080_NVRAM_TGT_DEVICE_ENABLE</dfn>(c, t, b)	\</u></td></tr>
<tr><th id="976">976</th><td><u>	ISPBSMX(c, _IxT8(t, 3, (b)), 4, 0x01)</u></td></tr>
<tr><th id="977">977</th><td><u>#define	<dfn class="macro" id="_M/ISP1080_NVRAM_TGT_LUN_DISABLE" data-ref="_M/ISP1080_NVRAM_TGT_LUN_DISABLE">ISP1080_NVRAM_TGT_LUN_DISABLE</dfn>(c, t, b)		\</u></td></tr>
<tr><th id="978">978</th><td><u>	ISPBSMX(c, _IxT8(t, 3, (b)), 5, 0x01)</u></td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_HBA_ENABLE" data-ref="_M/ISP12160_NVRAM_HBA_ENABLE">ISP12160_NVRAM_HBA_ENABLE</dfn>	ISP1080_NVRAM_HBA_ENABLE</u></td></tr>
<tr><th id="981">981</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_BURST_ENABLE" data-ref="_M/ISP12160_NVRAM_BURST_ENABLE">ISP12160_NVRAM_BURST_ENABLE</dfn>	ISP1080_NVRAM_BURST_ENABLE</u></td></tr>
<tr><th id="982">982</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_FIFO_THRESHOLD" data-ref="_M/ISP12160_NVRAM_FIFO_THRESHOLD">ISP12160_NVRAM_FIFO_THRESHOLD</dfn>	ISP1080_NVRAM_FIFO_THRESHOLD</u></td></tr>
<tr><th id="983">983</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_AUTO_TERM_SUPPORT" data-ref="_M/ISP12160_NVRAM_AUTO_TERM_SUPPORT">ISP12160_NVRAM_AUTO_TERM_SUPPORT</dfn>	ISP1080_NVRAM_AUTO_TERM_SUPPORT</u></td></tr>
<tr><th id="984">984</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_BUS0_TERM_MODE" data-ref="_M/ISP12160_NVRAM_BUS0_TERM_MODE">ISP12160_NVRAM_BUS0_TERM_MODE</dfn>	ISP1080_NVRAM_BUS0_TERM_MODE</u></td></tr>
<tr><th id="985">985</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_BUS1_TERM_MODE" data-ref="_M/ISP12160_NVRAM_BUS1_TERM_MODE">ISP12160_NVRAM_BUS1_TERM_MODE</dfn>	ISP1080_NVRAM_BUS1_TERM_MODE</u></td></tr>
<tr><th id="986">986</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_ISP_PARAMETER" data-ref="_M/ISP12160_ISP_PARAMETER">ISP12160_ISP_PARAMETER</dfn>		ISP12160_ISP_PARAMETER</u></td></tr>
<tr><th id="987">987</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_FAST_POST" data-ref="_M/ISP12160_FAST_POST">ISP12160_FAST_POST</dfn>		ISP1080_FAST_POST</u></td></tr>
<tr><th id="988">988</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_REPORT_LVD_TRANSITION" data-ref="_M/ISP12160_REPORT_LVD_TRANSITION">ISP12160_REPORT_LVD_TRANSITION</dfn>	ISP1080_REPORT_LVD_TRANSTION</u></td></tr>
<tr><th id="989">989</th><td></td></tr>
<tr><th id="990">990</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_INITIATOR_ID" data-ref="_M/ISP12160_NVRAM_INITIATOR_ID">ISP12160_NVRAM_INITIATOR_ID</dfn>			\</u></td></tr>
<tr><th id="991">991</th><td><u>	ISP1080_NVRAM_INITIATOR_ID</u></td></tr>
<tr><th id="992">992</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_BUS_RESET_DELAY" data-ref="_M/ISP12160_NVRAM_BUS_RESET_DELAY">ISP12160_NVRAM_BUS_RESET_DELAY</dfn>			\</u></td></tr>
<tr><th id="993">993</th><td><u>	ISP1080_NVRAM_BUS_RESET_DELAY</u></td></tr>
<tr><th id="994">994</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_BUS_RETRY_COUNT" data-ref="_M/ISP12160_NVRAM_BUS_RETRY_COUNT">ISP12160_NVRAM_BUS_RETRY_COUNT</dfn>			\</u></td></tr>
<tr><th id="995">995</th><td><u>	ISP1080_NVRAM_BUS_RETRY_COUNT</u></td></tr>
<tr><th id="996">996</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_BUS_RETRY_DELAY" data-ref="_M/ISP12160_NVRAM_BUS_RETRY_DELAY">ISP12160_NVRAM_BUS_RETRY_DELAY</dfn>			\</u></td></tr>
<tr><th id="997">997</th><td><u>	ISP1080_NVRAM_BUS_RETRY_DELAY</u></td></tr>
<tr><th id="998">998</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_ASYNC_DATA_SETUP_TIME" data-ref="_M/ISP12160_NVRAM_ASYNC_DATA_SETUP_TIME">ISP12160_NVRAM_ASYNC_DATA_SETUP_TIME</dfn>		\</u></td></tr>
<tr><th id="999">999</th><td><u>	ISP1080_NVRAM_ASYNC_DATA_SETUP_TIME</u></td></tr>
<tr><th id="1000">1000</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_REQ_ACK_ACTIVE_NEGATION" data-ref="_M/ISP12160_NVRAM_REQ_ACK_ACTIVE_NEGATION">ISP12160_NVRAM_REQ_ACK_ACTIVE_NEGATION</dfn>		\</u></td></tr>
<tr><th id="1001">1001</th><td><u>	ISP1080_NVRAM_REQ_ACK_ACTIVE_NEGATION</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_DATA_LINE_ACTIVE_NEGATION" data-ref="_M/ISP12160_NVRAM_DATA_LINE_ACTIVE_NEGATION">ISP12160_NVRAM_DATA_LINE_ACTIVE_NEGATION</dfn>	\</u></td></tr>
<tr><th id="1003">1003</th><td><u>	ISP1080_NVRAM_DATA_LINE_ACTIVE_NEGATION</u></td></tr>
<tr><th id="1004">1004</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_SELECTION_TIMEOUT" data-ref="_M/ISP12160_NVRAM_SELECTION_TIMEOUT">ISP12160_NVRAM_SELECTION_TIMEOUT</dfn>		\</u></td></tr>
<tr><th id="1005">1005</th><td><u>	ISP1080_NVRAM_SELECTION_TIMEOUT</u></td></tr>
<tr><th id="1006">1006</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_MAX_QUEUE_DEPTH" data-ref="_M/ISP12160_NVRAM_MAX_QUEUE_DEPTH">ISP12160_NVRAM_MAX_QUEUE_DEPTH</dfn>			\</u></td></tr>
<tr><th id="1007">1007</th><td><u>	ISP1080_NVRAM_MAX_QUEUE_DEPTH</u></td></tr>
<tr><th id="1008">1008</th><td></td></tr>
<tr><th id="1009">1009</th><td></td></tr>
<tr><th id="1010">1010</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_BUS0_OFF" data-ref="_M/ISP12160_BUS0_OFF">ISP12160_BUS0_OFF</dfn>	24</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_BUS1_OFF" data-ref="_M/ISP12160_BUS1_OFF">ISP12160_BUS1_OFF</dfn>	136</u></td></tr>
<tr><th id="1012">1012</th><td></td></tr>
<tr><th id="1013">1013</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_TARGOFF" data-ref="_M/ISP12160_NVRAM_TARGOFF">ISP12160_NVRAM_TARGOFF</dfn>(b)		\</u></td></tr>
<tr><th id="1014">1014</th><td><u>	(((b == 0)? ISP12160_BUS0_OFF : ISP12160_BUS1_OFF) + 16)</u></td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_TARGSIZE" data-ref="_M/ISP12160_NVRAM_TARGSIZE">ISP12160_NVRAM_TARGSIZE</dfn>			6</u></td></tr>
<tr><th id="1017">1017</th><td><u>#define	<dfn class="macro" id="_M/_IxT16" data-ref="_M/_IxT16">_IxT16</dfn>(tgt, tidx, b)			\</u></td></tr>
<tr><th id="1018">1018</th><td><u>	(ISP12160_NVRAM_TARGOFF((b))+(ISP12160_NVRAM_TARGSIZE * (tgt))+(tidx))</u></td></tr>
<tr><th id="1019">1019</th><td></td></tr>
<tr><th id="1020">1020</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_TGT_RENEG" data-ref="_M/ISP12160_NVRAM_TGT_RENEG">ISP12160_NVRAM_TGT_RENEG</dfn>(c, t, b)		\</u></td></tr>
<tr><th id="1021">1021</th><td><u>	ISPBSMX(c, _IxT16(t, 0, (b)), 0, 0x01)</u></td></tr>
<tr><th id="1022">1022</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_TGT_QFRZ" data-ref="_M/ISP12160_NVRAM_TGT_QFRZ">ISP12160_NVRAM_TGT_QFRZ</dfn>(c, t, b)		\</u></td></tr>
<tr><th id="1023">1023</th><td><u>	ISPBSMX(c, _IxT16(t, 0, (b)), 1, 0x01)</u></td></tr>
<tr><th id="1024">1024</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_TGT_ARQ" data-ref="_M/ISP12160_NVRAM_TGT_ARQ">ISP12160_NVRAM_TGT_ARQ</dfn>(c, t, b)			\</u></td></tr>
<tr><th id="1025">1025</th><td><u>	ISPBSMX(c, _IxT16(t, 0, (b)), 2, 0x01)</u></td></tr>
<tr><th id="1026">1026</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_TGT_TQING" data-ref="_M/ISP12160_NVRAM_TGT_TQING">ISP12160_NVRAM_TGT_TQING</dfn>(c, t, b)		\</u></td></tr>
<tr><th id="1027">1027</th><td><u>	ISPBSMX(c, _IxT16(t, 0, (b)), 3, 0x01)</u></td></tr>
<tr><th id="1028">1028</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_TGT_SYNC" data-ref="_M/ISP12160_NVRAM_TGT_SYNC">ISP12160_NVRAM_TGT_SYNC</dfn>(c, t, b)		\</u></td></tr>
<tr><th id="1029">1029</th><td><u>	ISPBSMX(c, _IxT16(t, 0, (b)), 4, 0x01)</u></td></tr>
<tr><th id="1030">1030</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_TGT_WIDE" data-ref="_M/ISP12160_NVRAM_TGT_WIDE">ISP12160_NVRAM_TGT_WIDE</dfn>(c, t, b)		\</u></td></tr>
<tr><th id="1031">1031</th><td><u>	ISPBSMX(c, _IxT16(t, 0, (b)), 5, 0x01)</u></td></tr>
<tr><th id="1032">1032</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_TGT_PARITY" data-ref="_M/ISP12160_NVRAM_TGT_PARITY">ISP12160_NVRAM_TGT_PARITY</dfn>(c, t, b)		\</u></td></tr>
<tr><th id="1033">1033</th><td><u>	ISPBSMX(c, _IxT16(t, 0, (b)), 6, 0x01)</u></td></tr>
<tr><th id="1034">1034</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_TGT_DISC" data-ref="_M/ISP12160_NVRAM_TGT_DISC">ISP12160_NVRAM_TGT_DISC</dfn>(c, t, b)		\</u></td></tr>
<tr><th id="1035">1035</th><td><u>	ISPBSMX(c, _IxT16(t, 0, (b)), 7, 0x01)</u></td></tr>
<tr><th id="1036">1036</th><td></td></tr>
<tr><th id="1037">1037</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_TGT_EXEC_THROTTLE" data-ref="_M/ISP12160_NVRAM_TGT_EXEC_THROTTLE">ISP12160_NVRAM_TGT_EXEC_THROTTLE</dfn>(c, t, b)	\</u></td></tr>
<tr><th id="1038">1038</th><td><u>	ISPBSMX(c, _IxT16(t, 1, (b)), 0, 0xff)</u></td></tr>
<tr><th id="1039">1039</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_TGT_SYNC_PERIOD" data-ref="_M/ISP12160_NVRAM_TGT_SYNC_PERIOD">ISP12160_NVRAM_TGT_SYNC_PERIOD</dfn>(c, t, b)		\</u></td></tr>
<tr><th id="1040">1040</th><td><u>	ISPBSMX(c, _IxT16(t, 2, (b)), 0, 0xff)</u></td></tr>
<tr><th id="1041">1041</th><td></td></tr>
<tr><th id="1042">1042</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_TGT_SYNC_OFFSET" data-ref="_M/ISP12160_NVRAM_TGT_SYNC_OFFSET">ISP12160_NVRAM_TGT_SYNC_OFFSET</dfn>(c, t, b)		\</u></td></tr>
<tr><th id="1043">1043</th><td><u>	ISPBSMX(c, _IxT16(t, 3, (b)), 0, 0x1f)</u></td></tr>
<tr><th id="1044">1044</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_TGT_DEVICE_ENABLE" data-ref="_M/ISP12160_NVRAM_TGT_DEVICE_ENABLE">ISP12160_NVRAM_TGT_DEVICE_ENABLE</dfn>(c, t, b)	\</u></td></tr>
<tr><th id="1045">1045</th><td><u>	ISPBSMX(c, _IxT16(t, 3, (b)), 5, 0x01)</u></td></tr>
<tr><th id="1046">1046</th><td></td></tr>
<tr><th id="1047">1047</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_PPR_OPTIONS" data-ref="_M/ISP12160_NVRAM_PPR_OPTIONS">ISP12160_NVRAM_PPR_OPTIONS</dfn>(c, t, b)		\</u></td></tr>
<tr><th id="1048">1048</th><td><u>	ISPBSMX(c, _IxT16(t, 4, (b)), 0, 0x0f)</u></td></tr>
<tr><th id="1049">1049</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_PPR_WIDTH" data-ref="_M/ISP12160_NVRAM_PPR_WIDTH">ISP12160_NVRAM_PPR_WIDTH</dfn>(c, t, b)		\</u></td></tr>
<tr><th id="1050">1050</th><td><u>	ISPBSMX(c, _IxT16(t, 4, (b)), 4, 0x03)</u></td></tr>
<tr><th id="1051">1051</th><td><u>#define	<dfn class="macro" id="_M/ISP12160_NVRAM_PPR_ENABLE" data-ref="_M/ISP12160_NVRAM_PPR_ENABLE">ISP12160_NVRAM_PPR_ENABLE</dfn>(c, t, b)		\</u></td></tr>
<tr><th id="1052">1052</th><td><u>	ISPBSMX(c, _IxT16(t, 4, (b)), 7, 0x01)</u></td></tr>
<tr><th id="1053">1053</th><td></td></tr>
<tr><th id="1054">1054</th><td><i>/*</i></td></tr>
<tr><th id="1055">1055</th><td><i> * Qlogic 2100 thru 2300 NVRAM is an array of 256 bytes.</i></td></tr>
<tr><th id="1056">1056</th><td><i> *</i></td></tr>
<tr><th id="1057">1057</th><td><i> * Some portion of the front of this is for general RISC engine parameters,</i></td></tr>
<tr><th id="1058">1058</th><td><i> * mostly reflecting the state of the last INITIALIZE FIRMWARE mailbox command.</i></td></tr>
<tr><th id="1059">1059</th><td><i> *</i></td></tr>
<tr><th id="1060">1060</th><td><i> * This is followed by some general host adapter parameters, and ends with</i></td></tr>
<tr><th id="1061">1061</th><td><i> * a checksum xor byte at offset 255. For non-byte entities data is stored</i></td></tr>
<tr><th id="1062">1062</th><td><i> * in Little Endian order.</i></td></tr>
<tr><th id="1063">1063</th><td><i> */</i></td></tr>
<tr><th id="1064">1064</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_NVRAM_SIZE" data-ref="_M/ISP2100_NVRAM_SIZE">ISP2100_NVRAM_SIZE</dfn>	256</u></td></tr>
<tr><th id="1065">1065</th><td><i>/* ISP_NVRAM_VERSION is in same overall place */</i></td></tr>
<tr><th id="1066">1066</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_NVRAM_RISCVER" data-ref="_M/ISP2100_NVRAM_RISCVER">ISP2100_NVRAM_RISCVER</dfn>(c)		(c)[6]</u></td></tr>
<tr><th id="1067">1067</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_NVRAM_OPTIONS" data-ref="_M/ISP2100_NVRAM_OPTIONS">ISP2100_NVRAM_OPTIONS</dfn>(c)		((c)[8] | ((c)[9] &lt;&lt; 8))</u></td></tr>
<tr><th id="1068">1068</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_NVRAM_MAXFRAMELENGTH" data-ref="_M/ISP2100_NVRAM_MAXFRAMELENGTH">ISP2100_NVRAM_MAXFRAMELENGTH</dfn>(c)		(((c)[10]) | ((c)[11] &lt;&lt; 8))</u></td></tr>
<tr><th id="1069">1069</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_NVRAM_MAXIOCBALLOCATION" data-ref="_M/ISP2100_NVRAM_MAXIOCBALLOCATION">ISP2100_NVRAM_MAXIOCBALLOCATION</dfn>(c)	(((c)[12]) | ((c)[13] &lt;&lt; 8))</u></td></tr>
<tr><th id="1070">1070</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_NVRAM_EXECUTION_THROTTLE" data-ref="_M/ISP2100_NVRAM_EXECUTION_THROTTLE">ISP2100_NVRAM_EXECUTION_THROTTLE</dfn>(c)	(((c)[14]) | ((c)[15] &lt;&lt; 8))</u></td></tr>
<tr><th id="1071">1071</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_NVRAM_RETRY_COUNT" data-ref="_M/ISP2100_NVRAM_RETRY_COUNT">ISP2100_NVRAM_RETRY_COUNT</dfn>(c)		(c)[16]</u></td></tr>
<tr><th id="1072">1072</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_NVRAM_RETRY_DELAY" data-ref="_M/ISP2100_NVRAM_RETRY_DELAY">ISP2100_NVRAM_RETRY_DELAY</dfn>(c)		(c)[17]</u></td></tr>
<tr><th id="1073">1073</th><td></td></tr>
<tr><th id="1074">1074</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_NVRAM_PORT_NAME" data-ref="_M/ISP2100_NVRAM_PORT_NAME">ISP2100_NVRAM_PORT_NAME</dfn>(c)	(\</u></td></tr>
<tr><th id="1075">1075</th><td><u>		(((uint64_t)(c)[18]) &lt;&lt; 56) | \</u></td></tr>
<tr><th id="1076">1076</th><td><u>		(((uint64_t)(c)[19]) &lt;&lt; 48) | \</u></td></tr>
<tr><th id="1077">1077</th><td><u>		(((uint64_t)(c)[20]) &lt;&lt; 40) | \</u></td></tr>
<tr><th id="1078">1078</th><td><u>		(((uint64_t)(c)[21]) &lt;&lt; 32) | \</u></td></tr>
<tr><th id="1079">1079</th><td><u>		(((uint64_t)(c)[22]) &lt;&lt; 24) | \</u></td></tr>
<tr><th id="1080">1080</th><td><u>		(((uint64_t)(c)[23]) &lt;&lt; 16) | \</u></td></tr>
<tr><th id="1081">1081</th><td><u>		(((uint64_t)(c)[24]) &lt;&lt;  8) | \</u></td></tr>
<tr><th id="1082">1082</th><td><u>		(((uint64_t)(c)[25]) &lt;&lt;  0))</u></td></tr>
<tr><th id="1083">1083</th><td></td></tr>
<tr><th id="1084">1084</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_NVRAM_HARDLOOPID" data-ref="_M/ISP2100_NVRAM_HARDLOOPID">ISP2100_NVRAM_HARDLOOPID</dfn>(c)		((c)[26] | ((c)[27] &lt;&lt; 8))</u></td></tr>
<tr><th id="1085">1085</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_NVRAM_TOV" data-ref="_M/ISP2100_NVRAM_TOV">ISP2100_NVRAM_TOV</dfn>(c)			((c)[29])</u></td></tr>
<tr><th id="1086">1086</th><td></td></tr>
<tr><th id="1087">1087</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_NVRAM_NODE_NAME" data-ref="_M/ISP2100_NVRAM_NODE_NAME">ISP2100_NVRAM_NODE_NAME</dfn>(c)	(\</u></td></tr>
<tr><th id="1088">1088</th><td><u>		(((uint64_t)(c)[30]) &lt;&lt; 56) | \</u></td></tr>
<tr><th id="1089">1089</th><td><u>		(((uint64_t)(c)[31]) &lt;&lt; 48) | \</u></td></tr>
<tr><th id="1090">1090</th><td><u>		(((uint64_t)(c)[32]) &lt;&lt; 40) | \</u></td></tr>
<tr><th id="1091">1091</th><td><u>		(((uint64_t)(c)[33]) &lt;&lt; 32) | \</u></td></tr>
<tr><th id="1092">1092</th><td><u>		(((uint64_t)(c)[34]) &lt;&lt; 24) | \</u></td></tr>
<tr><th id="1093">1093</th><td><u>		(((uint64_t)(c)[35]) &lt;&lt; 16) | \</u></td></tr>
<tr><th id="1094">1094</th><td><u>		(((uint64_t)(c)[36]) &lt;&lt;  8) | \</u></td></tr>
<tr><th id="1095">1095</th><td><u>		(((uint64_t)(c)[37]) &lt;&lt;  0))</u></td></tr>
<tr><th id="1096">1096</th><td></td></tr>
<tr><th id="1097">1097</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_XFW_OPTIONS" data-ref="_M/ISP2100_XFW_OPTIONS">ISP2100_XFW_OPTIONS</dfn>(c)			((c)[38] | ((c)[39] &lt;&lt; 8))</u></td></tr>
<tr><th id="1098">1098</th><td></td></tr>
<tr><th id="1099">1099</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_RACC_TIMER" data-ref="_M/ISP2100_RACC_TIMER">ISP2100_RACC_TIMER</dfn>(c)			(c)[40]</u></td></tr>
<tr><th id="1100">1100</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_IDELAY_TIMER" data-ref="_M/ISP2100_IDELAY_TIMER">ISP2100_IDELAY_TIMER</dfn>(c)			(c)[41]</u></td></tr>
<tr><th id="1101">1101</th><td></td></tr>
<tr><th id="1102">1102</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_ZFW_OPTIONS" data-ref="_M/ISP2100_ZFW_OPTIONS">ISP2100_ZFW_OPTIONS</dfn>(c)			((c)[42] | ((c)[43] &lt;&lt; 8))</u></td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_SERIAL_LINK" data-ref="_M/ISP2100_SERIAL_LINK">ISP2100_SERIAL_LINK</dfn>(c)			((c)[68] | ((c)[69] &lt;&lt; 8))</u></td></tr>
<tr><th id="1105">1105</th><td></td></tr>
<tr><th id="1106">1106</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_NVRAM_HBA_OPTIONS" data-ref="_M/ISP2100_NVRAM_HBA_OPTIONS">ISP2100_NVRAM_HBA_OPTIONS</dfn>(c)		((c)[70] | ((c)[71] &lt;&lt; 8))</u></td></tr>
<tr><th id="1107">1107</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_NVRAM_HBA_DISABLE" data-ref="_M/ISP2100_NVRAM_HBA_DISABLE">ISP2100_NVRAM_HBA_DISABLE</dfn>(c)		ISPBSMX(c, 70, 0, 0x01)</u></td></tr>
<tr><th id="1108">1108</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_NVRAM_BIOS_DISABLE" data-ref="_M/ISP2100_NVRAM_BIOS_DISABLE">ISP2100_NVRAM_BIOS_DISABLE</dfn>(c)		ISPBSMX(c, 70, 1, 0x01)</u></td></tr>
<tr><th id="1109">1109</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_NVRAM_LUN_DISABLE" data-ref="_M/ISP2100_NVRAM_LUN_DISABLE">ISP2100_NVRAM_LUN_DISABLE</dfn>(c)		ISPBSMX(c, 70, 2, 0x01)</u></td></tr>
<tr><th id="1110">1110</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_NVRAM_ENABLE_SELECT_BOOT" data-ref="_M/ISP2100_NVRAM_ENABLE_SELECT_BOOT">ISP2100_NVRAM_ENABLE_SELECT_BOOT</dfn>(c)	ISPBSMX(c, 70, 3, 0x01)</u></td></tr>
<tr><th id="1111">1111</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_NVRAM_DISABLE_CODELOAD" data-ref="_M/ISP2100_NVRAM_DISABLE_CODELOAD">ISP2100_NVRAM_DISABLE_CODELOAD</dfn>(c)	ISPBSMX(c, 70, 4, 0x01)</u></td></tr>
<tr><th id="1112">1112</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_NVRAM_SET_CACHELINESZ" data-ref="_M/ISP2100_NVRAM_SET_CACHELINESZ">ISP2100_NVRAM_SET_CACHELINESZ</dfn>(c)	ISPBSMX(c, 70, 5, 0x01)</u></td></tr>
<tr><th id="1113">1113</th><td></td></tr>
<tr><th id="1114">1114</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_NVRAM_BOOT_NODE_NAME" data-ref="_M/ISP2100_NVRAM_BOOT_NODE_NAME">ISP2100_NVRAM_BOOT_NODE_NAME</dfn>(c)	(\</u></td></tr>
<tr><th id="1115">1115</th><td><u>		(((uint64_t)(c)[72]) &lt;&lt; 56) | \</u></td></tr>
<tr><th id="1116">1116</th><td><u>		(((uint64_t)(c)[73]) &lt;&lt; 48) | \</u></td></tr>
<tr><th id="1117">1117</th><td><u>		(((uint64_t)(c)[74]) &lt;&lt; 40) | \</u></td></tr>
<tr><th id="1118">1118</th><td><u>		(((uint64_t)(c)[75]) &lt;&lt; 32) | \</u></td></tr>
<tr><th id="1119">1119</th><td><u>		(((uint64_t)(c)[76]) &lt;&lt; 24) | \</u></td></tr>
<tr><th id="1120">1120</th><td><u>		(((uint64_t)(c)[77]) &lt;&lt; 16) | \</u></td></tr>
<tr><th id="1121">1121</th><td><u>		(((uint64_t)(c)[78]) &lt;&lt;  8) | \</u></td></tr>
<tr><th id="1122">1122</th><td><u>		(((uint64_t)(c)[79]) &lt;&lt;  0))</u></td></tr>
<tr><th id="1123">1123</th><td></td></tr>
<tr><th id="1124">1124</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_NVRAM_BOOT_LUN" data-ref="_M/ISP2100_NVRAM_BOOT_LUN">ISP2100_NVRAM_BOOT_LUN</dfn>(c)		(c)[80]</u></td></tr>
<tr><th id="1125">1125</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_RESET_DELAY" data-ref="_M/ISP2100_RESET_DELAY">ISP2100_RESET_DELAY</dfn>(c)			(c)[81]</u></td></tr>
<tr><th id="1126">1126</th><td></td></tr>
<tr><th id="1127">1127</th><td><u>#define	<dfn class="macro" id="_M/ISP2100_HBA_FEATURES" data-ref="_M/ISP2100_HBA_FEATURES">ISP2100_HBA_FEATURES</dfn>(c)			((c)[232] | ((c)[233] &lt;&lt; 8))</u></td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td><i>/*</i></td></tr>
<tr><th id="1130">1130</th><td><i> * Qlogic 2400 NVRAM is an array of 512 bytes with a 32 bit checksum.</i></td></tr>
<tr><th id="1131">1131</th><td><i> */</i></td></tr>
<tr><th id="1132">1132</th><td><u>#define	<dfn class="macro" id="_M/ISP2400_NVRAM_PORT0_ADDR" data-ref="_M/ISP2400_NVRAM_PORT0_ADDR">ISP2400_NVRAM_PORT0_ADDR</dfn>	0x80</u></td></tr>
<tr><th id="1133">1133</th><td><u>#define	<dfn class="macro" id="_M/ISP2400_NVRAM_PORT1_ADDR" data-ref="_M/ISP2400_NVRAM_PORT1_ADDR">ISP2400_NVRAM_PORT1_ADDR</dfn>	0x180</u></td></tr>
<tr><th id="1134">1134</th><td><u>#define	<dfn class="macro" id="_M/ISP2400_NVRAM_SIZE" data-ref="_M/ISP2400_NVRAM_SIZE">ISP2400_NVRAM_SIZE</dfn>		512</u></td></tr>
<tr><th id="1135">1135</th><td></td></tr>
<tr><th id="1136">1136</th><td><u>#define	<dfn class="macro" id="_M/ISP2400_NVRAM_VERSION" data-ref="_M/ISP2400_NVRAM_VERSION">ISP2400_NVRAM_VERSION</dfn>(c)		((c)[4] | ((c)[5] &lt;&lt; 8))</u></td></tr>
<tr><th id="1137">1137</th><td><u>#define	<dfn class="macro" id="_M/ISP2400_NVRAM_MAXFRAMELENGTH" data-ref="_M/ISP2400_NVRAM_MAXFRAMELENGTH">ISP2400_NVRAM_MAXFRAMELENGTH</dfn>(c)		(((c)[12]) | ((c)[13] &lt;&lt; 8))</u></td></tr>
<tr><th id="1138">1138</th><td><u>#define	<dfn class="macro" id="_M/ISP2400_NVRAM_EXECUTION_THROTTLE" data-ref="_M/ISP2400_NVRAM_EXECUTION_THROTTLE">ISP2400_NVRAM_EXECUTION_THROTTLE</dfn>(c)	(((c)[14]) | ((c)[15] &lt;&lt; 8))</u></td></tr>
<tr><th id="1139">1139</th><td><u>#define	<dfn class="macro" id="_M/ISP2400_NVRAM_EXCHANGE_COUNT" data-ref="_M/ISP2400_NVRAM_EXCHANGE_COUNT">ISP2400_NVRAM_EXCHANGE_COUNT</dfn>(c)		(((c)[16]) | ((c)[17] &lt;&lt; 8))</u></td></tr>
<tr><th id="1140">1140</th><td><u>#define	<dfn class="macro" id="_M/ISP2400_NVRAM_HARDLOOPID" data-ref="_M/ISP2400_NVRAM_HARDLOOPID">ISP2400_NVRAM_HARDLOOPID</dfn>(c)		((c)[18] | ((c)[19] &lt;&lt; 8))</u></td></tr>
<tr><th id="1141">1141</th><td></td></tr>
<tr><th id="1142">1142</th><td><u>#define	<dfn class="macro" id="_M/ISP2400_NVRAM_PORT_NAME" data-ref="_M/ISP2400_NVRAM_PORT_NAME">ISP2400_NVRAM_PORT_NAME</dfn>(c)	(\</u></td></tr>
<tr><th id="1143">1143</th><td><u>		(((uint64_t)(c)[20]) &lt;&lt; 56) | \</u></td></tr>
<tr><th id="1144">1144</th><td><u>		(((uint64_t)(c)[21]) &lt;&lt; 48) | \</u></td></tr>
<tr><th id="1145">1145</th><td><u>		(((uint64_t)(c)[22]) &lt;&lt; 40) | \</u></td></tr>
<tr><th id="1146">1146</th><td><u>		(((uint64_t)(c)[23]) &lt;&lt; 32) | \</u></td></tr>
<tr><th id="1147">1147</th><td><u>		(((uint64_t)(c)[24]) &lt;&lt; 24) | \</u></td></tr>
<tr><th id="1148">1148</th><td><u>		(((uint64_t)(c)[25]) &lt;&lt; 16) | \</u></td></tr>
<tr><th id="1149">1149</th><td><u>		(((uint64_t)(c)[26]) &lt;&lt;  8) | \</u></td></tr>
<tr><th id="1150">1150</th><td><u>		(((uint64_t)(c)[27]) &lt;&lt;  0))</u></td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td><u>#define	<dfn class="macro" id="_M/ISP2400_NVRAM_NODE_NAME" data-ref="_M/ISP2400_NVRAM_NODE_NAME">ISP2400_NVRAM_NODE_NAME</dfn>(c)	(\</u></td></tr>
<tr><th id="1153">1153</th><td><u>		(((uint64_t)(c)[28]) &lt;&lt; 56) | \</u></td></tr>
<tr><th id="1154">1154</th><td><u>		(((uint64_t)(c)[29]) &lt;&lt; 48) | \</u></td></tr>
<tr><th id="1155">1155</th><td><u>		(((uint64_t)(c)[30]) &lt;&lt; 40) | \</u></td></tr>
<tr><th id="1156">1156</th><td><u>		(((uint64_t)(c)[31]) &lt;&lt; 32) | \</u></td></tr>
<tr><th id="1157">1157</th><td><u>		(((uint64_t)(c)[32]) &lt;&lt; 24) | \</u></td></tr>
<tr><th id="1158">1158</th><td><u>		(((uint64_t)(c)[33]) &lt;&lt; 16) | \</u></td></tr>
<tr><th id="1159">1159</th><td><u>		(((uint64_t)(c)[34]) &lt;&lt;  8) | \</u></td></tr>
<tr><th id="1160">1160</th><td><u>		(((uint64_t)(c)[35]) &lt;&lt;  0))</u></td></tr>
<tr><th id="1161">1161</th><td></td></tr>
<tr><th id="1162">1162</th><td><u>#define	<dfn class="macro" id="_M/ISP2400_NVRAM_LOGIN_RETRY_CNT" data-ref="_M/ISP2400_NVRAM_LOGIN_RETRY_CNT">ISP2400_NVRAM_LOGIN_RETRY_CNT</dfn>(c)	((c)[36] | ((c)[37] &lt;&lt; 8))</u></td></tr>
<tr><th id="1163">1163</th><td><u>#define	<dfn class="macro" id="_M/ISP2400_NVRAM_LINK_DOWN_ON_NOS" data-ref="_M/ISP2400_NVRAM_LINK_DOWN_ON_NOS">ISP2400_NVRAM_LINK_DOWN_ON_NOS</dfn>(c)	((c)[38] | ((c)[39] &lt;&lt; 8))</u></td></tr>
<tr><th id="1164">1164</th><td><u>#define	<dfn class="macro" id="_M/ISP2400_NVRAM_INTERRUPT_DELAY" data-ref="_M/ISP2400_NVRAM_INTERRUPT_DELAY">ISP2400_NVRAM_INTERRUPT_DELAY</dfn>(c)	((c)[40] | ((c)[41] &lt;&lt; 8))</u></td></tr>
<tr><th id="1165">1165</th><td><u>#define	<dfn class="macro" id="_M/ISP2400_NVRAM_LOGIN_TIMEOUT" data-ref="_M/ISP2400_NVRAM_LOGIN_TIMEOUT">ISP2400_NVRAM_LOGIN_TIMEOUT</dfn>(c)		((c)[42] | ((c)[43] &lt;&lt; 8))</u></td></tr>
<tr><th id="1166">1166</th><td></td></tr>
<tr><th id="1167">1167</th><td><u>#define	<dfn class="macro" id="_M/ISP2400_NVRAM_FIRMWARE_OPTIONS1" data-ref="_M/ISP2400_NVRAM_FIRMWARE_OPTIONS1">ISP2400_NVRAM_FIRMWARE_OPTIONS1</dfn>(c)	\</u></td></tr>
<tr><th id="1168">1168</th><td><u>	((c)[44] | ((c)[45] &lt;&lt; 8) | ((c)[46] &lt;&lt; 16) | ((c)[47] &lt;&lt; 24))</u></td></tr>
<tr><th id="1169">1169</th><td><u>#define	<dfn class="macro" id="_M/ISP2400_NVRAM_FIRMWARE_OPTIONS2" data-ref="_M/ISP2400_NVRAM_FIRMWARE_OPTIONS2">ISP2400_NVRAM_FIRMWARE_OPTIONS2</dfn>(c)	\</u></td></tr>
<tr><th id="1170">1170</th><td><u>	((c)[48] | ((c)[49] &lt;&lt; 8) | ((c)[50] &lt;&lt; 16) | ((c)[51] &lt;&lt; 24))</u></td></tr>
<tr><th id="1171">1171</th><td><u>#define	<dfn class="macro" id="_M/ISP2400_NVRAM_FIRMWARE_OPTIONS3" data-ref="_M/ISP2400_NVRAM_FIRMWARE_OPTIONS3">ISP2400_NVRAM_FIRMWARE_OPTIONS3</dfn>(c)	\</u></td></tr>
<tr><th id="1172">1172</th><td><u>	((c)[52] | ((c)[53] &lt;&lt; 8) | ((c)[54] &lt;&lt; 16) | ((c)[55] &lt;&lt; 24))</u></td></tr>
<tr><th id="1173">1173</th><td></td></tr>
<tr><th id="1174">1174</th><td><i>/*</i></td></tr>
<tr><th id="1175">1175</th><td><i> * Firmware Crash Dump</i></td></tr>
<tr><th id="1176">1176</th><td><i> *</i></td></tr>
<tr><th id="1177">1177</th><td><i> * QLogic needs specific information format when they look at firmware crashes.</i></td></tr>
<tr><th id="1178">1178</th><td><i> *</i></td></tr>
<tr><th id="1179">1179</th><td><i> * This is incredibly kernel memory consumptive (to say the least), so this</i></td></tr>
<tr><th id="1180">1180</th><td><i> * code is only compiled in when needed.</i></td></tr>
<tr><th id="1181">1181</th><td><i> */</i></td></tr>
<tr><th id="1182">1182</th><td></td></tr>
<tr><th id="1183">1183</th><td><u>#define	<dfn class="macro" id="_M/QLA2200_RISC_IMAGE_DUMP_SIZE" data-ref="_M/QLA2200_RISC_IMAGE_DUMP_SIZE">QLA2200_RISC_IMAGE_DUMP_SIZE</dfn>					\</u></td></tr>
<tr><th id="1184">1184</th><td><u>	(1 * sizeof (uint16_t)) +	/* 'used' flag (also HBA type) */ \</u></td></tr>
<tr><th id="1185">1185</th><td><u>	(352 * sizeof (uint16_t)) +	/* RISC registers */		\</u></td></tr>
<tr><th id="1186">1186</th><td><u> 	(61440 * sizeof (uint16_t))	/* RISC SRAM (offset 0x1000..0xffff) */</u></td></tr>
<tr><th id="1187">1187</th><td><u>#define	<dfn class="macro" id="_M/QLA2300_RISC_IMAGE_DUMP_SIZE" data-ref="_M/QLA2300_RISC_IMAGE_DUMP_SIZE">QLA2300_RISC_IMAGE_DUMP_SIZE</dfn>					\</u></td></tr>
<tr><th id="1188">1188</th><td><u>	(1 * sizeof (uint16_t)) +	/* 'used' flag (also HBA type) */ \</u></td></tr>
<tr><th id="1189">1189</th><td><u>	(464 * sizeof (uint16_t)) +	/* RISC registers */		\</u></td></tr>
<tr><th id="1190">1190</th><td><u> 	(63488 * sizeof (uint16_t)) +	/* RISC SRAM (0x0800..0xffff) */ \</u></td></tr>
<tr><th id="1191">1191</th><td><u>	(4096 * sizeof (uint16_t)) +	/* RISC SRAM (0x10000..0x10FFF) */ \</u></td></tr>
<tr><th id="1192">1192</th><td><u>	(61440 * sizeof (uint16_t))	/* RISC SRAM (0x11000..0x1FFFF) */</u></td></tr>
<tr><th id="1193">1193</th><td><i>/* the larger of the two */</i></td></tr>
<tr><th id="1194">1194</th><td><u>#define	<dfn class="macro" id="_M/ISP_CRASH_IMAGE_SIZE" data-ref="_M/ISP_CRASH_IMAGE_SIZE">ISP_CRASH_IMAGE_SIZE</dfn>	QLA2300_RISC_IMAGE_DUMP_SIZE</u></td></tr>
<tr><th id="1195">1195</th><td><u>#<span data-ppcond="35">endif</span>	/* _ISPREG_H */</u></td></tr>
<tr><th id="1196">1196</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='isp_netbsd.c.html'>netbsd/sys/dev/ic/isp_netbsd.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
