// Seed: 3694150798
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1
    , id_2
);
  reg id_3;
  always @(id_3 or 1'b0) begin
    id_2 <= #1 id_3;
    SystemTFIdentifier(id_1);
  end
endmodule
