// Seed: 3331330919
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wor id_6 = 1'b0 ^ id_5 == -1, id_7 = id_7;
  assign module_2.id_4   = 0;
  assign module_1.type_5 = 0;
  localparam id_8 = 1;
  wire id_9;
  assign id_7 = -1 && -1;
endmodule
module module_1 (
    output supply1 id_0
);
  uwire id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_1
  );
  always_latch $display;
  initial
    @(id_2)
      @(posedge 1'b0 - id_2 or id_5, posedge 1) begin : LABEL_0
        id_4 <= -1'b0;
      end
endmodule
