library IEEE;
use IEEE.std_logic_1164.all;

entity LED_peripheral is
    port (
        -- Gloabals
        fpga_clk_50   : in  std_logic;
		  en            : in std_logic_vector(1 downto 0);
		  freq          : in std_logic_vector(3 downto 0)
		  
        -- I/Os
        LEDs          : out std_logic_vector(5 downto 0)
		  
	);
end entity LED_peripheral;

architecture arch_LED_peripheral of LED_peripheral is

-- signal
signal blink  : std_logic := '0';


begin

  process(fpga_clk_50) 
      variable counter : integer range 0 to 25000000 := 0;
      begin
        if (rising_edge(fpga_clk_50)) then
                  if (counter < 20000000) then
                      counter := counter + 1;
                  else
                      blink <= not blink;
                      counter := 0;
                  end if;
        end if;
  end process;

  LEDs(0) <= blink;
  LEDs(1) <= blink;
  LEDs(2) <= blink;
  LEDs(3) <= blink;
  LEDs(4) <= blink;
  LEDs(5) <= blink;

end arch_LED_peripheral;