# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/conv2d_fix16.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/conv2d_fix16_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/conv2d_fix16_1_Conv2D_0_b.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/conv2d_fix16_1_Conv2D_0_w_0.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/conv2d_fix16_2.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/conv2d_fix16_2_Conv2D_1_b.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/conv2d_fix16_2_Conv2D_1_w.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/conv2d_fix16_3.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/conv2d_fix16_3_Conv2D_2_b.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/conv2d_fix16_3_Conv2D_2_w.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/conv2d_fix16_228.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/conv2d_fix16_228_Conv2D_3_b.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/conv2d_fix16_228_Conv2D_3_w.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/conv2d_fix16_Conv2D_4_w_0.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/max_pooling2d_fix16.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/max_pooling2d_fix16_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/network_AXILiteS_s_axi.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/network_Conv2D_0_array.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/network_Conv2D_1_array.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/network_Conv2D_4_array.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/network_input_0_array_0.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/network_MaxPooling2D_0_array.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/network_MaxPooling2D_1_array.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/network_mul_mul_14s_16s_30_1_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/network_mul_mul_16s_13s_29_1_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/network_out_0_id_V.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/network_out_0_keep_V.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/network_Padding2D_0_array.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/network_Padding2D_1_array.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/network_Padding2D_2_array.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/network_Padding2D_3_array.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/network_Padding2D_4_array.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/padding2d_fix16.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/padding2d_fix16_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/padding2d_fix16_2.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/padding2d_fix16_3.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/padding2d_fix16_4.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/up_sampling2d_fix16.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/up_sampling2d_fix16_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/1091/hdl/verilog/network.v" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_network_0_0/sim/design_1_network_0_0.v" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../HLx.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/bd_0/sim/bd_ae83.v" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_0/sim/bd_ae83_one_0.v" \

sv xil_defaultlib  --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_2/sim/bd_ae83_arsw_0.sv" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_3/sim/bd_ae83_rsw_0.sv" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_4/sim/bd_ae83_awsw_0.sv" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_5/sim/bd_ae83_wsw_0.sv" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_6/sim/bd_ae83_bsw_0.sv" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_7/sim/bd_ae83_s00mmu_0.sv" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_8/sim/bd_ae83_s00tr_0.sv" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_9/sim/bd_ae83_s00sic_0.sv" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_10/sim/bd_ae83_s00a2s_0.sv" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_11/sim/bd_ae83_sarn_0.sv" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_12/sim/bd_ae83_srn_0.sv" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_13/sim/bd_ae83_s01mmu_0.sv" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_14/sim/bd_ae83_s01tr_0.sv" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_15/sim/bd_ae83_s01sic_0.sv" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_16/sim/bd_ae83_s01a2s_0.sv" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_17/sim/bd_ae83_sawn_0.sv" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_18/sim/bd_ae83_swn_0.sv" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_19/sim/bd_ae83_sbn_0.sv" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_20/sim/bd_ae83_m00s2a_0.sv" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_21/sim/bd_ae83_m00arn_0.sv" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_22/sim/bd_ae83_m00rn_0.sv" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_23/sim/bd_ae83_m00awn_0.sv" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_24/sim/bd_ae83_m00wn_0.sv" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_25/sim/bd_ae83_m00bn_0.sv" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_26/sim/bd_ae83_m00e_0.sv" \

verilog xil_defaultlib  --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_axi_smc_3/sim/design_1_axi_smc_3.v" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
