Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Feb 17 17:25:47 2026
| Host         : DESKTOP-H7PHBSJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file cnn_controler_wrapper_timing_summary_routed.rpt -pb cnn_controler_wrapper_timing_summary_routed.pb -rpx cnn_controler_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : cnn_controler_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.366        0.000                      0                59749        0.011        0.000                      0                59749        3.750        0.000                       0                 22338  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.366        0.000                      0                59749        0.011        0.000                      0                59749        3.750        0.000                       0                 22338  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/precision_read_reg_4194_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.383ns  (logic 4.344ns (46.298%)  route 5.039ns (53.702%))
  Logic Levels:           15  (CARRY4=7 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.722     3.016    cnn_controler_i/cnn_accelerator_0/inst/ap_clk
    SLICE_X83Y50         FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/precision_read_reg_4194_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  cnn_controler_i/cnn_accelerator_0/inst/precision_read_reg_4194_reg[30]/Q
                         net (fo=1, routed)           0.592     4.064    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_13_0[30]
    SLICE_X83Y50         LUT4 (Prop_lut4_I2_O)        0.124     4.188 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_18/O
                         net (fo=1, routed)           0.288     4.477    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_18_n_0
    SLICE_X85Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.601 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_11/O
                         net (fo=1, routed)           0.594     5.195    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_11_n_0
    SLICE_X86Y50         LUT3 (Prop_lut3_I0_O)        0.124     5.319 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_4/O
                         net (fo=3, routed)           0.319     5.637    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_4_n_0
    SLICE_X84Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.761 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_predicate_pred1908_state21_i_3/O
                         net (fo=11, routed)          0.483     6.244    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_predicate_pred1908_state21_i_3_n_0
    SLICE_X85Y49         LUT3 (Prop_lut3_I2_O)        0.124     6.368 f  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_3_reg_4594[15]_i_8/O
                         net (fo=112, routed)         1.054     7.422    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_3_reg_4594[15]_i_8_n_0
    SLICE_X76Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649[3]_i_18/O
                         net (fo=1, routed)           0.450     7.996    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/sext_ln53_7_fu_2972_p1[0]
    SLICE_X77Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.120 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649[3]_i_15/O
                         net (fo=1, routed)           0.000     8.120    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649[3]_i_15_n_0
    SLICE_X77Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.652 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.652    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[3]_i_7_n_0
    SLICE_X77Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.986 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[7]_i_7/O[1]
                         net (fo=2, routed)           0.652     9.638    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/sext_ln70_4_fu_3029_p1[5]
    SLICE_X78Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686    10.324 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.324    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[7]_i_2_n_0
    SLICE_X78Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.637 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.606    11.244    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/sext_ln70_5_fu_3039_p1[11]
    SLICE_X79Y46         LUT2 (Prop_lut2_I0_O)        0.306    11.550 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649[11]_i_3/O
                         net (fo=1, routed)           0.000    11.550    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649[11]_i_3_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.951 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.951    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[11]_i_1_n_0
    SLICE_X79Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.065 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.065    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[15]_i_1_n_0
    SLICE_X79Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.399 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.399    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_fu_3043_p2[17]
    SLICE_X79Y48         FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.562    12.741    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_clk
    SLICE_X79Y48         FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[17]/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X79Y48         FDRE (Setup_fdre_C_D)        0.062    12.764    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[17]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_block_pp0_stage12_subdone_grp11_done_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.268ns  (logic 1.552ns (16.745%)  route 7.716ns (83.255%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns = ( 12.769 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.865     3.159    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_clk
    SLICE_X113Y55        FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_block_pp0_stage12_subdone_grp11_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDRE (Prop_fdre_C_Q)         0.456     3.615 f  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_block_pp0_stage12_subdone_grp11_done_reg_reg/Q
                         net (fo=5, routed)           1.609     5.224    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_block_pp0_stage12_subdone_grp11_done_reg_reg_n_0
    SLICE_X99Y79         LUT5 (Prop_lut5_I4_O)        0.124     5.348 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][0]_srl6_i_59/O
                         net (fo=64, routed)          0.770     6.118    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][0]_srl6_i_59_n_0
    SLICE_X97Y80         LUT3 (Prop_lut3_I2_O)        0.150     6.268 f  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][0]_srl6_i_169/O
                         net (fo=123, routed)         1.701     7.969    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][0]_srl6_i_169_n_0
    SLICE_X111Y95        LUT6 (Prop_lut6_I5_O)        0.326     8.295 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][36]_srl6_i_35/O
                         net (fo=1, routed)           1.206     9.501    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][36]_srl6_i_35_n_0
    SLICE_X96Y92         LUT6 (Prop_lut6_I2_O)        0.124     9.625 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][36]_srl6_i_26/O
                         net (fo=1, routed)           1.112    10.737    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6_i_3_0
    SLICE_X95Y74         LUT6 (Prop_lut6_I1_O)        0.124    10.861 r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6_i_10/O
                         net (fo=1, routed)           0.479    11.339    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6_i_10_n_0
    SLICE_X91Y74         LUT6 (Prop_lut6_I2_O)        0.124    11.463 r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6_i_3/O
                         net (fo=1, routed)           0.340    11.804    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6_i_3_n_0
    SLICE_X90Y75         LUT6 (Prop_lut6_I2_O)        0.124    11.928 r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6_i_1/O
                         net (fo=1, routed)           0.499    12.427    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6_i_1_n_0
    SLICE_X90Y73         SRL16E                                       r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.590    12.769    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X90Y73         SRL16E                                       r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6/CLK
                         clock pessimism              0.229    12.998    
                         clock uncertainty           -0.154    12.844    
    SLICE_X90Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    12.800    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                         -12.427    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_block_pp0_stage12_subdone_grp11_done_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.180ns  (logic 1.552ns (16.906%)  route 7.628ns (83.094%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.865     3.159    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_clk
    SLICE_X113Y55        FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_block_pp0_stage12_subdone_grp11_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDRE (Prop_fdre_C_Q)         0.456     3.615 f  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_block_pp0_stage12_subdone_grp11_done_reg_reg/Q
                         net (fo=5, routed)           1.609     5.224    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_block_pp0_stage12_subdone_grp11_done_reg_reg_n_0
    SLICE_X99Y79         LUT5 (Prop_lut5_I4_O)        0.124     5.348 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][0]_srl6_i_59/O
                         net (fo=64, routed)          0.770     6.118    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][0]_srl6_i_59_n_0
    SLICE_X97Y80         LUT3 (Prop_lut3_I2_O)        0.150     6.268 f  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][0]_srl6_i_169/O
                         net (fo=123, routed)         1.517     7.785    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][0]_srl6_i_169_n_0
    SLICE_X108Y98        LUT6 (Prop_lut6_I5_O)        0.326     8.111 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][57]_srl6_i_36/O
                         net (fo=1, routed)           1.030     9.141    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][57]_srl6_i_36_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I3_O)        0.124     9.265 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][57]_srl6_i_26/O
                         net (fo=1, routed)           1.228    10.493    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6_i_3_0
    SLICE_X88Y74         LUT6 (Prop_lut6_I1_O)        0.124    10.617 r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6_i_10/O
                         net (fo=1, routed)           0.497    11.114    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6_i_10_n_0
    SLICE_X89Y74         LUT6 (Prop_lut6_I2_O)        0.124    11.238 r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6_i_3/O
                         net (fo=1, routed)           0.477    11.714    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6_i_3_n_0
    SLICE_X87Y74         LUT6 (Prop_lut6_I2_O)        0.124    11.838 r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6_i_1/O
                         net (fo=1, routed)           0.501    12.339    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6_i_1_n_0
    SLICE_X86Y73         SRL16E                                       r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.531    12.710    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X86Y73         SRL16E                                       r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6/CLK
                         clock pessimism              0.229    12.939    
                         clock uncertainty           -0.154    12.785    
    SLICE_X86Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    12.733    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6
  -------------------------------------------------------------------
                         required time                         12.733    
                         arrival time                         -12.339    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_block_pp0_stage12_subdone_grp11_done_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.149ns  (logic 1.552ns (16.964%)  route 7.597ns (83.036%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.865     3.159    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_clk
    SLICE_X113Y55        FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_block_pp0_stage12_subdone_grp11_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDRE (Prop_fdre_C_Q)         0.456     3.615 f  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_block_pp0_stage12_subdone_grp11_done_reg_reg/Q
                         net (fo=5, routed)           1.609     5.224    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_block_pp0_stage12_subdone_grp11_done_reg_reg_n_0
    SLICE_X99Y79         LUT5 (Prop_lut5_I4_O)        0.124     5.348 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][0]_srl6_i_59/O
                         net (fo=64, routed)          0.770     6.118    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][0]_srl6_i_59_n_0
    SLICE_X97Y80         LUT3 (Prop_lut3_I2_O)        0.150     6.268 f  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][0]_srl6_i_169/O
                         net (fo=123, routed)         1.519     7.787    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][0]_srl6_i_169_n_0
    SLICE_X113Y92        LUT6 (Prop_lut6_I5_O)        0.326     8.113 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][44]_srl6_i_35/O
                         net (fo=1, routed)           0.864     8.977    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][44]_srl6_i_35_n_0
    SLICE_X99Y91         LUT6 (Prop_lut6_I2_O)        0.124     9.101 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][44]_srl6_i_26/O
                         net (fo=1, routed)           0.870     9.971    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6_i_3_0
    SLICE_X96Y77         LUT6 (Prop_lut6_I1_O)        0.124    10.095 r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6_i_10/O
                         net (fo=1, routed)           0.634    10.729    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6_i_10_n_0
    SLICE_X94Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.853 r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6_i_3/O
                         net (fo=1, routed)           0.697    11.550    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6_i_3_n_0
    SLICE_X87Y76         LUT6 (Prop_lut6_I2_O)        0.124    11.674 r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6_i_1/O
                         net (fo=1, routed)           0.634    12.308    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6_i_1_n_0
    SLICE_X86Y76         SRL16E                                       r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.531    12.710    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X86Y76         SRL16E                                       r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6/CLK
                         clock pessimism              0.229    12.939    
                         clock uncertainty           -0.154    12.785    
    SLICE_X86Y76         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    12.741    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                         -12.308    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/precision_read_reg_4194_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.288ns  (logic 4.249ns (45.749%)  route 5.039ns (54.251%))
  Logic Levels:           15  (CARRY4=7 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.722     3.016    cnn_controler_i/cnn_accelerator_0/inst/ap_clk
    SLICE_X83Y50         FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/precision_read_reg_4194_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  cnn_controler_i/cnn_accelerator_0/inst/precision_read_reg_4194_reg[30]/Q
                         net (fo=1, routed)           0.592     4.064    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_13_0[30]
    SLICE_X83Y50         LUT4 (Prop_lut4_I2_O)        0.124     4.188 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_18/O
                         net (fo=1, routed)           0.288     4.477    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_18_n_0
    SLICE_X85Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.601 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_11/O
                         net (fo=1, routed)           0.594     5.195    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_11_n_0
    SLICE_X86Y50         LUT3 (Prop_lut3_I0_O)        0.124     5.319 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_4/O
                         net (fo=3, routed)           0.319     5.637    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_4_n_0
    SLICE_X84Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.761 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_predicate_pred1908_state21_i_3/O
                         net (fo=11, routed)          0.483     6.244    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_predicate_pred1908_state21_i_3_n_0
    SLICE_X85Y49         LUT3 (Prop_lut3_I2_O)        0.124     6.368 f  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_3_reg_4594[15]_i_8/O
                         net (fo=112, routed)         1.054     7.422    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_3_reg_4594[15]_i_8_n_0
    SLICE_X76Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649[3]_i_18/O
                         net (fo=1, routed)           0.450     7.996    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/sext_ln53_7_fu_2972_p1[0]
    SLICE_X77Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.120 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649[3]_i_15/O
                         net (fo=1, routed)           0.000     8.120    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649[3]_i_15_n_0
    SLICE_X77Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.652 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.652    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[3]_i_7_n_0
    SLICE_X77Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.986 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[7]_i_7/O[1]
                         net (fo=2, routed)           0.652     9.638    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/sext_ln70_4_fu_3029_p1[5]
    SLICE_X78Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686    10.324 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.324    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[7]_i_2_n_0
    SLICE_X78Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.637 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.606    11.244    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/sext_ln70_5_fu_3039_p1[11]
    SLICE_X79Y46         LUT2 (Prop_lut2_I0_O)        0.306    11.550 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649[11]_i_3/O
                         net (fo=1, routed)           0.000    11.550    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649[11]_i_3_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.951 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.951    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[11]_i_1_n_0
    SLICE_X79Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.065 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.065    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[15]_i_1_n_0
    SLICE_X79Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.304 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.304    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_fu_3043_p2[18]
    SLICE_X79Y48         FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.562    12.741    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_clk
    SLICE_X79Y48         FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[18]/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X79Y48         FDRE (Setup_fdre_C_D)        0.062    12.764    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[18]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                         -12.304    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/precision_read_reg_4194_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.272ns  (logic 4.233ns (45.655%)  route 5.039ns (54.344%))
  Logic Levels:           15  (CARRY4=7 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.722     3.016    cnn_controler_i/cnn_accelerator_0/inst/ap_clk
    SLICE_X83Y50         FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/precision_read_reg_4194_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  cnn_controler_i/cnn_accelerator_0/inst/precision_read_reg_4194_reg[30]/Q
                         net (fo=1, routed)           0.592     4.064    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_13_0[30]
    SLICE_X83Y50         LUT4 (Prop_lut4_I2_O)        0.124     4.188 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_18/O
                         net (fo=1, routed)           0.288     4.477    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_18_n_0
    SLICE_X85Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.601 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_11/O
                         net (fo=1, routed)           0.594     5.195    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_11_n_0
    SLICE_X86Y50         LUT3 (Prop_lut3_I0_O)        0.124     5.319 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_4/O
                         net (fo=3, routed)           0.319     5.637    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_4_n_0
    SLICE_X84Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.761 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_predicate_pred1908_state21_i_3/O
                         net (fo=11, routed)          0.483     6.244    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_predicate_pred1908_state21_i_3_n_0
    SLICE_X85Y49         LUT3 (Prop_lut3_I2_O)        0.124     6.368 f  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_3_reg_4594[15]_i_8/O
                         net (fo=112, routed)         1.054     7.422    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_3_reg_4594[15]_i_8_n_0
    SLICE_X76Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649[3]_i_18/O
                         net (fo=1, routed)           0.450     7.996    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/sext_ln53_7_fu_2972_p1[0]
    SLICE_X77Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.120 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649[3]_i_15/O
                         net (fo=1, routed)           0.000     8.120    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649[3]_i_15_n_0
    SLICE_X77Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.652 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.652    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[3]_i_7_n_0
    SLICE_X77Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.986 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[7]_i_7/O[1]
                         net (fo=2, routed)           0.652     9.638    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/sext_ln70_4_fu_3029_p1[5]
    SLICE_X78Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686    10.324 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.324    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[7]_i_2_n_0
    SLICE_X78Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.637 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.606    11.244    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/sext_ln70_5_fu_3039_p1[11]
    SLICE_X79Y46         LUT2 (Prop_lut2_I0_O)        0.306    11.550 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649[11]_i_3/O
                         net (fo=1, routed)           0.000    11.550    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649[11]_i_3_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.951 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.951    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[11]_i_1_n_0
    SLICE_X79Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.065 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.065    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[15]_i_1_n_0
    SLICE_X79Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.288 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.288    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_fu_3043_p2[16]
    SLICE_X79Y48         FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.562    12.741    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_clk
    SLICE_X79Y48         FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[16]/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X79Y48         FDRE (Setup_fdre_C_D)        0.062    12.764    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[16]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                         -12.288    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/precision_read_reg_4194_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.269ns  (logic 4.230ns (45.638%)  route 5.039ns (54.362%))
  Logic Levels:           14  (CARRY4=6 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.722     3.016    cnn_controler_i/cnn_accelerator_0/inst/ap_clk
    SLICE_X83Y50         FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/precision_read_reg_4194_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  cnn_controler_i/cnn_accelerator_0/inst/precision_read_reg_4194_reg[30]/Q
                         net (fo=1, routed)           0.592     4.064    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_13_0[30]
    SLICE_X83Y50         LUT4 (Prop_lut4_I2_O)        0.124     4.188 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_18/O
                         net (fo=1, routed)           0.288     4.477    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_18_n_0
    SLICE_X85Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.601 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_11/O
                         net (fo=1, routed)           0.594     5.195    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_11_n_0
    SLICE_X86Y50         LUT3 (Prop_lut3_I0_O)        0.124     5.319 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_4/O
                         net (fo=3, routed)           0.319     5.637    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_4_n_0
    SLICE_X84Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.761 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_predicate_pred1908_state21_i_3/O
                         net (fo=11, routed)          0.483     6.244    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_predicate_pred1908_state21_i_3_n_0
    SLICE_X85Y49         LUT3 (Prop_lut3_I2_O)        0.124     6.368 f  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_3_reg_4594[15]_i_8/O
                         net (fo=112, routed)         1.054     7.422    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_3_reg_4594[15]_i_8_n_0
    SLICE_X76Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649[3]_i_18/O
                         net (fo=1, routed)           0.450     7.996    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/sext_ln53_7_fu_2972_p1[0]
    SLICE_X77Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.120 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649[3]_i_15/O
                         net (fo=1, routed)           0.000     8.120    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649[3]_i_15_n_0
    SLICE_X77Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.652 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.652    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[3]_i_7_n_0
    SLICE_X77Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.986 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[7]_i_7/O[1]
                         net (fo=2, routed)           0.652     9.638    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/sext_ln70_4_fu_3029_p1[5]
    SLICE_X78Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686    10.324 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.324    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[7]_i_2_n_0
    SLICE_X78Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.637 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.606    11.244    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/sext_ln70_5_fu_3039_p1[11]
    SLICE_X79Y46         LUT2 (Prop_lut2_I0_O)        0.306    11.550 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649[11]_i_3/O
                         net (fo=1, routed)           0.000    11.550    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649[11]_i_3_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.951 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.951    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[11]_i_1_n_0
    SLICE_X79Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.285 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.285    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_fu_3043_p2[13]
    SLICE_X79Y47         FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.562    12.741    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_clk
    SLICE_X79Y47         FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[13]/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X79Y47         FDRE (Setup_fdre_C_D)        0.062    12.764    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[13]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                         -12.285    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/precision_read_reg_4194_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.248ns  (logic 4.209ns (45.514%)  route 5.039ns (54.486%))
  Logic Levels:           14  (CARRY4=6 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.722     3.016    cnn_controler_i/cnn_accelerator_0/inst/ap_clk
    SLICE_X83Y50         FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/precision_read_reg_4194_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  cnn_controler_i/cnn_accelerator_0/inst/precision_read_reg_4194_reg[30]/Q
                         net (fo=1, routed)           0.592     4.064    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_13_0[30]
    SLICE_X83Y50         LUT4 (Prop_lut4_I2_O)        0.124     4.188 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_18/O
                         net (fo=1, routed)           0.288     4.477    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_18_n_0
    SLICE_X85Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.601 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_11/O
                         net (fo=1, routed)           0.594     5.195    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_11_n_0
    SLICE_X86Y50         LUT3 (Prop_lut3_I0_O)        0.124     5.319 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_4/O
                         net (fo=3, routed)           0.319     5.637    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_812[15]_i_4_n_0
    SLICE_X84Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.761 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_predicate_pred1908_state21_i_3/O
                         net (fo=11, routed)          0.483     6.244    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_predicate_pred1908_state21_i_3_n_0
    SLICE_X85Y49         LUT3 (Prop_lut3_I2_O)        0.124     6.368 f  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_3_reg_4594[15]_i_8/O
                         net (fo=112, routed)         1.054     7.422    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_3_reg_4594[15]_i_8_n_0
    SLICE_X76Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649[3]_i_18/O
                         net (fo=1, routed)           0.450     7.996    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/sext_ln53_7_fu_2972_p1[0]
    SLICE_X77Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.120 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649[3]_i_15/O
                         net (fo=1, routed)           0.000     8.120    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649[3]_i_15_n_0
    SLICE_X77Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.652 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.652    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[3]_i_7_n_0
    SLICE_X77Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.986 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[7]_i_7/O[1]
                         net (fo=2, routed)           0.652     9.638    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/sext_ln70_4_fu_3029_p1[5]
    SLICE_X78Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686    10.324 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.324    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[7]_i_2_n_0
    SLICE_X78Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.637 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.606    11.244    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/sext_ln70_5_fu_3039_p1[11]
    SLICE_X79Y46         LUT2 (Prop_lut2_I0_O)        0.306    11.550 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649[11]_i_3/O
                         net (fo=1, routed)           0.000    11.550    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649[11]_i_3_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.951 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.951    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[11]_i_1_n_0
    SLICE_X79Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.264 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.264    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_fu_3043_p2[15]
    SLICE_X79Y47         FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.562    12.741    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_clk
    SLICE_X79Y47         FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[15]/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X79Y47         FDRE (Setup_fdre_C_D)        0.062    12.764    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/add_ln70_6_reg_4649_reg[15]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                         -12.264    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_CS_fsm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.226ns  (logic 1.324ns (14.351%)  route 7.902ns (85.649%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns = ( 12.769 - 10.000 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.782     3.076    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_clk
    SLICE_X93Y57         FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_CS_fsm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y57         FDRE (Prop_fdre_C_Q)         0.456     3.532 f  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_CS_fsm_reg[8]/Q
                         net (fo=18, routed)          1.705     5.237    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_CS_fsm_reg[15]_0[8]
    SLICE_X94Y76         LUT5 (Prop_lut5_I0_O)        0.124     5.361 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][0]_srl6_i_127/O
                         net (fo=64, routed)          0.960     6.320    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][0]_srl6_i_127_n_0
    SLICE_X96Y79         LUT3 (Prop_lut3_I1_O)        0.124     6.444 f  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][0]_srl6_i_61/O
                         net (fo=62, routed)          1.457     7.902    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][0]_srl6_i_61_n_0
    SLICE_X98Y97         LUT4 (Prop_lut4_I1_O)        0.124     8.026 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][38]_srl6_i_36/O
                         net (fo=1, routed)           0.839     8.865    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][38]_srl6_i_36_n_0
    SLICE_X99Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.989 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][38]_srl6_i_26/O
                         net (fo=1, routed)           0.926     9.915    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6_i_3_0
    SLICE_X96Y77         LUT6 (Prop_lut6_I1_O)        0.124    10.039 r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6_i_10/O
                         net (fo=1, routed)           0.741    10.780    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6_i_10_n_0
    SLICE_X90Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.904 r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6_i_3/O
                         net (fo=1, routed)           0.710    11.614    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6_i_3_n_0
    SLICE_X89Y74         LUT6 (Prop_lut6_I2_O)        0.124    11.738 r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6_i_1/O
                         net (fo=1, routed)           0.563    12.302    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6_i_1_n_0
    SLICE_X90Y73         SRL16E                                       r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.590    12.769    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X90Y73         SRL16E                                       r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6/CLK
                         clock pessimism              0.229    12.998    
                         clock uncertainty           -0.154    12.844    
    SLICE_X90Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    12.825    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                         -12.302    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_block_pp0_stage12_subdone_grp11_done_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.048ns  (logic 1.552ns (17.152%)  route 7.496ns (82.848%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.865     3.159    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_clk
    SLICE_X113Y55        FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_block_pp0_stage12_subdone_grp11_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDRE (Prop_fdre_C_Q)         0.456     3.615 f  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_block_pp0_stage12_subdone_grp11_done_reg_reg/Q
                         net (fo=5, routed)           1.609     5.224    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_block_pp0_stage12_subdone_grp11_done_reg_reg_n_0
    SLICE_X99Y79         LUT5 (Prop_lut5_I4_O)        0.124     5.348 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][0]_srl6_i_59/O
                         net (fo=64, routed)          0.770     6.118    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][0]_srl6_i_59_n_0
    SLICE_X97Y80         LUT3 (Prop_lut3_I2_O)        0.150     6.268 f  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][0]_srl6_i_169/O
                         net (fo=123, routed)         1.660     7.928    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][0]_srl6_i_169_n_0
    SLICE_X108Y97        LUT6 (Prop_lut6_I5_O)        0.326     8.254 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][41]_srl6_i_36/O
                         net (fo=1, routed)           1.092     9.346    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][41]_srl6_i_36_n_0
    SLICE_X99Y85         LUT6 (Prop_lut6_I3_O)        0.124     9.470 r  cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mem_reg[5][41]_srl6_i_26/O
                         net (fo=1, routed)           0.682    10.152    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6_i_3_0
    SLICE_X99Y79         LUT6 (Prop_lut6_I1_O)        0.124    10.276 r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6_i_10/O
                         net (fo=1, routed)           0.431    10.707    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6_i_10_n_0
    SLICE_X99Y78         LUT6 (Prop_lut6_I2_O)        0.124    10.831 r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6_i_3/O
                         net (fo=1, routed)           0.774    11.605    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6_i_3_n_0
    SLICE_X84Y77         LUT6 (Prop_lut6_I2_O)        0.124    11.729 r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6_i_1/O
                         net (fo=1, routed)           0.479    12.207    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6_i_1_n_0
    SLICE_X86Y76         SRL16E                                       r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.531    12.710    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X86Y76         SRL16E                                       r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6/CLK
                         clock pessimism              0.229    12.939    
                         clock uncertainty           -0.154    12.785    
    SLICE_X86Y76         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    12.733    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6
  -------------------------------------------------------------------
                         required time                         12.733    
                         arrival time                         -12.207    
  -------------------------------------------------------------------
                         slack                                  0.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_62_2_1_U167/buff0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/tmp12_reg_4418_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.279ns (71.197%)  route 0.113ns (28.803%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.607     0.943    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_62_2_1_U167/ap_clk
    SLICE_X92Y50         FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_62_2_1_U167/buff0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y50         FDRE (Prop_fdre_C_Q)         0.164     1.107 r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_62_2_1_U167/buff0_reg[15]/Q
                         net (fo=1, routed)           0.113     1.219    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_62_2_1_U167/buff0_reg_n_0_[15]
    SLICE_X93Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.264 r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_62_2_1_U167/tmp12_reg_4418[35]_i_5/O
                         net (fo=1, routed)           0.000     1.264    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_62_2_1_U167/tmp12_reg_4418[35]_i_5_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.334 r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_62_2_1_U167/tmp12_reg_4418_reg[35]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.334    cnn_controler_i/cnn_accelerator_0/inst/buff0_reg__1[32]
    SLICE_X93Y49         FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/tmp12_reg_4418_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.883     1.249    cnn_controler_i/cnn_accelerator_0/inst/ap_clk
    SLICE_X93Y49         FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/tmp12_reg_4418_reg[32]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X93Y49         FDRE (Hold_fdre_C_D)         0.105     1.324    cnn_controler_i/cnn_accelerator_0/inst/tmp12_reg_4418_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.912%)  route 0.210ns (62.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.563     0.899    <hidden>
    SLICE_X43Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  <hidden>
                         net (fo=1, routed)           0.210     1.236    <hidden>
    SLICE_X42Y50         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.825     1.191    <hidden>
    SLICE_X42Y50         RAMD32                                       r  <hidden>
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061     1.222    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p1_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.942%)  route 0.212ns (60.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.550     0.886    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_clk
    SLICE_X52Y61         FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p1_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p1_reg[49]/Q
                         net (fo=2, routed)           0.212     1.239    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req_n_75
    SLICE_X49Y63         FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.819     1.185    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X49Y63         FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[49]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y63         FDRE (Hold_fdre_C_D)         0.070     1.220    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/tmp_addr_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/data_p2_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.683%)  route 0.179ns (58.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.548     0.884    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/ap_clk
    SLICE_X53Y86         FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/tmp_addr_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/tmp_addr_reg[48]/Q
                         net (fo=2, routed)           0.179     1.191    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/data_p2_reg[78]_0[46]
    SLICE_X49Y87         FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/data_p2_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.820     1.186    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_clk
    SLICE_X49Y87         FDRE                                         r  cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/data_p2_reg[48]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X49Y87         FDRE (Hold_fdre_C_D)         0.012     1.163    cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/data_p2_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.902%)  route 0.202ns (52.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.553     0.889    <hidden>
    SLICE_X52Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  <hidden>
                         net (fo=2, routed)           0.202     1.232    <hidden>
    SLICE_X49Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.277 r  <hidden>
                         net (fo=1, routed)           0.000     1.277    <hidden>
    SLICE_X49Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.825     1.191    <hidden>
    SLICE_X49Y50         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.091     1.247    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.594     0.930    <hidden>
    SLICE_X19Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  <hidden>
                         net (fo=102, routed)         0.146     1.217    <hidden>
    SLICE_X18Y41         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.864     1.230    <hidden>
    SLICE_X18Y41         RAMD32                                       r  <hidden>
                         clock pessimism             -0.287     0.943    
    SLICE_X18Y41         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.183    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.594     0.930    <hidden>
    SLICE_X19Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  <hidden>
                         net (fo=102, routed)         0.146     1.217    <hidden>
    SLICE_X18Y41         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.864     1.230    <hidden>
    SLICE_X18Y41         RAMD32                                       r  <hidden>
                         clock pessimism             -0.287     0.943    
    SLICE_X18Y41         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.183    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.594     0.930    <hidden>
    SLICE_X19Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  <hidden>
                         net (fo=102, routed)         0.146     1.217    <hidden>
    SLICE_X18Y41         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.864     1.230    <hidden>
    SLICE_X18Y41         RAMD32                                       r  <hidden>
                         clock pessimism             -0.287     0.943    
    SLICE_X18Y41         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.183    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.594     0.930    <hidden>
    SLICE_X19Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  <hidden>
                         net (fo=102, routed)         0.146     1.217    <hidden>
    SLICE_X18Y41         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.864     1.230    <hidden>
    SLICE_X18Y41         RAMD32                                       r  <hidden>
                         clock pessimism             -0.287     0.943    
    SLICE_X18Y41         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.183    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.594     0.930    <hidden>
    SLICE_X19Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  <hidden>
                         net (fo=102, routed)         0.146     1.217    <hidden>
    SLICE_X18Y41         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.864     1.230    <hidden>
    SLICE_X18Y41         RAMD32                                       r  <hidden>
                         clock pessimism             -0.287     0.943    
    SLICE_X18Y41         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.183    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y21    cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mul_4ns_32s_36_2_1_U1/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y41    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U155/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y40    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U155/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y37    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U156/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y36    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U156/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y43    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U157/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y42    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U157/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y24    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y17    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U159/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y15    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U159/tmp_product/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y100  <hidden>
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y100  <hidden>
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y100  <hidden>
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y100  <hidden>
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y100  <hidden>
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y100  <hidden>
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y100  <hidden>
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y100  <hidden>
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y100  <hidden>
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y100  <hidden>
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y100  <hidden>
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y100  <hidden>
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y100  <hidden>
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y100  <hidden>
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y100  <hidden>
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y100  <hidden>
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y100  <hidden>
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y100  <hidden>
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y100  <hidden>
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y100  <hidden>



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btns_5bits_tri_i[0]
                            (input port)
  Destination:            cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.390ns  (logic 1.308ns (24.270%)  route 4.082ns (75.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btns_5bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[0]
    P16                  IBUF (Prop_ibuf_I_O)         1.308     1.308 r  btns_5bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           4.082     5.390    cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[0]
    SLICE_X65Y111        FDRE                                         r  cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.712     2.891    cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X65Y111        FDRE                                         r  cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][0]/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[4]
                            (input port)
  Destination:            cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.370ns  (logic 1.330ns (24.757%)  route 4.041ns (75.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btns_5bits_tri_i[4] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[4]
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  btns_5bits_tri_i_IBUF[4]_inst/O
                         net (fo=1, routed)           4.041     5.370    cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[4]
    SLICE_X61Y115        FDRE                                         r  cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.708     2.887    cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X61Y115        FDRE                                         r  cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][4]/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[1]
                            (input port)
  Destination:            cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.337ns  (logic 1.333ns (24.972%)  route 4.004ns (75.028%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btns_5bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[1]
    R16                  IBUF (Prop_ibuf_I_O)         1.333     1.333 r  btns_5bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           4.004     5.337    cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[1]
    SLICE_X67Y115        FDRE                                         r  cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.709     2.888    cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X67Y115        FDRE                                         r  cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][1]/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[2]
                            (input port)
  Destination:            cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.074ns  (logic 1.351ns (26.620%)  route 3.723ns (73.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  btns_5bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[2]
    N15                  IBUF (Prop_ibuf_I_O)         1.351     1.351 r  btns_5bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           3.723     5.074    cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[2]
    SLICE_X66Y111        FDRE                                         r  cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.712     2.891    cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X66Y111        FDRE                                         r  cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[3]
                            (input port)
  Destination:            cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.716ns  (logic 1.319ns (27.978%)  route 3.396ns (72.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  btns_5bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[3]
    R18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  btns_5bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           3.396     4.716    cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[3]
    SLICE_X66Y110        FDRE                                         r  cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.713     2.892    cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X66Y110        FDRE                                         r  cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][3]/C

Slack:                    inf
  Source:                 cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            cnn_controler_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.054ns  (logic 0.124ns (4.060%)  route 2.930ns (95.940%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.930     2.930    cnn_controler_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X105Y109       LUT1 (Prop_lut1_I0_O)        0.124     3.054 r  cnn_controler_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     3.054    cnn_controler_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X105Y109       FDRE                                         r  cnn_controler_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.781     2.960    cnn_controler_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X105Y109       FDRE                                         r  cnn_controler_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            cnn_controler_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.285ns  (logic 0.045ns (3.502%)  route 1.240ns (96.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.240     1.240    cnn_controler_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X105Y109       LUT1 (Prop_lut1_I0_O)        0.045     1.285 r  cnn_controler_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     1.285    cnn_controler_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X105Y109       FDRE                                         r  cnn_controler_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.964     1.330    cnn_controler_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X105Y109       FDRE                                         r  cnn_controler_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[3]
                            (input port)
  Destination:            cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.857ns  (logic 0.396ns (21.350%)  route 1.460ns (78.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  btns_5bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  btns_5bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.460     1.857    cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[3]
    SLICE_X66Y110        FDRE                                         r  cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.932     1.298    cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X66Y110        FDRE                                         r  cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][3]/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[2]
                            (input port)
  Destination:            cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.074ns  (logic 0.427ns (20.613%)  route 1.646ns (79.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  btns_5bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  btns_5bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.646     2.074    cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[2]
    SLICE_X66Y111        FDRE                                         r  cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.932     1.298    cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X66Y111        FDRE                                         r  cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[4]
                            (input port)
  Destination:            cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.237ns  (logic 0.406ns (18.168%)  route 1.831ns (81.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btns_5bits_tri_i[4] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[4]
    T18                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  btns_5bits_tri_i_IBUF[4]_inst/O
                         net (fo=1, routed)           1.831     2.237    cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[4]
    SLICE_X61Y115        FDRE                                         r  cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.928     1.294    cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X61Y115        FDRE                                         r  cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][4]/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[1]
                            (input port)
  Destination:            cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.241ns  (logic 0.410ns (18.282%)  route 1.831ns (81.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btns_5bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  btns_5bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.831     2.241    cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[1]
    SLICE_X67Y115        FDRE                                         r  cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.928     1.294    cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X67Y115        FDRE                                         r  cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][1]/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[0]
                            (input port)
  Destination:            cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.248ns  (logic 0.385ns (17.137%)  route 1.863ns (82.863%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btns_5bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  btns_5bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.863     2.248    cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[0]
    SLICE_X65Y111        FDRE                                         r  cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.932     1.298    cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X65Y111        FDRE                                         r  cnn_controler_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.341ns  (logic 0.609ns (6.520%)  route 8.732ns (93.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.667     2.961    cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y46         FDRE                                         r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          8.098    11.515    <hidden>
    SLICE_X95Y114        LUT1 (Prop_lut1_I0_O)        0.153    11.668 f  <hidden>
                         net (fo=3, routed)           0.634    12.302    <hidden>
    SLICE_X95Y114        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.777     2.956    <hidden>
    SLICE_X95Y114        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.341ns  (logic 0.609ns (6.520%)  route 8.732ns (93.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.667     2.961    cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y46         FDRE                                         r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          8.098    11.515    <hidden>
    SLICE_X95Y114        LUT1 (Prop_lut1_I0_O)        0.153    11.668 f  <hidden>
                         net (fo=3, routed)           0.634    12.302    <hidden>
    SLICE_X95Y114        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.777     2.956    <hidden>
    SLICE_X95Y114        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.341ns  (logic 0.609ns (6.520%)  route 8.732ns (93.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.667     2.961    cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y46         FDRE                                         r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          8.098    11.515    <hidden>
    SLICE_X95Y114        LUT1 (Prop_lut1_I0_O)        0.153    11.668 f  <hidden>
                         net (fo=3, routed)           0.634    12.302    <hidden>
    SLICE_X95Y114        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.777     2.956    <hidden>
    SLICE_X95Y114        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.330ns  (logic 0.580ns (6.216%)  route 8.750ns (93.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.667     2.961    cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y46         FDRE                                         r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          8.098    11.515    <hidden>
    SLICE_X95Y114        LUT1 (Prop_lut1_I0_O)        0.124    11.639 f  <hidden>
                         net (fo=3, routed)           0.652    12.291    <hidden>
    SLICE_X83Y114        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.715     2.894    <hidden>
    SLICE_X83Y114        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.330ns  (logic 0.580ns (6.216%)  route 8.750ns (93.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.667     2.961    cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y46         FDRE                                         r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          8.098    11.515    <hidden>
    SLICE_X95Y114        LUT1 (Prop_lut1_I0_O)        0.124    11.639 f  <hidden>
                         net (fo=3, routed)           0.652    12.291    <hidden>
    SLICE_X83Y114        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.715     2.894    <hidden>
    SLICE_X83Y114        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.330ns  (logic 0.580ns (6.216%)  route 8.750ns (93.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.667     2.961    cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y46         FDRE                                         r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          8.098    11.515    <hidden>
    SLICE_X95Y114        LUT1 (Prop_lut1_I0_O)        0.124    11.639 f  <hidden>
                         net (fo=3, routed)           0.652    12.291    <hidden>
    SLICE_X83Y114        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.715     2.894    <hidden>
    SLICE_X83Y114        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.039ns  (logic 0.609ns (6.738%)  route 8.430ns (93.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.667     2.961    cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y46         FDRE                                         r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          7.898    11.315    <hidden>
    SLICE_X96Y117        LUT1 (Prop_lut1_I0_O)        0.153    11.468 f  <hidden>
                         net (fo=3, routed)           0.532    12.000    <hidden>
    SLICE_X96Y117        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.774     2.953    <hidden>
    SLICE_X96Y117        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.039ns  (logic 0.609ns (6.738%)  route 8.430ns (93.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.667     2.961    cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y46         FDRE                                         r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          7.898    11.315    <hidden>
    SLICE_X96Y117        LUT1 (Prop_lut1_I0_O)        0.153    11.468 f  <hidden>
                         net (fo=3, routed)           0.532    12.000    <hidden>
    SLICE_X96Y117        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.774     2.953    <hidden>
    SLICE_X96Y117        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.039ns  (logic 0.609ns (6.738%)  route 8.430ns (93.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.667     2.961    cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y46         FDRE                                         r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          7.898    11.315    <hidden>
    SLICE_X96Y117        LUT1 (Prop_lut1_I0_O)        0.153    11.468 f  <hidden>
                         net (fo=3, routed)           0.532    12.000    <hidden>
    SLICE_X96Y117        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.774     2.953    <hidden>
    SLICE_X96Y117        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.958ns  (logic 0.580ns (6.474%)  route 8.378ns (93.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.667     2.961    cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y46         FDRE                                         r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          7.898    11.315    <hidden>
    SLICE_X96Y117        LUT1 (Prop_lut1_I0_O)        0.124    11.439 f  <hidden>
                         net (fo=3, routed)           0.480    11.919    <hidden>
    SLICE_X96Y116        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.775     2.954    <hidden>
    SLICE_X96Y116        FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.186ns (26.823%)  route 0.507ns (73.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.561     0.896    cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y46         FDRE                                         r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.331     1.368    <hidden>
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.413 f  <hidden>
                         net (fo=3, routed)           0.177     1.590    <hidden>
    SLICE_X44Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.830     1.196    <hidden>
    SLICE_X44Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.186ns (26.823%)  route 0.507ns (73.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.561     0.896    cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y46         FDRE                                         r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.331     1.368    <hidden>
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.413 f  <hidden>
                         net (fo=3, routed)           0.177     1.590    <hidden>
    SLICE_X44Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.830     1.196    <hidden>
    SLICE_X44Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.186ns (26.823%)  route 0.507ns (73.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.561     0.896    cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y46         FDRE                                         r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.331     1.368    <hidden>
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.413 f  <hidden>
                         net (fo=3, routed)           0.177     1.590    <hidden>
    SLICE_X44Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.830     1.196    <hidden>
    SLICE_X44Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.906ns  (logic 0.183ns (20.192%)  route 0.723ns (79.808%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.561     0.896    cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y46         FDRE                                         r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.546     1.584    <hidden>
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.042     1.626 f  <hidden>
                         net (fo=3, routed)           0.177     1.803    <hidden>
    SLICE_X37Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.823     1.189    <hidden>
    SLICE_X37Y34         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.906ns  (logic 0.183ns (20.192%)  route 0.723ns (79.808%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.561     0.896    cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y46         FDRE                                         r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.546     1.584    <hidden>
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.042     1.626 f  <hidden>
                         net (fo=3, routed)           0.177     1.803    <hidden>
    SLICE_X37Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.823     1.189    <hidden>
    SLICE_X37Y34         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.906ns  (logic 0.183ns (20.192%)  route 0.723ns (79.808%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.561     0.896    cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y46         FDRE                                         r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.546     1.584    <hidden>
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.042     1.626 f  <hidden>
                         net (fo=3, routed)           0.177     1.803    <hidden>
    SLICE_X37Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.823     1.189    <hidden>
    SLICE_X37Y34         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.927ns  (logic 0.186ns (20.072%)  route 0.741ns (79.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.561     0.896    cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y46         FDRE                                         r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.577     1.614    <hidden>
    SLICE_X50Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.659 f  <hidden>
                         net (fo=3, routed)           0.164     1.823    <hidden>
    SLICE_X52Y32         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.817     1.183    <hidden>
    SLICE_X52Y32         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.927ns  (logic 0.186ns (20.072%)  route 0.741ns (79.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.561     0.896    cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y46         FDRE                                         r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.577     1.614    <hidden>
    SLICE_X50Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.659 f  <hidden>
                         net (fo=3, routed)           0.164     1.823    <hidden>
    SLICE_X52Y32         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.817     1.183    <hidden>
    SLICE_X52Y32         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.927ns  (logic 0.186ns (20.072%)  route 0.741ns (79.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.561     0.896    cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y46         FDRE                                         r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.577     1.614    <hidden>
    SLICE_X50Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.659 f  <hidden>
                         net (fo=3, routed)           0.164     1.823    <hidden>
    SLICE_X52Y32         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.817     1.183    <hidden>
    SLICE_X52Y32         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.186ns (19.894%)  route 0.749ns (80.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.561     0.896    cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y46         FDRE                                         r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.546     1.584    <hidden>
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.045     1.629 f  <hidden>
                         net (fo=3, routed)           0.202     1.831    <hidden>
    SLICE_X37Y29         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       0.818     1.184    <hidden>
    SLICE_X37Y29         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[0]
                            (internal pin)
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y25          DSP48E1                      0.000     0.000 r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0_n_53
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.691     2.870    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/CLK

Slack:                    inf
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[10]
                            (internal pin)
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y25          DSP48E1                      0.000     0.000 r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0_n_43
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.691     2.870    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/CLK

Slack:                    inf
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[11]
                            (internal pin)
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y25          DSP48E1                      0.000     0.000 r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0_n_42
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.691     2.870    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/CLK

Slack:                    inf
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[12]
                            (internal pin)
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y25          DSP48E1                      0.000     0.000 r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0_n_41
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.691     2.870    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/CLK

Slack:                    inf
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[13]
                            (internal pin)
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y25          DSP48E1                      0.000     0.000 r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0_n_40
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.691     2.870    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/CLK

Slack:                    inf
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[14]
                            (internal pin)
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y25          DSP48E1                      0.000     0.000 r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0_n_39
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.691     2.870    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/CLK

Slack:                    inf
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[15]
                            (internal pin)
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y25          DSP48E1                      0.000     0.000 r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0_n_38
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.691     2.870    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/CLK

Slack:                    inf
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y25          DSP48E1                      0.000     0.000 r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0_n_37
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.691     2.870    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/CLK

Slack:                    inf
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[17]
                            (internal pin)
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y25          DSP48E1                      0.000     0.000 r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0_n_36
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.691     2.870    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/CLK

Slack:                    inf
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[18]
                            (internal pin)
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y25          DSP48E1                      0.000     0.000 r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0_n_35
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.691     2.870    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[0]
                            (internal pin)
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y25          DSP48E1                      0.000     0.000 r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0_n_53
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.867     3.161    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/CLK

Slack:                    inf
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[10]
                            (internal pin)
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y25          DSP48E1                      0.000     0.000 r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0_n_43
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.867     3.161    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/CLK

Slack:                    inf
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[11]
                            (internal pin)
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y25          DSP48E1                      0.000     0.000 r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0_n_42
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.867     3.161    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/CLK

Slack:                    inf
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[12]
                            (internal pin)
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y25          DSP48E1                      0.000     0.000 r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0_n_41
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.867     3.161    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/CLK

Slack:                    inf
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[13]
                            (internal pin)
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y25          DSP48E1                      0.000     0.000 r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0_n_40
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.867     3.161    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/CLK

Slack:                    inf
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[14]
                            (internal pin)
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y25          DSP48E1                      0.000     0.000 r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0_n_39
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.867     3.161    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/CLK

Slack:                    inf
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[15]
                            (internal pin)
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y25          DSP48E1                      0.000     0.000 r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0_n_38
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.867     3.161    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/CLK

Slack:                    inf
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y25          DSP48E1                      0.000     0.000 r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0_n_37
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.867     3.161    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/CLK

Slack:                    inf
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[17]
                            (internal pin)
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y25          DSP48E1                      0.000     0.000 r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0_n_36
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.867     3.161    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/CLK

Slack:                    inf
  Source:                 cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[18]
                            (internal pin)
  Destination:            cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y25          DSP48E1                      0.000     0.000 r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/tmp_product__0_n_35
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_controler_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_controler_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_controler_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22353, routed)       1.867     3.161    cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/ap_clk
    DSP48_X4Y26          DSP48E1                                      r  cnn_controler_i/cnn_accelerator_0/inst/mul_32s_32s_32_2_1_U158/buff0_reg/CLK





