#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x12be0ebc0 .scope module, "traffic_light_controller_tb" "traffic_light_controller_tb" 2 2;
 .timescale 0 0;
v0x12be25350_0 .var "tbclk", 0 0;
v0x12be253e0_0 .net "tblightout", 11 0, v0x12be24b50_0;  1 drivers
v0x12be25470_0 .var "tbmode", 0 0;
S_0x12be0ed30 .scope module, "DUT" "traffic_light_controller" 2 12, 3 1 0, S_0x12be0ebc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mode";
    .port_info 2 /OUTPUT 12 "lightout";
P_0x12be15150 .param/l "lightout_eg" 0 3 8, C4<001100001001>;
P_0x12be15190 .param/l "lightout_ey" 0 3 9, C4<001010010001>;
P_0x12be151d0 .param/l "lightout_ng" 0 3 4, C4<100001001001>;
P_0x12be15210 .param/l "lightout_ny" 0 3 5, C4<010001001010>;
P_0x12be15250 .param/l "lightout_sg" 0 3 10, C4<001001100001>;
P_0x12be15290 .param/l "lightout_sy" 0 3 11, C4<010001010001>;
P_0x12be152d0 .param/l "lightout_wg" 0 3 6, C4<001001001100>;
P_0x12be15310 .param/l "lightout_wy" 0 3 7, C4<001010001010>;
v0x12be084e0_0 .net "clk", 0 0, v0x12be25350_0;  1 drivers
v0x12be24ab0_0 .var/real "elapsed_time", 0 0;
v0x12be24b50_0 .var "lightout", 11 0;
v0x12be24c10_0 .net "mode", 0 0, v0x12be25470_0;  1 drivers
v0x12be24cb0_0 .var "next_lightout", 11 0;
v0x12be24da0_0 .var/real "next_timer", 0 0;
v0x12be24e40_0 .var/real "start_timer", 0 0;
v0x12be24ee0_0 .var/real "timer", 0 0;
v0x12be24f80_0 .var/real "timer1", 0 0;
v0x12be25090_0 .var/real "timer2", 0 0;
v0x12be25120_0 .var/real "timer30", 0 0;
v0x12be251c0_0 .var/real "timer31", 0 0;
v0x12be25260_0 .var/real "timer4", 0 0;
E_0x12be0fc90 .event posedge, v0x12be084e0_0;
    .scope S_0x12be0ed30;
T_0 ;
    %pushi/real 1677721600, 4071; load=50.0000
    %store/real v0x12be24f80_0;
    %pushi/real 2013265920, 4070; load=30.0000
    %store/real v0x12be25090_0;
    %pushi/real 2013265920, 4072; load=120.000
    %store/real v0x12be25260_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %store/real v0x12be25120_0;
    %pushi/real 1207959552, 4069; load=9.00000
    %store/real v0x12be251c0_0;
    %end;
    .thread T_0;
    .scope S_0x12be0ed30;
T_1 ;
    %load/real v0x12be25260_0;
    %store/real v0x12be24ee0_0;
    %load/real v0x12be251c0_0;
    %store/real v0x12be24da0_0;
    %pushi/vec4 2121, 0, 12;
    %store/vec4 v0x12be24b50_0, 0, 12;
    %pushi/vec4 1098, 0, 12;
    %store/vec4 v0x12be24cb0_0, 0, 12;
    %vpi_func 3 27 "$time" 64 {0 0 0};
    %cvt/rv;
    %store/real v0x12be24e40_0;
    %end;
    .thread T_1;
    .scope S_0x12be0ed30;
T_2 ;
    %wait E_0x12be0fc90;
    %vpi_func 3 32 "$time" 64 {0 0 0};
    %cvt/rv;
    %load/real v0x12be24e40_0;
    %sub/wr;
    %store/real v0x12be24ab0_0;
    %load/real v0x12be24ee0_0;
    %load/real v0x12be24ab0_0;
    %cmp/wr;
    %flag_or 5, 4;
    %jmp/0xz  T_2.0, 5;
    %load/vec4 v0x12be24cb0_0;
    %store/vec4 v0x12be24b50_0, 0, 12;
    %load/real v0x12be24da0_0;
    %store/real v0x12be24ee0_0;
    %vpi_func 3 37 "$time" 64 {0 0 0};
    %cvt/rv;
    %store/real v0x12be24e40_0;
    %load/vec4 v0x12be24c10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.2 ;
    %load/real v0x12be24da0_0;
    %dup/real;
    %load/real v0x12be24f80_0;
    %cmp/wr;
    %jmp/1 T_2.5, 4;
    %dup/real;
    %load/real v0x12be25260_0;
    %cmp/wr;
    %jmp/1 T_2.6, 4;
    %dup/real;
    %load/real v0x12be251c0_0;
    %cmp/wr;
    %jmp/1 T_2.7, 4;
    %dup/real;
    %load/real v0x12be25120_0;
    %cmp/wr;
    %jmp/1 T_2.8, 4;
    %jmp T_2.9;
T_2.5 ;
    %load/real v0x12be25120_0;
    %store/real v0x12be24da0_0;
    %jmp T_2.9;
T_2.6 ;
    %load/real v0x12be251c0_0;
    %store/real v0x12be24da0_0;
    %jmp T_2.9;
T_2.7 ;
    %load/real v0x12be24f80_0;
    %store/real v0x12be24da0_0;
    %jmp T_2.9;
T_2.8 ;
    %load/real v0x12be25260_0;
    %store/real v0x12be24da0_0;
    %jmp T_2.9;
T_2.9 ;
    %pop/real 1;
    %jmp T_2.4;
T_2.3 ;
    %load/real v0x12be24da0_0;
    %dup/real;
    %load/real v0x12be24f80_0;
    %cmp/wr;
    %jmp/1 T_2.10, 4;
    %dup/real;
    %load/real v0x12be25120_0;
    %cmp/wr;
    %jmp/1 T_2.11, 4;
    %jmp T_2.12;
T_2.10 ;
    %load/real v0x12be25120_0;
    %store/real v0x12be24da0_0;
    %jmp T_2.12;
T_2.11 ;
    %load/real v0x12be24f80_0;
    %store/real v0x12be24da0_0;
    %jmp T_2.12;
T_2.12 ;
    %pop/real 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %load/vec4 v0x12be24cb0_0;
    %dup/vec4;
    %pushi/vec4 2121, 0, 12;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 1098, 0, 12;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 588, 0, 12;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 650, 0, 12;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 777, 0, 12;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 657, 0, 12;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 609, 0, 12;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 1105, 0, 12;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %pushi/vec4 2121, 0, 12;
    %store/vec4 v0x12be24cb0_0, 0, 12;
    %jmp T_2.22;
T_2.13 ;
    %pushi/vec4 1098, 0, 12;
    %store/vec4 v0x12be24cb0_0, 0, 12;
    %jmp T_2.22;
T_2.14 ;
    %pushi/vec4 588, 0, 12;
    %store/vec4 v0x12be24cb0_0, 0, 12;
    %jmp T_2.22;
T_2.15 ;
    %pushi/vec4 650, 0, 12;
    %store/vec4 v0x12be24cb0_0, 0, 12;
    %jmp T_2.22;
T_2.16 ;
    %pushi/vec4 777, 0, 12;
    %store/vec4 v0x12be24cb0_0, 0, 12;
    %jmp T_2.22;
T_2.17 ;
    %pushi/vec4 657, 0, 12;
    %store/vec4 v0x12be24cb0_0, 0, 12;
    %jmp T_2.22;
T_2.18 ;
    %pushi/vec4 609, 0, 12;
    %store/vec4 v0x12be24cb0_0, 0, 12;
    %jmp T_2.22;
T_2.19 ;
    %pushi/vec4 1105, 0, 12;
    %store/vec4 v0x12be24cb0_0, 0, 12;
    %jmp T_2.22;
T_2.20 ;
    %pushi/vec4 2121, 0, 12;
    %store/vec4 v0x12be24cb0_0, 0, 12;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12be0ebc0;
T_3 ;
    %delay 10, 0;
    %load/vec4 v0x12be25350_0;
    %inv;
    %store/vec4 v0x12be25350_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12be0ebc0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12be25350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12be25470_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x12be0ebc0;
T_5 ;
    %delay 500, 0;
    %vpi_call 2 14 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x12be0ebc0;
T_6 ;
    %delay 150, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12be25470_0, 0, 1;
    %delay 130, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12be25470_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x12be0ebc0;
T_7 ;
    %vpi_call 2 19 "$dumpfile", "traffic.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "traffic_light_controller_tb.v";
    "./traffic_light_controller_non_uniform.v";
