INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Vivado_fpga/PROJECTS/simple_cpu/simple_cpu.srcs/sources_1/new/simple_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Vivado_fpga/PROJECTS/simple_cpu/simple_cpu.srcs/sim_1/new/cpu_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_testbench
