
uart_rec.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001304  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08001490  08001490  00002490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080014d0  080014d0  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080014d0  080014d0  0000300c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080014d0  080014d0  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080014d0  080014d0  000024d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080014d4  080014d4  000024d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080014d8  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  080014e4  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  080014e4  0000302c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003d10  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000e5f  00000000  00000000  00006d4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000510  00000000  00000000  00007bb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000003af  00000000  00000000  000080c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fc63  00000000  00000000  0000846f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005237  00000000  00000000  000280d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c14de  00000000  00000000  0002d309  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ee7e7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000128c  00000000  00000000  000ee82c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000046  00000000  00000000  000efab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	2000000c 	.word	0x2000000c
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08001478 	.word	0x08001478

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000010 	.word	0x20000010
 80001c8:	08001478 	.word	0x08001478

080001cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	b082      	sub	sp, #8
 80001d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d2:	f000 f942 	bl	800045a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d6:	f000 f865 	bl	80002a4 <SystemClock_Config>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */

  RCC->APB1ENR1 |= RCC_APB1ENR1_USART3EN; // AS WELL CLOCK
 80001da:	4b2e      	ldr	r3, [pc, #184]	@ (8000294 <main+0xc8>)
 80001dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80001de:	4a2d      	ldr	r2, [pc, #180]	@ (8000294 <main+0xc8>)
 80001e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80001e4:	6593      	str	r3, [r2, #88]	@ 0x58
  RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN | RCC_AHB2ENR_GPIOCEN ;
 80001e6:	4b2b      	ldr	r3, [pc, #172]	@ (8000294 <main+0xc8>)
 80001e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80001ea:	4a2a      	ldr	r2, [pc, #168]	@ (8000294 <main+0xc8>)
 80001ec:	f043 0306 	orr.w	r3, r3, #6
 80001f0:	64d3      	str	r3, [r2, #76]	@ 0x4c

  // DEFINE ALTERNATE FUNCT IN MODER REGISTER
  GPIOB->MODER &= ~GPIO_MODER_MODE11_0;
 80001f2:	4b29      	ldr	r3, [pc, #164]	@ (8000298 <main+0xcc>)
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	4a28      	ldr	r2, [pc, #160]	@ (8000298 <main+0xcc>)
 80001f8:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80001fc:	6013      	str	r3, [r2, #0]
  GPIOC->MODER &= ~GPIO_MODER_MODE4_0;
 80001fe:	4b27      	ldr	r3, [pc, #156]	@ (800029c <main+0xd0>)
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	4a26      	ldr	r2, [pc, #152]	@ (800029c <main+0xd0>)
 8000204:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000208:	6013      	str	r3, [r2, #0]

  // SPEED
  GPIOB->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR11_1;
 800020a:	4b23      	ldr	r3, [pc, #140]	@ (8000298 <main+0xcc>)
 800020c:	689b      	ldr	r3, [r3, #8]
 800020e:	4a22      	ldr	r2, [pc, #136]	@ (8000298 <main+0xcc>)
 8000210:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000214:	6093      	str	r3, [r2, #8]
  GPIOC->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR4_1;
 8000216:	4b21      	ldr	r3, [pc, #132]	@ (800029c <main+0xd0>)
 8000218:	689b      	ldr	r3, [r3, #8]
 800021a:	4a20      	ldr	r2, [pc, #128]	@ (800029c <main+0xd0>)
 800021c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000220:	6093      	str	r3, [r2, #8]

  // ALTERNATE FUNCTION
  GPIOB->AFR[0] |= GPIO_AFRH_AFSEL11_2 | GPIO_AFRH_AFSEL11_1 | GPIO_AFRH_AFSEL11_0;
 8000222:	4b1d      	ldr	r3, [pc, #116]	@ (8000298 <main+0xcc>)
 8000224:	6a1b      	ldr	r3, [r3, #32]
 8000226:	4a1c      	ldr	r2, [pc, #112]	@ (8000298 <main+0xcc>)
 8000228:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 800022c:	6213      	str	r3, [r2, #32]
  GPIOC->AFR[1] |= GPIO_AFRL_AFSEL4_2 | GPIO_AFRL_AFSEL4_1 | GPIO_AFRL_AFSEL4_0;
 800022e:	4b1b      	ldr	r3, [pc, #108]	@ (800029c <main+0xd0>)
 8000230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000232:	4a1a      	ldr	r2, [pc, #104]	@ (800029c <main+0xd0>)
 8000234:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8000238:	6253      	str	r3, [r2, #36]	@ 0x24

  // BAUDE RATE
  USART3->BRR = 832;
 800023a:	4b19      	ldr	r3, [pc, #100]	@ (80002a0 <main+0xd4>)
 800023c:	f44f 7250 	mov.w	r2, #832	@ 0x340
 8000240:	60da      	str	r2, [r3, #12]

  // RECEIVER
  USART3->CR1 |= USART_CR1_UE | USART_CR1_TE | USART_CR1_OVER8 | USART_CR1_RE;
 8000242:	4b17      	ldr	r3, [pc, #92]	@ (80002a0 <main+0xd4>)
 8000244:	681b      	ldr	r3, [r3, #0]
 8000246:	4a16      	ldr	r2, [pc, #88]	@ (80002a0 <main+0xd4>)
 8000248:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800024c:	f043 030d 	orr.w	r3, r3, #13
 8000250:	6013      	str	r3, [r2, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //RECEIVER DATA
	  while((USART3->ISR & USART_ISR_RXNE) == 0);
 8000252:	bf00      	nop
 8000254:	4b12      	ldr	r3, [pc, #72]	@ (80002a0 <main+0xd4>)
 8000256:	69db      	ldr	r3, [r3, #28]
 8000258:	f003 0320 	and.w	r3, r3, #32
 800025c:	2b00      	cmp	r3, #0
 800025e:	d0f9      	beq.n	8000254 <main+0x88>
	  data = USART3->RDR;
 8000260:	4b0f      	ldr	r3, [pc, #60]	@ (80002a0 <main+0xd4>)
 8000262:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8000264:	b29b      	uxth	r3, r3
 8000266:	71fb      	strb	r3, [r7, #7]

	  // TRANSMITTE DATA
	  USART3->TDR = data;	//0b1010 1010
 8000268:	4b0d      	ldr	r3, [pc, #52]	@ (80002a0 <main+0xd4>)
 800026a:	79fa      	ldrb	r2, [r7, #7]
 800026c:	b292      	uxth	r2, r2
 800026e:	851a      	strh	r2, [r3, #40]	@ 0x28
	  while ((USART3->ISR & USART_ISR_TC) == 0);
 8000270:	bf00      	nop
 8000272:	4b0b      	ldr	r3, [pc, #44]	@ (80002a0 <main+0xd4>)
 8000274:	69db      	ldr	r3, [r3, #28]
 8000276:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800027a:	2b00      	cmp	r3, #0
 800027c:	d0f9      	beq.n	8000272 <main+0xa6>
	  USART3->ICR |= USART_ICR_TCCF;
 800027e:	4b08      	ldr	r3, [pc, #32]	@ (80002a0 <main+0xd4>)
 8000280:	6a1b      	ldr	r3, [r3, #32]
 8000282:	4a07      	ldr	r2, [pc, #28]	@ (80002a0 <main+0xd4>)
 8000284:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000288:	6213      	str	r3, [r2, #32]

	  HAL_Delay(1000);
 800028a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800028e:	f000 f959 	bl	8000544 <HAL_Delay>
	  while((USART3->ISR & USART_ISR_RXNE) == 0);
 8000292:	e7de      	b.n	8000252 <main+0x86>
 8000294:	40021000 	.word	0x40021000
 8000298:	48000400 	.word	0x48000400
 800029c:	48000800 	.word	0x48000800
 80002a0:	40004800 	.word	0x40004800

080002a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b096      	sub	sp, #88	@ 0x58
 80002a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002aa:	f107 0314 	add.w	r3, r7, #20
 80002ae:	2244      	movs	r2, #68	@ 0x44
 80002b0:	2100      	movs	r1, #0
 80002b2:	4618      	mov	r0, r3
 80002b4:	f001 f8b4 	bl	8001420 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002b8:	463b      	mov	r3, r7
 80002ba:	2200      	movs	r2, #0
 80002bc:	601a      	str	r2, [r3, #0]
 80002be:	605a      	str	r2, [r3, #4]
 80002c0:	609a      	str	r2, [r3, #8]
 80002c2:	60da      	str	r2, [r3, #12]
 80002c4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80002c6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80002ca:	f000 fa53 	bl	8000774 <HAL_PWREx_ControlVoltageScaling>
 80002ce:	4603      	mov	r3, r0
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d001      	beq.n	80002d8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80002d4:	f000 f82c 	bl	8000330 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80002d8:	2310      	movs	r3, #16
 80002da:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80002dc:	2301      	movs	r3, #1
 80002de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80002e0:	2300      	movs	r3, #0
 80002e2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80002e4:	2360      	movs	r3, #96	@ 0x60
 80002e6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002e8:	2300      	movs	r3, #0
 80002ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ec:	f107 0314 	add.w	r3, r7, #20
 80002f0:	4618      	mov	r0, r3
 80002f2:	f000 fa95 	bl	8000820 <HAL_RCC_OscConfig>
 80002f6:	4603      	mov	r3, r0
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d001      	beq.n	8000300 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80002fc:	f000 f818 	bl	8000330 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000300:	230f      	movs	r3, #15
 8000302:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000304:	2300      	movs	r3, #0
 8000306:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000308:	2300      	movs	r3, #0
 800030a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800030c:	2300      	movs	r3, #0
 800030e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000310:	2300      	movs	r3, #0
 8000312:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000314:	463b      	mov	r3, r7
 8000316:	2100      	movs	r1, #0
 8000318:	4618      	mov	r0, r3
 800031a:	f000 fe95 	bl	8001048 <HAL_RCC_ClockConfig>
 800031e:	4603      	mov	r3, r0
 8000320:	2b00      	cmp	r3, #0
 8000322:	d001      	beq.n	8000328 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000324:	f000 f804 	bl	8000330 <Error_Handler>
  }
}
 8000328:	bf00      	nop
 800032a:	3758      	adds	r7, #88	@ 0x58
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}

08000330 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000330:	b480      	push	{r7}
 8000332:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000334:	b672      	cpsid	i
}
 8000336:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000338:	bf00      	nop
 800033a:	e7fd      	b.n	8000338 <Error_Handler+0x8>

0800033c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800033c:	b480      	push	{r7}
 800033e:	b083      	sub	sp, #12
 8000340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000342:	4b0f      	ldr	r3, [pc, #60]	@ (8000380 <HAL_MspInit+0x44>)
 8000344:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000346:	4a0e      	ldr	r2, [pc, #56]	@ (8000380 <HAL_MspInit+0x44>)
 8000348:	f043 0301 	orr.w	r3, r3, #1
 800034c:	6613      	str	r3, [r2, #96]	@ 0x60
 800034e:	4b0c      	ldr	r3, [pc, #48]	@ (8000380 <HAL_MspInit+0x44>)
 8000350:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000352:	f003 0301 	and.w	r3, r3, #1
 8000356:	607b      	str	r3, [r7, #4]
 8000358:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800035a:	4b09      	ldr	r3, [pc, #36]	@ (8000380 <HAL_MspInit+0x44>)
 800035c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800035e:	4a08      	ldr	r2, [pc, #32]	@ (8000380 <HAL_MspInit+0x44>)
 8000360:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000364:	6593      	str	r3, [r2, #88]	@ 0x58
 8000366:	4b06      	ldr	r3, [pc, #24]	@ (8000380 <HAL_MspInit+0x44>)
 8000368:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800036a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800036e:	603b      	str	r3, [r7, #0]
 8000370:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000372:	bf00      	nop
 8000374:	370c      	adds	r7, #12
 8000376:	46bd      	mov	sp, r7
 8000378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop
 8000380:	40021000 	.word	0x40021000

08000384 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000384:	b480      	push	{r7}
 8000386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000388:	bf00      	nop
 800038a:	e7fd      	b.n	8000388 <NMI_Handler+0x4>

0800038c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800038c:	b480      	push	{r7}
 800038e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000390:	bf00      	nop
 8000392:	e7fd      	b.n	8000390 <HardFault_Handler+0x4>

08000394 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000394:	b480      	push	{r7}
 8000396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000398:	bf00      	nop
 800039a:	e7fd      	b.n	8000398 <MemManage_Handler+0x4>

0800039c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800039c:	b480      	push	{r7}
 800039e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003a0:	bf00      	nop
 80003a2:	e7fd      	b.n	80003a0 <BusFault_Handler+0x4>

080003a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003a8:	bf00      	nop
 80003aa:	e7fd      	b.n	80003a8 <UsageFault_Handler+0x4>

080003ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003ac:	b480      	push	{r7}
 80003ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003b0:	bf00      	nop
 80003b2:	46bd      	mov	sp, r7
 80003b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b8:	4770      	bx	lr

080003ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003ba:	b480      	push	{r7}
 80003bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003be:	bf00      	nop
 80003c0:	46bd      	mov	sp, r7
 80003c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c6:	4770      	bx	lr

080003c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003c8:	b480      	push	{r7}
 80003ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003cc:	bf00      	nop
 80003ce:	46bd      	mov	sp, r7
 80003d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d4:	4770      	bx	lr

080003d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003d6:	b580      	push	{r7, lr}
 80003d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003da:	f000 f893 	bl	8000504 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003de:	bf00      	nop
 80003e0:	bd80      	pop	{r7, pc}
	...

080003e4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80003e4:	b480      	push	{r7}
 80003e6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80003e8:	4b06      	ldr	r3, [pc, #24]	@ (8000404 <SystemInit+0x20>)
 80003ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80003ee:	4a05      	ldr	r2, [pc, #20]	@ (8000404 <SystemInit+0x20>)
 80003f0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80003f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80003f8:	bf00      	nop
 80003fa:	46bd      	mov	sp, r7
 80003fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000400:	4770      	bx	lr
 8000402:	bf00      	nop
 8000404:	e000ed00 	.word	0xe000ed00

08000408 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000408:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000440 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800040c:	f7ff ffea 	bl	80003e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000410:	480c      	ldr	r0, [pc, #48]	@ (8000444 <LoopForever+0x6>)
  ldr r1, =_edata
 8000412:	490d      	ldr	r1, [pc, #52]	@ (8000448 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000414:	4a0d      	ldr	r2, [pc, #52]	@ (800044c <LoopForever+0xe>)
  movs r3, #0
 8000416:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000418:	e002      	b.n	8000420 <LoopCopyDataInit>

0800041a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800041a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800041c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800041e:	3304      	adds	r3, #4

08000420 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000420:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000422:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000424:	d3f9      	bcc.n	800041a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000426:	4a0a      	ldr	r2, [pc, #40]	@ (8000450 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000428:	4c0a      	ldr	r4, [pc, #40]	@ (8000454 <LoopForever+0x16>)
  movs r3, #0
 800042a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800042c:	e001      	b.n	8000432 <LoopFillZerobss>

0800042e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800042e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000430:	3204      	adds	r2, #4

08000432 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000432:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000434:	d3fb      	bcc.n	800042e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000436:	f000 fffb 	bl	8001430 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800043a:	f7ff fec7 	bl	80001cc <main>

0800043e <LoopForever>:

LoopForever:
    b LoopForever
 800043e:	e7fe      	b.n	800043e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000440:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8000444:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000448:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800044c:	080014d8 	.word	0x080014d8
  ldr r2, =_sbss
 8000450:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000454:	2000002c 	.word	0x2000002c

08000458 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000458:	e7fe      	b.n	8000458 <ADC1_IRQHandler>

0800045a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800045a:	b580      	push	{r7, lr}
 800045c:	b082      	sub	sp, #8
 800045e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000460:	2300      	movs	r3, #0
 8000462:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000464:	2003      	movs	r0, #3
 8000466:	f000 f943 	bl	80006f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800046a:	200f      	movs	r0, #15
 800046c:	f000 f80e 	bl	800048c <HAL_InitTick>
 8000470:	4603      	mov	r3, r0
 8000472:	2b00      	cmp	r3, #0
 8000474:	d002      	beq.n	800047c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000476:	2301      	movs	r3, #1
 8000478:	71fb      	strb	r3, [r7, #7]
 800047a:	e001      	b.n	8000480 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800047c:	f7ff ff5e 	bl	800033c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000480:	79fb      	ldrb	r3, [r7, #7]
}
 8000482:	4618      	mov	r0, r3
 8000484:	3708      	adds	r7, #8
 8000486:	46bd      	mov	sp, r7
 8000488:	bd80      	pop	{r7, pc}
	...

0800048c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	b084      	sub	sp, #16
 8000490:	af00      	add	r7, sp, #0
 8000492:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000494:	2300      	movs	r3, #0
 8000496:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000498:	4b17      	ldr	r3, [pc, #92]	@ (80004f8 <HAL_InitTick+0x6c>)
 800049a:	781b      	ldrb	r3, [r3, #0]
 800049c:	2b00      	cmp	r3, #0
 800049e:	d023      	beq.n	80004e8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80004a0:	4b16      	ldr	r3, [pc, #88]	@ (80004fc <HAL_InitTick+0x70>)
 80004a2:	681a      	ldr	r2, [r3, #0]
 80004a4:	4b14      	ldr	r3, [pc, #80]	@ (80004f8 <HAL_InitTick+0x6c>)
 80004a6:	781b      	ldrb	r3, [r3, #0]
 80004a8:	4619      	mov	r1, r3
 80004aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80004ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80004b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80004b6:	4618      	mov	r0, r3
 80004b8:	f000 f941 	bl	800073e <HAL_SYSTICK_Config>
 80004bc:	4603      	mov	r3, r0
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d10f      	bne.n	80004e2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	2b0f      	cmp	r3, #15
 80004c6:	d809      	bhi.n	80004dc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004c8:	2200      	movs	r2, #0
 80004ca:	6879      	ldr	r1, [r7, #4]
 80004cc:	f04f 30ff 	mov.w	r0, #4294967295
 80004d0:	f000 f919 	bl	8000706 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80004d4:	4a0a      	ldr	r2, [pc, #40]	@ (8000500 <HAL_InitTick+0x74>)
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	6013      	str	r3, [r2, #0]
 80004da:	e007      	b.n	80004ec <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80004dc:	2301      	movs	r3, #1
 80004de:	73fb      	strb	r3, [r7, #15]
 80004e0:	e004      	b.n	80004ec <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80004e2:	2301      	movs	r3, #1
 80004e4:	73fb      	strb	r3, [r7, #15]
 80004e6:	e001      	b.n	80004ec <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80004e8:	2301      	movs	r3, #1
 80004ea:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80004ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80004ee:	4618      	mov	r0, r3
 80004f0:	3710      	adds	r7, #16
 80004f2:	46bd      	mov	sp, r7
 80004f4:	bd80      	pop	{r7, pc}
 80004f6:	bf00      	nop
 80004f8:	20000008 	.word	0x20000008
 80004fc:	20000000 	.word	0x20000000
 8000500:	20000004 	.word	0x20000004

08000504 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000504:	b480      	push	{r7}
 8000506:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000508:	4b06      	ldr	r3, [pc, #24]	@ (8000524 <HAL_IncTick+0x20>)
 800050a:	781b      	ldrb	r3, [r3, #0]
 800050c:	461a      	mov	r2, r3
 800050e:	4b06      	ldr	r3, [pc, #24]	@ (8000528 <HAL_IncTick+0x24>)
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	4413      	add	r3, r2
 8000514:	4a04      	ldr	r2, [pc, #16]	@ (8000528 <HAL_IncTick+0x24>)
 8000516:	6013      	str	r3, [r2, #0]
}
 8000518:	bf00      	nop
 800051a:	46bd      	mov	sp, r7
 800051c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop
 8000524:	20000008 	.word	0x20000008
 8000528:	20000028 	.word	0x20000028

0800052c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0
  return uwTick;
 8000530:	4b03      	ldr	r3, [pc, #12]	@ (8000540 <HAL_GetTick+0x14>)
 8000532:	681b      	ldr	r3, [r3, #0]
}
 8000534:	4618      	mov	r0, r3
 8000536:	46bd      	mov	sp, r7
 8000538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop
 8000540:	20000028 	.word	0x20000028

08000544 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b084      	sub	sp, #16
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800054c:	f7ff ffee 	bl	800052c <HAL_GetTick>
 8000550:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000556:	68fb      	ldr	r3, [r7, #12]
 8000558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800055c:	d005      	beq.n	800056a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800055e:	4b0a      	ldr	r3, [pc, #40]	@ (8000588 <HAL_Delay+0x44>)
 8000560:	781b      	ldrb	r3, [r3, #0]
 8000562:	461a      	mov	r2, r3
 8000564:	68fb      	ldr	r3, [r7, #12]
 8000566:	4413      	add	r3, r2
 8000568:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800056a:	bf00      	nop
 800056c:	f7ff ffde 	bl	800052c <HAL_GetTick>
 8000570:	4602      	mov	r2, r0
 8000572:	68bb      	ldr	r3, [r7, #8]
 8000574:	1ad3      	subs	r3, r2, r3
 8000576:	68fa      	ldr	r2, [r7, #12]
 8000578:	429a      	cmp	r2, r3
 800057a:	d8f7      	bhi.n	800056c <HAL_Delay+0x28>
  {
  }
}
 800057c:	bf00      	nop
 800057e:	bf00      	nop
 8000580:	3710      	adds	r7, #16
 8000582:	46bd      	mov	sp, r7
 8000584:	bd80      	pop	{r7, pc}
 8000586:	bf00      	nop
 8000588:	20000008 	.word	0x20000008

0800058c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800058c:	b480      	push	{r7}
 800058e:	b085      	sub	sp, #20
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	f003 0307 	and.w	r3, r3, #7
 800059a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800059c:	4b0c      	ldr	r3, [pc, #48]	@ (80005d0 <__NVIC_SetPriorityGrouping+0x44>)
 800059e:	68db      	ldr	r3, [r3, #12]
 80005a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005a2:	68ba      	ldr	r2, [r7, #8]
 80005a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80005a8:	4013      	ands	r3, r2
 80005aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005ac:	68fb      	ldr	r3, [r7, #12]
 80005ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005b0:	68bb      	ldr	r3, [r7, #8]
 80005b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80005b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005be:	4a04      	ldr	r2, [pc, #16]	@ (80005d0 <__NVIC_SetPriorityGrouping+0x44>)
 80005c0:	68bb      	ldr	r3, [r7, #8]
 80005c2:	60d3      	str	r3, [r2, #12]
}
 80005c4:	bf00      	nop
 80005c6:	3714      	adds	r7, #20
 80005c8:	46bd      	mov	sp, r7
 80005ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ce:	4770      	bx	lr
 80005d0:	e000ed00 	.word	0xe000ed00

080005d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005d8:	4b04      	ldr	r3, [pc, #16]	@ (80005ec <__NVIC_GetPriorityGrouping+0x18>)
 80005da:	68db      	ldr	r3, [r3, #12]
 80005dc:	0a1b      	lsrs	r3, r3, #8
 80005de:	f003 0307 	and.w	r3, r3, #7
}
 80005e2:	4618      	mov	r0, r3
 80005e4:	46bd      	mov	sp, r7
 80005e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ea:	4770      	bx	lr
 80005ec:	e000ed00 	.word	0xe000ed00

080005f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b083      	sub	sp, #12
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	4603      	mov	r3, r0
 80005f8:	6039      	str	r1, [r7, #0]
 80005fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000600:	2b00      	cmp	r3, #0
 8000602:	db0a      	blt.n	800061a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000604:	683b      	ldr	r3, [r7, #0]
 8000606:	b2da      	uxtb	r2, r3
 8000608:	490c      	ldr	r1, [pc, #48]	@ (800063c <__NVIC_SetPriority+0x4c>)
 800060a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800060e:	0112      	lsls	r2, r2, #4
 8000610:	b2d2      	uxtb	r2, r2
 8000612:	440b      	add	r3, r1
 8000614:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000618:	e00a      	b.n	8000630 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800061a:	683b      	ldr	r3, [r7, #0]
 800061c:	b2da      	uxtb	r2, r3
 800061e:	4908      	ldr	r1, [pc, #32]	@ (8000640 <__NVIC_SetPriority+0x50>)
 8000620:	79fb      	ldrb	r3, [r7, #7]
 8000622:	f003 030f 	and.w	r3, r3, #15
 8000626:	3b04      	subs	r3, #4
 8000628:	0112      	lsls	r2, r2, #4
 800062a:	b2d2      	uxtb	r2, r2
 800062c:	440b      	add	r3, r1
 800062e:	761a      	strb	r2, [r3, #24]
}
 8000630:	bf00      	nop
 8000632:	370c      	adds	r7, #12
 8000634:	46bd      	mov	sp, r7
 8000636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063a:	4770      	bx	lr
 800063c:	e000e100 	.word	0xe000e100
 8000640:	e000ed00 	.word	0xe000ed00

08000644 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000644:	b480      	push	{r7}
 8000646:	b089      	sub	sp, #36	@ 0x24
 8000648:	af00      	add	r7, sp, #0
 800064a:	60f8      	str	r0, [r7, #12]
 800064c:	60b9      	str	r1, [r7, #8]
 800064e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	f003 0307 	and.w	r3, r3, #7
 8000656:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000658:	69fb      	ldr	r3, [r7, #28]
 800065a:	f1c3 0307 	rsb	r3, r3, #7
 800065e:	2b04      	cmp	r3, #4
 8000660:	bf28      	it	cs
 8000662:	2304      	movcs	r3, #4
 8000664:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000666:	69fb      	ldr	r3, [r7, #28]
 8000668:	3304      	adds	r3, #4
 800066a:	2b06      	cmp	r3, #6
 800066c:	d902      	bls.n	8000674 <NVIC_EncodePriority+0x30>
 800066e:	69fb      	ldr	r3, [r7, #28]
 8000670:	3b03      	subs	r3, #3
 8000672:	e000      	b.n	8000676 <NVIC_EncodePriority+0x32>
 8000674:	2300      	movs	r3, #0
 8000676:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000678:	f04f 32ff 	mov.w	r2, #4294967295
 800067c:	69bb      	ldr	r3, [r7, #24]
 800067e:	fa02 f303 	lsl.w	r3, r2, r3
 8000682:	43da      	mvns	r2, r3
 8000684:	68bb      	ldr	r3, [r7, #8]
 8000686:	401a      	ands	r2, r3
 8000688:	697b      	ldr	r3, [r7, #20]
 800068a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800068c:	f04f 31ff 	mov.w	r1, #4294967295
 8000690:	697b      	ldr	r3, [r7, #20]
 8000692:	fa01 f303 	lsl.w	r3, r1, r3
 8000696:	43d9      	mvns	r1, r3
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800069c:	4313      	orrs	r3, r2
         );
}
 800069e:	4618      	mov	r0, r3
 80006a0:	3724      	adds	r7, #36	@ 0x24
 80006a2:	46bd      	mov	sp, r7
 80006a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a8:	4770      	bx	lr
	...

080006ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	3b01      	subs	r3, #1
 80006b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80006bc:	d301      	bcc.n	80006c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006be:	2301      	movs	r3, #1
 80006c0:	e00f      	b.n	80006e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006c2:	4a0a      	ldr	r2, [pc, #40]	@ (80006ec <SysTick_Config+0x40>)
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	3b01      	subs	r3, #1
 80006c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006ca:	210f      	movs	r1, #15
 80006cc:	f04f 30ff 	mov.w	r0, #4294967295
 80006d0:	f7ff ff8e 	bl	80005f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006d4:	4b05      	ldr	r3, [pc, #20]	@ (80006ec <SysTick_Config+0x40>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006da:	4b04      	ldr	r3, [pc, #16]	@ (80006ec <SysTick_Config+0x40>)
 80006dc:	2207      	movs	r2, #7
 80006de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006e0:	2300      	movs	r3, #0
}
 80006e2:	4618      	mov	r0, r3
 80006e4:	3708      	adds	r7, #8
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	e000e010 	.word	0xe000e010

080006f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006f8:	6878      	ldr	r0, [r7, #4]
 80006fa:	f7ff ff47 	bl	800058c <__NVIC_SetPriorityGrouping>
}
 80006fe:	bf00      	nop
 8000700:	3708      	adds	r7, #8
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}

08000706 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000706:	b580      	push	{r7, lr}
 8000708:	b086      	sub	sp, #24
 800070a:	af00      	add	r7, sp, #0
 800070c:	4603      	mov	r3, r0
 800070e:	60b9      	str	r1, [r7, #8]
 8000710:	607a      	str	r2, [r7, #4]
 8000712:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000714:	2300      	movs	r3, #0
 8000716:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000718:	f7ff ff5c 	bl	80005d4 <__NVIC_GetPriorityGrouping>
 800071c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800071e:	687a      	ldr	r2, [r7, #4]
 8000720:	68b9      	ldr	r1, [r7, #8]
 8000722:	6978      	ldr	r0, [r7, #20]
 8000724:	f7ff ff8e 	bl	8000644 <NVIC_EncodePriority>
 8000728:	4602      	mov	r2, r0
 800072a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800072e:	4611      	mov	r1, r2
 8000730:	4618      	mov	r0, r3
 8000732:	f7ff ff5d 	bl	80005f0 <__NVIC_SetPriority>
}
 8000736:	bf00      	nop
 8000738:	3718      	adds	r7, #24
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}

0800073e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800073e:	b580      	push	{r7, lr}
 8000740:	b082      	sub	sp, #8
 8000742:	af00      	add	r7, sp, #0
 8000744:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000746:	6878      	ldr	r0, [r7, #4]
 8000748:	f7ff ffb0 	bl	80006ac <SysTick_Config>
 800074c:	4603      	mov	r3, r0
}
 800074e:	4618      	mov	r0, r3
 8000750:	3708      	adds	r7, #8
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
	...

08000758 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800075c:	4b04      	ldr	r3, [pc, #16]	@ (8000770 <HAL_PWREx_GetVoltageRange+0x18>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000764:	4618      	mov	r0, r3
 8000766:	46bd      	mov	sp, r7
 8000768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076c:	4770      	bx	lr
 800076e:	bf00      	nop
 8000770:	40007000 	.word	0x40007000

08000774 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000774:	b480      	push	{r7}
 8000776:	b085      	sub	sp, #20
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000782:	d130      	bne.n	80007e6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000784:	4b23      	ldr	r3, [pc, #140]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800078c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000790:	d038      	beq.n	8000804 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000792:	4b20      	ldr	r3, [pc, #128]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800079a:	4a1e      	ldr	r2, [pc, #120]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800079c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80007a0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80007a2:	4b1d      	ldr	r3, [pc, #116]	@ (8000818 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	2232      	movs	r2, #50	@ 0x32
 80007a8:	fb02 f303 	mul.w	r3, r2, r3
 80007ac:	4a1b      	ldr	r2, [pc, #108]	@ (800081c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80007ae:	fba2 2303 	umull	r2, r3, r2, r3
 80007b2:	0c9b      	lsrs	r3, r3, #18
 80007b4:	3301      	adds	r3, #1
 80007b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80007b8:	e002      	b.n	80007c0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	3b01      	subs	r3, #1
 80007be:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80007c0:	4b14      	ldr	r3, [pc, #80]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80007c2:	695b      	ldr	r3, [r3, #20]
 80007c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80007c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80007cc:	d102      	bne.n	80007d4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80007ce:	68fb      	ldr	r3, [r7, #12]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d1f2      	bne.n	80007ba <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80007d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80007d6:	695b      	ldr	r3, [r3, #20]
 80007d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80007dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80007e0:	d110      	bne.n	8000804 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80007e2:	2303      	movs	r3, #3
 80007e4:	e00f      	b.n	8000806 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80007e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80007ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80007f2:	d007      	beq.n	8000804 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80007f4:	4b07      	ldr	r3, [pc, #28]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80007fc:	4a05      	ldr	r2, [pc, #20]	@ (8000814 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80007fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000802:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000804:	2300      	movs	r3, #0
}
 8000806:	4618      	mov	r0, r3
 8000808:	3714      	adds	r7, #20
 800080a:	46bd      	mov	sp, r7
 800080c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000810:	4770      	bx	lr
 8000812:	bf00      	nop
 8000814:	40007000 	.word	0x40007000
 8000818:	20000000 	.word	0x20000000
 800081c:	431bde83 	.word	0x431bde83

08000820 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b088      	sub	sp, #32
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	2b00      	cmp	r3, #0
 800082c:	d102      	bne.n	8000834 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800082e:	2301      	movs	r3, #1
 8000830:	f000 bc02 	b.w	8001038 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000834:	4b96      	ldr	r3, [pc, #600]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 8000836:	689b      	ldr	r3, [r3, #8]
 8000838:	f003 030c 	and.w	r3, r3, #12
 800083c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800083e:	4b94      	ldr	r3, [pc, #592]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 8000840:	68db      	ldr	r3, [r3, #12]
 8000842:	f003 0303 	and.w	r3, r3, #3
 8000846:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	f003 0310 	and.w	r3, r3, #16
 8000850:	2b00      	cmp	r3, #0
 8000852:	f000 80e4 	beq.w	8000a1e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000856:	69bb      	ldr	r3, [r7, #24]
 8000858:	2b00      	cmp	r3, #0
 800085a:	d007      	beq.n	800086c <HAL_RCC_OscConfig+0x4c>
 800085c:	69bb      	ldr	r3, [r7, #24]
 800085e:	2b0c      	cmp	r3, #12
 8000860:	f040 808b 	bne.w	800097a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000864:	697b      	ldr	r3, [r7, #20]
 8000866:	2b01      	cmp	r3, #1
 8000868:	f040 8087 	bne.w	800097a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800086c:	4b88      	ldr	r3, [pc, #544]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	f003 0302 	and.w	r3, r3, #2
 8000874:	2b00      	cmp	r3, #0
 8000876:	d005      	beq.n	8000884 <HAL_RCC_OscConfig+0x64>
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	699b      	ldr	r3, [r3, #24]
 800087c:	2b00      	cmp	r3, #0
 800087e:	d101      	bne.n	8000884 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8000880:	2301      	movs	r3, #1
 8000882:	e3d9      	b.n	8001038 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	6a1a      	ldr	r2, [r3, #32]
 8000888:	4b81      	ldr	r3, [pc, #516]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	f003 0308 	and.w	r3, r3, #8
 8000890:	2b00      	cmp	r3, #0
 8000892:	d004      	beq.n	800089e <HAL_RCC_OscConfig+0x7e>
 8000894:	4b7e      	ldr	r3, [pc, #504]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800089c:	e005      	b.n	80008aa <HAL_RCC_OscConfig+0x8a>
 800089e:	4b7c      	ldr	r3, [pc, #496]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 80008a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80008a4:	091b      	lsrs	r3, r3, #4
 80008a6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d223      	bcs.n	80008f6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	6a1b      	ldr	r3, [r3, #32]
 80008b2:	4618      	mov	r0, r3
 80008b4:	f000 fd54 	bl	8001360 <RCC_SetFlashLatencyFromMSIRange>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80008be:	2301      	movs	r3, #1
 80008c0:	e3ba      	b.n	8001038 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80008c2:	4b73      	ldr	r3, [pc, #460]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	4a72      	ldr	r2, [pc, #456]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 80008c8:	f043 0308 	orr.w	r3, r3, #8
 80008cc:	6013      	str	r3, [r2, #0]
 80008ce:	4b70      	ldr	r3, [pc, #448]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	6a1b      	ldr	r3, [r3, #32]
 80008da:	496d      	ldr	r1, [pc, #436]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 80008dc:	4313      	orrs	r3, r2
 80008de:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80008e0:	4b6b      	ldr	r3, [pc, #428]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 80008e2:	685b      	ldr	r3, [r3, #4]
 80008e4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	69db      	ldr	r3, [r3, #28]
 80008ec:	021b      	lsls	r3, r3, #8
 80008ee:	4968      	ldr	r1, [pc, #416]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 80008f0:	4313      	orrs	r3, r2
 80008f2:	604b      	str	r3, [r1, #4]
 80008f4:	e025      	b.n	8000942 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80008f6:	4b66      	ldr	r3, [pc, #408]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	4a65      	ldr	r2, [pc, #404]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 80008fc:	f043 0308 	orr.w	r3, r3, #8
 8000900:	6013      	str	r3, [r2, #0]
 8000902:	4b63      	ldr	r3, [pc, #396]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	6a1b      	ldr	r3, [r3, #32]
 800090e:	4960      	ldr	r1, [pc, #384]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 8000910:	4313      	orrs	r3, r2
 8000912:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000914:	4b5e      	ldr	r3, [pc, #376]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 8000916:	685b      	ldr	r3, [r3, #4]
 8000918:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	69db      	ldr	r3, [r3, #28]
 8000920:	021b      	lsls	r3, r3, #8
 8000922:	495b      	ldr	r1, [pc, #364]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 8000924:	4313      	orrs	r3, r2
 8000926:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000928:	69bb      	ldr	r3, [r7, #24]
 800092a:	2b00      	cmp	r3, #0
 800092c:	d109      	bne.n	8000942 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	6a1b      	ldr	r3, [r3, #32]
 8000932:	4618      	mov	r0, r3
 8000934:	f000 fd14 	bl	8001360 <RCC_SetFlashLatencyFromMSIRange>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800093e:	2301      	movs	r3, #1
 8000940:	e37a      	b.n	8001038 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000942:	f000 fc81 	bl	8001248 <HAL_RCC_GetSysClockFreq>
 8000946:	4602      	mov	r2, r0
 8000948:	4b51      	ldr	r3, [pc, #324]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 800094a:	689b      	ldr	r3, [r3, #8]
 800094c:	091b      	lsrs	r3, r3, #4
 800094e:	f003 030f 	and.w	r3, r3, #15
 8000952:	4950      	ldr	r1, [pc, #320]	@ (8000a94 <HAL_RCC_OscConfig+0x274>)
 8000954:	5ccb      	ldrb	r3, [r1, r3]
 8000956:	f003 031f 	and.w	r3, r3, #31
 800095a:	fa22 f303 	lsr.w	r3, r2, r3
 800095e:	4a4e      	ldr	r2, [pc, #312]	@ (8000a98 <HAL_RCC_OscConfig+0x278>)
 8000960:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000962:	4b4e      	ldr	r3, [pc, #312]	@ (8000a9c <HAL_RCC_OscConfig+0x27c>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	4618      	mov	r0, r3
 8000968:	f7ff fd90 	bl	800048c <HAL_InitTick>
 800096c:	4603      	mov	r3, r0
 800096e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000970:	7bfb      	ldrb	r3, [r7, #15]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d052      	beq.n	8000a1c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8000976:	7bfb      	ldrb	r3, [r7, #15]
 8000978:	e35e      	b.n	8001038 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	699b      	ldr	r3, [r3, #24]
 800097e:	2b00      	cmp	r3, #0
 8000980:	d032      	beq.n	80009e8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000982:	4b43      	ldr	r3, [pc, #268]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	4a42      	ldr	r2, [pc, #264]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 8000988:	f043 0301 	orr.w	r3, r3, #1
 800098c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800098e:	f7ff fdcd 	bl	800052c <HAL_GetTick>
 8000992:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000994:	e008      	b.n	80009a8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000996:	f7ff fdc9 	bl	800052c <HAL_GetTick>
 800099a:	4602      	mov	r2, r0
 800099c:	693b      	ldr	r3, [r7, #16]
 800099e:	1ad3      	subs	r3, r2, r3
 80009a0:	2b02      	cmp	r3, #2
 80009a2:	d901      	bls.n	80009a8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80009a4:	2303      	movs	r3, #3
 80009a6:	e347      	b.n	8001038 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80009a8:	4b39      	ldr	r3, [pc, #228]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	f003 0302 	and.w	r3, r3, #2
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d0f0      	beq.n	8000996 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80009b4:	4b36      	ldr	r3, [pc, #216]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	4a35      	ldr	r2, [pc, #212]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 80009ba:	f043 0308 	orr.w	r3, r3, #8
 80009be:	6013      	str	r3, [r2, #0]
 80009c0:	4b33      	ldr	r3, [pc, #204]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	6a1b      	ldr	r3, [r3, #32]
 80009cc:	4930      	ldr	r1, [pc, #192]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 80009ce:	4313      	orrs	r3, r2
 80009d0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80009d2:	4b2f      	ldr	r3, [pc, #188]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 80009d4:	685b      	ldr	r3, [r3, #4]
 80009d6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	69db      	ldr	r3, [r3, #28]
 80009de:	021b      	lsls	r3, r3, #8
 80009e0:	492b      	ldr	r1, [pc, #172]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 80009e2:	4313      	orrs	r3, r2
 80009e4:	604b      	str	r3, [r1, #4]
 80009e6:	e01a      	b.n	8000a1e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80009e8:	4b29      	ldr	r3, [pc, #164]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a28      	ldr	r2, [pc, #160]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 80009ee:	f023 0301 	bic.w	r3, r3, #1
 80009f2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80009f4:	f7ff fd9a 	bl	800052c <HAL_GetTick>
 80009f8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80009fa:	e008      	b.n	8000a0e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80009fc:	f7ff fd96 	bl	800052c <HAL_GetTick>
 8000a00:	4602      	mov	r2, r0
 8000a02:	693b      	ldr	r3, [r7, #16]
 8000a04:	1ad3      	subs	r3, r2, r3
 8000a06:	2b02      	cmp	r3, #2
 8000a08:	d901      	bls.n	8000a0e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8000a0a:	2303      	movs	r3, #3
 8000a0c:	e314      	b.n	8001038 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000a0e:	4b20      	ldr	r3, [pc, #128]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	f003 0302 	and.w	r3, r3, #2
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d1f0      	bne.n	80009fc <HAL_RCC_OscConfig+0x1dc>
 8000a1a:	e000      	b.n	8000a1e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000a1c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	f003 0301 	and.w	r3, r3, #1
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d073      	beq.n	8000b12 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000a2a:	69bb      	ldr	r3, [r7, #24]
 8000a2c:	2b08      	cmp	r3, #8
 8000a2e:	d005      	beq.n	8000a3c <HAL_RCC_OscConfig+0x21c>
 8000a30:	69bb      	ldr	r3, [r7, #24]
 8000a32:	2b0c      	cmp	r3, #12
 8000a34:	d10e      	bne.n	8000a54 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000a36:	697b      	ldr	r3, [r7, #20]
 8000a38:	2b03      	cmp	r3, #3
 8000a3a:	d10b      	bne.n	8000a54 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a3c:	4b14      	ldr	r3, [pc, #80]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d063      	beq.n	8000b10 <HAL_RCC_OscConfig+0x2f0>
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	685b      	ldr	r3, [r3, #4]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d15f      	bne.n	8000b10 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000a50:	2301      	movs	r3, #1
 8000a52:	e2f1      	b.n	8001038 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	685b      	ldr	r3, [r3, #4]
 8000a58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000a5c:	d106      	bne.n	8000a6c <HAL_RCC_OscConfig+0x24c>
 8000a5e:	4b0c      	ldr	r3, [pc, #48]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	4a0b      	ldr	r2, [pc, #44]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 8000a64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000a68:	6013      	str	r3, [r2, #0]
 8000a6a:	e025      	b.n	8000ab8 <HAL_RCC_OscConfig+0x298>
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	685b      	ldr	r3, [r3, #4]
 8000a70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000a74:	d114      	bne.n	8000aa0 <HAL_RCC_OscConfig+0x280>
 8000a76:	4b06      	ldr	r3, [pc, #24]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	4a05      	ldr	r2, [pc, #20]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 8000a7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000a80:	6013      	str	r3, [r2, #0]
 8000a82:	4b03      	ldr	r3, [pc, #12]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	4a02      	ldr	r2, [pc, #8]	@ (8000a90 <HAL_RCC_OscConfig+0x270>)
 8000a88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000a8c:	6013      	str	r3, [r2, #0]
 8000a8e:	e013      	b.n	8000ab8 <HAL_RCC_OscConfig+0x298>
 8000a90:	40021000 	.word	0x40021000
 8000a94:	08001490 	.word	0x08001490
 8000a98:	20000000 	.word	0x20000000
 8000a9c:	20000004 	.word	0x20000004
 8000aa0:	4ba0      	ldr	r3, [pc, #640]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a9f      	ldr	r2, [pc, #636]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000aa6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000aaa:	6013      	str	r3, [r2, #0]
 8000aac:	4b9d      	ldr	r3, [pc, #628]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	4a9c      	ldr	r2, [pc, #624]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000ab2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ab6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d013      	beq.n	8000ae8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ac0:	f7ff fd34 	bl	800052c <HAL_GetTick>
 8000ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000ac6:	e008      	b.n	8000ada <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ac8:	f7ff fd30 	bl	800052c <HAL_GetTick>
 8000acc:	4602      	mov	r2, r0
 8000ace:	693b      	ldr	r3, [r7, #16]
 8000ad0:	1ad3      	subs	r3, r2, r3
 8000ad2:	2b64      	cmp	r3, #100	@ 0x64
 8000ad4:	d901      	bls.n	8000ada <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000ad6:	2303      	movs	r3, #3
 8000ad8:	e2ae      	b.n	8001038 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000ada:	4b92      	ldr	r3, [pc, #584]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d0f0      	beq.n	8000ac8 <HAL_RCC_OscConfig+0x2a8>
 8000ae6:	e014      	b.n	8000b12 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ae8:	f7ff fd20 	bl	800052c <HAL_GetTick>
 8000aec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000aee:	e008      	b.n	8000b02 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000af0:	f7ff fd1c 	bl	800052c <HAL_GetTick>
 8000af4:	4602      	mov	r2, r0
 8000af6:	693b      	ldr	r3, [r7, #16]
 8000af8:	1ad3      	subs	r3, r2, r3
 8000afa:	2b64      	cmp	r3, #100	@ 0x64
 8000afc:	d901      	bls.n	8000b02 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000afe:	2303      	movs	r3, #3
 8000b00:	e29a      	b.n	8001038 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000b02:	4b88      	ldr	r3, [pc, #544]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d1f0      	bne.n	8000af0 <HAL_RCC_OscConfig+0x2d0>
 8000b0e:	e000      	b.n	8000b12 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	f003 0302 	and.w	r3, r3, #2
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d060      	beq.n	8000be0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000b1e:	69bb      	ldr	r3, [r7, #24]
 8000b20:	2b04      	cmp	r3, #4
 8000b22:	d005      	beq.n	8000b30 <HAL_RCC_OscConfig+0x310>
 8000b24:	69bb      	ldr	r3, [r7, #24]
 8000b26:	2b0c      	cmp	r3, #12
 8000b28:	d119      	bne.n	8000b5e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000b2a:	697b      	ldr	r3, [r7, #20]
 8000b2c:	2b02      	cmp	r3, #2
 8000b2e:	d116      	bne.n	8000b5e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000b30:	4b7c      	ldr	r3, [pc, #496]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d005      	beq.n	8000b48 <HAL_RCC_OscConfig+0x328>
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	68db      	ldr	r3, [r3, #12]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d101      	bne.n	8000b48 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000b44:	2301      	movs	r3, #1
 8000b46:	e277      	b.n	8001038 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b48:	4b76      	ldr	r3, [pc, #472]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000b4a:	685b      	ldr	r3, [r3, #4]
 8000b4c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	691b      	ldr	r3, [r3, #16]
 8000b54:	061b      	lsls	r3, r3, #24
 8000b56:	4973      	ldr	r1, [pc, #460]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000b58:	4313      	orrs	r3, r2
 8000b5a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000b5c:	e040      	b.n	8000be0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	68db      	ldr	r3, [r3, #12]
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d023      	beq.n	8000bae <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000b66:	4b6f      	ldr	r3, [pc, #444]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	4a6e      	ldr	r2, [pc, #440]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000b6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b72:	f7ff fcdb 	bl	800052c <HAL_GetTick>
 8000b76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000b78:	e008      	b.n	8000b8c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000b7a:	f7ff fcd7 	bl	800052c <HAL_GetTick>
 8000b7e:	4602      	mov	r2, r0
 8000b80:	693b      	ldr	r3, [r7, #16]
 8000b82:	1ad3      	subs	r3, r2, r3
 8000b84:	2b02      	cmp	r3, #2
 8000b86:	d901      	bls.n	8000b8c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000b88:	2303      	movs	r3, #3
 8000b8a:	e255      	b.n	8001038 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000b8c:	4b65      	ldr	r3, [pc, #404]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d0f0      	beq.n	8000b7a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b98:	4b62      	ldr	r3, [pc, #392]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	691b      	ldr	r3, [r3, #16]
 8000ba4:	061b      	lsls	r3, r3, #24
 8000ba6:	495f      	ldr	r1, [pc, #380]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000ba8:	4313      	orrs	r3, r2
 8000baa:	604b      	str	r3, [r1, #4]
 8000bac:	e018      	b.n	8000be0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000bae:	4b5d      	ldr	r3, [pc, #372]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4a5c      	ldr	r2, [pc, #368]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000bb4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000bb8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000bba:	f7ff fcb7 	bl	800052c <HAL_GetTick>
 8000bbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000bc0:	e008      	b.n	8000bd4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bc2:	f7ff fcb3 	bl	800052c <HAL_GetTick>
 8000bc6:	4602      	mov	r2, r0
 8000bc8:	693b      	ldr	r3, [r7, #16]
 8000bca:	1ad3      	subs	r3, r2, r3
 8000bcc:	2b02      	cmp	r3, #2
 8000bce:	d901      	bls.n	8000bd4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000bd0:	2303      	movs	r3, #3
 8000bd2:	e231      	b.n	8001038 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000bd4:	4b53      	ldr	r3, [pc, #332]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d1f0      	bne.n	8000bc2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	f003 0308 	and.w	r3, r3, #8
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d03c      	beq.n	8000c66 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	695b      	ldr	r3, [r3, #20]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d01c      	beq.n	8000c2e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000bf4:	4b4b      	ldr	r3, [pc, #300]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000bf6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000bfa:	4a4a      	ldr	r2, [pc, #296]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000bfc:	f043 0301 	orr.w	r3, r3, #1
 8000c00:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000c04:	f7ff fc92 	bl	800052c <HAL_GetTick>
 8000c08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000c0a:	e008      	b.n	8000c1e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c0c:	f7ff fc8e 	bl	800052c <HAL_GetTick>
 8000c10:	4602      	mov	r2, r0
 8000c12:	693b      	ldr	r3, [r7, #16]
 8000c14:	1ad3      	subs	r3, r2, r3
 8000c16:	2b02      	cmp	r3, #2
 8000c18:	d901      	bls.n	8000c1e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8000c1a:	2303      	movs	r3, #3
 8000c1c:	e20c      	b.n	8001038 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000c1e:	4b41      	ldr	r3, [pc, #260]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000c20:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000c24:	f003 0302 	and.w	r3, r3, #2
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d0ef      	beq.n	8000c0c <HAL_RCC_OscConfig+0x3ec>
 8000c2c:	e01b      	b.n	8000c66 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c2e:	4b3d      	ldr	r3, [pc, #244]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000c30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000c34:	4a3b      	ldr	r2, [pc, #236]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000c36:	f023 0301 	bic.w	r3, r3, #1
 8000c3a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000c3e:	f7ff fc75 	bl	800052c <HAL_GetTick>
 8000c42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000c44:	e008      	b.n	8000c58 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c46:	f7ff fc71 	bl	800052c <HAL_GetTick>
 8000c4a:	4602      	mov	r2, r0
 8000c4c:	693b      	ldr	r3, [r7, #16]
 8000c4e:	1ad3      	subs	r3, r2, r3
 8000c50:	2b02      	cmp	r3, #2
 8000c52:	d901      	bls.n	8000c58 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8000c54:	2303      	movs	r3, #3
 8000c56:	e1ef      	b.n	8001038 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000c58:	4b32      	ldr	r3, [pc, #200]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000c5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000c5e:	f003 0302 	and.w	r3, r3, #2
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d1ef      	bne.n	8000c46 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f003 0304 	and.w	r3, r3, #4
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	f000 80a6 	beq.w	8000dc0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000c74:	2300      	movs	r3, #0
 8000c76:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000c78:	4b2a      	ldr	r3, [pc, #168]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000c7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d10d      	bne.n	8000ca0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000c84:	4b27      	ldr	r3, [pc, #156]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000c86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c88:	4a26      	ldr	r2, [pc, #152]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000c8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c90:	4b24      	ldr	r3, [pc, #144]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000c92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c98:	60bb      	str	r3, [r7, #8]
 8000c9a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000ca0:	4b21      	ldr	r3, [pc, #132]	@ (8000d28 <HAL_RCC_OscConfig+0x508>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d118      	bne.n	8000cde <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000cac:	4b1e      	ldr	r3, [pc, #120]	@ (8000d28 <HAL_RCC_OscConfig+0x508>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a1d      	ldr	r2, [pc, #116]	@ (8000d28 <HAL_RCC_OscConfig+0x508>)
 8000cb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000cb6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000cb8:	f7ff fc38 	bl	800052c <HAL_GetTick>
 8000cbc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000cbe:	e008      	b.n	8000cd2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000cc0:	f7ff fc34 	bl	800052c <HAL_GetTick>
 8000cc4:	4602      	mov	r2, r0
 8000cc6:	693b      	ldr	r3, [r7, #16]
 8000cc8:	1ad3      	subs	r3, r2, r3
 8000cca:	2b02      	cmp	r3, #2
 8000ccc:	d901      	bls.n	8000cd2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8000cce:	2303      	movs	r3, #3
 8000cd0:	e1b2      	b.n	8001038 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000cd2:	4b15      	ldr	r3, [pc, #84]	@ (8000d28 <HAL_RCC_OscConfig+0x508>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d0f0      	beq.n	8000cc0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	689b      	ldr	r3, [r3, #8]
 8000ce2:	2b01      	cmp	r3, #1
 8000ce4:	d108      	bne.n	8000cf8 <HAL_RCC_OscConfig+0x4d8>
 8000ce6:	4b0f      	ldr	r3, [pc, #60]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000ce8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000cec:	4a0d      	ldr	r2, [pc, #52]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000cee:	f043 0301 	orr.w	r3, r3, #1
 8000cf2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000cf6:	e029      	b.n	8000d4c <HAL_RCC_OscConfig+0x52c>
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	689b      	ldr	r3, [r3, #8]
 8000cfc:	2b05      	cmp	r3, #5
 8000cfe:	d115      	bne.n	8000d2c <HAL_RCC_OscConfig+0x50c>
 8000d00:	4b08      	ldr	r3, [pc, #32]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000d02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000d06:	4a07      	ldr	r2, [pc, #28]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000d08:	f043 0304 	orr.w	r3, r3, #4
 8000d0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000d10:	4b04      	ldr	r3, [pc, #16]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000d16:	4a03      	ldr	r2, [pc, #12]	@ (8000d24 <HAL_RCC_OscConfig+0x504>)
 8000d18:	f043 0301 	orr.w	r3, r3, #1
 8000d1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000d20:	e014      	b.n	8000d4c <HAL_RCC_OscConfig+0x52c>
 8000d22:	bf00      	nop
 8000d24:	40021000 	.word	0x40021000
 8000d28:	40007000 	.word	0x40007000
 8000d2c:	4b9a      	ldr	r3, [pc, #616]	@ (8000f98 <HAL_RCC_OscConfig+0x778>)
 8000d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000d32:	4a99      	ldr	r2, [pc, #612]	@ (8000f98 <HAL_RCC_OscConfig+0x778>)
 8000d34:	f023 0301 	bic.w	r3, r3, #1
 8000d38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000d3c:	4b96      	ldr	r3, [pc, #600]	@ (8000f98 <HAL_RCC_OscConfig+0x778>)
 8000d3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000d42:	4a95      	ldr	r2, [pc, #596]	@ (8000f98 <HAL_RCC_OscConfig+0x778>)
 8000d44:	f023 0304 	bic.w	r3, r3, #4
 8000d48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	689b      	ldr	r3, [r3, #8]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d016      	beq.n	8000d82 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000d54:	f7ff fbea 	bl	800052c <HAL_GetTick>
 8000d58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000d5a:	e00a      	b.n	8000d72 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d5c:	f7ff fbe6 	bl	800052c <HAL_GetTick>
 8000d60:	4602      	mov	r2, r0
 8000d62:	693b      	ldr	r3, [r7, #16]
 8000d64:	1ad3      	subs	r3, r2, r3
 8000d66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d6a:	4293      	cmp	r3, r2
 8000d6c:	d901      	bls.n	8000d72 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8000d6e:	2303      	movs	r3, #3
 8000d70:	e162      	b.n	8001038 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000d72:	4b89      	ldr	r3, [pc, #548]	@ (8000f98 <HAL_RCC_OscConfig+0x778>)
 8000d74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000d78:	f003 0302 	and.w	r3, r3, #2
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d0ed      	beq.n	8000d5c <HAL_RCC_OscConfig+0x53c>
 8000d80:	e015      	b.n	8000dae <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000d82:	f7ff fbd3 	bl	800052c <HAL_GetTick>
 8000d86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000d88:	e00a      	b.n	8000da0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d8a:	f7ff fbcf 	bl	800052c <HAL_GetTick>
 8000d8e:	4602      	mov	r2, r0
 8000d90:	693b      	ldr	r3, [r7, #16]
 8000d92:	1ad3      	subs	r3, r2, r3
 8000d94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	d901      	bls.n	8000da0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8000d9c:	2303      	movs	r3, #3
 8000d9e:	e14b      	b.n	8001038 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000da0:	4b7d      	ldr	r3, [pc, #500]	@ (8000f98 <HAL_RCC_OscConfig+0x778>)
 8000da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000da6:	f003 0302 	and.w	r3, r3, #2
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d1ed      	bne.n	8000d8a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000dae:	7ffb      	ldrb	r3, [r7, #31]
 8000db0:	2b01      	cmp	r3, #1
 8000db2:	d105      	bne.n	8000dc0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000db4:	4b78      	ldr	r3, [pc, #480]	@ (8000f98 <HAL_RCC_OscConfig+0x778>)
 8000db6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000db8:	4a77      	ldr	r2, [pc, #476]	@ (8000f98 <HAL_RCC_OscConfig+0x778>)
 8000dba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000dbe:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	f003 0320 	and.w	r3, r3, #32
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d03c      	beq.n	8000e46 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d01c      	beq.n	8000e0e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8000dd4:	4b70      	ldr	r3, [pc, #448]	@ (8000f98 <HAL_RCC_OscConfig+0x778>)
 8000dd6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000dda:	4a6f      	ldr	r2, [pc, #444]	@ (8000f98 <HAL_RCC_OscConfig+0x778>)
 8000ddc:	f043 0301 	orr.w	r3, r3, #1
 8000de0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000de4:	f7ff fba2 	bl	800052c <HAL_GetTick>
 8000de8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000dea:	e008      	b.n	8000dfe <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000dec:	f7ff fb9e 	bl	800052c <HAL_GetTick>
 8000df0:	4602      	mov	r2, r0
 8000df2:	693b      	ldr	r3, [r7, #16]
 8000df4:	1ad3      	subs	r3, r2, r3
 8000df6:	2b02      	cmp	r3, #2
 8000df8:	d901      	bls.n	8000dfe <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8000dfa:	2303      	movs	r3, #3
 8000dfc:	e11c      	b.n	8001038 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000dfe:	4b66      	ldr	r3, [pc, #408]	@ (8000f98 <HAL_RCC_OscConfig+0x778>)
 8000e00:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000e04:	f003 0302 	and.w	r3, r3, #2
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d0ef      	beq.n	8000dec <HAL_RCC_OscConfig+0x5cc>
 8000e0c:	e01b      	b.n	8000e46 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8000e0e:	4b62      	ldr	r3, [pc, #392]	@ (8000f98 <HAL_RCC_OscConfig+0x778>)
 8000e10:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000e14:	4a60      	ldr	r2, [pc, #384]	@ (8000f98 <HAL_RCC_OscConfig+0x778>)
 8000e16:	f023 0301 	bic.w	r3, r3, #1
 8000e1a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e1e:	f7ff fb85 	bl	800052c <HAL_GetTick>
 8000e22:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8000e24:	e008      	b.n	8000e38 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000e26:	f7ff fb81 	bl	800052c <HAL_GetTick>
 8000e2a:	4602      	mov	r2, r0
 8000e2c:	693b      	ldr	r3, [r7, #16]
 8000e2e:	1ad3      	subs	r3, r2, r3
 8000e30:	2b02      	cmp	r3, #2
 8000e32:	d901      	bls.n	8000e38 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8000e34:	2303      	movs	r3, #3
 8000e36:	e0ff      	b.n	8001038 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8000e38:	4b57      	ldr	r3, [pc, #348]	@ (8000f98 <HAL_RCC_OscConfig+0x778>)
 8000e3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000e3e:	f003 0302 	and.w	r3, r3, #2
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d1ef      	bne.n	8000e26 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	f000 80f3 	beq.w	8001036 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e54:	2b02      	cmp	r3, #2
 8000e56:	f040 80c9 	bne.w	8000fec <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8000e5a:	4b4f      	ldr	r3, [pc, #316]	@ (8000f98 <HAL_RCC_OscConfig+0x778>)
 8000e5c:	68db      	ldr	r3, [r3, #12]
 8000e5e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	f003 0203 	and.w	r2, r3, #3
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e6a:	429a      	cmp	r2, r3
 8000e6c:	d12c      	bne.n	8000ec8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000e6e:	697b      	ldr	r3, [r7, #20]
 8000e70:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e78:	3b01      	subs	r3, #1
 8000e7a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	d123      	bne.n	8000ec8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e8a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000e8c:	429a      	cmp	r2, r3
 8000e8e:	d11b      	bne.n	8000ec8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000e9a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000e9c:	429a      	cmp	r2, r3
 8000e9e:	d113      	bne.n	8000ec8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000eaa:	085b      	lsrs	r3, r3, #1
 8000eac:	3b01      	subs	r3, #1
 8000eae:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	d109      	bne.n	8000ec8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ebe:	085b      	lsrs	r3, r3, #1
 8000ec0:	3b01      	subs	r3, #1
 8000ec2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000ec4:	429a      	cmp	r2, r3
 8000ec6:	d06b      	beq.n	8000fa0 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8000ec8:	69bb      	ldr	r3, [r7, #24]
 8000eca:	2b0c      	cmp	r3, #12
 8000ecc:	d062      	beq.n	8000f94 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8000ece:	4b32      	ldr	r3, [pc, #200]	@ (8000f98 <HAL_RCC_OscConfig+0x778>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8000eda:	2301      	movs	r3, #1
 8000edc:	e0ac      	b.n	8001038 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8000ede:	4b2e      	ldr	r3, [pc, #184]	@ (8000f98 <HAL_RCC_OscConfig+0x778>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	4a2d      	ldr	r2, [pc, #180]	@ (8000f98 <HAL_RCC_OscConfig+0x778>)
 8000ee4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000ee8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8000eea:	f7ff fb1f 	bl	800052c <HAL_GetTick>
 8000eee:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000ef0:	e008      	b.n	8000f04 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ef2:	f7ff fb1b 	bl	800052c <HAL_GetTick>
 8000ef6:	4602      	mov	r2, r0
 8000ef8:	693b      	ldr	r3, [r7, #16]
 8000efa:	1ad3      	subs	r3, r2, r3
 8000efc:	2b02      	cmp	r3, #2
 8000efe:	d901      	bls.n	8000f04 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8000f00:	2303      	movs	r3, #3
 8000f02:	e099      	b.n	8001038 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000f04:	4b24      	ldr	r3, [pc, #144]	@ (8000f98 <HAL_RCC_OscConfig+0x778>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d1f0      	bne.n	8000ef2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f10:	4b21      	ldr	r3, [pc, #132]	@ (8000f98 <HAL_RCC_OscConfig+0x778>)
 8000f12:	68da      	ldr	r2, [r3, #12]
 8000f14:	4b21      	ldr	r3, [pc, #132]	@ (8000f9c <HAL_RCC_OscConfig+0x77c>)
 8000f16:	4013      	ands	r3, r2
 8000f18:	687a      	ldr	r2, [r7, #4]
 8000f1a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8000f1c:	687a      	ldr	r2, [r7, #4]
 8000f1e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8000f20:	3a01      	subs	r2, #1
 8000f22:	0112      	lsls	r2, r2, #4
 8000f24:	4311      	orrs	r1, r2
 8000f26:	687a      	ldr	r2, [r7, #4]
 8000f28:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8000f2a:	0212      	lsls	r2, r2, #8
 8000f2c:	4311      	orrs	r1, r2
 8000f2e:	687a      	ldr	r2, [r7, #4]
 8000f30:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8000f32:	0852      	lsrs	r2, r2, #1
 8000f34:	3a01      	subs	r2, #1
 8000f36:	0552      	lsls	r2, r2, #21
 8000f38:	4311      	orrs	r1, r2
 8000f3a:	687a      	ldr	r2, [r7, #4]
 8000f3c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8000f3e:	0852      	lsrs	r2, r2, #1
 8000f40:	3a01      	subs	r2, #1
 8000f42:	0652      	lsls	r2, r2, #25
 8000f44:	4311      	orrs	r1, r2
 8000f46:	687a      	ldr	r2, [r7, #4]
 8000f48:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8000f4a:	06d2      	lsls	r2, r2, #27
 8000f4c:	430a      	orrs	r2, r1
 8000f4e:	4912      	ldr	r1, [pc, #72]	@ (8000f98 <HAL_RCC_OscConfig+0x778>)
 8000f50:	4313      	orrs	r3, r2
 8000f52:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8000f54:	4b10      	ldr	r3, [pc, #64]	@ (8000f98 <HAL_RCC_OscConfig+0x778>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a0f      	ldr	r2, [pc, #60]	@ (8000f98 <HAL_RCC_OscConfig+0x778>)
 8000f5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000f5e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000f60:	4b0d      	ldr	r3, [pc, #52]	@ (8000f98 <HAL_RCC_OscConfig+0x778>)
 8000f62:	68db      	ldr	r3, [r3, #12]
 8000f64:	4a0c      	ldr	r2, [pc, #48]	@ (8000f98 <HAL_RCC_OscConfig+0x778>)
 8000f66:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000f6a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8000f6c:	f7ff fade 	bl	800052c <HAL_GetTick>
 8000f70:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000f72:	e008      	b.n	8000f86 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f74:	f7ff fada 	bl	800052c <HAL_GetTick>
 8000f78:	4602      	mov	r2, r0
 8000f7a:	693b      	ldr	r3, [r7, #16]
 8000f7c:	1ad3      	subs	r3, r2, r3
 8000f7e:	2b02      	cmp	r3, #2
 8000f80:	d901      	bls.n	8000f86 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8000f82:	2303      	movs	r3, #3
 8000f84:	e058      	b.n	8001038 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000f86:	4b04      	ldr	r3, [pc, #16]	@ (8000f98 <HAL_RCC_OscConfig+0x778>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d0f0      	beq.n	8000f74 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8000f92:	e050      	b.n	8001036 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8000f94:	2301      	movs	r3, #1
 8000f96:	e04f      	b.n	8001038 <HAL_RCC_OscConfig+0x818>
 8000f98:	40021000 	.word	0x40021000
 8000f9c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000fa0:	4b27      	ldr	r3, [pc, #156]	@ (8001040 <HAL_RCC_OscConfig+0x820>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d144      	bne.n	8001036 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8000fac:	4b24      	ldr	r3, [pc, #144]	@ (8001040 <HAL_RCC_OscConfig+0x820>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4a23      	ldr	r2, [pc, #140]	@ (8001040 <HAL_RCC_OscConfig+0x820>)
 8000fb2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000fb6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000fb8:	4b21      	ldr	r3, [pc, #132]	@ (8001040 <HAL_RCC_OscConfig+0x820>)
 8000fba:	68db      	ldr	r3, [r3, #12]
 8000fbc:	4a20      	ldr	r2, [pc, #128]	@ (8001040 <HAL_RCC_OscConfig+0x820>)
 8000fbe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000fc2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8000fc4:	f7ff fab2 	bl	800052c <HAL_GetTick>
 8000fc8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000fca:	e008      	b.n	8000fde <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fcc:	f7ff faae 	bl	800052c <HAL_GetTick>
 8000fd0:	4602      	mov	r2, r0
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	1ad3      	subs	r3, r2, r3
 8000fd6:	2b02      	cmp	r3, #2
 8000fd8:	d901      	bls.n	8000fde <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8000fda:	2303      	movs	r3, #3
 8000fdc:	e02c      	b.n	8001038 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000fde:	4b18      	ldr	r3, [pc, #96]	@ (8001040 <HAL_RCC_OscConfig+0x820>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d0f0      	beq.n	8000fcc <HAL_RCC_OscConfig+0x7ac>
 8000fea:	e024      	b.n	8001036 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8000fec:	69bb      	ldr	r3, [r7, #24]
 8000fee:	2b0c      	cmp	r3, #12
 8000ff0:	d01f      	beq.n	8001032 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ff2:	4b13      	ldr	r3, [pc, #76]	@ (8001040 <HAL_RCC_OscConfig+0x820>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4a12      	ldr	r2, [pc, #72]	@ (8001040 <HAL_RCC_OscConfig+0x820>)
 8000ff8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000ffc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ffe:	f7ff fa95 	bl	800052c <HAL_GetTick>
 8001002:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001004:	e008      	b.n	8001018 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001006:	f7ff fa91 	bl	800052c <HAL_GetTick>
 800100a:	4602      	mov	r2, r0
 800100c:	693b      	ldr	r3, [r7, #16]
 800100e:	1ad3      	subs	r3, r2, r3
 8001010:	2b02      	cmp	r3, #2
 8001012:	d901      	bls.n	8001018 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8001014:	2303      	movs	r3, #3
 8001016:	e00f      	b.n	8001038 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001018:	4b09      	ldr	r3, [pc, #36]	@ (8001040 <HAL_RCC_OscConfig+0x820>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001020:	2b00      	cmp	r3, #0
 8001022:	d1f0      	bne.n	8001006 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8001024:	4b06      	ldr	r3, [pc, #24]	@ (8001040 <HAL_RCC_OscConfig+0x820>)
 8001026:	68da      	ldr	r2, [r3, #12]
 8001028:	4905      	ldr	r1, [pc, #20]	@ (8001040 <HAL_RCC_OscConfig+0x820>)
 800102a:	4b06      	ldr	r3, [pc, #24]	@ (8001044 <HAL_RCC_OscConfig+0x824>)
 800102c:	4013      	ands	r3, r2
 800102e:	60cb      	str	r3, [r1, #12]
 8001030:	e001      	b.n	8001036 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001032:	2301      	movs	r3, #1
 8001034:	e000      	b.n	8001038 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8001036:	2300      	movs	r3, #0
}
 8001038:	4618      	mov	r0, r3
 800103a:	3720      	adds	r7, #32
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	40021000 	.word	0x40021000
 8001044:	feeefffc 	.word	0xfeeefffc

08001048 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
 8001050:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d101      	bne.n	800105c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001058:	2301      	movs	r3, #1
 800105a:	e0e7      	b.n	800122c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800105c:	4b75      	ldr	r3, [pc, #468]	@ (8001234 <HAL_RCC_ClockConfig+0x1ec>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f003 0307 	and.w	r3, r3, #7
 8001064:	683a      	ldr	r2, [r7, #0]
 8001066:	429a      	cmp	r2, r3
 8001068:	d910      	bls.n	800108c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800106a:	4b72      	ldr	r3, [pc, #456]	@ (8001234 <HAL_RCC_ClockConfig+0x1ec>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f023 0207 	bic.w	r2, r3, #7
 8001072:	4970      	ldr	r1, [pc, #448]	@ (8001234 <HAL_RCC_ClockConfig+0x1ec>)
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	4313      	orrs	r3, r2
 8001078:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800107a:	4b6e      	ldr	r3, [pc, #440]	@ (8001234 <HAL_RCC_ClockConfig+0x1ec>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f003 0307 	and.w	r3, r3, #7
 8001082:	683a      	ldr	r2, [r7, #0]
 8001084:	429a      	cmp	r2, r3
 8001086:	d001      	beq.n	800108c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001088:	2301      	movs	r3, #1
 800108a:	e0cf      	b.n	800122c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f003 0302 	and.w	r3, r3, #2
 8001094:	2b00      	cmp	r3, #0
 8001096:	d010      	beq.n	80010ba <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	689a      	ldr	r2, [r3, #8]
 800109c:	4b66      	ldr	r3, [pc, #408]	@ (8001238 <HAL_RCC_ClockConfig+0x1f0>)
 800109e:	689b      	ldr	r3, [r3, #8]
 80010a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80010a4:	429a      	cmp	r2, r3
 80010a6:	d908      	bls.n	80010ba <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010a8:	4b63      	ldr	r3, [pc, #396]	@ (8001238 <HAL_RCC_ClockConfig+0x1f0>)
 80010aa:	689b      	ldr	r3, [r3, #8]
 80010ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	689b      	ldr	r3, [r3, #8]
 80010b4:	4960      	ldr	r1, [pc, #384]	@ (8001238 <HAL_RCC_ClockConfig+0x1f0>)
 80010b6:	4313      	orrs	r3, r2
 80010b8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f003 0301 	and.w	r3, r3, #1
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d04c      	beq.n	8001160 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	2b03      	cmp	r3, #3
 80010cc:	d107      	bne.n	80010de <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80010ce:	4b5a      	ldr	r3, [pc, #360]	@ (8001238 <HAL_RCC_ClockConfig+0x1f0>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d121      	bne.n	800111e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80010da:	2301      	movs	r3, #1
 80010dc:	e0a6      	b.n	800122c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	2b02      	cmp	r3, #2
 80010e4:	d107      	bne.n	80010f6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80010e6:	4b54      	ldr	r3, [pc, #336]	@ (8001238 <HAL_RCC_ClockConfig+0x1f0>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d115      	bne.n	800111e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80010f2:	2301      	movs	r3, #1
 80010f4:	e09a      	b.n	800122c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d107      	bne.n	800110e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80010fe:	4b4e      	ldr	r3, [pc, #312]	@ (8001238 <HAL_RCC_ClockConfig+0x1f0>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f003 0302 	and.w	r3, r3, #2
 8001106:	2b00      	cmp	r3, #0
 8001108:	d109      	bne.n	800111e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800110a:	2301      	movs	r3, #1
 800110c:	e08e      	b.n	800122c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800110e:	4b4a      	ldr	r3, [pc, #296]	@ (8001238 <HAL_RCC_ClockConfig+0x1f0>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
 800111c:	e086      	b.n	800122c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800111e:	4b46      	ldr	r3, [pc, #280]	@ (8001238 <HAL_RCC_ClockConfig+0x1f0>)
 8001120:	689b      	ldr	r3, [r3, #8]
 8001122:	f023 0203 	bic.w	r2, r3, #3
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	4943      	ldr	r1, [pc, #268]	@ (8001238 <HAL_RCC_ClockConfig+0x1f0>)
 800112c:	4313      	orrs	r3, r2
 800112e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001130:	f7ff f9fc 	bl	800052c <HAL_GetTick>
 8001134:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001136:	e00a      	b.n	800114e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001138:	f7ff f9f8 	bl	800052c <HAL_GetTick>
 800113c:	4602      	mov	r2, r0
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	1ad3      	subs	r3, r2, r3
 8001142:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001146:	4293      	cmp	r3, r2
 8001148:	d901      	bls.n	800114e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800114a:	2303      	movs	r3, #3
 800114c:	e06e      	b.n	800122c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800114e:	4b3a      	ldr	r3, [pc, #232]	@ (8001238 <HAL_RCC_ClockConfig+0x1f0>)
 8001150:	689b      	ldr	r3, [r3, #8]
 8001152:	f003 020c 	and.w	r2, r3, #12
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	429a      	cmp	r2, r3
 800115e:	d1eb      	bne.n	8001138 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f003 0302 	and.w	r3, r3, #2
 8001168:	2b00      	cmp	r3, #0
 800116a:	d010      	beq.n	800118e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	689a      	ldr	r2, [r3, #8]
 8001170:	4b31      	ldr	r3, [pc, #196]	@ (8001238 <HAL_RCC_ClockConfig+0x1f0>)
 8001172:	689b      	ldr	r3, [r3, #8]
 8001174:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001178:	429a      	cmp	r2, r3
 800117a:	d208      	bcs.n	800118e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800117c:	4b2e      	ldr	r3, [pc, #184]	@ (8001238 <HAL_RCC_ClockConfig+0x1f0>)
 800117e:	689b      	ldr	r3, [r3, #8]
 8001180:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	689b      	ldr	r3, [r3, #8]
 8001188:	492b      	ldr	r1, [pc, #172]	@ (8001238 <HAL_RCC_ClockConfig+0x1f0>)
 800118a:	4313      	orrs	r3, r2
 800118c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800118e:	4b29      	ldr	r3, [pc, #164]	@ (8001234 <HAL_RCC_ClockConfig+0x1ec>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f003 0307 	and.w	r3, r3, #7
 8001196:	683a      	ldr	r2, [r7, #0]
 8001198:	429a      	cmp	r2, r3
 800119a:	d210      	bcs.n	80011be <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800119c:	4b25      	ldr	r3, [pc, #148]	@ (8001234 <HAL_RCC_ClockConfig+0x1ec>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f023 0207 	bic.w	r2, r3, #7
 80011a4:	4923      	ldr	r1, [pc, #140]	@ (8001234 <HAL_RCC_ClockConfig+0x1ec>)
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	4313      	orrs	r3, r2
 80011aa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80011ac:	4b21      	ldr	r3, [pc, #132]	@ (8001234 <HAL_RCC_ClockConfig+0x1ec>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f003 0307 	and.w	r3, r3, #7
 80011b4:	683a      	ldr	r2, [r7, #0]
 80011b6:	429a      	cmp	r2, r3
 80011b8:	d001      	beq.n	80011be <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
 80011bc:	e036      	b.n	800122c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f003 0304 	and.w	r3, r3, #4
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d008      	beq.n	80011dc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80011ca:	4b1b      	ldr	r3, [pc, #108]	@ (8001238 <HAL_RCC_ClockConfig+0x1f0>)
 80011cc:	689b      	ldr	r3, [r3, #8]
 80011ce:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	68db      	ldr	r3, [r3, #12]
 80011d6:	4918      	ldr	r1, [pc, #96]	@ (8001238 <HAL_RCC_ClockConfig+0x1f0>)
 80011d8:	4313      	orrs	r3, r2
 80011da:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f003 0308 	and.w	r3, r3, #8
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d009      	beq.n	80011fc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80011e8:	4b13      	ldr	r3, [pc, #76]	@ (8001238 <HAL_RCC_ClockConfig+0x1f0>)
 80011ea:	689b      	ldr	r3, [r3, #8]
 80011ec:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	691b      	ldr	r3, [r3, #16]
 80011f4:	00db      	lsls	r3, r3, #3
 80011f6:	4910      	ldr	r1, [pc, #64]	@ (8001238 <HAL_RCC_ClockConfig+0x1f0>)
 80011f8:	4313      	orrs	r3, r2
 80011fa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80011fc:	f000 f824 	bl	8001248 <HAL_RCC_GetSysClockFreq>
 8001200:	4602      	mov	r2, r0
 8001202:	4b0d      	ldr	r3, [pc, #52]	@ (8001238 <HAL_RCC_ClockConfig+0x1f0>)
 8001204:	689b      	ldr	r3, [r3, #8]
 8001206:	091b      	lsrs	r3, r3, #4
 8001208:	f003 030f 	and.w	r3, r3, #15
 800120c:	490b      	ldr	r1, [pc, #44]	@ (800123c <HAL_RCC_ClockConfig+0x1f4>)
 800120e:	5ccb      	ldrb	r3, [r1, r3]
 8001210:	f003 031f 	and.w	r3, r3, #31
 8001214:	fa22 f303 	lsr.w	r3, r2, r3
 8001218:	4a09      	ldr	r2, [pc, #36]	@ (8001240 <HAL_RCC_ClockConfig+0x1f8>)
 800121a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800121c:	4b09      	ldr	r3, [pc, #36]	@ (8001244 <HAL_RCC_ClockConfig+0x1fc>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4618      	mov	r0, r3
 8001222:	f7ff f933 	bl	800048c <HAL_InitTick>
 8001226:	4603      	mov	r3, r0
 8001228:	72fb      	strb	r3, [r7, #11]

  return status;
 800122a:	7afb      	ldrb	r3, [r7, #11]
}
 800122c:	4618      	mov	r0, r3
 800122e:	3710      	adds	r7, #16
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	40022000 	.word	0x40022000
 8001238:	40021000 	.word	0x40021000
 800123c:	08001490 	.word	0x08001490
 8001240:	20000000 	.word	0x20000000
 8001244:	20000004 	.word	0x20000004

08001248 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001248:	b480      	push	{r7}
 800124a:	b089      	sub	sp, #36	@ 0x24
 800124c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800124e:	2300      	movs	r3, #0
 8001250:	61fb      	str	r3, [r7, #28]
 8001252:	2300      	movs	r3, #0
 8001254:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001256:	4b3e      	ldr	r3, [pc, #248]	@ (8001350 <HAL_RCC_GetSysClockFreq+0x108>)
 8001258:	689b      	ldr	r3, [r3, #8]
 800125a:	f003 030c 	and.w	r3, r3, #12
 800125e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001260:	4b3b      	ldr	r3, [pc, #236]	@ (8001350 <HAL_RCC_GetSysClockFreq+0x108>)
 8001262:	68db      	ldr	r3, [r3, #12]
 8001264:	f003 0303 	and.w	r3, r3, #3
 8001268:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800126a:	693b      	ldr	r3, [r7, #16]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d005      	beq.n	800127c <HAL_RCC_GetSysClockFreq+0x34>
 8001270:	693b      	ldr	r3, [r7, #16]
 8001272:	2b0c      	cmp	r3, #12
 8001274:	d121      	bne.n	80012ba <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	2b01      	cmp	r3, #1
 800127a:	d11e      	bne.n	80012ba <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800127c:	4b34      	ldr	r3, [pc, #208]	@ (8001350 <HAL_RCC_GetSysClockFreq+0x108>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f003 0308 	and.w	r3, r3, #8
 8001284:	2b00      	cmp	r3, #0
 8001286:	d107      	bne.n	8001298 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001288:	4b31      	ldr	r3, [pc, #196]	@ (8001350 <HAL_RCC_GetSysClockFreq+0x108>)
 800128a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800128e:	0a1b      	lsrs	r3, r3, #8
 8001290:	f003 030f 	and.w	r3, r3, #15
 8001294:	61fb      	str	r3, [r7, #28]
 8001296:	e005      	b.n	80012a4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001298:	4b2d      	ldr	r3, [pc, #180]	@ (8001350 <HAL_RCC_GetSysClockFreq+0x108>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	091b      	lsrs	r3, r3, #4
 800129e:	f003 030f 	and.w	r3, r3, #15
 80012a2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80012a4:	4a2b      	ldr	r2, [pc, #172]	@ (8001354 <HAL_RCC_GetSysClockFreq+0x10c>)
 80012a6:	69fb      	ldr	r3, [r7, #28]
 80012a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012ac:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80012ae:	693b      	ldr	r3, [r7, #16]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d10d      	bne.n	80012d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80012b4:	69fb      	ldr	r3, [r7, #28]
 80012b6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80012b8:	e00a      	b.n	80012d0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	2b04      	cmp	r3, #4
 80012be:	d102      	bne.n	80012c6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80012c0:	4b25      	ldr	r3, [pc, #148]	@ (8001358 <HAL_RCC_GetSysClockFreq+0x110>)
 80012c2:	61bb      	str	r3, [r7, #24]
 80012c4:	e004      	b.n	80012d0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80012c6:	693b      	ldr	r3, [r7, #16]
 80012c8:	2b08      	cmp	r3, #8
 80012ca:	d101      	bne.n	80012d0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80012cc:	4b23      	ldr	r3, [pc, #140]	@ (800135c <HAL_RCC_GetSysClockFreq+0x114>)
 80012ce:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	2b0c      	cmp	r3, #12
 80012d4:	d134      	bne.n	8001340 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80012d6:	4b1e      	ldr	r3, [pc, #120]	@ (8001350 <HAL_RCC_GetSysClockFreq+0x108>)
 80012d8:	68db      	ldr	r3, [r3, #12]
 80012da:	f003 0303 	and.w	r3, r3, #3
 80012de:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	2b02      	cmp	r3, #2
 80012e4:	d003      	beq.n	80012ee <HAL_RCC_GetSysClockFreq+0xa6>
 80012e6:	68bb      	ldr	r3, [r7, #8]
 80012e8:	2b03      	cmp	r3, #3
 80012ea:	d003      	beq.n	80012f4 <HAL_RCC_GetSysClockFreq+0xac>
 80012ec:	e005      	b.n	80012fa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80012ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001358 <HAL_RCC_GetSysClockFreq+0x110>)
 80012f0:	617b      	str	r3, [r7, #20]
      break;
 80012f2:	e005      	b.n	8001300 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80012f4:	4b19      	ldr	r3, [pc, #100]	@ (800135c <HAL_RCC_GetSysClockFreq+0x114>)
 80012f6:	617b      	str	r3, [r7, #20]
      break;
 80012f8:	e002      	b.n	8001300 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80012fa:	69fb      	ldr	r3, [r7, #28]
 80012fc:	617b      	str	r3, [r7, #20]
      break;
 80012fe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001300:	4b13      	ldr	r3, [pc, #76]	@ (8001350 <HAL_RCC_GetSysClockFreq+0x108>)
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	091b      	lsrs	r3, r3, #4
 8001306:	f003 0307 	and.w	r3, r3, #7
 800130a:	3301      	adds	r3, #1
 800130c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800130e:	4b10      	ldr	r3, [pc, #64]	@ (8001350 <HAL_RCC_GetSysClockFreq+0x108>)
 8001310:	68db      	ldr	r3, [r3, #12]
 8001312:	0a1b      	lsrs	r3, r3, #8
 8001314:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001318:	697a      	ldr	r2, [r7, #20]
 800131a:	fb03 f202 	mul.w	r2, r3, r2
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	fbb2 f3f3 	udiv	r3, r2, r3
 8001324:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001326:	4b0a      	ldr	r3, [pc, #40]	@ (8001350 <HAL_RCC_GetSysClockFreq+0x108>)
 8001328:	68db      	ldr	r3, [r3, #12]
 800132a:	0e5b      	lsrs	r3, r3, #25
 800132c:	f003 0303 	and.w	r3, r3, #3
 8001330:	3301      	adds	r3, #1
 8001332:	005b      	lsls	r3, r3, #1
 8001334:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001336:	697a      	ldr	r2, [r7, #20]
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	fbb2 f3f3 	udiv	r3, r2, r3
 800133e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001340:	69bb      	ldr	r3, [r7, #24]
}
 8001342:	4618      	mov	r0, r3
 8001344:	3724      	adds	r7, #36	@ 0x24
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	40021000 	.word	0x40021000
 8001354:	080014a0 	.word	0x080014a0
 8001358:	00f42400 	.word	0x00f42400
 800135c:	007a1200 	.word	0x007a1200

08001360 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b086      	sub	sp, #24
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001368:	2300      	movs	r3, #0
 800136a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800136c:	4b2a      	ldr	r3, [pc, #168]	@ (8001418 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800136e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001370:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001374:	2b00      	cmp	r3, #0
 8001376:	d003      	beq.n	8001380 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001378:	f7ff f9ee 	bl	8000758 <HAL_PWREx_GetVoltageRange>
 800137c:	6178      	str	r0, [r7, #20]
 800137e:	e014      	b.n	80013aa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001380:	4b25      	ldr	r3, [pc, #148]	@ (8001418 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001382:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001384:	4a24      	ldr	r2, [pc, #144]	@ (8001418 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001386:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800138a:	6593      	str	r3, [r2, #88]	@ 0x58
 800138c:	4b22      	ldr	r3, [pc, #136]	@ (8001418 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800138e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001390:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001394:	60fb      	str	r3, [r7, #12]
 8001396:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001398:	f7ff f9de 	bl	8000758 <HAL_PWREx_GetVoltageRange>
 800139c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800139e:	4b1e      	ldr	r3, [pc, #120]	@ (8001418 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80013a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013a2:	4a1d      	ldr	r2, [pc, #116]	@ (8001418 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80013a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80013a8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80013aa:	697b      	ldr	r3, [r7, #20]
 80013ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80013b0:	d10b      	bne.n	80013ca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	2b80      	cmp	r3, #128	@ 0x80
 80013b6:	d919      	bls.n	80013ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	2ba0      	cmp	r3, #160	@ 0xa0
 80013bc:	d902      	bls.n	80013c4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80013be:	2302      	movs	r3, #2
 80013c0:	613b      	str	r3, [r7, #16]
 80013c2:	e013      	b.n	80013ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80013c4:	2301      	movs	r3, #1
 80013c6:	613b      	str	r3, [r7, #16]
 80013c8:	e010      	b.n	80013ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	2b80      	cmp	r3, #128	@ 0x80
 80013ce:	d902      	bls.n	80013d6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80013d0:	2303      	movs	r3, #3
 80013d2:	613b      	str	r3, [r7, #16]
 80013d4:	e00a      	b.n	80013ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2b80      	cmp	r3, #128	@ 0x80
 80013da:	d102      	bne.n	80013e2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80013dc:	2302      	movs	r3, #2
 80013de:	613b      	str	r3, [r7, #16]
 80013e0:	e004      	b.n	80013ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2b70      	cmp	r3, #112	@ 0x70
 80013e6:	d101      	bne.n	80013ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80013e8:	2301      	movs	r3, #1
 80013ea:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80013ec:	4b0b      	ldr	r3, [pc, #44]	@ (800141c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f023 0207 	bic.w	r2, r3, #7
 80013f4:	4909      	ldr	r1, [pc, #36]	@ (800141c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80013f6:	693b      	ldr	r3, [r7, #16]
 80013f8:	4313      	orrs	r3, r2
 80013fa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80013fc:	4b07      	ldr	r3, [pc, #28]	@ (800141c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f003 0307 	and.w	r3, r3, #7
 8001404:	693a      	ldr	r2, [r7, #16]
 8001406:	429a      	cmp	r2, r3
 8001408:	d001      	beq.n	800140e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800140a:	2301      	movs	r3, #1
 800140c:	e000      	b.n	8001410 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800140e:	2300      	movs	r3, #0
}
 8001410:	4618      	mov	r0, r3
 8001412:	3718      	adds	r7, #24
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	40021000 	.word	0x40021000
 800141c:	40022000 	.word	0x40022000

08001420 <memset>:
 8001420:	4402      	add	r2, r0
 8001422:	4603      	mov	r3, r0
 8001424:	4293      	cmp	r3, r2
 8001426:	d100      	bne.n	800142a <memset+0xa>
 8001428:	4770      	bx	lr
 800142a:	f803 1b01 	strb.w	r1, [r3], #1
 800142e:	e7f9      	b.n	8001424 <memset+0x4>

08001430 <__libc_init_array>:
 8001430:	b570      	push	{r4, r5, r6, lr}
 8001432:	4d0d      	ldr	r5, [pc, #52]	@ (8001468 <__libc_init_array+0x38>)
 8001434:	4c0d      	ldr	r4, [pc, #52]	@ (800146c <__libc_init_array+0x3c>)
 8001436:	1b64      	subs	r4, r4, r5
 8001438:	10a4      	asrs	r4, r4, #2
 800143a:	2600      	movs	r6, #0
 800143c:	42a6      	cmp	r6, r4
 800143e:	d109      	bne.n	8001454 <__libc_init_array+0x24>
 8001440:	4d0b      	ldr	r5, [pc, #44]	@ (8001470 <__libc_init_array+0x40>)
 8001442:	4c0c      	ldr	r4, [pc, #48]	@ (8001474 <__libc_init_array+0x44>)
 8001444:	f000 f818 	bl	8001478 <_init>
 8001448:	1b64      	subs	r4, r4, r5
 800144a:	10a4      	asrs	r4, r4, #2
 800144c:	2600      	movs	r6, #0
 800144e:	42a6      	cmp	r6, r4
 8001450:	d105      	bne.n	800145e <__libc_init_array+0x2e>
 8001452:	bd70      	pop	{r4, r5, r6, pc}
 8001454:	f855 3b04 	ldr.w	r3, [r5], #4
 8001458:	4798      	blx	r3
 800145a:	3601      	adds	r6, #1
 800145c:	e7ee      	b.n	800143c <__libc_init_array+0xc>
 800145e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001462:	4798      	blx	r3
 8001464:	3601      	adds	r6, #1
 8001466:	e7f2      	b.n	800144e <__libc_init_array+0x1e>
 8001468:	080014d0 	.word	0x080014d0
 800146c:	080014d0 	.word	0x080014d0
 8001470:	080014d0 	.word	0x080014d0
 8001474:	080014d4 	.word	0x080014d4

08001478 <_init>:
 8001478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800147a:	bf00      	nop
 800147c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800147e:	bc08      	pop	{r3}
 8001480:	469e      	mov	lr, r3
 8001482:	4770      	bx	lr

08001484 <_fini>:
 8001484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001486:	bf00      	nop
 8001488:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800148a:	bc08      	pop	{r3}
 800148c:	469e      	mov	lr, r3
 800148e:	4770      	bx	lr
