INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.srcs/sources_1/imports/new/BUF_group.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUF_group
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.srcs/sources_1/imports/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.srcs/sources_1/imports/new/adder_tree_16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.srcs/sources_1/imports/new/data_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.srcs/sources_1/new/fxp_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.srcs/sources_1/imports/new/ping_pong_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.srcs/sources_1/new/process_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.srcs/sources_1/new/pu_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.srcs/sources_1/new/top_design.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.srcs/sim_1/new/top_design_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design_tb
