============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Mon Sep  9 13:55:18 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'pnumcnt2' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(179)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module UART in src/UART.v(1)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: net 'frame_length[7]' does not have a driver in src/UART.v(266)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(41)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(178)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(36)
HDL-5007 WARNING: input port 'pnumcnt2[23]' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "UART"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[0]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[0]"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[0]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[0]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[10]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[10]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[11]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[11]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[12]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[12]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[13]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[13]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[14]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[14]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[15]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[15]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[16]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[16]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[17]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[17]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[18]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[18]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[19]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[19]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[1]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[1]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[20]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[20]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[21]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[21]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[22]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[22]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[23]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[23]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[24]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[24]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[25]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[25]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[26]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[26]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[27]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[27]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[28]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[28]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[29]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[29]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[2]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[2]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[30]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[30]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[31]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[31]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[32]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[32]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[3]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[3]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[4]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[4]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[5]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[5]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[6]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[6]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[7]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[7]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[8]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[8]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[9]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[9]" in src/AHB.v(20)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[0]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[1]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[2]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[3]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[4]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[5]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[6]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[7]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in src/UART.v(320)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model UART
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7088/744 useful/useless nets, 6737/410 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 1211 distributor mux.
SYN-1016 : Merged 2968 instances.
SYN-1015 : Optimize round 1, 6325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5566/1641 useful/useless nets, 5215/1859 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uUART/uart_byte_tx/reg1_b0
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2097 better
SYN-1014 : Optimize round 3
SYN-1032 : 5556/2 useful/useless nets, 5205/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.076155s wall, 3.166820s user + 0.140401s system = 3.307221s CPU (107.5%)

RUN-1004 : used memory is 174 MB, reserved memory is 148 MB, peak memory is 175 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         3787
  #and               1250
  #nand                 0
  #or                 766
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 93
  #bufif1               0
  #MX21                72
  #FADD                 0
  #DFF               1606
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              53
#MACRO_MUX           1063

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2180   |1606   |70     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.264060s wall, 1.092007s user + 0.093601s system = 1.185608s CPU (93.8%)

RUN-1004 : used memory is 202 MB, reserved memory is 175 MB, peak memory is 202 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5641/57 useful/useless nets, 5324/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6525/0 useful/useless nets, 6209/0 useful/useless insts
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 612 better
SYN-2501 : Optimize round 2
SYN-1032 : 6441/0 useful/useless nets, 6125/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 7366/0 useful/useless nets, 7050/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 27292, tnet num: 7373, tinst num: 7040, tnode num: 48937, tedge num: 50298.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7373 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1447 (4.10), #lev = 7 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1425 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.25 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4731 instances into 1425 LUTs, name keeping = 46%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4049/0 useful/useless nets, 3733/0 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     uUART/reg2_b3
SYN-1002 :     uUART/reg2_b4
SYN-1002 :     uUART/reg2_b5
SYN-1002 :     uUART/reg2_b6
SYN-1002 :     uUART/reg2_b7
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 4039/0 useful/useless nets, 3723/5 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1599 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1425 LUT to BLE ...
SYN-4008 : Packed 1425 LUT and 533 SEQ to BLE.
SYN-4003 : Packing 1066 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1066 nodes)...
SYN-4004 : #1: Packed 382 SEQ (30231 nodes)...
SYN-4004 : #2: Packed 651 SEQ (231076 nodes)...
SYN-4004 : #3: Packed 732 SEQ (195616 nodes)...
SYN-4004 : #4: Packed 767 SEQ (146699 nodes)...
SYN-4004 : #5: Packed 798 SEQ (190204 nodes)...
SYN-4004 : #6: Packed 900 SEQ (139947 nodes)...
SYN-4004 : #7: Packed 915 SEQ (49147 nodes)...
SYN-4004 : #8: Packed 921 SEQ (6084 nodes)...
SYN-4004 : #9: Packed 921 SEQ (1378 nodes)...
SYN-4004 : #10: Packed 921 SEQ (0 nodes)...
SYN-4005 : Packed 921 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 1066 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1570/2078 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1984  |1839  |1599  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.960842s wall, 14.258491s user + 0.156001s system = 14.414492s CPU (96.3%)

RUN-1004 : used memory is 271 MB, reserved memory is 252 MB, peak memory is 318 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.877420s wall, 1.856412s user + 0.015600s system = 1.872012s CPU (99.7%)

RUN-1004 : used memory is 273 MB, reserved memory is 253 MB, peak memory is 318 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n1333' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n1334' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n1344' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n1345' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n1346' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n1347' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n1348' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n1349' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n1350' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n1351' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n1352' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n1343' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n1353' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n1354' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n1355' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n1356' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n1342' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n1341' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n1340' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n1339' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n1338' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n1337' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n1336' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n1335' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n1357' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n1358' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n1368' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n1369' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n1370' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n1371' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n1372' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n1373' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n1374' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n1375' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n1376' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n1367' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n1377' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n1378' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n1379' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n1380' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n1366' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n1365' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n1364' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n1363' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n1362' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n1361' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n1360' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n1359' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[0] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[12] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[15] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[16] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[17] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[18] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[19] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[1] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[20] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[21] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[22] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[23] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[24] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[25] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[26] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[27] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[28] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[29] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[30] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[31] useless
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1117 instances, 1011 slices, 17 macros(119 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.643832s wall, 0.577204s user + 0.031200s system = 0.608404s CPU (94.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 449903
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%, beta_incr = 0.729196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 287787, overlap = 19
PHY-3002 : Step(2): len = 216858, overlap = 57
PHY-3002 : Step(3): len = 181639, overlap = 84.25
PHY-3002 : Step(4): len = 153216, overlap = 99.25
PHY-3002 : Step(5): len = 131149, overlap = 113.5
PHY-3002 : Step(6): len = 112512, overlap = 125.75
PHY-3002 : Step(7): len = 93059.9, overlap = 138.75
PHY-3002 : Step(8): len = 74988, overlap = 153.5
PHY-3002 : Step(9): len = 64798.8, overlap = 162.25
PHY-3002 : Step(10): len = 54655.3, overlap = 175.5
PHY-3002 : Step(11): len = 44339.6, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.51279e-06
PHY-3002 : Step(12): len = 44075.5, overlap = 186
PHY-3002 : Step(13): len = 44758.2, overlap = 186.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65298e-06
PHY-3002 : Step(14): len = 46155.8, overlap = 184.25
PHY-3002 : Step(15): len = 62126.7, overlap = 157.5
PHY-3002 : Step(16): len = 73108.7, overlap = 147
PHY-3002 : Step(17): len = 72906.8, overlap = 146.25
PHY-3002 : Step(18): len = 74629.1, overlap = 138.75
PHY-3002 : Step(19): len = 77219.9, overlap = 127.25
PHY-3002 : Step(20): len = 75812.8, overlap = 123
PHY-3002 : Step(21): len = 75875.1, overlap = 123
PHY-3002 : Step(22): len = 75687.9, overlap = 121.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.30596e-06
PHY-3002 : Step(23): len = 79844.1, overlap = 118
PHY-3002 : Step(24): len = 88188.8, overlap = 103.75
PHY-3002 : Step(25): len = 86987, overlap = 103.75
PHY-3002 : Step(26): len = 87607.9, overlap = 104.75
PHY-3002 : Step(27): len = 88423.5, overlap = 104
PHY-3002 : Step(28): len = 89407, overlap = 103
PHY-3002 : Step(29): len = 89318.3, overlap = 97
PHY-3002 : Step(30): len = 89364.5, overlap = 92.75
PHY-3002 : Step(31): len = 89589.8, overlap = 92.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.86119e-05
PHY-3002 : Step(32): len = 93666.5, overlap = 85.75
PHY-3002 : Step(33): len = 101391, overlap = 69.5
PHY-3002 : Step(34): len = 100927, overlap = 69
PHY-3002 : Step(35): len = 101352, overlap = 69
PHY-3002 : Step(36): len = 101891, overlap = 67.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.72238e-05
PHY-3002 : Step(37): len = 110415, overlap = 50.75
PHY-3002 : Step(38): len = 115413, overlap = 38.5
PHY-3002 : Step(39): len = 116582, overlap = 32.75
PHY-3002 : Step(40): len = 118195, overlap = 34.5
PHY-3002 : Step(41): len = 119994, overlap = 34.75
PHY-3002 : Step(42): len = 120920, overlap = 34.25
PHY-3002 : Step(43): len = 120265, overlap = 33.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.44477e-05
PHY-3002 : Step(44): len = 125897, overlap = 26.5
PHY-3002 : Step(45): len = 128952, overlap = 23
PHY-3002 : Step(46): len = 130187, overlap = 22.75
PHY-3002 : Step(47): len = 131326, overlap = 21.25
PHY-3002 : Step(48): len = 131291, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000148895
PHY-3002 : Step(49): len = 136792, overlap = 15.75
PHY-3002 : Step(50): len = 139664, overlap = 14.25
PHY-3002 : Step(51): len = 141497, overlap = 13.75
PHY-3002 : Step(52): len = 142391, overlap = 10.5
PHY-3002 : Step(53): len = 142988, overlap = 9.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000297791
PHY-3002 : Step(54): len = 146923, overlap = 10.5
PHY-3002 : Step(55): len = 148529, overlap = 9.25
PHY-3002 : Step(56): len = 149958, overlap = 8.5
PHY-3002 : Step(57): len = 150263, overlap = 7.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000595581
PHY-3002 : Step(58): len = 153926, overlap = 6.25
PHY-3002 : Step(59): len = 155663, overlap = 5.5
PHY-3002 : Step(60): len = 157800, overlap = 3.25
PHY-3002 : Step(61): len = 157749, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002174s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.485393s wall, 0.483603s user + 0.000000s system = 0.483603s CPU (99.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.432102s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (86.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.18338e-05
PHY-3002 : Step(62): len = 150003, overlap = 17.5
PHY-3002 : Step(63): len = 142574, overlap = 22.75
PHY-3002 : Step(64): len = 138881, overlap = 30.25
PHY-3002 : Step(65): len = 135714, overlap = 35.75
PHY-3002 : Step(66): len = 133511, overlap = 40.5
PHY-3002 : Step(67): len = 132491, overlap = 40
PHY-3002 : Step(68): len = 132599, overlap = 37.75
PHY-3002 : Step(69): len = 133274, overlap = 38.5
PHY-3002 : Step(70): len = 135016, overlap = 37
PHY-3002 : Step(71): len = 136042, overlap = 34.75
PHY-3002 : Step(72): len = 136332, overlap = 37.5
PHY-3002 : Step(73): len = 136761, overlap = 37.5
PHY-3002 : Step(74): len = 136999, overlap = 37.75
PHY-3002 : Step(75): len = 137121, overlap = 36.5
PHY-3002 : Step(76): len = 137170, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143668
PHY-3002 : Step(77): len = 146033, overlap = 28.75
PHY-3002 : Step(78): len = 147996, overlap = 28.25
PHY-3002 : Step(79): len = 149388, overlap = 27.25
PHY-3002 : Step(80): len = 151418, overlap = 26.25
PHY-3002 : Step(81): len = 151977, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287335
PHY-3002 : Step(82): len = 158480, overlap = 20
PHY-3002 : Step(83): len = 160716, overlap = 18
PHY-3002 : Step(84): len = 163551, overlap = 16.25
PHY-3002 : Step(85): len = 165765, overlap = 14.5
PHY-3002 : Step(86): len = 165092, overlap = 12.75
PHY-3002 : Step(87): len = 163781, overlap = 12.75
PHY-3002 : Step(88): len = 163376, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000565242
PHY-3002 : Step(89): len = 169160, overlap = 10.25
PHY-3002 : Step(90): len = 170400, overlap = 11.25
PHY-3002 : Step(91): len = 171998, overlap = 10.5
PHY-3002 : Step(92): len = 172924, overlap = 10
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00113048
PHY-3002 : Step(93): len = 176001, overlap = 8.25
PHY-3002 : Step(94): len = 176679, overlap = 8.25
PHY-3002 : Step(95): len = 177785, overlap = 9
PHY-3002 : Step(96): len = 178455, overlap = 9.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00226097
PHY-3002 : Step(97): len = 180256, overlap = 8.25
PHY-3002 : Step(98): len = 180833, overlap = 7.5
PHY-3002 : Step(99): len = 181599, overlap = 8
PHY-3002 : Step(100): len = 182140, overlap = 8.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.508342s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (89.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.390583s wall, 0.390002s user + 0.015600s system = 0.405603s CPU (103.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000373135
PHY-3002 : Step(101): len = 172165, overlap = 57.75
PHY-3002 : Step(102): len = 165557, overlap = 50.25
PHY-3002 : Step(103): len = 158460, overlap = 54.25
PHY-3002 : Step(104): len = 154578, overlap = 57.25
PHY-3002 : Step(105): len = 150638, overlap = 59
PHY-3002 : Step(106): len = 147881, overlap = 57.25
PHY-3002 : Step(107): len = 145061, overlap = 59.5
PHY-3002 : Step(108): len = 142801, overlap = 63.75
PHY-3002 : Step(109): len = 140983, overlap = 63.25
PHY-3002 : Step(110): len = 139262, overlap = 65.25
PHY-3002 : Step(111): len = 138232, overlap = 67
PHY-3002 : Step(112): len = 137121, overlap = 65
PHY-3002 : Step(113): len = 136487, overlap = 65
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000739587
PHY-3002 : Step(114): len = 141130, overlap = 64.75
PHY-3002 : Step(115): len = 143114, overlap = 59.5
PHY-3002 : Step(116): len = 144521, overlap = 58.75
PHY-3002 : Step(117): len = 146526, overlap = 53.5
PHY-3002 : Step(118): len = 148377, overlap = 48.5
PHY-3002 : Step(119): len = 149743, overlap = 48.75
PHY-3002 : Step(120): len = 151090, overlap = 51.5
PHY-3002 : Step(121): len = 151734, overlap = 53.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00144621
PHY-3002 : Step(122): len = 154577, overlap = 53
PHY-3002 : Step(123): len = 156235, overlap = 51.25
PHY-3002 : Step(124): len = 157560, overlap = 49
PHY-3002 : Step(125): len = 159079, overlap = 44.25
PHY-3002 : Step(126): len = 160287, overlap = 46
PHY-3002 : Step(127): len = 161626, overlap = 43
PHY-3002 : Step(128): len = 162604, overlap = 40
PHY-3002 : Step(129): len = 162989, overlap = 38.25
PHY-3002 : Step(130): len = 163349, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00271447
PHY-3002 : Step(131): len = 165003, overlap = 35.75
PHY-3002 : Step(132): len = 165686, overlap = 35.75
PHY-3002 : Step(133): len = 166338, overlap = 34.25
PHY-3002 : Step(134): len = 167094, overlap = 35.25
PHY-3002 : Step(135): len = 167880, overlap = 36.5
PHY-3002 : Step(136): len = 168301, overlap = 37.5
PHY-3002 : Step(137): len = 168928, overlap = 38
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00441939
PHY-3002 : Step(138): len = 169480, overlap = 37.5
PHY-3002 : Step(139): len = 170316, overlap = 36.5
PHY-3002 : Step(140): len = 170812, overlap = 36
PHY-3002 : Step(141): len = 171206, overlap = 33.25
PHY-3002 : Step(142): len = 171566, overlap = 32.25
PHY-3002 : Step(143): len = 171998, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.617084s wall, 0.358802s user + 0.312002s system = 0.670804s CPU (108.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 51%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.417531s wall, 0.421203s user + 0.000000s system = 0.421203s CPU (100.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.488743s wall, 0.421203s user + 0.000000s system = 0.421203s CPU (86.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000415685
PHY-3002 : Step(144): len = 162416, overlap = 38.5
PHY-3002 : Step(145): len = 159303, overlap = 38.25
PHY-3002 : Step(146): len = 154782, overlap = 46.75
PHY-3002 : Step(147): len = 152432, overlap = 45.25
PHY-3002 : Step(148): len = 150515, overlap = 45.75
PHY-3002 : Step(149): len = 148519, overlap = 46
PHY-3002 : Step(150): len = 147195, overlap = 46.5
PHY-3002 : Step(151): len = 146218, overlap = 47.75
PHY-3002 : Step(152): len = 145435, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000824453
PHY-3002 : Step(153): len = 148556, overlap = 47
PHY-3002 : Step(154): len = 149790, overlap = 41.5
PHY-3002 : Step(155): len = 150577, overlap = 41.25
PHY-3002 : Step(156): len = 151648, overlap = 42
PHY-3002 : Step(157): len = 152791, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156632
PHY-3002 : Step(158): len = 155427, overlap = 35
PHY-3002 : Step(159): len = 156785, overlap = 34.75
PHY-3002 : Step(160): len = 157434, overlap = 32.25
PHY-3002 : Step(161): len = 158455, overlap = 33.25
PHY-3002 : Step(162): len = 159552, overlap = 33
PHY-3002 : Step(163): len = 160384, overlap = 34
PHY-3002 : Step(164): len = 161092, overlap = 33.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00282023
PHY-3002 : Step(165): len = 162239, overlap = 31.5
PHY-3002 : Step(166): len = 163452, overlap = 33
PHY-3002 : Step(167): len = 164484, overlap = 31
PHY-3002 : Step(168): len = 165375, overlap = 31.25
PHY-3002 : Step(169): len = 166012, overlap = 30
PHY-3002 : Step(170): len = 166617, overlap = 28.5
PHY-3002 : Step(171): len = 167393, overlap = 29.25
PHY-3002 : Step(172): len = 168075, overlap = 26.25
PHY-3002 : Step(173): len = 168464, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00511252
PHY-3002 : Step(174): len = 169647, overlap = 26
PHY-3002 : Step(175): len = 170174, overlap = 24.25
PHY-3002 : Step(176): len = 170768, overlap = 24.25
PHY-3002 : Step(177): len = 171423, overlap = 23.25
PHY-3002 : Step(178): len = 171884, overlap = 23.25
PHY-3002 : Step(179): len = 172214, overlap = 24.25
PHY-3002 : Step(180): len = 172872, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024067s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (64.8%)

PHY-3001 : Legalized: Len = 173999, Over = 0
PHY-3001 : Final: Len = 173999, Over = 0
RUN-1003 : finish command "place" in  19.431686s wall, 20.763733s user + 1.950012s system = 22.713746s CPU (116.9%)

RUN-1004 : used memory is 295 MB, reserved memory is 263 MB, peak memory is 318 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1090 to 863
PHY-1001 : Pin misalignment score is improved from 863 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 304 to 37
PHY-1001 : Pin misalignment score is improved from 867 to 850
PHY-1001 : Pin misalignment score is improved from 850 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 81 to 37
PHY-1001 : End pin swap;  1.224553s wall, 1.138807s user + 0.015600s system = 1.154407s CPU (94.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 214496, over cnt = 523(6%), over = 844, worst = 7
PHY-1002 : len = 216464, over cnt = 272(3%), over = 359, worst = 4
PHY-1002 : len = 217872, over cnt = 218(2%), over = 254, worst = 4
PHY-1002 : len = 221352, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 222120, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 222400, over cnt = 9(0%), over = 9, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  2.026060s wall, 1.950012s user + 0.000000s system = 1.950012s CPU (96.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.051800s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (150.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000030s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 459016, over cnt = 135(0%), over = 136, worst = 2
PHY-1001 : End Routed; 20.431860s wall, 22.885347s user + 0.358802s system = 23.244149s CPU (113.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 454264, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 1.524116s wall, 1.450809s user + 0.031200s system = 1.482009s CPU (97.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 453912, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.328948s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (99.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 453872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 453872
PHY-1001 : End DR Iter 3; 0.045929s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (135.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  29.770460s wall, 31.543402s user + 0.561604s system = 32.105006s CPU (107.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  33.191577s wall, 34.788223s user + 0.577204s system = 35.365427s CPU (106.5%)

RUN-1004 : used memory is 371 MB, reserved memory is 353 MB, peak memory is 414 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.052194s wall, 1.762811s user + 0.031200s system = 1.794012s CPU (87.4%)

RUN-1004 : used memory is 370 MB, reserved memory is 352 MB, peak memory is 414 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.234640s wall, 2.106013s user + 0.062400s system = 2.168414s CPU (97.0%)

RUN-1004 : used memory is 422 MB, reserved memory is 404 MB, peak memory is 422 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1119
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3055, pip num: 31559
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 920 valid insts, and 81916 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  11.691961s wall, 20.997735s user + 0.171601s system = 21.169336s CPU (181.1%)

RUN-1004 : used memory is 441 MB, reserved memory is 420 MB, peak memory is 450 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.311598s wall, 1.216808s user + 0.093601s system = 1.310408s CPU (99.9%)

RUN-1004 : used memory is 548 MB, reserved memory is 526 MB, peak memory is 551 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.491668s wall, 2.776818s user + 0.733205s system = 3.510022s CPU (13.2%)

RUN-1004 : used memory is 550 MB, reserved memory is 528 MB, peak memory is 552 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.855309s wall, 0.405603s user + 0.202801s system = 0.608404s CPU (8.9%)

RUN-1004 : used memory is 496 MB, reserved memory is 475 MB, peak memory is 552 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.425598s wall, 4.914032s user + 1.076407s system = 5.990438s CPU (16.9%)

RUN-1004 : used memory is 484 MB, reserved memory is 464 MB, peak memory is 552 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'pnumcnt2' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(179)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module UART in src/UART.v(1)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: net 'frame_length[7]' does not have a driver in src/UART.v(266)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(41)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(178)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(36)
HDL-5007 WARNING: input port 'pnumcnt2[23]' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "UART"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[0]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[0]"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[0]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[0]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[10]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[10]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[11]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[11]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[12]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[12]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[13]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[13]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[14]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[14]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[15]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[15]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[16]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[16]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[17]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[17]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[18]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[18]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[19]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[19]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[1]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[1]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[20]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[20]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[21]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[21]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[22]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[22]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[23]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[23]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[24]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[24]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[25]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[25]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[26]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[26]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[27]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[27]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[28]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[28]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[29]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[29]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[2]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[2]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[30]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[30]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[31]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[31]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[32]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[32]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[3]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[3]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[4]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[4]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[5]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[5]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[6]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[6]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[7]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[7]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[8]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[8]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[9]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[9]" in src/AHB.v(20)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[0]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[1]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[2]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[3]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[4]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[5]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[6]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[7]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in src/UART.v(320)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model UART
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7088/744 useful/useless nets, 6737/410 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 1211 distributor mux.
SYN-1016 : Merged 2968 instances.
SYN-1015 : Optimize round 1, 6325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5566/1641 useful/useless nets, 5215/1859 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uUART/uart_byte_tx/reg1_b0
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2097 better
SYN-1014 : Optimize round 3
SYN-1032 : 5556/2 useful/useless nets, 5205/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.814870s wall, 3.026419s user + 0.093601s system = 3.120020s CPU (110.8%)

RUN-1004 : used memory is 263 MB, reserved memory is 250 MB, peak memory is 552 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         3787
  #and               1250
  #nand                 0
  #or                 766
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 93
  #bufif1               0
  #MX21                72
  #FADD                 0
  #DFF               1606
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              53
#MACRO_MUX           1063

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2180   |1606   |70     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.171359s wall, 1.123207s user + 0.093601s system = 1.216808s CPU (103.9%)

RUN-1004 : used memory is 275 MB, reserved memory is 262 MB, peak memory is 552 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5641/57 useful/useless nets, 5324/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6525/0 useful/useless nets, 6209/0 useful/useless insts
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 612 better
SYN-2501 : Optimize round 2
SYN-1032 : 6441/0 useful/useless nets, 6125/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 7366/0 useful/useless nets, 7050/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 27292, tnet num: 7373, tinst num: 7040, tnode num: 48937, tedge num: 50298.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7373 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1447 (4.10), #lev = 7 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1425 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.25 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4731 instances into 1425 LUTs, name keeping = 46%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4049/0 useful/useless nets, 3733/0 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     uUART/reg2_b3
SYN-1002 :     uUART/reg2_b4
SYN-1002 :     uUART/reg2_b5
SYN-1002 :     uUART/reg2_b6
SYN-1002 :     uUART/reg2_b7
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 4039/0 useful/useless nets, 3723/5 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1599 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1425 LUT to BLE ...
SYN-4008 : Packed 1425 LUT and 533 SEQ to BLE.
SYN-4003 : Packing 1066 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1066 nodes)...
SYN-4004 : #1: Packed 382 SEQ (30231 nodes)...
SYN-4004 : #2: Packed 651 SEQ (231076 nodes)...
SYN-4004 : #3: Packed 732 SEQ (195616 nodes)...
SYN-4004 : #4: Packed 767 SEQ (146699 nodes)...
SYN-4004 : #5: Packed 798 SEQ (190204 nodes)...
SYN-4004 : #6: Packed 900 SEQ (139947 nodes)...
SYN-4004 : #7: Packed 915 SEQ (49147 nodes)...
SYN-4004 : #8: Packed 921 SEQ (6084 nodes)...
SYN-4004 : #9: Packed 921 SEQ (1378 nodes)...
SYN-4004 : #10: Packed 921 SEQ (0 nodes)...
SYN-4005 : Packed 921 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 1066 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1570/2078 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1984  |1839  |1599  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.890419s wall, 14.523693s user + 0.093601s system = 14.617294s CPU (98.2%)

RUN-1004 : used memory is 329 MB, reserved memory is 318 MB, peak memory is 552 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 4 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.788461s wall, 1.731611s user + 0.078001s system = 1.809612s CPU (101.2%)

RUN-1004 : used memory is 331 MB, reserved memory is 321 MB, peak memory is 552 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n1333' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n1334' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n1344' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n1345' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n1346' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n1347' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n1348' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n1349' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n1350' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n1351' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n1352' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n1343' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n1353' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n1354' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n1355' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n1356' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n1342' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n1341' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n1340' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n1339' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n1338' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n1337' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n1336' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n1335' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n1357' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n1358' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n1368' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n1369' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n1370' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n1371' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n1372' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n1373' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n1374' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n1375' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n1376' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n1367' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n1377' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n1378' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n1379' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n1380' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n1366' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n1365' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n1364' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n1363' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n1362' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n1361' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n1360' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n1359' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[0] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[12] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[15] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[16] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[17] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[18] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[19] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[1] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[20] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[21] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[22] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[23] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[24] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[25] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[26] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[27] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[28] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[29] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[30] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[31] useless
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1117 instances, 1011 slices, 17 macros(119 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.558036s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (103.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 449903
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%, beta_incr = 0.729196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(181): len = 287787, overlap = 19
PHY-3002 : Step(182): len = 216858, overlap = 57
PHY-3002 : Step(183): len = 181639, overlap = 84.25
PHY-3002 : Step(184): len = 153216, overlap = 99.25
PHY-3002 : Step(185): len = 131149, overlap = 113.5
PHY-3002 : Step(186): len = 112512, overlap = 125.75
PHY-3002 : Step(187): len = 93059.9, overlap = 138.75
PHY-3002 : Step(188): len = 74988, overlap = 153.5
PHY-3002 : Step(189): len = 64798.8, overlap = 162.25
PHY-3002 : Step(190): len = 54655.3, overlap = 175.5
PHY-3002 : Step(191): len = 44339.6, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.51279e-06
PHY-3002 : Step(192): len = 44075.5, overlap = 186
PHY-3002 : Step(193): len = 44758.2, overlap = 186.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65298e-06
PHY-3002 : Step(194): len = 46155.8, overlap = 184.25
PHY-3002 : Step(195): len = 62126.7, overlap = 157.5
PHY-3002 : Step(196): len = 73108.7, overlap = 147
PHY-3002 : Step(197): len = 72906.8, overlap = 146.25
PHY-3002 : Step(198): len = 74629.1, overlap = 138.75
PHY-3002 : Step(199): len = 77219.9, overlap = 127.25
PHY-3002 : Step(200): len = 75812.8, overlap = 123
PHY-3002 : Step(201): len = 75875.1, overlap = 123
PHY-3002 : Step(202): len = 75687.9, overlap = 121.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.30596e-06
PHY-3002 : Step(203): len = 79844.1, overlap = 118
PHY-3002 : Step(204): len = 88188.8, overlap = 103.75
PHY-3002 : Step(205): len = 86987, overlap = 103.75
PHY-3002 : Step(206): len = 87607.9, overlap = 104.75
PHY-3002 : Step(207): len = 88423.5, overlap = 104
PHY-3002 : Step(208): len = 89407, overlap = 103
PHY-3002 : Step(209): len = 89318.3, overlap = 97
PHY-3002 : Step(210): len = 89364.5, overlap = 92.75
PHY-3002 : Step(211): len = 89589.8, overlap = 92.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.86119e-05
PHY-3002 : Step(212): len = 93666.5, overlap = 85.75
PHY-3002 : Step(213): len = 101391, overlap = 69.5
PHY-3002 : Step(214): len = 100927, overlap = 69
PHY-3002 : Step(215): len = 101352, overlap = 69
PHY-3002 : Step(216): len = 101891, overlap = 67.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.72238e-05
PHY-3002 : Step(217): len = 110415, overlap = 50.75
PHY-3002 : Step(218): len = 115413, overlap = 38.5
PHY-3002 : Step(219): len = 116582, overlap = 32.75
PHY-3002 : Step(220): len = 118195, overlap = 34.5
PHY-3002 : Step(221): len = 119994, overlap = 34.75
PHY-3002 : Step(222): len = 120920, overlap = 34.25
PHY-3002 : Step(223): len = 120265, overlap = 33.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.44477e-05
PHY-3002 : Step(224): len = 125897, overlap = 26.5
PHY-3002 : Step(225): len = 128952, overlap = 23
PHY-3002 : Step(226): len = 130187, overlap = 22.75
PHY-3002 : Step(227): len = 131326, overlap = 21.25
PHY-3002 : Step(228): len = 131291, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000148895
PHY-3002 : Step(229): len = 136792, overlap = 15.75
PHY-3002 : Step(230): len = 139664, overlap = 14.25
PHY-3002 : Step(231): len = 141497, overlap = 13.75
PHY-3002 : Step(232): len = 142391, overlap = 10.5
PHY-3002 : Step(233): len = 142988, overlap = 9.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000297791
PHY-3002 : Step(234): len = 146923, overlap = 10.5
PHY-3002 : Step(235): len = 148529, overlap = 9.25
PHY-3002 : Step(236): len = 149958, overlap = 8.5
PHY-3002 : Step(237): len = 150263, overlap = 7.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000595581
PHY-3002 : Step(238): len = 153926, overlap = 6.25
PHY-3002 : Step(239): len = 155663, overlap = 5.5
PHY-3002 : Step(240): len = 157800, overlap = 3.25
PHY-3002 : Step(241): len = 157749, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002788s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (1119.0%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.514295s wall, 0.499203s user + 0.000000s system = 0.499203s CPU (97.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.393729s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (99.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.18338e-05
PHY-3002 : Step(242): len = 150003, overlap = 17.5
PHY-3002 : Step(243): len = 142574, overlap = 22.75
PHY-3002 : Step(244): len = 138881, overlap = 30.25
PHY-3002 : Step(245): len = 135714, overlap = 35.75
PHY-3002 : Step(246): len = 133511, overlap = 40.5
PHY-3002 : Step(247): len = 132491, overlap = 40
PHY-3002 : Step(248): len = 132599, overlap = 37.75
PHY-3002 : Step(249): len = 133274, overlap = 38.5
PHY-3002 : Step(250): len = 135016, overlap = 37
PHY-3002 : Step(251): len = 136042, overlap = 34.75
PHY-3002 : Step(252): len = 136332, overlap = 37.5
PHY-3002 : Step(253): len = 136761, overlap = 37.5
PHY-3002 : Step(254): len = 136999, overlap = 37.75
PHY-3002 : Step(255): len = 137121, overlap = 36.5
PHY-3002 : Step(256): len = 137170, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143668
PHY-3002 : Step(257): len = 146033, overlap = 28.75
PHY-3002 : Step(258): len = 147996, overlap = 28.25
PHY-3002 : Step(259): len = 149388, overlap = 27.25
PHY-3002 : Step(260): len = 151418, overlap = 26.25
PHY-3002 : Step(261): len = 151977, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287335
PHY-3002 : Step(262): len = 158480, overlap = 20
PHY-3002 : Step(263): len = 160716, overlap = 18
PHY-3002 : Step(264): len = 163551, overlap = 16.25
PHY-3002 : Step(265): len = 165765, overlap = 14.5
PHY-3002 : Step(266): len = 165092, overlap = 12.75
PHY-3002 : Step(267): len = 163781, overlap = 12.75
PHY-3002 : Step(268): len = 163376, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000565242
PHY-3002 : Step(269): len = 169160, overlap = 10.25
PHY-3002 : Step(270): len = 170400, overlap = 11.25
PHY-3002 : Step(271): len = 171998, overlap = 10.5
PHY-3002 : Step(272): len = 172924, overlap = 10
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00113048
PHY-3002 : Step(273): len = 176001, overlap = 8.25
PHY-3002 : Step(274): len = 176679, overlap = 8.25
PHY-3002 : Step(275): len = 177785, overlap = 9
PHY-3002 : Step(276): len = 178455, overlap = 9.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00226097
PHY-3002 : Step(277): len = 180256, overlap = 8.25
PHY-3002 : Step(278): len = 180833, overlap = 7.5
PHY-3002 : Step(279): len = 181599, overlap = 8
PHY-3002 : Step(280): len = 182140, overlap = 8.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.487618s wall, 0.499203s user + 0.015600s system = 0.514803s CPU (105.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.384491s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (101.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000373135
PHY-3002 : Step(281): len = 172165, overlap = 57.75
PHY-3002 : Step(282): len = 165557, overlap = 50.25
PHY-3002 : Step(283): len = 158460, overlap = 54.25
PHY-3002 : Step(284): len = 154578, overlap = 57.25
PHY-3002 : Step(285): len = 150638, overlap = 59
PHY-3002 : Step(286): len = 147881, overlap = 57.25
PHY-3002 : Step(287): len = 145061, overlap = 59.5
PHY-3002 : Step(288): len = 142801, overlap = 63.75
PHY-3002 : Step(289): len = 140983, overlap = 63.25
PHY-3002 : Step(290): len = 139262, overlap = 65.25
PHY-3002 : Step(291): len = 138232, overlap = 67
PHY-3002 : Step(292): len = 137121, overlap = 65
PHY-3002 : Step(293): len = 136487, overlap = 65
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000739587
PHY-3002 : Step(294): len = 141130, overlap = 64.75
PHY-3002 : Step(295): len = 143114, overlap = 59.5
PHY-3002 : Step(296): len = 144521, overlap = 58.75
PHY-3002 : Step(297): len = 146526, overlap = 53.5
PHY-3002 : Step(298): len = 148377, overlap = 48.5
PHY-3002 : Step(299): len = 149743, overlap = 48.75
PHY-3002 : Step(300): len = 151090, overlap = 51.5
PHY-3002 : Step(301): len = 151734, overlap = 53.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00144621
PHY-3002 : Step(302): len = 154577, overlap = 53
PHY-3002 : Step(303): len = 156235, overlap = 51.25
PHY-3002 : Step(304): len = 157560, overlap = 49
PHY-3002 : Step(305): len = 159079, overlap = 44.25
PHY-3002 : Step(306): len = 160287, overlap = 46
PHY-3002 : Step(307): len = 161626, overlap = 43
PHY-3002 : Step(308): len = 162604, overlap = 40
PHY-3002 : Step(309): len = 162989, overlap = 38.25
PHY-3002 : Step(310): len = 163349, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00271447
PHY-3002 : Step(311): len = 165003, overlap = 35.75
PHY-3002 : Step(312): len = 165686, overlap = 35.75
PHY-3002 : Step(313): len = 166338, overlap = 34.25
PHY-3002 : Step(314): len = 167094, overlap = 35.25
PHY-3002 : Step(315): len = 167880, overlap = 36.5
PHY-3002 : Step(316): len = 168301, overlap = 37.5
PHY-3002 : Step(317): len = 168928, overlap = 38
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00441939
PHY-3002 : Step(318): len = 169480, overlap = 37.5
PHY-3002 : Step(319): len = 170316, overlap = 36.5
PHY-3002 : Step(320): len = 170812, overlap = 36
PHY-3002 : Step(321): len = 171206, overlap = 33.25
PHY-3002 : Step(322): len = 171566, overlap = 32.25
PHY-3002 : Step(323): len = 171998, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.533864s wall, 0.280802s user + 0.358802s system = 0.639604s CPU (119.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 51%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.452578s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (100.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.397215s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (98.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000415685
PHY-3002 : Step(324): len = 162416, overlap = 38.5
PHY-3002 : Step(325): len = 159303, overlap = 38.25
PHY-3002 : Step(326): len = 154782, overlap = 46.75
PHY-3002 : Step(327): len = 152432, overlap = 45.25
PHY-3002 : Step(328): len = 150515, overlap = 45.75
PHY-3002 : Step(329): len = 148519, overlap = 46
PHY-3002 : Step(330): len = 147195, overlap = 46.5
PHY-3002 : Step(331): len = 146218, overlap = 47.75
PHY-3002 : Step(332): len = 145435, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000824453
PHY-3002 : Step(333): len = 148556, overlap = 47
PHY-3002 : Step(334): len = 149790, overlap = 41.5
PHY-3002 : Step(335): len = 150577, overlap = 41.25
PHY-3002 : Step(336): len = 151648, overlap = 42
PHY-3002 : Step(337): len = 152791, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156632
PHY-3002 : Step(338): len = 155427, overlap = 35
PHY-3002 : Step(339): len = 156785, overlap = 34.75
PHY-3002 : Step(340): len = 157434, overlap = 32.25
PHY-3002 : Step(341): len = 158455, overlap = 33.25
PHY-3002 : Step(342): len = 159552, overlap = 33
PHY-3002 : Step(343): len = 160384, overlap = 34
PHY-3002 : Step(344): len = 161092, overlap = 33.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00282023
PHY-3002 : Step(345): len = 162239, overlap = 31.5
PHY-3002 : Step(346): len = 163452, overlap = 33
PHY-3002 : Step(347): len = 164484, overlap = 31
PHY-3002 : Step(348): len = 165375, overlap = 31.25
PHY-3002 : Step(349): len = 166012, overlap = 30
PHY-3002 : Step(350): len = 166617, overlap = 28.5
PHY-3002 : Step(351): len = 167393, overlap = 29.25
PHY-3002 : Step(352): len = 168075, overlap = 26.25
PHY-3002 : Step(353): len = 168464, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00511252
PHY-3002 : Step(354): len = 169647, overlap = 26
PHY-3002 : Step(355): len = 170174, overlap = 24.25
PHY-3002 : Step(356): len = 170768, overlap = 24.25
PHY-3002 : Step(357): len = 171423, overlap = 23.25
PHY-3002 : Step(358): len = 171884, overlap = 23.25
PHY-3002 : Step(359): len = 172214, overlap = 24.25
PHY-3002 : Step(360): len = 172872, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023877s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (65.3%)

PHY-3001 : Legalized: Len = 173999, Over = 0
PHY-3001 : Final: Len = 173999, Over = 0
RUN-1003 : finish command "place" in  15.540129s wall, 20.139729s user + 1.762811s system = 21.902540s CPU (140.9%)

RUN-1004 : used memory is 343 MB, reserved memory is 332 MB, peak memory is 552 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1090 to 863
PHY-1001 : Pin misalignment score is improved from 863 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 304 to 37
PHY-1001 : Pin misalignment score is improved from 867 to 850
PHY-1001 : Pin misalignment score is improved from 850 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 81 to 37
PHY-1001 : End pin swap;  1.107374s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (97.2%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 214496, over cnt = 523(6%), over = 844, worst = 7
PHY-1002 : len = 216464, over cnt = 272(3%), over = 359, worst = 4
PHY-1002 : len = 217872, over cnt = 218(2%), over = 254, worst = 4
PHY-1002 : len = 221352, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 222120, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 222400, over cnt = 9(0%), over = 9, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.966402s wall, 1.965613s user + 0.000000s system = 1.965613s CPU (100.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.044236s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (105.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000060s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 459016, over cnt = 135(0%), over = 136, worst = 2
PHY-1001 : End Routed; 18.145844s wall, 20.514132s user + 0.187201s system = 20.701333s CPU (114.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 454264, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 1.466628s wall, 1.466409s user + 0.000000s system = 1.466409s CPU (100.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 453912, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.332310s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (98.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 453872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 453872
PHY-1001 : End DR Iter 3; 0.042645s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (73.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  23.985648s wall, 26.254968s user + 0.280802s system = 26.535770s CPU (110.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  27.179950s wall, 29.437389s user + 0.280802s system = 29.718190s CPU (109.3%)

RUN-1004 : used memory is 400 MB, reserved memory is 380 MB, peak memory is 552 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.810352s wall, 1.747211s user + 0.062400s system = 1.809612s CPU (100.0%)

RUN-1004 : used memory is 400 MB, reserved memory is 380 MB, peak memory is 552 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.125036s wall, 2.074813s user + 0.078001s system = 2.152814s CPU (101.3%)

RUN-1004 : used memory is 445 MB, reserved memory is 424 MB, peak memory is 552 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1119
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3055, pip num: 31559
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 920 valid insts, and 81916 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  9.470130s wall, 18.174117s user + 0.000000s system = 18.174117s CPU (191.9%)

RUN-1004 : used memory is 459 MB, reserved memory is 437 MB, peak memory is 552 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.413535s wall, 0.358802s user + 0.015600s system = 0.374402s CPU (26.5%)

RUN-1004 : used memory is 513 MB, reserved memory is 491 MB, peak memory is 552 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.933228s wall, 1.419609s user + 0.046800s system = 1.466409s CPU (50.0%)

RUN-1004 : used memory is 502 MB, reserved memory is 480 MB, peak memory is 552 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.354590s wall, 1.248008s user + 0.109201s system = 1.357209s CPU (100.2%)

RUN-1004 : used memory is 568 MB, reserved memory is 546 MB, peak memory is 570 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.017960s wall, 2.823618s user + 0.421203s system = 3.244821s CPU (12.0%)

RUN-1004 : used memory is 569 MB, reserved memory is 548 MB, peak memory is 571 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.867407s wall, 0.390002s user + 0.062400s system = 0.452403s CPU (6.6%)

RUN-1004 : used memory is 513 MB, reserved memory is 498 MB, peak memory is 571 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.006653s wall, 4.929632s user + 0.639604s system = 5.569236s CPU (15.5%)

RUN-1004 : used memory is 502 MB, reserved memory is 488 MB, peak memory is 571 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'pnumcnt2' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(179)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module UART in src/UART.v(1)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: net 'frame_length[7]' does not have a driver in src/UART.v(266)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(41)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(178)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(36)
HDL-5007 WARNING: input port 'pnumcnt2[23]' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "UART"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[0]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[0]"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[0]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[0]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[10]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[10]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[11]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[11]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[12]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[12]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[13]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[13]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[14]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[14]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[15]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[15]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[16]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[16]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[17]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[17]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[18]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[18]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[19]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[19]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[1]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[1]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[20]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[20]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[21]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[21]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[22]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[22]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[23]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[23]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[24]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[24]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[25]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[25]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[26]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[26]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[27]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[27]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[28]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[28]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[29]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[29]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[2]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[2]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[30]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[30]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[31]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[31]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[32]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[32]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[3]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[3]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[4]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[4]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[5]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[5]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[6]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[6]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[7]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[7]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[8]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[8]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[9]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[9]" in src/AHB.v(20)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[0]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[1]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[2]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[3]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[4]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[5]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[6]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[7]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in src/UART.v(320)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model UART
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7088/744 useful/useless nets, 6737/410 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 1211 distributor mux.
SYN-1016 : Merged 2968 instances.
SYN-1015 : Optimize round 1, 6325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5566/1641 useful/useless nets, 5215/1859 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uUART/uart_byte_tx/reg1_b0
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2097 better
SYN-1014 : Optimize round 3
SYN-1032 : 5556/2 useful/useless nets, 5205/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.842225s wall, 3.073220s user + 0.078001s system = 3.151220s CPU (110.9%)

RUN-1004 : used memory is 302 MB, reserved memory is 307 MB, peak memory is 571 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         3787
  #and               1250
  #nand                 0
  #or                 766
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 93
  #bufif1               0
  #MX21                72
  #FADD                 0
  #DFF               1606
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              53
#MACRO_MUX           1063

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2180   |1606   |70     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 5 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.260628s wall, 1.154407s user + 0.062400s system = 1.216808s CPU (96.5%)

RUN-1004 : used memory is 310 MB, reserved memory is 315 MB, peak memory is 571 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5641/57 useful/useless nets, 5324/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6525/0 useful/useless nets, 6209/0 useful/useless insts
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 612 better
SYN-2501 : Optimize round 2
SYN-1032 : 6441/0 useful/useless nets, 6125/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 7366/0 useful/useless nets, 7050/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 27292, tnet num: 7373, tinst num: 7040, tnode num: 48937, tedge num: 50298.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7373 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1447 (4.10), #lev = 7 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1425 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.25 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4731 instances into 1425 LUTs, name keeping = 46%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4049/0 useful/useless nets, 3733/0 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     uUART/reg2_b3
SYN-1002 :     uUART/reg2_b4
SYN-1002 :     uUART/reg2_b5
SYN-1002 :     uUART/reg2_b6
SYN-1002 :     uUART/reg2_b7
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 4039/0 useful/useless nets, 3723/5 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1599 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1425 LUT to BLE ...
SYN-4008 : Packed 1425 LUT and 533 SEQ to BLE.
SYN-4003 : Packing 1066 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1066 nodes)...
SYN-4004 : #1: Packed 382 SEQ (30231 nodes)...
SYN-4004 : #2: Packed 651 SEQ (231076 nodes)...
SYN-4004 : #3: Packed 732 SEQ (195616 nodes)...
SYN-4004 : #4: Packed 767 SEQ (146699 nodes)...
SYN-4004 : #5: Packed 798 SEQ (190204 nodes)...
SYN-4004 : #6: Packed 900 SEQ (139947 nodes)...
SYN-4004 : #7: Packed 915 SEQ (49147 nodes)...
SYN-4004 : #8: Packed 921 SEQ (6084 nodes)...
SYN-4004 : #9: Packed 921 SEQ (1378 nodes)...
SYN-4004 : #10: Packed 921 SEQ (0 nodes)...
SYN-4005 : Packed 921 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 1066 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1570/2078 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1984  |1839  |1599  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  13.870003s wall, 13.806088s user + 0.156001s system = 13.962089s CPU (100.7%)

RUN-1004 : used memory is 346 MB, reserved memory is 332 MB, peak memory is 571 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 6 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.812727s wall, 1.731611s user + 0.062400s system = 1.794012s CPU (99.0%)

RUN-1004 : used memory is 349 MB, reserved memory is 336 MB, peak memory is 571 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n1333' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n1334' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n1344' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n1345' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n1346' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n1347' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n1348' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n1349' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n1350' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n1351' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n1352' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n1343' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n1353' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n1354' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n1355' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n1356' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n1342' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n1341' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n1340' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n1339' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n1338' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n1337' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n1336' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n1335' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n1357' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n1358' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n1368' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n1369' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n1370' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n1371' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n1372' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n1373' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n1374' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n1375' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n1376' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n1367' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n1377' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n1378' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n1379' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n1380' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n1366' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n1365' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n1364' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n1363' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n1362' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n1361' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n1360' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n1359' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[0] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[12] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[15] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[16] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[17] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[18] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[19] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[1] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[20] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[21] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[22] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[23] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[24] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[25] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[26] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[27] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[28] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[29] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[30] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[31] useless
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1117 instances, 1011 slices, 17 macros(119 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.555298s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (101.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 449903
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%, beta_incr = 0.729196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(361): len = 287787, overlap = 19
PHY-3002 : Step(362): len = 216858, overlap = 57
PHY-3002 : Step(363): len = 181639, overlap = 84.25
PHY-3002 : Step(364): len = 153216, overlap = 99.25
PHY-3002 : Step(365): len = 131149, overlap = 113.5
PHY-3002 : Step(366): len = 112512, overlap = 125.75
PHY-3002 : Step(367): len = 93059.9, overlap = 138.75
PHY-3002 : Step(368): len = 74988, overlap = 153.5
PHY-3002 : Step(369): len = 64798.8, overlap = 162.25
PHY-3002 : Step(370): len = 54655.3, overlap = 175.5
PHY-3002 : Step(371): len = 44339.6, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.51279e-06
PHY-3002 : Step(372): len = 44075.5, overlap = 186
PHY-3002 : Step(373): len = 44758.2, overlap = 186.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65298e-06
PHY-3002 : Step(374): len = 46155.8, overlap = 184.25
PHY-3002 : Step(375): len = 62126.7, overlap = 157.5
PHY-3002 : Step(376): len = 73108.7, overlap = 147
PHY-3002 : Step(377): len = 72906.8, overlap = 146.25
PHY-3002 : Step(378): len = 74629.1, overlap = 138.75
PHY-3002 : Step(379): len = 77219.9, overlap = 127.25
PHY-3002 : Step(380): len = 75812.8, overlap = 123
PHY-3002 : Step(381): len = 75875.1, overlap = 123
PHY-3002 : Step(382): len = 75687.9, overlap = 121.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.30596e-06
PHY-3002 : Step(383): len = 79844.1, overlap = 118
PHY-3002 : Step(384): len = 88188.8, overlap = 103.75
PHY-3002 : Step(385): len = 86987, overlap = 103.75
PHY-3002 : Step(386): len = 87607.9, overlap = 104.75
PHY-3002 : Step(387): len = 88423.5, overlap = 104
PHY-3002 : Step(388): len = 89407, overlap = 103
PHY-3002 : Step(389): len = 89318.3, overlap = 97
PHY-3002 : Step(390): len = 89364.5, overlap = 92.75
PHY-3002 : Step(391): len = 89589.8, overlap = 92.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.86119e-05
PHY-3002 : Step(392): len = 93666.5, overlap = 85.75
PHY-3002 : Step(393): len = 101391, overlap = 69.5
PHY-3002 : Step(394): len = 100927, overlap = 69
PHY-3002 : Step(395): len = 101352, overlap = 69
PHY-3002 : Step(396): len = 101891, overlap = 67.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.72238e-05
PHY-3002 : Step(397): len = 110415, overlap = 50.75
PHY-3002 : Step(398): len = 115413, overlap = 38.5
PHY-3002 : Step(399): len = 116582, overlap = 32.75
PHY-3002 : Step(400): len = 118195, overlap = 34.5
PHY-3002 : Step(401): len = 119994, overlap = 34.75
PHY-3002 : Step(402): len = 120920, overlap = 34.25
PHY-3002 : Step(403): len = 120265, overlap = 33.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.44477e-05
PHY-3002 : Step(404): len = 125897, overlap = 26.5
PHY-3002 : Step(405): len = 128952, overlap = 23
PHY-3002 : Step(406): len = 130187, overlap = 22.75
PHY-3002 : Step(407): len = 131326, overlap = 21.25
PHY-3002 : Step(408): len = 131291, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000148895
PHY-3002 : Step(409): len = 136792, overlap = 15.75
PHY-3002 : Step(410): len = 139664, overlap = 14.25
PHY-3002 : Step(411): len = 141497, overlap = 13.75
PHY-3002 : Step(412): len = 142391, overlap = 10.5
PHY-3002 : Step(413): len = 142988, overlap = 9.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000297791
PHY-3002 : Step(414): len = 146923, overlap = 10.5
PHY-3002 : Step(415): len = 148529, overlap = 9.25
PHY-3002 : Step(416): len = 149958, overlap = 8.5
PHY-3002 : Step(417): len = 150263, overlap = 7.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000595581
PHY-3002 : Step(418): len = 153926, overlap = 6.25
PHY-3002 : Step(419): len = 155663, overlap = 5.5
PHY-3002 : Step(420): len = 157800, overlap = 3.25
PHY-3002 : Step(421): len = 157749, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002457s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.512765s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (100.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.385213s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (101.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.18338e-05
PHY-3002 : Step(422): len = 150003, overlap = 17.5
PHY-3002 : Step(423): len = 142574, overlap = 22.75
PHY-3002 : Step(424): len = 138881, overlap = 30.25
PHY-3002 : Step(425): len = 135714, overlap = 35.75
PHY-3002 : Step(426): len = 133511, overlap = 40.5
PHY-3002 : Step(427): len = 132491, overlap = 40
PHY-3002 : Step(428): len = 132599, overlap = 37.75
PHY-3002 : Step(429): len = 133274, overlap = 38.5
PHY-3002 : Step(430): len = 135016, overlap = 37
PHY-3002 : Step(431): len = 136042, overlap = 34.75
PHY-3002 : Step(432): len = 136332, overlap = 37.5
PHY-3002 : Step(433): len = 136761, overlap = 37.5
PHY-3002 : Step(434): len = 136999, overlap = 37.75
PHY-3002 : Step(435): len = 137121, overlap = 36.5
PHY-3002 : Step(436): len = 137170, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143668
PHY-3002 : Step(437): len = 146033, overlap = 28.75
PHY-3002 : Step(438): len = 147996, overlap = 28.25
PHY-3002 : Step(439): len = 149388, overlap = 27.25
PHY-3002 : Step(440): len = 151418, overlap = 26.25
PHY-3002 : Step(441): len = 151977, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287335
PHY-3002 : Step(442): len = 158480, overlap = 20
PHY-3002 : Step(443): len = 160716, overlap = 18
PHY-3002 : Step(444): len = 163551, overlap = 16.25
PHY-3002 : Step(445): len = 165765, overlap = 14.5
PHY-3002 : Step(446): len = 165092, overlap = 12.75
PHY-3002 : Step(447): len = 163781, overlap = 12.75
PHY-3002 : Step(448): len = 163376, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000565242
PHY-3002 : Step(449): len = 169160, overlap = 10.25
PHY-3002 : Step(450): len = 170400, overlap = 11.25
PHY-3002 : Step(451): len = 171998, overlap = 10.5
PHY-3002 : Step(452): len = 172924, overlap = 10
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00113048
PHY-3002 : Step(453): len = 176001, overlap = 8.25
PHY-3002 : Step(454): len = 176679, overlap = 8.25
PHY-3002 : Step(455): len = 177785, overlap = 9
PHY-3002 : Step(456): len = 178455, overlap = 9.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00226097
PHY-3002 : Step(457): len = 180256, overlap = 8.25
PHY-3002 : Step(458): len = 180833, overlap = 7.5
PHY-3002 : Step(459): len = 181599, overlap = 8
PHY-3002 : Step(460): len = 182140, overlap = 8.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.493067s wall, 0.499203s user + 0.000000s system = 0.499203s CPU (101.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.388694s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000373135
PHY-3002 : Step(461): len = 172165, overlap = 57.75
PHY-3002 : Step(462): len = 165557, overlap = 50.25
PHY-3002 : Step(463): len = 158460, overlap = 54.25
PHY-3002 : Step(464): len = 154578, overlap = 57.25
PHY-3002 : Step(465): len = 150638, overlap = 59
PHY-3002 : Step(466): len = 147881, overlap = 57.25
PHY-3002 : Step(467): len = 145061, overlap = 59.5
PHY-3002 : Step(468): len = 142801, overlap = 63.75
PHY-3002 : Step(469): len = 140983, overlap = 63.25
PHY-3002 : Step(470): len = 139262, overlap = 65.25
PHY-3002 : Step(471): len = 138232, overlap = 67
PHY-3002 : Step(472): len = 137121, overlap = 65
PHY-3002 : Step(473): len = 136487, overlap = 65
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000739587
PHY-3002 : Step(474): len = 141130, overlap = 64.75
PHY-3002 : Step(475): len = 143114, overlap = 59.5
PHY-3002 : Step(476): len = 144521, overlap = 58.75
PHY-3002 : Step(477): len = 146526, overlap = 53.5
PHY-3002 : Step(478): len = 148377, overlap = 48.5
PHY-3002 : Step(479): len = 149743, overlap = 48.75
PHY-3002 : Step(480): len = 151090, overlap = 51.5
PHY-3002 : Step(481): len = 151734, overlap = 53.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00144621
PHY-3002 : Step(482): len = 154577, overlap = 53
PHY-3002 : Step(483): len = 156235, overlap = 51.25
PHY-3002 : Step(484): len = 157560, overlap = 49
PHY-3002 : Step(485): len = 159079, overlap = 44.25
PHY-3002 : Step(486): len = 160287, overlap = 46
PHY-3002 : Step(487): len = 161626, overlap = 43
PHY-3002 : Step(488): len = 162604, overlap = 40
PHY-3002 : Step(489): len = 162989, overlap = 38.25
PHY-3002 : Step(490): len = 163349, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00271447
PHY-3002 : Step(491): len = 165003, overlap = 35.75
PHY-3002 : Step(492): len = 165686, overlap = 35.75
PHY-3002 : Step(493): len = 166338, overlap = 34.25
PHY-3002 : Step(494): len = 167094, overlap = 35.25
PHY-3002 : Step(495): len = 167880, overlap = 36.5
PHY-3002 : Step(496): len = 168301, overlap = 37.5
PHY-3002 : Step(497): len = 168928, overlap = 38
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00441939
PHY-3002 : Step(498): len = 169480, overlap = 37.5
PHY-3002 : Step(499): len = 170316, overlap = 36.5
PHY-3002 : Step(500): len = 170812, overlap = 36
PHY-3002 : Step(501): len = 171206, overlap = 33.25
PHY-3002 : Step(502): len = 171566, overlap = 32.25
PHY-3002 : Step(503): len = 171998, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.543287s wall, 0.421203s user + 0.234002s system = 0.655204s CPU (120.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 51%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.445750s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (101.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.388058s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000415685
PHY-3002 : Step(504): len = 162416, overlap = 38.5
PHY-3002 : Step(505): len = 159303, overlap = 38.25
PHY-3002 : Step(506): len = 154782, overlap = 46.75
PHY-3002 : Step(507): len = 152432, overlap = 45.25
PHY-3002 : Step(508): len = 150515, overlap = 45.75
PHY-3002 : Step(509): len = 148519, overlap = 46
PHY-3002 : Step(510): len = 147195, overlap = 46.5
PHY-3002 : Step(511): len = 146218, overlap = 47.75
PHY-3002 : Step(512): len = 145435, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000824453
PHY-3002 : Step(513): len = 148556, overlap = 47
PHY-3002 : Step(514): len = 149790, overlap = 41.5
PHY-3002 : Step(515): len = 150577, overlap = 41.25
PHY-3002 : Step(516): len = 151648, overlap = 42
PHY-3002 : Step(517): len = 152791, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156632
PHY-3002 : Step(518): len = 155427, overlap = 35
PHY-3002 : Step(519): len = 156785, overlap = 34.75
PHY-3002 : Step(520): len = 157434, overlap = 32.25
PHY-3002 : Step(521): len = 158455, overlap = 33.25
PHY-3002 : Step(522): len = 159552, overlap = 33
PHY-3002 : Step(523): len = 160384, overlap = 34
PHY-3002 : Step(524): len = 161092, overlap = 33.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00282023
PHY-3002 : Step(525): len = 162239, overlap = 31.5
PHY-3002 : Step(526): len = 163452, overlap = 33
PHY-3002 : Step(527): len = 164484, overlap = 31
PHY-3002 : Step(528): len = 165375, overlap = 31.25
PHY-3002 : Step(529): len = 166012, overlap = 30
PHY-3002 : Step(530): len = 166617, overlap = 28.5
PHY-3002 : Step(531): len = 167393, overlap = 29.25
PHY-3002 : Step(532): len = 168075, overlap = 26.25
PHY-3002 : Step(533): len = 168464, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00511252
PHY-3002 : Step(534): len = 169647, overlap = 26
PHY-3002 : Step(535): len = 170174, overlap = 24.25
PHY-3002 : Step(536): len = 170768, overlap = 24.25
PHY-3002 : Step(537): len = 171423, overlap = 23.25
PHY-3002 : Step(538): len = 171884, overlap = 23.25
PHY-3002 : Step(539): len = 172214, overlap = 24.25
PHY-3002 : Step(540): len = 172872, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023524s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (66.3%)

PHY-3001 : Legalized: Len = 173999, Over = 0
PHY-3001 : Final: Len = 173999, Over = 0
RUN-1003 : finish command "place" in  14.286278s wall, 19.718526s user + 1.840812s system = 21.559338s CPU (150.9%)

RUN-1004 : used memory is 357 MB, reserved memory is 344 MB, peak memory is 571 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1090 to 863
PHY-1001 : Pin misalignment score is improved from 863 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 304 to 37
PHY-1001 : Pin misalignment score is improved from 867 to 850
PHY-1001 : Pin misalignment score is improved from 850 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 81 to 37
PHY-1001 : End pin swap;  1.211222s wall, 1.092007s user + 0.015600s system = 1.107607s CPU (91.4%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 214496, over cnt = 523(6%), over = 844, worst = 7
PHY-1002 : len = 216464, over cnt = 272(3%), over = 359, worst = 4
PHY-1002 : len = 217872, over cnt = 218(2%), over = 254, worst = 4
PHY-1002 : len = 221352, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 222120, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 222400, over cnt = 9(0%), over = 9, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.884446s wall, 1.965613s user + 0.000000s system = 1.965613s CPU (104.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.043164s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (108.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000091s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 459016, over cnt = 135(0%), over = 136, worst = 2
PHY-1001 : End Routed; 17.569251s wall, 20.217730s user + 0.140401s system = 20.358131s CPU (115.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 454264, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 1.446503s wall, 1.450809s user + 0.000000s system = 1.450809s CPU (100.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 453912, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.312544s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (104.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 453872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 453872
PHY-1001 : End DR Iter 3; 0.042526s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (110.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  23.352915s wall, 25.958566s user + 0.187201s system = 26.145768s CPU (112.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  26.566655s wall, 29.156587s user + 0.202801s system = 29.359388s CPU (110.5%)

RUN-1004 : used memory is 410 MB, reserved memory is 397 MB, peak memory is 571 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.821781s wall, 1.794012s user + 0.046800s system = 1.840812s CPU (101.0%)

RUN-1004 : used memory is 410 MB, reserved memory is 397 MB, peak memory is 571 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.102802s wall, 2.106013s user + 0.015600s system = 2.121614s CPU (100.9%)

RUN-1004 : used memory is 456 MB, reserved memory is 442 MB, peak memory is 571 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1119
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3055, pip num: 31559
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 920 valid insts, and 81916 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  9.324594s wall, 17.908915s user + 0.078001s system = 17.986915s CPU (192.9%)

RUN-1004 : used memory is 470 MB, reserved memory is 456 MB, peak memory is 571 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.308719s wall, 1.248008s user + 0.046800s system = 1.294808s CPU (98.9%)

RUN-1004 : used memory is 575 MB, reserved memory is 560 MB, peak memory is 578 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.912283s wall, 2.932819s user + 0.514803s system = 3.447622s CPU (12.8%)

RUN-1004 : used memory is 577 MB, reserved memory is 562 MB, peak memory is 579 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.864725s wall, 0.202801s user + 0.109201s system = 0.312002s CPU (4.5%)

RUN-1004 : used memory is 525 MB, reserved memory is 514 MB, peak memory is 579 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.860380s wall, 4.882831s user + 0.717605s system = 5.600436s CPU (15.6%)

RUN-1004 : used memory is 513 MB, reserved memory is 504 MB, peak memory is 579 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'pnumcnt2' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(179)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module UART in src/UART.v(1)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: net 'frame_length[7]' does not have a driver in src/UART.v(266)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(41)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(178)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(36)
HDL-5007 WARNING: input port 'pnumcnt2[23]' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "UART"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[0]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[0]"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[0]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[0]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[10]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[10]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[11]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[11]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[12]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[12]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[13]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[13]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[14]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[14]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[15]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[15]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[16]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[16]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[17]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[17]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[18]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[18]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[19]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[19]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[1]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[1]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[20]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[20]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[21]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[21]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[22]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[22]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[23]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[23]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[24]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[24]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[25]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[25]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[26]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[26]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[27]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[27]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[28]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[28]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[29]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[29]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[2]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[2]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[30]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[30]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[31]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[31]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[32]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[32]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[3]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[3]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[4]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[4]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[5]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[5]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[6]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[6]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[7]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[7]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[8]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[8]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[9]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[9]" in src/AHB.v(20)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[0]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[1]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[2]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[3]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[4]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[5]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[6]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[7]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in src/UART.v(320)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model UART
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7088/744 useful/useless nets, 6737/410 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 1211 distributor mux.
SYN-1016 : Merged 2968 instances.
SYN-1015 : Optimize round 1, 6325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5566/1641 useful/useless nets, 5215/1859 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uUART/uart_byte_tx/reg1_b0
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2097 better
SYN-1014 : Optimize round 3
SYN-1032 : 5556/2 useful/useless nets, 5205/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.876067s wall, 3.182420s user + 0.078001s system = 3.260421s CPU (113.4%)

RUN-1004 : used memory is 344 MB, reserved memory is 346 MB, peak memory is 579 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         3787
  #and               1250
  #nand                 0
  #or                 766
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 93
  #bufif1               0
  #MX21                72
  #FADD                 0
  #DFF               1606
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              53
#MACRO_MUX           1063

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2180   |1606   |70     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 7 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.225521s wall, 1.107607s user + 0.124801s system = 1.232408s CPU (100.6%)

RUN-1004 : used memory is 347 MB, reserved memory is 349 MB, peak memory is 579 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5641/57 useful/useless nets, 5324/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6525/0 useful/useless nets, 6209/0 useful/useless insts
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 612 better
SYN-2501 : Optimize round 2
SYN-1032 : 6441/0 useful/useless nets, 6125/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 7366/0 useful/useless nets, 7050/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 27292, tnet num: 7373, tinst num: 7040, tnode num: 48937, tedge num: 50298.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7373 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1447 (4.10), #lev = 7 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1425 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.24 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4731 instances into 1425 LUTs, name keeping = 46%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4049/0 useful/useless nets, 3733/0 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     uUART/reg2_b3
SYN-1002 :     uUART/reg2_b4
SYN-1002 :     uUART/reg2_b5
SYN-1002 :     uUART/reg2_b6
SYN-1002 :     uUART/reg2_b7
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 4039/0 useful/useless nets, 3723/5 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1599 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1425 LUT to BLE ...
SYN-4008 : Packed 1425 LUT and 533 SEQ to BLE.
SYN-4003 : Packing 1066 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1066 nodes)...
SYN-4004 : #1: Packed 382 SEQ (30231 nodes)...
SYN-4004 : #2: Packed 651 SEQ (231076 nodes)...
SYN-4004 : #3: Packed 732 SEQ (195616 nodes)...
SYN-4004 : #4: Packed 767 SEQ (146699 nodes)...
SYN-4004 : #5: Packed 798 SEQ (190204 nodes)...
SYN-4004 : #6: Packed 900 SEQ (139947 nodes)...
SYN-4004 : #7: Packed 915 SEQ (49147 nodes)...
SYN-4004 : #8: Packed 921 SEQ (6084 nodes)...
SYN-4004 : #9: Packed 921 SEQ (1378 nodes)...
SYN-4004 : #10: Packed 921 SEQ (0 nodes)...
SYN-4005 : Packed 921 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 1066 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1570/2078 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1984  |1839  |1599  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.096821s wall, 13.993290s user + 0.124801s system = 14.118090s CPU (100.2%)

RUN-1004 : used memory is 422 MB, reserved memory is 412 MB, peak memory is 579 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 8 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.822590s wall, 1.809612s user + 0.046800s system = 1.856412s CPU (101.9%)

RUN-1004 : used memory is 422 MB, reserved memory is 412 MB, peak memory is 579 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n1333' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n1334' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n1344' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n1345' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n1346' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n1347' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n1348' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n1349' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n1350' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n1351' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n1352' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n1343' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n1353' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n1354' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n1355' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n1356' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n1342' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n1341' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n1340' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n1339' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n1338' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n1337' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n1336' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n1335' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n1357' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n1358' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n1368' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n1369' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n1370' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n1371' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n1372' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n1373' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n1374' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n1375' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n1376' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n1367' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n1377' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n1378' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n1379' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n1380' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n1366' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n1365' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n1364' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n1363' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n1362' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n1361' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n1360' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n1359' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[0] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[12] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[15] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[16] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[17] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[18] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[19] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[1] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[20] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[21] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[22] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[23] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[24] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[25] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[26] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[27] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[28] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[29] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[30] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[31] useless
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1117 instances, 1011 slices, 17 macros(119 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.551317s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (101.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 449903
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%, beta_incr = 0.729196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(541): len = 287787, overlap = 19
PHY-3002 : Step(542): len = 216858, overlap = 57
PHY-3002 : Step(543): len = 181639, overlap = 84.25
PHY-3002 : Step(544): len = 153216, overlap = 99.25
PHY-3002 : Step(545): len = 131149, overlap = 113.5
PHY-3002 : Step(546): len = 112512, overlap = 125.75
PHY-3002 : Step(547): len = 93059.9, overlap = 138.75
PHY-3002 : Step(548): len = 74988, overlap = 153.5
PHY-3002 : Step(549): len = 64798.8, overlap = 162.25
PHY-3002 : Step(550): len = 54655.3, overlap = 175.5
PHY-3002 : Step(551): len = 44339.6, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.51279e-06
PHY-3002 : Step(552): len = 44075.5, overlap = 186
PHY-3002 : Step(553): len = 44758.2, overlap = 186.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65298e-06
PHY-3002 : Step(554): len = 46155.8, overlap = 184.25
PHY-3002 : Step(555): len = 62126.7, overlap = 157.5
PHY-3002 : Step(556): len = 73108.7, overlap = 147
PHY-3002 : Step(557): len = 72906.8, overlap = 146.25
PHY-3002 : Step(558): len = 74629.1, overlap = 138.75
PHY-3002 : Step(559): len = 77219.9, overlap = 127.25
PHY-3002 : Step(560): len = 75812.8, overlap = 123
PHY-3002 : Step(561): len = 75875.1, overlap = 123
PHY-3002 : Step(562): len = 75687.9, overlap = 121.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.30596e-06
PHY-3002 : Step(563): len = 79844.1, overlap = 118
PHY-3002 : Step(564): len = 88188.8, overlap = 103.75
PHY-3002 : Step(565): len = 86987, overlap = 103.75
PHY-3002 : Step(566): len = 87607.9, overlap = 104.75
PHY-3002 : Step(567): len = 88423.5, overlap = 104
PHY-3002 : Step(568): len = 89407, overlap = 103
PHY-3002 : Step(569): len = 89318.3, overlap = 97
PHY-3002 : Step(570): len = 89364.5, overlap = 92.75
PHY-3002 : Step(571): len = 89589.8, overlap = 92.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.86119e-05
PHY-3002 : Step(572): len = 93666.5, overlap = 85.75
PHY-3002 : Step(573): len = 101391, overlap = 69.5
PHY-3002 : Step(574): len = 100927, overlap = 69
PHY-3002 : Step(575): len = 101352, overlap = 69
PHY-3002 : Step(576): len = 101891, overlap = 67.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.72238e-05
PHY-3002 : Step(577): len = 110415, overlap = 50.75
PHY-3002 : Step(578): len = 115413, overlap = 38.5
PHY-3002 : Step(579): len = 116582, overlap = 32.75
PHY-3002 : Step(580): len = 118195, overlap = 34.5
PHY-3002 : Step(581): len = 119994, overlap = 34.75
PHY-3002 : Step(582): len = 120920, overlap = 34.25
PHY-3002 : Step(583): len = 120265, overlap = 33.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.44477e-05
PHY-3002 : Step(584): len = 125897, overlap = 26.5
PHY-3002 : Step(585): len = 128952, overlap = 23
PHY-3002 : Step(586): len = 130187, overlap = 22.75
PHY-3002 : Step(587): len = 131326, overlap = 21.25
PHY-3002 : Step(588): len = 131291, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000148895
PHY-3002 : Step(589): len = 136792, overlap = 15.75
PHY-3002 : Step(590): len = 139664, overlap = 14.25
PHY-3002 : Step(591): len = 141497, overlap = 13.75
PHY-3002 : Step(592): len = 142391, overlap = 10.5
PHY-3002 : Step(593): len = 142988, overlap = 9.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000297791
PHY-3002 : Step(594): len = 146923, overlap = 10.5
PHY-3002 : Step(595): len = 148529, overlap = 9.25
PHY-3002 : Step(596): len = 149958, overlap = 8.5
PHY-3002 : Step(597): len = 150263, overlap = 7.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000595581
PHY-3002 : Step(598): len = 153926, overlap = 6.25
PHY-3002 : Step(599): len = 155663, overlap = 5.5
PHY-3002 : Step(600): len = 157800, overlap = 3.25
PHY-3002 : Step(601): len = 157749, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002616s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.507779s wall, 0.499203s user + 0.000000s system = 0.499203s CPU (98.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.384825s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (101.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.18338e-05
PHY-3002 : Step(602): len = 150003, overlap = 17.5
PHY-3002 : Step(603): len = 142574, overlap = 22.75
PHY-3002 : Step(604): len = 138881, overlap = 30.25
PHY-3002 : Step(605): len = 135714, overlap = 35.75
PHY-3002 : Step(606): len = 133511, overlap = 40.5
PHY-3002 : Step(607): len = 132491, overlap = 40
PHY-3002 : Step(608): len = 132599, overlap = 37.75
PHY-3002 : Step(609): len = 133274, overlap = 38.5
PHY-3002 : Step(610): len = 135016, overlap = 37
PHY-3002 : Step(611): len = 136042, overlap = 34.75
PHY-3002 : Step(612): len = 136332, overlap = 37.5
PHY-3002 : Step(613): len = 136761, overlap = 37.5
PHY-3002 : Step(614): len = 136999, overlap = 37.75
PHY-3002 : Step(615): len = 137121, overlap = 36.5
PHY-3002 : Step(616): len = 137170, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143668
PHY-3002 : Step(617): len = 146033, overlap = 28.75
PHY-3002 : Step(618): len = 147996, overlap = 28.25
PHY-3002 : Step(619): len = 149388, overlap = 27.25
PHY-3002 : Step(620): len = 151418, overlap = 26.25
PHY-3002 : Step(621): len = 151977, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287335
PHY-3002 : Step(622): len = 158480, overlap = 20
PHY-3002 : Step(623): len = 160716, overlap = 18
PHY-3002 : Step(624): len = 163551, overlap = 16.25
PHY-3002 : Step(625): len = 165765, overlap = 14.5
PHY-3002 : Step(626): len = 165092, overlap = 12.75
PHY-3002 : Step(627): len = 163781, overlap = 12.75
PHY-3002 : Step(628): len = 163376, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000565242
PHY-3002 : Step(629): len = 169160, overlap = 10.25
PHY-3002 : Step(630): len = 170400, overlap = 11.25
PHY-3002 : Step(631): len = 171998, overlap = 10.5
PHY-3002 : Step(632): len = 172924, overlap = 10
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00113048
PHY-3002 : Step(633): len = 176001, overlap = 8.25
PHY-3002 : Step(634): len = 176679, overlap = 8.25
PHY-3002 : Step(635): len = 177785, overlap = 9
PHY-3002 : Step(636): len = 178455, overlap = 9.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00226097
PHY-3002 : Step(637): len = 180256, overlap = 8.25
PHY-3002 : Step(638): len = 180833, overlap = 7.5
PHY-3002 : Step(639): len = 181599, overlap = 8
PHY-3002 : Step(640): len = 182140, overlap = 8.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.477890s wall, 0.483603s user + 0.000000s system = 0.483603s CPU (101.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.390864s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (103.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000373135
PHY-3002 : Step(641): len = 172165, overlap = 57.75
PHY-3002 : Step(642): len = 165557, overlap = 50.25
PHY-3002 : Step(643): len = 158460, overlap = 54.25
PHY-3002 : Step(644): len = 154578, overlap = 57.25
PHY-3002 : Step(645): len = 150638, overlap = 59
PHY-3002 : Step(646): len = 147881, overlap = 57.25
PHY-3002 : Step(647): len = 145061, overlap = 59.5
PHY-3002 : Step(648): len = 142801, overlap = 63.75
PHY-3002 : Step(649): len = 140983, overlap = 63.25
PHY-3002 : Step(650): len = 139262, overlap = 65.25
PHY-3002 : Step(651): len = 138232, overlap = 67
PHY-3002 : Step(652): len = 137121, overlap = 65
PHY-3002 : Step(653): len = 136487, overlap = 65
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000739587
PHY-3002 : Step(654): len = 141130, overlap = 64.75
PHY-3002 : Step(655): len = 143114, overlap = 59.5
PHY-3002 : Step(656): len = 144521, overlap = 58.75
PHY-3002 : Step(657): len = 146526, overlap = 53.5
PHY-3002 : Step(658): len = 148377, overlap = 48.5
PHY-3002 : Step(659): len = 149743, overlap = 48.75
PHY-3002 : Step(660): len = 151090, overlap = 51.5
PHY-3002 : Step(661): len = 151734, overlap = 53.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00144621
PHY-3002 : Step(662): len = 154577, overlap = 53
PHY-3002 : Step(663): len = 156235, overlap = 51.25
PHY-3002 : Step(664): len = 157560, overlap = 49
PHY-3002 : Step(665): len = 159079, overlap = 44.25
PHY-3002 : Step(666): len = 160287, overlap = 46
PHY-3002 : Step(667): len = 161626, overlap = 43
PHY-3002 : Step(668): len = 162604, overlap = 40
PHY-3002 : Step(669): len = 162989, overlap = 38.25
PHY-3002 : Step(670): len = 163349, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00271447
PHY-3002 : Step(671): len = 165003, overlap = 35.75
PHY-3002 : Step(672): len = 165686, overlap = 35.75
PHY-3002 : Step(673): len = 166338, overlap = 34.25
PHY-3002 : Step(674): len = 167094, overlap = 35.25
PHY-3002 : Step(675): len = 167880, overlap = 36.5
PHY-3002 : Step(676): len = 168301, overlap = 37.5
PHY-3002 : Step(677): len = 168928, overlap = 38
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00441939
PHY-3002 : Step(678): len = 169480, overlap = 37.5
PHY-3002 : Step(679): len = 170316, overlap = 36.5
PHY-3002 : Step(680): len = 170812, overlap = 36
PHY-3002 : Step(681): len = 171206, overlap = 33.25
PHY-3002 : Step(682): len = 171566, overlap = 32.25
PHY-3002 : Step(683): len = 171998, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.550711s wall, 0.327602s user + 0.312002s system = 0.639604s CPU (116.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 51%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.440544s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (99.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.389570s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000415685
PHY-3002 : Step(684): len = 162416, overlap = 38.5
PHY-3002 : Step(685): len = 159303, overlap = 38.25
PHY-3002 : Step(686): len = 154782, overlap = 46.75
PHY-3002 : Step(687): len = 152432, overlap = 45.25
PHY-3002 : Step(688): len = 150515, overlap = 45.75
PHY-3002 : Step(689): len = 148519, overlap = 46
PHY-3002 : Step(690): len = 147195, overlap = 46.5
PHY-3002 : Step(691): len = 146218, overlap = 47.75
PHY-3002 : Step(692): len = 145435, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000824453
PHY-3002 : Step(693): len = 148556, overlap = 47
PHY-3002 : Step(694): len = 149790, overlap = 41.5
PHY-3002 : Step(695): len = 150577, overlap = 41.25
PHY-3002 : Step(696): len = 151648, overlap = 42
PHY-3002 : Step(697): len = 152791, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156632
PHY-3002 : Step(698): len = 155427, overlap = 35
PHY-3002 : Step(699): len = 156785, overlap = 34.75
PHY-3002 : Step(700): len = 157434, overlap = 32.25
PHY-3002 : Step(701): len = 158455, overlap = 33.25
PHY-3002 : Step(702): len = 159552, overlap = 33
PHY-3002 : Step(703): len = 160384, overlap = 34
PHY-3002 : Step(704): len = 161092, overlap = 33.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00282023
PHY-3002 : Step(705): len = 162239, overlap = 31.5
PHY-3002 : Step(706): len = 163452, overlap = 33
PHY-3002 : Step(707): len = 164484, overlap = 31
PHY-3002 : Step(708): len = 165375, overlap = 31.25
PHY-3002 : Step(709): len = 166012, overlap = 30
PHY-3002 : Step(710): len = 166617, overlap = 28.5
PHY-3002 : Step(711): len = 167393, overlap = 29.25
PHY-3002 : Step(712): len = 168075, overlap = 26.25
PHY-3002 : Step(713): len = 168464, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00511252
PHY-3002 : Step(714): len = 169647, overlap = 26
PHY-3002 : Step(715): len = 170174, overlap = 24.25
PHY-3002 : Step(716): len = 170768, overlap = 24.25
PHY-3002 : Step(717): len = 171423, overlap = 23.25
PHY-3002 : Step(718): len = 171884, overlap = 23.25
PHY-3002 : Step(719): len = 172214, overlap = 24.25
PHY-3002 : Step(720): len = 172872, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023311s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (66.9%)

PHY-3001 : Legalized: Len = 173999, Over = 0
PHY-3001 : Final: Len = 173999, Over = 0
RUN-1003 : finish command "place" in  14.493680s wall, 20.670133s user + 1.700411s system = 22.370543s CPU (154.3%)

RUN-1004 : used memory is 423 MB, reserved memory is 412 MB, peak memory is 579 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1090 to 863
PHY-1001 : Pin misalignment score is improved from 863 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 304 to 37
PHY-1001 : Pin misalignment score is improved from 867 to 850
PHY-1001 : Pin misalignment score is improved from 850 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 81 to 37
PHY-1001 : End pin swap;  1.245556s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (91.4%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 214496, over cnt = 523(6%), over = 844, worst = 7
PHY-1002 : len = 216464, over cnt = 272(3%), over = 359, worst = 4
PHY-1002 : len = 217872, over cnt = 218(2%), over = 254, worst = 4
PHY-1002 : len = 221352, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 222120, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 222400, over cnt = 9(0%), over = 9, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.915100s wall, 1.918812s user + 0.046800s system = 1.965613s CPU (102.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.044846s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (104.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000055s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 459016, over cnt = 135(0%), over = 136, worst = 2
PHY-1001 : End Routed; 17.476684s wall, 20.248930s user + 0.109201s system = 20.358131s CPU (116.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 454264, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 1.450458s wall, 1.450809s user + 0.000000s system = 1.450809s CPU (100.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 453912, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.313210s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (99.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 453872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 453872
PHY-1001 : End DR Iter 3; 0.042826s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (109.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  23.203879s wall, 26.036567s user + 0.156001s system = 26.192568s CPU (112.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  26.483885s wall, 29.234587s user + 0.202801s system = 29.437389s CPU (111.2%)

RUN-1004 : used memory is 447 MB, reserved memory is 433 MB, peak memory is 579 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.831158s wall, 1.700411s user + 0.140401s system = 1.840812s CPU (100.5%)

RUN-1004 : used memory is 447 MB, reserved memory is 433 MB, peak memory is 579 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.074212s wall, 2.059213s user + 0.000000s system = 2.059213s CPU (99.3%)

RUN-1004 : used memory is 498 MB, reserved memory is 483 MB, peak memory is 579 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1119
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3055, pip num: 31559
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 920 valid insts, and 81916 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  10.443189s wall, 20.077329s user + 0.015600s system = 20.092929s CPU (192.4%)

RUN-1004 : used memory is 511 MB, reserved memory is 495 MB, peak memory is 579 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.325198s wall, 1.263608s user + 0.062400s system = 1.326008s CPU (100.1%)

RUN-1004 : used memory is 612 MB, reserved memory is 598 MB, peak memory is 615 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.077242s wall, 2.667617s user + 0.499203s system = 3.166820s CPU (11.7%)

RUN-1004 : used memory is 613 MB, reserved memory is 600 MB, peak memory is 616 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.868131s wall, 0.421203s user + 0.062400s system = 0.483603s CPU (7.0%)

RUN-1004 : used memory is 561 MB, reserved memory is 553 MB, peak memory is 616 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.039544s wall, 4.836031s user + 0.686404s system = 5.522435s CPU (15.3%)

RUN-1004 : used memory is 550 MB, reserved memory is 543 MB, peak memory is 616 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'pnumcnt2' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(179)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module UART in src/UART.v(1)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: net 'frame_length[7]' does not have a driver in src/UART.v(266)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(41)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(178)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(36)
HDL-5007 WARNING: input port 'pnumcnt2[23]' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "UART"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[0]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[0]"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[0]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[0]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[10]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[10]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[11]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[11]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[12]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[12]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[13]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[13]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[14]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[14]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[15]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[15]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[16]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[16]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[17]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[17]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[18]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[18]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[19]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[19]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[1]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[1]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[20]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[20]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[21]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[21]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[22]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[22]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[23]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[23]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[24]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[24]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[25]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[25]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[26]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[26]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[27]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[27]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[28]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[28]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[29]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[29]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[2]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[2]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[30]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[30]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[31]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[31]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[32]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[32]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[3]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[3]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[4]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[4]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[5]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[5]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[6]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[6]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[7]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[7]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[8]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[8]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[9]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[9]" in src/AHB.v(20)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[0]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[1]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[2]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[3]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[4]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[5]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[6]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[7]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in src/UART.v(320)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model UART
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7088/744 useful/useless nets, 6737/410 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 1211 distributor mux.
SYN-1016 : Merged 2968 instances.
SYN-1015 : Optimize round 1, 6325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5566/1641 useful/useless nets, 5215/1859 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uUART/uart_byte_tx/reg1_b0
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2097 better
SYN-1014 : Optimize round 3
SYN-1032 : 5556/2 useful/useless nets, 5205/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.962069s wall, 3.213621s user + 0.031200s system = 3.244821s CPU (109.5%)

RUN-1004 : used memory is 358 MB, reserved memory is 362 MB, peak memory is 616 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         3787
  #and               1250
  #nand                 0
  #or                 766
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 93
  #bufif1               0
  #MX21                72
  #FADD                 0
  #DFF               1606
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              53
#MACRO_MUX           1063

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2180   |1606   |70     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 9 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.238085s wall, 1.154407s user + 0.078001s system = 1.232408s CPU (99.5%)

RUN-1004 : used memory is 360 MB, reserved memory is 363 MB, peak memory is 616 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5641/57 useful/useless nets, 5324/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6525/0 useful/useless nets, 6209/0 useful/useless insts
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 612 better
SYN-2501 : Optimize round 2
SYN-1032 : 6441/0 useful/useless nets, 6125/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 7366/0 useful/useless nets, 7050/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 27292, tnet num: 7373, tinst num: 7040, tnode num: 48937, tedge num: 50298.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7373 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1447 (4.10), #lev = 7 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1425 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.25 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4731 instances into 1425 LUTs, name keeping = 46%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4049/0 useful/useless nets, 3733/0 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     uUART/reg2_b3
SYN-1002 :     uUART/reg2_b4
SYN-1002 :     uUART/reg2_b5
SYN-1002 :     uUART/reg2_b6
SYN-1002 :     uUART/reg2_b7
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 4039/0 useful/useless nets, 3723/5 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1599 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1425 LUT to BLE ...
SYN-4008 : Packed 1425 LUT and 533 SEQ to BLE.
SYN-4003 : Packing 1066 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1066 nodes)...
SYN-4004 : #1: Packed 382 SEQ (30231 nodes)...
SYN-4004 : #2: Packed 651 SEQ (231076 nodes)...
SYN-4004 : #3: Packed 732 SEQ (195616 nodes)...
SYN-4004 : #4: Packed 767 SEQ (146699 nodes)...
SYN-4004 : #5: Packed 798 SEQ (190204 nodes)...
SYN-4004 : #6: Packed 900 SEQ (139947 nodes)...
SYN-4004 : #7: Packed 915 SEQ (49147 nodes)...
SYN-4004 : #8: Packed 921 SEQ (6084 nodes)...
SYN-4004 : #9: Packed 921 SEQ (1378 nodes)...
SYN-4004 : #10: Packed 921 SEQ (0 nodes)...
SYN-4005 : Packed 921 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 1066 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1570/2078 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1984  |1839  |1599  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.092125s wall, 13.993290s user + 0.171601s system = 14.164891s CPU (100.5%)

RUN-1004 : used memory is 444 MB, reserved memory is 444 MB, peak memory is 616 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 10 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.823992s wall, 1.778411s user + 0.062400s system = 1.840812s CPU (100.9%)

RUN-1004 : used memory is 444 MB, reserved memory is 444 MB, peak memory is 616 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n1333' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n1334' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n1344' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n1345' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n1346' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n1347' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n1348' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n1349' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n1350' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n1351' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n1352' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n1343' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n1353' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n1354' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n1355' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n1356' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n1342' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n1341' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n1340' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n1339' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n1338' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n1337' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n1336' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n1335' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n1357' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n1358' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n1368' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n1369' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n1370' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n1371' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n1372' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n1373' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n1374' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n1375' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n1376' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n1367' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n1377' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n1378' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n1379' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n1380' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n1366' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n1365' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n1364' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n1363' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n1362' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n1361' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n1360' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n1359' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[0] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[12] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[15] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[16] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[17] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[18] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[19] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[1] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[20] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[21] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[22] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[23] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[24] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[25] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[26] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[27] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[28] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[29] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[30] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[31] useless
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1117 instances, 1011 slices, 17 macros(119 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.550566s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (99.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 449903
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%, beta_incr = 0.729196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(721): len = 287787, overlap = 19
PHY-3002 : Step(722): len = 216858, overlap = 57
PHY-3002 : Step(723): len = 181639, overlap = 84.25
PHY-3002 : Step(724): len = 153216, overlap = 99.25
PHY-3002 : Step(725): len = 131149, overlap = 113.5
PHY-3002 : Step(726): len = 112512, overlap = 125.75
PHY-3002 : Step(727): len = 93059.9, overlap = 138.75
PHY-3002 : Step(728): len = 74988, overlap = 153.5
PHY-3002 : Step(729): len = 64798.8, overlap = 162.25
PHY-3002 : Step(730): len = 54655.3, overlap = 175.5
PHY-3002 : Step(731): len = 44339.6, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.51279e-06
PHY-3002 : Step(732): len = 44075.5, overlap = 186
PHY-3002 : Step(733): len = 44758.2, overlap = 186.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65298e-06
PHY-3002 : Step(734): len = 46155.8, overlap = 184.25
PHY-3002 : Step(735): len = 62126.7, overlap = 157.5
PHY-3002 : Step(736): len = 73108.7, overlap = 147
PHY-3002 : Step(737): len = 72906.8, overlap = 146.25
PHY-3002 : Step(738): len = 74629.1, overlap = 138.75
PHY-3002 : Step(739): len = 77219.9, overlap = 127.25
PHY-3002 : Step(740): len = 75812.8, overlap = 123
PHY-3002 : Step(741): len = 75875.1, overlap = 123
PHY-3002 : Step(742): len = 75687.9, overlap = 121.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.30596e-06
PHY-3002 : Step(743): len = 79844.1, overlap = 118
PHY-3002 : Step(744): len = 88188.8, overlap = 103.75
PHY-3002 : Step(745): len = 86987, overlap = 103.75
PHY-3002 : Step(746): len = 87607.9, overlap = 104.75
PHY-3002 : Step(747): len = 88423.5, overlap = 104
PHY-3002 : Step(748): len = 89407, overlap = 103
PHY-3002 : Step(749): len = 89318.3, overlap = 97
PHY-3002 : Step(750): len = 89364.5, overlap = 92.75
PHY-3002 : Step(751): len = 89589.8, overlap = 92.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.86119e-05
PHY-3002 : Step(752): len = 93666.5, overlap = 85.75
PHY-3002 : Step(753): len = 101391, overlap = 69.5
PHY-3002 : Step(754): len = 100927, overlap = 69
PHY-3002 : Step(755): len = 101352, overlap = 69
PHY-3002 : Step(756): len = 101891, overlap = 67.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.72238e-05
PHY-3002 : Step(757): len = 110415, overlap = 50.75
PHY-3002 : Step(758): len = 115413, overlap = 38.5
PHY-3002 : Step(759): len = 116582, overlap = 32.75
PHY-3002 : Step(760): len = 118195, overlap = 34.5
PHY-3002 : Step(761): len = 119994, overlap = 34.75
PHY-3002 : Step(762): len = 120920, overlap = 34.25
PHY-3002 : Step(763): len = 120265, overlap = 33.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.44477e-05
PHY-3002 : Step(764): len = 125897, overlap = 26.5
PHY-3002 : Step(765): len = 128952, overlap = 23
PHY-3002 : Step(766): len = 130187, overlap = 22.75
PHY-3002 : Step(767): len = 131326, overlap = 21.25
PHY-3002 : Step(768): len = 131291, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000148895
PHY-3002 : Step(769): len = 136792, overlap = 15.75
PHY-3002 : Step(770): len = 139664, overlap = 14.25
PHY-3002 : Step(771): len = 141497, overlap = 13.75
PHY-3002 : Step(772): len = 142391, overlap = 10.5
PHY-3002 : Step(773): len = 142988, overlap = 9.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000297791
PHY-3002 : Step(774): len = 146923, overlap = 10.5
PHY-3002 : Step(775): len = 148529, overlap = 9.25
PHY-3002 : Step(776): len = 149958, overlap = 8.5
PHY-3002 : Step(777): len = 150263, overlap = 7.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000595581
PHY-3002 : Step(778): len = 153926, overlap = 6.25
PHY-3002 : Step(779): len = 155663, overlap = 5.5
PHY-3002 : Step(780): len = 157800, overlap = 3.25
PHY-3002 : Step(781): len = 157749, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002699s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (1156.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.457229s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (98.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.372372s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (104.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.18338e-05
PHY-3002 : Step(782): len = 150003, overlap = 17.5
PHY-3002 : Step(783): len = 142574, overlap = 22.75
PHY-3002 : Step(784): len = 138881, overlap = 30.25
PHY-3002 : Step(785): len = 135714, overlap = 35.75
PHY-3002 : Step(786): len = 133511, overlap = 40.5
PHY-3002 : Step(787): len = 132491, overlap = 40
PHY-3002 : Step(788): len = 132599, overlap = 37.75
PHY-3002 : Step(789): len = 133274, overlap = 38.5
PHY-3002 : Step(790): len = 135016, overlap = 37
PHY-3002 : Step(791): len = 136042, overlap = 34.75
PHY-3002 : Step(792): len = 136332, overlap = 37.5
PHY-3002 : Step(793): len = 136761, overlap = 37.5
PHY-3002 : Step(794): len = 136999, overlap = 37.75
PHY-3002 : Step(795): len = 137121, overlap = 36.5
PHY-3002 : Step(796): len = 137170, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143668
PHY-3002 : Step(797): len = 146033, overlap = 28.75
PHY-3002 : Step(798): len = 147996, overlap = 28.25
PHY-3002 : Step(799): len = 149388, overlap = 27.25
PHY-3002 : Step(800): len = 151418, overlap = 26.25
PHY-3002 : Step(801): len = 151977, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287335
PHY-3002 : Step(802): len = 158480, overlap = 20
PHY-3002 : Step(803): len = 160716, overlap = 18
PHY-3002 : Step(804): len = 163551, overlap = 16.25
PHY-3002 : Step(805): len = 165765, overlap = 14.5
PHY-3002 : Step(806): len = 165092, overlap = 12.75
PHY-3002 : Step(807): len = 163781, overlap = 12.75
PHY-3002 : Step(808): len = 163376, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000565242
PHY-3002 : Step(809): len = 169160, overlap = 10.25
PHY-3002 : Step(810): len = 170400, overlap = 11.25
PHY-3002 : Step(811): len = 171998, overlap = 10.5
PHY-3002 : Step(812): len = 172924, overlap = 10
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00113048
PHY-3002 : Step(813): len = 176001, overlap = 8.25
PHY-3002 : Step(814): len = 176679, overlap = 8.25
PHY-3002 : Step(815): len = 177785, overlap = 9
PHY-3002 : Step(816): len = 178455, overlap = 9.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00226097
PHY-3002 : Step(817): len = 180256, overlap = 8.25
PHY-3002 : Step(818): len = 180833, overlap = 7.5
PHY-3002 : Step(819): len = 181599, overlap = 8
PHY-3002 : Step(820): len = 182140, overlap = 8.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.448480s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (100.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.381644s wall, 0.374402s user + 0.015600s system = 0.390002s CPU (102.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000373135
PHY-3002 : Step(821): len = 172165, overlap = 57.75
PHY-3002 : Step(822): len = 165557, overlap = 50.25
PHY-3002 : Step(823): len = 158460, overlap = 54.25
PHY-3002 : Step(824): len = 154578, overlap = 57.25
PHY-3002 : Step(825): len = 150638, overlap = 59
PHY-3002 : Step(826): len = 147881, overlap = 57.25
PHY-3002 : Step(827): len = 145061, overlap = 59.5
PHY-3002 : Step(828): len = 142801, overlap = 63.75
PHY-3002 : Step(829): len = 140983, overlap = 63.25
PHY-3002 : Step(830): len = 139262, overlap = 65.25
PHY-3002 : Step(831): len = 138232, overlap = 67
PHY-3002 : Step(832): len = 137121, overlap = 65
PHY-3002 : Step(833): len = 136487, overlap = 65
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000739587
PHY-3002 : Step(834): len = 141130, overlap = 64.75
PHY-3002 : Step(835): len = 143114, overlap = 59.5
PHY-3002 : Step(836): len = 144521, overlap = 58.75
PHY-3002 : Step(837): len = 146526, overlap = 53.5
PHY-3002 : Step(838): len = 148377, overlap = 48.5
PHY-3002 : Step(839): len = 149743, overlap = 48.75
PHY-3002 : Step(840): len = 151090, overlap = 51.5
PHY-3002 : Step(841): len = 151734, overlap = 53.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00144621
PHY-3002 : Step(842): len = 154577, overlap = 53
PHY-3002 : Step(843): len = 156235, overlap = 51.25
PHY-3002 : Step(844): len = 157560, overlap = 49
PHY-3002 : Step(845): len = 159079, overlap = 44.25
PHY-3002 : Step(846): len = 160287, overlap = 46
PHY-3002 : Step(847): len = 161626, overlap = 43
PHY-3002 : Step(848): len = 162604, overlap = 40
PHY-3002 : Step(849): len = 162989, overlap = 38.25
PHY-3002 : Step(850): len = 163349, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00271447
PHY-3002 : Step(851): len = 165003, overlap = 35.75
PHY-3002 : Step(852): len = 165686, overlap = 35.75
PHY-3002 : Step(853): len = 166338, overlap = 34.25
PHY-3002 : Step(854): len = 167094, overlap = 35.25
PHY-3002 : Step(855): len = 167880, overlap = 36.5
PHY-3002 : Step(856): len = 168301, overlap = 37.5
PHY-3002 : Step(857): len = 168928, overlap = 38
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00441939
PHY-3002 : Step(858): len = 169480, overlap = 37.5
PHY-3002 : Step(859): len = 170316, overlap = 36.5
PHY-3002 : Step(860): len = 170812, overlap = 36
PHY-3002 : Step(861): len = 171206, overlap = 33.25
PHY-3002 : Step(862): len = 171566, overlap = 32.25
PHY-3002 : Step(863): len = 171998, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.601006s wall, 0.327602s user + 0.265202s system = 0.592804s CPU (98.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 51%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.438429s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (99.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.370247s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (105.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000415685
PHY-3002 : Step(864): len = 162416, overlap = 38.5
PHY-3002 : Step(865): len = 159303, overlap = 38.25
PHY-3002 : Step(866): len = 154782, overlap = 46.75
PHY-3002 : Step(867): len = 152432, overlap = 45.25
PHY-3002 : Step(868): len = 150515, overlap = 45.75
PHY-3002 : Step(869): len = 148519, overlap = 46
PHY-3002 : Step(870): len = 147195, overlap = 46.5
PHY-3002 : Step(871): len = 146218, overlap = 47.75
PHY-3002 : Step(872): len = 145435, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000824453
PHY-3002 : Step(873): len = 148556, overlap = 47
PHY-3002 : Step(874): len = 149790, overlap = 41.5
PHY-3002 : Step(875): len = 150577, overlap = 41.25
PHY-3002 : Step(876): len = 151648, overlap = 42
PHY-3002 : Step(877): len = 152791, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156632
PHY-3002 : Step(878): len = 155427, overlap = 35
PHY-3002 : Step(879): len = 156785, overlap = 34.75
PHY-3002 : Step(880): len = 157434, overlap = 32.25
PHY-3002 : Step(881): len = 158455, overlap = 33.25
PHY-3002 : Step(882): len = 159552, overlap = 33
PHY-3002 : Step(883): len = 160384, overlap = 34
PHY-3002 : Step(884): len = 161092, overlap = 33.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00282023
PHY-3002 : Step(885): len = 162239, overlap = 31.5
PHY-3002 : Step(886): len = 163452, overlap = 33
PHY-3002 : Step(887): len = 164484, overlap = 31
PHY-3002 : Step(888): len = 165375, overlap = 31.25
PHY-3002 : Step(889): len = 166012, overlap = 30
PHY-3002 : Step(890): len = 166617, overlap = 28.5
PHY-3002 : Step(891): len = 167393, overlap = 29.25
PHY-3002 : Step(892): len = 168075, overlap = 26.25
PHY-3002 : Step(893): len = 168464, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00511252
PHY-3002 : Step(894): len = 169647, overlap = 26
PHY-3002 : Step(895): len = 170174, overlap = 24.25
PHY-3002 : Step(896): len = 170768, overlap = 24.25
PHY-3002 : Step(897): len = 171423, overlap = 23.25
PHY-3002 : Step(898): len = 171884, overlap = 23.25
PHY-3002 : Step(899): len = 172214, overlap = 24.25
PHY-3002 : Step(900): len = 172872, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023274s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (67.0%)

PHY-3001 : Legalized: Len = 173999, Over = 0
PHY-3001 : Final: Len = 173999, Over = 0
RUN-1003 : finish command "place" in  16.705257s wall, 21.340937s user + 1.716011s system = 23.056948s CPU (138.0%)

RUN-1004 : used memory is 445 MB, reserved memory is 445 MB, peak memory is 616 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1090 to 863
PHY-1001 : Pin misalignment score is improved from 863 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 304 to 37
PHY-1001 : Pin misalignment score is improved from 867 to 850
PHY-1001 : Pin misalignment score is improved from 850 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 81 to 37
PHY-1001 : End pin swap;  1.090604s wall, 1.076407s user + 0.015600s system = 1.092007s CPU (100.1%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 214496, over cnt = 523(6%), over = 844, worst = 7
PHY-1002 : len = 216464, over cnt = 272(3%), over = 359, worst = 4
PHY-1002 : len = 217872, over cnt = 218(2%), over = 254, worst = 4
PHY-1002 : len = 221352, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 222120, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 222400, over cnt = 9(0%), over = 9, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.831422s wall, 1.840812s user + 0.031200s system = 1.872012s CPU (102.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.043746s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (107.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000045s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 459016, over cnt = 135(0%), over = 136, worst = 2
PHY-1001 : End Routed; 17.383232s wall, 20.061729s user + 0.171601s system = 20.233330s CPU (116.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 454264, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 1.436664s wall, 1.435209s user + 0.000000s system = 1.435209s CPU (99.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 453912, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.315899s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (98.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 453872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 453872
PHY-1001 : End DR Iter 3; 0.047834s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (97.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  23.128831s wall, 25.755765s user + 0.202801s system = 25.958566s CPU (112.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  26.169088s wall, 28.828985s user + 0.265202s system = 29.094186s CPU (111.2%)

RUN-1004 : used memory is 474 MB, reserved memory is 469 MB, peak memory is 616 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.813091s wall, 1.809612s user + 0.000000s system = 1.809612s CPU (99.8%)

RUN-1004 : used memory is 474 MB, reserved memory is 469 MB, peak memory is 616 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.132145s wall, 2.059213s user + 0.031200s system = 2.090413s CPU (98.0%)

RUN-1004 : used memory is 520 MB, reserved memory is 514 MB, peak memory is 616 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1119
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3055, pip num: 31559
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 920 valid insts, and 81916 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  9.183885s wall, 17.674913s user + 0.015600s system = 17.690513s CPU (192.6%)

RUN-1004 : used memory is 532 MB, reserved memory is 527 MB, peak memory is 616 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.314324s wall, 1.263608s user + 0.031200s system = 1.294808s CPU (98.5%)

RUN-1004 : used memory is 625 MB, reserved memory is 619 MB, peak memory is 628 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.971376s wall, 2.901619s user + 0.702005s system = 3.603623s CPU (13.4%)

RUN-1004 : used memory is 627 MB, reserved memory is 621 MB, peak memory is 629 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.864912s wall, 0.296402s user + 0.078001s system = 0.374402s CPU (5.5%)

RUN-1004 : used memory is 576 MB, reserved memory is 571 MB, peak memory is 629 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.920794s wall, 4.976432s user + 0.858005s system = 5.834437s CPU (16.2%)

RUN-1004 : used memory is 566 MB, reserved memory is 561 MB, peak memory is 629 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'pnumcnt2' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(179)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module UART in src/UART.v(1)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: net 'frame_length[7]' does not have a driver in src/UART.v(266)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(41)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(178)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(36)
HDL-5007 WARNING: input port 'pnumcnt2[23]' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "UART"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[0]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[0]"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[0]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[0]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[10]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[10]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[11]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[11]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[12]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[12]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[13]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[13]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[14]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[14]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[15]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[15]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[16]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[16]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[17]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[17]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[18]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[18]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[19]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[19]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[1]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[1]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[20]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[20]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[21]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[21]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[22]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[22]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[23]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[23]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[24]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[24]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[25]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[25]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[26]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[26]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[27]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[27]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[28]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[28]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[29]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[29]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[2]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[2]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[30]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[30]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[31]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[31]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[32]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[32]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[3]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[3]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[4]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[4]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[5]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[5]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[6]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[6]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[7]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[7]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[8]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[8]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[9]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[9]" in src/AHB.v(20)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[0]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[1]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[2]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[3]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[4]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[5]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[6]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[7]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in src/UART.v(320)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model UART
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7088/744 useful/useless nets, 6737/410 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 1211 distributor mux.
SYN-1016 : Merged 2968 instances.
SYN-1015 : Optimize round 1, 6325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5566/1641 useful/useless nets, 5215/1859 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uUART/uart_byte_tx/reg1_b0
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2097 better
SYN-1014 : Optimize round 3
SYN-1032 : 5556/2 useful/useless nets, 5205/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.970657s wall, 3.182420s user + 0.078001s system = 3.260421s CPU (109.8%)

RUN-1004 : used memory is 413 MB, reserved memory is 420 MB, peak memory is 629 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         3787
  #and               1250
  #nand                 0
  #or                 766
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 93
  #bufif1               0
  #MX21                72
  #FADD                 0
  #DFF               1606
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              53
#MACRO_MUX           1063

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2180   |1606   |70     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 11 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.227098s wall, 1.232408s user + 0.031200s system = 1.263608s CPU (103.0%)

RUN-1004 : used memory is 416 MB, reserved memory is 422 MB, peak memory is 629 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5641/57 useful/useless nets, 5324/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6525/0 useful/useless nets, 6209/0 useful/useless insts
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 612 better
SYN-2501 : Optimize round 2
SYN-1032 : 6441/0 useful/useless nets, 6125/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 7366/0 useful/useless nets, 7050/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 27292, tnet num: 7373, tinst num: 7040, tnode num: 48937, tedge num: 50298.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7373 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1447 (4.10), #lev = 7 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1425 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.25 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4731 instances into 1425 LUTs, name keeping = 46%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4049/0 useful/useless nets, 3733/0 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     uUART/reg2_b3
SYN-1002 :     uUART/reg2_b4
SYN-1002 :     uUART/reg2_b5
SYN-1002 :     uUART/reg2_b6
SYN-1002 :     uUART/reg2_b7
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 4039/0 useful/useless nets, 3723/5 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1599 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1425 LUT to BLE ...
SYN-4008 : Packed 1425 LUT and 533 SEQ to BLE.
SYN-4003 : Packing 1066 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1066 nodes)...
SYN-4004 : #1: Packed 382 SEQ (30231 nodes)...
SYN-4004 : #2: Packed 651 SEQ (231076 nodes)...
SYN-4004 : #3: Packed 732 SEQ (195616 nodes)...
SYN-4004 : #4: Packed 767 SEQ (146699 nodes)...
SYN-4004 : #5: Packed 798 SEQ (190204 nodes)...
SYN-4004 : #6: Packed 900 SEQ (139947 nodes)...
SYN-4004 : #7: Packed 915 SEQ (49147 nodes)...
SYN-4004 : #8: Packed 921 SEQ (6084 nodes)...
SYN-4004 : #9: Packed 921 SEQ (1378 nodes)...
SYN-4004 : #10: Packed 921 SEQ (0 nodes)...
SYN-4005 : Packed 921 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 1066 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1570/2078 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1984  |1839  |1599  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.041380s wall, 14.040090s user + 0.062400s system = 14.102490s CPU (100.4%)

RUN-1004 : used memory is 485 MB, reserved memory is 485 MB, peak memory is 629 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 12 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.779980s wall, 1.669211s user + 0.140401s system = 1.809612s CPU (101.7%)

RUN-1004 : used memory is 487 MB, reserved memory is 487 MB, peak memory is 629 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n1333' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n1334' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n1344' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n1345' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n1346' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n1347' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n1348' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n1349' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n1350' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n1351' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n1352' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n1343' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n1353' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n1354' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n1355' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n1356' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n1342' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n1341' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n1340' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n1339' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n1338' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n1337' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n1336' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n1335' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n1357' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n1358' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n1368' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n1369' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n1370' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n1371' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n1372' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n1373' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n1374' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n1375' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n1376' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n1367' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n1377' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n1378' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n1379' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n1380' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n1366' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n1365' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n1364' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n1363' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n1362' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n1361' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n1360' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n1359' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[0] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[12] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[15] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[16] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[17] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[18] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[19] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[1] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[20] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[21] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[22] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[23] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[24] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[25] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[26] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[27] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[28] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[29] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[30] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[31] useless
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1117 instances, 1011 slices, 17 macros(119 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.552317s wall, 0.592804s user + 0.000000s system = 0.592804s CPU (107.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 449903
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%, beta_incr = 0.729196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(901): len = 287787, overlap = 19
PHY-3002 : Step(902): len = 216858, overlap = 57
PHY-3002 : Step(903): len = 181639, overlap = 84.25
PHY-3002 : Step(904): len = 153216, overlap = 99.25
PHY-3002 : Step(905): len = 131149, overlap = 113.5
PHY-3002 : Step(906): len = 112512, overlap = 125.75
PHY-3002 : Step(907): len = 93059.9, overlap = 138.75
PHY-3002 : Step(908): len = 74988, overlap = 153.5
PHY-3002 : Step(909): len = 64798.8, overlap = 162.25
PHY-3002 : Step(910): len = 54655.3, overlap = 175.5
PHY-3002 : Step(911): len = 44339.6, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.51279e-06
PHY-3002 : Step(912): len = 44075.5, overlap = 186
PHY-3002 : Step(913): len = 44758.2, overlap = 186.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65298e-06
PHY-3002 : Step(914): len = 46155.8, overlap = 184.25
PHY-3002 : Step(915): len = 62126.7, overlap = 157.5
PHY-3002 : Step(916): len = 73108.7, overlap = 147
PHY-3002 : Step(917): len = 72906.8, overlap = 146.25
PHY-3002 : Step(918): len = 74629.1, overlap = 138.75
PHY-3002 : Step(919): len = 77219.9, overlap = 127.25
PHY-3002 : Step(920): len = 75812.8, overlap = 123
PHY-3002 : Step(921): len = 75875.1, overlap = 123
PHY-3002 : Step(922): len = 75687.9, overlap = 121.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.30596e-06
PHY-3002 : Step(923): len = 79844.1, overlap = 118
PHY-3002 : Step(924): len = 88188.8, overlap = 103.75
PHY-3002 : Step(925): len = 86987, overlap = 103.75
PHY-3002 : Step(926): len = 87607.9, overlap = 104.75
PHY-3002 : Step(927): len = 88423.5, overlap = 104
PHY-3002 : Step(928): len = 89407, overlap = 103
PHY-3002 : Step(929): len = 89318.3, overlap = 97
PHY-3002 : Step(930): len = 89364.5, overlap = 92.75
PHY-3002 : Step(931): len = 89589.8, overlap = 92.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.86119e-05
PHY-3002 : Step(932): len = 93666.5, overlap = 85.75
PHY-3002 : Step(933): len = 101391, overlap = 69.5
PHY-3002 : Step(934): len = 100927, overlap = 69
PHY-3002 : Step(935): len = 101352, overlap = 69
PHY-3002 : Step(936): len = 101891, overlap = 67.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.72238e-05
PHY-3002 : Step(937): len = 110415, overlap = 50.75
PHY-3002 : Step(938): len = 115413, overlap = 38.5
PHY-3002 : Step(939): len = 116582, overlap = 32.75
PHY-3002 : Step(940): len = 118195, overlap = 34.5
PHY-3002 : Step(941): len = 119994, overlap = 34.75
PHY-3002 : Step(942): len = 120920, overlap = 34.25
PHY-3002 : Step(943): len = 120265, overlap = 33.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.44477e-05
PHY-3002 : Step(944): len = 125897, overlap = 26.5
PHY-3002 : Step(945): len = 128952, overlap = 23
PHY-3002 : Step(946): len = 130187, overlap = 22.75
PHY-3002 : Step(947): len = 131326, overlap = 21.25
PHY-3002 : Step(948): len = 131291, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000148895
PHY-3002 : Step(949): len = 136792, overlap = 15.75
PHY-3002 : Step(950): len = 139664, overlap = 14.25
PHY-3002 : Step(951): len = 141497, overlap = 13.75
PHY-3002 : Step(952): len = 142391, overlap = 10.5
PHY-3002 : Step(953): len = 142988, overlap = 9.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000297791
PHY-3002 : Step(954): len = 146923, overlap = 10.5
PHY-3002 : Step(955): len = 148529, overlap = 9.25
PHY-3002 : Step(956): len = 149958, overlap = 8.5
PHY-3002 : Step(957): len = 150263, overlap = 7.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000595581
PHY-3002 : Step(958): len = 153926, overlap = 6.25
PHY-3002 : Step(959): len = 155663, overlap = 5.5
PHY-3002 : Step(960): len = 157800, overlap = 3.25
PHY-3002 : Step(961): len = 157749, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002342s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.505416s wall, 0.499203s user + 0.000000s system = 0.499203s CPU (98.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.384981s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (101.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.18338e-05
PHY-3002 : Step(962): len = 150003, overlap = 17.5
PHY-3002 : Step(963): len = 142574, overlap = 22.75
PHY-3002 : Step(964): len = 138881, overlap = 30.25
PHY-3002 : Step(965): len = 135714, overlap = 35.75
PHY-3002 : Step(966): len = 133511, overlap = 40.5
PHY-3002 : Step(967): len = 132491, overlap = 40
PHY-3002 : Step(968): len = 132599, overlap = 37.75
PHY-3002 : Step(969): len = 133274, overlap = 38.5
PHY-3002 : Step(970): len = 135016, overlap = 37
PHY-3002 : Step(971): len = 136042, overlap = 34.75
PHY-3002 : Step(972): len = 136332, overlap = 37.5
PHY-3002 : Step(973): len = 136761, overlap = 37.5
PHY-3002 : Step(974): len = 136999, overlap = 37.75
PHY-3002 : Step(975): len = 137121, overlap = 36.5
PHY-3002 : Step(976): len = 137170, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143668
PHY-3002 : Step(977): len = 146033, overlap = 28.75
PHY-3002 : Step(978): len = 147996, overlap = 28.25
PHY-3002 : Step(979): len = 149388, overlap = 27.25
PHY-3002 : Step(980): len = 151418, overlap = 26.25
PHY-3002 : Step(981): len = 151977, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287335
PHY-3002 : Step(982): len = 158480, overlap = 20
PHY-3002 : Step(983): len = 160716, overlap = 18
PHY-3002 : Step(984): len = 163551, overlap = 16.25
PHY-3002 : Step(985): len = 165765, overlap = 14.5
PHY-3002 : Step(986): len = 165092, overlap = 12.75
PHY-3002 : Step(987): len = 163781, overlap = 12.75
PHY-3002 : Step(988): len = 163376, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000565242
PHY-3002 : Step(989): len = 169160, overlap = 10.25
PHY-3002 : Step(990): len = 170400, overlap = 11.25
PHY-3002 : Step(991): len = 171998, overlap = 10.5
PHY-3002 : Step(992): len = 172924, overlap = 10
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00113048
PHY-3002 : Step(993): len = 176001, overlap = 8.25
PHY-3002 : Step(994): len = 176679, overlap = 8.25
PHY-3002 : Step(995): len = 177785, overlap = 9
PHY-3002 : Step(996): len = 178455, overlap = 9.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00226097
PHY-3002 : Step(997): len = 180256, overlap = 8.25
PHY-3002 : Step(998): len = 180833, overlap = 7.5
PHY-3002 : Step(999): len = 181599, overlap = 8
PHY-3002 : Step(1000): len = 182140, overlap = 8.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.487762s wall, 0.483603s user + 0.000000s system = 0.483603s CPU (99.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.398512s wall, 0.390002s user + 0.015600s system = 0.405603s CPU (101.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000373135
PHY-3002 : Step(1001): len = 172165, overlap = 57.75
PHY-3002 : Step(1002): len = 165557, overlap = 50.25
PHY-3002 : Step(1003): len = 158460, overlap = 54.25
PHY-3002 : Step(1004): len = 154578, overlap = 57.25
PHY-3002 : Step(1005): len = 150638, overlap = 59
PHY-3002 : Step(1006): len = 147881, overlap = 57.25
PHY-3002 : Step(1007): len = 145061, overlap = 59.5
PHY-3002 : Step(1008): len = 142801, overlap = 63.75
PHY-3002 : Step(1009): len = 140983, overlap = 63.25
PHY-3002 : Step(1010): len = 139262, overlap = 65.25
PHY-3002 : Step(1011): len = 138232, overlap = 67
PHY-3002 : Step(1012): len = 137121, overlap = 65
PHY-3002 : Step(1013): len = 136487, overlap = 65
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000739587
PHY-3002 : Step(1014): len = 141130, overlap = 64.75
PHY-3002 : Step(1015): len = 143114, overlap = 59.5
PHY-3002 : Step(1016): len = 144521, overlap = 58.75
PHY-3002 : Step(1017): len = 146526, overlap = 53.5
PHY-3002 : Step(1018): len = 148377, overlap = 48.5
PHY-3002 : Step(1019): len = 149743, overlap = 48.75
PHY-3002 : Step(1020): len = 151090, overlap = 51.5
PHY-3002 : Step(1021): len = 151734, overlap = 53.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00144621
PHY-3002 : Step(1022): len = 154577, overlap = 53
PHY-3002 : Step(1023): len = 156235, overlap = 51.25
PHY-3002 : Step(1024): len = 157560, overlap = 49
PHY-3002 : Step(1025): len = 159079, overlap = 44.25
PHY-3002 : Step(1026): len = 160287, overlap = 46
PHY-3002 : Step(1027): len = 161626, overlap = 43
PHY-3002 : Step(1028): len = 162604, overlap = 40
PHY-3002 : Step(1029): len = 162989, overlap = 38.25
PHY-3002 : Step(1030): len = 163349, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00271447
PHY-3002 : Step(1031): len = 165003, overlap = 35.75
PHY-3002 : Step(1032): len = 165686, overlap = 35.75
PHY-3002 : Step(1033): len = 166338, overlap = 34.25
PHY-3002 : Step(1034): len = 167094, overlap = 35.25
PHY-3002 : Step(1035): len = 167880, overlap = 36.5
PHY-3002 : Step(1036): len = 168301, overlap = 37.5
PHY-3002 : Step(1037): len = 168928, overlap = 38
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00441939
PHY-3002 : Step(1038): len = 169480, overlap = 37.5
PHY-3002 : Step(1039): len = 170316, overlap = 36.5
PHY-3002 : Step(1040): len = 170812, overlap = 36
PHY-3002 : Step(1041): len = 171206, overlap = 33.25
PHY-3002 : Step(1042): len = 171566, overlap = 32.25
PHY-3002 : Step(1043): len = 171998, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.558968s wall, 0.374402s user + 0.405603s system = 0.780005s CPU (139.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 51%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.460274s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (101.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.395443s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (98.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000415685
PHY-3002 : Step(1044): len = 162416, overlap = 38.5
PHY-3002 : Step(1045): len = 159303, overlap = 38.25
PHY-3002 : Step(1046): len = 154782, overlap = 46.75
PHY-3002 : Step(1047): len = 152432, overlap = 45.25
PHY-3002 : Step(1048): len = 150515, overlap = 45.75
PHY-3002 : Step(1049): len = 148519, overlap = 46
PHY-3002 : Step(1050): len = 147195, overlap = 46.5
PHY-3002 : Step(1051): len = 146218, overlap = 47.75
PHY-3002 : Step(1052): len = 145435, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000824453
PHY-3002 : Step(1053): len = 148556, overlap = 47
PHY-3002 : Step(1054): len = 149790, overlap = 41.5
PHY-3002 : Step(1055): len = 150577, overlap = 41.25
PHY-3002 : Step(1056): len = 151648, overlap = 42
PHY-3002 : Step(1057): len = 152791, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156632
PHY-3002 : Step(1058): len = 155427, overlap = 35
PHY-3002 : Step(1059): len = 156785, overlap = 34.75
PHY-3002 : Step(1060): len = 157434, overlap = 32.25
PHY-3002 : Step(1061): len = 158455, overlap = 33.25
PHY-3002 : Step(1062): len = 159552, overlap = 33
PHY-3002 : Step(1063): len = 160384, overlap = 34
PHY-3002 : Step(1064): len = 161092, overlap = 33.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00282023
PHY-3002 : Step(1065): len = 162239, overlap = 31.5
PHY-3002 : Step(1066): len = 163452, overlap = 33
PHY-3002 : Step(1067): len = 164484, overlap = 31
PHY-3002 : Step(1068): len = 165375, overlap = 31.25
PHY-3002 : Step(1069): len = 166012, overlap = 30
PHY-3002 : Step(1070): len = 166617, overlap = 28.5
PHY-3002 : Step(1071): len = 167393, overlap = 29.25
PHY-3002 : Step(1072): len = 168075, overlap = 26.25
PHY-3002 : Step(1073): len = 168464, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00511252
PHY-3002 : Step(1074): len = 169647, overlap = 26
PHY-3002 : Step(1075): len = 170174, overlap = 24.25
PHY-3002 : Step(1076): len = 170768, overlap = 24.25
PHY-3002 : Step(1077): len = 171423, overlap = 23.25
PHY-3002 : Step(1078): len = 171884, overlap = 23.25
PHY-3002 : Step(1079): len = 172214, overlap = 24.25
PHY-3002 : Step(1080): len = 172872, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023983s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (130.1%)

PHY-3001 : Legalized: Len = 173999, Over = 0
PHY-3001 : Final: Len = 173999, Over = 0
RUN-1003 : finish command "place" in  14.627465s wall, 19.843327s user + 1.560010s system = 21.403337s CPU (146.3%)

RUN-1004 : used memory is 489 MB, reserved memory is 488 MB, peak memory is 629 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1090 to 863
PHY-1001 : Pin misalignment score is improved from 863 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 304 to 37
PHY-1001 : Pin misalignment score is improved from 867 to 850
PHY-1001 : Pin misalignment score is improved from 850 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 81 to 37
PHY-1001 : End pin swap;  1.119133s wall, 1.138807s user + 0.015600s system = 1.154407s CPU (103.2%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 214496, over cnt = 523(6%), over = 844, worst = 7
PHY-1002 : len = 216464, over cnt = 272(3%), over = 359, worst = 4
PHY-1002 : len = 217872, over cnt = 218(2%), over = 254, worst = 4
PHY-1002 : len = 221352, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 222120, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 222400, over cnt = 9(0%), over = 9, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.983841s wall, 1.965613s user + 0.015600s system = 1.981213s CPU (99.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.055260s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (112.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 459016, over cnt = 135(0%), over = 136, worst = 2
PHY-1001 : End Routed; 17.962867s wall, 20.654532s user + 0.156001s system = 20.810533s CPU (115.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 454264, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 1.478377s wall, 1.466409s user + 0.000000s system = 1.466409s CPU (99.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 453912, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.328581s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (99.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 453872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 453872
PHY-1001 : End DR Iter 3; 0.045464s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (102.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  23.856038s wall, 26.520170s user + 0.187201s system = 26.707371s CPU (112.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  27.078080s wall, 29.780591s user + 0.218401s system = 29.998992s CPU (110.8%)

RUN-1004 : used memory is 503 MB, reserved memory is 499 MB, peak memory is 629 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.874000s wall, 1.794012s user + 0.093601s system = 1.887612s CPU (100.7%)

RUN-1004 : used memory is 503 MB, reserved memory is 499 MB, peak memory is 629 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.136100s wall, 2.137214s user + 0.031200s system = 2.168414s CPU (101.5%)

RUN-1004 : used memory is 535 MB, reserved memory is 530 MB, peak memory is 629 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1119
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3055, pip num: 31559
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 920 valid insts, and 81916 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  10.077716s wall, 17.721714s user + 0.062400s system = 17.784114s CPU (176.5%)

RUN-1004 : used memory is 542 MB, reserved memory is 538 MB, peak memory is 629 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.313014s wall, 1.279208s user + 0.046800s system = 1.326008s CPU (101.0%)

RUN-1004 : used memory is 632 MB, reserved memory is 626 MB, peak memory is 635 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.990904s wall, 3.182420s user + 0.561604s system = 3.744024s CPU (13.9%)

RUN-1004 : used memory is 634 MB, reserved memory is 627 MB, peak memory is 636 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.858829s wall, 0.499203s user + 0.109201s system = 0.608404s CPU (8.9%)

RUN-1004 : used memory is 579 MB, reserved memory is 574 MB, peak memory is 636 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.928983s wall, 5.460035s user + 0.748805s system = 6.208840s CPU (17.3%)

RUN-1004 : used memory is 569 MB, reserved memory is 564 MB, peak memory is 636 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'pnumcnt2' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(179)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module UART in src/UART.v(1)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: net 'frame_length[7]' does not have a driver in src/UART.v(266)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(41)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(178)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(36)
HDL-5007 WARNING: input port 'pnumcnt2[23]' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "UART"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[0]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[0]"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[0]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[0]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[10]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[10]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[11]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[11]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[12]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[12]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[13]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[13]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[14]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[14]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[15]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[15]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[16]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[16]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[17]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[17]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[18]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[18]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[19]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[19]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[1]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[1]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[20]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[20]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[21]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[21]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[22]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[22]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[23]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[23]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[24]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[24]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[25]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[25]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[26]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[26]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[27]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[27]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[28]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[28]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[29]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[29]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[2]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[2]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[30]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[30]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[31]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[31]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[32]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[32]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[3]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[3]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[4]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[4]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[5]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[5]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[6]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[6]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[7]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[7]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[8]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[8]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[9]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[9]" in src/AHB.v(20)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[0]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[1]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[2]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[3]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[4]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[5]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[6]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[7]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in src/UART.v(320)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model UART
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7088/744 useful/useless nets, 6737/410 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 1211 distributor mux.
SYN-1016 : Merged 2968 instances.
SYN-1015 : Optimize round 1, 6325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5566/1641 useful/useless nets, 5215/1859 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uUART/uart_byte_tx/reg1_b0
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2097 better
SYN-1014 : Optimize round 3
SYN-1032 : 5556/2 useful/useless nets, 5205/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.261114s wall, 3.369622s user + 0.046800s system = 3.416422s CPU (104.8%)

RUN-1004 : used memory is 416 MB, reserved memory is 423 MB, peak memory is 636 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         3787
  #and               1250
  #nand                 0
  #or                 766
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 93
  #bufif1               0
  #MX21                72
  #FADD                 0
  #DFF               1606
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              53
#MACRO_MUX           1063

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2180   |1606   |70     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 13 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.261825s wall, 1.201208s user + 0.046800s system = 1.248008s CPU (98.9%)

RUN-1004 : used memory is 418 MB, reserved memory is 425 MB, peak memory is 636 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5641/57 useful/useless nets, 5324/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6525/0 useful/useless nets, 6209/0 useful/useless insts
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 612 better
SYN-2501 : Optimize round 2
SYN-1032 : 6441/0 useful/useless nets, 6125/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 7366/0 useful/useless nets, 7050/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 27292, tnet num: 7373, tinst num: 7040, tnode num: 48937, tedge num: 50298.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7373 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1447 (4.10), #lev = 7 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1425 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.25 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4731 instances into 1425 LUTs, name keeping = 46%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4049/0 useful/useless nets, 3733/0 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     uUART/reg2_b3
SYN-1002 :     uUART/reg2_b4
SYN-1002 :     uUART/reg2_b5
SYN-1002 :     uUART/reg2_b6
SYN-1002 :     uUART/reg2_b7
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 4039/0 useful/useless nets, 3723/5 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1599 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1425 LUT to BLE ...
SYN-4008 : Packed 1425 LUT and 533 SEQ to BLE.
SYN-4003 : Packing 1066 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1066 nodes)...
SYN-4004 : #1: Packed 382 SEQ (30231 nodes)...
SYN-4004 : #2: Packed 651 SEQ (231076 nodes)...
SYN-4004 : #3: Packed 732 SEQ (195616 nodes)...
SYN-4004 : #4: Packed 767 SEQ (146699 nodes)...
SYN-4004 : #5: Packed 798 SEQ (190204 nodes)...
SYN-4004 : #6: Packed 900 SEQ (139947 nodes)...
SYN-4004 : #7: Packed 915 SEQ (49147 nodes)...
SYN-4004 : #8: Packed 921 SEQ (6084 nodes)...
SYN-4004 : #9: Packed 921 SEQ (1378 nodes)...
SYN-4004 : #10: Packed 921 SEQ (0 nodes)...
SYN-4005 : Packed 921 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 1066 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1570/2078 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1984  |1839  |1599  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.281487s wall, 14.149291s user + 0.156001s system = 14.305292s CPU (100.2%)

RUN-1004 : used memory is 511 MB, reserved memory is 512 MB, peak memory is 636 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 14 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.773776s wall, 1.747211s user + 0.078001s system = 1.825212s CPU (102.9%)

RUN-1004 : used memory is 512 MB, reserved memory is 512 MB, peak memory is 636 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n1333' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n1334' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n1344' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n1345' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n1346' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n1347' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n1348' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n1349' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n1350' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n1351' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n1352' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n1343' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n1353' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n1354' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n1355' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n1356' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n1342' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n1341' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n1340' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n1339' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n1338' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n1337' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n1336' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n1335' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n1357' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n1358' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n1368' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n1369' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n1370' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n1371' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n1372' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n1373' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n1374' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n1375' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n1376' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n1367' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n1377' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n1378' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n1379' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n1380' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n1366' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n1365' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n1364' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n1363' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n1362' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n1361' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n1360' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n1359' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[0] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[12] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[15] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[16] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[17] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[18] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[19] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[1] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[20] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[21] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[22] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[23] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[24] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[25] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[26] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[27] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[28] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[29] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[30] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[31] useless
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1117 instances, 1011 slices, 17 macros(119 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.547325s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (102.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 449903
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%, beta_incr = 0.729196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1081): len = 287787, overlap = 19
PHY-3002 : Step(1082): len = 216858, overlap = 57
PHY-3002 : Step(1083): len = 181639, overlap = 84.25
PHY-3002 : Step(1084): len = 153216, overlap = 99.25
PHY-3002 : Step(1085): len = 131149, overlap = 113.5
PHY-3002 : Step(1086): len = 112512, overlap = 125.75
PHY-3002 : Step(1087): len = 93059.9, overlap = 138.75
PHY-3002 : Step(1088): len = 74988, overlap = 153.5
PHY-3002 : Step(1089): len = 64798.8, overlap = 162.25
PHY-3002 : Step(1090): len = 54655.3, overlap = 175.5
PHY-3002 : Step(1091): len = 44339.6, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.51279e-06
PHY-3002 : Step(1092): len = 44075.5, overlap = 186
PHY-3002 : Step(1093): len = 44758.2, overlap = 186.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65298e-06
PHY-3002 : Step(1094): len = 46155.8, overlap = 184.25
PHY-3002 : Step(1095): len = 62126.7, overlap = 157.5
PHY-3002 : Step(1096): len = 73108.7, overlap = 147
PHY-3002 : Step(1097): len = 72906.8, overlap = 146.25
PHY-3002 : Step(1098): len = 74629.1, overlap = 138.75
PHY-3002 : Step(1099): len = 77219.9, overlap = 127.25
PHY-3002 : Step(1100): len = 75812.8, overlap = 123
PHY-3002 : Step(1101): len = 75875.1, overlap = 123
PHY-3002 : Step(1102): len = 75687.9, overlap = 121.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.30596e-06
PHY-3002 : Step(1103): len = 79844.1, overlap = 118
PHY-3002 : Step(1104): len = 88188.8, overlap = 103.75
PHY-3002 : Step(1105): len = 86987, overlap = 103.75
PHY-3002 : Step(1106): len = 87607.9, overlap = 104.75
PHY-3002 : Step(1107): len = 88423.5, overlap = 104
PHY-3002 : Step(1108): len = 89407, overlap = 103
PHY-3002 : Step(1109): len = 89318.3, overlap = 97
PHY-3002 : Step(1110): len = 89364.5, overlap = 92.75
PHY-3002 : Step(1111): len = 89589.8, overlap = 92.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.86119e-05
PHY-3002 : Step(1112): len = 93666.5, overlap = 85.75
PHY-3002 : Step(1113): len = 101391, overlap = 69.5
PHY-3002 : Step(1114): len = 100927, overlap = 69
PHY-3002 : Step(1115): len = 101352, overlap = 69
PHY-3002 : Step(1116): len = 101891, overlap = 67.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.72238e-05
PHY-3002 : Step(1117): len = 110415, overlap = 50.75
PHY-3002 : Step(1118): len = 115413, overlap = 38.5
PHY-3002 : Step(1119): len = 116582, overlap = 32.75
PHY-3002 : Step(1120): len = 118195, overlap = 34.5
PHY-3002 : Step(1121): len = 119994, overlap = 34.75
PHY-3002 : Step(1122): len = 120920, overlap = 34.25
PHY-3002 : Step(1123): len = 120265, overlap = 33.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.44477e-05
PHY-3002 : Step(1124): len = 125897, overlap = 26.5
PHY-3002 : Step(1125): len = 128952, overlap = 23
PHY-3002 : Step(1126): len = 130187, overlap = 22.75
PHY-3002 : Step(1127): len = 131326, overlap = 21.25
PHY-3002 : Step(1128): len = 131291, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000148895
PHY-3002 : Step(1129): len = 136792, overlap = 15.75
PHY-3002 : Step(1130): len = 139664, overlap = 14.25
PHY-3002 : Step(1131): len = 141497, overlap = 13.75
PHY-3002 : Step(1132): len = 142391, overlap = 10.5
PHY-3002 : Step(1133): len = 142988, overlap = 9.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000297791
PHY-3002 : Step(1134): len = 146923, overlap = 10.5
PHY-3002 : Step(1135): len = 148529, overlap = 9.25
PHY-3002 : Step(1136): len = 149958, overlap = 8.5
PHY-3002 : Step(1137): len = 150263, overlap = 7.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000595581
PHY-3002 : Step(1138): len = 153926, overlap = 6.25
PHY-3002 : Step(1139): len = 155663, overlap = 5.5
PHY-3002 : Step(1140): len = 157800, overlap = 3.25
PHY-3002 : Step(1141): len = 157749, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002594s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (601.3%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.482629s wall, 0.483603s user + 0.000000s system = 0.483603s CPU (100.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.379296s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (102.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.18338e-05
PHY-3002 : Step(1142): len = 150003, overlap = 17.5
PHY-3002 : Step(1143): len = 142574, overlap = 22.75
PHY-3002 : Step(1144): len = 138881, overlap = 30.25
PHY-3002 : Step(1145): len = 135714, overlap = 35.75
PHY-3002 : Step(1146): len = 133511, overlap = 40.5
PHY-3002 : Step(1147): len = 132491, overlap = 40
PHY-3002 : Step(1148): len = 132599, overlap = 37.75
PHY-3002 : Step(1149): len = 133274, overlap = 38.5
PHY-3002 : Step(1150): len = 135016, overlap = 37
PHY-3002 : Step(1151): len = 136042, overlap = 34.75
PHY-3002 : Step(1152): len = 136332, overlap = 37.5
PHY-3002 : Step(1153): len = 136761, overlap = 37.5
PHY-3002 : Step(1154): len = 136999, overlap = 37.75
PHY-3002 : Step(1155): len = 137121, overlap = 36.5
PHY-3002 : Step(1156): len = 137170, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143668
PHY-3002 : Step(1157): len = 146033, overlap = 28.75
PHY-3002 : Step(1158): len = 147996, overlap = 28.25
PHY-3002 : Step(1159): len = 149388, overlap = 27.25
PHY-3002 : Step(1160): len = 151418, overlap = 26.25
PHY-3002 : Step(1161): len = 151977, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287335
PHY-3002 : Step(1162): len = 158480, overlap = 20
PHY-3002 : Step(1163): len = 160716, overlap = 18
PHY-3002 : Step(1164): len = 163551, overlap = 16.25
PHY-3002 : Step(1165): len = 165765, overlap = 14.5
PHY-3002 : Step(1166): len = 165092, overlap = 12.75
PHY-3002 : Step(1167): len = 163781, overlap = 12.75
PHY-3002 : Step(1168): len = 163376, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000565242
PHY-3002 : Step(1169): len = 169160, overlap = 10.25
PHY-3002 : Step(1170): len = 170400, overlap = 11.25
PHY-3002 : Step(1171): len = 171998, overlap = 10.5
PHY-3002 : Step(1172): len = 172924, overlap = 10
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00113048
PHY-3002 : Step(1173): len = 176001, overlap = 8.25
PHY-3002 : Step(1174): len = 176679, overlap = 8.25
PHY-3002 : Step(1175): len = 177785, overlap = 9
PHY-3002 : Step(1176): len = 178455, overlap = 9.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00226097
PHY-3002 : Step(1177): len = 180256, overlap = 8.25
PHY-3002 : Step(1178): len = 180833, overlap = 7.5
PHY-3002 : Step(1179): len = 181599, overlap = 8
PHY-3002 : Step(1180): len = 182140, overlap = 8.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.449382s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (104.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.383894s wall, 0.374402s user + 0.015600s system = 0.390002s CPU (101.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000373135
PHY-3002 : Step(1181): len = 172165, overlap = 57.75
PHY-3002 : Step(1182): len = 165557, overlap = 50.25
PHY-3002 : Step(1183): len = 158460, overlap = 54.25
PHY-3002 : Step(1184): len = 154578, overlap = 57.25
PHY-3002 : Step(1185): len = 150638, overlap = 59
PHY-3002 : Step(1186): len = 147881, overlap = 57.25
PHY-3002 : Step(1187): len = 145061, overlap = 59.5
PHY-3002 : Step(1188): len = 142801, overlap = 63.75
PHY-3002 : Step(1189): len = 140983, overlap = 63.25
PHY-3002 : Step(1190): len = 139262, overlap = 65.25
PHY-3002 : Step(1191): len = 138232, overlap = 67
PHY-3002 : Step(1192): len = 137121, overlap = 65
PHY-3002 : Step(1193): len = 136487, overlap = 65
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000739587
PHY-3002 : Step(1194): len = 141130, overlap = 64.75
PHY-3002 : Step(1195): len = 143114, overlap = 59.5
PHY-3002 : Step(1196): len = 144521, overlap = 58.75
PHY-3002 : Step(1197): len = 146526, overlap = 53.5
PHY-3002 : Step(1198): len = 148377, overlap = 48.5
PHY-3002 : Step(1199): len = 149743, overlap = 48.75
PHY-3002 : Step(1200): len = 151090, overlap = 51.5
PHY-3002 : Step(1201): len = 151734, overlap = 53.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00144621
PHY-3002 : Step(1202): len = 154577, overlap = 53
PHY-3002 : Step(1203): len = 156235, overlap = 51.25
PHY-3002 : Step(1204): len = 157560, overlap = 49
PHY-3002 : Step(1205): len = 159079, overlap = 44.25
PHY-3002 : Step(1206): len = 160287, overlap = 46
PHY-3002 : Step(1207): len = 161626, overlap = 43
PHY-3002 : Step(1208): len = 162604, overlap = 40
PHY-3002 : Step(1209): len = 162989, overlap = 38.25
PHY-3002 : Step(1210): len = 163349, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00271447
PHY-3002 : Step(1211): len = 165003, overlap = 35.75
PHY-3002 : Step(1212): len = 165686, overlap = 35.75
PHY-3002 : Step(1213): len = 166338, overlap = 34.25
PHY-3002 : Step(1214): len = 167094, overlap = 35.25
PHY-3002 : Step(1215): len = 167880, overlap = 36.5
PHY-3002 : Step(1216): len = 168301, overlap = 37.5
PHY-3002 : Step(1217): len = 168928, overlap = 38
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00441939
PHY-3002 : Step(1218): len = 169480, overlap = 37.5
PHY-3002 : Step(1219): len = 170316, overlap = 36.5
PHY-3002 : Step(1220): len = 170812, overlap = 36
PHY-3002 : Step(1221): len = 171206, overlap = 33.25
PHY-3002 : Step(1222): len = 171566, overlap = 32.25
PHY-3002 : Step(1223): len = 171998, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.521781s wall, 0.405603s user + 0.249602s system = 0.655204s CPU (125.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 51%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.412516s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (98.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.383294s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (97.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000415685
PHY-3002 : Step(1224): len = 162416, overlap = 38.5
PHY-3002 : Step(1225): len = 159303, overlap = 38.25
PHY-3002 : Step(1226): len = 154782, overlap = 46.75
PHY-3002 : Step(1227): len = 152432, overlap = 45.25
PHY-3002 : Step(1228): len = 150515, overlap = 45.75
PHY-3002 : Step(1229): len = 148519, overlap = 46
PHY-3002 : Step(1230): len = 147195, overlap = 46.5
PHY-3002 : Step(1231): len = 146218, overlap = 47.75
PHY-3002 : Step(1232): len = 145435, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000824453
PHY-3002 : Step(1233): len = 148556, overlap = 47
PHY-3002 : Step(1234): len = 149790, overlap = 41.5
PHY-3002 : Step(1235): len = 150577, overlap = 41.25
PHY-3002 : Step(1236): len = 151648, overlap = 42
PHY-3002 : Step(1237): len = 152791, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156632
PHY-3002 : Step(1238): len = 155427, overlap = 35
PHY-3002 : Step(1239): len = 156785, overlap = 34.75
PHY-3002 : Step(1240): len = 157434, overlap = 32.25
PHY-3002 : Step(1241): len = 158455, overlap = 33.25
PHY-3002 : Step(1242): len = 159552, overlap = 33
PHY-3002 : Step(1243): len = 160384, overlap = 34
PHY-3002 : Step(1244): len = 161092, overlap = 33.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00282023
PHY-3002 : Step(1245): len = 162239, overlap = 31.5
PHY-3002 : Step(1246): len = 163452, overlap = 33
PHY-3002 : Step(1247): len = 164484, overlap = 31
PHY-3002 : Step(1248): len = 165375, overlap = 31.25
PHY-3002 : Step(1249): len = 166012, overlap = 30
PHY-3002 : Step(1250): len = 166617, overlap = 28.5
PHY-3002 : Step(1251): len = 167393, overlap = 29.25
PHY-3002 : Step(1252): len = 168075, overlap = 26.25
PHY-3002 : Step(1253): len = 168464, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00511252
PHY-3002 : Step(1254): len = 169647, overlap = 26
PHY-3002 : Step(1255): len = 170174, overlap = 24.25
PHY-3002 : Step(1256): len = 170768, overlap = 24.25
PHY-3002 : Step(1257): len = 171423, overlap = 23.25
PHY-3002 : Step(1258): len = 171884, overlap = 23.25
PHY-3002 : Step(1259): len = 172214, overlap = 24.25
PHY-3002 : Step(1260): len = 172872, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023316s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (66.9%)

PHY-3001 : Legalized: Len = 173999, Over = 0
PHY-3001 : Final: Len = 173999, Over = 0
RUN-1003 : finish command "place" in  13.847395s wall, 19.546925s user + 1.700411s system = 21.247336s CPU (153.4%)

RUN-1004 : used memory is 514 MB, reserved memory is 513 MB, peak memory is 636 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1090 to 863
PHY-1001 : Pin misalignment score is improved from 863 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 304 to 37
PHY-1001 : Pin misalignment score is improved from 867 to 850
PHY-1001 : Pin misalignment score is improved from 850 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 81 to 37
PHY-1001 : End pin swap;  1.061771s wall, 1.076407s user + 0.015600s system = 1.092007s CPU (102.8%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 214496, over cnt = 523(6%), over = 844, worst = 7
PHY-1002 : len = 216464, over cnt = 272(3%), over = 359, worst = 4
PHY-1002 : len = 217872, over cnt = 218(2%), over = 254, worst = 4
PHY-1002 : len = 221352, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 222120, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 222400, over cnt = 9(0%), over = 9, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.965805s wall, 1.996813s user + 0.031200s system = 2.028013s CPU (103.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.043509s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (107.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000067s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 459016, over cnt = 135(0%), over = 136, worst = 2
PHY-1001 : End Routed; 17.878317s wall, 20.607732s user + 0.124801s system = 20.732533s CPU (116.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 454264, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 1.433952s wall, 1.435209s user + 0.000000s system = 1.435209s CPU (100.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 453912, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.313930s wall, 0.312002s user + 0.015600s system = 0.327602s CPU (104.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 453872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 453872
PHY-1001 : End DR Iter 3; 0.043432s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (107.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  23.628606s wall, 26.317369s user + 0.187201s system = 26.504570s CPU (112.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  26.772310s wall, 29.530989s user + 0.234002s system = 29.764991s CPU (111.2%)

RUN-1004 : used memory is 527 MB, reserved memory is 526 MB, peak memory is 636 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.857911s wall, 1.856412s user + 0.046800s system = 1.903212s CPU (102.4%)

RUN-1004 : used memory is 527 MB, reserved memory is 526 MB, peak memory is 636 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.136324s wall, 2.090413s user + 0.031200s system = 2.121614s CPU (99.3%)

RUN-1004 : used memory is 557 MB, reserved memory is 555 MB, peak memory is 636 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1119
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3055, pip num: 31559
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 920 valid insts, and 81916 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  9.220259s wall, 17.877715s user + 0.031200s system = 17.908915s CPU (194.2%)

RUN-1004 : used memory is 565 MB, reserved memory is 563 MB, peak memory is 636 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.282769s wall, 1.263608s user + 0.015600s system = 1.279208s CPU (99.7%)

RUN-1004 : used memory is 655 MB, reserved memory is 652 MB, peak memory is 658 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.895403s wall, 2.761218s user + 0.748805s system = 3.510022s CPU (13.1%)

RUN-1004 : used memory is 657 MB, reserved memory is 654 MB, peak memory is 659 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.862672s wall, 0.483603s user + 0.171601s system = 0.655204s CPU (9.5%)

RUN-1004 : used memory is 630 MB, reserved memory is 627 MB, peak memory is 659 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.836157s wall, 5.038832s user + 0.967206s system = 6.006038s CPU (16.8%)

RUN-1004 : used memory is 620 MB, reserved memory is 616 MB, peak memory is 659 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'pnumcnt2' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(179)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module UART in src/UART.v(1)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: net 'frame_length[7]' does not have a driver in src/UART.v(266)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(41)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(178)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(36)
HDL-5007 WARNING: input port 'pnumcnt2[23]' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "UART"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[0]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[0]"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[0]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[0]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[10]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[10]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[11]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[11]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[12]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[12]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[13]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[13]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[14]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[14]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[15]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[15]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[16]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[16]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[17]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[17]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[18]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[18]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[19]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[19]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[1]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[1]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[20]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[20]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[21]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[21]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[22]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[22]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[23]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[23]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[24]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[24]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[25]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[25]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[26]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[26]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[27]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[27]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[28]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[28]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[29]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[29]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[2]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[2]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[30]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[30]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[31]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[31]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[32]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[32]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[3]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[3]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[4]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[4]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[5]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[5]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[6]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[6]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[7]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[7]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[8]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[8]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[9]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[9]" in src/AHB.v(20)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[0]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[1]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[2]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[3]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[4]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[5]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[6]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[7]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in src/UART.v(320)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model UART
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7088/744 useful/useless nets, 6737/410 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 1211 distributor mux.
SYN-1016 : Merged 2968 instances.
SYN-1015 : Optimize round 1, 6325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5566/1641 useful/useless nets, 5215/1859 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uUART/uart_byte_tx/reg1_b0
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2097 better
SYN-1014 : Optimize round 3
SYN-1032 : 5556/2 useful/useless nets, 5205/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.855303s wall, 3.166820s user + 0.062400s system = 3.229221s CPU (113.1%)

RUN-1004 : used memory is 433 MB, reserved memory is 434 MB, peak memory is 659 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         3787
  #and               1250
  #nand                 0
  #or                 766
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 93
  #bufif1               0
  #MX21                72
  #FADD                 0
  #DFF               1606
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              53
#MACRO_MUX           1063

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2180   |1606   |70     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 15 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.202293s wall, 1.154407s user + 0.046800s system = 1.201208s CPU (99.9%)

RUN-1004 : used memory is 435 MB, reserved memory is 435 MB, peak memory is 659 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5641/57 useful/useless nets, 5324/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6525/0 useful/useless nets, 6209/0 useful/useless insts
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 612 better
SYN-2501 : Optimize round 2
SYN-1032 : 6441/0 useful/useless nets, 6125/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 7366/0 useful/useless nets, 7050/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 27292, tnet num: 7373, tinst num: 7040, tnode num: 48937, tedge num: 50298.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7373 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1447 (4.10), #lev = 7 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1425 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.24 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4731 instances into 1425 LUTs, name keeping = 46%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4049/0 useful/useless nets, 3733/0 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     uUART/reg2_b3
SYN-1002 :     uUART/reg2_b4
SYN-1002 :     uUART/reg2_b5
SYN-1002 :     uUART/reg2_b6
SYN-1002 :     uUART/reg2_b7
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 4039/0 useful/useless nets, 3723/5 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1599 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1425 LUT to BLE ...
SYN-4008 : Packed 1425 LUT and 533 SEQ to BLE.
SYN-4003 : Packing 1066 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1066 nodes)...
SYN-4004 : #1: Packed 382 SEQ (30231 nodes)...
SYN-4004 : #2: Packed 651 SEQ (231076 nodes)...
SYN-4004 : #3: Packed 732 SEQ (195616 nodes)...
SYN-4004 : #4: Packed 767 SEQ (146699 nodes)...
SYN-4004 : #5: Packed 798 SEQ (190204 nodes)...
SYN-4004 : #6: Packed 900 SEQ (139947 nodes)...
SYN-4004 : #7: Packed 915 SEQ (49147 nodes)...
SYN-4004 : #8: Packed 921 SEQ (6084 nodes)...
SYN-4004 : #9: Packed 921 SEQ (1378 nodes)...
SYN-4004 : #10: Packed 921 SEQ (0 nodes)...
SYN-4005 : Packed 921 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 1066 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1570/2078 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1984  |1839  |1599  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.250371s wall, 14.289692s user + 0.062400s system = 14.352092s CPU (100.7%)

RUN-1004 : used memory is 551 MB, reserved memory is 549 MB, peak memory is 659 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 16 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.776455s wall, 1.762811s user + 0.031200s system = 1.794012s CPU (101.0%)

RUN-1004 : used memory is 551 MB, reserved memory is 549 MB, peak memory is 659 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n1333' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n1334' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n1344' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n1345' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n1346' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n1347' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n1348' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n1349' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n1350' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n1351' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n1352' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n1343' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n1353' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n1354' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n1355' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n1356' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n1342' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n1341' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n1340' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n1339' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n1338' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n1337' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n1336' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n1335' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n1357' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n1358' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n1368' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n1369' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n1370' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n1371' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n1372' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n1373' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n1374' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n1375' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n1376' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n1367' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n1377' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n1378' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n1379' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n1380' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n1366' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n1365' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n1364' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n1363' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n1362' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n1361' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n1360' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n1359' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[0] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[12] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[15] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[16] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[17] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[18] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[19] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[1] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[20] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[21] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[22] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[23] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[24] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[25] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[26] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[27] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[28] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[29] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[30] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[31] useless
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1117 instances, 1011 slices, 17 macros(119 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.563798s wall, 0.592804s user + 0.000000s system = 0.592804s CPU (105.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 449903
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%, beta_incr = 0.729196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1261): len = 287787, overlap = 19
PHY-3002 : Step(1262): len = 216858, overlap = 57
PHY-3002 : Step(1263): len = 181639, overlap = 84.25
PHY-3002 : Step(1264): len = 153216, overlap = 99.25
PHY-3002 : Step(1265): len = 131149, overlap = 113.5
PHY-3002 : Step(1266): len = 112512, overlap = 125.75
PHY-3002 : Step(1267): len = 93059.9, overlap = 138.75
PHY-3002 : Step(1268): len = 74988, overlap = 153.5
PHY-3002 : Step(1269): len = 64798.8, overlap = 162.25
PHY-3002 : Step(1270): len = 54655.3, overlap = 175.5
PHY-3002 : Step(1271): len = 44339.6, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.51279e-06
PHY-3002 : Step(1272): len = 44075.5, overlap = 186
PHY-3002 : Step(1273): len = 44758.2, overlap = 186.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65298e-06
PHY-3002 : Step(1274): len = 46155.8, overlap = 184.25
PHY-3002 : Step(1275): len = 62126.7, overlap = 157.5
PHY-3002 : Step(1276): len = 73108.7, overlap = 147
PHY-3002 : Step(1277): len = 72906.8, overlap = 146.25
PHY-3002 : Step(1278): len = 74629.1, overlap = 138.75
PHY-3002 : Step(1279): len = 77219.9, overlap = 127.25
PHY-3002 : Step(1280): len = 75812.8, overlap = 123
PHY-3002 : Step(1281): len = 75875.1, overlap = 123
PHY-3002 : Step(1282): len = 75687.9, overlap = 121.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.30596e-06
PHY-3002 : Step(1283): len = 79844.1, overlap = 118
PHY-3002 : Step(1284): len = 88188.8, overlap = 103.75
PHY-3002 : Step(1285): len = 86987, overlap = 103.75
PHY-3002 : Step(1286): len = 87607.9, overlap = 104.75
PHY-3002 : Step(1287): len = 88423.5, overlap = 104
PHY-3002 : Step(1288): len = 89407, overlap = 103
PHY-3002 : Step(1289): len = 89318.3, overlap = 97
PHY-3002 : Step(1290): len = 89364.5, overlap = 92.75
PHY-3002 : Step(1291): len = 89589.8, overlap = 92.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.86119e-05
PHY-3002 : Step(1292): len = 93666.5, overlap = 85.75
PHY-3002 : Step(1293): len = 101391, overlap = 69.5
PHY-3002 : Step(1294): len = 100927, overlap = 69
PHY-3002 : Step(1295): len = 101352, overlap = 69
PHY-3002 : Step(1296): len = 101891, overlap = 67.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.72238e-05
PHY-3002 : Step(1297): len = 110415, overlap = 50.75
PHY-3002 : Step(1298): len = 115413, overlap = 38.5
PHY-3002 : Step(1299): len = 116582, overlap = 32.75
PHY-3002 : Step(1300): len = 118195, overlap = 34.5
PHY-3002 : Step(1301): len = 119994, overlap = 34.75
PHY-3002 : Step(1302): len = 120920, overlap = 34.25
PHY-3002 : Step(1303): len = 120265, overlap = 33.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.44477e-05
PHY-3002 : Step(1304): len = 125897, overlap = 26.5
PHY-3002 : Step(1305): len = 128952, overlap = 23
PHY-3002 : Step(1306): len = 130187, overlap = 22.75
PHY-3002 : Step(1307): len = 131326, overlap = 21.25
PHY-3002 : Step(1308): len = 131291, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000148895
PHY-3002 : Step(1309): len = 136792, overlap = 15.75
PHY-3002 : Step(1310): len = 139664, overlap = 14.25
PHY-3002 : Step(1311): len = 141497, overlap = 13.75
PHY-3002 : Step(1312): len = 142391, overlap = 10.5
PHY-3002 : Step(1313): len = 142988, overlap = 9.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000297791
PHY-3002 : Step(1314): len = 146923, overlap = 10.5
PHY-3002 : Step(1315): len = 148529, overlap = 9.25
PHY-3002 : Step(1316): len = 149958, overlap = 8.5
PHY-3002 : Step(1317): len = 150263, overlap = 7.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000595581
PHY-3002 : Step(1318): len = 153926, overlap = 6.25
PHY-3002 : Step(1319): len = 155663, overlap = 5.5
PHY-3002 : Step(1320): len = 157800, overlap = 3.25
PHY-3002 : Step(1321): len = 157749, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002858s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.489370s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (105.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.380075s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (98.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.18338e-05
PHY-3002 : Step(1322): len = 150003, overlap = 17.5
PHY-3002 : Step(1323): len = 142574, overlap = 22.75
PHY-3002 : Step(1324): len = 138881, overlap = 30.25
PHY-3002 : Step(1325): len = 135714, overlap = 35.75
PHY-3002 : Step(1326): len = 133511, overlap = 40.5
PHY-3002 : Step(1327): len = 132491, overlap = 40
PHY-3002 : Step(1328): len = 132599, overlap = 37.75
PHY-3002 : Step(1329): len = 133274, overlap = 38.5
PHY-3002 : Step(1330): len = 135016, overlap = 37
PHY-3002 : Step(1331): len = 136042, overlap = 34.75
PHY-3002 : Step(1332): len = 136332, overlap = 37.5
PHY-3002 : Step(1333): len = 136761, overlap = 37.5
PHY-3002 : Step(1334): len = 136999, overlap = 37.75
PHY-3002 : Step(1335): len = 137121, overlap = 36.5
PHY-3002 : Step(1336): len = 137170, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143668
PHY-3002 : Step(1337): len = 146033, overlap = 28.75
PHY-3002 : Step(1338): len = 147996, overlap = 28.25
PHY-3002 : Step(1339): len = 149388, overlap = 27.25
PHY-3002 : Step(1340): len = 151418, overlap = 26.25
PHY-3002 : Step(1341): len = 151977, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287335
PHY-3002 : Step(1342): len = 158480, overlap = 20
PHY-3002 : Step(1343): len = 160716, overlap = 18
PHY-3002 : Step(1344): len = 163551, overlap = 16.25
PHY-3002 : Step(1345): len = 165765, overlap = 14.5
PHY-3002 : Step(1346): len = 165092, overlap = 12.75
PHY-3002 : Step(1347): len = 163781, overlap = 12.75
PHY-3002 : Step(1348): len = 163376, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000565242
PHY-3002 : Step(1349): len = 169160, overlap = 10.25
PHY-3002 : Step(1350): len = 170400, overlap = 11.25
PHY-3002 : Step(1351): len = 171998, overlap = 10.5
PHY-3002 : Step(1352): len = 172924, overlap = 10
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00113048
PHY-3002 : Step(1353): len = 176001, overlap = 8.25
PHY-3002 : Step(1354): len = 176679, overlap = 8.25
PHY-3002 : Step(1355): len = 177785, overlap = 9
PHY-3002 : Step(1356): len = 178455, overlap = 9.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00226097
PHY-3002 : Step(1357): len = 180256, overlap = 8.25
PHY-3002 : Step(1358): len = 180833, overlap = 7.5
PHY-3002 : Step(1359): len = 181599, overlap = 8
PHY-3002 : Step(1360): len = 182140, overlap = 8.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.464238s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (100.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.388205s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000373135
PHY-3002 : Step(1361): len = 172165, overlap = 57.75
PHY-3002 : Step(1362): len = 165557, overlap = 50.25
PHY-3002 : Step(1363): len = 158460, overlap = 54.25
PHY-3002 : Step(1364): len = 154578, overlap = 57.25
PHY-3002 : Step(1365): len = 150638, overlap = 59
PHY-3002 : Step(1366): len = 147881, overlap = 57.25
PHY-3002 : Step(1367): len = 145061, overlap = 59.5
PHY-3002 : Step(1368): len = 142801, overlap = 63.75
PHY-3002 : Step(1369): len = 140983, overlap = 63.25
PHY-3002 : Step(1370): len = 139262, overlap = 65.25
PHY-3002 : Step(1371): len = 138232, overlap = 67
PHY-3002 : Step(1372): len = 137121, overlap = 65
PHY-3002 : Step(1373): len = 136487, overlap = 65
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000739587
PHY-3002 : Step(1374): len = 141130, overlap = 64.75
PHY-3002 : Step(1375): len = 143114, overlap = 59.5
PHY-3002 : Step(1376): len = 144521, overlap = 58.75
PHY-3002 : Step(1377): len = 146526, overlap = 53.5
PHY-3002 : Step(1378): len = 148377, overlap = 48.5
PHY-3002 : Step(1379): len = 149743, overlap = 48.75
PHY-3002 : Step(1380): len = 151090, overlap = 51.5
PHY-3002 : Step(1381): len = 151734, overlap = 53.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00144621
PHY-3002 : Step(1382): len = 154577, overlap = 53
PHY-3002 : Step(1383): len = 156235, overlap = 51.25
PHY-3002 : Step(1384): len = 157560, overlap = 49
PHY-3002 : Step(1385): len = 159079, overlap = 44.25
PHY-3002 : Step(1386): len = 160287, overlap = 46
PHY-3002 : Step(1387): len = 161626, overlap = 43
PHY-3002 : Step(1388): len = 162604, overlap = 40
PHY-3002 : Step(1389): len = 162989, overlap = 38.25
PHY-3002 : Step(1390): len = 163349, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00271447
PHY-3002 : Step(1391): len = 165003, overlap = 35.75
PHY-3002 : Step(1392): len = 165686, overlap = 35.75
PHY-3002 : Step(1393): len = 166338, overlap = 34.25
PHY-3002 : Step(1394): len = 167094, overlap = 35.25
PHY-3002 : Step(1395): len = 167880, overlap = 36.5
PHY-3002 : Step(1396): len = 168301, overlap = 37.5
PHY-3002 : Step(1397): len = 168928, overlap = 38
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00441939
PHY-3002 : Step(1398): len = 169480, overlap = 37.5
PHY-3002 : Step(1399): len = 170316, overlap = 36.5
PHY-3002 : Step(1400): len = 170812, overlap = 36
PHY-3002 : Step(1401): len = 171206, overlap = 33.25
PHY-3002 : Step(1402): len = 171566, overlap = 32.25
PHY-3002 : Step(1403): len = 171998, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.556311s wall, 0.405603s user + 0.343202s system = 0.748805s CPU (134.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 51%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.426007s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (102.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.386747s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (104.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000415685
PHY-3002 : Step(1404): len = 162416, overlap = 38.5
PHY-3002 : Step(1405): len = 159303, overlap = 38.25
PHY-3002 : Step(1406): len = 154782, overlap = 46.75
PHY-3002 : Step(1407): len = 152432, overlap = 45.25
PHY-3002 : Step(1408): len = 150515, overlap = 45.75
PHY-3002 : Step(1409): len = 148519, overlap = 46
PHY-3002 : Step(1410): len = 147195, overlap = 46.5
PHY-3002 : Step(1411): len = 146218, overlap = 47.75
PHY-3002 : Step(1412): len = 145435, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000824453
PHY-3002 : Step(1413): len = 148556, overlap = 47
PHY-3002 : Step(1414): len = 149790, overlap = 41.5
PHY-3002 : Step(1415): len = 150577, overlap = 41.25
PHY-3002 : Step(1416): len = 151648, overlap = 42
PHY-3002 : Step(1417): len = 152791, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156632
PHY-3002 : Step(1418): len = 155427, overlap = 35
PHY-3002 : Step(1419): len = 156785, overlap = 34.75
PHY-3002 : Step(1420): len = 157434, overlap = 32.25
PHY-3002 : Step(1421): len = 158455, overlap = 33.25
PHY-3002 : Step(1422): len = 159552, overlap = 33
PHY-3002 : Step(1423): len = 160384, overlap = 34
PHY-3002 : Step(1424): len = 161092, overlap = 33.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00282023
PHY-3002 : Step(1425): len = 162239, overlap = 31.5
PHY-3002 : Step(1426): len = 163452, overlap = 33
PHY-3002 : Step(1427): len = 164484, overlap = 31
PHY-3002 : Step(1428): len = 165375, overlap = 31.25
PHY-3002 : Step(1429): len = 166012, overlap = 30
PHY-3002 : Step(1430): len = 166617, overlap = 28.5
PHY-3002 : Step(1431): len = 167393, overlap = 29.25
PHY-3002 : Step(1432): len = 168075, overlap = 26.25
PHY-3002 : Step(1433): len = 168464, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00511252
PHY-3002 : Step(1434): len = 169647, overlap = 26
PHY-3002 : Step(1435): len = 170174, overlap = 24.25
PHY-3002 : Step(1436): len = 170768, overlap = 24.25
PHY-3002 : Step(1437): len = 171423, overlap = 23.25
PHY-3002 : Step(1438): len = 171884, overlap = 23.25
PHY-3002 : Step(1439): len = 172214, overlap = 24.25
PHY-3002 : Step(1440): len = 172872, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023245s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (134.2%)

PHY-3001 : Legalized: Len = 173999, Over = 0
PHY-3001 : Final: Len = 173999, Over = 0
RUN-1003 : finish command "place" in  14.485615s wall, 20.592132s user + 1.700411s system = 22.292543s CPU (153.9%)

RUN-1004 : used memory is 551 MB, reserved memory is 549 MB, peak memory is 659 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1090 to 863
PHY-1001 : Pin misalignment score is improved from 863 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 304 to 37
PHY-1001 : Pin misalignment score is improved from 867 to 850
PHY-1001 : Pin misalignment score is improved from 850 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 81 to 37
PHY-1001 : End pin swap;  1.052838s wall, 1.060807s user + 0.015600s system = 1.076407s CPU (102.2%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 214496, over cnt = 523(6%), over = 844, worst = 7
PHY-1002 : len = 216464, over cnt = 272(3%), over = 359, worst = 4
PHY-1002 : len = 217872, over cnt = 218(2%), over = 254, worst = 4
PHY-1002 : len = 221352, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 222120, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 222400, over cnt = 9(0%), over = 9, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.854483s wall, 1.872012s user + 0.015600s system = 1.887612s CPU (101.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.043332s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (108.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000055s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 459016, over cnt = 135(0%), over = 136, worst = 2
PHY-1001 : End Routed; 18.226578s wall, 20.826134s user + 0.062400s system = 20.888534s CPU (114.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 454264, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 1.499886s wall, 1.482009s user + 0.000000s system = 1.482009s CPU (98.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 453912, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.340446s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (100.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 453872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 453872
PHY-1001 : End DR Iter 3; 0.046959s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (132.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  24.089427s wall, 26.676171s user + 0.093601s system = 26.769772s CPU (111.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  27.115988s wall, 29.749391s user + 0.124801s system = 29.874191s CPU (110.2%)

RUN-1004 : used memory is 552 MB, reserved memory is 549 MB, peak memory is 659 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.868613s wall, 1.809612s user + 0.046800s system = 1.856412s CPU (99.3%)

RUN-1004 : used memory is 552 MB, reserved memory is 549 MB, peak memory is 659 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.167128s wall, 2.106013s user + 0.015600s system = 2.121614s CPU (97.9%)

RUN-1004 : used memory is 583 MB, reserved memory is 580 MB, peak memory is 659 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1119
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3055, pip num: 31559
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 920 valid insts, and 81916 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  11.006900s wall, 21.403337s user + 0.000000s system = 21.403337s CPU (194.5%)

RUN-1004 : used memory is 587 MB, reserved memory is 584 MB, peak memory is 659 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.347217s wall, 1.232408s user + 0.124801s system = 1.357209s CPU (100.7%)

RUN-1004 : used memory is 672 MB, reserved memory is 669 MB, peak memory is 675 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.913153s wall, 2.667617s user + 0.780005s system = 3.447622s CPU (12.8%)

RUN-1004 : used memory is 672 MB, reserved memory is 671 MB, peak memory is 676 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.865330s wall, 0.624004s user + 0.156001s system = 0.780005s CPU (11.4%)

RUN-1004 : used memory is 652 MB, reserved memory is 650 MB, peak memory is 676 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.906133s wall, 5.101233s user + 1.092007s system = 6.193240s CPU (17.2%)

RUN-1004 : used memory is 641 MB, reserved memory is 640 MB, peak memory is 676 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'pnumcnt2' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(179)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module UART in src/UART.v(1)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: net 'frame_length[7]' does not have a driver in src/UART.v(266)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(41)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(178)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(36)
HDL-5007 WARNING: input port 'pnumcnt2[23]' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "UART"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[0]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[0]"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[0]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[0]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[10]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[10]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[11]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[11]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[12]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[12]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[13]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[13]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[14]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[14]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[15]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[15]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[16]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[16]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[17]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[17]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[18]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[18]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[19]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[19]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[1]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[1]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[20]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[20]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[21]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[21]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[22]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[22]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[23]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[23]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[24]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[24]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[25]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[25]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[26]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[26]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[27]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[27]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[28]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[28]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[29]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[29]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[2]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[2]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[30]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[30]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[31]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[31]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[32]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[32]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[3]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[3]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[4]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[4]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[5]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[5]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[6]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[6]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[7]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[7]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[8]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[8]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[9]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[9]" in src/AHB.v(20)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[0]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[1]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[2]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[3]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[4]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[5]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[6]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[7]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in src/UART.v(320)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model UART
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7088/744 useful/useless nets, 6737/410 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 1211 distributor mux.
SYN-1016 : Merged 2968 instances.
SYN-1015 : Optimize round 1, 6325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5566/1641 useful/useless nets, 5215/1859 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uUART/uart_byte_tx/reg1_b0
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2097 better
SYN-1014 : Optimize round 3
SYN-1032 : 5556/2 useful/useless nets, 5205/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.909973s wall, 3.229221s user + 0.078001s system = 3.307221s CPU (113.7%)

RUN-1004 : used memory is 492 MB, reserved memory is 500 MB, peak memory is 676 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         3787
  #and               1250
  #nand                 0
  #or                 766
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 93
  #bufif1               0
  #MX21                72
  #FADD                 0
  #DFF               1606
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              53
#MACRO_MUX           1063

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2180   |1606   |70     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 17 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.245326s wall, 1.216808s user + 0.062400s system = 1.279208s CPU (102.7%)

RUN-1004 : used memory is 494 MB, reserved memory is 502 MB, peak memory is 676 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5641/57 useful/useless nets, 5324/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6525/0 useful/useless nets, 6209/0 useful/useless insts
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 612 better
SYN-2501 : Optimize round 2
SYN-1032 : 6441/0 useful/useless nets, 6125/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 7366/0 useful/useless nets, 7050/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 27292, tnet num: 7373, tinst num: 7040, tnode num: 48937, tedge num: 50298.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7373 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1447 (4.10), #lev = 7 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1425 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.25 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4731 instances into 1425 LUTs, name keeping = 46%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4049/0 useful/useless nets, 3733/0 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     uUART/reg2_b3
SYN-1002 :     uUART/reg2_b4
SYN-1002 :     uUART/reg2_b5
SYN-1002 :     uUART/reg2_b6
SYN-1002 :     uUART/reg2_b7
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 4039/0 useful/useless nets, 3723/5 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1599 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1425 LUT to BLE ...
SYN-4008 : Packed 1425 LUT and 533 SEQ to BLE.
SYN-4003 : Packing 1066 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1066 nodes)...
SYN-4004 : #1: Packed 382 SEQ (30231 nodes)...
SYN-4004 : #2: Packed 651 SEQ (231076 nodes)...
SYN-4004 : #3: Packed 732 SEQ (195616 nodes)...
SYN-4004 : #4: Packed 767 SEQ (146699 nodes)...
SYN-4004 : #5: Packed 798 SEQ (190204 nodes)...
SYN-4004 : #6: Packed 900 SEQ (139947 nodes)...
SYN-4004 : #7: Packed 915 SEQ (49147 nodes)...
SYN-4004 : #8: Packed 921 SEQ (6084 nodes)...
SYN-4004 : #9: Packed 921 SEQ (1378 nodes)...
SYN-4004 : #10: Packed 921 SEQ (0 nodes)...
SYN-4005 : Packed 921 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 1066 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1570/2078 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1984  |1839  |1599  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.024190s wall, 13.962089s user + 0.062400s system = 14.024490s CPU (100.0%)

RUN-1004 : used memory is 547 MB, reserved memory is 551 MB, peak memory is 676 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 18 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.813690s wall, 1.778411s user + 0.046800s system = 1.825212s CPU (100.6%)

RUN-1004 : used memory is 547 MB, reserved memory is 551 MB, peak memory is 676 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n1333' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n1334' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n1344' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n1345' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n1346' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n1347' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n1348' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n1349' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n1350' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n1351' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n1352' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n1343' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n1353' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n1354' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n1355' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n1356' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n1342' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n1341' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n1340' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n1339' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n1338' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n1337' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n1336' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n1335' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n1357' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n1358' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n1368' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n1369' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n1370' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n1371' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n1372' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n1373' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n1374' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n1375' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n1376' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n1367' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n1377' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n1378' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n1379' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n1380' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n1366' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n1365' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n1364' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n1363' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n1362' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n1361' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n1360' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n1359' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[0] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[12] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[15] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[16] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[17] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[18] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[19] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[1] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[20] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[21] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[22] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[23] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[24] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[25] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[26] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[27] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[28] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[29] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[30] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[31] useless
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1117 instances, 1011 slices, 17 macros(119 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.549253s wall, 0.546003s user + 0.015600s system = 0.561604s CPU (102.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 449903
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%, beta_incr = 0.729196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1441): len = 287787, overlap = 19
PHY-3002 : Step(1442): len = 216858, overlap = 57
PHY-3002 : Step(1443): len = 181639, overlap = 84.25
PHY-3002 : Step(1444): len = 153216, overlap = 99.25
PHY-3002 : Step(1445): len = 131149, overlap = 113.5
PHY-3002 : Step(1446): len = 112512, overlap = 125.75
PHY-3002 : Step(1447): len = 93059.9, overlap = 138.75
PHY-3002 : Step(1448): len = 74988, overlap = 153.5
PHY-3002 : Step(1449): len = 64798.8, overlap = 162.25
PHY-3002 : Step(1450): len = 54655.3, overlap = 175.5
PHY-3002 : Step(1451): len = 44339.6, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.51279e-06
PHY-3002 : Step(1452): len = 44075.5, overlap = 186
PHY-3002 : Step(1453): len = 44758.2, overlap = 186.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65298e-06
PHY-3002 : Step(1454): len = 46155.8, overlap = 184.25
PHY-3002 : Step(1455): len = 62126.7, overlap = 157.5
PHY-3002 : Step(1456): len = 73108.7, overlap = 147
PHY-3002 : Step(1457): len = 72906.8, overlap = 146.25
PHY-3002 : Step(1458): len = 74629.1, overlap = 138.75
PHY-3002 : Step(1459): len = 77219.9, overlap = 127.25
PHY-3002 : Step(1460): len = 75812.8, overlap = 123
PHY-3002 : Step(1461): len = 75875.1, overlap = 123
PHY-3002 : Step(1462): len = 75687.9, overlap = 121.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.30596e-06
PHY-3002 : Step(1463): len = 79844.1, overlap = 118
PHY-3002 : Step(1464): len = 88188.8, overlap = 103.75
PHY-3002 : Step(1465): len = 86987, overlap = 103.75
PHY-3002 : Step(1466): len = 87607.9, overlap = 104.75
PHY-3002 : Step(1467): len = 88423.5, overlap = 104
PHY-3002 : Step(1468): len = 89407, overlap = 103
PHY-3002 : Step(1469): len = 89318.3, overlap = 97
PHY-3002 : Step(1470): len = 89364.5, overlap = 92.75
PHY-3002 : Step(1471): len = 89589.8, overlap = 92.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.86119e-05
PHY-3002 : Step(1472): len = 93666.5, overlap = 85.75
PHY-3002 : Step(1473): len = 101391, overlap = 69.5
PHY-3002 : Step(1474): len = 100927, overlap = 69
PHY-3002 : Step(1475): len = 101352, overlap = 69
PHY-3002 : Step(1476): len = 101891, overlap = 67.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.72238e-05
PHY-3002 : Step(1477): len = 110415, overlap = 50.75
PHY-3002 : Step(1478): len = 115413, overlap = 38.5
PHY-3002 : Step(1479): len = 116582, overlap = 32.75
PHY-3002 : Step(1480): len = 118195, overlap = 34.5
PHY-3002 : Step(1481): len = 119994, overlap = 34.75
PHY-3002 : Step(1482): len = 120920, overlap = 34.25
PHY-3002 : Step(1483): len = 120265, overlap = 33.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.44477e-05
PHY-3002 : Step(1484): len = 125897, overlap = 26.5
PHY-3002 : Step(1485): len = 128952, overlap = 23
PHY-3002 : Step(1486): len = 130187, overlap = 22.75
PHY-3002 : Step(1487): len = 131326, overlap = 21.25
PHY-3002 : Step(1488): len = 131291, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000148895
PHY-3002 : Step(1489): len = 136792, overlap = 15.75
PHY-3002 : Step(1490): len = 139664, overlap = 14.25
PHY-3002 : Step(1491): len = 141497, overlap = 13.75
PHY-3002 : Step(1492): len = 142391, overlap = 10.5
PHY-3002 : Step(1493): len = 142988, overlap = 9.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000297791
PHY-3002 : Step(1494): len = 146923, overlap = 10.5
PHY-3002 : Step(1495): len = 148529, overlap = 9.25
PHY-3002 : Step(1496): len = 149958, overlap = 8.5
PHY-3002 : Step(1497): len = 150263, overlap = 7.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000595581
PHY-3002 : Step(1498): len = 153926, overlap = 6.25
PHY-3002 : Step(1499): len = 155663, overlap = 5.5
PHY-3002 : Step(1500): len = 157800, overlap = 3.25
PHY-3002 : Step(1501): len = 157749, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002374s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.505016s wall, 0.499203s user + 0.000000s system = 0.499203s CPU (98.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.385333s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (101.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.18338e-05
PHY-3002 : Step(1502): len = 150003, overlap = 17.5
PHY-3002 : Step(1503): len = 142574, overlap = 22.75
PHY-3002 : Step(1504): len = 138881, overlap = 30.25
PHY-3002 : Step(1505): len = 135714, overlap = 35.75
PHY-3002 : Step(1506): len = 133511, overlap = 40.5
PHY-3002 : Step(1507): len = 132491, overlap = 40
PHY-3002 : Step(1508): len = 132599, overlap = 37.75
PHY-3002 : Step(1509): len = 133274, overlap = 38.5
PHY-3002 : Step(1510): len = 135016, overlap = 37
PHY-3002 : Step(1511): len = 136042, overlap = 34.75
PHY-3002 : Step(1512): len = 136332, overlap = 37.5
PHY-3002 : Step(1513): len = 136761, overlap = 37.5
PHY-3002 : Step(1514): len = 136999, overlap = 37.75
PHY-3002 : Step(1515): len = 137121, overlap = 36.5
PHY-3002 : Step(1516): len = 137170, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143668
PHY-3002 : Step(1517): len = 146033, overlap = 28.75
PHY-3002 : Step(1518): len = 147996, overlap = 28.25
PHY-3002 : Step(1519): len = 149388, overlap = 27.25
PHY-3002 : Step(1520): len = 151418, overlap = 26.25
PHY-3002 : Step(1521): len = 151977, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287335
PHY-3002 : Step(1522): len = 158480, overlap = 20
PHY-3002 : Step(1523): len = 160716, overlap = 18
PHY-3002 : Step(1524): len = 163551, overlap = 16.25
PHY-3002 : Step(1525): len = 165765, overlap = 14.5
PHY-3002 : Step(1526): len = 165092, overlap = 12.75
PHY-3002 : Step(1527): len = 163781, overlap = 12.75
PHY-3002 : Step(1528): len = 163376, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000565242
PHY-3002 : Step(1529): len = 169160, overlap = 10.25
PHY-3002 : Step(1530): len = 170400, overlap = 11.25
PHY-3002 : Step(1531): len = 171998, overlap = 10.5
PHY-3002 : Step(1532): len = 172924, overlap = 10
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00113048
PHY-3002 : Step(1533): len = 176001, overlap = 8.25
PHY-3002 : Step(1534): len = 176679, overlap = 8.25
PHY-3002 : Step(1535): len = 177785, overlap = 9
PHY-3002 : Step(1536): len = 178455, overlap = 9.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00226097
PHY-3002 : Step(1537): len = 180256, overlap = 8.25
PHY-3002 : Step(1538): len = 180833, overlap = 7.5
PHY-3002 : Step(1539): len = 181599, overlap = 8
PHY-3002 : Step(1540): len = 182140, overlap = 8.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.482284s wall, 0.483603s user + 0.000000s system = 0.483603s CPU (100.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.388860s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000373135
PHY-3002 : Step(1541): len = 172165, overlap = 57.75
PHY-3002 : Step(1542): len = 165557, overlap = 50.25
PHY-3002 : Step(1543): len = 158460, overlap = 54.25
PHY-3002 : Step(1544): len = 154578, overlap = 57.25
PHY-3002 : Step(1545): len = 150638, overlap = 59
PHY-3002 : Step(1546): len = 147881, overlap = 57.25
PHY-3002 : Step(1547): len = 145061, overlap = 59.5
PHY-3002 : Step(1548): len = 142801, overlap = 63.75
PHY-3002 : Step(1549): len = 140983, overlap = 63.25
PHY-3002 : Step(1550): len = 139262, overlap = 65.25
PHY-3002 : Step(1551): len = 138232, overlap = 67
PHY-3002 : Step(1552): len = 137121, overlap = 65
PHY-3002 : Step(1553): len = 136487, overlap = 65
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000739587
PHY-3002 : Step(1554): len = 141130, overlap = 64.75
PHY-3002 : Step(1555): len = 143114, overlap = 59.5
PHY-3002 : Step(1556): len = 144521, overlap = 58.75
PHY-3002 : Step(1557): len = 146526, overlap = 53.5
PHY-3002 : Step(1558): len = 148377, overlap = 48.5
PHY-3002 : Step(1559): len = 149743, overlap = 48.75
PHY-3002 : Step(1560): len = 151090, overlap = 51.5
PHY-3002 : Step(1561): len = 151734, overlap = 53.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00144621
PHY-3002 : Step(1562): len = 154577, overlap = 53
PHY-3002 : Step(1563): len = 156235, overlap = 51.25
PHY-3002 : Step(1564): len = 157560, overlap = 49
PHY-3002 : Step(1565): len = 159079, overlap = 44.25
PHY-3002 : Step(1566): len = 160287, overlap = 46
PHY-3002 : Step(1567): len = 161626, overlap = 43
PHY-3002 : Step(1568): len = 162604, overlap = 40
PHY-3002 : Step(1569): len = 162989, overlap = 38.25
PHY-3002 : Step(1570): len = 163349, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00271447
PHY-3002 : Step(1571): len = 165003, overlap = 35.75
PHY-3002 : Step(1572): len = 165686, overlap = 35.75
PHY-3002 : Step(1573): len = 166338, overlap = 34.25
PHY-3002 : Step(1574): len = 167094, overlap = 35.25
PHY-3002 : Step(1575): len = 167880, overlap = 36.5
PHY-3002 : Step(1576): len = 168301, overlap = 37.5
PHY-3002 : Step(1577): len = 168928, overlap = 38
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00441939
PHY-3002 : Step(1578): len = 169480, overlap = 37.5
PHY-3002 : Step(1579): len = 170316, overlap = 36.5
PHY-3002 : Step(1580): len = 170812, overlap = 36
PHY-3002 : Step(1581): len = 171206, overlap = 33.25
PHY-3002 : Step(1582): len = 171566, overlap = 32.25
PHY-3002 : Step(1583): len = 171998, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.547833s wall, 0.405603s user + 0.296402s system = 0.702005s CPU (128.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 51%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.437955s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (99.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.389133s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000415685
PHY-3002 : Step(1584): len = 162416, overlap = 38.5
PHY-3002 : Step(1585): len = 159303, overlap = 38.25
PHY-3002 : Step(1586): len = 154782, overlap = 46.75
PHY-3002 : Step(1587): len = 152432, overlap = 45.25
PHY-3002 : Step(1588): len = 150515, overlap = 45.75
PHY-3002 : Step(1589): len = 148519, overlap = 46
PHY-3002 : Step(1590): len = 147195, overlap = 46.5
PHY-3002 : Step(1591): len = 146218, overlap = 47.75
PHY-3002 : Step(1592): len = 145435, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000824453
PHY-3002 : Step(1593): len = 148556, overlap = 47
PHY-3002 : Step(1594): len = 149790, overlap = 41.5
PHY-3002 : Step(1595): len = 150577, overlap = 41.25
PHY-3002 : Step(1596): len = 151648, overlap = 42
PHY-3002 : Step(1597): len = 152791, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156632
PHY-3002 : Step(1598): len = 155427, overlap = 35
PHY-3002 : Step(1599): len = 156785, overlap = 34.75
PHY-3002 : Step(1600): len = 157434, overlap = 32.25
PHY-3002 : Step(1601): len = 158455, overlap = 33.25
PHY-3002 : Step(1602): len = 159552, overlap = 33
PHY-3002 : Step(1603): len = 160384, overlap = 34
PHY-3002 : Step(1604): len = 161092, overlap = 33.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00282023
PHY-3002 : Step(1605): len = 162239, overlap = 31.5
PHY-3002 : Step(1606): len = 163452, overlap = 33
PHY-3002 : Step(1607): len = 164484, overlap = 31
PHY-3002 : Step(1608): len = 165375, overlap = 31.25
PHY-3002 : Step(1609): len = 166012, overlap = 30
PHY-3002 : Step(1610): len = 166617, overlap = 28.5
PHY-3002 : Step(1611): len = 167393, overlap = 29.25
PHY-3002 : Step(1612): len = 168075, overlap = 26.25
PHY-3002 : Step(1613): len = 168464, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00511252
PHY-3002 : Step(1614): len = 169647, overlap = 26
PHY-3002 : Step(1615): len = 170174, overlap = 24.25
PHY-3002 : Step(1616): len = 170768, overlap = 24.25
PHY-3002 : Step(1617): len = 171423, overlap = 23.25
PHY-3002 : Step(1618): len = 171884, overlap = 23.25
PHY-3002 : Step(1619): len = 172214, overlap = 24.25
PHY-3002 : Step(1620): len = 172872, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023064s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (67.6%)

PHY-3001 : Legalized: Len = 173999, Over = 0
PHY-3001 : Final: Len = 173999, Over = 0
RUN-1003 : finish command "place" in  14.388732s wall, 20.436131s user + 1.700411s system = 22.136542s CPU (153.8%)

RUN-1004 : used memory is 549 MB, reserved memory is 553 MB, peak memory is 676 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1090 to 863
PHY-1001 : Pin misalignment score is improved from 863 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 304 to 37
PHY-1001 : Pin misalignment score is improved from 867 to 850
PHY-1001 : Pin misalignment score is improved from 850 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 81 to 37
PHY-1001 : End pin swap;  1.058768s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (100.2%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 214496, over cnt = 523(6%), over = 844, worst = 7
PHY-1002 : len = 216464, over cnt = 272(3%), over = 359, worst = 4
PHY-1002 : len = 217872, over cnt = 218(2%), over = 254, worst = 4
PHY-1002 : len = 221352, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 222120, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 222400, over cnt = 9(0%), over = 9, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.894981s wall, 1.840812s user + 0.046800s system = 1.887612s CPU (99.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.043098s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (108.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000067s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 459016, over cnt = 135(0%), over = 136, worst = 2
PHY-1001 : End Routed; 17.794382s wall, 20.514132s user + 0.234002s system = 20.748133s CPU (116.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 454264, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 1.478001s wall, 1.482009s user + 0.000000s system = 1.482009s CPU (100.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 453912, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.320338s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (97.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 453872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 453872
PHY-1001 : End DR Iter 3; 0.045317s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (103.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  23.620429s wall, 26.301769s user + 0.265202s system = 26.566970s CPU (112.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  26.693204s wall, 29.343788s user + 0.312002s system = 29.655790s CPU (111.1%)

RUN-1004 : used memory is 559 MB, reserved memory is 561 MB, peak memory is 676 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.904228s wall, 1.840812s user + 0.046800s system = 1.887612s CPU (99.1%)

RUN-1004 : used memory is 559 MB, reserved memory is 561 MB, peak memory is 676 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.184652s wall, 2.090413s user + 0.046800s system = 2.137214s CPU (97.8%)

RUN-1004 : used memory is 598 MB, reserved memory is 600 MB, peak memory is 676 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1119
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3055, pip num: 31559
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 920 valid insts, and 81916 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  9.524723s wall, 18.127316s user + 0.031200s system = 18.158516s CPU (190.6%)

RUN-1004 : used memory is 604 MB, reserved memory is 606 MB, peak memory is 676 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit" in  1.021565s wall, 0.982806s user + 0.015600s system = 0.998406s CPU (97.7%)

RUN-1004 : used memory is 633 MB, reserved memory is 633 MB, peak memory is 676 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.357452s wall, 0.140401s user + 0.062400s system = 0.202801s CPU (14.9%)

RUN-1004 : used memory is 637 MB, reserved memory is 636 MB, peak memory is 676 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.940121s wall, 1.185608s user + 0.140401s system = 1.326008s CPU (45.1%)

RUN-1004 : used memory is 626 MB, reserved memory is 626 MB, peak memory is 676 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.326788s wall, 1.216808s user + 0.109201s system = 1.326008s CPU (99.9%)

RUN-1004 : used memory is 687 MB, reserved memory is 686 MB, peak memory is 690 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.030559s wall, 2.870418s user + 0.624004s system = 3.494422s CPU (12.9%)

RUN-1004 : used memory is 688 MB, reserved memory is 688 MB, peak memory is 691 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.865505s wall, 0.468003s user + 0.374402s system = 0.842405s CPU (12.3%)

RUN-1004 : used memory is 670 MB, reserved memory is 669 MB, peak memory is 691 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.035559s wall, 5.023232s user + 1.170008s system = 6.193240s CPU (17.2%)

RUN-1004 : used memory is 660 MB, reserved memory is 659 MB, peak memory is 691 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'pnumcnt2' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(179)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module UART in src/UART.v(1)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: net 'frame_length[7]' does not have a driver in src/UART.v(266)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(41)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(178)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(36)
HDL-5007 WARNING: input port 'pnumcnt2[23]' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "UART"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[0]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[0]"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[0]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[0]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[10]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[10]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[11]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[11]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[12]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[12]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[13]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[13]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[14]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[14]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[15]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[15]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[16]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[16]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[17]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[17]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[18]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[18]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[19]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[19]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[1]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[1]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[20]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[20]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[21]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[21]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[22]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[22]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[23]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[23]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[24]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[24]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[25]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[25]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[26]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[26]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[27]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[27]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[28]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[28]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[29]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[29]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[2]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[2]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[30]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[30]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[31]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[31]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[32]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[32]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[3]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[3]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[4]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[4]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[5]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[5]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[6]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[6]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[7]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[7]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[8]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[8]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[9]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[9]" in src/AHB.v(20)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[0]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[1]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[2]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[3]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[4]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[5]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[6]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[7]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in src/UART.v(320)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model UART
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7088/744 useful/useless nets, 6737/410 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 1211 distributor mux.
SYN-1016 : Merged 2968 instances.
SYN-1015 : Optimize round 1, 6325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5566/1641 useful/useless nets, 5215/1859 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uUART/uart_byte_tx/reg1_b0
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2097 better
SYN-1014 : Optimize round 3
SYN-1032 : 5556/2 useful/useless nets, 5205/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.982556s wall, 3.166820s user + 0.093601s system = 3.260421s CPU (109.3%)

RUN-1004 : used memory is 501 MB, reserved memory is 513 MB, peak memory is 691 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         3787
  #and               1250
  #nand                 0
  #or                 766
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 93
  #bufif1               0
  #MX21                72
  #FADD                 0
  #DFF               1606
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              53
#MACRO_MUX           1063

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2180   |1606   |70     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 19 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.221050s wall, 1.201208s user + 0.046800s system = 1.248008s CPU (102.2%)

RUN-1004 : used memory is 503 MB, reserved memory is 514 MB, peak memory is 691 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5641/57 useful/useless nets, 5324/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6525/0 useful/useless nets, 6209/0 useful/useless insts
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 612 better
SYN-2501 : Optimize round 2
SYN-1032 : 6441/0 useful/useless nets, 6125/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 7366/0 useful/useless nets, 7050/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 27292, tnet num: 7373, tinst num: 7040, tnode num: 48937, tedge num: 50298.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7373 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1447 (4.10), #lev = 7 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1425 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.25 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4731 instances into 1425 LUTs, name keeping = 46%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4049/0 useful/useless nets, 3733/0 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     uUART/reg2_b3
SYN-1002 :     uUART/reg2_b4
SYN-1002 :     uUART/reg2_b5
SYN-1002 :     uUART/reg2_b6
SYN-1002 :     uUART/reg2_b7
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 4039/0 useful/useless nets, 3723/5 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1599 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1425 LUT to BLE ...
SYN-4008 : Packed 1425 LUT and 533 SEQ to BLE.
SYN-4003 : Packing 1066 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1066 nodes)...
SYN-4004 : #1: Packed 382 SEQ (30231 nodes)...
SYN-4004 : #2: Packed 651 SEQ (231076 nodes)...
SYN-4004 : #3: Packed 732 SEQ (195616 nodes)...
SYN-4004 : #4: Packed 767 SEQ (146699 nodes)...
SYN-4004 : #5: Packed 798 SEQ (190204 nodes)...
SYN-4004 : #6: Packed 900 SEQ (139947 nodes)...
SYN-4004 : #7: Packed 915 SEQ (49147 nodes)...
SYN-4004 : #8: Packed 921 SEQ (6084 nodes)...
SYN-4004 : #9: Packed 921 SEQ (1378 nodes)...
SYN-4004 : #10: Packed 921 SEQ (0 nodes)...
SYN-4005 : Packed 921 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 1066 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1570/2078 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1984  |1839  |1599  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.074671s wall, 13.915289s user + 0.202801s system = 14.118090s CPU (100.3%)

RUN-1004 : used memory is 580 MB, reserved memory is 586 MB, peak memory is 691 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 20 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.801581s wall, 1.684811s user + 0.109201s system = 1.794012s CPU (99.6%)

RUN-1004 : used memory is 581 MB, reserved memory is 586 MB, peak memory is 691 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n1333' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n1334' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n1344' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n1345' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n1346' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n1347' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n1348' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n1349' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n1350' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n1351' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n1352' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n1343' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n1353' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n1354' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n1355' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n1356' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n1342' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n1341' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n1340' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n1339' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n1338' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n1337' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n1336' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n1335' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n1357' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n1358' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n1368' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n1369' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n1370' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n1371' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n1372' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n1373' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n1374' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n1375' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n1376' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n1367' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n1377' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n1378' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n1379' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n1380' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n1366' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n1365' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n1364' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n1363' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n1362' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n1361' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n1360' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n1359' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[0] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[12] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[15] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[16] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[17] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[18] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[19] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[1] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[20] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[21] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[22] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[23] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[24] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[25] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[26] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[27] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[28] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[29] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[30] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[31] useless
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1117 instances, 1011 slices, 17 macros(119 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.558287s wall, 0.592804s user + 0.000000s system = 0.592804s CPU (106.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 449903
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%, beta_incr = 0.729196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1621): len = 287787, overlap = 19
PHY-3002 : Step(1622): len = 216858, overlap = 57
PHY-3002 : Step(1623): len = 181639, overlap = 84.25
PHY-3002 : Step(1624): len = 153216, overlap = 99.25
PHY-3002 : Step(1625): len = 131149, overlap = 113.5
PHY-3002 : Step(1626): len = 112512, overlap = 125.75
PHY-3002 : Step(1627): len = 93059.9, overlap = 138.75
PHY-3002 : Step(1628): len = 74988, overlap = 153.5
PHY-3002 : Step(1629): len = 64798.8, overlap = 162.25
PHY-3002 : Step(1630): len = 54655.3, overlap = 175.5
PHY-3002 : Step(1631): len = 44339.6, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.51279e-06
PHY-3002 : Step(1632): len = 44075.5, overlap = 186
PHY-3002 : Step(1633): len = 44758.2, overlap = 186.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65298e-06
PHY-3002 : Step(1634): len = 46155.8, overlap = 184.25
PHY-3002 : Step(1635): len = 62126.7, overlap = 157.5
PHY-3002 : Step(1636): len = 73108.7, overlap = 147
PHY-3002 : Step(1637): len = 72906.8, overlap = 146.25
PHY-3002 : Step(1638): len = 74629.1, overlap = 138.75
PHY-3002 : Step(1639): len = 77219.9, overlap = 127.25
PHY-3002 : Step(1640): len = 75812.8, overlap = 123
PHY-3002 : Step(1641): len = 75875.1, overlap = 123
PHY-3002 : Step(1642): len = 75687.9, overlap = 121.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.30596e-06
PHY-3002 : Step(1643): len = 79844.1, overlap = 118
PHY-3002 : Step(1644): len = 88188.8, overlap = 103.75
PHY-3002 : Step(1645): len = 86987, overlap = 103.75
PHY-3002 : Step(1646): len = 87607.9, overlap = 104.75
PHY-3002 : Step(1647): len = 88423.5, overlap = 104
PHY-3002 : Step(1648): len = 89407, overlap = 103
PHY-3002 : Step(1649): len = 89318.3, overlap = 97
PHY-3002 : Step(1650): len = 89364.5, overlap = 92.75
PHY-3002 : Step(1651): len = 89589.8, overlap = 92.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.86119e-05
PHY-3002 : Step(1652): len = 93666.5, overlap = 85.75
PHY-3002 : Step(1653): len = 101391, overlap = 69.5
PHY-3002 : Step(1654): len = 100927, overlap = 69
PHY-3002 : Step(1655): len = 101352, overlap = 69
PHY-3002 : Step(1656): len = 101891, overlap = 67.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.72238e-05
PHY-3002 : Step(1657): len = 110415, overlap = 50.75
PHY-3002 : Step(1658): len = 115413, overlap = 38.5
PHY-3002 : Step(1659): len = 116582, overlap = 32.75
PHY-3002 : Step(1660): len = 118195, overlap = 34.5
PHY-3002 : Step(1661): len = 119994, overlap = 34.75
PHY-3002 : Step(1662): len = 120920, overlap = 34.25
PHY-3002 : Step(1663): len = 120265, overlap = 33.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.44477e-05
PHY-3002 : Step(1664): len = 125897, overlap = 26.5
PHY-3002 : Step(1665): len = 128952, overlap = 23
PHY-3002 : Step(1666): len = 130187, overlap = 22.75
PHY-3002 : Step(1667): len = 131326, overlap = 21.25
PHY-3002 : Step(1668): len = 131291, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000148895
PHY-3002 : Step(1669): len = 136792, overlap = 15.75
PHY-3002 : Step(1670): len = 139664, overlap = 14.25
PHY-3002 : Step(1671): len = 141497, overlap = 13.75
PHY-3002 : Step(1672): len = 142391, overlap = 10.5
PHY-3002 : Step(1673): len = 142988, overlap = 9.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000297791
PHY-3002 : Step(1674): len = 146923, overlap = 10.5
PHY-3002 : Step(1675): len = 148529, overlap = 9.25
PHY-3002 : Step(1676): len = 149958, overlap = 8.5
PHY-3002 : Step(1677): len = 150263, overlap = 7.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000595581
PHY-3002 : Step(1678): len = 153926, overlap = 6.25
PHY-3002 : Step(1679): len = 155663, overlap = 5.5
PHY-3002 : Step(1680): len = 157800, overlap = 3.25
PHY-3002 : Step(1681): len = 157749, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003253s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.448609s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (104.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.365529s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (106.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.18338e-05
PHY-3002 : Step(1682): len = 150003, overlap = 17.5
PHY-3002 : Step(1683): len = 142574, overlap = 22.75
PHY-3002 : Step(1684): len = 138881, overlap = 30.25
PHY-3002 : Step(1685): len = 135714, overlap = 35.75
PHY-3002 : Step(1686): len = 133511, overlap = 40.5
PHY-3002 : Step(1687): len = 132491, overlap = 40
PHY-3002 : Step(1688): len = 132599, overlap = 37.75
PHY-3002 : Step(1689): len = 133274, overlap = 38.5
PHY-3002 : Step(1690): len = 135016, overlap = 37
PHY-3002 : Step(1691): len = 136042, overlap = 34.75
PHY-3002 : Step(1692): len = 136332, overlap = 37.5
PHY-3002 : Step(1693): len = 136761, overlap = 37.5
PHY-3002 : Step(1694): len = 136999, overlap = 37.75
PHY-3002 : Step(1695): len = 137121, overlap = 36.5
PHY-3002 : Step(1696): len = 137170, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143668
PHY-3002 : Step(1697): len = 146033, overlap = 28.75
PHY-3002 : Step(1698): len = 147996, overlap = 28.25
PHY-3002 : Step(1699): len = 149388, overlap = 27.25
PHY-3002 : Step(1700): len = 151418, overlap = 26.25
PHY-3002 : Step(1701): len = 151977, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287335
PHY-3002 : Step(1702): len = 158480, overlap = 20
PHY-3002 : Step(1703): len = 160716, overlap = 18
PHY-3002 : Step(1704): len = 163551, overlap = 16.25
PHY-3002 : Step(1705): len = 165765, overlap = 14.5
PHY-3002 : Step(1706): len = 165092, overlap = 12.75
PHY-3002 : Step(1707): len = 163781, overlap = 12.75
PHY-3002 : Step(1708): len = 163376, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000565242
PHY-3002 : Step(1709): len = 169160, overlap = 10.25
PHY-3002 : Step(1710): len = 170400, overlap = 11.25
PHY-3002 : Step(1711): len = 171998, overlap = 10.5
PHY-3002 : Step(1712): len = 172924, overlap = 10
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00113048
PHY-3002 : Step(1713): len = 176001, overlap = 8.25
PHY-3002 : Step(1714): len = 176679, overlap = 8.25
PHY-3002 : Step(1715): len = 177785, overlap = 9
PHY-3002 : Step(1716): len = 178455, overlap = 9.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00226097
PHY-3002 : Step(1717): len = 180256, overlap = 8.25
PHY-3002 : Step(1718): len = 180833, overlap = 7.5
PHY-3002 : Step(1719): len = 181599, overlap = 8
PHY-3002 : Step(1720): len = 182140, overlap = 8.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.426582s wall, 0.421203s user + 0.000000s system = 0.421203s CPU (98.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.365353s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (102.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000373135
PHY-3002 : Step(1721): len = 172165, overlap = 57.75
PHY-3002 : Step(1722): len = 165557, overlap = 50.25
PHY-3002 : Step(1723): len = 158460, overlap = 54.25
PHY-3002 : Step(1724): len = 154578, overlap = 57.25
PHY-3002 : Step(1725): len = 150638, overlap = 59
PHY-3002 : Step(1726): len = 147881, overlap = 57.25
PHY-3002 : Step(1727): len = 145061, overlap = 59.5
PHY-3002 : Step(1728): len = 142801, overlap = 63.75
PHY-3002 : Step(1729): len = 140983, overlap = 63.25
PHY-3002 : Step(1730): len = 139262, overlap = 65.25
PHY-3002 : Step(1731): len = 138232, overlap = 67
PHY-3002 : Step(1732): len = 137121, overlap = 65
PHY-3002 : Step(1733): len = 136487, overlap = 65
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000739587
PHY-3002 : Step(1734): len = 141130, overlap = 64.75
PHY-3002 : Step(1735): len = 143114, overlap = 59.5
PHY-3002 : Step(1736): len = 144521, overlap = 58.75
PHY-3002 : Step(1737): len = 146526, overlap = 53.5
PHY-3002 : Step(1738): len = 148377, overlap = 48.5
PHY-3002 : Step(1739): len = 149743, overlap = 48.75
PHY-3002 : Step(1740): len = 151090, overlap = 51.5
PHY-3002 : Step(1741): len = 151734, overlap = 53.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00144621
PHY-3002 : Step(1742): len = 154577, overlap = 53
PHY-3002 : Step(1743): len = 156235, overlap = 51.25
PHY-3002 : Step(1744): len = 157560, overlap = 49
PHY-3002 : Step(1745): len = 159079, overlap = 44.25
PHY-3002 : Step(1746): len = 160287, overlap = 46
PHY-3002 : Step(1747): len = 161626, overlap = 43
PHY-3002 : Step(1748): len = 162604, overlap = 40
PHY-3002 : Step(1749): len = 162989, overlap = 38.25
PHY-3002 : Step(1750): len = 163349, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00271447
PHY-3002 : Step(1751): len = 165003, overlap = 35.75
PHY-3002 : Step(1752): len = 165686, overlap = 35.75
PHY-3002 : Step(1753): len = 166338, overlap = 34.25
PHY-3002 : Step(1754): len = 167094, overlap = 35.25
PHY-3002 : Step(1755): len = 167880, overlap = 36.5
PHY-3002 : Step(1756): len = 168301, overlap = 37.5
PHY-3002 : Step(1757): len = 168928, overlap = 38
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00441939
PHY-3002 : Step(1758): len = 169480, overlap = 37.5
PHY-3002 : Step(1759): len = 170316, overlap = 36.5
PHY-3002 : Step(1760): len = 170812, overlap = 36
PHY-3002 : Step(1761): len = 171206, overlap = 33.25
PHY-3002 : Step(1762): len = 171566, overlap = 32.25
PHY-3002 : Step(1763): len = 171998, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.552747s wall, 0.421203s user + 0.249602s system = 0.670804s CPU (121.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 51%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.395561s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (98.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.368952s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (101.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000415685
PHY-3002 : Step(1764): len = 162416, overlap = 38.5
PHY-3002 : Step(1765): len = 159303, overlap = 38.25
PHY-3002 : Step(1766): len = 154782, overlap = 46.75
PHY-3002 : Step(1767): len = 152432, overlap = 45.25
PHY-3002 : Step(1768): len = 150515, overlap = 45.75
PHY-3002 : Step(1769): len = 148519, overlap = 46
PHY-3002 : Step(1770): len = 147195, overlap = 46.5
PHY-3002 : Step(1771): len = 146218, overlap = 47.75
PHY-3002 : Step(1772): len = 145435, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000824453
PHY-3002 : Step(1773): len = 148556, overlap = 47
PHY-3002 : Step(1774): len = 149790, overlap = 41.5
PHY-3002 : Step(1775): len = 150577, overlap = 41.25
PHY-3002 : Step(1776): len = 151648, overlap = 42
PHY-3002 : Step(1777): len = 152791, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156632
PHY-3002 : Step(1778): len = 155427, overlap = 35
PHY-3002 : Step(1779): len = 156785, overlap = 34.75
PHY-3002 : Step(1780): len = 157434, overlap = 32.25
PHY-3002 : Step(1781): len = 158455, overlap = 33.25
PHY-3002 : Step(1782): len = 159552, overlap = 33
PHY-3002 : Step(1783): len = 160384, overlap = 34
PHY-3002 : Step(1784): len = 161092, overlap = 33.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00282023
PHY-3002 : Step(1785): len = 162239, overlap = 31.5
PHY-3002 : Step(1786): len = 163452, overlap = 33
PHY-3002 : Step(1787): len = 164484, overlap = 31
PHY-3002 : Step(1788): len = 165375, overlap = 31.25
PHY-3002 : Step(1789): len = 166012, overlap = 30
PHY-3002 : Step(1790): len = 166617, overlap = 28.5
PHY-3002 : Step(1791): len = 167393, overlap = 29.25
PHY-3002 : Step(1792): len = 168075, overlap = 26.25
PHY-3002 : Step(1793): len = 168464, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00511252
PHY-3002 : Step(1794): len = 169647, overlap = 26
PHY-3002 : Step(1795): len = 170174, overlap = 24.25
PHY-3002 : Step(1796): len = 170768, overlap = 24.25
PHY-3002 : Step(1797): len = 171423, overlap = 23.25
PHY-3002 : Step(1798): len = 171884, overlap = 23.25
PHY-3002 : Step(1799): len = 172214, overlap = 24.25
PHY-3002 : Step(1800): len = 172872, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023038s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (67.7%)

PHY-3001 : Legalized: Len = 173999, Over = 0
PHY-3001 : Final: Len = 173999, Over = 0
RUN-1003 : finish command "place" in  14.132985s wall, 20.077329s user + 1.388409s system = 21.465738s CPU (151.9%)

RUN-1004 : used memory is 581 MB, reserved memory is 586 MB, peak memory is 691 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1090 to 863
PHY-1001 : Pin misalignment score is improved from 863 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 304 to 37
PHY-1001 : Pin misalignment score is improved from 867 to 850
PHY-1001 : Pin misalignment score is improved from 850 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 81 to 37
PHY-1001 : End pin swap;  1.049037s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (101.1%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 214496, over cnt = 523(6%), over = 844, worst = 7
PHY-1002 : len = 216464, over cnt = 272(3%), over = 359, worst = 4
PHY-1002 : len = 217872, over cnt = 218(2%), over = 254, worst = 4
PHY-1002 : len = 221352, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 222120, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 222400, over cnt = 9(0%), over = 9, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.821403s wall, 1.856412s user + 0.015600s system = 1.872012s CPU (102.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.042291s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (73.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000043s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 459016, over cnt = 135(0%), over = 136, worst = 2
PHY-1001 : End Routed; 17.633024s wall, 20.248930s user + 0.109201s system = 20.358131s CPU (115.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 454264, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 1.429596s wall, 1.435209s user + 0.000000s system = 1.435209s CPU (100.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 453912, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.316405s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (108.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 453872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 453872
PHY-1001 : End DR Iter 3; 0.044248s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (105.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  23.358513s wall, 25.958566s user + 0.171601s system = 26.130167s CPU (111.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  26.344901s wall, 29.000586s user + 0.187201s system = 29.187787s CPU (110.8%)

RUN-1004 : used memory is 601 MB, reserved memory is 606 MB, peak memory is 691 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.882420s wall, 1.794012s user + 0.124801s system = 1.918812s CPU (101.9%)

RUN-1004 : used memory is 601 MB, reserved memory is 606 MB, peak memory is 691 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.089554s wall, 2.074813s user + 0.000000s system = 2.074813s CPU (99.3%)

RUN-1004 : used memory is 632 MB, reserved memory is 637 MB, peak memory is 691 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1119
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3055, pip num: 31559
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 920 valid insts, and 81916 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  9.566615s wall, 18.236517s user + 0.015600s system = 18.252117s CPU (190.8%)

RUN-1004 : used memory is 641 MB, reserved memory is 646 MB, peak memory is 691 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.472242s wall, 1.326008s user + 0.124801s system = 1.450809s CPU (98.5%)

RUN-1004 : used memory is 728 MB, reserved memory is 732 MB, peak memory is 731 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.881246s wall, 2.808018s user + 0.374402s system = 3.182420s CPU (11.8%)

RUN-1004 : used memory is 730 MB, reserved memory is 734 MB, peak memory is 732 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.870044s wall, 0.343202s user + 0.078001s system = 0.421203s CPU (6.1%)

RUN-1004 : used memory is 724 MB, reserved memory is 728 MB, peak memory is 738 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.982342s wall, 4.992032s user + 0.639604s system = 5.631636s CPU (15.7%)

RUN-1004 : used memory is 714 MB, reserved memory is 717 MB, peak memory is 738 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'pnumcnt2' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(179)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module UART in src/UART.v(1)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: net 'frame_length[7]' does not have a driver in src/UART.v(266)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(41)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(178)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(36)
HDL-5007 WARNING: input port 'pnumcnt2[23]' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "UART"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[0]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[0]"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[0]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[0]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[10]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[10]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[11]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[11]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[12]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[12]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[13]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[13]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[14]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[14]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[15]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[15]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[16]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[16]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[17]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[17]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[18]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[18]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[19]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[19]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[1]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[1]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[20]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[20]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[21]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[21]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[22]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[22]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[23]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[23]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[24]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[24]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[25]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[25]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[26]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[26]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[27]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[27]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[28]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[28]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[29]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[29]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[2]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[2]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[30]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[30]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[31]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[31]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[32]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[32]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[3]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[3]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[4]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[4]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[5]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[5]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[6]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[6]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[7]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[7]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[8]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[8]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[9]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[9]" in src/AHB.v(20)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[0]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[1]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[2]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[3]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[4]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[5]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[6]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[7]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in src/UART.v(320)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model UART
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7088/744 useful/useless nets, 6737/410 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 1211 distributor mux.
SYN-1016 : Merged 2968 instances.
SYN-1015 : Optimize round 1, 6325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5566/1641 useful/useless nets, 5215/1859 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uUART/uart_byte_tx/reg1_b0
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2097 better
SYN-1014 : Optimize round 3
SYN-1032 : 5556/2 useful/useless nets, 5205/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.975177s wall, 3.151220s user + 0.078001s system = 3.229221s CPU (108.5%)

RUN-1004 : used memory is 504 MB, reserved memory is 546 MB, peak memory is 738 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         3787
  #and               1250
  #nand                 0
  #or                 766
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 93
  #bufif1               0
  #MX21                72
  #FADD                 0
  #DFF               1606
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              53
#MACRO_MUX           1063

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2180   |1606   |70     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 21 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.301853s wall, 1.279208s user + 0.031200s system = 1.310408s CPU (100.7%)

RUN-1004 : used memory is 510 MB, reserved memory is 548 MB, peak memory is 738 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5641/57 useful/useless nets, 5324/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6525/0 useful/useless nets, 6209/0 useful/useless insts
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 612 better
SYN-2501 : Optimize round 2
SYN-1032 : 6441/0 useful/useless nets, 6125/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 7366/0 useful/useless nets, 7050/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 27292, tnet num: 7373, tinst num: 7040, tnode num: 48937, tedge num: 50298.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7373 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1447 (4.10), #lev = 7 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1425 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.26 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4731 instances into 1425 LUTs, name keeping = 46%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4049/0 useful/useless nets, 3733/0 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     uUART/reg2_b3
SYN-1002 :     uUART/reg2_b4
SYN-1002 :     uUART/reg2_b5
SYN-1002 :     uUART/reg2_b6
SYN-1002 :     uUART/reg2_b7
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 4039/0 useful/useless nets, 3723/5 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1599 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1425 LUT to BLE ...
SYN-4008 : Packed 1425 LUT and 533 SEQ to BLE.
SYN-4003 : Packing 1066 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1066 nodes)...
SYN-4004 : #1: Packed 382 SEQ (30231 nodes)...
SYN-4004 : #2: Packed 651 SEQ (231076 nodes)...
SYN-4004 : #3: Packed 732 SEQ (195616 nodes)...
SYN-4004 : #4: Packed 767 SEQ (146699 nodes)...
SYN-4004 : #5: Packed 798 SEQ (190204 nodes)...
SYN-4004 : #6: Packed 900 SEQ (139947 nodes)...
SYN-4004 : #7: Packed 915 SEQ (49147 nodes)...
SYN-4004 : #8: Packed 921 SEQ (6084 nodes)...
SYN-4004 : #9: Packed 921 SEQ (1378 nodes)...
SYN-4004 : #10: Packed 921 SEQ (0 nodes)...
SYN-4005 : Packed 921 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 1066 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1570/2078 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1984  |1839  |1599  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.858954s wall, 14.586094s user + 0.078001s system = 14.664094s CPU (98.7%)

RUN-1004 : used memory is 577 MB, reserved memory is 618 MB, peak memory is 738 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 22 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.921052s wall, 1.825212s user + 0.062400s system = 1.887612s CPU (98.3%)

RUN-1004 : used memory is 578 MB, reserved memory is 618 MB, peak memory is 738 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n1333' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n1334' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n1344' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n1345' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n1346' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n1347' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n1348' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n1349' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n1350' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n1351' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n1352' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n1343' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n1353' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n1354' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n1355' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n1356' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n1342' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n1341' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n1340' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n1339' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n1338' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n1337' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n1336' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n1335' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n1357' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n1358' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n1368' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n1369' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n1370' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n1371' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n1372' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n1373' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n1374' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n1375' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n1376' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n1367' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n1377' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n1378' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n1379' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n1380' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n1366' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n1365' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n1364' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n1363' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n1362' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n1361' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n1360' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n1359' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[0] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[12] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[15] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[16] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[17] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[18] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[19] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[1] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[20] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[21] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[22] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[23] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[24] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[25] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[26] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[27] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[28] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[29] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[30] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[31] useless
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1117 instances, 1011 slices, 17 macros(119 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.597905s wall, 0.592804s user + 0.000000s system = 0.592804s CPU (99.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 449903
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%, beta_incr = 0.729196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1801): len = 287787, overlap = 19
PHY-3002 : Step(1802): len = 216858, overlap = 57
PHY-3002 : Step(1803): len = 181639, overlap = 84.25
PHY-3002 : Step(1804): len = 153216, overlap = 99.25
PHY-3002 : Step(1805): len = 131149, overlap = 113.5
PHY-3002 : Step(1806): len = 112512, overlap = 125.75
PHY-3002 : Step(1807): len = 93059.9, overlap = 138.75
PHY-3002 : Step(1808): len = 74988, overlap = 153.5
PHY-3002 : Step(1809): len = 64798.8, overlap = 162.25
PHY-3002 : Step(1810): len = 54655.3, overlap = 175.5
PHY-3002 : Step(1811): len = 44339.6, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.51279e-06
PHY-3002 : Step(1812): len = 44075.5, overlap = 186
PHY-3002 : Step(1813): len = 44758.2, overlap = 186.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65298e-06
PHY-3002 : Step(1814): len = 46155.8, overlap = 184.25
PHY-3002 : Step(1815): len = 62126.7, overlap = 157.5
PHY-3002 : Step(1816): len = 73108.7, overlap = 147
PHY-3002 : Step(1817): len = 72906.8, overlap = 146.25
PHY-3002 : Step(1818): len = 74629.1, overlap = 138.75
PHY-3002 : Step(1819): len = 77219.9, overlap = 127.25
PHY-3002 : Step(1820): len = 75812.8, overlap = 123
PHY-3002 : Step(1821): len = 75875.1, overlap = 123
PHY-3002 : Step(1822): len = 75687.9, overlap = 121.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.30596e-06
PHY-3002 : Step(1823): len = 79844.1, overlap = 118
PHY-3002 : Step(1824): len = 88188.8, overlap = 103.75
PHY-3002 : Step(1825): len = 86987, overlap = 103.75
PHY-3002 : Step(1826): len = 87607.9, overlap = 104.75
PHY-3002 : Step(1827): len = 88423.5, overlap = 104
PHY-3002 : Step(1828): len = 89407, overlap = 103
PHY-3002 : Step(1829): len = 89318.3, overlap = 97
PHY-3002 : Step(1830): len = 89364.5, overlap = 92.75
PHY-3002 : Step(1831): len = 89589.8, overlap = 92.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.86119e-05
PHY-3002 : Step(1832): len = 93666.5, overlap = 85.75
PHY-3002 : Step(1833): len = 101391, overlap = 69.5
PHY-3002 : Step(1834): len = 100927, overlap = 69
PHY-3002 : Step(1835): len = 101352, overlap = 69
PHY-3002 : Step(1836): len = 101891, overlap = 67.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.72238e-05
PHY-3002 : Step(1837): len = 110415, overlap = 50.75
PHY-3002 : Step(1838): len = 115413, overlap = 38.5
PHY-3002 : Step(1839): len = 116582, overlap = 32.75
PHY-3002 : Step(1840): len = 118195, overlap = 34.5
PHY-3002 : Step(1841): len = 119994, overlap = 34.75
PHY-3002 : Step(1842): len = 120920, overlap = 34.25
PHY-3002 : Step(1843): len = 120265, overlap = 33.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.44477e-05
PHY-3002 : Step(1844): len = 125897, overlap = 26.5
PHY-3002 : Step(1845): len = 128952, overlap = 23
PHY-3002 : Step(1846): len = 130187, overlap = 22.75
PHY-3002 : Step(1847): len = 131326, overlap = 21.25
PHY-3002 : Step(1848): len = 131291, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000148895
PHY-3002 : Step(1849): len = 136792, overlap = 15.75
PHY-3002 : Step(1850): len = 139664, overlap = 14.25
PHY-3002 : Step(1851): len = 141497, overlap = 13.75
PHY-3002 : Step(1852): len = 142391, overlap = 10.5
PHY-3002 : Step(1853): len = 142988, overlap = 9.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000297791
PHY-3002 : Step(1854): len = 146923, overlap = 10.5
PHY-3002 : Step(1855): len = 148529, overlap = 9.25
PHY-3002 : Step(1856): len = 149958, overlap = 8.5
PHY-3002 : Step(1857): len = 150263, overlap = 7.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000595581
PHY-3002 : Step(1858): len = 153926, overlap = 6.25
PHY-3002 : Step(1859): len = 155663, overlap = 5.5
PHY-3002 : Step(1860): len = 157800, overlap = 3.25
PHY-3002 : Step(1861): len = 157749, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002343s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.530466s wall, 0.499203s user + 0.000000s system = 0.499203s CPU (94.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.408687s wall, 0.405603s user + 0.015600s system = 0.421203s CPU (103.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.18338e-05
PHY-3002 : Step(1862): len = 150003, overlap = 17.5
PHY-3002 : Step(1863): len = 142574, overlap = 22.75
PHY-3002 : Step(1864): len = 138881, overlap = 30.25
PHY-3002 : Step(1865): len = 135714, overlap = 35.75
PHY-3002 : Step(1866): len = 133511, overlap = 40.5
PHY-3002 : Step(1867): len = 132491, overlap = 40
PHY-3002 : Step(1868): len = 132599, overlap = 37.75
PHY-3002 : Step(1869): len = 133274, overlap = 38.5
PHY-3002 : Step(1870): len = 135016, overlap = 37
PHY-3002 : Step(1871): len = 136042, overlap = 34.75
PHY-3002 : Step(1872): len = 136332, overlap = 37.5
PHY-3002 : Step(1873): len = 136761, overlap = 37.5
PHY-3002 : Step(1874): len = 136999, overlap = 37.75
PHY-3002 : Step(1875): len = 137121, overlap = 36.5
PHY-3002 : Step(1876): len = 137170, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143668
PHY-3002 : Step(1877): len = 146033, overlap = 28.75
PHY-3002 : Step(1878): len = 147996, overlap = 28.25
PHY-3002 : Step(1879): len = 149388, overlap = 27.25
PHY-3002 : Step(1880): len = 151418, overlap = 26.25
PHY-3002 : Step(1881): len = 151977, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287335
PHY-3002 : Step(1882): len = 158480, overlap = 20
PHY-3002 : Step(1883): len = 160716, overlap = 18
PHY-3002 : Step(1884): len = 163551, overlap = 16.25
PHY-3002 : Step(1885): len = 165765, overlap = 14.5
PHY-3002 : Step(1886): len = 165092, overlap = 12.75
PHY-3002 : Step(1887): len = 163781, overlap = 12.75
PHY-3002 : Step(1888): len = 163376, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000565242
PHY-3002 : Step(1889): len = 169160, overlap = 10.25
PHY-3002 : Step(1890): len = 170400, overlap = 11.25
PHY-3002 : Step(1891): len = 171998, overlap = 10.5
PHY-3002 : Step(1892): len = 172924, overlap = 10
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00113048
PHY-3002 : Step(1893): len = 176001, overlap = 8.25
PHY-3002 : Step(1894): len = 176679, overlap = 8.25
PHY-3002 : Step(1895): len = 177785, overlap = 9
PHY-3002 : Step(1896): len = 178455, overlap = 9.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00226097
PHY-3002 : Step(1897): len = 180256, overlap = 8.25
PHY-3002 : Step(1898): len = 180833, overlap = 7.5
PHY-3002 : Step(1899): len = 181599, overlap = 8
PHY-3002 : Step(1900): len = 182140, overlap = 8.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.506028s wall, 0.499203s user + 0.000000s system = 0.499203s CPU (98.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.427325s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (105.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000373135
PHY-3002 : Step(1901): len = 172165, overlap = 57.75
PHY-3002 : Step(1902): len = 165557, overlap = 50.25
PHY-3002 : Step(1903): len = 158460, overlap = 54.25
PHY-3002 : Step(1904): len = 154578, overlap = 57.25
PHY-3002 : Step(1905): len = 150638, overlap = 59
PHY-3002 : Step(1906): len = 147881, overlap = 57.25
PHY-3002 : Step(1907): len = 145061, overlap = 59.5
PHY-3002 : Step(1908): len = 142801, overlap = 63.75
PHY-3002 : Step(1909): len = 140983, overlap = 63.25
PHY-3002 : Step(1910): len = 139262, overlap = 65.25
PHY-3002 : Step(1911): len = 138232, overlap = 67
PHY-3002 : Step(1912): len = 137121, overlap = 65
PHY-3002 : Step(1913): len = 136487, overlap = 65
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000739587
PHY-3002 : Step(1914): len = 141130, overlap = 64.75
PHY-3002 : Step(1915): len = 143114, overlap = 59.5
PHY-3002 : Step(1916): len = 144521, overlap = 58.75
PHY-3002 : Step(1917): len = 146526, overlap = 53.5
PHY-3002 : Step(1918): len = 148377, overlap = 48.5
PHY-3002 : Step(1919): len = 149743, overlap = 48.75
PHY-3002 : Step(1920): len = 151090, overlap = 51.5
PHY-3002 : Step(1921): len = 151734, overlap = 53.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00144621
PHY-3002 : Step(1922): len = 154577, overlap = 53
PHY-3002 : Step(1923): len = 156235, overlap = 51.25
PHY-3002 : Step(1924): len = 157560, overlap = 49
PHY-3002 : Step(1925): len = 159079, overlap = 44.25
PHY-3002 : Step(1926): len = 160287, overlap = 46
PHY-3002 : Step(1927): len = 161626, overlap = 43
PHY-3002 : Step(1928): len = 162604, overlap = 40
PHY-3002 : Step(1929): len = 162989, overlap = 38.25
PHY-3002 : Step(1930): len = 163349, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00271447
PHY-3002 : Step(1931): len = 165003, overlap = 35.75
PHY-3002 : Step(1932): len = 165686, overlap = 35.75
PHY-3002 : Step(1933): len = 166338, overlap = 34.25
PHY-3002 : Step(1934): len = 167094, overlap = 35.25
PHY-3002 : Step(1935): len = 167880, overlap = 36.5
PHY-3002 : Step(1936): len = 168301, overlap = 37.5
PHY-3002 : Step(1937): len = 168928, overlap = 38
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00441939
PHY-3002 : Step(1938): len = 169480, overlap = 37.5
PHY-3002 : Step(1939): len = 170316, overlap = 36.5
PHY-3002 : Step(1940): len = 170812, overlap = 36
PHY-3002 : Step(1941): len = 171206, overlap = 33.25
PHY-3002 : Step(1942): len = 171566, overlap = 32.25
PHY-3002 : Step(1943): len = 171998, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.646379s wall, 0.405603s user + 0.421203s system = 0.826805s CPU (127.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 51%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.462605s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (94.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.421093s wall, 0.421203s user + 0.015600s system = 0.436803s CPU (103.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000415685
PHY-3002 : Step(1944): len = 162416, overlap = 38.5
PHY-3002 : Step(1945): len = 159303, overlap = 38.25
PHY-3002 : Step(1946): len = 154782, overlap = 46.75
PHY-3002 : Step(1947): len = 152432, overlap = 45.25
PHY-3002 : Step(1948): len = 150515, overlap = 45.75
PHY-3002 : Step(1949): len = 148519, overlap = 46
PHY-3002 : Step(1950): len = 147195, overlap = 46.5
PHY-3002 : Step(1951): len = 146218, overlap = 47.75
PHY-3002 : Step(1952): len = 145435, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000824453
PHY-3002 : Step(1953): len = 148556, overlap = 47
PHY-3002 : Step(1954): len = 149790, overlap = 41.5
PHY-3002 : Step(1955): len = 150577, overlap = 41.25
PHY-3002 : Step(1956): len = 151648, overlap = 42
PHY-3002 : Step(1957): len = 152791, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156632
PHY-3002 : Step(1958): len = 155427, overlap = 35
PHY-3002 : Step(1959): len = 156785, overlap = 34.75
PHY-3002 : Step(1960): len = 157434, overlap = 32.25
PHY-3002 : Step(1961): len = 158455, overlap = 33.25
PHY-3002 : Step(1962): len = 159552, overlap = 33
PHY-3002 : Step(1963): len = 160384, overlap = 34
PHY-3002 : Step(1964): len = 161092, overlap = 33.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00282023
PHY-3002 : Step(1965): len = 162239, overlap = 31.5
PHY-3002 : Step(1966): len = 163452, overlap = 33
PHY-3002 : Step(1967): len = 164484, overlap = 31
PHY-3002 : Step(1968): len = 165375, overlap = 31.25
PHY-3002 : Step(1969): len = 166012, overlap = 30
PHY-3002 : Step(1970): len = 166617, overlap = 28.5
PHY-3002 : Step(1971): len = 167393, overlap = 29.25
PHY-3002 : Step(1972): len = 168075, overlap = 26.25
PHY-3002 : Step(1973): len = 168464, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00511252
PHY-3002 : Step(1974): len = 169647, overlap = 26
PHY-3002 : Step(1975): len = 170174, overlap = 24.25
PHY-3002 : Step(1976): len = 170768, overlap = 24.25
PHY-3002 : Step(1977): len = 171423, overlap = 23.25
PHY-3002 : Step(1978): len = 171884, overlap = 23.25
PHY-3002 : Step(1979): len = 172214, overlap = 24.25
PHY-3002 : Step(1980): len = 172872, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023873s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (65.3%)

PHY-3001 : Legalized: Len = 173999, Over = 0
PHY-3001 : Final: Len = 173999, Over = 0
RUN-1003 : finish command "place" in  16.241368s wall, 22.152142s user + 2.059213s system = 24.211355s CPU (149.1%)

RUN-1004 : used memory is 580 MB, reserved memory is 621 MB, peak memory is 738 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1090 to 863
PHY-1001 : Pin misalignment score is improved from 863 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 304 to 37
PHY-1001 : Pin misalignment score is improved from 867 to 850
PHY-1001 : Pin misalignment score is improved from 850 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 81 to 37
PHY-1001 : End pin swap;  1.218202s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (96.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 214496, over cnt = 523(6%), over = 844, worst = 7
PHY-1002 : len = 216464, over cnt = 272(3%), over = 359, worst = 4
PHY-1002 : len = 217872, over cnt = 218(2%), over = 254, worst = 4
PHY-1002 : len = 221352, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 222120, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 222400, over cnt = 9(0%), over = 9, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  2.000511s wall, 1.996813s user + 0.015600s system = 2.012413s CPU (100.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.044915s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (104.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000052s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 459016, over cnt = 135(0%), over = 136, worst = 2
PHY-1001 : End Routed; 19.067024s wall, 21.668539s user + 0.156001s system = 21.824540s CPU (114.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 454264, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 1.548405s wall, 1.513210s user + 0.000000s system = 1.513210s CPU (97.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 453912, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.364794s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (98.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 453872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 453872
PHY-1001 : End DR Iter 3; 0.049255s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (126.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  25.248404s wall, 27.658977s user + 0.249602s system = 27.908579s CPU (110.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  28.597123s wall, 30.966199s user + 0.265202s system = 31.231400s CPU (109.2%)

RUN-1004 : used memory is 587 MB, reserved memory is 625 MB, peak memory is 738 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.933691s wall, 1.840812s user + 0.062400s system = 1.903212s CPU (98.4%)

RUN-1004 : used memory is 587 MB, reserved memory is 625 MB, peak memory is 738 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.249519s wall, 2.215214s user + 0.015600s system = 2.230814s CPU (99.2%)

RUN-1004 : used memory is 624 MB, reserved memory is 662 MB, peak memory is 738 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1119
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3055, pip num: 31559
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 920 valid insts, and 81916 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  10.080136s wall, 18.376918s user + 0.031200s system = 18.408118s CPU (182.6%)

RUN-1004 : used memory is 626 MB, reserved memory is 663 MB, peak memory is 738 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.498590s wall, 1.450809s user + 0.078001s system = 1.528810s CPU (102.0%)

RUN-1004 : used memory is 695 MB, reserved memory is 724 MB, peak memory is 738 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.878654s wall, 2.730018s user + 0.655204s system = 3.385222s CPU (12.6%)

RUN-1004 : used memory is 696 MB, reserved memory is 726 MB, peak memory is 738 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.865951s wall, 0.343202s user + 0.124801s system = 0.468003s CPU (6.8%)

RUN-1004 : used memory is 682 MB, reserved memory is 712 MB, peak memory is 738 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.033060s wall, 4.992032s user + 0.951606s system = 5.943638s CPU (16.5%)

RUN-1004 : used memory is 672 MB, reserved memory is 701 MB, peak memory is 738 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'pnumcnt2' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(179)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module UART in src/UART.v(1)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: net 'frame_length[7]' does not have a driver in src/UART.v(266)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(41)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(178)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(36)
HDL-5007 WARNING: input port 'pnumcnt2[23]' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "UART"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[0]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[0]"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[0]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[0]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[10]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[10]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[11]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[11]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[12]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[12]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[13]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[13]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[14]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[14]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[15]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[15]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[16]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[16]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[17]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[17]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[18]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[18]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[19]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[19]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[1]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[1]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[20]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[20]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[21]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[21]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[22]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[22]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[23]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[23]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[24]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[24]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[25]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[25]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[26]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[26]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[27]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[27]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[28]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[28]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[29]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[29]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[2]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[2]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[30]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[30]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[31]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[31]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[32]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[32]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[3]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[3]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[4]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[4]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[5]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[5]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[6]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[6]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[7]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[7]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[8]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[8]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[9]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[9]" in src/AHB.v(20)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[0]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[1]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[2]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[3]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[4]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[5]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[6]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[7]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in src/UART.v(320)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model UART
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7088/744 useful/useless nets, 6737/410 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 1211 distributor mux.
SYN-1016 : Merged 2968 instances.
SYN-1015 : Optimize round 1, 6325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5566/1641 useful/useless nets, 5215/1859 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uUART/uart_byte_tx/reg1_b0
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2097 better
SYN-1014 : Optimize round 3
SYN-1032 : 5556/2 useful/useless nets, 5205/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.074628s wall, 3.369622s user + 0.015600s system = 3.385222s CPU (110.1%)

RUN-1004 : used memory is 571 MB, reserved memory is 607 MB, peak memory is 738 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         3787
  #and               1250
  #nand                 0
  #or                 766
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 93
  #bufif1               0
  #MX21                72
  #FADD                 0
  #DFF               1606
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              53
#MACRO_MUX           1063

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2180   |1606   |70     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 23 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.325700s wall, 1.138807s user + 0.062400s system = 1.201208s CPU (90.6%)

RUN-1004 : used memory is 581 MB, reserved memory is 608 MB, peak memory is 738 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5641/57 useful/useless nets, 5324/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6525/0 useful/useless nets, 6209/0 useful/useless insts
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 612 better
SYN-2501 : Optimize round 2
SYN-1032 : 6441/0 useful/useless nets, 6125/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 7366/0 useful/useless nets, 7050/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 27292, tnet num: 7373, tinst num: 7040, tnode num: 48937, tedge num: 50298.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7373 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1447 (4.10), #lev = 7 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1425 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.26 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4731 instances into 1425 LUTs, name keeping = 46%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4049/0 useful/useless nets, 3733/0 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     uUART/reg2_b3
SYN-1002 :     uUART/reg2_b4
SYN-1002 :     uUART/reg2_b5
SYN-1002 :     uUART/reg2_b6
SYN-1002 :     uUART/reg2_b7
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 4039/0 useful/useless nets, 3723/5 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1599 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1425 LUT to BLE ...
SYN-4008 : Packed 1425 LUT and 533 SEQ to BLE.
SYN-4003 : Packing 1066 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1066 nodes)...
SYN-4004 : #1: Packed 382 SEQ (30231 nodes)...
SYN-4004 : #2: Packed 651 SEQ (231076 nodes)...
SYN-4004 : #3: Packed 732 SEQ (195616 nodes)...
SYN-4004 : #4: Packed 767 SEQ (146699 nodes)...
SYN-4004 : #5: Packed 798 SEQ (190204 nodes)...
SYN-4004 : #6: Packed 900 SEQ (139947 nodes)...
SYN-4004 : #7: Packed 915 SEQ (49147 nodes)...
SYN-4004 : #8: Packed 921 SEQ (6084 nodes)...
SYN-4004 : #9: Packed 921 SEQ (1378 nodes)...
SYN-4004 : #10: Packed 921 SEQ (0 nodes)...
SYN-4005 : Packed 921 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 1066 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1570/2078 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1984  |1839  |1599  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.607263s wall, 14.242891s user + 0.109201s system = 14.352092s CPU (98.3%)

RUN-1004 : used memory is 614 MB, reserved memory is 634 MB, peak memory is 738 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 24 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.906770s wall, 1.778411s user + 0.093601s system = 1.872012s CPU (98.2%)

RUN-1004 : used memory is 615 MB, reserved memory is 634 MB, peak memory is 738 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n1333' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n1334' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n1344' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n1345' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n1346' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n1347' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n1348' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n1349' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n1350' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n1351' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n1352' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n1343' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n1353' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n1354' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n1355' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n1356' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n1342' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n1341' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n1340' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n1339' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n1338' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n1337' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n1336' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n1335' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n1357' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n1358' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n1368' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n1369' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n1370' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n1371' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n1372' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n1373' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n1374' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n1375' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n1376' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n1367' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n1377' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n1378' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n1379' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n1380' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n1366' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n1365' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n1364' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n1363' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n1362' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n1361' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n1360' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n1359' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[0] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[12] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[15] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[16] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[17] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[18] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[19] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[1] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[20] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[21] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[22] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[23] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[24] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[25] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[26] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[27] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[28] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[29] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[30] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[31] useless
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1117 instances, 1011 slices, 17 macros(119 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.573783s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (100.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 449903
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%, beta_incr = 0.729196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1981): len = 287787, overlap = 19
PHY-3002 : Step(1982): len = 216858, overlap = 57
PHY-3002 : Step(1983): len = 181639, overlap = 84.25
PHY-3002 : Step(1984): len = 153216, overlap = 99.25
PHY-3002 : Step(1985): len = 131149, overlap = 113.5
PHY-3002 : Step(1986): len = 112512, overlap = 125.75
PHY-3002 : Step(1987): len = 93059.9, overlap = 138.75
PHY-3002 : Step(1988): len = 74988, overlap = 153.5
PHY-3002 : Step(1989): len = 64798.8, overlap = 162.25
PHY-3002 : Step(1990): len = 54655.3, overlap = 175.5
PHY-3002 : Step(1991): len = 44339.6, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.51279e-06
PHY-3002 : Step(1992): len = 44075.5, overlap = 186
PHY-3002 : Step(1993): len = 44758.2, overlap = 186.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65298e-06
PHY-3002 : Step(1994): len = 46155.8, overlap = 184.25
PHY-3002 : Step(1995): len = 62126.7, overlap = 157.5
PHY-3002 : Step(1996): len = 73108.7, overlap = 147
PHY-3002 : Step(1997): len = 72906.8, overlap = 146.25
PHY-3002 : Step(1998): len = 74629.1, overlap = 138.75
PHY-3002 : Step(1999): len = 77219.9, overlap = 127.25
PHY-3002 : Step(2000): len = 75812.8, overlap = 123
PHY-3002 : Step(2001): len = 75875.1, overlap = 123
PHY-3002 : Step(2002): len = 75687.9, overlap = 121.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.30596e-06
PHY-3002 : Step(2003): len = 79844.1, overlap = 118
PHY-3002 : Step(2004): len = 88188.8, overlap = 103.75
PHY-3002 : Step(2005): len = 86987, overlap = 103.75
PHY-3002 : Step(2006): len = 87607.9, overlap = 104.75
PHY-3002 : Step(2007): len = 88423.5, overlap = 104
PHY-3002 : Step(2008): len = 89407, overlap = 103
PHY-3002 : Step(2009): len = 89318.3, overlap = 97
PHY-3002 : Step(2010): len = 89364.5, overlap = 92.75
PHY-3002 : Step(2011): len = 89589.8, overlap = 92.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.86119e-05
PHY-3002 : Step(2012): len = 93666.5, overlap = 85.75
PHY-3002 : Step(2013): len = 101391, overlap = 69.5
PHY-3002 : Step(2014): len = 100927, overlap = 69
PHY-3002 : Step(2015): len = 101352, overlap = 69
PHY-3002 : Step(2016): len = 101891, overlap = 67.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.72238e-05
PHY-3002 : Step(2017): len = 110415, overlap = 50.75
PHY-3002 : Step(2018): len = 115413, overlap = 38.5
PHY-3002 : Step(2019): len = 116582, overlap = 32.75
PHY-3002 : Step(2020): len = 118195, overlap = 34.5
PHY-3002 : Step(2021): len = 119994, overlap = 34.75
PHY-3002 : Step(2022): len = 120920, overlap = 34.25
PHY-3002 : Step(2023): len = 120265, overlap = 33.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.44477e-05
PHY-3002 : Step(2024): len = 125897, overlap = 26.5
PHY-3002 : Step(2025): len = 128952, overlap = 23
PHY-3002 : Step(2026): len = 130187, overlap = 22.75
PHY-3002 : Step(2027): len = 131326, overlap = 21.25
PHY-3002 : Step(2028): len = 131291, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000148895
PHY-3002 : Step(2029): len = 136792, overlap = 15.75
PHY-3002 : Step(2030): len = 139664, overlap = 14.25
PHY-3002 : Step(2031): len = 141497, overlap = 13.75
PHY-3002 : Step(2032): len = 142391, overlap = 10.5
PHY-3002 : Step(2033): len = 142988, overlap = 9.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000297791
PHY-3002 : Step(2034): len = 146923, overlap = 10.5
PHY-3002 : Step(2035): len = 148529, overlap = 9.25
PHY-3002 : Step(2036): len = 149958, overlap = 8.5
PHY-3002 : Step(2037): len = 150263, overlap = 7.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000595581
PHY-3002 : Step(2038): len = 153926, overlap = 6.25
PHY-3002 : Step(2039): len = 155663, overlap = 5.5
PHY-3002 : Step(2040): len = 157800, overlap = 3.25
PHY-3002 : Step(2041): len = 157749, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002745s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.559681s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (100.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.402458s wall, 0.405603s user + 0.015600s system = 0.421203s CPU (104.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.18338e-05
PHY-3002 : Step(2042): len = 150003, overlap = 17.5
PHY-3002 : Step(2043): len = 142574, overlap = 22.75
PHY-3002 : Step(2044): len = 138881, overlap = 30.25
PHY-3002 : Step(2045): len = 135714, overlap = 35.75
PHY-3002 : Step(2046): len = 133511, overlap = 40.5
PHY-3002 : Step(2047): len = 132491, overlap = 40
PHY-3002 : Step(2048): len = 132599, overlap = 37.75
PHY-3002 : Step(2049): len = 133274, overlap = 38.5
PHY-3002 : Step(2050): len = 135016, overlap = 37
PHY-3002 : Step(2051): len = 136042, overlap = 34.75
PHY-3002 : Step(2052): len = 136332, overlap = 37.5
PHY-3002 : Step(2053): len = 136761, overlap = 37.5
PHY-3002 : Step(2054): len = 136999, overlap = 37.75
PHY-3002 : Step(2055): len = 137121, overlap = 36.5
PHY-3002 : Step(2056): len = 137170, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143668
PHY-3002 : Step(2057): len = 146033, overlap = 28.75
PHY-3002 : Step(2058): len = 147996, overlap = 28.25
PHY-3002 : Step(2059): len = 149388, overlap = 27.25
PHY-3002 : Step(2060): len = 151418, overlap = 26.25
PHY-3002 : Step(2061): len = 151977, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287335
PHY-3002 : Step(2062): len = 158480, overlap = 20
PHY-3002 : Step(2063): len = 160716, overlap = 18
PHY-3002 : Step(2064): len = 163551, overlap = 16.25
PHY-3002 : Step(2065): len = 165765, overlap = 14.5
PHY-3002 : Step(2066): len = 165092, overlap = 12.75
PHY-3002 : Step(2067): len = 163781, overlap = 12.75
PHY-3002 : Step(2068): len = 163376, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000565242
PHY-3002 : Step(2069): len = 169160, overlap = 10.25
PHY-3002 : Step(2070): len = 170400, overlap = 11.25
PHY-3002 : Step(2071): len = 171998, overlap = 10.5
PHY-3002 : Step(2072): len = 172924, overlap = 10
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00113048
PHY-3002 : Step(2073): len = 176001, overlap = 8.25
PHY-3002 : Step(2074): len = 176679, overlap = 8.25
PHY-3002 : Step(2075): len = 177785, overlap = 9
PHY-3002 : Step(2076): len = 178455, overlap = 9.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00226097
PHY-3002 : Step(2077): len = 180256, overlap = 8.25
PHY-3002 : Step(2078): len = 180833, overlap = 7.5
PHY-3002 : Step(2079): len = 181599, overlap = 8
PHY-3002 : Step(2080): len = 182140, overlap = 8.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.518957s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (99.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.409640s wall, 0.405603s user + 0.015600s system = 0.421203s CPU (102.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000373135
PHY-3002 : Step(2081): len = 172165, overlap = 57.75
PHY-3002 : Step(2082): len = 165557, overlap = 50.25
PHY-3002 : Step(2083): len = 158460, overlap = 54.25
PHY-3002 : Step(2084): len = 154578, overlap = 57.25
PHY-3002 : Step(2085): len = 150638, overlap = 59
PHY-3002 : Step(2086): len = 147881, overlap = 57.25
PHY-3002 : Step(2087): len = 145061, overlap = 59.5
PHY-3002 : Step(2088): len = 142801, overlap = 63.75
PHY-3002 : Step(2089): len = 140983, overlap = 63.25
PHY-3002 : Step(2090): len = 139262, overlap = 65.25
PHY-3002 : Step(2091): len = 138232, overlap = 67
PHY-3002 : Step(2092): len = 137121, overlap = 65
PHY-3002 : Step(2093): len = 136487, overlap = 65
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000739587
PHY-3002 : Step(2094): len = 141130, overlap = 64.75
PHY-3002 : Step(2095): len = 143114, overlap = 59.5
PHY-3002 : Step(2096): len = 144521, overlap = 58.75
PHY-3002 : Step(2097): len = 146526, overlap = 53.5
PHY-3002 : Step(2098): len = 148377, overlap = 48.5
PHY-3002 : Step(2099): len = 149743, overlap = 48.75
PHY-3002 : Step(2100): len = 151090, overlap = 51.5
PHY-3002 : Step(2101): len = 151734, overlap = 53.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00144621
PHY-3002 : Step(2102): len = 154577, overlap = 53
PHY-3002 : Step(2103): len = 156235, overlap = 51.25
PHY-3002 : Step(2104): len = 157560, overlap = 49
PHY-3002 : Step(2105): len = 159079, overlap = 44.25
PHY-3002 : Step(2106): len = 160287, overlap = 46
PHY-3002 : Step(2107): len = 161626, overlap = 43
PHY-3002 : Step(2108): len = 162604, overlap = 40
PHY-3002 : Step(2109): len = 162989, overlap = 38.25
PHY-3002 : Step(2110): len = 163349, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00271447
PHY-3002 : Step(2111): len = 165003, overlap = 35.75
PHY-3002 : Step(2112): len = 165686, overlap = 35.75
PHY-3002 : Step(2113): len = 166338, overlap = 34.25
PHY-3002 : Step(2114): len = 167094, overlap = 35.25
PHY-3002 : Step(2115): len = 167880, overlap = 36.5
PHY-3002 : Step(2116): len = 168301, overlap = 37.5
PHY-3002 : Step(2117): len = 168928, overlap = 38
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00441939
PHY-3002 : Step(2118): len = 169480, overlap = 37.5
PHY-3002 : Step(2119): len = 170316, overlap = 36.5
PHY-3002 : Step(2120): len = 170812, overlap = 36
PHY-3002 : Step(2121): len = 171206, overlap = 33.25
PHY-3002 : Step(2122): len = 171566, overlap = 32.25
PHY-3002 : Step(2123): len = 171998, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.617164s wall, 0.421203s user + 0.280802s system = 0.702005s CPU (113.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 51%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.464575s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (97.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.407012s wall, 0.405603s user + 0.015600s system = 0.421203s CPU (103.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000415685
PHY-3002 : Step(2124): len = 162416, overlap = 38.5
PHY-3002 : Step(2125): len = 159303, overlap = 38.25
PHY-3002 : Step(2126): len = 154782, overlap = 46.75
PHY-3002 : Step(2127): len = 152432, overlap = 45.25
PHY-3002 : Step(2128): len = 150515, overlap = 45.75
PHY-3002 : Step(2129): len = 148519, overlap = 46
PHY-3002 : Step(2130): len = 147195, overlap = 46.5
PHY-3002 : Step(2131): len = 146218, overlap = 47.75
PHY-3002 : Step(2132): len = 145435, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000824453
PHY-3002 : Step(2133): len = 148556, overlap = 47
PHY-3002 : Step(2134): len = 149790, overlap = 41.5
PHY-3002 : Step(2135): len = 150577, overlap = 41.25
PHY-3002 : Step(2136): len = 151648, overlap = 42
PHY-3002 : Step(2137): len = 152791, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156632
PHY-3002 : Step(2138): len = 155427, overlap = 35
PHY-3002 : Step(2139): len = 156785, overlap = 34.75
PHY-3002 : Step(2140): len = 157434, overlap = 32.25
PHY-3002 : Step(2141): len = 158455, overlap = 33.25
PHY-3002 : Step(2142): len = 159552, overlap = 33
PHY-3002 : Step(2143): len = 160384, overlap = 34
PHY-3002 : Step(2144): len = 161092, overlap = 33.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00282023
PHY-3002 : Step(2145): len = 162239, overlap = 31.5
PHY-3002 : Step(2146): len = 163452, overlap = 33
PHY-3002 : Step(2147): len = 164484, overlap = 31
PHY-3002 : Step(2148): len = 165375, overlap = 31.25
PHY-3002 : Step(2149): len = 166012, overlap = 30
PHY-3002 : Step(2150): len = 166617, overlap = 28.5
PHY-3002 : Step(2151): len = 167393, overlap = 29.25
PHY-3002 : Step(2152): len = 168075, overlap = 26.25
PHY-3002 : Step(2153): len = 168464, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00511252
PHY-3002 : Step(2154): len = 169647, overlap = 26
PHY-3002 : Step(2155): len = 170174, overlap = 24.25
PHY-3002 : Step(2156): len = 170768, overlap = 24.25
PHY-3002 : Step(2157): len = 171423, overlap = 23.25
PHY-3002 : Step(2158): len = 171884, overlap = 23.25
PHY-3002 : Step(2159): len = 172214, overlap = 24.25
PHY-3002 : Step(2160): len = 172872, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025489s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (122.4%)

PHY-3001 : Legalized: Len = 173999, Over = 0
PHY-3001 : Final: Len = 173999, Over = 0
RUN-1003 : finish command "place" in  16.445125s wall, 22.198942s user + 2.106013s system = 24.304956s CPU (147.8%)

RUN-1004 : used memory is 615 MB, reserved memory is 634 MB, peak memory is 738 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1090 to 863
PHY-1001 : Pin misalignment score is improved from 863 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 304 to 37
PHY-1001 : Pin misalignment score is improved from 867 to 850
PHY-1001 : Pin misalignment score is improved from 850 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 81 to 37
PHY-1001 : End pin swap;  1.129700s wall, 1.107607s user + 0.015600s system = 1.123207s CPU (99.4%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 214496, over cnt = 523(6%), over = 844, worst = 7
PHY-1002 : len = 216464, over cnt = 272(3%), over = 359, worst = 4
PHY-1002 : len = 217872, over cnt = 218(2%), over = 254, worst = 4
PHY-1002 : len = 221352, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 222120, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 222400, over cnt = 9(0%), over = 9, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  2.078735s wall, 2.028013s user + 0.015600s system = 2.043613s CPU (98.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.056585s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (110.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000055s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 459016, over cnt = 135(0%), over = 136, worst = 2
PHY-1001 : End Routed; 19.091436s wall, 21.543738s user + 0.140401s system = 21.684139s CPU (113.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 454264, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 1.555313s wall, 1.528810s user + 0.000000s system = 1.528810s CPU (98.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 453912, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.342133s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (100.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 453872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 453872
PHY-1001 : End DR Iter 3; 0.049520s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (63.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  25.189744s wall, 27.424976s user + 0.202801s system = 27.627777s CPU (109.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  28.521414s wall, 30.685397s user + 0.234002s system = 30.919398s CPU (108.4%)

RUN-1004 : used memory is 617 MB, reserved memory is 636 MB, peak memory is 738 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.969851s wall, 1.950012s user + 0.015600s system = 1.965613s CPU (99.8%)

RUN-1004 : used memory is 617 MB, reserved memory is 636 MB, peak memory is 738 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.269444s wall, 2.168414s user + 0.031200s system = 2.199614s CPU (96.9%)

RUN-1004 : used memory is 655 MB, reserved memory is 674 MB, peak memory is 738 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1119
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3055, pip num: 31559
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 920 valid insts, and 81916 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  11.316483s wall, 20.514132s user + 0.000000s system = 20.514132s CPU (181.3%)

RUN-1004 : used memory is 659 MB, reserved memory is 678 MB, peak memory is 738 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.327958s wall, 1.248008s user + 0.046800s system = 1.294808s CPU (97.5%)

RUN-1004 : used memory is 728 MB, reserved memory is 747 MB, peak memory is 738 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.998671s wall, 2.792418s user + 0.858005s system = 3.650423s CPU (13.5%)

RUN-1004 : used memory is 729 MB, reserved memory is 749 MB, peak memory is 738 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.876094s wall, 0.436803s user + 0.202801s system = 0.639604s CPU (9.3%)

RUN-1004 : used memory is 721 MB, reserved memory is 740 MB, peak memory is 738 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.967614s wall, 4.960832s user + 1.170008s system = 6.130839s CPU (17.0%)

RUN-1004 : used memory is 710 MB, reserved memory is 730 MB, peak memory is 738 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'pnumcnt2' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(179)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module UART in src/UART.v(1)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: net 'frame_length[7]' does not have a driver in src/UART.v(266)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(41)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(178)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(36)
HDL-5007 WARNING: input port 'pnumcnt2[23]' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "UART"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[0]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[0]"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[0]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[0]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[10]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[10]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[11]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[11]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[12]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[12]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[13]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[13]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[14]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[14]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[15]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[15]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[16]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[16]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[17]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[17]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[18]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[18]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[19]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[19]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[1]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[1]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[20]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[20]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[21]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[21]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[22]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[22]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[23]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[23]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[24]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[24]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[25]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[25]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[26]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[26]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[27]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[27]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[28]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[28]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[29]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[29]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[2]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[2]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[30]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[30]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[31]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[31]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[32]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[32]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[3]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[3]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[4]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[4]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[5]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[5]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[6]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[6]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[7]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[7]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[8]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[8]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[9]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[9]" in src/AHB.v(20)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[0]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[1]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[2]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[3]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[4]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[5]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[6]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[7]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in src/UART.v(320)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model UART
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7088/744 useful/useless nets, 6737/410 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 1211 distributor mux.
SYN-1016 : Merged 2968 instances.
SYN-1015 : Optimize round 1, 6325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5566/1641 useful/useless nets, 5215/1859 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uUART/uart_byte_tx/reg1_b0
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2097 better
SYN-1014 : Optimize round 3
SYN-1032 : 5556/2 useful/useless nets, 5205/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.033815s wall, 3.322821s user + 0.031200s system = 3.354021s CPU (110.6%)

RUN-1004 : used memory is 577 MB, reserved memory is 624 MB, peak memory is 738 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         3787
  #and               1250
  #nand                 0
  #or                 766
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 93
  #bufif1               0
  #MX21                72
  #FADD                 0
  #DFF               1606
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              53
#MACRO_MUX           1063

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2180   |1606   |70     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 25 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.249329s wall, 1.248008s user + 0.046800s system = 1.294808s CPU (103.6%)

RUN-1004 : used memory is 578 MB, reserved memory is 625 MB, peak memory is 738 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5641/57 useful/useless nets, 5324/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6525/0 useful/useless nets, 6209/0 useful/useless insts
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 612 better
SYN-2501 : Optimize round 2
SYN-1032 : 6441/0 useful/useless nets, 6125/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 7366/0 useful/useless nets, 7050/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 27292, tnet num: 7373, tinst num: 7040, tnode num: 48937, tedge num: 50298.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7373 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1447 (4.10), #lev = 7 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1425 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.25 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4731 instances into 1425 LUTs, name keeping = 46%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4049/0 useful/useless nets, 3733/0 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     uUART/reg2_b3
SYN-1002 :     uUART/reg2_b4
SYN-1002 :     uUART/reg2_b5
SYN-1002 :     uUART/reg2_b6
SYN-1002 :     uUART/reg2_b7
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 4039/0 useful/useless nets, 3723/5 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1599 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1425 LUT to BLE ...
SYN-4008 : Packed 1425 LUT and 533 SEQ to BLE.
SYN-4003 : Packing 1066 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1066 nodes)...
SYN-4004 : #1: Packed 382 SEQ (30231 nodes)...
SYN-4004 : #2: Packed 651 SEQ (231076 nodes)...
SYN-4004 : #3: Packed 732 SEQ (195616 nodes)...
SYN-4004 : #4: Packed 767 SEQ (146699 nodes)...
SYN-4004 : #5: Packed 798 SEQ (190204 nodes)...
SYN-4004 : #6: Packed 900 SEQ (139947 nodes)...
SYN-4004 : #7: Packed 915 SEQ (49147 nodes)...
SYN-4004 : #8: Packed 921 SEQ (6084 nodes)...
SYN-4004 : #9: Packed 921 SEQ (1378 nodes)...
SYN-4004 : #10: Packed 921 SEQ (0 nodes)...
SYN-4005 : Packed 921 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 1066 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1570/2078 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1984  |1839  |1599  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.820178s wall, 14.632894s user + 0.124801s system = 14.757695s CPU (99.6%)

RUN-1004 : used memory is 595 MB, reserved memory is 641 MB, peak memory is 738 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 26 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.878820s wall, 1.794012s user + 0.109201s system = 1.903212s CPU (101.3%)

RUN-1004 : used memory is 596 MB, reserved memory is 641 MB, peak memory is 738 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n1333' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n1334' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n1344' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n1345' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n1346' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n1347' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n1348' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n1349' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n1350' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n1351' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n1352' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n1343' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n1353' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n1354' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n1355' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n1356' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n1342' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n1341' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n1340' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n1339' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n1338' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n1337' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n1336' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n1335' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n1357' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n1358' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n1368' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n1369' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n1370' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n1371' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n1372' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n1373' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n1374' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n1375' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n1376' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n1367' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n1377' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n1378' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n1379' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n1380' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n1366' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n1365' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n1364' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n1363' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n1362' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n1361' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n1360' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n1359' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[0] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[12] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[15] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[16] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[17] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[18] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[19] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[1] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[20] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[21] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[22] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[23] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[24] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[25] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[26] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[27] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[28] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[29] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[30] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[31] useless
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1117 instances, 1011 slices, 17 macros(119 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.574309s wall, 0.592804s user + 0.000000s system = 0.592804s CPU (103.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 449903
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%, beta_incr = 0.729196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2161): len = 287787, overlap = 19
PHY-3002 : Step(2162): len = 216858, overlap = 57
PHY-3002 : Step(2163): len = 181639, overlap = 84.25
PHY-3002 : Step(2164): len = 153216, overlap = 99.25
PHY-3002 : Step(2165): len = 131149, overlap = 113.5
PHY-3002 : Step(2166): len = 112512, overlap = 125.75
PHY-3002 : Step(2167): len = 93059.9, overlap = 138.75
PHY-3002 : Step(2168): len = 74988, overlap = 153.5
PHY-3002 : Step(2169): len = 64798.8, overlap = 162.25
PHY-3002 : Step(2170): len = 54655.3, overlap = 175.5
PHY-3002 : Step(2171): len = 44339.6, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.51279e-06
PHY-3002 : Step(2172): len = 44075.5, overlap = 186
PHY-3002 : Step(2173): len = 44758.2, overlap = 186.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65298e-06
PHY-3002 : Step(2174): len = 46155.8, overlap = 184.25
PHY-3002 : Step(2175): len = 62126.7, overlap = 157.5
PHY-3002 : Step(2176): len = 73108.7, overlap = 147
PHY-3002 : Step(2177): len = 72906.8, overlap = 146.25
PHY-3002 : Step(2178): len = 74629.1, overlap = 138.75
PHY-3002 : Step(2179): len = 77219.9, overlap = 127.25
PHY-3002 : Step(2180): len = 75812.8, overlap = 123
PHY-3002 : Step(2181): len = 75875.1, overlap = 123
PHY-3002 : Step(2182): len = 75687.9, overlap = 121.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.30596e-06
PHY-3002 : Step(2183): len = 79844.1, overlap = 118
PHY-3002 : Step(2184): len = 88188.8, overlap = 103.75
PHY-3002 : Step(2185): len = 86987, overlap = 103.75
PHY-3002 : Step(2186): len = 87607.9, overlap = 104.75
PHY-3002 : Step(2187): len = 88423.5, overlap = 104
PHY-3002 : Step(2188): len = 89407, overlap = 103
PHY-3002 : Step(2189): len = 89318.3, overlap = 97
PHY-3002 : Step(2190): len = 89364.5, overlap = 92.75
PHY-3002 : Step(2191): len = 89589.8, overlap = 92.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.86119e-05
PHY-3002 : Step(2192): len = 93666.5, overlap = 85.75
PHY-3002 : Step(2193): len = 101391, overlap = 69.5
PHY-3002 : Step(2194): len = 100927, overlap = 69
PHY-3002 : Step(2195): len = 101352, overlap = 69
PHY-3002 : Step(2196): len = 101891, overlap = 67.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.72238e-05
PHY-3002 : Step(2197): len = 110415, overlap = 50.75
PHY-3002 : Step(2198): len = 115413, overlap = 38.5
PHY-3002 : Step(2199): len = 116582, overlap = 32.75
PHY-3002 : Step(2200): len = 118195, overlap = 34.5
PHY-3002 : Step(2201): len = 119994, overlap = 34.75
PHY-3002 : Step(2202): len = 120920, overlap = 34.25
PHY-3002 : Step(2203): len = 120265, overlap = 33.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.44477e-05
PHY-3002 : Step(2204): len = 125897, overlap = 26.5
PHY-3002 : Step(2205): len = 128952, overlap = 23
PHY-3002 : Step(2206): len = 130187, overlap = 22.75
PHY-3002 : Step(2207): len = 131326, overlap = 21.25
PHY-3002 : Step(2208): len = 131291, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000148895
PHY-3002 : Step(2209): len = 136792, overlap = 15.75
PHY-3002 : Step(2210): len = 139664, overlap = 14.25
PHY-3002 : Step(2211): len = 141497, overlap = 13.75
PHY-3002 : Step(2212): len = 142391, overlap = 10.5
PHY-3002 : Step(2213): len = 142988, overlap = 9.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000297791
PHY-3002 : Step(2214): len = 146923, overlap = 10.5
PHY-3002 : Step(2215): len = 148529, overlap = 9.25
PHY-3002 : Step(2216): len = 149958, overlap = 8.5
PHY-3002 : Step(2217): len = 150263, overlap = 7.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000595581
PHY-3002 : Step(2218): len = 153926, overlap = 6.25
PHY-3002 : Step(2219): len = 155663, overlap = 5.5
PHY-3002 : Step(2220): len = 157800, overlap = 3.25
PHY-3002 : Step(2221): len = 157749, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002560s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.542141s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (100.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.397158s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (98.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.18338e-05
PHY-3002 : Step(2222): len = 150003, overlap = 17.5
PHY-3002 : Step(2223): len = 142574, overlap = 22.75
PHY-3002 : Step(2224): len = 138881, overlap = 30.25
PHY-3002 : Step(2225): len = 135714, overlap = 35.75
PHY-3002 : Step(2226): len = 133511, overlap = 40.5
PHY-3002 : Step(2227): len = 132491, overlap = 40
PHY-3002 : Step(2228): len = 132599, overlap = 37.75
PHY-3002 : Step(2229): len = 133274, overlap = 38.5
PHY-3002 : Step(2230): len = 135016, overlap = 37
PHY-3002 : Step(2231): len = 136042, overlap = 34.75
PHY-3002 : Step(2232): len = 136332, overlap = 37.5
PHY-3002 : Step(2233): len = 136761, overlap = 37.5
PHY-3002 : Step(2234): len = 136999, overlap = 37.75
PHY-3002 : Step(2235): len = 137121, overlap = 36.5
PHY-3002 : Step(2236): len = 137170, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143668
PHY-3002 : Step(2237): len = 146033, overlap = 28.75
PHY-3002 : Step(2238): len = 147996, overlap = 28.25
PHY-3002 : Step(2239): len = 149388, overlap = 27.25
PHY-3002 : Step(2240): len = 151418, overlap = 26.25
PHY-3002 : Step(2241): len = 151977, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287335
PHY-3002 : Step(2242): len = 158480, overlap = 20
PHY-3002 : Step(2243): len = 160716, overlap = 18
PHY-3002 : Step(2244): len = 163551, overlap = 16.25
PHY-3002 : Step(2245): len = 165765, overlap = 14.5
PHY-3002 : Step(2246): len = 165092, overlap = 12.75
PHY-3002 : Step(2247): len = 163781, overlap = 12.75
PHY-3002 : Step(2248): len = 163376, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000565242
PHY-3002 : Step(2249): len = 169160, overlap = 10.25
PHY-3002 : Step(2250): len = 170400, overlap = 11.25
PHY-3002 : Step(2251): len = 171998, overlap = 10.5
PHY-3002 : Step(2252): len = 172924, overlap = 10
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00113048
PHY-3002 : Step(2253): len = 176001, overlap = 8.25
PHY-3002 : Step(2254): len = 176679, overlap = 8.25
PHY-3002 : Step(2255): len = 177785, overlap = 9
PHY-3002 : Step(2256): len = 178455, overlap = 9.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00226097
PHY-3002 : Step(2257): len = 180256, overlap = 8.25
PHY-3002 : Step(2258): len = 180833, overlap = 7.5
PHY-3002 : Step(2259): len = 181599, overlap = 8
PHY-3002 : Step(2260): len = 182140, overlap = 8.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.508358s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (101.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.407951s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000373135
PHY-3002 : Step(2261): len = 172165, overlap = 57.75
PHY-3002 : Step(2262): len = 165557, overlap = 50.25
PHY-3002 : Step(2263): len = 158460, overlap = 54.25
PHY-3002 : Step(2264): len = 154578, overlap = 57.25
PHY-3002 : Step(2265): len = 150638, overlap = 59
PHY-3002 : Step(2266): len = 147881, overlap = 57.25
PHY-3002 : Step(2267): len = 145061, overlap = 59.5
PHY-3002 : Step(2268): len = 142801, overlap = 63.75
PHY-3002 : Step(2269): len = 140983, overlap = 63.25
PHY-3002 : Step(2270): len = 139262, overlap = 65.25
PHY-3002 : Step(2271): len = 138232, overlap = 67
PHY-3002 : Step(2272): len = 137121, overlap = 65
PHY-3002 : Step(2273): len = 136487, overlap = 65
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000739587
PHY-3002 : Step(2274): len = 141130, overlap = 64.75
PHY-3002 : Step(2275): len = 143114, overlap = 59.5
PHY-3002 : Step(2276): len = 144521, overlap = 58.75
PHY-3002 : Step(2277): len = 146526, overlap = 53.5
PHY-3002 : Step(2278): len = 148377, overlap = 48.5
PHY-3002 : Step(2279): len = 149743, overlap = 48.75
PHY-3002 : Step(2280): len = 151090, overlap = 51.5
PHY-3002 : Step(2281): len = 151734, overlap = 53.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00144621
PHY-3002 : Step(2282): len = 154577, overlap = 53
PHY-3002 : Step(2283): len = 156235, overlap = 51.25
PHY-3002 : Step(2284): len = 157560, overlap = 49
PHY-3002 : Step(2285): len = 159079, overlap = 44.25
PHY-3002 : Step(2286): len = 160287, overlap = 46
PHY-3002 : Step(2287): len = 161626, overlap = 43
PHY-3002 : Step(2288): len = 162604, overlap = 40
PHY-3002 : Step(2289): len = 162989, overlap = 38.25
PHY-3002 : Step(2290): len = 163349, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00271447
PHY-3002 : Step(2291): len = 165003, overlap = 35.75
PHY-3002 : Step(2292): len = 165686, overlap = 35.75
PHY-3002 : Step(2293): len = 166338, overlap = 34.25
PHY-3002 : Step(2294): len = 167094, overlap = 35.25
PHY-3002 : Step(2295): len = 167880, overlap = 36.5
PHY-3002 : Step(2296): len = 168301, overlap = 37.5
PHY-3002 : Step(2297): len = 168928, overlap = 38
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00441939
PHY-3002 : Step(2298): len = 169480, overlap = 37.5
PHY-3002 : Step(2299): len = 170316, overlap = 36.5
PHY-3002 : Step(2300): len = 170812, overlap = 36
PHY-3002 : Step(2301): len = 171206, overlap = 33.25
PHY-3002 : Step(2302): len = 171566, overlap = 32.25
PHY-3002 : Step(2303): len = 171998, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.587695s wall, 0.592804s user + 0.280802s system = 0.873606s CPU (148.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 51%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.457304s wall, 0.468003s user + 0.015600s system = 0.483603s CPU (105.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.402279s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (100.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000415685
PHY-3002 : Step(2304): len = 162416, overlap = 38.5
PHY-3002 : Step(2305): len = 159303, overlap = 38.25
PHY-3002 : Step(2306): len = 154782, overlap = 46.75
PHY-3002 : Step(2307): len = 152432, overlap = 45.25
PHY-3002 : Step(2308): len = 150515, overlap = 45.75
PHY-3002 : Step(2309): len = 148519, overlap = 46
PHY-3002 : Step(2310): len = 147195, overlap = 46.5
PHY-3002 : Step(2311): len = 146218, overlap = 47.75
PHY-3002 : Step(2312): len = 145435, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000824453
PHY-3002 : Step(2313): len = 148556, overlap = 47
PHY-3002 : Step(2314): len = 149790, overlap = 41.5
PHY-3002 : Step(2315): len = 150577, overlap = 41.25
PHY-3002 : Step(2316): len = 151648, overlap = 42
PHY-3002 : Step(2317): len = 152791, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156632
PHY-3002 : Step(2318): len = 155427, overlap = 35
PHY-3002 : Step(2319): len = 156785, overlap = 34.75
PHY-3002 : Step(2320): len = 157434, overlap = 32.25
PHY-3002 : Step(2321): len = 158455, overlap = 33.25
PHY-3002 : Step(2322): len = 159552, overlap = 33
PHY-3002 : Step(2323): len = 160384, overlap = 34
PHY-3002 : Step(2324): len = 161092, overlap = 33.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00282023
PHY-3002 : Step(2325): len = 162239, overlap = 31.5
PHY-3002 : Step(2326): len = 163452, overlap = 33
PHY-3002 : Step(2327): len = 164484, overlap = 31
PHY-3002 : Step(2328): len = 165375, overlap = 31.25
PHY-3002 : Step(2329): len = 166012, overlap = 30
PHY-3002 : Step(2330): len = 166617, overlap = 28.5
PHY-3002 : Step(2331): len = 167393, overlap = 29.25
PHY-3002 : Step(2332): len = 168075, overlap = 26.25
PHY-3002 : Step(2333): len = 168464, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00511252
PHY-3002 : Step(2334): len = 169647, overlap = 26
PHY-3002 : Step(2335): len = 170174, overlap = 24.25
PHY-3002 : Step(2336): len = 170768, overlap = 24.25
PHY-3002 : Step(2337): len = 171423, overlap = 23.25
PHY-3002 : Step(2338): len = 171884, overlap = 23.25
PHY-3002 : Step(2339): len = 172214, overlap = 24.25
PHY-3002 : Step(2340): len = 172872, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026020s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (119.9%)

PHY-3001 : Legalized: Len = 173999, Over = 0
PHY-3001 : Final: Len = 173999, Over = 0
RUN-1003 : finish command "place" in  16.866804s wall, 23.899353s user + 1.653611s system = 25.552964s CPU (151.5%)

RUN-1004 : used memory is 596 MB, reserved memory is 641 MB, peak memory is 738 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1090 to 863
PHY-1001 : Pin misalignment score is improved from 863 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 304 to 37
PHY-1001 : Pin misalignment score is improved from 867 to 850
PHY-1001 : Pin misalignment score is improved from 850 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 81 to 37
PHY-1001 : End pin swap;  1.102047s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (99.1%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 214496, over cnt = 523(6%), over = 844, worst = 7
PHY-1002 : len = 216464, over cnt = 272(3%), over = 359, worst = 4
PHY-1002 : len = 217872, over cnt = 218(2%), over = 254, worst = 4
PHY-1002 : len = 221352, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 222120, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 222400, over cnt = 9(0%), over = 9, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  2.046133s wall, 2.106013s user + 0.000000s system = 2.106013s CPU (102.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.043339s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (72.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000053s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 459016, over cnt = 135(0%), over = 136, worst = 2
PHY-1001 : End Routed; 18.549607s wall, 21.559338s user + 0.140401s system = 21.699739s CPU (117.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 454264, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 1.481350s wall, 1.466409s user + 0.000000s system = 1.466409s CPU (99.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 453912, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.327799s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (99.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 453872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 453872
PHY-1001 : End DR Iter 3; 0.049001s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (127.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  24.468615s wall, 27.456176s user + 0.171601s system = 27.627777s CPU (112.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  27.737987s wall, 30.794597s user + 0.187201s system = 30.981799s CPU (111.7%)

RUN-1004 : used memory is 603 MB, reserved memory is 648 MB, peak memory is 738 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.982161s wall, 1.887612s user + 0.078001s system = 1.965613s CPU (99.2%)

RUN-1004 : used memory is 603 MB, reserved memory is 648 MB, peak memory is 738 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.146889s wall, 2.090413s user + 0.031200s system = 2.121614s CPU (98.8%)

RUN-1004 : used memory is 638 MB, reserved memory is 681 MB, peak memory is 738 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1119
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3055, pip num: 31559
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 920 valid insts, and 81916 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  11.663841s wall, 22.198942s user + 0.015600s system = 22.214542s CPU (190.5%)

RUN-1004 : used memory is 641 MB, reserved memory is 683 MB, peak memory is 738 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.408533s wall, 1.357209s user + 0.031200s system = 1.388409s CPU (98.6%)

RUN-1004 : used memory is 692 MB, reserved memory is 751 MB, peak memory is 738 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.925645s wall, 2.464816s user + 0.546003s system = 3.010819s CPU (11.2%)

RUN-1004 : used memory is 694 MB, reserved memory is 753 MB, peak memory is 738 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.868759s wall, 0.327602s user + 0.078001s system = 0.405603s CPU (5.9%)

RUN-1004 : used memory is 686 MB, reserved memory is 745 MB, peak memory is 738 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.966547s wall, 4.633230s user + 0.717605s system = 5.350834s CPU (14.9%)

RUN-1004 : used memory is 675 MB, reserved memory is 734 MB, peak memory is 738 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'pnumcnt2' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(179)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module UART in src/UART.v(1)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: net 'frame_length[7]' does not have a driver in src/UART.v(266)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(41)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(178)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(36)
HDL-5007 WARNING: input port 'pnumcnt2[23]' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "UART"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[0]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[0]"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[0]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[0]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[10]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[10]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[11]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[11]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[12]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[12]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[13]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[13]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[14]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[14]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[15]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[15]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[16]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[16]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[17]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[17]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[18]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[18]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[19]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[19]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[1]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[1]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[20]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[20]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[21]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[21]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[22]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[22]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[23]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[23]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[24]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[24]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[25]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[25]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[26]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[26]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[27]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[27]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[28]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[28]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[29]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[29]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[2]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[2]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[30]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[30]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[31]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[31]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[32]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[32]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[3]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[3]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[4]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[4]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[5]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[5]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[6]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[6]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[7]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[7]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[8]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[8]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[9]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[9]" in src/AHB.v(20)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[0]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[1]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[2]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[3]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[4]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[5]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[6]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[7]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in src/UART.v(320)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model UART
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7088/744 useful/useless nets, 6737/410 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 1211 distributor mux.
SYN-1016 : Merged 2968 instances.
SYN-1015 : Optimize round 1, 6325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5566/1641 useful/useless nets, 5215/1859 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uUART/uart_byte_tx/reg1_b0
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2097 better
SYN-1014 : Optimize round 3
SYN-1032 : 5556/2 useful/useless nets, 5205/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.891948s wall, 3.135620s user + 0.078001s system = 3.213621s CPU (111.1%)

RUN-1004 : used memory is 566 MB, reserved memory is 631 MB, peak memory is 738 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         3787
  #and               1250
  #nand                 0
  #or                 766
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 93
  #bufif1               0
  #MX21                72
  #FADD                 0
  #DFF               1606
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              53
#MACRO_MUX           1063

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2180   |1606   |70     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 27 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.247663s wall, 1.123207s user + 0.124801s system = 1.248008s CPU (100.0%)

RUN-1004 : used memory is 568 MB, reserved memory is 632 MB, peak memory is 738 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5641/57 useful/useless nets, 5324/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6525/0 useful/useless nets, 6209/0 useful/useless insts
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 612 better
SYN-2501 : Optimize round 2
SYN-1032 : 6441/0 useful/useless nets, 6125/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 7366/0 useful/useless nets, 7050/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 27292, tnet num: 7373, tinst num: 7040, tnode num: 48937, tedge num: 50298.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7373 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1447 (4.10), #lev = 7 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1425 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.27 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4731 instances into 1425 LUTs, name keeping = 46%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4049/0 useful/useless nets, 3733/0 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     uUART/reg2_b3
SYN-1002 :     uUART/reg2_b4
SYN-1002 :     uUART/reg2_b5
SYN-1002 :     uUART/reg2_b6
SYN-1002 :     uUART/reg2_b7
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 4039/0 useful/useless nets, 3723/5 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1599 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1425 LUT to BLE ...
SYN-4008 : Packed 1425 LUT and 533 SEQ to BLE.
SYN-4003 : Packing 1066 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1066 nodes)...
SYN-4004 : #1: Packed 382 SEQ (30231 nodes)...
SYN-4004 : #2: Packed 651 SEQ (231076 nodes)...
SYN-4004 : #3: Packed 732 SEQ (195616 nodes)...
SYN-4004 : #4: Packed 767 SEQ (146699 nodes)...
SYN-4004 : #5: Packed 798 SEQ (190204 nodes)...
SYN-4004 : #6: Packed 900 SEQ (139947 nodes)...
SYN-4004 : #7: Packed 915 SEQ (49147 nodes)...
SYN-4004 : #8: Packed 921 SEQ (6084 nodes)...
SYN-4004 : #9: Packed 921 SEQ (1378 nodes)...
SYN-4004 : #10: Packed 921 SEQ (0 nodes)...
SYN-4005 : Packed 921 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 1066 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1570/2078 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1984  |1839  |1599  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.310861s wall, 14.164891s user + 0.156001s system = 14.320892s CPU (100.1%)

RUN-1004 : used memory is 603 MB, reserved memory is 664 MB, peak memory is 738 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 28 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.870928s wall, 1.840812s user + 0.062400s system = 1.903212s CPU (101.7%)

RUN-1004 : used memory is 603 MB, reserved memory is 664 MB, peak memory is 738 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n1333' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n1334' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n1344' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n1345' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n1346' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n1347' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n1348' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n1349' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n1350' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n1351' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n1352' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n1343' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n1353' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n1354' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n1355' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n1356' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n1342' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n1341' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n1340' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n1339' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n1338' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n1337' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n1336' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n1335' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n1357' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n1358' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n1368' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n1369' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n1370' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n1371' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n1372' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n1373' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n1374' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n1375' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n1376' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n1367' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n1377' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n1378' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n1379' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n1380' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n1366' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n1365' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n1364' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n1363' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n1362' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n1361' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n1360' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n1359' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[0] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[12] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[15] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[16] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[17] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[18] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[19] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[1] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[20] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[21] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[22] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[23] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[24] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[25] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[26] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[27] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[28] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[29] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[30] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[31] useless
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1117 instances, 1011 slices, 17 macros(119 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.560399s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (103.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 449903
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%, beta_incr = 0.729196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2341): len = 287787, overlap = 19
PHY-3002 : Step(2342): len = 216858, overlap = 57
PHY-3002 : Step(2343): len = 181639, overlap = 84.25
PHY-3002 : Step(2344): len = 153216, overlap = 99.25
PHY-3002 : Step(2345): len = 131149, overlap = 113.5
PHY-3002 : Step(2346): len = 112512, overlap = 125.75
PHY-3002 : Step(2347): len = 93059.9, overlap = 138.75
PHY-3002 : Step(2348): len = 74988, overlap = 153.5
PHY-3002 : Step(2349): len = 64798.8, overlap = 162.25
PHY-3002 : Step(2350): len = 54655.3, overlap = 175.5
PHY-3002 : Step(2351): len = 44339.6, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.51279e-06
PHY-3002 : Step(2352): len = 44075.5, overlap = 186
PHY-3002 : Step(2353): len = 44758.2, overlap = 186.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65298e-06
PHY-3002 : Step(2354): len = 46155.8, overlap = 184.25
PHY-3002 : Step(2355): len = 62126.7, overlap = 157.5
PHY-3002 : Step(2356): len = 73108.7, overlap = 147
PHY-3002 : Step(2357): len = 72906.8, overlap = 146.25
PHY-3002 : Step(2358): len = 74629.1, overlap = 138.75
PHY-3002 : Step(2359): len = 77219.9, overlap = 127.25
PHY-3002 : Step(2360): len = 75812.8, overlap = 123
PHY-3002 : Step(2361): len = 75875.1, overlap = 123
PHY-3002 : Step(2362): len = 75687.9, overlap = 121.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.30596e-06
PHY-3002 : Step(2363): len = 79844.1, overlap = 118
PHY-3002 : Step(2364): len = 88188.8, overlap = 103.75
PHY-3002 : Step(2365): len = 86987, overlap = 103.75
PHY-3002 : Step(2366): len = 87607.9, overlap = 104.75
PHY-3002 : Step(2367): len = 88423.5, overlap = 104
PHY-3002 : Step(2368): len = 89407, overlap = 103
PHY-3002 : Step(2369): len = 89318.3, overlap = 97
PHY-3002 : Step(2370): len = 89364.5, overlap = 92.75
PHY-3002 : Step(2371): len = 89589.8, overlap = 92.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.86119e-05
PHY-3002 : Step(2372): len = 93666.5, overlap = 85.75
PHY-3002 : Step(2373): len = 101391, overlap = 69.5
PHY-3002 : Step(2374): len = 100927, overlap = 69
PHY-3002 : Step(2375): len = 101352, overlap = 69
PHY-3002 : Step(2376): len = 101891, overlap = 67.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.72238e-05
PHY-3002 : Step(2377): len = 110415, overlap = 50.75
PHY-3002 : Step(2378): len = 115413, overlap = 38.5
PHY-3002 : Step(2379): len = 116582, overlap = 32.75
PHY-3002 : Step(2380): len = 118195, overlap = 34.5
PHY-3002 : Step(2381): len = 119994, overlap = 34.75
PHY-3002 : Step(2382): len = 120920, overlap = 34.25
PHY-3002 : Step(2383): len = 120265, overlap = 33.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.44477e-05
PHY-3002 : Step(2384): len = 125897, overlap = 26.5
PHY-3002 : Step(2385): len = 128952, overlap = 23
PHY-3002 : Step(2386): len = 130187, overlap = 22.75
PHY-3002 : Step(2387): len = 131326, overlap = 21.25
PHY-3002 : Step(2388): len = 131291, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000148895
PHY-3002 : Step(2389): len = 136792, overlap = 15.75
PHY-3002 : Step(2390): len = 139664, overlap = 14.25
PHY-3002 : Step(2391): len = 141497, overlap = 13.75
PHY-3002 : Step(2392): len = 142391, overlap = 10.5
PHY-3002 : Step(2393): len = 142988, overlap = 9.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000297791
PHY-3002 : Step(2394): len = 146923, overlap = 10.5
PHY-3002 : Step(2395): len = 148529, overlap = 9.25
PHY-3002 : Step(2396): len = 149958, overlap = 8.5
PHY-3002 : Step(2397): len = 150263, overlap = 7.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000595581
PHY-3002 : Step(2398): len = 153926, overlap = 6.25
PHY-3002 : Step(2399): len = 155663, overlap = 5.5
PHY-3002 : Step(2400): len = 157800, overlap = 3.25
PHY-3002 : Step(2401): len = 157749, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002339s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.522163s wall, 0.530403s user + 0.000000s system = 0.530403s CPU (101.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.424788s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (95.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.18338e-05
PHY-3002 : Step(2402): len = 150003, overlap = 17.5
PHY-3002 : Step(2403): len = 142574, overlap = 22.75
PHY-3002 : Step(2404): len = 138881, overlap = 30.25
PHY-3002 : Step(2405): len = 135714, overlap = 35.75
PHY-3002 : Step(2406): len = 133511, overlap = 40.5
PHY-3002 : Step(2407): len = 132491, overlap = 40
PHY-3002 : Step(2408): len = 132599, overlap = 37.75
PHY-3002 : Step(2409): len = 133274, overlap = 38.5
PHY-3002 : Step(2410): len = 135016, overlap = 37
PHY-3002 : Step(2411): len = 136042, overlap = 34.75
PHY-3002 : Step(2412): len = 136332, overlap = 37.5
PHY-3002 : Step(2413): len = 136761, overlap = 37.5
PHY-3002 : Step(2414): len = 136999, overlap = 37.75
PHY-3002 : Step(2415): len = 137121, overlap = 36.5
PHY-3002 : Step(2416): len = 137170, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143668
PHY-3002 : Step(2417): len = 146033, overlap = 28.75
PHY-3002 : Step(2418): len = 147996, overlap = 28.25
PHY-3002 : Step(2419): len = 149388, overlap = 27.25
PHY-3002 : Step(2420): len = 151418, overlap = 26.25
PHY-3002 : Step(2421): len = 151977, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287335
PHY-3002 : Step(2422): len = 158480, overlap = 20
PHY-3002 : Step(2423): len = 160716, overlap = 18
PHY-3002 : Step(2424): len = 163551, overlap = 16.25
PHY-3002 : Step(2425): len = 165765, overlap = 14.5
PHY-3002 : Step(2426): len = 165092, overlap = 12.75
PHY-3002 : Step(2427): len = 163781, overlap = 12.75
PHY-3002 : Step(2428): len = 163376, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000565242
PHY-3002 : Step(2429): len = 169160, overlap = 10.25
PHY-3002 : Step(2430): len = 170400, overlap = 11.25
PHY-3002 : Step(2431): len = 171998, overlap = 10.5
PHY-3002 : Step(2432): len = 172924, overlap = 10
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00113048
PHY-3002 : Step(2433): len = 176001, overlap = 8.25
PHY-3002 : Step(2434): len = 176679, overlap = 8.25
PHY-3002 : Step(2435): len = 177785, overlap = 9
PHY-3002 : Step(2436): len = 178455, overlap = 9.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00226097
PHY-3002 : Step(2437): len = 180256, overlap = 8.25
PHY-3002 : Step(2438): len = 180833, overlap = 7.5
PHY-3002 : Step(2439): len = 181599, overlap = 8
PHY-3002 : Step(2440): len = 182140, overlap = 8.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.500185s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (102.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.405869s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000373135
PHY-3002 : Step(2441): len = 172165, overlap = 57.75
PHY-3002 : Step(2442): len = 165557, overlap = 50.25
PHY-3002 : Step(2443): len = 158460, overlap = 54.25
PHY-3002 : Step(2444): len = 154578, overlap = 57.25
PHY-3002 : Step(2445): len = 150638, overlap = 59
PHY-3002 : Step(2446): len = 147881, overlap = 57.25
PHY-3002 : Step(2447): len = 145061, overlap = 59.5
PHY-3002 : Step(2448): len = 142801, overlap = 63.75
PHY-3002 : Step(2449): len = 140983, overlap = 63.25
PHY-3002 : Step(2450): len = 139262, overlap = 65.25
PHY-3002 : Step(2451): len = 138232, overlap = 67
PHY-3002 : Step(2452): len = 137121, overlap = 65
PHY-3002 : Step(2453): len = 136487, overlap = 65
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000739587
PHY-3002 : Step(2454): len = 141130, overlap = 64.75
PHY-3002 : Step(2455): len = 143114, overlap = 59.5
PHY-3002 : Step(2456): len = 144521, overlap = 58.75
PHY-3002 : Step(2457): len = 146526, overlap = 53.5
PHY-3002 : Step(2458): len = 148377, overlap = 48.5
PHY-3002 : Step(2459): len = 149743, overlap = 48.75
PHY-3002 : Step(2460): len = 151090, overlap = 51.5
PHY-3002 : Step(2461): len = 151734, overlap = 53.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00144621
PHY-3002 : Step(2462): len = 154577, overlap = 53
PHY-3002 : Step(2463): len = 156235, overlap = 51.25
PHY-3002 : Step(2464): len = 157560, overlap = 49
PHY-3002 : Step(2465): len = 159079, overlap = 44.25
PHY-3002 : Step(2466): len = 160287, overlap = 46
PHY-3002 : Step(2467): len = 161626, overlap = 43
PHY-3002 : Step(2468): len = 162604, overlap = 40
PHY-3002 : Step(2469): len = 162989, overlap = 38.25
PHY-3002 : Step(2470): len = 163349, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00271447
PHY-3002 : Step(2471): len = 165003, overlap = 35.75
PHY-3002 : Step(2472): len = 165686, overlap = 35.75
PHY-3002 : Step(2473): len = 166338, overlap = 34.25
PHY-3002 : Step(2474): len = 167094, overlap = 35.25
PHY-3002 : Step(2475): len = 167880, overlap = 36.5
PHY-3002 : Step(2476): len = 168301, overlap = 37.5
PHY-3002 : Step(2477): len = 168928, overlap = 38
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00441939
PHY-3002 : Step(2478): len = 169480, overlap = 37.5
PHY-3002 : Step(2479): len = 170316, overlap = 36.5
PHY-3002 : Step(2480): len = 170812, overlap = 36
PHY-3002 : Step(2481): len = 171206, overlap = 33.25
PHY-3002 : Step(2482): len = 171566, overlap = 32.25
PHY-3002 : Step(2483): len = 171998, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.608479s wall, 0.390002s user + 0.343202s system = 0.733205s CPU (120.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 51%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.449126s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (97.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.415866s wall, 0.421203s user + 0.015600s system = 0.436803s CPU (105.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000415685
PHY-3002 : Step(2484): len = 162416, overlap = 38.5
PHY-3002 : Step(2485): len = 159303, overlap = 38.25
PHY-3002 : Step(2486): len = 154782, overlap = 46.75
PHY-3002 : Step(2487): len = 152432, overlap = 45.25
PHY-3002 : Step(2488): len = 150515, overlap = 45.75
PHY-3002 : Step(2489): len = 148519, overlap = 46
PHY-3002 : Step(2490): len = 147195, overlap = 46.5
PHY-3002 : Step(2491): len = 146218, overlap = 47.75
PHY-3002 : Step(2492): len = 145435, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000824453
PHY-3002 : Step(2493): len = 148556, overlap = 47
PHY-3002 : Step(2494): len = 149790, overlap = 41.5
PHY-3002 : Step(2495): len = 150577, overlap = 41.25
PHY-3002 : Step(2496): len = 151648, overlap = 42
PHY-3002 : Step(2497): len = 152791, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156632
PHY-3002 : Step(2498): len = 155427, overlap = 35
PHY-3002 : Step(2499): len = 156785, overlap = 34.75
PHY-3002 : Step(2500): len = 157434, overlap = 32.25
PHY-3002 : Step(2501): len = 158455, overlap = 33.25
PHY-3002 : Step(2502): len = 159552, overlap = 33
PHY-3002 : Step(2503): len = 160384, overlap = 34
PHY-3002 : Step(2504): len = 161092, overlap = 33.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00282023
PHY-3002 : Step(2505): len = 162239, overlap = 31.5
PHY-3002 : Step(2506): len = 163452, overlap = 33
PHY-3002 : Step(2507): len = 164484, overlap = 31
PHY-3002 : Step(2508): len = 165375, overlap = 31.25
PHY-3002 : Step(2509): len = 166012, overlap = 30
PHY-3002 : Step(2510): len = 166617, overlap = 28.5
PHY-3002 : Step(2511): len = 167393, overlap = 29.25
PHY-3002 : Step(2512): len = 168075, overlap = 26.25
PHY-3002 : Step(2513): len = 168464, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00511252
PHY-3002 : Step(2514): len = 169647, overlap = 26
PHY-3002 : Step(2515): len = 170174, overlap = 24.25
PHY-3002 : Step(2516): len = 170768, overlap = 24.25
PHY-3002 : Step(2517): len = 171423, overlap = 23.25
PHY-3002 : Step(2518): len = 171884, overlap = 23.25
PHY-3002 : Step(2519): len = 172214, overlap = 24.25
PHY-3002 : Step(2520): len = 172872, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023728s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (197.2%)

PHY-3001 : Legalized: Len = 173999, Over = 0
PHY-3001 : Final: Len = 173999, Over = 0
RUN-1003 : finish command "place" in  16.081417s wall, 22.557745s user + 1.872012s system = 24.429757s CPU (151.9%)

RUN-1004 : used memory is 607 MB, reserved memory is 665 MB, peak memory is 738 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1090 to 863
PHY-1001 : Pin misalignment score is improved from 863 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 304 to 37
PHY-1001 : Pin misalignment score is improved from 867 to 850
PHY-1001 : Pin misalignment score is improved from 850 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 81 to 37
PHY-1001 : End pin swap;  1.255166s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (92.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 214496, over cnt = 523(6%), over = 844, worst = 7
PHY-1002 : len = 216464, over cnt = 272(3%), over = 359, worst = 4
PHY-1002 : len = 217872, over cnt = 218(2%), over = 254, worst = 4
PHY-1002 : len = 221352, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 222120, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 222400, over cnt = 9(0%), over = 9, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  2.059309s wall, 1.965613s user + 0.046800s system = 2.012413s CPU (97.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.045809s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (102.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000086s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 459016, over cnt = 135(0%), over = 136, worst = 2
PHY-1001 : End Routed; 18.178777s wall, 20.935334s user + 0.109201s system = 21.044535s CPU (115.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 454264, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 1.480591s wall, 1.466409s user + 0.015600s system = 1.482009s CPU (100.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 453912, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.323922s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (106.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 453872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 453872
PHY-1001 : End DR Iter 3; 0.045553s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (68.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  24.067636s wall, 26.785372s user + 0.202801s system = 26.988173s CPU (112.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  27.507025s wall, 30.076993s user + 0.265202s system = 30.342195s CPU (110.3%)

RUN-1004 : used memory is 616 MB, reserved memory is 667 MB, peak memory is 738 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.888209s wall, 1.840812s user + 0.078001s system = 1.918812s CPU (101.6%)

RUN-1004 : used memory is 616 MB, reserved memory is 667 MB, peak memory is 738 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.185716s wall, 2.121614s user + 0.031200s system = 2.152814s CPU (98.5%)

RUN-1004 : used memory is 651 MB, reserved memory is 702 MB, peak memory is 738 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1119
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3055, pip num: 31559
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 920 valid insts, and 81916 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  10.477968s wall, 19.921328s user + 0.078001s system = 19.999328s CPU (190.9%)

RUN-1004 : used memory is 654 MB, reserved memory is 704 MB, peak memory is 738 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.367545s wall, 1.341609s user + 0.093601s system = 1.435209s CPU (104.9%)

RUN-1004 : used memory is 718 MB, reserved memory is 767 MB, peak memory is 738 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.844799s wall, 2.371215s user + 0.405603s system = 2.776818s CPU (10.3%)

RUN-1004 : used memory is 719 MB, reserved memory is 769 MB, peak memory is 738 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.869840s wall, 0.280802s user + 0.093601s system = 0.374402s CPU (5.4%)

RUN-1004 : used memory is 720 MB, reserved memory is 769 MB, peak memory is 738 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.844773s wall, 4.508429s user + 0.639604s system = 5.148033s CPU (14.4%)

RUN-1004 : used memory is 710 MB, reserved memory is 759 MB, peak memory is 738 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'pnumcnt2' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(179)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module UART in src/UART.v(1)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: net 'frame_length[7]' does not have a driver in src/UART.v(266)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(41)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(178)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(36)
HDL-5007 WARNING: input port 'pnumcnt2[23]' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "UART"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[0]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[0]"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[0]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[0]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[10]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[10]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[11]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[11]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[12]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[12]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[13]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[13]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[14]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[14]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[15]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[15]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[16]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[16]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[17]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[17]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[18]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[18]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[19]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[19]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[1]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[1]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[20]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[20]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[21]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[21]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[22]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[22]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[23]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[23]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[24]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[24]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[25]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[25]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[26]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[26]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[27]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[27]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[28]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[28]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[29]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[29]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[2]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[2]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[30]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[30]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[31]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[31]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[32]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[32]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[3]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[3]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[4]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[4]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[5]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[5]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[6]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[6]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[7]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[7]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[8]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[8]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[9]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[9]" in src/AHB.v(20)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[0]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[1]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[2]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[3]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[4]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[5]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[6]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[7]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in src/UART.v(320)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model UART
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7088/744 useful/useless nets, 6737/410 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 1211 distributor mux.
SYN-1016 : Merged 2968 instances.
SYN-1015 : Optimize round 1, 6325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5566/1641 useful/useless nets, 5215/1859 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uUART/uart_byte_tx/reg1_b0
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2097 better
SYN-1014 : Optimize round 3
SYN-1032 : 5556/2 useful/useless nets, 5205/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.090422s wall, 3.322821s user + 0.062400s system = 3.385222s CPU (109.5%)

RUN-1004 : used memory is 552 MB, reserved memory is 648 MB, peak memory is 738 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         3787
  #and               1250
  #nand                 0
  #or                 766
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 93
  #bufif1               0
  #MX21                72
  #FADD                 0
  #DFF               1606
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              53
#MACRO_MUX           1063

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2180   |1606   |70     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 29 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.288968s wall, 1.248008s user + 0.031200s system = 1.279208s CPU (99.2%)

RUN-1004 : used memory is 563 MB, reserved memory is 649 MB, peak memory is 738 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5641/57 useful/useless nets, 5324/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6525/0 useful/useless nets, 6209/0 useful/useless insts
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 612 better
SYN-2501 : Optimize round 2
SYN-1032 : 6441/0 useful/useless nets, 6125/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 7366/0 useful/useless nets, 7050/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 27292, tnet num: 7373, tinst num: 7040, tnode num: 48937, tedge num: 50298.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7373 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1447 (4.10), #lev = 7 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1425 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.25 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4731 instances into 1425 LUTs, name keeping = 46%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4049/0 useful/useless nets, 3733/0 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     uUART/reg2_b3
SYN-1002 :     uUART/reg2_b4
SYN-1002 :     uUART/reg2_b5
SYN-1002 :     uUART/reg2_b6
SYN-1002 :     uUART/reg2_b7
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 4039/0 useful/useless nets, 3723/5 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1599 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1425 LUT to BLE ...
SYN-4008 : Packed 1425 LUT and 533 SEQ to BLE.
SYN-4003 : Packing 1066 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1066 nodes)...
SYN-4004 : #1: Packed 382 SEQ (30231 nodes)...
SYN-4004 : #2: Packed 651 SEQ (231076 nodes)...
SYN-4004 : #3: Packed 732 SEQ (195616 nodes)...
SYN-4004 : #4: Packed 767 SEQ (146699 nodes)...
SYN-4004 : #5: Packed 798 SEQ (190204 nodes)...
SYN-4004 : #6: Packed 900 SEQ (139947 nodes)...
SYN-4004 : #7: Packed 915 SEQ (49147 nodes)...
SYN-4004 : #8: Packed 921 SEQ (6084 nodes)...
SYN-4004 : #9: Packed 921 SEQ (1378 nodes)...
SYN-4004 : #10: Packed 921 SEQ (0 nodes)...
SYN-4005 : Packed 921 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 1066 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1570/2078 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1984  |1839  |1599  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.388148s wall, 14.211691s user + 0.124801s system = 14.336492s CPU (99.6%)

RUN-1004 : used memory is 592 MB, reserved memory is 668 MB, peak memory is 738 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 30 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.852641s wall, 1.778411s user + 0.093601s system = 1.872012s CPU (101.0%)

RUN-1004 : used memory is 592 MB, reserved memory is 668 MB, peak memory is 738 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n1333' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n1334' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n1344' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n1345' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n1346' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n1347' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n1348' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n1349' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n1350' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n1351' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n1352' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n1343' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n1353' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n1354' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n1355' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n1356' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n1342' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n1341' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n1340' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n1339' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n1338' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n1337' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n1336' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n1335' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n1357' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n1358' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n1368' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n1369' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n1370' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n1371' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n1372' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n1373' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n1374' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n1375' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n1376' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n1367' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n1377' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n1378' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n1379' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n1380' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n1366' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n1365' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n1364' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n1363' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n1362' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n1361' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n1360' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n1359' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[0] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[12] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[15] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[16] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[17] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[18] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[19] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[1] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[20] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[21] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[22] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[23] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[24] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[25] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[26] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[27] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[28] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[29] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[30] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[31] useless
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1117 instances, 1011 slices, 17 macros(119 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.572205s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (100.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 449903
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%, beta_incr = 0.729196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2521): len = 287787, overlap = 19
PHY-3002 : Step(2522): len = 216858, overlap = 57
PHY-3002 : Step(2523): len = 181639, overlap = 84.25
PHY-3002 : Step(2524): len = 153216, overlap = 99.25
PHY-3002 : Step(2525): len = 131149, overlap = 113.5
PHY-3002 : Step(2526): len = 112512, overlap = 125.75
PHY-3002 : Step(2527): len = 93059.9, overlap = 138.75
PHY-3002 : Step(2528): len = 74988, overlap = 153.5
PHY-3002 : Step(2529): len = 64798.8, overlap = 162.25
PHY-3002 : Step(2530): len = 54655.3, overlap = 175.5
PHY-3002 : Step(2531): len = 44339.6, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.51279e-06
PHY-3002 : Step(2532): len = 44075.5, overlap = 186
PHY-3002 : Step(2533): len = 44758.2, overlap = 186.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65298e-06
PHY-3002 : Step(2534): len = 46155.8, overlap = 184.25
PHY-3002 : Step(2535): len = 62126.7, overlap = 157.5
PHY-3002 : Step(2536): len = 73108.7, overlap = 147
PHY-3002 : Step(2537): len = 72906.8, overlap = 146.25
PHY-3002 : Step(2538): len = 74629.1, overlap = 138.75
PHY-3002 : Step(2539): len = 77219.9, overlap = 127.25
PHY-3002 : Step(2540): len = 75812.8, overlap = 123
PHY-3002 : Step(2541): len = 75875.1, overlap = 123
PHY-3002 : Step(2542): len = 75687.9, overlap = 121.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.30596e-06
PHY-3002 : Step(2543): len = 79844.1, overlap = 118
PHY-3002 : Step(2544): len = 88188.8, overlap = 103.75
PHY-3002 : Step(2545): len = 86987, overlap = 103.75
PHY-3002 : Step(2546): len = 87607.9, overlap = 104.75
PHY-3002 : Step(2547): len = 88423.5, overlap = 104
PHY-3002 : Step(2548): len = 89407, overlap = 103
PHY-3002 : Step(2549): len = 89318.3, overlap = 97
PHY-3002 : Step(2550): len = 89364.5, overlap = 92.75
PHY-3002 : Step(2551): len = 89589.8, overlap = 92.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.86119e-05
PHY-3002 : Step(2552): len = 93666.5, overlap = 85.75
PHY-3002 : Step(2553): len = 101391, overlap = 69.5
PHY-3002 : Step(2554): len = 100927, overlap = 69
PHY-3002 : Step(2555): len = 101352, overlap = 69
PHY-3002 : Step(2556): len = 101891, overlap = 67.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.72238e-05
PHY-3002 : Step(2557): len = 110415, overlap = 50.75
PHY-3002 : Step(2558): len = 115413, overlap = 38.5
PHY-3002 : Step(2559): len = 116582, overlap = 32.75
PHY-3002 : Step(2560): len = 118195, overlap = 34.5
PHY-3002 : Step(2561): len = 119994, overlap = 34.75
PHY-3002 : Step(2562): len = 120920, overlap = 34.25
PHY-3002 : Step(2563): len = 120265, overlap = 33.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.44477e-05
PHY-3002 : Step(2564): len = 125897, overlap = 26.5
PHY-3002 : Step(2565): len = 128952, overlap = 23
PHY-3002 : Step(2566): len = 130187, overlap = 22.75
PHY-3002 : Step(2567): len = 131326, overlap = 21.25
PHY-3002 : Step(2568): len = 131291, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000148895
PHY-3002 : Step(2569): len = 136792, overlap = 15.75
PHY-3002 : Step(2570): len = 139664, overlap = 14.25
PHY-3002 : Step(2571): len = 141497, overlap = 13.75
PHY-3002 : Step(2572): len = 142391, overlap = 10.5
PHY-3002 : Step(2573): len = 142988, overlap = 9.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000297791
PHY-3002 : Step(2574): len = 146923, overlap = 10.5
PHY-3002 : Step(2575): len = 148529, overlap = 9.25
PHY-3002 : Step(2576): len = 149958, overlap = 8.5
PHY-3002 : Step(2577): len = 150263, overlap = 7.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000595581
PHY-3002 : Step(2578): len = 153926, overlap = 6.25
PHY-3002 : Step(2579): len = 155663, overlap = 5.5
PHY-3002 : Step(2580): len = 157800, overlap = 3.25
PHY-3002 : Step(2581): len = 157749, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002945s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.537188s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (95.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.415306s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (105.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.18338e-05
PHY-3002 : Step(2582): len = 150003, overlap = 17.5
PHY-3002 : Step(2583): len = 142574, overlap = 22.75
PHY-3002 : Step(2584): len = 138881, overlap = 30.25
PHY-3002 : Step(2585): len = 135714, overlap = 35.75
PHY-3002 : Step(2586): len = 133511, overlap = 40.5
PHY-3002 : Step(2587): len = 132491, overlap = 40
PHY-3002 : Step(2588): len = 132599, overlap = 37.75
PHY-3002 : Step(2589): len = 133274, overlap = 38.5
PHY-3002 : Step(2590): len = 135016, overlap = 37
PHY-3002 : Step(2591): len = 136042, overlap = 34.75
PHY-3002 : Step(2592): len = 136332, overlap = 37.5
PHY-3002 : Step(2593): len = 136761, overlap = 37.5
PHY-3002 : Step(2594): len = 136999, overlap = 37.75
PHY-3002 : Step(2595): len = 137121, overlap = 36.5
PHY-3002 : Step(2596): len = 137170, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143668
PHY-3002 : Step(2597): len = 146033, overlap = 28.75
PHY-3002 : Step(2598): len = 147996, overlap = 28.25
PHY-3002 : Step(2599): len = 149388, overlap = 27.25
PHY-3002 : Step(2600): len = 151418, overlap = 26.25
PHY-3002 : Step(2601): len = 151977, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287335
PHY-3002 : Step(2602): len = 158480, overlap = 20
PHY-3002 : Step(2603): len = 160716, overlap = 18
PHY-3002 : Step(2604): len = 163551, overlap = 16.25
PHY-3002 : Step(2605): len = 165765, overlap = 14.5
PHY-3002 : Step(2606): len = 165092, overlap = 12.75
PHY-3002 : Step(2607): len = 163781, overlap = 12.75
PHY-3002 : Step(2608): len = 163376, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000565242
PHY-3002 : Step(2609): len = 169160, overlap = 10.25
PHY-3002 : Step(2610): len = 170400, overlap = 11.25
PHY-3002 : Step(2611): len = 171998, overlap = 10.5
PHY-3002 : Step(2612): len = 172924, overlap = 10
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00113048
PHY-3002 : Step(2613): len = 176001, overlap = 8.25
PHY-3002 : Step(2614): len = 176679, overlap = 8.25
PHY-3002 : Step(2615): len = 177785, overlap = 9
PHY-3002 : Step(2616): len = 178455, overlap = 9.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00226097
PHY-3002 : Step(2617): len = 180256, overlap = 8.25
PHY-3002 : Step(2618): len = 180833, overlap = 7.5
PHY-3002 : Step(2619): len = 181599, overlap = 8
PHY-3002 : Step(2620): len = 182140, overlap = 8.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.542357s wall, 0.483603s user + 0.000000s system = 0.483603s CPU (89.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.426004s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (109.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000373135
PHY-3002 : Step(2621): len = 172165, overlap = 57.75
PHY-3002 : Step(2622): len = 165557, overlap = 50.25
PHY-3002 : Step(2623): len = 158460, overlap = 54.25
PHY-3002 : Step(2624): len = 154578, overlap = 57.25
PHY-3002 : Step(2625): len = 150638, overlap = 59
PHY-3002 : Step(2626): len = 147881, overlap = 57.25
PHY-3002 : Step(2627): len = 145061, overlap = 59.5
PHY-3002 : Step(2628): len = 142801, overlap = 63.75
PHY-3002 : Step(2629): len = 140983, overlap = 63.25
PHY-3002 : Step(2630): len = 139262, overlap = 65.25
PHY-3002 : Step(2631): len = 138232, overlap = 67
PHY-3002 : Step(2632): len = 137121, overlap = 65
PHY-3002 : Step(2633): len = 136487, overlap = 65
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000739587
PHY-3002 : Step(2634): len = 141130, overlap = 64.75
PHY-3002 : Step(2635): len = 143114, overlap = 59.5
PHY-3002 : Step(2636): len = 144521, overlap = 58.75
PHY-3002 : Step(2637): len = 146526, overlap = 53.5
PHY-3002 : Step(2638): len = 148377, overlap = 48.5
PHY-3002 : Step(2639): len = 149743, overlap = 48.75
PHY-3002 : Step(2640): len = 151090, overlap = 51.5
PHY-3002 : Step(2641): len = 151734, overlap = 53.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00144621
PHY-3002 : Step(2642): len = 154577, overlap = 53
PHY-3002 : Step(2643): len = 156235, overlap = 51.25
PHY-3002 : Step(2644): len = 157560, overlap = 49
PHY-3002 : Step(2645): len = 159079, overlap = 44.25
PHY-3002 : Step(2646): len = 160287, overlap = 46
PHY-3002 : Step(2647): len = 161626, overlap = 43
PHY-3002 : Step(2648): len = 162604, overlap = 40
PHY-3002 : Step(2649): len = 162989, overlap = 38.25
PHY-3002 : Step(2650): len = 163349, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00271447
PHY-3002 : Step(2651): len = 165003, overlap = 35.75
PHY-3002 : Step(2652): len = 165686, overlap = 35.75
PHY-3002 : Step(2653): len = 166338, overlap = 34.25
PHY-3002 : Step(2654): len = 167094, overlap = 35.25
PHY-3002 : Step(2655): len = 167880, overlap = 36.5
PHY-3002 : Step(2656): len = 168301, overlap = 37.5
PHY-3002 : Step(2657): len = 168928, overlap = 38
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00441939
PHY-3002 : Step(2658): len = 169480, overlap = 37.5
PHY-3002 : Step(2659): len = 170316, overlap = 36.5
PHY-3002 : Step(2660): len = 170812, overlap = 36
PHY-3002 : Step(2661): len = 171206, overlap = 33.25
PHY-3002 : Step(2662): len = 171566, overlap = 32.25
PHY-3002 : Step(2663): len = 171998, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.610460s wall, 0.468003s user + 0.312002s system = 0.780005s CPU (127.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 51%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.458469s wall, 0.468003s user + 0.015600s system = 0.483603s CPU (105.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.424775s wall, 0.421203s user + 0.000000s system = 0.421203s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000415685
PHY-3002 : Step(2664): len = 162416, overlap = 38.5
PHY-3002 : Step(2665): len = 159303, overlap = 38.25
PHY-3002 : Step(2666): len = 154782, overlap = 46.75
PHY-3002 : Step(2667): len = 152432, overlap = 45.25
PHY-3002 : Step(2668): len = 150515, overlap = 45.75
PHY-3002 : Step(2669): len = 148519, overlap = 46
PHY-3002 : Step(2670): len = 147195, overlap = 46.5
PHY-3002 : Step(2671): len = 146218, overlap = 47.75
PHY-3002 : Step(2672): len = 145435, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000824453
PHY-3002 : Step(2673): len = 148556, overlap = 47
PHY-3002 : Step(2674): len = 149790, overlap = 41.5
PHY-3002 : Step(2675): len = 150577, overlap = 41.25
PHY-3002 : Step(2676): len = 151648, overlap = 42
PHY-3002 : Step(2677): len = 152791, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156632
PHY-3002 : Step(2678): len = 155427, overlap = 35
PHY-3002 : Step(2679): len = 156785, overlap = 34.75
PHY-3002 : Step(2680): len = 157434, overlap = 32.25
PHY-3002 : Step(2681): len = 158455, overlap = 33.25
PHY-3002 : Step(2682): len = 159552, overlap = 33
PHY-3002 : Step(2683): len = 160384, overlap = 34
PHY-3002 : Step(2684): len = 161092, overlap = 33.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00282023
PHY-3002 : Step(2685): len = 162239, overlap = 31.5
PHY-3002 : Step(2686): len = 163452, overlap = 33
PHY-3002 : Step(2687): len = 164484, overlap = 31
PHY-3002 : Step(2688): len = 165375, overlap = 31.25
PHY-3002 : Step(2689): len = 166012, overlap = 30
PHY-3002 : Step(2690): len = 166617, overlap = 28.5
PHY-3002 : Step(2691): len = 167393, overlap = 29.25
PHY-3002 : Step(2692): len = 168075, overlap = 26.25
PHY-3002 : Step(2693): len = 168464, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00511252
PHY-3002 : Step(2694): len = 169647, overlap = 26
PHY-3002 : Step(2695): len = 170174, overlap = 24.25
PHY-3002 : Step(2696): len = 170768, overlap = 24.25
PHY-3002 : Step(2697): len = 171423, overlap = 23.25
PHY-3002 : Step(2698): len = 171884, overlap = 23.25
PHY-3002 : Step(2699): len = 172214, overlap = 24.25
PHY-3002 : Step(2700): len = 172872, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026682s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (175.4%)

PHY-3001 : Legalized: Len = 173999, Over = 0
PHY-3001 : Final: Len = 173999, Over = 0
RUN-1003 : finish command "place" in  17.449273s wall, 23.790153s user + 1.716011s system = 25.506163s CPU (146.2%)

RUN-1004 : used memory is 594 MB, reserved memory is 669 MB, peak memory is 738 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1090 to 863
PHY-1001 : Pin misalignment score is improved from 863 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 304 to 37
PHY-1001 : Pin misalignment score is improved from 867 to 850
PHY-1001 : Pin misalignment score is improved from 850 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 81 to 37
PHY-1001 : End pin swap;  1.147160s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (103.4%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 214496, over cnt = 523(6%), over = 844, worst = 7
PHY-1002 : len = 216464, over cnt = 272(3%), over = 359, worst = 4
PHY-1002 : len = 217872, over cnt = 218(2%), over = 254, worst = 4
PHY-1002 : len = 221352, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 222120, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 222400, over cnt = 9(0%), over = 9, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  2.087381s wall, 2.028013s user + 0.031200s system = 2.059213s CPU (98.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.045000s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (104.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000106s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 459016, over cnt = 135(0%), over = 136, worst = 2
PHY-1001 : End Routed; 18.063876s wall, 20.826134s user + 0.093601s system = 20.919734s CPU (115.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 454264, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 1.491423s wall, 1.513210s user + 0.000000s system = 1.513210s CPU (101.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 453912, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.318699s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (97.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 453872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 453872
PHY-1001 : End DR Iter 3; 0.044359s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (105.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  24.299552s wall, 26.769772s user + 0.218401s system = 26.988173s CPU (111.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  27.660271s wall, 30.123793s user + 0.249602s system = 30.373395s CPU (109.8%)

RUN-1004 : used memory is 625 MB, reserved memory is 672 MB, peak memory is 738 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.922163s wall, 1.762811s user + 0.124801s system = 1.887612s CPU (98.2%)

RUN-1004 : used memory is 629 MB, reserved memory is 672 MB, peak memory is 738 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.168939s wall, 2.137214s user + 0.015600s system = 2.152814s CPU (99.3%)

RUN-1004 : used memory is 669 MB, reserved memory is 711 MB, peak memory is 738 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1119
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3055, pip num: 31559
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 920 valid insts, and 81916 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  9.602729s wall, 18.361318s user + 0.062400s system = 18.423718s CPU (191.9%)

RUN-1004 : used memory is 673 MB, reserved memory is 714 MB, peak memory is 738 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.397469s wall, 1.310408s user + 0.062400s system = 1.372809s CPU (98.2%)

RUN-1004 : used memory is 741 MB, reserved memory is 778 MB, peak memory is 744 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.892000s wall, 2.792418s user + 0.608404s system = 3.400822s CPU (12.6%)

RUN-1004 : used memory is 743 MB, reserved memory is 780 MB, peak memory is 745 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.882940s wall, 0.421203s user + 0.156001s system = 0.577204s CPU (8.4%)

RUN-1004 : used memory is 743 MB, reserved memory is 780 MB, peak memory is 757 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.942286s wall, 5.007632s user + 0.842405s system = 5.850038s CPU (16.3%)

RUN-1004 : used memory is 732 MB, reserved memory is 769 MB, peak memory is 757 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'pnumcnt2' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(179)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module UART in src/UART.v(1)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: net 'frame_length[7]' does not have a driver in src/UART.v(266)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(41)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(178)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(36)
HDL-5007 WARNING: input port 'pnumcnt2[23]' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "UART"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[0]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[0]"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[0]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[0]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[10]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[10]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[11]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[11]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[12]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[12]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[13]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[13]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[14]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[14]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[15]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[15]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[16]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[16]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[17]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[17]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[18]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[18]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[19]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[19]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[1]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[1]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[20]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[20]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[21]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[21]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[22]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[22]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[23]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[23]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[24]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[24]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[25]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[25]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[26]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[26]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[27]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[27]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[28]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[28]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[29]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[29]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[2]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[2]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[30]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[30]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[31]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[31]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[32]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[32]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[3]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[3]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[4]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[4]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[5]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[5]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[6]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[6]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[7]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[7]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[8]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[8]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[9]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[9]" in src/AHB.v(20)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[0]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[1]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[2]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[3]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[4]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[5]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[6]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[7]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in src/UART.v(320)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model UART
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7088/744 useful/useless nets, 6737/410 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 1211 distributor mux.
SYN-1016 : Merged 2968 instances.
SYN-1015 : Optimize round 1, 6325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5566/1641 useful/useless nets, 5215/1859 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uUART/uart_byte_tx/reg1_b0
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2097 better
SYN-1014 : Optimize round 3
SYN-1032 : 5556/2 useful/useless nets, 5205/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.016296s wall, 3.166820s user + 0.109201s system = 3.276021s CPU (108.6%)

RUN-1004 : used memory is 587 MB, reserved memory is 658 MB, peak memory is 757 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         3787
  #and               1250
  #nand                 0
  #or                 766
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 93
  #bufif1               0
  #MX21                72
  #FADD                 0
  #DFF               1606
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              53
#MACRO_MUX           1063

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2180   |1606   |70     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 31 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.287121s wall, 1.232408s user + 0.031200s system = 1.263608s CPU (98.2%)

RUN-1004 : used memory is 595 MB, reserved memory is 660 MB, peak memory is 757 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5641/57 useful/useless nets, 5324/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6525/0 useful/useless nets, 6209/0 useful/useless insts
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 612 better
SYN-2501 : Optimize round 2
SYN-1032 : 6441/0 useful/useless nets, 6125/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 7366/0 useful/useless nets, 7050/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 27292, tnet num: 7373, tinst num: 7040, tnode num: 48937, tedge num: 50298.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7373 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1447 (4.10), #lev = 7 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1425 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.26 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4731 instances into 1425 LUTs, name keeping = 46%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4049/0 useful/useless nets, 3733/0 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     uUART/reg2_b3
SYN-1002 :     uUART/reg2_b4
SYN-1002 :     uUART/reg2_b5
SYN-1002 :     uUART/reg2_b6
SYN-1002 :     uUART/reg2_b7
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 4039/0 useful/useless nets, 3723/5 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1599 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1425 LUT to BLE ...
SYN-4008 : Packed 1425 LUT and 533 SEQ to BLE.
SYN-4003 : Packing 1066 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1066 nodes)...
SYN-4004 : #1: Packed 382 SEQ (30231 nodes)...
SYN-4004 : #2: Packed 651 SEQ (231076 nodes)...
SYN-4004 : #3: Packed 732 SEQ (195616 nodes)...
SYN-4004 : #4: Packed 767 SEQ (146699 nodes)...
SYN-4004 : #5: Packed 798 SEQ (190204 nodes)...
SYN-4004 : #6: Packed 900 SEQ (139947 nodes)...
SYN-4004 : #7: Packed 915 SEQ (49147 nodes)...
SYN-4004 : #8: Packed 921 SEQ (6084 nodes)...
SYN-4004 : #9: Packed 921 SEQ (1378 nodes)...
SYN-4004 : #10: Packed 921 SEQ (0 nodes)...
SYN-4005 : Packed 921 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 1066 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1570/2078 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1984  |1839  |1599  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.443874s wall, 14.398892s user + 0.124801s system = 14.523693s CPU (100.6%)

RUN-1004 : used memory is 627 MB, reserved memory is 682 MB, peak memory is 757 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 32 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.897307s wall, 1.809612s user + 0.078001s system = 1.887612s CPU (99.5%)

RUN-1004 : used memory is 627 MB, reserved memory is 682 MB, peak memory is 757 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n1333' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n1334' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n1344' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n1345' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n1346' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n1347' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n1348' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n1349' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n1350' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n1351' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n1352' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n1343' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n1353' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n1354' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n1355' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n1356' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n1342' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n1341' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n1340' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n1339' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n1338' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n1337' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n1336' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n1335' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n1357' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n1358' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n1368' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n1369' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n1370' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n1371' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n1372' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n1373' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n1374' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n1375' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n1376' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n1367' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n1377' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n1378' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n1379' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n1380' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n1366' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n1365' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n1364' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n1363' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n1362' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n1361' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n1360' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n1359' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[0] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[12] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[15] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[16] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[17] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[18] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[19] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[1] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[20] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[21] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[22] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[23] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[24] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[25] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[26] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[27] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[28] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[29] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[30] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[31] useless
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1117 instances, 1011 slices, 17 macros(119 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.580167s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (99.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 449903
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%, beta_incr = 0.729196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2701): len = 287787, overlap = 19
PHY-3002 : Step(2702): len = 216858, overlap = 57
PHY-3002 : Step(2703): len = 181639, overlap = 84.25
PHY-3002 : Step(2704): len = 153216, overlap = 99.25
PHY-3002 : Step(2705): len = 131149, overlap = 113.5
PHY-3002 : Step(2706): len = 112512, overlap = 125.75
PHY-3002 : Step(2707): len = 93059.9, overlap = 138.75
PHY-3002 : Step(2708): len = 74988, overlap = 153.5
PHY-3002 : Step(2709): len = 64798.8, overlap = 162.25
PHY-3002 : Step(2710): len = 54655.3, overlap = 175.5
PHY-3002 : Step(2711): len = 44339.6, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.51279e-06
PHY-3002 : Step(2712): len = 44075.5, overlap = 186
PHY-3002 : Step(2713): len = 44758.2, overlap = 186.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65298e-06
PHY-3002 : Step(2714): len = 46155.8, overlap = 184.25
PHY-3002 : Step(2715): len = 62126.7, overlap = 157.5
PHY-3002 : Step(2716): len = 73108.7, overlap = 147
PHY-3002 : Step(2717): len = 72906.8, overlap = 146.25
PHY-3002 : Step(2718): len = 74629.1, overlap = 138.75
PHY-3002 : Step(2719): len = 77219.9, overlap = 127.25
PHY-3002 : Step(2720): len = 75812.8, overlap = 123
PHY-3002 : Step(2721): len = 75875.1, overlap = 123
PHY-3002 : Step(2722): len = 75687.9, overlap = 121.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.30596e-06
PHY-3002 : Step(2723): len = 79844.1, overlap = 118
PHY-3002 : Step(2724): len = 88188.8, overlap = 103.75
PHY-3002 : Step(2725): len = 86987, overlap = 103.75
PHY-3002 : Step(2726): len = 87607.9, overlap = 104.75
PHY-3002 : Step(2727): len = 88423.5, overlap = 104
PHY-3002 : Step(2728): len = 89407, overlap = 103
PHY-3002 : Step(2729): len = 89318.3, overlap = 97
PHY-3002 : Step(2730): len = 89364.5, overlap = 92.75
PHY-3002 : Step(2731): len = 89589.8, overlap = 92.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.86119e-05
PHY-3002 : Step(2732): len = 93666.5, overlap = 85.75
PHY-3002 : Step(2733): len = 101391, overlap = 69.5
PHY-3002 : Step(2734): len = 100927, overlap = 69
PHY-3002 : Step(2735): len = 101352, overlap = 69
PHY-3002 : Step(2736): len = 101891, overlap = 67.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.72238e-05
PHY-3002 : Step(2737): len = 110415, overlap = 50.75
PHY-3002 : Step(2738): len = 115413, overlap = 38.5
PHY-3002 : Step(2739): len = 116582, overlap = 32.75
PHY-3002 : Step(2740): len = 118195, overlap = 34.5
PHY-3002 : Step(2741): len = 119994, overlap = 34.75
PHY-3002 : Step(2742): len = 120920, overlap = 34.25
PHY-3002 : Step(2743): len = 120265, overlap = 33.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.44477e-05
PHY-3002 : Step(2744): len = 125897, overlap = 26.5
PHY-3002 : Step(2745): len = 128952, overlap = 23
PHY-3002 : Step(2746): len = 130187, overlap = 22.75
PHY-3002 : Step(2747): len = 131326, overlap = 21.25
PHY-3002 : Step(2748): len = 131291, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000148895
PHY-3002 : Step(2749): len = 136792, overlap = 15.75
PHY-3002 : Step(2750): len = 139664, overlap = 14.25
PHY-3002 : Step(2751): len = 141497, overlap = 13.75
PHY-3002 : Step(2752): len = 142391, overlap = 10.5
PHY-3002 : Step(2753): len = 142988, overlap = 9.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000297791
PHY-3002 : Step(2754): len = 146923, overlap = 10.5
PHY-3002 : Step(2755): len = 148529, overlap = 9.25
PHY-3002 : Step(2756): len = 149958, overlap = 8.5
PHY-3002 : Step(2757): len = 150263, overlap = 7.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000595581
PHY-3002 : Step(2758): len = 153926, overlap = 6.25
PHY-3002 : Step(2759): len = 155663, overlap = 5.5
PHY-3002 : Step(2760): len = 157800, overlap = 3.25
PHY-3002 : Step(2761): len = 157749, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002468s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.539144s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (101.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.400165s wall, 0.405603s user + 0.015600s system = 0.421203s CPU (105.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.18338e-05
PHY-3002 : Step(2762): len = 150003, overlap = 17.5
PHY-3002 : Step(2763): len = 142574, overlap = 22.75
PHY-3002 : Step(2764): len = 138881, overlap = 30.25
PHY-3002 : Step(2765): len = 135714, overlap = 35.75
PHY-3002 : Step(2766): len = 133511, overlap = 40.5
PHY-3002 : Step(2767): len = 132491, overlap = 40
PHY-3002 : Step(2768): len = 132599, overlap = 37.75
PHY-3002 : Step(2769): len = 133274, overlap = 38.5
PHY-3002 : Step(2770): len = 135016, overlap = 37
PHY-3002 : Step(2771): len = 136042, overlap = 34.75
PHY-3002 : Step(2772): len = 136332, overlap = 37.5
PHY-3002 : Step(2773): len = 136761, overlap = 37.5
PHY-3002 : Step(2774): len = 136999, overlap = 37.75
PHY-3002 : Step(2775): len = 137121, overlap = 36.5
PHY-3002 : Step(2776): len = 137170, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143668
PHY-3002 : Step(2777): len = 146033, overlap = 28.75
PHY-3002 : Step(2778): len = 147996, overlap = 28.25
PHY-3002 : Step(2779): len = 149388, overlap = 27.25
PHY-3002 : Step(2780): len = 151418, overlap = 26.25
PHY-3002 : Step(2781): len = 151977, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287335
PHY-3002 : Step(2782): len = 158480, overlap = 20
PHY-3002 : Step(2783): len = 160716, overlap = 18
PHY-3002 : Step(2784): len = 163551, overlap = 16.25
PHY-3002 : Step(2785): len = 165765, overlap = 14.5
PHY-3002 : Step(2786): len = 165092, overlap = 12.75
PHY-3002 : Step(2787): len = 163781, overlap = 12.75
PHY-3002 : Step(2788): len = 163376, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000565242
PHY-3002 : Step(2789): len = 169160, overlap = 10.25
PHY-3002 : Step(2790): len = 170400, overlap = 11.25
PHY-3002 : Step(2791): len = 171998, overlap = 10.5
PHY-3002 : Step(2792): len = 172924, overlap = 10
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00113048
PHY-3002 : Step(2793): len = 176001, overlap = 8.25
PHY-3002 : Step(2794): len = 176679, overlap = 8.25
PHY-3002 : Step(2795): len = 177785, overlap = 9
PHY-3002 : Step(2796): len = 178455, overlap = 9.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00226097
PHY-3002 : Step(2797): len = 180256, overlap = 8.25
PHY-3002 : Step(2798): len = 180833, overlap = 7.5
PHY-3002 : Step(2799): len = 181599, overlap = 8
PHY-3002 : Step(2800): len = 182140, overlap = 8.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.505057s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (101.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.415989s wall, 0.421203s user + 0.015600s system = 0.436803s CPU (105.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000373135
PHY-3002 : Step(2801): len = 172165, overlap = 57.75
PHY-3002 : Step(2802): len = 165557, overlap = 50.25
PHY-3002 : Step(2803): len = 158460, overlap = 54.25
PHY-3002 : Step(2804): len = 154578, overlap = 57.25
PHY-3002 : Step(2805): len = 150638, overlap = 59
PHY-3002 : Step(2806): len = 147881, overlap = 57.25
PHY-3002 : Step(2807): len = 145061, overlap = 59.5
PHY-3002 : Step(2808): len = 142801, overlap = 63.75
PHY-3002 : Step(2809): len = 140983, overlap = 63.25
PHY-3002 : Step(2810): len = 139262, overlap = 65.25
PHY-3002 : Step(2811): len = 138232, overlap = 67
PHY-3002 : Step(2812): len = 137121, overlap = 65
PHY-3002 : Step(2813): len = 136487, overlap = 65
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000739587
PHY-3002 : Step(2814): len = 141130, overlap = 64.75
PHY-3002 : Step(2815): len = 143114, overlap = 59.5
PHY-3002 : Step(2816): len = 144521, overlap = 58.75
PHY-3002 : Step(2817): len = 146526, overlap = 53.5
PHY-3002 : Step(2818): len = 148377, overlap = 48.5
PHY-3002 : Step(2819): len = 149743, overlap = 48.75
PHY-3002 : Step(2820): len = 151090, overlap = 51.5
PHY-3002 : Step(2821): len = 151734, overlap = 53.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00144621
PHY-3002 : Step(2822): len = 154577, overlap = 53
PHY-3002 : Step(2823): len = 156235, overlap = 51.25
PHY-3002 : Step(2824): len = 157560, overlap = 49
PHY-3002 : Step(2825): len = 159079, overlap = 44.25
PHY-3002 : Step(2826): len = 160287, overlap = 46
PHY-3002 : Step(2827): len = 161626, overlap = 43
PHY-3002 : Step(2828): len = 162604, overlap = 40
PHY-3002 : Step(2829): len = 162989, overlap = 38.25
PHY-3002 : Step(2830): len = 163349, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00271447
PHY-3002 : Step(2831): len = 165003, overlap = 35.75
PHY-3002 : Step(2832): len = 165686, overlap = 35.75
PHY-3002 : Step(2833): len = 166338, overlap = 34.25
PHY-3002 : Step(2834): len = 167094, overlap = 35.25
PHY-3002 : Step(2835): len = 167880, overlap = 36.5
PHY-3002 : Step(2836): len = 168301, overlap = 37.5
PHY-3002 : Step(2837): len = 168928, overlap = 38
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00441939
PHY-3002 : Step(2838): len = 169480, overlap = 37.5
PHY-3002 : Step(2839): len = 170316, overlap = 36.5
PHY-3002 : Step(2840): len = 170812, overlap = 36
PHY-3002 : Step(2841): len = 171206, overlap = 33.25
PHY-3002 : Step(2842): len = 171566, overlap = 32.25
PHY-3002 : Step(2843): len = 171998, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.629020s wall, 0.452403s user + 0.280802s system = 0.733205s CPU (116.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 51%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.454800s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (99.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.413414s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (98.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000415685
PHY-3002 : Step(2844): len = 162416, overlap = 38.5
PHY-3002 : Step(2845): len = 159303, overlap = 38.25
PHY-3002 : Step(2846): len = 154782, overlap = 46.75
PHY-3002 : Step(2847): len = 152432, overlap = 45.25
PHY-3002 : Step(2848): len = 150515, overlap = 45.75
PHY-3002 : Step(2849): len = 148519, overlap = 46
PHY-3002 : Step(2850): len = 147195, overlap = 46.5
PHY-3002 : Step(2851): len = 146218, overlap = 47.75
PHY-3002 : Step(2852): len = 145435, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000824453
PHY-3002 : Step(2853): len = 148556, overlap = 47
PHY-3002 : Step(2854): len = 149790, overlap = 41.5
PHY-3002 : Step(2855): len = 150577, overlap = 41.25
PHY-3002 : Step(2856): len = 151648, overlap = 42
PHY-3002 : Step(2857): len = 152791, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156632
PHY-3002 : Step(2858): len = 155427, overlap = 35
PHY-3002 : Step(2859): len = 156785, overlap = 34.75
PHY-3002 : Step(2860): len = 157434, overlap = 32.25
PHY-3002 : Step(2861): len = 158455, overlap = 33.25
PHY-3002 : Step(2862): len = 159552, overlap = 33
PHY-3002 : Step(2863): len = 160384, overlap = 34
PHY-3002 : Step(2864): len = 161092, overlap = 33.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00282023
PHY-3002 : Step(2865): len = 162239, overlap = 31.5
PHY-3002 : Step(2866): len = 163452, overlap = 33
PHY-3002 : Step(2867): len = 164484, overlap = 31
PHY-3002 : Step(2868): len = 165375, overlap = 31.25
PHY-3002 : Step(2869): len = 166012, overlap = 30
PHY-3002 : Step(2870): len = 166617, overlap = 28.5
PHY-3002 : Step(2871): len = 167393, overlap = 29.25
PHY-3002 : Step(2872): len = 168075, overlap = 26.25
PHY-3002 : Step(2873): len = 168464, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00511252
PHY-3002 : Step(2874): len = 169647, overlap = 26
PHY-3002 : Step(2875): len = 170174, overlap = 24.25
PHY-3002 : Step(2876): len = 170768, overlap = 24.25
PHY-3002 : Step(2877): len = 171423, overlap = 23.25
PHY-3002 : Step(2878): len = 171884, overlap = 23.25
PHY-3002 : Step(2879): len = 172214, overlap = 24.25
PHY-3002 : Step(2880): len = 172872, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023039s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (67.7%)

PHY-3001 : Legalized: Len = 173999, Over = 0
PHY-3001 : Final: Len = 173999, Over = 0
RUN-1003 : finish command "place" in  16.170375s wall, 22.994547s user + 1.918812s system = 24.913360s CPU (154.1%)

RUN-1004 : used memory is 629 MB, reserved memory is 683 MB, peak memory is 757 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1090 to 863
PHY-1001 : Pin misalignment score is improved from 863 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 304 to 37
PHY-1001 : Pin misalignment score is improved from 867 to 850
PHY-1001 : Pin misalignment score is improved from 850 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 81 to 37
PHY-1001 : End pin swap;  1.113769s wall, 1.123207s user + 0.015600s system = 1.138807s CPU (102.2%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 214496, over cnt = 523(6%), over = 844, worst = 7
PHY-1002 : len = 216464, over cnt = 272(3%), over = 359, worst = 4
PHY-1002 : len = 217872, over cnt = 218(2%), over = 254, worst = 4
PHY-1002 : len = 221352, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 222120, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 222400, over cnt = 9(0%), over = 9, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  2.045720s wall, 2.059213s user + 0.062400s system = 2.121614s CPU (103.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.045135s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (138.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000062s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 459016, over cnt = 135(0%), over = 136, worst = 2
PHY-1001 : End Routed; 18.410158s wall, 21.091335s user + 0.109201s system = 21.200536s CPU (115.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 454264, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 1.622382s wall, 1.622410s user + 0.000000s system = 1.622410s CPU (100.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 453912, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.354575s wall, 0.343202s user + 0.015600s system = 0.358802s CPU (101.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 453872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 453872
PHY-1001 : End DR Iter 3; 0.047244s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (99.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  24.596708s wall, 27.253375s user + 0.171601s system = 27.424976s CPU (111.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  27.877273s wall, 30.576196s user + 0.249602s system = 30.825798s CPU (110.6%)

RUN-1004 : used memory is 635 MB, reserved memory is 688 MB, peak memory is 757 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.913385s wall, 1.887612s user + 0.046800s system = 1.934412s CPU (101.1%)

RUN-1004 : used memory is 635 MB, reserved memory is 688 MB, peak memory is 757 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.193287s wall, 2.184014s user + 0.015600s system = 2.199614s CPU (100.3%)

RUN-1004 : used memory is 673 MB, reserved memory is 724 MB, peak memory is 757 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1119
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3055, pip num: 31559
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 920 valid insts, and 81916 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  10.130714s wall, 19.141323s user + 0.015600s system = 19.156923s CPU (189.1%)

RUN-1004 : used memory is 675 MB, reserved memory is 726 MB, peak memory is 757 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.376019s wall, 1.357209s user + 0.078001s system = 1.435209s CPU (104.3%)

RUN-1004 : used memory is 743 MB, reserved memory is 792 MB, peak memory is 757 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.050588s wall, 2.137214s user + 0.546003s system = 2.683217s CPU (9.9%)

RUN-1004 : used memory is 745 MB, reserved memory is 794 MB, peak memory is 757 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.858588s wall, 0.265202s user + 0.124801s system = 0.390002s CPU (5.7%)

RUN-1004 : used memory is 754 MB, reserved memory is 802 MB, peak memory is 768 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.046574s wall, 4.258827s user + 0.826805s system = 5.085633s CPU (14.1%)

RUN-1004 : used memory is 743 MB, reserved memory is 792 MB, peak memory is 768 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'pnumcnt2' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(179)
HDL-5007 WARNING: port 'pnumcnt3' is not connected on this instance in CPLD_SOC_AHB_TOP.v(179)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module UART in src/UART.v(1)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: net 'frame_length[7]' does not have a driver in src/UART.v(266)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(41)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(178)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(36)
HDL-5007 WARNING: input port 'pnumcnt2[23]' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(107)
HDL-5007 WARNING: input port 'pnumcnt3[23]' is not connected on this instance in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "UART"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[0]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[0]"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[0]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[0]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[10]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[10]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[11]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[11]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[12]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[12]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[13]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[13]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[14]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[14]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[15]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[15]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[16]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[16]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[17]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[17]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[18]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[18]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[19]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[19]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[1]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[1]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[20]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[20]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[21]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[21]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[22]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[22]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[23]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[23]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[24]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[24]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[25]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[25]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[26]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[26]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[27]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[27]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[28]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[28]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[29]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[29]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[2]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[2]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[30]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[30]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[31]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[31]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[32]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[32]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[3]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[3]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[4]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[4]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[5]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[5]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[6]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[6]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[7]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[7]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[8]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[8]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[9]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[9]" in src/AHB.v(20)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[0]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[1]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[2]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[3]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[4]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[5]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[6]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[7]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in src/UART.v(320)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model UART
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7088/744 useful/useless nets, 6737/410 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 1211 distributor mux.
SYN-1016 : Merged 2967 instances.
SYN-1015 : Optimize round 1, 6324 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5569/1641 useful/useless nets, 5218/1859 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uUART/uart_byte_tx/reg1_b0
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2095 better
SYN-1014 : Optimize round 3
SYN-1032 : 5559/2 useful/useless nets, 5208/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.060306s wall, 3.260421s user + 0.046800s system = 3.307221s CPU (108.1%)

RUN-1004 : used memory is 616 MB, reserved memory is 669 MB, peak memory is 768 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         3790
  #and               1250
  #nand                 0
  #or                 769
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 93
  #bufif1               0
  #MX21                72
  #FADD                 0
  #DFF               1606
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              53
#MACRO_MUX           1063

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2183   |1606   |70     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 33 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.314660s wall, 1.248008s user + 0.062400s system = 1.310408s CPU (99.7%)

RUN-1004 : used memory is 617 MB, reserved memory is 670 MB, peak memory is 768 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5644/57 useful/useless nets, 5327/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6528/0 useful/useless nets, 6212/0 useful/useless insts
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 612 better
SYN-2501 : Optimize round 2
SYN-1032 : 6444/0 useful/useless nets, 6128/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 7369/0 useful/useless nets, 7053/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 27301, tnet num: 7376, tinst num: 7043, tnode num: 48946, tedge num: 50310.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7376 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1445 (4.07), #lev = 7 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1425 (4.06), #lev = 7 (4.02)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.05), #lev = 7 (4.02)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.05), #lev = 7 (4.02)
SYN-3001 : Logic optimization runtime opt =   0.26 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4734 instances into 1425 LUTs, name keeping = 46%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4049/0 useful/useless nets, 3733/0 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     uUART/reg2_b3
SYN-1002 :     uUART/reg2_b4
SYN-1002 :     uUART/reg2_b5
SYN-1002 :     uUART/reg2_b6
SYN-1002 :     uUART/reg2_b7
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 4039/0 useful/useless nets, 3723/5 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1599 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1425 LUT to BLE ...
SYN-4008 : Packed 1425 LUT and 533 SEQ to BLE.
SYN-4003 : Packing 1066 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1066 nodes)...
SYN-4004 : #1: Packed 379 SEQ (30236 nodes)...
SYN-4004 : #2: Packed 642 SEQ (229899 nodes)...
SYN-4004 : #3: Packed 733 SEQ (200472 nodes)...
SYN-4004 : #4: Packed 780 SEQ (154561 nodes)...
SYN-4004 : #5: Packed 812 SEQ (188638 nodes)...
SYN-4004 : #6: Packed 901 SEQ (137989 nodes)...
SYN-4004 : #7: Packed 917 SEQ (46185 nodes)...
SYN-4004 : #8: Packed 923 SEQ (5233 nodes)...
SYN-4004 : #9: Packed 923 SEQ (1092 nodes)...
SYN-4004 : #10: Packed 923 SEQ (0 nodes)...
SYN-4005 : Packed 923 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 1066 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1568/2076 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1982
  #lut only           383   out of   1982   19.32%
  #reg only           143   out of   1982    7.21%
  #lut&reg           1456   out of   1982   73.46%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1982  |1839  |1599  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.761828s wall, 16.036903s user + 0.343202s system = 16.380105s CPU (111.0%)

RUN-1004 : used memory is 644 MB, reserved memory is 699 MB, peak memory is 768 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 34 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.911483s wall, 2.199614s user + 0.109201s system = 2.308815s CPU (120.8%)

RUN-1004 : used memory is 644 MB, reserved memory is 699 MB, peak memory is 768 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n1333' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n1334' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n1344' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n1345' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n1346' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n1347' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n1348' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n1349' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n1350' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n1351' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n1352' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n1343' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n1353' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n1354' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n1355' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n1356' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n1342' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n1341' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n1340' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n1339' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n1338' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n1337' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n1336' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n1335' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n1357' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n1358' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n1368' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n1369' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n1370' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n1371' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n1372' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n1373' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n1374' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n1375' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n1376' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n1367' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n1377' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n1378' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n1379' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n1380' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n1366' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n1365' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n1364' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n1363' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n1362' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n1361' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n1360' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n1359' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[0] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[12] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[15] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[16] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[17] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[18] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[19] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[1] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[20] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[21] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[22] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[23] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[24] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[25] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[26] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[27] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[28] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[29] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[30] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[31] useless
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1118 instances
RUN-1001 : 505 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1805 nets have 2 pins
RUN-1001 : 941 nets have [3 - 5] pins
RUN-1001 : 156 nets have [6 - 10] pins
RUN-1001 : 66 nets have [11 - 20] pins
RUN-1001 : 63 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1116 instances, 1010 slices, 17 macros(119 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12787, tnet num: 3053, tinst num: 1116, tnode num: 16003, tedge num: 20885.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.687765s wall, 0.842405s user + 0.031200s system = 0.873606s CPU (127.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 445313
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%, beta_incr = 0.729464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2881): len = 278280, overlap = 24.25
PHY-3002 : Step(2882): len = 209366, overlap = 60.5
PHY-3002 : Step(2883): len = 172364, overlap = 86.25
PHY-3002 : Step(2884): len = 145225, overlap = 107
PHY-3002 : Step(2885): len = 121990, overlap = 121
PHY-3002 : Step(2886): len = 101085, overlap = 129.75
PHY-3002 : Step(2887): len = 84411.8, overlap = 139.75
PHY-3002 : Step(2888): len = 65337.2, overlap = 157.75
PHY-3002 : Step(2889): len = 58193.7, overlap = 164.25
PHY-3002 : Step(2890): len = 46375.4, overlap = 186
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.47345e-06
PHY-3002 : Step(2891): len = 45576.9, overlap = 184.25
PHY-3002 : Step(2892): len = 46953.6, overlap = 179.25
PHY-3002 : Step(2893): len = 51571.3, overlap = 166.75
PHY-3002 : Step(2894): len = 50897.7, overlap = 164.75
PHY-3002 : Step(2895): len = 52037.4, overlap = 162.25
PHY-3002 : Step(2896): len = 55550.8, overlap = 159
PHY-3002 : Step(2897): len = 58123.8, overlap = 150.75
PHY-3002 : Step(2898): len = 59268, overlap = 148
PHY-3002 : Step(2899): len = 60123.5, overlap = 146.75
PHY-3002 : Step(2900): len = 61050.7, overlap = 144.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.94689e-06
PHY-3002 : Step(2901): len = 62508.2, overlap = 142
PHY-3002 : Step(2902): len = 65716.3, overlap = 137
PHY-3002 : Step(2903): len = 66824.1, overlap = 130.75
PHY-3002 : Step(2904): len = 68379.1, overlap = 125.75
PHY-3002 : Step(2905): len = 70322.3, overlap = 121.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.89379e-06
PHY-3002 : Step(2906): len = 73042.9, overlap = 116.5
PHY-3002 : Step(2907): len = 82613.8, overlap = 98.25
PHY-3002 : Step(2908): len = 83394, overlap = 92.5
PHY-3002 : Step(2909): len = 84170.2, overlap = 89.25
PHY-3002 : Step(2910): len = 85723.2, overlap = 86.25
PHY-3002 : Step(2911): len = 87645, overlap = 80.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.97876e-05
PHY-3002 : Step(2912): len = 92437.9, overlap = 73.5
PHY-3002 : Step(2913): len = 101977, overlap = 57
PHY-3002 : Step(2914): len = 102903, overlap = 54.5
PHY-3002 : Step(2915): len = 103867, overlap = 54.75
PHY-3002 : Step(2916): len = 104636, overlap = 55
PHY-3002 : Step(2917): len = 105570, overlap = 54
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.95752e-05
PHY-3002 : Step(2918): len = 111097, overlap = 42
PHY-3002 : Step(2919): len = 115959, overlap = 33.75
PHY-3002 : Step(2920): len = 116277, overlap = 33.75
PHY-3002 : Step(2921): len = 117181, overlap = 32.5
PHY-3002 : Step(2922): len = 117423, overlap = 33
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.91503e-05
PHY-3002 : Step(2923): len = 124369, overlap = 28.75
PHY-3002 : Step(2924): len = 127470, overlap = 24.5
PHY-3002 : Step(2925): len = 129485, overlap = 21.5
PHY-3002 : Step(2926): len = 131283, overlap = 17.25
PHY-3002 : Step(2927): len = 132065, overlap = 16.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000158301
PHY-3002 : Step(2928): len = 137218, overlap = 11
PHY-3002 : Step(2929): len = 139744, overlap = 9.5
PHY-3002 : Step(2930): len = 141575, overlap = 10.5
PHY-3002 : Step(2931): len = 142008, overlap = 10.25
PHY-3002 : Step(2932): len = 141881, overlap = 10.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000316601
PHY-3002 : Step(2933): len = 146484, overlap = 8.25
PHY-3002 : Step(2934): len = 147755, overlap = 8.25
PHY-3002 : Step(2935): len = 149211, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002597s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729464
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.473603s wall, 0.670804s user + 0.031200s system = 0.702005s CPU (148.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.429977s wall, 0.686404s user + 0.078001s system = 0.764405s CPU (177.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.49301e-05
PHY-3002 : Step(2936): len = 141371, overlap = 28.25
PHY-3002 : Step(2937): len = 135840, overlap = 32.5
PHY-3002 : Step(2938): len = 131159, overlap = 34.75
PHY-3002 : Step(2939): len = 127064, overlap = 34
PHY-3002 : Step(2940): len = 123425, overlap = 39.75
PHY-3002 : Step(2941): len = 121618, overlap = 42
PHY-3002 : Step(2942): len = 120121, overlap = 44
PHY-3002 : Step(2943): len = 119837, overlap = 46.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.6375e-05
PHY-3002 : Step(2944): len = 131630, overlap = 36.25
PHY-3002 : Step(2945): len = 133631, overlap = 33.75
PHY-3002 : Step(2946): len = 135325, overlap = 33.25
PHY-3002 : Step(2947): len = 137471, overlap = 28.75
PHY-3002 : Step(2948): len = 138406, overlap = 30
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00017275
PHY-3002 : Step(2949): len = 146231, overlap = 21
PHY-3002 : Step(2950): len = 148403, overlap = 19
PHY-3002 : Step(2951): len = 150385, overlap = 16.75
PHY-3002 : Step(2952): len = 152343, overlap = 16.25
PHY-3002 : Step(2953): len = 152681, overlap = 17.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0003455
PHY-3002 : Step(2954): len = 158680, overlap = 13
PHY-3002 : Step(2955): len = 160352, overlap = 12
PHY-3002 : Step(2956): len = 161688, overlap = 10.5
PHY-3002 : Step(2957): len = 163095, overlap = 11
PHY-3002 : Step(2958): len = 162999, overlap = 10
PHY-3002 : Step(2959): len = 162103, overlap = 11.5
PHY-3002 : Step(2960): len = 160824, overlap = 12
PHY-3002 : Step(2961): len = 160556, overlap = 14
PHY-3002 : Step(2962): len = 161065, overlap = 14.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000691
PHY-3002 : Step(2963): len = 165486, overlap = 14
PHY-3002 : Step(2964): len = 166193, overlap = 12.25
PHY-3002 : Step(2965): len = 167025, overlap = 12.25
PHY-3002 : Step(2966): len = 167741, overlap = 11.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.001382
PHY-3002 : Step(2967): len = 170239, overlap = 10
PHY-3002 : Step(2968): len = 170825, overlap = 9
PHY-3002 : Step(2969): len = 171640, overlap = 9
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729464
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.507019s wall, 0.670804s user + 0.015600s system = 0.686404s CPU (135.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.423771s wall, 0.624004s user + 0.124801s system = 0.748805s CPU (176.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000283682
PHY-3002 : Step(2970): len = 165919, overlap = 56.25
PHY-3002 : Step(2971): len = 156895, overlap = 60
PHY-3002 : Step(2972): len = 151140, overlap = 57.25
PHY-3002 : Step(2973): len = 146165, overlap = 59.75
PHY-3002 : Step(2974): len = 142426, overlap = 67.25
PHY-3002 : Step(2975): len = 139212, overlap = 62.75
PHY-3002 : Step(2976): len = 136153, overlap = 60.25
PHY-3002 : Step(2977): len = 133810, overlap = 63.5
PHY-3002 : Step(2978): len = 131852, overlap = 68.25
PHY-3002 : Step(2979): len = 130186, overlap = 69
PHY-3002 : Step(2980): len = 129114, overlap = 69
PHY-3002 : Step(2981): len = 128070, overlap = 69
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000567363
PHY-3002 : Step(2982): len = 132932, overlap = 64.75
PHY-3002 : Step(2983): len = 135313, overlap = 61.5
PHY-3002 : Step(2984): len = 136694, overlap = 57.25
PHY-3002 : Step(2985): len = 138744, overlap = 56
PHY-3002 : Step(2986): len = 141418, overlap = 54.75
PHY-3002 : Step(2987): len = 141717, overlap = 53.25
PHY-3002 : Step(2988): len = 142269, overlap = 52.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00107931
PHY-3002 : Step(2989): len = 146090, overlap = 49.25
PHY-3002 : Step(2990): len = 147913, overlap = 49.75
PHY-3002 : Step(2991): len = 149652, overlap = 48.25
PHY-3002 : Step(2992): len = 151182, overlap = 47.25
PHY-3002 : Step(2993): len = 153031, overlap = 45
PHY-3002 : Step(2994): len = 154251, overlap = 44.5
PHY-3002 : Step(2995): len = 155206, overlap = 43.25
PHY-3002 : Step(2996): len = 155969, overlap = 41.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00212646
PHY-3002 : Step(2997): len = 158457, overlap = 36.5
PHY-3002 : Step(2998): len = 159614, overlap = 35
PHY-3002 : Step(2999): len = 160474, overlap = 34.25
PHY-3002 : Step(3000): len = 161514, overlap = 36.25
PHY-3002 : Step(3001): len = 162560, overlap = 35.5
PHY-3002 : Step(3002): len = 163831, overlap = 36.75
PHY-3002 : Step(3003): len = 164168, overlap = 35.25
PHY-3002 : Step(3004): len = 164805, overlap = 34
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00379322
PHY-3002 : Step(3005): len = 165844, overlap = 33
PHY-3002 : Step(3006): len = 166757, overlap = 33.75
PHY-3002 : Step(3007): len = 167642, overlap = 32
PHY-3002 : Step(3008): len = 168249, overlap = 31.5
PHY-3002 : Step(3009): len = 168736, overlap = 31
PHY-3002 : Step(3010): len = 169147, overlap = 29.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00623623
PHY-3002 : Step(3011): len = 169658, overlap = 30
PHY-3002 : Step(3012): len = 170082, overlap = 29.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.746773s wall, 0.686404s user + 0.374402s system = 1.060807s CPU (142.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 51%, beta_incr = 0.729464
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.451320s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (100.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.419123s wall, 0.499203s user + 0.000000s system = 0.499203s CPU (119.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000468201
PHY-3002 : Step(3013): len = 162157, overlap = 35
PHY-3002 : Step(3014): len = 159233, overlap = 32
PHY-3002 : Step(3015): len = 155770, overlap = 36.25
PHY-3002 : Step(3016): len = 153196, overlap = 37.5
PHY-3002 : Step(3017): len = 151521, overlap = 42.5
PHY-3002 : Step(3018): len = 149900, overlap = 44.5
PHY-3002 : Step(3019): len = 148445, overlap = 44.25
PHY-3002 : Step(3020): len = 147392, overlap = 44.5
PHY-3002 : Step(3021): len = 146830, overlap = 44.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000936402
PHY-3002 : Step(3022): len = 149338, overlap = 43.25
PHY-3002 : Step(3023): len = 150386, overlap = 40
PHY-3002 : Step(3024): len = 151164, overlap = 40.5
PHY-3002 : Step(3025): len = 152513, overlap = 35.75
PHY-3002 : Step(3026): len = 153165, overlap = 36.25
PHY-3002 : Step(3027): len = 153929, overlap = 35.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00186833
PHY-3002 : Step(3028): len = 155981, overlap = 32.5
PHY-3002 : Step(3029): len = 156956, overlap = 33.25
PHY-3002 : Step(3030): len = 157820, overlap = 31.5
PHY-3002 : Step(3031): len = 159002, overlap = 31
PHY-3002 : Step(3032): len = 159916, overlap = 28.75
PHY-3002 : Step(3033): len = 160450, overlap = 28.75
PHY-3002 : Step(3034): len = 161439, overlap = 28
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00352287
PHY-3002 : Step(3035): len = 162548, overlap = 27.75
PHY-3002 : Step(3036): len = 163332, overlap = 26.5
PHY-3002 : Step(3037): len = 164272, overlap = 25.75
PHY-3002 : Step(3038): len = 165039, overlap = 23.5
PHY-3002 : Step(3039): len = 165549, overlap = 23
PHY-3002 : Step(3040): len = 166368, overlap = 23.25
PHY-3002 : Step(3041): len = 166766, overlap = 24.5
PHY-3002 : Step(3042): len = 167097, overlap = 25.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00596738
PHY-3002 : Step(3043): len = 167607, overlap = 23.5
PHY-3002 : Step(3044): len = 168359, overlap = 22.5
PHY-3002 : Step(3045): len = 168924, overlap = 21.25
PHY-3002 : Step(3046): len = 169257, overlap = 22
PHY-3002 : Step(3047): len = 169644, overlap = 22
PHY-3002 : Step(3048): len = 169975, overlap = 21
PHY-3002 : Step(3049): len = 170303, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025337s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (123.1%)

PHY-3001 : Legalized: Len = 171892, Over = 0
PHY-3001 : Final: Len = 171892, Over = 0
RUN-1003 : finish command "place" in  18.019083s wall, 27.315775s user + 2.589617s system = 29.905392s CPU (166.0%)

RUN-1004 : used memory is 648 MB, reserved memory is 700 MB, peak memory is 768 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1098 to 877
PHY-1001 : Pin misalignment score is improved from 877 to 863
PHY-1001 : Pin misalignment score is improved from 863 to 863
PHY-1001 : Pin local connectivity score is improved from 289 to 42
PHY-1001 : Pin misalignment score is improved from 891 to 870
PHY-1001 : Pin misalignment score is improved from 870 to 866
PHY-1001 : Pin misalignment score is improved from 866 to 866
PHY-1001 : Pin local connectivity score is improved from 96 to 42
PHY-1001 : End pin swap;  0.928256s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (100.8%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1118 instances
RUN-1001 : 505 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1805 nets have 2 pins
RUN-1001 : 941 nets have [3 - 5] pins
RUN-1001 : 156 nets have [6 - 10] pins
RUN-1001 : 66 nets have [11 - 20] pins
RUN-1001 : 63 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 215544, over cnt = 525(6%), over = 872, worst = 8
PHY-1002 : len = 217808, over cnt = 264(3%), over = 345, worst = 5
PHY-1002 : len = 218488, over cnt = 198(2%), over = 237, worst = 4
PHY-1002 : len = 221848, over cnt = 44(0%), over = 49, worst = 2
PHY-1002 : len = 223264, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 223624, over cnt = 8(0%), over = 8, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12787, tnet num: 3053, tinst num: 1116, tnode num: 16003, tedge num: 20885.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  2.100408s wall, 2.184014s user + 0.031200s system = 2.215214s CPU (105.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.045104s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (103.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000106s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 457168, over cnt = 149(0%), over = 153, worst = 2
PHY-1001 : End Routed; 19.904840s wall, 27.019373s user + 0.998406s system = 28.017780s CPU (140.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 453008, over cnt = 33(0%), over = 33, worst = 1
PHY-1001 : End DR Iter 1; 1.474196s wall, 1.466409s user + 0.000000s system = 1.466409s CPU (99.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 452048, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 2; 0.784971s wall, 0.795605s user + 0.015600s system = 0.811205s CPU (103.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 451848, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 451848
PHY-1001 : End DR Iter 3; 0.137920s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (101.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  26.438296s wall, 33.524615s user + 1.092007s system = 34.616622s CPU (130.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  29.586144s wall, 36.753836s user + 1.123207s system = 37.877043s CPU (128.0%)

RUN-1004 : used memory is 659 MB, reserved memory is 706 MB, peak memory is 768 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1982
  #lut only           383   out of   1982   19.32%
  #reg only           143   out of   1982    7.21%
  #lut&reg           1456   out of   1982   73.46%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.915747s wall, 1.872012s user + 0.062400s system = 1.934412s CPU (101.0%)

RUN-1004 : used memory is 659 MB, reserved memory is 706 MB, peak memory is 768 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12787, tnet num: 3053, tinst num: 1116, tnode num: 16003, tedge num: 20885.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.267082s wall, 2.199614s user + 0.031200s system = 2.230814s CPU (98.4%)

RUN-1004 : used memory is 695 MB, reserved memory is 741 MB, peak memory is 768 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1118
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3055, pip num: 31503
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 927 valid insts, and 81952 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  11.162945s wall, 21.013335s user + 0.405603s system = 21.418937s CPU (191.9%)

RUN-1004 : used memory is 696 MB, reserved memory is 742 MB, peak memory is 768 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(183)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(184)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(183)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(184)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'pnum4' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(181)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module UART in src/UART.v(1)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: net 'frame_length[7]' does not have a driver in src/UART.v(266)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(41)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(180)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(36)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "UART"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[0]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[0]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[10]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[10]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[11]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[11]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[12]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[12]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[13]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[13]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[14]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[14]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[15]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[15]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[16]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[16]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[17]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[17]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[18]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[18]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[19]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[19]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[1]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[1]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[20]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[20]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[21]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[21]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[22]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[22]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[23]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[23]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[24]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[24]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[25]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[25]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[26]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[26]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[27]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[27]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[28]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[28]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[29]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[29]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[2]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[2]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[30]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[30]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[31]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[31]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[32]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[32]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[3]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[3]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[4]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[4]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[5]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[5]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[6]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[6]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[7]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[7]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[8]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[8]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[9]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[9]" in src/AHB.v(20)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[0]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[1]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[2]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[3]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[4]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[5]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[6]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[7]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in src/UART.v(320)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model UART
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7088/744 useful/useless nets, 6737/410 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 1211 distributor mux.
SYN-1016 : Merged 2922 instances.
SYN-1015 : Optimize round 1, 6279 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5662/1641 useful/useless nets, 5311/1859 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uUART/uart_byte_tx/reg1_b0
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2047 better
SYN-1014 : Optimize round 3
SYN-1032 : 5652/2 useful/useless nets, 5301/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.998643s wall, 3.198021s user + 0.109201s system = 3.307221s CPU (110.3%)

RUN-1004 : used memory is 665 MB, reserved memory is 711 MB, peak memory is 768 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         3883
  #and               1298
  #nand                 0
  #or                 814
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 93
  #bufif1               0
  #MX21                72
  #FADD                 0
  #DFF               1606
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              53
#MACRO_MUX           1063

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2276   |1606   |70     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 35 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.269340s wall, 1.232408s user + 0.046800s system = 1.279208s CPU (100.8%)

RUN-1004 : used memory is 665 MB, reserved memory is 711 MB, peak memory is 768 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5737/57 useful/useless nets, 5420/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6621/0 useful/useless nets, 6305/0 useful/useless insts
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 612 better
SYN-2501 : Optimize round 2
SYN-1032 : 6537/0 useful/useless nets, 6221/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 7462/0 useful/useless nets, 7146/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 27580, tnet num: 7469, tinst num: 7136, tnode num: 49225, tedge num: 50682.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7469 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1470 (4.11), #lev = 7 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1448 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1447 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1447 (4.07), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.26 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4827 instances into 1448 LUTs, name keeping = 45%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4072/0 useful/useless nets, 3756/0 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     uUART/reg2_b3
SYN-1002 :     uUART/reg2_b4
SYN-1002 :     uUART/reg2_b5
SYN-1002 :     uUART/reg2_b6
SYN-1002 :     uUART/reg2_b7
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 4062/0 useful/useless nets, 3746/5 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1599 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1448 LUT to BLE ...
SYN-4008 : Packed 1448 LUT and 533 SEQ to BLE.
SYN-4003 : Packing 1066 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1066 nodes)...
SYN-4004 : #1: Packed 388 SEQ (30225 nodes)...
SYN-4004 : #2: Packed 649 SEQ (231115 nodes)...
SYN-4004 : #3: Packed 735 SEQ (180385 nodes)...
SYN-4004 : #4: Packed 789 SEQ (149383 nodes)...
SYN-4004 : #5: Packed 826 SEQ (184675 nodes)...
SYN-4004 : #6: Packed 920 SEQ (135497 nodes)...
SYN-4004 : #7: Packed 928 SEQ (44659 nodes)...
SYN-4004 : #8: Packed 938 SEQ (7278 nodes)...
SYN-4004 : #9: Packed 944 SEQ (1606 nodes)...
SYN-4004 : #10: Packed 944 SEQ (0 nodes)...
SYN-4005 : Packed 944 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 1066 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1570/2078 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1857   out of   4480   41.45%
#reg                 1599   out of   4480   35.69%
#le                  1979
  #lut only           380   out of   1979   19.20%
  #reg only           122   out of   1979    6.16%
  #lut&reg           1477   out of   1979   74.63%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1979  |1857  |1599  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  15.306976s wall, 15.288098s user + 0.187201s system = 15.475299s CPU (101.1%)

RUN-1004 : used memory is 669 MB, reserved memory is 712 MB, peak memory is 768 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 36 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.986280s wall, 1.872012s user + 0.124801s system = 1.996813s CPU (100.5%)

RUN-1004 : used memory is 669 MB, reserved memory is 712 MB, peak memory is 768 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[0] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[12] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[15] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[16] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[17] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[18] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[19] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[1] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[20] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[21] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[22] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[23] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[24] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[25] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[26] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[27] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[28] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[29] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[30] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[31] useless
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1132 instances
RUN-1001 : 512 mslices, 512 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3078 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1848 nets have 2 pins
RUN-1001 : 856 nets have [3 - 5] pins
RUN-1001 : 221 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1130 instances, 1024 slices, 17 macros(119 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12935, tnet num: 3076, tinst num: 1130, tnode num: 16181, tedge num: 21121.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3076 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.588619s wall, 0.608404s user + 0.000000s system = 0.608404s CPU (103.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 438324
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%, beta_incr = 0.725714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3050): len = 275447, overlap = 25.75
PHY-3002 : Step(3051): len = 202976, overlap = 66
PHY-3002 : Step(3052): len = 164568, overlap = 93.5
PHY-3002 : Step(3053): len = 136882, overlap = 110
PHY-3002 : Step(3054): len = 114516, overlap = 122.75
PHY-3002 : Step(3055): len = 92971, overlap = 140.75
PHY-3002 : Step(3056): len = 78792.7, overlap = 149.5
PHY-3002 : Step(3057): len = 63005.8, overlap = 168
PHY-3002 : Step(3058): len = 51059.6, overlap = 185.25
PHY-3002 : Step(3059): len = 47344.1, overlap = 187.75
PHY-3002 : Step(3060): len = 39915.3, overlap = 193.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.90903e-06
PHY-3002 : Step(3061): len = 40304, overlap = 192.75
PHY-3002 : Step(3062): len = 41664.5, overlap = 192.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.81807e-06
PHY-3002 : Step(3063): len = 43905.4, overlap = 189.25
PHY-3002 : Step(3064): len = 56797.9, overlap = 166.25
PHY-3002 : Step(3065): len = 62336.6, overlap = 154.25
PHY-3002 : Step(3066): len = 62329.4, overlap = 153.25
PHY-3002 : Step(3067): len = 66348.3, overlap = 148
PHY-3002 : Step(3068): len = 71921.5, overlap = 132.75
PHY-3002 : Step(3069): len = 71219.7, overlap = 130.25
PHY-3002 : Step(3070): len = 71442.7, overlap = 128.75
PHY-3002 : Step(3071): len = 71938.1, overlap = 130
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.63613e-06
PHY-3002 : Step(3072): len = 73919.9, overlap = 127.5
PHY-3002 : Step(3073): len = 79965.8, overlap = 120
PHY-3002 : Step(3074): len = 80261, overlap = 116.5
PHY-3002 : Step(3075): len = 81080.8, overlap = 108.5
PHY-3002 : Step(3076): len = 82174.4, overlap = 104.5
PHY-3002 : Step(3077): len = 83758.9, overlap = 100.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.52723e-05
PHY-3002 : Step(3078): len = 87290, overlap = 84.75
PHY-3002 : Step(3079): len = 96919.4, overlap = 69
PHY-3002 : Step(3080): len = 96391.9, overlap = 68.75
PHY-3002 : Step(3081): len = 96724.5, overlap = 69.25
PHY-3002 : Step(3082): len = 97495.3, overlap = 65.75
PHY-3002 : Step(3083): len = 98791, overlap = 63.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.05445e-05
PHY-3002 : Step(3084): len = 104635, overlap = 63.5
PHY-3002 : Step(3085): len = 110709, overlap = 50.75
PHY-3002 : Step(3086): len = 111094, overlap = 51
PHY-3002 : Step(3087): len = 111983, overlap = 51.25
PHY-3002 : Step(3088): len = 111936, overlap = 51.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.10891e-05
PHY-3002 : Step(3089): len = 120713, overlap = 39.5
PHY-3002 : Step(3090): len = 124826, overlap = 30.25
PHY-3002 : Step(3091): len = 126053, overlap = 26
PHY-3002 : Step(3092): len = 126983, overlap = 27.5
PHY-3002 : Step(3093): len = 127414, overlap = 28.25
PHY-3002 : Step(3094): len = 127250, overlap = 28.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000122178
PHY-3002 : Step(3095): len = 132309, overlap = 26.5
PHY-3002 : Step(3096): len = 134804, overlap = 23.25
PHY-3002 : Step(3097): len = 136290, overlap = 25.25
PHY-3002 : Step(3098): len = 137183, overlap = 25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000244356
PHY-3002 : Step(3099): len = 140640, overlap = 22.5
PHY-3002 : Step(3100): len = 143260, overlap = 21
PHY-3002 : Step(3101): len = 145105, overlap = 18.5
PHY-3002 : Step(3102): len = 145302, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011586s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (269.3%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.725714
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.541613s wall, 0.530403s user + 0.000000s system = 0.530403s CPU (97.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3076 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.384556s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (101.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.49746e-05
PHY-3002 : Step(3103): len = 139739, overlap = 33.75
PHY-3002 : Step(3104): len = 133518, overlap = 40.25
PHY-3002 : Step(3105): len = 129505, overlap = 43.75
PHY-3002 : Step(3106): len = 125034, overlap = 47.75
PHY-3002 : Step(3107): len = 122173, overlap = 53.5
PHY-3002 : Step(3108): len = 120074, overlap = 56
PHY-3002 : Step(3109): len = 119014, overlap = 56.25
PHY-3002 : Step(3110): len = 118903, overlap = 57.25
PHY-3002 : Step(3111): len = 119016, overlap = 56.5
PHY-3002 : Step(3112): len = 120216, overlap = 56.5
PHY-3002 : Step(3113): len = 121313, overlap = 53.25
PHY-3002 : Step(3114): len = 122314, overlap = 49.75
PHY-3002 : Step(3115): len = 123500, overlap = 50.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.99491e-05
PHY-3002 : Step(3116): len = 131665, overlap = 40.5
PHY-3002 : Step(3117): len = 134824, overlap = 37.5
PHY-3002 : Step(3118): len = 136702, overlap = 37
PHY-3002 : Step(3119): len = 139560, overlap = 35.25
PHY-3002 : Step(3120): len = 141007, overlap = 34.75
PHY-3002 : Step(3121): len = 142024, overlap = 37.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000179898
PHY-3002 : Step(3122): len = 149588, overlap = 23
PHY-3002 : Step(3123): len = 151644, overlap = 20
PHY-3002 : Step(3124): len = 153772, overlap = 20
PHY-3002 : Step(3125): len = 155315, overlap = 20.25
PHY-3002 : Step(3126): len = 155432, overlap = 21.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000359797
PHY-3002 : Step(3127): len = 161832, overlap = 16
PHY-3002 : Step(3128): len = 163242, overlap = 16
PHY-3002 : Step(3129): len = 165200, overlap = 14.5
PHY-3002 : Step(3130): len = 167027, overlap = 14
PHY-3002 : Step(3131): len = 167050, overlap = 12
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000719593
PHY-3002 : Step(3132): len = 171252, overlap = 9.75
PHY-3002 : Step(3133): len = 172602, overlap = 9.5
PHY-3002 : Step(3134): len = 174269, overlap = 7.75
PHY-3002 : Step(3135): len = 175009, overlap = 7.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00143919
PHY-3002 : Step(3136): len = 177667, overlap = 6.5
PHY-3002 : Step(3137): len = 178437, overlap = 7
PHY-3002 : Step(3138): len = 180028, overlap = 6.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.725714
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.495331s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (103.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3076 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.399566s wall, 0.405603s user + 0.031200s system = 0.436803s CPU (109.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000316169
PHY-3002 : Step(3139): len = 171498, overlap = 50.75
PHY-3002 : Step(3140): len = 164851, overlap = 52.25
PHY-3002 : Step(3141): len = 159299, overlap = 54.75
PHY-3002 : Step(3142): len = 154470, overlap = 55
PHY-3002 : Step(3143): len = 150175, overlap = 57
PHY-3002 : Step(3144): len = 146966, overlap = 58.25
PHY-3002 : Step(3145): len = 143878, overlap = 59.75
PHY-3002 : Step(3146): len = 141001, overlap = 68.75
PHY-3002 : Step(3147): len = 138837, overlap = 66.25
PHY-3002 : Step(3148): len = 137388, overlap = 66
PHY-3002 : Step(3149): len = 135972, overlap = 68.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000627309
PHY-3002 : Step(3150): len = 140341, overlap = 65.25
PHY-3002 : Step(3151): len = 142344, overlap = 61.25
PHY-3002 : Step(3152): len = 143630, overlap = 57.5
PHY-3002 : Step(3153): len = 145735, overlap = 55
PHY-3002 : Step(3154): len = 148708, overlap = 53.75
PHY-3002 : Step(3155): len = 149272, overlap = 54.25
PHY-3002 : Step(3156): len = 149820, overlap = 51.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00120062
PHY-3002 : Step(3157): len = 153316, overlap = 49.25
PHY-3002 : Step(3158): len = 155135, overlap = 48.5
PHY-3002 : Step(3159): len = 156521, overlap = 47.5
PHY-3002 : Step(3160): len = 157886, overlap = 42.75
PHY-3002 : Step(3161): len = 159381, overlap = 42.25
PHY-3002 : Step(3162): len = 161253, overlap = 40
PHY-3002 : Step(3163): len = 162109, overlap = 43.25
PHY-3002 : Step(3164): len = 162345, overlap = 43
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00223049
PHY-3002 : Step(3165): len = 164206, overlap = 39.25
PHY-3002 : Step(3166): len = 165135, overlap = 41.25
PHY-3002 : Step(3167): len = 166307, overlap = 41.25
PHY-3002 : Step(3168): len = 167365, overlap = 40
PHY-3002 : Step(3169): len = 168121, overlap = 37
PHY-3002 : Step(3170): len = 168642, overlap = 38
PHY-3002 : Step(3171): len = 169094, overlap = 36
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00389429
PHY-3002 : Step(3172): len = 170131, overlap = 38.25
PHY-3002 : Step(3173): len = 170752, overlap = 35.75
PHY-3002 : Step(3174): len = 171252, overlap = 34
PHY-3002 : Step(3175): len = 171877, overlap = 33
PHY-3002 : Step(3176): len = 172285, overlap = 33.5
PHY-3002 : Step(3177): len = 172620, overlap = 33
PHY-3002 : Step(3178): len = 172993, overlap = 33.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.694278s wall, 0.577204s user + 0.296402s system = 0.873606s CPU (125.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.725714
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.443978s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (101.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3076 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.400285s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (101.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000364525
PHY-3002 : Step(3179): len = 164527, overlap = 40.5
PHY-3002 : Step(3180): len = 161308, overlap = 39.75
PHY-3002 : Step(3181): len = 157275, overlap = 45.25
PHY-3002 : Step(3182): len = 154788, overlap = 50.5
PHY-3002 : Step(3183): len = 152711, overlap = 46.25
PHY-3002 : Step(3184): len = 150954, overlap = 48.75
PHY-3002 : Step(3185): len = 149087, overlap = 51.75
PHY-3002 : Step(3186): len = 148152, overlap = 51.5
PHY-3002 : Step(3187): len = 147339, overlap = 54.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000729049
PHY-3002 : Step(3188): len = 150691, overlap = 50.25
PHY-3002 : Step(3189): len = 151967, overlap = 48
PHY-3002 : Step(3190): len = 152627, overlap = 46.25
PHY-3002 : Step(3191): len = 153753, overlap = 44.5
PHY-3002 : Step(3192): len = 155067, overlap = 41.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00137352
PHY-3002 : Step(3193): len = 157449, overlap = 39.25
PHY-3002 : Step(3194): len = 158710, overlap = 39.75
PHY-3002 : Step(3195): len = 159728, overlap = 34.75
PHY-3002 : Step(3196): len = 160960, overlap = 33.75
PHY-3002 : Step(3197): len = 162161, overlap = 33.5
PHY-3002 : Step(3198): len = 162854, overlap = 32.5
PHY-3002 : Step(3199): len = 163406, overlap = 30.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00240974
PHY-3002 : Step(3200): len = 164685, overlap = 29.5
PHY-3002 : Step(3201): len = 165771, overlap = 28.75
PHY-3002 : Step(3202): len = 166674, overlap = 29
PHY-3002 : Step(3203): len = 167488, overlap = 27.25
PHY-3002 : Step(3204): len = 168273, overlap = 26
PHY-3002 : Step(3205): len = 168816, overlap = 27.5
PHY-3002 : Step(3206): len = 169318, overlap = 29
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00403575
PHY-3002 : Step(3207): len = 170182, overlap = 28
PHY-3002 : Step(3208): len = 170982, overlap = 28.75
PHY-3002 : Step(3209): len = 171599, overlap = 30.25
PHY-3002 : Step(3210): len = 172116, overlap = 30.5
PHY-3002 : Step(3211): len = 172565, overlap = 30
PHY-3002 : Step(3212): len = 173039, overlap = 28.75
PHY-3002 : Step(3213): len = 173353, overlap = 28.25
PHY-3002 : Step(3214): len = 173771, overlap = 27.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027008s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (115.5%)

PHY-3001 : Legalized: Len = 174230, Over = 0
PHY-3001 : Final: Len = 174230, Over = 0
RUN-1003 : finish command "place" in  16.008117s wall, 21.699739s user + 2.028013s system = 23.727752s CPU (148.2%)

RUN-1004 : used memory is 669 MB, reserved memory is 712 MB, peak memory is 768 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1121 to 891
PHY-1001 : Pin misalignment score is improved from 891 to 880
PHY-1001 : Pin misalignment score is improved from 880 to 880
PHY-1001 : Pin local connectivity score is improved from 326 to 43
PHY-1001 : Pin misalignment score is improved from 910 to 884
PHY-1001 : Pin misalignment score is improved from 884 to 883
PHY-1001 : Pin misalignment score is improved from 883 to 883
PHY-1001 : Pin local connectivity score is improved from 90 to 43
PHY-1001 : End pin swap;  1.005061s wall, 0.967206s user + 0.000000s system = 0.967206s CPU (96.2%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1132 instances
RUN-1001 : 512 mslices, 512 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3078 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1848 nets have 2 pins
RUN-1001 : 856 nets have [3 - 5] pins
RUN-1001 : 221 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 219736, over cnt = 562(7%), over = 870, worst = 8
PHY-1002 : len = 222944, over cnt = 256(3%), over = 320, worst = 4
PHY-1002 : len = 223712, over cnt = 213(2%), over = 241, worst = 4
PHY-1002 : len = 227280, over cnt = 40(0%), over = 47, worst = 3
PHY-1002 : len = 228128, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 228216, over cnt = 11(0%), over = 11, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12935, tnet num: 3076, tinst num: 1130, tnode num: 16181, tedge num: 21121.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3076 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.910061s wall, 1.918812s user + 0.000000s system = 1.918812s CPU (100.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.063835s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (97.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000045s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 484064, over cnt = 166(0%), over = 166, worst = 1
PHY-1001 : End Routed; 21.513648s wall, 23.821353s user + 0.312002s system = 24.133355s CPU (112.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 476496, over cnt = 27(0%), over = 27, worst = 1
PHY-1001 : End DR Iter 1; 1.338035s wall, 1.341609s user + 0.000000s system = 1.341609s CPU (100.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 476048, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.232817s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (107.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 476048, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 476048
PHY-1001 : End DR Iter 3; 0.046375s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (100.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  27.228716s wall, 29.546589s user + 0.358802s system = 29.905392s CPU (109.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  30.268445s wall, 32.541809s user + 0.358802s system = 32.900611s CPU (108.7%)

RUN-1004 : used memory is 677 MB, reserved memory is 722 MB, peak memory is 768 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1857   out of   4480   41.45%
#reg                 1599   out of   4480   35.69%
#le                  1979
  #lut only           380   out of   1979   19.20%
  #reg only           122   out of   1979    6.16%
  #lut&reg           1477   out of   1979   74.63%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.959112s wall, 1.918812s user + 0.046800s system = 1.965613s CPU (100.3%)

RUN-1004 : used memory is 677 MB, reserved memory is 722 MB, peak memory is 768 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12935, tnet num: 3076, tinst num: 1130, tnode num: 16181, tedge num: 21121.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3076 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.210661s wall, 2.137214s user + 0.031200s system = 2.168414s CPU (98.1%)

RUN-1004 : used memory is 717 MB, reserved memory is 761 MB, peak memory is 768 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1132
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3078, pip num: 32521
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 924 valid insts, and 84132 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  9.975528s wall, 18.720120s user + 0.062400s system = 18.782520s CPU (188.3%)

RUN-1004 : used memory is 720 MB, reserved memory is 763 MB, peak memory is 768 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.316666s wall, 1.263608s user + 0.062400s system = 1.326008s CPU (100.7%)

RUN-1004 : used memory is 797 MB, reserved memory is 844 MB, peak memory is 804 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.868447s wall, 2.714417s user + 0.405603s system = 3.120020s CPU (11.6%)

RUN-1004 : used memory is 799 MB, reserved memory is 846 MB, peak memory is 804 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.876699s wall, 0.405603s user + 0.093601s system = 0.499203s CPU (7.3%)

RUN-1004 : used memory is 806 MB, reserved memory is 857 MB, peak memory is 823 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.826822s wall, 4.882831s user + 0.577204s system = 5.460035s CPU (15.2%)

RUN-1004 : used memory is 795 MB, reserved memory is 846 MB, peak memory is 823 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(183)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(184)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(183)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(184)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'pnum4' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(181)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module UART in src/UART.v(1)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: net 'frame_length[7]' does not have a driver in src/UART.v(266)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(41)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(180)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(36)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "UART"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[0]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[0]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[10]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[10]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[11]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[11]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[12]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[12]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[13]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[13]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[14]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[14]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[15]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[15]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[16]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[16]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[17]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[17]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[18]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[18]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[19]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[19]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[1]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[1]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[20]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[20]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[21]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[21]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[22]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[22]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[23]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[23]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[24]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[24]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[25]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[25]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[26]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[26]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[27]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[27]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[28]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[28]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[29]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[29]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[2]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[2]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[30]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[30]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[31]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[31]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[32]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[32]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[3]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[3]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[4]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[4]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[5]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[5]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[6]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[6]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[7]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[7]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[8]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[8]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[9]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[9]" in src/AHB.v(20)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[0]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[1]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[2]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[3]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[4]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[5]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[6]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[7]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in src/UART.v(320)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model UART
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7088/744 useful/useless nets, 6737/410 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 1211 distributor mux.
SYN-1016 : Merged 2922 instances.
SYN-1015 : Optimize round 1, 6279 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5662/1641 useful/useless nets, 5311/1859 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uUART/uart_byte_tx/reg1_b0
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2047 better
SYN-1014 : Optimize round 3
SYN-1032 : 5652/2 useful/useless nets, 5301/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.135093s wall, 3.868825s user + 0.234002s system = 4.102826s CPU (130.9%)

RUN-1004 : used memory is 625 MB, reserved memory is 718 MB, peak memory is 823 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         3883
  #and               1298
  #nand                 0
  #or                 814
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 93
  #bufif1               0
  #MX21                72
  #FADD                 0
  #DFF               1606
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              53
#MACRO_MUX           1063

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2276   |1606   |70     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 37 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.437097s wall, 1.216808s user + 0.062400s system = 1.279208s CPU (89.0%)

RUN-1004 : used memory is 639 MB, reserved memory is 719 MB, peak memory is 823 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5737/57 useful/useless nets, 5420/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6621/0 useful/useless nets, 6305/0 useful/useless insts
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 612 better
SYN-2501 : Optimize round 2
SYN-1032 : 6537/0 useful/useless nets, 6221/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 7462/0 useful/useless nets, 7146/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 27580, tnet num: 7469, tinst num: 7136, tnode num: 49225, tedge num: 50682.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7469 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1470 (4.11), #lev = 7 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1448 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1447 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1447 (4.07), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.27 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4827 instances into 1448 LUTs, name keeping = 45%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4072/0 useful/useless nets, 3756/0 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     uUART/reg2_b3
SYN-1002 :     uUART/reg2_b4
SYN-1002 :     uUART/reg2_b5
SYN-1002 :     uUART/reg2_b6
SYN-1002 :     uUART/reg2_b7
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 4062/0 useful/useless nets, 3746/5 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1599 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1448 LUT to BLE ...
SYN-4008 : Packed 1448 LUT and 533 SEQ to BLE.
SYN-4003 : Packing 1066 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1066 nodes)...
SYN-4004 : #1: Packed 388 SEQ (30225 nodes)...
SYN-4004 : #2: Packed 649 SEQ (231115 nodes)...
SYN-4004 : #3: Packed 735 SEQ (180385 nodes)...
SYN-4004 : #4: Packed 789 SEQ (149383 nodes)...
SYN-4004 : #5: Packed 826 SEQ (184675 nodes)...
SYN-4004 : #6: Packed 920 SEQ (135497 nodes)...
SYN-4004 : #7: Packed 928 SEQ (44659 nodes)...
SYN-4004 : #8: Packed 938 SEQ (7278 nodes)...
SYN-4004 : #9: Packed 944 SEQ (1606 nodes)...
SYN-4004 : #10: Packed 944 SEQ (0 nodes)...
SYN-4005 : Packed 944 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 1066 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1570/2078 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1857   out of   4480   41.45%
#reg                 1599   out of   4480   35.69%
#le                  1979
  #lut only           380   out of   1979   19.20%
  #reg only           122   out of   1979    6.16%
  #lut&reg           1477   out of   1979   74.63%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1979  |1857  |1599  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.597112s wall, 14.398892s user + 0.156001s system = 14.554893s CPU (99.7%)

RUN-1004 : used memory is 666 MB, reserved memory is 734 MB, peak memory is 823 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 38 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.967962s wall, 1.840812s user + 0.078001s system = 1.918812s CPU (97.5%)

RUN-1004 : used memory is 666 MB, reserved memory is 734 MB, peak memory is 823 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[0] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[12] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[15] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[16] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[17] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[18] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[19] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[1] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[20] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[21] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[22] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[23] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[24] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[25] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[26] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[27] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[28] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[29] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[30] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[31] useless
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1132 instances
RUN-1001 : 512 mslices, 512 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3078 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1848 nets have 2 pins
RUN-1001 : 856 nets have [3 - 5] pins
RUN-1001 : 221 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1130 instances, 1024 slices, 17 macros(119 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12935, tnet num: 3076, tinst num: 1130, tnode num: 16181, tedge num: 21121.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3076 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.594985s wall, 0.592804s user + 0.000000s system = 0.592804s CPU (99.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 438324
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%, beta_incr = 0.725714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3215): len = 275447, overlap = 25.75
PHY-3002 : Step(3216): len = 202976, overlap = 66
PHY-3002 : Step(3217): len = 164568, overlap = 93.5
PHY-3002 : Step(3218): len = 136882, overlap = 110
PHY-3002 : Step(3219): len = 114516, overlap = 122.75
PHY-3002 : Step(3220): len = 92971, overlap = 140.75
PHY-3002 : Step(3221): len = 78792.7, overlap = 149.5
PHY-3002 : Step(3222): len = 63005.8, overlap = 168
PHY-3002 : Step(3223): len = 51059.6, overlap = 185.25
PHY-3002 : Step(3224): len = 47344.1, overlap = 187.75
PHY-3002 : Step(3225): len = 39915.3, overlap = 193.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.90903e-06
PHY-3002 : Step(3226): len = 40304, overlap = 192.75
PHY-3002 : Step(3227): len = 41664.5, overlap = 192.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.81807e-06
PHY-3002 : Step(3228): len = 43905.4, overlap = 189.25
PHY-3002 : Step(3229): len = 56797.9, overlap = 166.25
PHY-3002 : Step(3230): len = 62336.6, overlap = 154.25
PHY-3002 : Step(3231): len = 62329.4, overlap = 153.25
PHY-3002 : Step(3232): len = 66348.3, overlap = 148
PHY-3002 : Step(3233): len = 71921.5, overlap = 132.75
PHY-3002 : Step(3234): len = 71219.7, overlap = 130.25
PHY-3002 : Step(3235): len = 71442.7, overlap = 128.75
PHY-3002 : Step(3236): len = 71938.1, overlap = 130
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.63613e-06
PHY-3002 : Step(3237): len = 73919.9, overlap = 127.5
PHY-3002 : Step(3238): len = 79965.8, overlap = 120
PHY-3002 : Step(3239): len = 80261, overlap = 116.5
PHY-3002 : Step(3240): len = 81080.8, overlap = 108.5
PHY-3002 : Step(3241): len = 82174.4, overlap = 104.5
PHY-3002 : Step(3242): len = 83758.9, overlap = 100.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.52723e-05
PHY-3002 : Step(3243): len = 87290, overlap = 84.75
PHY-3002 : Step(3244): len = 96919.4, overlap = 69
PHY-3002 : Step(3245): len = 96391.9, overlap = 68.75
PHY-3002 : Step(3246): len = 96724.5, overlap = 69.25
PHY-3002 : Step(3247): len = 97495.3, overlap = 65.75
PHY-3002 : Step(3248): len = 98791, overlap = 63.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.05445e-05
PHY-3002 : Step(3249): len = 104635, overlap = 63.5
PHY-3002 : Step(3250): len = 110709, overlap = 50.75
PHY-3002 : Step(3251): len = 111094, overlap = 51
PHY-3002 : Step(3252): len = 111983, overlap = 51.25
PHY-3002 : Step(3253): len = 111936, overlap = 51.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.10891e-05
PHY-3002 : Step(3254): len = 120713, overlap = 39.5
PHY-3002 : Step(3255): len = 124826, overlap = 30.25
PHY-3002 : Step(3256): len = 126053, overlap = 26
PHY-3002 : Step(3257): len = 126983, overlap = 27.5
PHY-3002 : Step(3258): len = 127414, overlap = 28.25
PHY-3002 : Step(3259): len = 127250, overlap = 28.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000122178
PHY-3002 : Step(3260): len = 132309, overlap = 26.5
PHY-3002 : Step(3261): len = 134804, overlap = 23.25
PHY-3002 : Step(3262): len = 136290, overlap = 25.25
PHY-3002 : Step(3263): len = 137183, overlap = 25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000244356
PHY-3002 : Step(3264): len = 140640, overlap = 22.5
PHY-3002 : Step(3265): len = 143260, overlap = 21
PHY-3002 : Step(3266): len = 145105, overlap = 18.5
PHY-3002 : Step(3267): len = 145302, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004007s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (778.6%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.725714
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.588629s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (98.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3076 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.426810s wall, 0.405603s user + 0.015600s system = 0.421203s CPU (98.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.49746e-05
PHY-3002 : Step(3268): len = 139739, overlap = 33.75
PHY-3002 : Step(3269): len = 133518, overlap = 40.25
PHY-3002 : Step(3270): len = 129505, overlap = 43.75
PHY-3002 : Step(3271): len = 125034, overlap = 47.75
PHY-3002 : Step(3272): len = 122173, overlap = 53.5
PHY-3002 : Step(3273): len = 120074, overlap = 56
PHY-3002 : Step(3274): len = 119014, overlap = 56.25
PHY-3002 : Step(3275): len = 118903, overlap = 57.25
PHY-3002 : Step(3276): len = 119016, overlap = 56.5
PHY-3002 : Step(3277): len = 120216, overlap = 56.5
PHY-3002 : Step(3278): len = 121313, overlap = 53.25
PHY-3002 : Step(3279): len = 122314, overlap = 49.75
PHY-3002 : Step(3280): len = 123500, overlap = 50.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.99491e-05
PHY-3002 : Step(3281): len = 131665, overlap = 40.5
PHY-3002 : Step(3282): len = 134824, overlap = 37.5
PHY-3002 : Step(3283): len = 136702, overlap = 37
PHY-3002 : Step(3284): len = 139560, overlap = 35.25
PHY-3002 : Step(3285): len = 141007, overlap = 34.75
PHY-3002 : Step(3286): len = 142024, overlap = 37.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000179898
PHY-3002 : Step(3287): len = 149588, overlap = 23
PHY-3002 : Step(3288): len = 151644, overlap = 20
PHY-3002 : Step(3289): len = 153772, overlap = 20
PHY-3002 : Step(3290): len = 155315, overlap = 20.25
PHY-3002 : Step(3291): len = 155432, overlap = 21.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000359797
PHY-3002 : Step(3292): len = 161832, overlap = 16
PHY-3002 : Step(3293): len = 163242, overlap = 16
PHY-3002 : Step(3294): len = 165200, overlap = 14.5
PHY-3002 : Step(3295): len = 167027, overlap = 14
PHY-3002 : Step(3296): len = 167050, overlap = 12
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000719593
PHY-3002 : Step(3297): len = 171252, overlap = 9.75
PHY-3002 : Step(3298): len = 172602, overlap = 9.5
PHY-3002 : Step(3299): len = 174269, overlap = 7.75
PHY-3002 : Step(3300): len = 175009, overlap = 7.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00143919
PHY-3002 : Step(3301): len = 177667, overlap = 6.5
PHY-3002 : Step(3302): len = 178437, overlap = 7
PHY-3002 : Step(3303): len = 180028, overlap = 6.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.725714
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.542643s wall, 0.530403s user + 0.000000s system = 0.530403s CPU (97.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3076 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.417857s wall, 0.421203s user + 0.000000s system = 0.421203s CPU (100.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000316169
PHY-3002 : Step(3304): len = 171498, overlap = 50.75
PHY-3002 : Step(3305): len = 164851, overlap = 52.25
PHY-3002 : Step(3306): len = 159299, overlap = 54.75
PHY-3002 : Step(3307): len = 154470, overlap = 55
PHY-3002 : Step(3308): len = 150175, overlap = 57
PHY-3002 : Step(3309): len = 146966, overlap = 58.25
PHY-3002 : Step(3310): len = 143878, overlap = 59.75
PHY-3002 : Step(3311): len = 141001, overlap = 68.75
PHY-3002 : Step(3312): len = 138837, overlap = 66.25
PHY-3002 : Step(3313): len = 137388, overlap = 66
PHY-3002 : Step(3314): len = 135972, overlap = 68.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000627309
PHY-3002 : Step(3315): len = 140341, overlap = 65.25
PHY-3002 : Step(3316): len = 142344, overlap = 61.25
PHY-3002 : Step(3317): len = 143630, overlap = 57.5
PHY-3002 : Step(3318): len = 145735, overlap = 55
PHY-3002 : Step(3319): len = 148708, overlap = 53.75
PHY-3002 : Step(3320): len = 149272, overlap = 54.25
PHY-3002 : Step(3321): len = 149820, overlap = 51.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00120062
PHY-3002 : Step(3322): len = 153316, overlap = 49.25
PHY-3002 : Step(3323): len = 155135, overlap = 48.5
PHY-3002 : Step(3324): len = 156521, overlap = 47.5
PHY-3002 : Step(3325): len = 157886, overlap = 42.75
PHY-3002 : Step(3326): len = 159381, overlap = 42.25
PHY-3002 : Step(3327): len = 161253, overlap = 40
PHY-3002 : Step(3328): len = 162109, overlap = 43.25
PHY-3002 : Step(3329): len = 162345, overlap = 43
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00223049
PHY-3002 : Step(3330): len = 164206, overlap = 39.25
PHY-3002 : Step(3331): len = 165135, overlap = 41.25
PHY-3002 : Step(3332): len = 166307, overlap = 41.25
PHY-3002 : Step(3333): len = 167365, overlap = 40
PHY-3002 : Step(3334): len = 168121, overlap = 37
PHY-3002 : Step(3335): len = 168642, overlap = 38
PHY-3002 : Step(3336): len = 169094, overlap = 36
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00389429
PHY-3002 : Step(3337): len = 170131, overlap = 38.25
PHY-3002 : Step(3338): len = 170752, overlap = 35.75
PHY-3002 : Step(3339): len = 171252, overlap = 34
PHY-3002 : Step(3340): len = 171877, overlap = 33
PHY-3002 : Step(3341): len = 172285, overlap = 33.5
PHY-3002 : Step(3342): len = 172620, overlap = 33
PHY-3002 : Step(3343): len = 172993, overlap = 33.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.639023s wall, 0.483603s user + 0.405603s system = 0.889206s CPU (139.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.725714
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.481668s wall, 0.499203s user + 0.000000s system = 0.499203s CPU (103.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3076 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.418960s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (104.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000364525
PHY-3002 : Step(3344): len = 164527, overlap = 40.5
PHY-3002 : Step(3345): len = 161308, overlap = 39.75
PHY-3002 : Step(3346): len = 157275, overlap = 45.25
PHY-3002 : Step(3347): len = 154788, overlap = 50.5
PHY-3002 : Step(3348): len = 152711, overlap = 46.25
PHY-3002 : Step(3349): len = 150954, overlap = 48.75
PHY-3002 : Step(3350): len = 149087, overlap = 51.75
PHY-3002 : Step(3351): len = 148152, overlap = 51.5
PHY-3002 : Step(3352): len = 147339, overlap = 54.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000729049
PHY-3002 : Step(3353): len = 150691, overlap = 50.25
PHY-3002 : Step(3354): len = 151967, overlap = 48
PHY-3002 : Step(3355): len = 152627, overlap = 46.25
PHY-3002 : Step(3356): len = 153753, overlap = 44.5
PHY-3002 : Step(3357): len = 155067, overlap = 41.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00137352
PHY-3002 : Step(3358): len = 157449, overlap = 39.25
PHY-3002 : Step(3359): len = 158710, overlap = 39.75
PHY-3002 : Step(3360): len = 159728, overlap = 34.75
PHY-3002 : Step(3361): len = 160960, overlap = 33.75
PHY-3002 : Step(3362): len = 162161, overlap = 33.5
PHY-3002 : Step(3363): len = 162854, overlap = 32.5
PHY-3002 : Step(3364): len = 163406, overlap = 30.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00240974
PHY-3002 : Step(3365): len = 164685, overlap = 29.5
PHY-3002 : Step(3366): len = 165771, overlap = 28.75
PHY-3002 : Step(3367): len = 166674, overlap = 29
PHY-3002 : Step(3368): len = 167488, overlap = 27.25
PHY-3002 : Step(3369): len = 168273, overlap = 26
PHY-3002 : Step(3370): len = 168816, overlap = 27.5
PHY-3002 : Step(3371): len = 169318, overlap = 29
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00403575
PHY-3002 : Step(3372): len = 170182, overlap = 28
PHY-3002 : Step(3373): len = 170982, overlap = 28.75
PHY-3002 : Step(3374): len = 171599, overlap = 30.25
PHY-3002 : Step(3375): len = 172116, overlap = 30.5
PHY-3002 : Step(3376): len = 172565, overlap = 30
PHY-3002 : Step(3377): len = 173039, overlap = 28.75
PHY-3002 : Step(3378): len = 173353, overlap = 28.25
PHY-3002 : Step(3379): len = 173771, overlap = 27.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025525s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (122.2%)

PHY-3001 : Legalized: Len = 174230, Over = 0
PHY-3001 : Final: Len = 174230, Over = 0
RUN-1003 : finish command "place" in  15.547115s wall, 21.902540s user + 1.669211s system = 23.571751s CPU (151.6%)

RUN-1004 : used memory is 668 MB, reserved memory is 735 MB, peak memory is 823 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1121 to 891
PHY-1001 : Pin misalignment score is improved from 891 to 880
PHY-1001 : Pin misalignment score is improved from 880 to 880
PHY-1001 : Pin local connectivity score is improved from 326 to 43
PHY-1001 : Pin misalignment score is improved from 910 to 884
PHY-1001 : Pin misalignment score is improved from 884 to 883
PHY-1001 : Pin misalignment score is improved from 883 to 883
PHY-1001 : Pin local connectivity score is improved from 90 to 43
PHY-1001 : End pin swap;  0.968105s wall, 0.951606s user + 0.000000s system = 0.951606s CPU (98.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1132 instances
RUN-1001 : 512 mslices, 512 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3078 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1848 nets have 2 pins
RUN-1001 : 856 nets have [3 - 5] pins
RUN-1001 : 221 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 219736, over cnt = 562(7%), over = 870, worst = 8
PHY-1002 : len = 222944, over cnt = 256(3%), over = 320, worst = 4
PHY-1002 : len = 223712, over cnt = 213(2%), over = 241, worst = 4
PHY-1002 : len = 227280, over cnt = 40(0%), over = 47, worst = 3
PHY-1002 : len = 228128, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 228216, over cnt = 11(0%), over = 11, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12935, tnet num: 3076, tinst num: 1130, tnode num: 16181, tedge num: 21121.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3076 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  2.105235s wall, 2.074813s user + 0.031200s system = 2.106013s CPU (100.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.043731s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (71.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000057s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 484064, over cnt = 166(0%), over = 166, worst = 1
PHY-1001 : End Routed; 21.042219s wall, 23.696552s user + 0.187201s system = 23.883753s CPU (113.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 476496, over cnt = 27(0%), over = 27, worst = 1
PHY-1001 : End DR Iter 1; 1.387553s wall, 1.357209s user + 0.015600s system = 1.372809s CPU (98.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 476048, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.229841s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (101.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 476048, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 476048
PHY-1001 : End DR Iter 3; 0.046599s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (133.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  26.886145s wall, 29.499789s user + 0.249602s system = 29.749391s CPU (110.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  30.193486s wall, 32.635409s user + 0.296402s system = 32.931811s CPU (109.1%)

RUN-1004 : used memory is 686 MB, reserved memory is 751 MB, peak memory is 823 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1857   out of   4480   41.45%
#reg                 1599   out of   4480   35.69%
#le                  1979
  #lut only           380   out of   1979   19.20%
  #reg only           122   out of   1979    6.16%
  #lut&reg           1477   out of   1979   74.63%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.907743s wall, 1.856412s user + 0.046800s system = 1.903212s CPU (99.8%)

RUN-1004 : used memory is 686 MB, reserved memory is 751 MB, peak memory is 823 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12935, tnet num: 3076, tinst num: 1130, tnode num: 16181, tedge num: 21121.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3076 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.225801s wall, 2.168414s user + 0.031200s system = 2.199614s CPU (98.8%)

RUN-1004 : used memory is 725 MB, reserved memory is 789 MB, peak memory is 823 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1132
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3078, pip num: 32521
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 924 valid insts, and 84132 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  9.741615s wall, 18.548519s user + 0.046800s system = 18.595319s CPU (190.9%)

RUN-1004 : used memory is 728 MB, reserved memory is 791 MB, peak memory is 823 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.305472s wall, 1.326008s user + 0.000000s system = 1.326008s CPU (101.6%)

RUN-1004 : used memory is 788 MB, reserved memory is 849 MB, peak memory is 823 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.806188s wall, 2.402415s user + 0.421203s system = 2.823618s CPU (10.5%)

RUN-1004 : used memory is 785 MB, reserved memory is 850 MB, peak memory is 823 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.869290s wall, 0.421203s user + 0.124801s system = 0.546003s CPU (7.9%)

RUN-1004 : used memory is 796 MB, reserved memory is 861 MB, peak memory is 823 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.779827s wall, 4.711230s user + 0.561604s system = 5.272834s CPU (14.7%)

RUN-1004 : used memory is 786 MB, reserved memory is 850 MB, peak memory is 823 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(183)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(184)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(183)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(184)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'pnum4' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(181)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module UART in src/UART.v(1)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: net 'frame_length[7]' does not have a driver in src/UART.v(266)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(41)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(180)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(36)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "UART"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[0]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[0]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[10]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[10]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[11]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[11]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[12]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[12]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[13]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[13]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[14]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[14]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[15]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[15]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[16]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[16]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[17]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[17]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[18]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[18]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[19]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[19]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[1]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[1]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[20]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[20]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[21]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[21]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[22]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[22]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[23]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[23]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[24]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[24]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[25]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[25]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[26]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[26]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[27]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[27]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[28]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[28]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[29]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[29]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[2]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[2]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[30]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[30]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[31]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[31]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[32]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[32]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[3]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[3]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[4]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[4]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[5]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[5]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[6]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[6]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[7]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[7]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[8]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[8]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[9]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[9]" in src/AHB.v(20)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[0]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[1]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[2]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[3]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[4]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[5]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[6]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[7]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in src/UART.v(320)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model UART
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7088/744 useful/useless nets, 6737/410 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 1211 distributor mux.
SYN-1016 : Merged 2922 instances.
SYN-1015 : Optimize round 1, 6279 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5662/1641 useful/useless nets, 5311/1859 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uUART/uart_byte_tx/reg1_b0
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2047 better
SYN-1014 : Optimize round 3
SYN-1032 : 5652/2 useful/useless nets, 5301/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.069350s wall, 3.291621s user + 0.078001s system = 3.369622s CPU (109.8%)

RUN-1004 : used memory is 625 MB, reserved memory is 718 MB, peak memory is 823 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         3883
  #and               1298
  #nand                 0
  #or                 814
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 93
  #bufif1               0
  #MX21                72
  #FADD                 0
  #DFF               1606
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              53
#MACRO_MUX           1063

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2276   |1606   |70     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 39 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.306064s wall, 1.294808s user + 0.015600s system = 1.310408s CPU (100.3%)

RUN-1004 : used memory is 626 MB, reserved memory is 719 MB, peak memory is 823 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5737/57 useful/useless nets, 5420/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6621/0 useful/useless nets, 6305/0 useful/useless insts
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 612 better
SYN-2501 : Optimize round 2
SYN-1032 : 6537/0 useful/useless nets, 6221/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 7462/0 useful/useless nets, 7146/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 27580, tnet num: 7469, tinst num: 7136, tnode num: 49225, tedge num: 50682.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7469 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1470 (4.11), #lev = 7 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1448 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1447 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1447 (4.07), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.27 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4827 instances into 1448 LUTs, name keeping = 45%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4072/0 useful/useless nets, 3756/0 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     uUART/reg2_b3
SYN-1002 :     uUART/reg2_b4
SYN-1002 :     uUART/reg2_b5
SYN-1002 :     uUART/reg2_b6
SYN-1002 :     uUART/reg2_b7
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 4062/0 useful/useless nets, 3746/5 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1599 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1448 LUT to BLE ...
SYN-4008 : Packed 1448 LUT and 533 SEQ to BLE.
SYN-4003 : Packing 1066 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1066 nodes)...
SYN-4004 : #1: Packed 388 SEQ (30225 nodes)...
SYN-4004 : #2: Packed 649 SEQ (231115 nodes)...
SYN-4004 : #3: Packed 735 SEQ (180385 nodes)...
SYN-4004 : #4: Packed 789 SEQ (149383 nodes)...
SYN-4004 : #5: Packed 826 SEQ (184675 nodes)...
SYN-4004 : #6: Packed 920 SEQ (135497 nodes)...
SYN-4004 : #7: Packed 928 SEQ (44659 nodes)...
SYN-4004 : #8: Packed 938 SEQ (7278 nodes)...
SYN-4004 : #9: Packed 944 SEQ (1606 nodes)...
SYN-4004 : #10: Packed 944 SEQ (0 nodes)...
SYN-4005 : Packed 944 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 1066 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1570/2078 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1857   out of   4480   41.45%
#reg                 1599   out of   4480   35.69%
#le                  1979
  #lut only           380   out of   1979   19.20%
  #reg only           122   out of   1979    6.16%
  #lut&reg           1477   out of   1979   74.63%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1979  |1857  |1599  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  15.043787s wall, 15.007296s user + 0.124801s system = 15.132097s CPU (100.6%)

RUN-1004 : used memory is 644 MB, reserved memory is 738 MB, peak memory is 823 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 40 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.916207s wall, 1.903212s user + 0.046800s system = 1.950012s CPU (101.8%)

RUN-1004 : used memory is 644 MB, reserved memory is 738 MB, peak memory is 823 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[0] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[12] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[15] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[16] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[17] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[18] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[19] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[1] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[20] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[21] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[22] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[23] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[24] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[25] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[26] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[27] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[28] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[29] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[30] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[31] useless
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1132 instances
RUN-1001 : 512 mslices, 512 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3078 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1848 nets have 2 pins
RUN-1001 : 856 nets have [3 - 5] pins
RUN-1001 : 221 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1130 instances, 1024 slices, 17 macros(119 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12935, tnet num: 3076, tinst num: 1130, tnode num: 16181, tedge num: 21121.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3076 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.572824s wall, 0.592804s user + 0.000000s system = 0.592804s CPU (103.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 438324
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%, beta_incr = 0.725714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3380): len = 275447, overlap = 25.75
PHY-3002 : Step(3381): len = 202976, overlap = 66
PHY-3002 : Step(3382): len = 164568, overlap = 93.5
PHY-3002 : Step(3383): len = 136882, overlap = 110
PHY-3002 : Step(3384): len = 114516, overlap = 122.75
PHY-3002 : Step(3385): len = 92971, overlap = 140.75
PHY-3002 : Step(3386): len = 78792.7, overlap = 149.5
PHY-3002 : Step(3387): len = 63005.8, overlap = 168
PHY-3002 : Step(3388): len = 51059.6, overlap = 185.25
PHY-3002 : Step(3389): len = 47344.1, overlap = 187.75
PHY-3002 : Step(3390): len = 39915.3, overlap = 193.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.90903e-06
PHY-3002 : Step(3391): len = 40304, overlap = 192.75
PHY-3002 : Step(3392): len = 41664.5, overlap = 192.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.81807e-06
PHY-3002 : Step(3393): len = 43905.4, overlap = 189.25
PHY-3002 : Step(3394): len = 56797.9, overlap = 166.25
PHY-3002 : Step(3395): len = 62336.6, overlap = 154.25
PHY-3002 : Step(3396): len = 62329.4, overlap = 153.25
PHY-3002 : Step(3397): len = 66348.3, overlap = 148
PHY-3002 : Step(3398): len = 71921.5, overlap = 132.75
PHY-3002 : Step(3399): len = 71219.7, overlap = 130.25
PHY-3002 : Step(3400): len = 71442.7, overlap = 128.75
PHY-3002 : Step(3401): len = 71938.1, overlap = 130
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.63613e-06
PHY-3002 : Step(3402): len = 73919.9, overlap = 127.5
PHY-3002 : Step(3403): len = 79965.8, overlap = 120
PHY-3002 : Step(3404): len = 80261, overlap = 116.5
PHY-3002 : Step(3405): len = 81080.8, overlap = 108.5
PHY-3002 : Step(3406): len = 82174.4, overlap = 104.5
PHY-3002 : Step(3407): len = 83758.9, overlap = 100.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.52723e-05
PHY-3002 : Step(3408): len = 87290, overlap = 84.75
PHY-3002 : Step(3409): len = 96919.4, overlap = 69
PHY-3002 : Step(3410): len = 96391.9, overlap = 68.75
PHY-3002 : Step(3411): len = 96724.5, overlap = 69.25
PHY-3002 : Step(3412): len = 97495.3, overlap = 65.75
PHY-3002 : Step(3413): len = 98791, overlap = 63.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.05445e-05
PHY-3002 : Step(3414): len = 104635, overlap = 63.5
PHY-3002 : Step(3415): len = 110709, overlap = 50.75
PHY-3002 : Step(3416): len = 111094, overlap = 51
PHY-3002 : Step(3417): len = 111983, overlap = 51.25
PHY-3002 : Step(3418): len = 111936, overlap = 51.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.10891e-05
PHY-3002 : Step(3419): len = 120713, overlap = 39.5
PHY-3002 : Step(3420): len = 124826, overlap = 30.25
PHY-3002 : Step(3421): len = 126053, overlap = 26
PHY-3002 : Step(3422): len = 126983, overlap = 27.5
PHY-3002 : Step(3423): len = 127414, overlap = 28.25
PHY-3002 : Step(3424): len = 127250, overlap = 28.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000122178
PHY-3002 : Step(3425): len = 132309, overlap = 26.5
PHY-3002 : Step(3426): len = 134804, overlap = 23.25
PHY-3002 : Step(3427): len = 136290, overlap = 25.25
PHY-3002 : Step(3428): len = 137183, overlap = 25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000244356
PHY-3002 : Step(3429): len = 140640, overlap = 22.5
PHY-3002 : Step(3430): len = 143260, overlap = 21
PHY-3002 : Step(3431): len = 145105, overlap = 18.5
PHY-3002 : Step(3432): len = 145302, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002406s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.725714
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.513635s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (100.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3076 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.388115s wall, 0.421203s user + 0.000000s system = 0.421203s CPU (108.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.49746e-05
PHY-3002 : Step(3433): len = 139739, overlap = 33.75
PHY-3002 : Step(3434): len = 133518, overlap = 40.25
PHY-3002 : Step(3435): len = 129505, overlap = 43.75
PHY-3002 : Step(3436): len = 125034, overlap = 47.75
PHY-3002 : Step(3437): len = 122173, overlap = 53.5
PHY-3002 : Step(3438): len = 120074, overlap = 56
PHY-3002 : Step(3439): len = 119014, overlap = 56.25
PHY-3002 : Step(3440): len = 118903, overlap = 57.25
PHY-3002 : Step(3441): len = 119016, overlap = 56.5
PHY-3002 : Step(3442): len = 120216, overlap = 56.5
PHY-3002 : Step(3443): len = 121313, overlap = 53.25
PHY-3002 : Step(3444): len = 122314, overlap = 49.75
PHY-3002 : Step(3445): len = 123500, overlap = 50.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.99491e-05
PHY-3002 : Step(3446): len = 131665, overlap = 40.5
PHY-3002 : Step(3447): len = 134824, overlap = 37.5
PHY-3002 : Step(3448): len = 136702, overlap = 37
PHY-3002 : Step(3449): len = 139560, overlap = 35.25
PHY-3002 : Step(3450): len = 141007, overlap = 34.75
PHY-3002 : Step(3451): len = 142024, overlap = 37.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000179898
PHY-3002 : Step(3452): len = 149588, overlap = 23
PHY-3002 : Step(3453): len = 151644, overlap = 20
PHY-3002 : Step(3454): len = 153772, overlap = 20
PHY-3002 : Step(3455): len = 155315, overlap = 20.25
PHY-3002 : Step(3456): len = 155432, overlap = 21.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000359797
PHY-3002 : Step(3457): len = 161832, overlap = 16
PHY-3002 : Step(3458): len = 163242, overlap = 16
PHY-3002 : Step(3459): len = 165200, overlap = 14.5
PHY-3002 : Step(3460): len = 167027, overlap = 14
PHY-3002 : Step(3461): len = 167050, overlap = 12
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000719593
PHY-3002 : Step(3462): len = 171252, overlap = 9.75
PHY-3002 : Step(3463): len = 172602, overlap = 9.5
PHY-3002 : Step(3464): len = 174269, overlap = 7.75
PHY-3002 : Step(3465): len = 175009, overlap = 7.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00143919
PHY-3002 : Step(3466): len = 177667, overlap = 6.5
PHY-3002 : Step(3467): len = 178437, overlap = 7
PHY-3002 : Step(3468): len = 180028, overlap = 6.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.725714
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.491177s wall, 0.499203s user + 0.015600s system = 0.514803s CPU (104.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3076 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.440369s wall, 0.436803s user + 0.015600s system = 0.452403s CPU (102.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000316169
PHY-3002 : Step(3469): len = 171498, overlap = 50.75
PHY-3002 : Step(3470): len = 164851, overlap = 52.25
PHY-3002 : Step(3471): len = 159299, overlap = 54.75
PHY-3002 : Step(3472): len = 154470, overlap = 55
PHY-3002 : Step(3473): len = 150175, overlap = 57
PHY-3002 : Step(3474): len = 146966, overlap = 58.25
PHY-3002 : Step(3475): len = 143878, overlap = 59.75
PHY-3002 : Step(3476): len = 141001, overlap = 68.75
PHY-3002 : Step(3477): len = 138837, overlap = 66.25
PHY-3002 : Step(3478): len = 137388, overlap = 66
PHY-3002 : Step(3479): len = 135972, overlap = 68.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000627309
PHY-3002 : Step(3480): len = 140341, overlap = 65.25
PHY-3002 : Step(3481): len = 142344, overlap = 61.25
PHY-3002 : Step(3482): len = 143630, overlap = 57.5
PHY-3002 : Step(3483): len = 145735, overlap = 55
PHY-3002 : Step(3484): len = 148708, overlap = 53.75
PHY-3002 : Step(3485): len = 149272, overlap = 54.25
PHY-3002 : Step(3486): len = 149820, overlap = 51.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00120062
PHY-3002 : Step(3487): len = 153316, overlap = 49.25
PHY-3002 : Step(3488): len = 155135, overlap = 48.5
PHY-3002 : Step(3489): len = 156521, overlap = 47.5
PHY-3002 : Step(3490): len = 157886, overlap = 42.75
PHY-3002 : Step(3491): len = 159381, overlap = 42.25
PHY-3002 : Step(3492): len = 161253, overlap = 40
PHY-3002 : Step(3493): len = 162109, overlap = 43.25
PHY-3002 : Step(3494): len = 162345, overlap = 43
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00223049
PHY-3002 : Step(3495): len = 164206, overlap = 39.25
PHY-3002 : Step(3496): len = 165135, overlap = 41.25
PHY-3002 : Step(3497): len = 166307, overlap = 41.25
PHY-3002 : Step(3498): len = 167365, overlap = 40
PHY-3002 : Step(3499): len = 168121, overlap = 37
PHY-3002 : Step(3500): len = 168642, overlap = 38
PHY-3002 : Step(3501): len = 169094, overlap = 36
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00389429
PHY-3002 : Step(3502): len = 170131, overlap = 38.25
PHY-3002 : Step(3503): len = 170752, overlap = 35.75
PHY-3002 : Step(3504): len = 171252, overlap = 34
PHY-3002 : Step(3505): len = 171877, overlap = 33
PHY-3002 : Step(3506): len = 172285, overlap = 33.5
PHY-3002 : Step(3507): len = 172620, overlap = 33
PHY-3002 : Step(3508): len = 172993, overlap = 33.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.668919s wall, 0.468003s user + 0.405603s system = 0.873606s CPU (130.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.725714
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.435878s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (100.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3076 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.385302s wall, 0.405603s user + 0.015600s system = 0.421203s CPU (109.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000364525
PHY-3002 : Step(3509): len = 164527, overlap = 40.5
PHY-3002 : Step(3510): len = 161308, overlap = 39.75
PHY-3002 : Step(3511): len = 157275, overlap = 45.25
PHY-3002 : Step(3512): len = 154788, overlap = 50.5
PHY-3002 : Step(3513): len = 152711, overlap = 46.25
PHY-3002 : Step(3514): len = 150954, overlap = 48.75
PHY-3002 : Step(3515): len = 149087, overlap = 51.75
PHY-3002 : Step(3516): len = 148152, overlap = 51.5
PHY-3002 : Step(3517): len = 147339, overlap = 54.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000729049
PHY-3002 : Step(3518): len = 150691, overlap = 50.25
PHY-3002 : Step(3519): len = 151967, overlap = 48
PHY-3002 : Step(3520): len = 152627, overlap = 46.25
PHY-3002 : Step(3521): len = 153753, overlap = 44.5
PHY-3002 : Step(3522): len = 155067, overlap = 41.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00137352
PHY-3002 : Step(3523): len = 157449, overlap = 39.25
PHY-3002 : Step(3524): len = 158710, overlap = 39.75
PHY-3002 : Step(3525): len = 159728, overlap = 34.75
PHY-3002 : Step(3526): len = 160960, overlap = 33.75
PHY-3002 : Step(3527): len = 162161, overlap = 33.5
PHY-3002 : Step(3528): len = 162854, overlap = 32.5
PHY-3002 : Step(3529): len = 163406, overlap = 30.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00240974
PHY-3002 : Step(3530): len = 164685, overlap = 29.5
PHY-3002 : Step(3531): len = 165771, overlap = 28.75
PHY-3002 : Step(3532): len = 166674, overlap = 29
PHY-3002 : Step(3533): len = 167488, overlap = 27.25
PHY-3002 : Step(3534): len = 168273, overlap = 26
PHY-3002 : Step(3535): len = 168816, overlap = 27.5
PHY-3002 : Step(3536): len = 169318, overlap = 29
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00403575
PHY-3002 : Step(3537): len = 170182, overlap = 28
PHY-3002 : Step(3538): len = 170982, overlap = 28.75
PHY-3002 : Step(3539): len = 171599, overlap = 30.25
PHY-3002 : Step(3540): len = 172116, overlap = 30.5
PHY-3002 : Step(3541): len = 172565, overlap = 30
PHY-3002 : Step(3542): len = 173039, overlap = 28.75
PHY-3002 : Step(3543): len = 173353, overlap = 28.25
PHY-3002 : Step(3544): len = 173771, overlap = 27.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023712s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (131.6%)

PHY-3001 : Legalized: Len = 174230, Over = 0
PHY-3001 : Final: Len = 174230, Over = 0
RUN-1003 : finish command "place" in  15.375324s wall, 21.153736s user + 1.950012s system = 23.103748s CPU (150.3%)

RUN-1004 : used memory is 646 MB, reserved memory is 739 MB, peak memory is 823 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1121 to 891
PHY-1001 : Pin misalignment score is improved from 891 to 880
PHY-1001 : Pin misalignment score is improved from 880 to 880
PHY-1001 : Pin local connectivity score is improved from 326 to 43
PHY-1001 : Pin misalignment score is improved from 910 to 884
PHY-1001 : Pin misalignment score is improved from 884 to 883
PHY-1001 : Pin misalignment score is improved from 883 to 883
PHY-1001 : Pin local connectivity score is improved from 90 to 43
PHY-1001 : End pin swap;  0.960661s wall, 0.967206s user + 0.000000s system = 0.967206s CPU (100.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1132 instances
RUN-1001 : 512 mslices, 512 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3078 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1848 nets have 2 pins
RUN-1001 : 856 nets have [3 - 5] pins
RUN-1001 : 221 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 219736, over cnt = 562(7%), over = 870, worst = 8
PHY-1002 : len = 222944, over cnt = 256(3%), over = 320, worst = 4
PHY-1002 : len = 223712, over cnt = 213(2%), over = 241, worst = 4
PHY-1002 : len = 227280, over cnt = 40(0%), over = 47, worst = 3
PHY-1002 : len = 228128, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 228216, over cnt = 11(0%), over = 11, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12935, tnet num: 3076, tinst num: 1130, tnode num: 16181, tedge num: 21121.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3076 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.943346s wall, 1.950012s user + 0.015600s system = 1.965613s CPU (101.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.053799s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (87.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000050s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 484064, over cnt = 166(0%), over = 166, worst = 1
PHY-1001 : End Routed; 21.998335s wall, 25.350162s user + 0.187201s system = 25.537364s CPU (116.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 476496, over cnt = 27(0%), over = 27, worst = 1
PHY-1001 : End DR Iter 1; 1.412737s wall, 1.419609s user + 0.000000s system = 1.419609s CPU (100.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 476048, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.238932s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (111.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 476048, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 476048
PHY-1001 : End DR Iter 3; 0.047348s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (131.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  27.896077s wall, 31.231400s user + 0.265202s system = 31.496602s CPU (112.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  30.921704s wall, 34.304620s user + 0.280802s system = 34.585422s CPU (111.8%)

RUN-1004 : used memory is 632 MB, reserved memory is 757 MB, peak memory is 823 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1857   out of   4480   41.45%
#reg                 1599   out of   4480   35.69%
#le                  1979
  #lut only           380   out of   1979   19.20%
  #reg only           122   out of   1979    6.16%
  #lut&reg           1477   out of   1979   74.63%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.053131s wall, 2.028013s user + 0.046800s system = 2.074813s CPU (101.1%)

RUN-1004 : used memory is 632 MB, reserved memory is 757 MB, peak memory is 823 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12935, tnet num: 3076, tinst num: 1130, tnode num: 16181, tedge num: 21121.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3076 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.292067s wall, 2.168414s user + 0.078001s system = 2.246414s CPU (98.0%)

RUN-1004 : used memory is 670 MB, reserved memory is 793 MB, peak memory is 823 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1132
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3078, pip num: 32521
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 924 valid insts, and 84132 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  10.610618s wall, 19.656126s user + 0.015600s system = 19.671726s CPU (185.4%)

RUN-1004 : used memory is 674 MB, reserved memory is 794 MB, peak memory is 823 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.434079s wall, 1.372809s user + 0.156001s system = 1.528810s CPU (106.6%)

RUN-1004 : used memory is 757 MB, reserved memory is 876 MB, peak memory is 823 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.573102s wall, 2.605217s user + 0.374402s system = 2.979619s CPU (10.8%)

RUN-1004 : used memory is 725 MB, reserved memory is 878 MB, peak memory is 823 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.897610s wall, 0.358802s user + 0.156001s system = 0.514803s CPU (7.5%)

RUN-1004 : used memory is 736 MB, reserved memory is 888 MB, peak memory is 823 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.672531s wall, 4.820431s user + 0.717605s system = 5.538036s CPU (15.1%)

RUN-1004 : used memory is 725 MB, reserved memory is 878 MB, peak memory is 823 MB
GUI-1001 : Download success!
