git clone --depth 1 --no-tags https://github.com/muonTelescope/ice40Firmware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204041792
git clone --depth 1 --no-tags https://github.com/JoseLuisDavid19/MipsProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203464943
git clone --depth 1 --no-tags https://github.com/girish010789/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203666276
git clone --depth 1 --no-tags https://github.com/Shwall/color_pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204824303
git clone --depth 1 --no-tags https://github.com/oaaij-gnahz/pipelineCPU2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204598398
git clone --depth 1 --no-tags https://github.com/Arcadia-1/QITRA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209562311
git clone --depth 1 --no-tags https://github.com/markopolo97/UART_TX_RX_System_On_Chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208164018
git clone --depth 1 --no-tags https://github.com/omair001/Assembly-Verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203824551
git clone --depth 1 --no-tags https://github.com/windowsbomb/learningFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203591321
git clone --depth 1 --no-tags https://github.com/inanedrivel/csc258-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198881040
git clone --depth 1 --no-tags https://github.com/Ash-Zheng/FPGA-based-CPU-with-MIPS-Instruction-Set.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200478172
git clone --depth 1 --no-tags https://github.com/ThreeBridge/UDP_Image_min.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198590994
git clone --depth 1 --no-tags https://github.com/SHILEIGO/script.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199156869
git clone --depth 1 --no-tags https://github.com/oz-matt/QsysCLib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200162005
git clone --depth 1 --no-tags https://github.com/joshuahant/verilog-sha256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197286638
git clone --depth 1 --no-tags https://github.com/adarshm9031/MIPS-Architeture-Design-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197908415
git clone --depth 1 --no-tags https://github.com/chuiyunjun/Running-man.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198144016
git clone --depth 1 --no-tags https://github.com/sinyaHONG/mulinput_seqout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198217755
git clone --depth 1 --no-tags https://github.com/hitoyozake/v_sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197582974
git clone --depth 1 --no-tags https://github.com/ch1pset/FPGA-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197803021
git clone --depth 1 --no-tags https://github.com/sachinputta/vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197714160
git clone --depth 1 --no-tags https://github.com/etherblade-net/EHA_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198100345
git clone --depth 1 --no-tags https://github.com/SamWibatt/FPGA_HD44780.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203650831
git clone --depth 1 --no-tags https://github.com/javierfernandezsalgado/VGASquares.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201672763
git clone --depth 1 --no-tags https://github.com/oahu99/hdmi_driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201708219
git clone --depth 1 --no-tags https://github.com/cherrrryq/div_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201896605
git clone --depth 1 --no-tags https://github.com/janithapraneeth23/CustomProssorDesignForImageProcessing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202765015
git clone --depth 1 --no-tags https://github.com/FCostaS/YouseiOS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202814197
git clone --depth 1 --no-tags https://github.com/sinyaHONG/clock-glitch-free.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202645136
git clone --depth 1 --no-tags https://github.com/rkredd/Ramakrishna.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204242015
git clone --depth 1 --no-tags https://github.com/has58/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197852930
git clone --depth 1 --no-tags https://github.com/tsaoalbert/openroad2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200952537
git clone --depth 1 --no-tags https://github.com/WillKen/ECOP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206698347
git clone --depth 1 --no-tags https://github.com/gabrieldds/ArchLearn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206842334
git clone --depth 1 --no-tags https://github.com/PradyumnG/CS-203-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207975238
git clone --depth 1 --no-tags https://github.com/freedomhust/CCF_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208532826
git clone --depth 1 --no-tags https://github.com/sagarchadha/VerilogLabs-ECE241.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207713255
git clone --depth 1 --no-tags https://github.com/vasi1796/digital_design_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197729684
git clone --depth 1 --no-tags https://github.com/nik299/RV32I-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209363135
git clone --depth 1 --no-tags https://github.com/bro4all/CMPE140.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207206862
git clone --depth 1 --no-tags https://github.com/Sibakumarpanda/D-F-F-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207141309
git clone --depth 1 --no-tags https://github.com/demioke/calculator-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209645948
git clone --depth 1 --no-tags https://github.com/harvishj/digital-circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209486861
git clone --depth 1 --no-tags https://github.com/RogeKuntz/SProccessor_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207924901
git clone --depth 1 --no-tags https://github.com/Vineet1610/Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209205441
git clone --depth 1 --no-tags https://github.com/Chloe-Yu/Washing-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205793885
git clone --depth 1 --no-tags https://github.com/cherrrryq/key_scan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201871135
git clone --depth 1 --no-tags https://github.com/leooel97895750/TempoMan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204673332
git clone --depth 1 --no-tags https://github.com/krypton08rises/Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204507858
git clone --depth 1 --no-tags https://github.com/deepthireacts/Verilog-Mojo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206548130
git clone --depth 1 --no-tags https://github.com/ufv-ciencia-da-computacao/CCF251.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208052308
git clone --depth 1 --no-tags https://github.com/Miladrzh/verilog-traffic-light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206803887
git clone --depth 1 --no-tags https://github.com/alsuga/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207001005
git clone --depth 1 --no-tags https://github.com/Scramos/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210167171
git clone --depth 1 --no-tags https://github.com/programmingisart/verilog_risc_v_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209399210
git clone --depth 1 --no-tags https://github.com/vt-ece4530-f19/example-mul64msp430.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209452798
git clone --depth 1 --no-tags https://github.com/ksw020495/B0729056_CompOrg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209739046
git clone --depth 1 --no-tags https://github.com/asmitde/Crypto_RSA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209677094
git clone --depth 1 --no-tags https://github.com/vito-chl/src.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209600911
git clone --depth 1 --no-tags https://github.com/Ankita628/alarm-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198024992
git clone --depth 1 --no-tags https://github.com/AndruePeters/fpga_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197300633
git clone --depth 1 --no-tags https://github.com/saeedhadi17/nandland.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198269259
git clone --depth 1 --no-tags https://github.com/grantsimmons/verilog-sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197806087
git clone --depth 1 --no-tags https://github.com/lilin5819/verilog_show.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197775290
git clone --depth 1 --no-tags https://github.com/bhimsenpadalkar/posit-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197520215
git clone --depth 1 --no-tags https://github.com/tunglt6596/zynq7000_zybo_z7-20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200264146
git clone --depth 1 --no-tags https://github.com/JenishaT/DE2_Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200123569
git clone --depth 1 --no-tags https://github.com/kc1212/SCALE-MAMBA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198798340
git clone --depth 1 --no-tags https://github.com/CristhianPu/i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199062252
git clone --depth 1 --no-tags https://github.com/parkjonguk/spi_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199787733
git clone --depth 1 --no-tags https://github.com/peyton44/Flappy-Bird-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200096791
git clone --depth 1 --no-tags https://github.com/ducdcenigama/lyra2rev3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198953746
git clone --depth 1 --no-tags https://github.com/megar926/MPM13022_SERIAL_TEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199155742
git clone --depth 1 --no-tags https://github.com/rerejii/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200644591
git clone --depth 1 --no-tags https://github.com/WhatABigWatermelon/csproject2019_group10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199213710
git clone --depth 1 --no-tags https://github.com/thata/tinyfpga-td4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207341942
git clone --depth 1 --no-tags https://github.com/pvlkhm/hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206637621
git clone --depth 1 --no-tags https://github.com/kdiaz1744/Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206872653
git clone --depth 1 --no-tags https://github.com/sweetsinpackets/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206169433
git clone --depth 1 --no-tags https://github.com/Vignesh-Sairaj/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206170864
git clone --depth 1 --no-tags https://github.com/JerryAZR/FPGAbomberman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207663728
git clone --depth 1 --no-tags https://github.com/coryd5456/Multi-Processor-time-frequency-analyzer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207652812
git clone --depth 1 --no-tags https://github.com/CompArchFA19/hw1-miguelii44.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207900716
git clone --depth 1 --no-tags https://github.com/Ricky-Ting/Lite-computer-system-based-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207591219
git clone --depth 1 --no-tags https://github.com/pranshu21/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201610205
git clone --depth 1 --no-tags https://github.com/MicroGrit/SandModule.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201625626
git clone --depth 1 --no-tags https://github.com/yasnakateb/TrafficLightController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201840622
git clone --depth 1 --no-tags https://github.com/jerermyyoung/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204186098
git clone --depth 1 --no-tags https://github.com/gengyouchen/eecs2002.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203337621
git clone --depth 1 --no-tags https://github.com/ziggyiggy91/AXI_LITE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199544409
git clone --depth 1 --no-tags https://github.com/ashleyjr/iceBench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201330594
git clone --depth 1 --no-tags https://github.com/Mozf/Embedded-job_gdut.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201060135
git clone --depth 1 --no-tags https://github.com/Aniruddha-cmd/Simple-Verilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202972070
git clone --depth 1 --no-tags https://github.com/discferret/SioATE_Pin2SIO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203462019
git clone --depth 1 --no-tags https://github.com/discferret/SioATE_SIO2Pin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203462034
git clone --depth 1 --no-tags https://github.com/rfneil/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205719106
git clone --depth 1 --no-tags https://github.com/PrernaAnand/ECE241---Digital-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204998707
git clone --depth 1 --no-tags https://github.com/thazhemadam/iVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205984844
