

Implementation tool: Xilinx Vivado v.2023.2
Project:             rv32i_npp_ip
Solution:            hls
Device target:       xc7z020-clg400-1
Report date:         Thu Nov 23 19:21:44 +0800 2023

#=== Post-Implementation Resource usage ===
SLICE:         2065
LUT:           4824
FF:            2961
DSP:              0
BRAM:           256
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      7.443
CP achieved post-implementation: 9.803
Timing met
