vendor_name = ModelSim
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/component_test.vwf
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/CPU_Types.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_cla4_adder.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/cla4_adder.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/half_adder.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/registers.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_mux2.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/mux_2powMBits.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/mux2.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/MIPC_RISK_SimpleCPU.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_inc1.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_reg.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_reg_en.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/d_flipflop.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/d_latch.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/d_flipflop_en.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_decoder.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_tristate_buffer.vhd
source_file = 1, nBit_mux_2powMBits.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/ALU_Simple.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/AU_Simple.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/LU_Simple.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_adder_subtraction_block.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/MIPS_RISK_SingleCycle_instruction_breakdown.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/IMEM.mif
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/DMEM.mif
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/DMEM_wizard.qip
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/DMEM_wizard.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/MIPS_RISK_SingleCycle_VARS.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/PC_reg.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/PC_inc.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/ID_CTRL_REG.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/EX_ALU_Branch.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/MEM_Branch.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/db/MIPC_RISK_SimpleCPU.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/db/altsyncram_ea91.tdf
source_file = 1, dmem
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/db/altsyncram_rnv.tdf
source_file = 1, imem
design_name = top_level
instance = comp, \clk~input , clk~input, top_level, 1
instance = comp, \global_reset~input , global_reset~input, top_level, 1
