<module name="vsl: SAED_PDK_90 nmos4t auCdl">
<scope name="Terminal">
<forward>
<mapping dst="D G S B" src="&lt;unmappedTermOrder>"/>
<mapping dst="D G S B" src="&lt;termOrder>"/>
</forward>
<reverse>
<mapping dst="&lt;unmappedTermOrder>" src="D G S B"/>
</reverse>
</scope>
<master_instances/>
</module>
