INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vibho/xilinx_projects/project_test/project_test.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vibho/xilinx_projects/project_test/project_test.srcs/sources_1/new/s_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
WARNING: [VRFC 10-2845] overwriting previous definition of module full_adder [C:/Users/vibho/xilinx_projects/project_test/project_test.srcs/sources_1/new/full_adder.v:23]
INFO: [VRFC 10-311] analyzing module s_test
