# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_9.srcs/sources_1/imports/project_9/d_mem.v" \
"../../../../project_9.srcs/sources_1/imports/project_9/i_mem.v" \
"../../../../project_9.srcs/sources_1/new/proc.v" \
"../../../../project_9.srcs/sim_1/new/tb_proc.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
