# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../verilog102.srcs/sources_1/imports/design/lab1_1.v" \
"../../../../verilog102.srcs/sources_1/imports/design/lab1_2.v" \
"../../../../verilog102.srcs/sim_1/imports/testbench/lab1_2_t.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
