// Seed: 814677880
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  always @(posedge 1) begin
    id_4 <= 1;
    deassign id_7;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  supply1 id_9 = 1;
  assign id_3 = id_4;
  module_0(
      id_4, id_9, id_9, id_2, id_9, id_9
  );
  always @(1 or posedge id_3) id_2 <= id_2;
  assign id_9 = id_7;
endmodule
