* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Sep 19 2024 20:21:31

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : foo.counterZ0Z_0
T_8_5_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g0_3
T_9_5_wire_logic_cluster/lc_0/in_1

T_8_5_wire_logic_cluster/lc_3/out
T_8_5_lc_trk_g0_3
T_8_5_wire_logic_cluster/lc_6/in_1

T_8_5_wire_logic_cluster/lc_3/out
T_8_5_lc_trk_g0_3
T_8_5_wire_logic_cluster/lc_3/in_0

T_8_5_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g0_3
T_8_6_wire_logic_cluster/lc_2/in_3

End 

Net : foo.un5_counter_cry_19_THRU_CO
T_9_7_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g0_3
T_8_8_input_2_3
T_8_8_wire_logic_cluster/lc_3/in_2

End 

Net : foo.un5_counter_cry_19
T_9_7_wire_logic_cluster/lc_2/cout
T_9_7_wire_logic_cluster/lc_3/in_3

Net : foo.counterZ0Z_1
T_8_6_wire_logic_cluster/lc_2/out
T_9_5_lc_trk_g2_2
T_9_5_input_2_0
T_9_5_wire_logic_cluster/lc_0/in_2

T_8_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g2_2
T_8_6_wire_logic_cluster/lc_3/in_1

T_8_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g2_2
T_8_6_wire_logic_cluster/lc_2/in_0

End 

Net : foo.un5_counter_cry_18_THRU_CO
T_9_7_wire_logic_cluster/lc_2/out
T_8_8_lc_trk_g0_2
T_8_8_wire_logic_cluster/lc_2/in_0

End 

Net : foo.un5_counter_cry_18
T_9_7_wire_logic_cluster/lc_1/cout
T_9_7_wire_logic_cluster/lc_2/in_3

Net : foo.counterZ0Z_2
T_9_5_wire_logic_cluster/lc_1/out
T_9_5_lc_trk_g3_1
T_9_5_wire_logic_cluster/lc_1/in_1

T_9_5_wire_logic_cluster/lc_1/out
T_5_5_sp12_h_l_1
T_8_5_lc_trk_g1_1
T_8_5_wire_logic_cluster/lc_6/in_0

End 

Net : foo.counterZ0Z_3
T_9_5_wire_logic_cluster/lc_2/out
T_9_5_lc_trk_g1_2
T_9_5_wire_logic_cluster/lc_2/in_1

T_9_5_wire_logic_cluster/lc_2/out
T_8_5_lc_trk_g3_2
T_8_5_wire_logic_cluster/lc_6/in_3

End 

Net : foo.un5_counter_cry_15
T_9_6_wire_logic_cluster/lc_6/cout
T_9_6_wire_logic_cluster/lc_7/in_3

Net : foo.un5_counter_cry_15_THRU_CO
T_9_6_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_46
T_8_8_lc_trk_g3_6
T_8_8_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_9_7_0_
T_9_7_wire_logic_cluster/carry_in_mux/cout
T_9_7_wire_logic_cluster/lc_0/in_3

Net : foo.un1_counter_7_20
T_8_5_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g1_1
T_8_6_wire_logic_cluster/lc_5/in_3

T_8_5_wire_logic_cluster/lc_1/out
T_8_2_sp12_v_t_22
T_8_8_lc_trk_g2_5
T_8_8_wire_logic_cluster/lc_1/in_0

T_8_5_wire_logic_cluster/lc_1/out
T_8_2_sp12_v_t_22
T_8_8_lc_trk_g2_5
T_8_8_wire_logic_cluster/lc_3/in_0

T_8_5_wire_logic_cluster/lc_1/out
T_8_2_sp12_v_t_22
T_8_8_lc_trk_g2_5
T_8_8_wire_logic_cluster/lc_0/in_3

T_8_5_wire_logic_cluster/lc_1/out
T_8_2_sp12_v_t_22
T_8_8_lc_trk_g2_5
T_8_8_wire_logic_cluster/lc_2/in_3

T_8_5_wire_logic_cluster/lc_1/out
T_8_2_sp12_v_t_22
T_8_8_lc_trk_g2_5
T_8_8_wire_logic_cluster/lc_4/in_3

T_8_5_wire_logic_cluster/lc_1/out
T_9_3_sp4_v_t_46
T_9_7_lc_trk_g0_3
T_9_7_input_2_5
T_9_7_wire_logic_cluster/lc_5/in_2

T_8_5_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g1_1
T_8_6_wire_logic_cluster/lc_6/in_0

T_8_5_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g1_1
T_8_6_wire_logic_cluster/lc_0/in_0

T_8_5_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g0_1
T_7_6_wire_logic_cluster/lc_0/in_1

T_8_5_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g1_1
T_8_6_wire_logic_cluster/lc_7/in_3

End 

Net : enable_RNIKS5P6
T_8_6_wire_logic_cluster/lc_5/out
T_8_2_sp4_v_t_47
T_8_6_sp4_v_t_43
T_8_7_lc_trk_g3_3
T_8_7_wire_logic_cluster/lc_3/cen

T_8_6_wire_logic_cluster/lc_5/out
T_8_2_sp4_v_t_47
T_8_6_sp4_v_t_43
T_8_7_lc_trk_g3_3
T_8_7_wire_logic_cluster/lc_3/cen

T_8_6_wire_logic_cluster/lc_5/out
T_8_2_sp4_v_t_47
T_8_6_sp4_v_t_43
T_8_7_lc_trk_g3_3
T_8_7_wire_logic_cluster/lc_3/cen

T_8_6_wire_logic_cluster/lc_5/out
T_8_2_sp4_v_t_47
T_8_6_sp4_v_t_43
T_8_7_lc_trk_g3_3
T_8_7_wire_logic_cluster/lc_3/cen

End 

Net : foo.counterZ0Z_8
T_8_8_wire_logic_cluster/lc_4/out
T_8_0_span12_vert_23
T_8_5_lc_trk_g3_7
T_8_5_wire_logic_cluster/lc_4/in_0

T_8_8_wire_logic_cluster/lc_4/out
T_9_4_sp4_v_t_44
T_9_5_lc_trk_g2_4
T_9_5_wire_logic_cluster/lc_7/in_1

T_8_8_wire_logic_cluster/lc_4/out
T_8_8_lc_trk_g0_4
T_8_8_input_2_4
T_8_8_wire_logic_cluster/lc_4/in_2

End 

Net : foo.counterZ0Z_16
T_8_8_wire_logic_cluster/lc_0/out
T_8_4_sp4_v_t_37
T_8_5_lc_trk_g3_5
T_8_5_wire_logic_cluster/lc_5/in_1

T_8_8_wire_logic_cluster/lc_0/out
T_9_5_sp4_v_t_41
T_9_6_lc_trk_g3_1
T_9_6_wire_logic_cluster/lc_7/in_1

T_8_8_wire_logic_cluster/lc_0/out
T_8_8_lc_trk_g2_0
T_8_8_input_2_0
T_8_8_wire_logic_cluster/lc_0/in_2

End 

Net : foo.un5_counter_cry_16_THRU_CO
T_9_7_wire_logic_cluster/lc_0/out
T_8_8_lc_trk_g0_0
T_8_8_wire_logic_cluster/lc_1/in_1

End 

Net : foo.un1_counter_7_20_8
T_8_5_wire_logic_cluster/lc_4/out
T_8_5_lc_trk_g0_4
T_8_5_wire_logic_cluster/lc_1/in_1

End 

Net : foo.un1_counter_7_20_9
T_8_5_wire_logic_cluster/lc_5/out
T_8_5_lc_trk_g0_5
T_8_5_wire_logic_cluster/lc_1/in_0

End 

Net : foo.counterZ0Z_4
T_9_5_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g1_3
T_9_5_wire_logic_cluster/lc_3/in_1

T_9_5_wire_logic_cluster/lc_3/out
T_8_5_lc_trk_g3_3
T_8_5_input_2_4
T_8_5_wire_logic_cluster/lc_4/in_2

End 

Net : foo.counterZ0Z_5
T_9_5_wire_logic_cluster/lc_4/out
T_9_5_lc_trk_g3_4
T_9_5_wire_logic_cluster/lc_4/in_1

T_9_5_wire_logic_cluster/lc_4/out
T_8_5_lc_trk_g3_4
T_8_5_wire_logic_cluster/lc_4/in_1

End 

Net : foo.un1_counter_7_20_7
T_8_5_wire_logic_cluster/lc_6/out
T_8_5_lc_trk_g2_6
T_8_5_wire_logic_cluster/lc_1/in_3

End 

Net : foo.counterZ0Z_6
T_9_5_wire_logic_cluster/lc_5/out
T_9_5_lc_trk_g1_5
T_9_5_wire_logic_cluster/lc_5/in_1

T_9_5_wire_logic_cluster/lc_5/out
T_8_5_lc_trk_g2_5
T_8_5_wire_logic_cluster/lc_4/in_3

End 

Net : foo.counterZ0Z_10
T_8_5_wire_logic_cluster/lc_2/out
T_8_5_lc_trk_g1_2
T_8_5_wire_logic_cluster/lc_5/in_0

T_8_5_wire_logic_cluster/lc_2/out
T_9_6_lc_trk_g2_2
T_9_6_wire_logic_cluster/lc_1/in_1

T_8_5_wire_logic_cluster/lc_2/out
T_8_5_lc_trk_g1_2
T_8_5_wire_logic_cluster/lc_2/in_1

End 

Net : foo.counterZ0Z_11
T_8_6_wire_logic_cluster/lc_6/out
T_8_5_lc_trk_g1_6
T_8_5_input_2_5
T_8_5_wire_logic_cluster/lc_5/in_2

T_8_6_wire_logic_cluster/lc_6/out
T_9_6_lc_trk_g1_6
T_9_6_wire_logic_cluster/lc_2/in_1

T_8_6_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g3_6
T_8_6_wire_logic_cluster/lc_6/in_3

End 

Net : foo.counterZ0Z_15
T_8_6_wire_logic_cluster/lc_7/out
T_8_5_lc_trk_g1_7
T_8_5_wire_logic_cluster/lc_5/in_3

T_8_6_wire_logic_cluster/lc_7/out
T_9_6_lc_trk_g0_7
T_9_6_wire_logic_cluster/lc_6/in_1

T_8_6_wire_logic_cluster/lc_7/out
T_8_6_lc_trk_g2_7
T_8_6_input_2_7
T_8_6_wire_logic_cluster/lc_7/in_2

End 

Net : foo.un5_counter_cry_21
T_9_7_wire_logic_cluster/lc_4/cout
T_9_7_wire_logic_cluster/lc_5/in_3

End 

Net : foo.counterZ0Z_7
T_8_6_wire_logic_cluster/lc_0/out
T_9_5_lc_trk_g3_0
T_9_5_wire_logic_cluster/lc_6/in_1

T_8_6_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g1_0
T_8_6_wire_logic_cluster/lc_1/in_0

T_8_6_wire_logic_cluster/lc_0/out
T_8_2_sp4_v_t_37
T_9_6_sp4_h_l_6
T_8_6_lc_trk_g0_6
T_8_6_input_2_0
T_8_6_wire_logic_cluster/lc_0/in_2

End 

Net : foo.un5_counter_cry_14
T_9_6_wire_logic_cluster/lc_5/cout
T_9_6_wire_logic_cluster/lc_6/in_3

Net : foo.un5_counter_cry_14_THRU_CO
T_9_6_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g2_6
T_8_6_wire_logic_cluster/lc_7/in_1

End 

Net : foo.counterZ0Z_22
T_9_7_wire_logic_cluster/lc_5/out
T_9_3_sp4_v_t_47
T_8_5_lc_trk_g2_2
T_8_5_input_2_0
T_8_5_wire_logic_cluster/lc_0/in_2

T_9_7_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g3_5
T_9_7_wire_logic_cluster/lc_5/in_1

End 

Net : foo.un1_counter_7_20_10_cascade_
T_8_5_wire_logic_cluster/lc_0/ltout
T_8_5_wire_logic_cluster/lc_1/in_2

End 

Net : foo.un5_counter_cry_20
T_9_7_wire_logic_cluster/lc_3/cout
T_9_7_wire_logic_cluster/lc_4/in_3

Net : foo.counterZ0Z_17
T_8_8_wire_logic_cluster/lc_1/out
T_8_4_sp4_v_t_39
T_8_5_lc_trk_g2_7
T_8_5_wire_logic_cluster/lc_0/in_1

T_8_8_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g2_1
T_9_7_wire_logic_cluster/lc_0/in_1

T_8_8_wire_logic_cluster/lc_1/out
T_8_8_lc_trk_g0_1
T_8_8_input_2_1
T_8_8_wire_logic_cluster/lc_1/in_2

End 

Net : foo.counterZ0Z_19
T_8_8_wire_logic_cluster/lc_2/out
T_8_5_sp4_v_t_44
T_9_5_sp4_h_l_2
T_8_5_lc_trk_g0_2
T_8_5_wire_logic_cluster/lc_0/in_0

T_8_8_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g3_2
T_9_7_wire_logic_cluster/lc_2/in_1

T_8_8_wire_logic_cluster/lc_2/out
T_8_8_lc_trk_g3_2
T_8_8_wire_logic_cluster/lc_2/in_1

End 

Net : foo.counterZ0Z_20
T_8_8_wire_logic_cluster/lc_3/out
T_8_4_sp4_v_t_43
T_8_5_lc_trk_g2_3
T_8_5_wire_logic_cluster/lc_0/in_3

T_8_8_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g3_3
T_9_7_wire_logic_cluster/lc_3/in_1

T_8_8_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g1_3
T_8_8_wire_logic_cluster/lc_3/in_3

End 

Net : foo.counterZ0Z_9
T_9_6_wire_logic_cluster/lc_0/out
T_9_6_lc_trk_g3_0
T_9_6_wire_logic_cluster/lc_0/in_1

T_9_6_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g2_0
T_8_6_wire_logic_cluster/lc_1/in_1

End 

Net : foo.un5_counter_cry_17
T_9_7_wire_logic_cluster/lc_0/cout
T_9_7_wire_logic_cluster/lc_1/in_3

Net : foo.un1_counter_7_19_4
T_8_6_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g2_1
T_8_6_wire_logic_cluster/lc_4/in_3

End 

Net : foo.counterZ0Z_12
T_9_6_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g2_3
T_8_6_input_2_1
T_8_6_wire_logic_cluster/lc_1/in_2

T_9_6_wire_logic_cluster/lc_3/out
T_9_6_lc_trk_g1_3
T_9_6_wire_logic_cluster/lc_3/in_1

End 

Net : foo.counterZ0Z_13
T_9_6_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g2_4
T_8_6_wire_logic_cluster/lc_1/in_3

T_9_6_wire_logic_cluster/lc_4/out
T_9_6_lc_trk_g3_4
T_9_6_wire_logic_cluster/lc_4/in_1

End 

Net : foo.un1_counter_7_19_cascade_
T_8_6_wire_logic_cluster/lc_4/ltout
T_8_6_wire_logic_cluster/lc_5/in_2

End 

Net : foo.un5_counter_cry_10
T_9_6_wire_logic_cluster/lc_1/cout
T_9_6_wire_logic_cluster/lc_2/in_3

Net : foo.un5_counter_cry_10_THRU_CO
T_9_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g3_2
T_8_6_wire_logic_cluster/lc_6/in_1

End 

Net : foo.un5_counter_cry_9_THRU_CO
T_9_6_wire_logic_cluster/lc_1/out
T_8_5_lc_trk_g3_1
T_8_5_wire_logic_cluster/lc_2/in_0

End 

Net : foo.un5_counter_cry_9
T_9_6_wire_logic_cluster/lc_0/cout
T_9_6_wire_logic_cluster/lc_1/in_3

Net : foo.un5_counter_cry_7
T_9_5_wire_logic_cluster/lc_6/cout
T_9_5_wire_logic_cluster/lc_7/in_3

Net : foo.un5_counter_cry_7_THRU_CO
T_9_5_wire_logic_cluster/lc_7/out
T_9_4_sp4_v_t_46
T_8_8_lc_trk_g2_3
T_8_8_wire_logic_cluster/lc_4/in_1

End 

Net : foo.counterZ0Z_21
T_9_7_wire_logic_cluster/lc_4/out
T_9_3_sp4_v_t_45
T_8_6_lc_trk_g3_5
T_8_6_wire_logic_cluster/lc_4/in_0

T_9_7_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g1_4
T_9_7_wire_logic_cluster/lc_4/in_1

End 

Net : foo.un1_counter_7_19_3_cascade_
T_8_6_wire_logic_cluster/lc_3/ltout
T_8_6_wire_logic_cluster/lc_4/in_2

End 

Net : foo.counterZ0Z_18
T_9_7_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g3_1
T_8_6_wire_logic_cluster/lc_3/in_3

T_9_7_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g3_1
T_9_7_wire_logic_cluster/lc_1/in_1

End 

Net : foo.un1_counter_7_19
T_8_6_wire_logic_cluster/lc_4/out
T_9_4_sp4_v_t_36
T_8_8_lc_trk_g1_1
T_8_8_wire_logic_cluster/lc_0/in_0

T_8_6_wire_logic_cluster/lc_4/out
T_9_4_sp4_v_t_36
T_8_8_lc_trk_g1_1
T_8_8_wire_logic_cluster/lc_4/in_0

T_8_6_wire_logic_cluster/lc_4/out
T_9_4_sp4_v_t_36
T_8_8_lc_trk_g1_1
T_8_8_wire_logic_cluster/lc_3/in_1

T_8_6_wire_logic_cluster/lc_4/out
T_9_4_sp4_v_t_36
T_8_8_lc_trk_g1_1
T_8_8_input_2_2
T_8_8_wire_logic_cluster/lc_2/in_2

T_8_6_wire_logic_cluster/lc_4/out
T_9_4_sp4_v_t_36
T_8_8_lc_trk_g1_1
T_8_8_wire_logic_cluster/lc_1/in_3

T_8_6_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g3_4
T_8_6_wire_logic_cluster/lc_7/in_0

T_8_6_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g3_4
T_9_7_wire_logic_cluster/lc_5/in_0

T_8_6_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g3_4
T_8_6_wire_logic_cluster/lc_0/in_1

T_8_6_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g0_4
T_8_6_input_2_6
T_8_6_wire_logic_cluster/lc_6/in_2

T_8_6_wire_logic_cluster/lc_4/out
T_7_6_lc_trk_g3_4
T_7_6_wire_logic_cluster/lc_0/in_3

T_8_6_wire_logic_cluster/lc_4/out
T_8_5_lc_trk_g1_4
T_8_5_wire_logic_cluster/lc_2/in_3

End 

Net : foo.counterZ0Z_14
T_9_6_wire_logic_cluster/lc_5/out
T_9_6_lc_trk_g1_5
T_9_6_wire_logic_cluster/lc_5/in_1

T_9_6_wire_logic_cluster/lc_5/out
T_8_6_lc_trk_g2_5
T_8_6_wire_logic_cluster/lc_4/in_1

End 

Net : foo.un5_counter_cry_13
T_9_6_wire_logic_cluster/lc_4/cout
T_9_6_wire_logic_cluster/lc_5/in_3

Net : foo.un5_counter_cry_12
T_9_6_wire_logic_cluster/lc_3/cout
T_9_6_wire_logic_cluster/lc_4/in_3

Net : foo.un5_counter_cry_6
T_9_5_wire_logic_cluster/lc_5/cout
T_9_5_wire_logic_cluster/lc_6/in_3

Net : foo.un5_counter_cry_6_THRU_CO
T_9_5_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g1_6
T_8_6_wire_logic_cluster/lc_0/in_3

End 

Net : foo.un5_counter_cry_11
T_9_6_wire_logic_cluster/lc_2/cout
T_9_6_wire_logic_cluster/lc_3/in_3

Net : foo.enable_i
T_7_6_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g0_0
T_8_6_wire_logic_cluster/lc_5/in_1

T_7_6_wire_logic_cluster/lc_0/out
T_7_6_lc_trk_g0_0
T_7_6_wire_logic_cluster/lc_0/in_0

End 

Net : foo.un1_counter_7_20_cascade_
T_8_5_wire_logic_cluster/lc_1/ltout
T_8_5_wire_logic_cluster/lc_2/in_2

End 

Net : bfn_9_6_0_
T_9_6_wire_logic_cluster/carry_in_mux/cout
T_9_6_wire_logic_cluster/lc_0/in_3

Net : foo.un5_counter_cry_5
T_9_5_wire_logic_cluster/lc_4/cout
T_9_5_wire_logic_cluster/lc_5/in_3

Net : foo.un5_counter_cry_4
T_9_5_wire_logic_cluster/lc_3/cout
T_9_5_wire_logic_cluster/lc_4/in_3

Net : foo.un5_counter_cry_3
T_9_5_wire_logic_cluster/lc_2/cout
T_9_5_wire_logic_cluster/lc_3/in_3

Net : foo.un5_counter_cry_2
T_9_5_wire_logic_cluster/lc_1/cout
T_9_5_wire_logic_cluster/lc_2/in_3

Net : foo.un5_counter_cry_1
T_9_5_wire_logic_cluster/lc_0/cout
T_9_5_wire_logic_cluster/lc_1/in_3

Net : leds_c_0
T_8_7_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g2_0
T_8_7_wire_logic_cluster/lc_1/in_3

T_8_7_wire_logic_cluster/lc_0/out
T_9_4_sp4_v_t_41
T_9_8_sp4_v_t_37
T_10_12_sp4_h_l_6
T_13_12_lc_trk_g0_3
T_13_12_wire_io_cluster/io_1/D_OUT_0

End 

Net : leds_c_1
T_8_7_wire_logic_cluster/lc_1/out
T_8_7_lc_trk_g2_1
T_8_7_wire_logic_cluster/lc_2/in_3

T_8_7_wire_logic_cluster/lc_1/out
T_9_4_sp4_v_t_43
T_9_8_sp4_v_t_44
T_10_12_sp4_h_l_9
T_13_12_lc_trk_g0_4
T_13_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : leds_c_2
T_8_7_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g0_2
T_8_7_wire_logic_cluster/lc_3/in_3

T_8_7_wire_logic_cluster/lc_2/out
T_8_7_sp4_h_l_9
T_11_7_sp4_v_t_39
T_12_11_sp4_h_l_2
T_13_11_lc_trk_g0_7
T_13_11_wire_io_cluster/io_1/D_OUT_0

End 

Net : leds_c_3
T_8_7_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g0_3
T_8_7_wire_logic_cluster/lc_0/in_3

T_8_7_wire_logic_cluster/lc_3/out
T_8_7_sp4_h_l_11
T_11_7_sp4_v_t_41
T_12_11_sp4_h_l_4
T_13_11_lc_trk_g1_1
T_13_11_wire_io_cluster/io_0/D_OUT_0

End 

Net : clk_0_c_g
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_5_wire_logic_cluster/lc_3/clk

End 

Net : foo.N_28_g
T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_5_wire_logic_cluster/lc_5/s_r

End 

Net : reset_c
T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span4_vert_16
T_4_2_sp4_v_t_36
T_5_6_sp4_h_l_7
T_7_6_lc_trk_g2_2
T_7_6_input_2_0
T_7_6_wire_logic_cluster/lc_0/in_2

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span4_vert_16
T_4_2_sp4_v_t_36
T_5_6_sp4_h_l_7
T_8_2_sp4_v_t_42
T_8_6_lc_trk_g0_7
T_8_6_wire_logic_cluster/lc_5/in_0

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span4_vert_16
T_4_2_sp4_v_t_36
T_5_6_sp4_h_l_7
T_8_6_sp4_v_t_37
T_8_7_lc_trk_g3_5
T_8_7_wire_logic_cluster/lc_5/s_r

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span4_vert_16
T_4_2_sp4_v_t_36
T_5_6_sp4_h_l_7
T_8_6_sp4_v_t_37
T_8_7_lc_trk_g3_5
T_8_7_wire_logic_cluster/lc_5/s_r

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span4_vert_16
T_4_2_sp4_v_t_36
T_5_6_sp4_h_l_7
T_8_6_sp4_v_t_37
T_8_7_lc_trk_g3_5
T_8_7_wire_logic_cluster/lc_5/s_r

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span4_vert_16
T_4_2_sp4_v_t_36
T_5_6_sp4_h_l_7
T_8_6_sp4_v_t_37
T_8_7_lc_trk_g3_5
T_8_7_wire_logic_cluster/lc_5/s_r

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span4_vert_16
T_4_2_sp4_v_t_36
T_0_6_span4_horz_1
T_0_6_span4_vert_t_12
T_0_8_lc_trk_g1_0
T_0_8_wire_gbuf/in

End 

