<html>
<head>
<meta charset="UTF-8">
<title>Vl-parse-seq-block</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL____VL-PARSE-SEQ-BLOCK">Click for Vl-parse-seq-block in the Full Manual</a></h3>

<p>Parse a <span class="v">seq_block</span> into a <a href="VL____VL-BLOCKSTMT.html">vl-blockstmt</a>.</p><div class="box"><dl> 
  <dt>Signature</dt>
<dt><pre class="code">(vl-parse-seq-block atts &amp;key (tokstream 'tokstream) 
                    (config 'config)) 
 
  → 
(mv errmsg? value new-tokstream)</pre></dt>  <dt>Arguments</dt>  <dd>
<span class="tt">config</span> — <font color="#606060">Guard <span class="v">(<a href="VL____VL-LOADCONFIG-P.html">vl-loadconfig-p</a> config)</span>.</font>
</dd> 
 
</dl></div> 
<p>Verilog-2005:</p> 
          <pre class="code">seq_block ::= 'begin' [ ':' identifier { block_item_declaration } ]
                 { statement }
              'end'</pre> 
 
          <p>SystemVerilog-2012 extends this so that even unnamed blocks can 
          have declarations, and adds end-block names.</p> 
 
          <pre class="code">seq_block ::= 'begin' [ ':' identifier ]
                 { block_item_declaration }
                 { statement_or_null }
              'end' [ ':' identifier ]</pre> 
 

</body>
</html>
