|spi_byte
clk50Mhz => clk50Mhz.IN1
SCLK => SCLK.IN1
MOSI => MOSI.IN1
MISO <= spi_byte_if:byte_if.MISO
SS => SS.IN1
LED[0] <= LED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= LED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clkLocked <= spi_pll2:pll.port2


|spi_byte|spi_pll2:pll
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|spi_byte|spi_pll2:pll|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|spi_byte|spi_byte_if:byte_if
sysClk => MISO_r.CLK
sysClk => buffer[0].CLK
sysClk => buffer[1].CLK
sysClk => buffer[2].CLK
sysClk => buffer[3].CLK
sysClk => buffer[4].CLK
sysClk => buffer[5].CLK
sysClk => buffer[6].CLK
sysClk => buffer[7].CLK
sysClk => state[0].CLK
sysClk => state[1].CLK
sysClk => state[2].CLK
sysClk => MOSI_r[0].CLK
sysClk => MOSI_r[1].CLK
sysClk => SS_r[0].CLK
sysClk => SS_r[1].CLK
sysClk => SS_r[2].CLK
sysClk => SCLK_r[0].CLK
sysClk => SCLK_r[1].CLK
sysClk => SCLK_r[2].CLK
SCLK => SCLK_r[0].DATAIN
MOSI => MOSI_r[0].DATAIN
MISO <= MISO.DB_MAX_OUTPUT_PORT_TYPE
SS => SS_r[0].DATAIN
tx[0] => buffer.DATAB
tx[1] => buffer.DATAB
tx[2] => buffer.DATAB
tx[3] => buffer.DATAB
tx[4] => buffer.DATAB
tx[5] => buffer.DATAB
tx[6] => buffer.DATAB
tx[7] => MISO_r.DATAB
tx[7] => buffer.DATAB
rx[0] <= MOSI_r[1].DB_MAX_OUTPUT_PORT_TYPE
rx[1] <= buffer[0].DB_MAX_OUTPUT_PORT_TYPE
rx[2] <= buffer[1].DB_MAX_OUTPUT_PORT_TYPE
rx[3] <= buffer[2].DB_MAX_OUTPUT_PORT_TYPE
rx[4] <= buffer[3].DB_MAX_OUTPUT_PORT_TYPE
rx[5] <= buffer[4].DB_MAX_OUTPUT_PORT_TYPE
rx[6] <= buffer[5].DB_MAX_OUTPUT_PORT_TYPE
rx[7] <= buffer[6].DB_MAX_OUTPUT_PORT_TYPE
rxValid <= rxValid.DB_MAX_OUTPUT_PORT_TYPE


