( ( nil
  version "2.1"
  mapType "incremental"
  blockName "eightBitAdder"
  repList "behavioral functional system verilog pld_verilog lai_verilog lmsi_verilog schematic symbol"
  stopList "verilog pld_verilog lai_verilog lmsi_verilog symbol"
  hierDelim "."
  hierPrefix "test.top"
  globalHierPrefix "cds_globals."
  netlistDir "/home/ugrads/r/rohitbarichello/ECEN454/eightBitAdder_run1"
  busRef   "ORDERED"
  netType   "BUS"
  leftStr  "["
  rangeStr  ":"
  rightStr  "]"
 )
( defbus
( "S" 7 0  "S" 7 0  )
( "Y" 7 0  "Y" 7 0  )
( "net19" 0 3  "net19" 0 3  )
( "net17" 0 3  "net17" 0 3  )
( "X" 7 0  "X" 7 0  )
( "net18" 0 3  "net18" 0 3  )
 )
( model
( "Design/fourBitAdder/schematic" "fourBitAdder" )
( "NCSU_Digital_Parts/DFF/schematic" "DFF" )
( "Design/fulladder/schematic" "fulladder" )
( "Design/eightBitAdder/schematic" "eightBitAdder" )
( "Design/fourBitRegister/schematic" "fourBitRegister" )
 )
( "fourBitAdder" "ihnl/cds3/map" )
( "eightBitAdder" "ihnl/cds4/map" )
( "fourBitRegister" "ihnl/cds1/map" )
( "DFF" "ihnl/cds0/map" )
( "fulladder" "ihnl/cds2/map" )
 )
