#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Apr 28 11:45:57 2020
# Process ID: 27100
# Current directory: /home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1
# Command line: vivado -log design_2_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_wrapper.tcl
# Log file: /home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/design_2_wrapper.vds
# Journal file: /home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/duck/Github/MemorEDF/rtl/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/duck/ip_repo/ConfigurationPort_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1530.820 ; gain = 352.961 ; free physical = 17775 ; free virtual = 26345
Command: synth_design -top design_2_wrapper -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2020.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27132 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1552.199 ; gain = 0.000 ; free physical = 17663 ; free virtual = 26233
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_2_wrapper' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_2' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/synth/design_2.v:13]
INFO: [Synth 8-638] synthesizing module 'design_2_MemorEDF_0_0' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/realtime/design_2_MemorEDF_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_2_MemorEDF_0_0' (1#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/realtime/design_2_MemorEDF_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_2_axi_bram_ctrl_0_0' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/realtime/design_2_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_2_axi_bram_ctrl_0_0' (2#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/realtime/design_2_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_2_blk_mem_gen_0_0' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/realtime/design_2_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_2_blk_mem_gen_0_0' (3#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/realtime/design_2_blk_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_0' of module 'design_2_blk_mem_gen_0_0' requires 8 connections, but only 7 given [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/synth/design_2.v:319]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/synth/design_2.v:327]
INFO: [Synth 8-638] synthesizing module 'design_2_ila_0_0' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/realtime/design_2_ila_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_2_ila_0_0' (4#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/realtime/design_2_ila_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/synth/design_2.v:373]
INFO: [Synth 8-638] synthesizing module 'design_2_ila_0_1' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/realtime/design_2_ila_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_2_ila_0_1' (5#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/realtime/design_2_ila_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_2_rst_ps8_0_99M_0' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/realtime/design_2_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_2_rst_ps8_0_99M_0' (6#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/realtime/design_2_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps8_0_99M' of module 'design_2_rst_ps8_0_99M_0' requires 10 connections, but only 6 given [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/synth/design_2.v:419]
INFO: [Synth 8-638] synthesizing module 'design_2_zynq_ultra_ps_e_0_0' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/realtime/design_2_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_2_zynq_ultra_ps_e_0_0' (7#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/realtime/design_2_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'zynq_ultra_ps_e_0'. This will prevent further optimization [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/synth/design_2.v:426]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/synth/design_2.v:327]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'MemorEDF_0'. This will prevent further optimization [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/synth/design_2.v:146]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/synth/design_2.v:373]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_bram_ctrl_0'. This will prevent further optimization [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/synth/design_2.v:274]
INFO: [Synth 8-256] done synthesizing module 'design_2' (8#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/synth/design_2.v:13]
WARNING: [Synth 8-115] binding instance 'design_2_i' in module 'design_2_wrapper' to reference 'design_2' which has no pins
INFO: [Synth 8-256] done synthesizing module 'design_2_wrapper' (9#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1552.199 ; gain = 0.000 ; free physical = 17675 ; free virtual = 26246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1552.199 ; gain = 0.000 ; free physical = 17676 ; free virtual = 26246
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/dcp7/design_2_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_2_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/dcp7/design_2_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_2_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/dcp8/design_2_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_2_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/dcp8/design_2_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_2_i/axi_bram_ctrl_0'
Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/dcp9/design_2_blk_mem_gen_0_0_in_context.xdc] for cell 'design_2_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/dcp9/design_2_blk_mem_gen_0_0_in_context.xdc] for cell 'design_2_i/blk_mem_gen_0'
Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/dcp10/design_2_MemorEDF_0_0_in_context.xdc] for cell 'design_2_i/MemorEDF_0'
Finished Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/dcp10/design_2_MemorEDF_0_0_in_context.xdc] for cell 'design_2_i/MemorEDF_0'
Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/dcp11/design_2_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_2_i/rst_ps8_0_99M'
Finished Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/dcp11/design_2_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_2_i/rst_ps8_0_99M'
Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/dcp12/design_2_ila_0_0_in_context.xdc] for cell 'design_2_i/ila_0'
Finished Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/dcp12/design_2_ila_0_0_in_context.xdc] for cell 'design_2_i/ila_0'
Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/dcp13/design_2_ila_0_0_in_context.xdc] for cell 'design_2_i/ila_1'
Finished Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/.Xil/Vivado-27100-CELSIUS/dcp13/design_2_ila_0_0_in_context.xdc] for cell 'design_2_i/ila_1'
Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc]
Finished Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2149.641 ; gain = 0.000 ; free physical = 16963 ; free virtual = 25534
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_2_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.001', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2149.641 ; gain = 597.441 ; free physical = 17024 ; free virtual = 25595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2149.641 ; gain = 597.441 ; free physical = 17024 ; free virtual = 25595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/MemorEDF_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/ila_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/rst_ps8_0_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2149.641 ; gain = 597.441 ; free physical = 17024 ; free virtual = 25595
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'design_2_i' in module 'design_2_wrapper' to reference 'design_2' which has no pins
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2149.641 ; gain = 597.441 ; free physical = 17026 ; free virtual = 25597
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2149.641 ; gain = 597.441 ; free physical = 17017 ; free virtual = 25588
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_2_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'design_2_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_2_i/axi_bram_ctrl_0/bram_clk_a' to pin 'design_2_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 2829.547 ; gain = 1277.348 ; free physical = 16249 ; free virtual = 24820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 2829.547 ; gain = 1277.348 ; free physical = 16249 ; free virtual = 24820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 2843.773 ; gain = 1291.574 ; free physical = 16247 ; free virtual = 24817
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARREGION_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARREGION_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARREGION_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARREGION_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWREGION_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWREGION_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWREGION_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWREGION_inferred:in0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 2843.773 ; gain = 1291.574 ; free physical = 16246 ; free virtual = 24817
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 2843.773 ; gain = 1291.574 ; free physical = 16246 ; free virtual = 24817
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 2843.773 ; gain = 1291.574 ; free physical = 16246 ; free virtual = 24817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 2843.773 ; gain = 1291.574 ; free physical = 16246 ; free virtual = 24817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 2843.773 ; gain = 1291.574 ; free physical = 16246 ; free virtual = 24817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 2843.773 ; gain = 1291.574 ; free physical = 16246 ; free virtual = 24817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_2_MemorEDF_0_0        |         1|
|2     |design_2_axi_bram_ctrl_0_0   |         1|
|3     |design_2_blk_mem_gen_0_0     |         1|
|4     |design_2_ila_0_0             |         1|
|5     |design_2_ila_0_1             |         1|
|6     |design_2_rst_ps8_0_99M_0     |         1|
|7     |design_2_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |design_2_MemorEDF_0_0        |     1|
|2     |design_2_axi_bram_ctrl_0_0   |     1|
|3     |design_2_blk_mem_gen_0_0     |     1|
|4     |design_2_ila_0_0             |     1|
|5     |design_2_ila_0_1             |     1|
|6     |design_2_rst_ps8_0_99M_0     |     1|
|7     |design_2_zynq_ultra_ps_e_0_0 |     1|
|8     |LUT1                         |     8|
+------+-----------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |  1846|
|2     |  design_2_i |design_2 |  1846|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 2843.773 ; gain = 1291.574 ; free physical = 16246 ; free virtual = 24817
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 2843.773 ; gain = 694.133 ; free physical = 16284 ; free virtual = 24855
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 2843.781 ; gain = 1291.574 ; free physical = 16284 ; free virtual = 24855
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 2873.406 ; gain = 1342.586 ; free physical = 16262 ; free virtual = 24833
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/synth_1/design_2_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_wrapper_utilization_synth.rpt -pb design_2_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2873.406 ; gain = 0.000 ; free physical = 16261 ; free virtual = 24832
INFO: [Common 17-206] Exiting Vivado at Tue Apr 28 11:47:21 2020...
