module testbench_2();
reg clk,reset,rsnt;
wire z;
initial
begin
clk=0;
rsnt=1;
w=0;


#60000 $stop;
end

always #1 clk=~clk;




onehotfsm uut(clk,w,rstn,z)


endmodule