[Inputs]
clk
rst
int_ack
write_enable
RxD
=data_in[7:0]=
[Outputs]
int_req
write_not_busy
TxD
=data_out[7:0]=
[BiDir]
[ATTRIBUTES]
VeriModel serial_port

