<html><body><samp><pre>
<!@TC:1608173847>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Wed Dec 16 21:57:27 2020

#Implementation: template_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1608173848> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1608173848> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v:1:7:1:21:@N:CG364:@XP_MSG">MainController.v(1)</a><!@TM:1608173848> | Synthesizing module MainController in library work.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v:21:4:21:11:@W:CG532:@XP_MSG">MainController.v(21)</a><!@TM:1608173848> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v:5:17:5:24:@W:CG360:@XP_MSG">MainController.v(5)</a><!@TM:1608173848> | Removing wire AddrBus, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v:1:7:1:14:@N:CG364:@XP_MSG">RegMap.v(1)</a><!@TM:1608173848> | Synthesizing module Reg_Map in library work.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v:15:2:15:9:@W:CG532:@XP_MSG">RegMap.v(15)</a><!@TM:1608173848> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v:24:2:24:8:@N:CL189:@XP_MSG">RegMap.v(24)</a><!@TM:1608173848> | Register bit state is always 1.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v:1:7:1:10:@N:CG364:@XP_MSG">SPI.v(1)</a><!@TM:1608173848> | Synthesizing module SPI in library work.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v:50:2:50:9:@W:CG532:@XP_MSG">SPI.v(50)</a><!@TM:1608173848> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v:37:6:37:8:@W:CG133:@XP_MSG">SPI.v(37)</a><!@TM:1608173848> | Object d1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v:45:6:45:15:@W:CG133:@XP_MSG">SPI.v(45)</a><!@TM:1608173848> | Object data_sent is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v:46:12:46:22:@W:CG133:@XP_MSG">SPI.v(46)</a><!@TM:1608173848> | Object module_out is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v:57:2:57:8:@W:CL169:@XP_MSG">SPI.v(57)</a><!@TM:1608173848> | Pruning unused register in_cnt[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v:17:2:17:8:@W:CL265:@XP_MSG">SPI.v(17)</a><!@TM:1608173848> | Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v:57:2:57:8:@N:CL189:@XP_MSG">SPI.v(57)</a><!@TM:1608173848> | Register bit state[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v:57:2:57:8:@N:CL189:@XP_MSG">SPI.v(57)</a><!@TM:1608173848> | Register bit state[2] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v:57:2:57:8:@W:CL279:@XP_MSG">SPI.v(57)</a><!@TM:1608173848> | Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v:6:7:6:10:@N:CG364:@XP_MSG">top.v(6)</a><!@TM:1608173848> | Synthesizing module top in library work.

@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v:6:13:6:20:@N:CL159:@XP_MSG">SPI.v(6)</a><!@TM:1608173848> | Input AddrBus is unused.
<font color=#A52A2A>@W:<a href="@W:CL305:@XP_HELP">CL305</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v:24:2:24:8:@W:CL305:@XP_MSG">RegMap.v(24)</a><!@TM:1608173848> | Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)</font>
<font color=#A52A2A>@W:<a href="@W:CL305:@XP_HELP">CL305</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v:24:2:24:8:@W:CL305:@XP_MSG">RegMap.v(24)</a><!@TM:1608173848> | Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)</font>
<font color=#A52A2A>@W:<a href="@W:CL305:@XP_HELP">CL305</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v:24:2:24:8:@W:CL305:@XP_MSG">RegMap.v(24)</a><!@TM:1608173848> | Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)</font>
<font color=#A52A2A>@W:<a href="@W:CL305:@XP_HELP">CL305</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v:24:2:24:8:@W:CL305:@XP_MSG">RegMap.v(24)</a><!@TM:1608173848> | Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v:5:13:5:20:@N:CL159:@XP_MSG">RegMap.v(5)</a><!@TM:1608173848> | Input AddrBus is unused.
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v:25:4:25:10:@W:CL138:@XP_MSG">MainController.v(25)</a><!@TM:1608173848> | Removing register 'LED_state' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v:5:17:5:24:@W:CL157:@XP_MSG">MainController.v(5)</a><!@TM:1608173848> | *Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v:6:16:6:23:@W:CL158:@XP_MSG">MainController.v(6)</a><!@TM:1608173848> | Inout DataBus is unused</font>

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 16 21:57:28 2020

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1608173848> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v:6:7:6:10:@N:NF107:@XP_MSG">top.v(6)</a><!@TM:1608173848> | Selected library: work cell: top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v:6:7:6:10:@N:NF107:@XP_MSG">top.v(6)</a><!@TM:1608173848> | Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 16 21:57:28 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 16 21:57:28 2020

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1608173849> | Running in 64-bit mode 
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v:6:7:6:10:@N:NF107:@XP_MSG">top.v(6)</a><!@TM:1608173849> | Selected library: work cell: top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v:6:7:6:10:@N:NF107:@XP_MSG">top.v(6)</a><!@TM:1608173849> | Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 16 21:57:29 2020

###########################################################]
Pre-mapping Report

# Wed Dec 16 21:57:29 2020

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1608173850> | No constraint file specified. 
Linked File: <a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt:@XP_FILE">template_scck.rpt</a>
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1608173850> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1608173850> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v:25:4:25:10:@W:BN132:@XP_MSG">maincontroller.v(25)</a><!@TM:1608173850> | Removing sequential instance controller.RegMap_In because it is equivalent to instance controller.SPI_Out. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v:25:4:25:10:@W:BN132:@XP_MSG">maincontroller.v(25)</a><!@TM:1608173850> | Removing sequential instance controller.RegMap_Out because it is equivalent to instance controller.SPI_In. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v:5:17:5:24:@N:MO111:@XP_MSG">maincontroller.v(5)</a><!@TM:1608173850> | Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v:5:17:5:24:@N:MO111:@XP_MSG">maincontroller.v(5)</a><!@TM:1608173850> | Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v:5:17:5:24:@N:MO111:@XP_MSG">maincontroller.v(5)</a><!@TM:1608173850> | Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v:5:17:5:24:@N:MO111:@XP_MSG">maincontroller.v(5)</a><!@TM:1608173850> | Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v:5:17:5:24:@N:MO111:@XP_MSG">maincontroller.v(5)</a><!@TM:1608173850> | Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v:5:17:5:24:@N:MO111:@XP_MSG">maincontroller.v(5)</a><!@TM:1608173850> | Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v:5:17:5:24:@N:MO111:@XP_MSG">maincontroller.v(5)</a><!@TM:1608173850> | Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v:5:17:5:24:@N:MO111:@XP_MSG">maincontroller.v(5)</a><!@TM:1608173850> | Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     147.8 MHz     6.765         inferred     Autoconstr_clkgroup_0     115  
====================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v:25:4:25:10:@W:MT529:@XP_MSG">maincontroller.v(25)</a><!@TM:1608173850> | Found inferred clock top|CLK which controls 115 sequential elements including controller.SPI_Out. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1608173850> | Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1608173850> | Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND. 
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1608173850> | Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 16 21:57:30 2020

###########################################################]
Map & Optimize Report

# Wed Dec 16 21:57:30 2020

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1608173852> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1608173852> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v:5:17:5:24:@N:MO111:@XP_MSG">maincontroller.v(5)</a><!@TM:1608173852> | Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v:5:17:5:24:@N:MO111:@XP_MSG">maincontroller.v(5)</a><!@TM:1608173852> | Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v:5:17:5:24:@N:MO111:@XP_MSG">maincontroller.v(5)</a><!@TM:1608173852> | Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v:5:17:5:24:@N:MO111:@XP_MSG">maincontroller.v(5)</a><!@TM:1608173852> | Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v:5:17:5:24:@N:MO111:@XP_MSG">maincontroller.v(5)</a><!@TM:1608173852> | Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v:5:17:5:24:@N:MO111:@XP_MSG">maincontroller.v(5)</a><!@TM:1608173852> | Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v:5:17:5:24:@N:MO111:@XP_MSG">maincontroller.v(5)</a><!@TM:1608173852> | Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v:5:17:5:24:@N:MO111:@XP_MSG">maincontroller.v(5)</a><!@TM:1608173852> | Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1608173852> | Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1608173852> | Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND. 

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1608173852> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v:25:4:25:10:@W:MO161:@XP_MSG">maincontroller.v(25)</a><!@TM:1608173852> | Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v:25:4:25:10:@N:BN362:@XP_MSG">maincontroller.v(25)</a><!@TM:1608173852> | Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v:25:4:25:10:@N:BN362:@XP_MSG">maincontroller.v(25)</a><!@TM:1608173852> | Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v:57:2:57:8:@N:MO231:@XP_MSG">spi.v(57)</a><!@TM:1608173852> | Found counter in view:work.SPI(verilog) instance addr[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.88ns		 118 /       112
   2		0h:00m:00s		    -1.88ns		 112 /       112
   3		0h:00m:00s		    -1.88ns		 112 /       112
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v:24:2:24:8:@N:FX271:@XP_MSG">regmap.v(24)</a><!@TM:1608173852> | Replicating instance reg_mag_i.inAddr[7] (in view: work.top(verilog)) with 20 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v:24:2:24:8:@N:FX271:@XP_MSG">regmap.v(24)</a><!@TM:1608173852> | Replicating instance reg_mag_i.inAddr[0] (in view: work.top(verilog)) with 21 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v:24:2:24:8:@N:FX271:@XP_MSG">regmap.v(24)</a><!@TM:1608173852> | Replicating instance reg_mag_i.inAddr[1] (in view: work.top(verilog)) with 21 loads 2 times to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   4		0h:00m:00s		    -1.88ns		 115 /       118

@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1608173852> | Replicating instance reg_mag_i.un2_DataBus_5_iv (in view: work.top(verilog)) with 4 loads 3 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1608173852> | Replicating instance reg_mag_i.un2_DataBus_6_iv (in view: work.top(verilog)) with 4 loads 3 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1608173852> | Replicating instance reg_mag_i.un2_DataBus_iv (in view: work.top(verilog)) with 4 loads 3 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1608173852> | Replicating instance reg_mag_i.un2_DataBus_1_iv (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1608173852> | Replicating instance reg_mag_i.un2_DataBus_0_iv (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1608173852> | Replicating instance reg_mag_i.un2_DataBus_2_iv (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1608173852> | Replicating instance reg_mag_i.un2_DataBus_3_iv (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1608173852> | Replicating instance reg_mag_i.un2_DataBus_4_iv (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing. 
Timing driven replication report
Added 0 Registers via timing driven replication
Added 14 LUTs via timing driven replication

   5		0h:00m:00s		    -1.23ns		 129 /       118
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v:57:2:57:8:@A:BN291:@XP_MSG">spi.v(57)</a><!@TM:1608173852> | Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:FX1016:@XP_HELP">FX1016</a> : <a href="c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v:7:10:7:13:@N:FX1016:@XP_MSG">top.v(7)</a><!@TM:1608173852> | SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 118 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance 
----------------------------------------------------------------------------------------
<a href="@|S:CLK_ibuf_gb_io@|E:SPI_i.out_cnt[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       CLK_ibuf_gb_io      SB_GB_IO               118        SPI_i.out_cnt[0]
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1608173852> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1608173852> | Synopsys Constraint File capacitance units using default value of 1pF  
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1608173852> | Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1608173852> | Found inferred clock top|CLK with period 7.40ns. Please declare a user-defined clock on object "p:CLK"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Wed Dec 16 21:57:31 2020
#


Top view:               top
Requested Frequency:    135.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1608173852> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1608173852> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -1.307

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.1 MHz     114.8 MHz     7.404         8.711         -1.307     inferred     Autoconstr_clkgroup_0
========================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.404       -1.307  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: top|CLK</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                             Starting                                              Arrival           
Instance                     Reference     Type         Pin     Net                Time        Slack 
                             Clock                                                                   
-----------------------------------------------------------------------------------------------------
reg_mag_i.inAddr[2]          top|CLK       SB_DFFE      Q       inAddr[2]          0.796       -1.307
reg_mag_i.inAddr_fast[0]     top|CLK       SB_DFFE      Q       inAddr_fast[0]     0.796       -1.276
SPI_i.out_cnt[2]             top|CLK       SB_DFFSR     Q       out_cnt[2]         0.796       -1.276
reg_mag_i.inAddr[3]          top|CLK       SB_DFFE      Q       inAddr[3]          0.796       -1.234
reg_mag_i.inAddr[5]          top|CLK       SB_DFFE      Q       inAddr[5]          0.796       -1.203
reg_mag_i.inAddr_fast[1]     top|CLK       SB_DFFE      Q       inAddr_fast[1]     0.796       -1.203
reg_mag_i.inAddr_fast[7]     top|CLK       SB_DFFE      Q       inAddr_fast[7]     0.796       -1.172
SPI_i.out_data[3]            top|CLK       SB_DFFE      Q       out_data[3]        0.796       -1.172
SPI_i.out_data[7]            top|CLK       SB_DFFE      Q       out_data[7]        0.796       -1.131
reg_mag_i.inAddr[6]          top|CLK       SB_DFFE      Q       inAddr[6]          0.796       -1.110
=====================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                              Starting                                                      Required           
Instance                      Reference     Type          Pin     Net                       Time         Slack 
                              Clock                                                                            
---------------------------------------------------------------------------------------------------------------
reg_mag_i.outData[1]          top|CLK       SB_DFFE       D       outData_4[1]              7.249        -1.307
reg_mag_i.outData[3]          top|CLK       SB_DFFE       D       outData_4[3]              7.249        -1.307
reg_mag_i.outData[5]          top|CLK       SB_DFFE       D       outData_4[5]              7.249        -1.307
reg_mag_i.outData[7]          top|CLK       SB_DFFE       D       outData_4[7]              7.249        -1.307
SPI_i.bit_out_esr             top|CLK       SB_DFFESR     D       bit_out_2                 7.249        -1.276
reg_mag_i.outData[0]          top|CLK       SB_DFFE       D       N_19_i                    7.249        -1.214
reg_mag_i.outData[2]          top|CLK       SB_DFFE       D       N_17_i                    7.249        -1.214
reg_mag_i.outData[4]          top|CLK       SB_DFFE       D       N_15_i                    7.249        -1.214
reg_mag_i.outData[6]          top|CLK       SB_DFFE       D       N_13_i                    7.249        -1.214
reg_mag_i.registers_0_[0]     top|CLK       SB_DFFE       E       registers_0__1_sqmuxa     7.404        -1.059
===============================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.srr:srsfC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.srs:fp:34427:35567:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          reg_mag_i.inAddr[2] / Q
    Ending point:                            reg_mag_i.outData[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
reg_mag_i.inAddr[2]             SB_DFFE     Q        Out     0.796     0.796       -         
inAddr[2]                       Net         -        -       1.599     -           1         
reg_mag_i.inAddr_RNIO8HP[2]     SB_LUT4     I0       In      -         2.395       -         
reg_mag_i.inAddr_RNIO8HP[2]     SB_LUT4     O        Out     0.661     3.056       -         
inAddr_RNIO8HP[2]               Net         -        -       1.371     -           1         
reg_mag_i.inAddr_RNIUITV[4]     SB_LUT4     I1       In      -         4.427       -         
reg_mag_i.inAddr_RNIUITV[4]     SB_LUT4     O        Out     0.589     5.017       -         
inAddr_RNIUITV[4]               Net         -        -       1.371     -           12        
reg_mag_i.outData_RNO[1]        SB_LUT4     I0       In      -         6.388       -         
reg_mag_i.outData_RNO[1]        SB_LUT4     O        Out     0.661     7.049       -         
outData_4[1]                    Net         -        -       1.507     -           1         
reg_mag_i.outData[1]            SB_DFFE     D        In      -         8.556       -         
=============================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          reg_mag_i.inAddr[2] / Q
    Ending point:                            reg_mag_i.outData[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
reg_mag_i.inAddr[2]             SB_DFFE     Q        Out     0.796     0.796       -         
inAddr[2]                       Net         -        -       1.599     -           1         
reg_mag_i.inAddr_RNIO8HP[2]     SB_LUT4     I0       In      -         2.395       -         
reg_mag_i.inAddr_RNIO8HP[2]     SB_LUT4     O        Out     0.661     3.056       -         
inAddr_RNIO8HP[2]               Net         -        -       1.371     -           1         
reg_mag_i.inAddr_RNIUITV[4]     SB_LUT4     I1       In      -         4.427       -         
reg_mag_i.inAddr_RNIUITV[4]     SB_LUT4     O        Out     0.589     5.017       -         
inAddr_RNIUITV[4]               Net         -        -       1.371     -           12        
reg_mag_i.outData_RNO[3]        SB_LUT4     I0       In      -         6.388       -         
reg_mag_i.outData_RNO[3]        SB_LUT4     O        Out     0.661     7.049       -         
outData_4[3]                    Net         -        -       1.507     -           1         
reg_mag_i.outData[3]            SB_DFFE     D        In      -         8.556       -         
=============================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          reg_mag_i.inAddr[2] / Q
    Ending point:                            reg_mag_i.outData[5] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
reg_mag_i.inAddr[2]             SB_DFFE     Q        Out     0.796     0.796       -         
inAddr[2]                       Net         -        -       1.599     -           1         
reg_mag_i.inAddr_RNIO8HP[2]     SB_LUT4     I0       In      -         2.395       -         
reg_mag_i.inAddr_RNIO8HP[2]     SB_LUT4     O        Out     0.661     3.056       -         
inAddr_RNIO8HP[2]               Net         -        -       1.371     -           1         
reg_mag_i.inAddr_RNIUITV[4]     SB_LUT4     I1       In      -         4.427       -         
reg_mag_i.inAddr_RNIUITV[4]     SB_LUT4     O        Out     0.589     5.017       -         
inAddr_RNIUITV[4]               Net         -        -       1.371     -           12        
reg_mag_i.outData_RNO[5]        SB_LUT4     I0       In      -         6.388       -         
reg_mag_i.outData_RNO[5]        SB_LUT4     O        Out     0.661     7.049       -         
outData_4[5]                    Net         -        -       1.507     -           1         
reg_mag_i.outData[5]            SB_DFFE     D        In      -         8.556       -         
=============================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          reg_mag_i.inAddr[2] / Q
    Ending point:                            reg_mag_i.outData[7] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
reg_mag_i.inAddr[2]             SB_DFFE     Q        Out     0.796     0.796       -         
inAddr[2]                       Net         -        -       1.599     -           1         
reg_mag_i.inAddr_RNIO8HP[2]     SB_LUT4     I0       In      -         2.395       -         
reg_mag_i.inAddr_RNIO8HP[2]     SB_LUT4     O        Out     0.661     3.056       -         
inAddr_RNIO8HP[2]               Net         -        -       1.371     -           1         
reg_mag_i.inAddr_RNIUITV[4]     SB_LUT4     I1       In      -         4.427       -         
reg_mag_i.inAddr_RNIUITV[4]     SB_LUT4     O        Out     0.589     5.017       -         
inAddr_RNIUITV[4]               Net         -        -       1.371     -           12        
reg_mag_i.outData_RNO[7]        SB_LUT4     I0       In      -         6.388       -         
reg_mag_i.outData_RNO[7]        SB_LUT4     O        Out     0.661     7.049       -         
outData_4[7]                    Net         -        -       1.507     -           1         
reg_mag_i.outData[7]            SB_DFFE     D        In      -         8.556       -         
=============================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.249

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.276

    Number of logic level(s):                3
    Starting point:                          reg_mag_i.inAddr_fast[0] / Q
    Ending point:                            reg_mag_i.outData[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
reg_mag_i.inAddr_fast[0]       SB_DFFE     Q        Out     0.796     0.796       -         
inAddr_fast[0]                 Net         -        -       1.599     -           5         
reg_mag_i.outData_RNO_2[1]     SB_LUT4     I0       In      -         2.395       -         
reg_mag_i.outData_RNO_2[1]     SB_LUT4     O        Out     0.661     3.056       -         
N_75                           Net         -        -       1.371     -           1         
reg_mag_i.outData_RNO_0[1]     SB_LUT4     I0       In      -         4.427       -         
reg_mag_i.outData_RNO_0[1]     SB_LUT4     O        Out     0.661     5.089       -         
outData_4_f0_0_1[1]            Net         -        -       1.371     -           1         
reg_mag_i.outData_RNO[1]       SB_LUT4     I2       In      -         6.460       -         
reg_mag_i.outData_RNO[1]       SB_LUT4     O        Out     0.558     7.018       -         
outData_4[1]                   Net         -        -       1.507     -           1         
reg_mag_i.outData[1]           SB_DFFE     D        In      -         8.525       -         
============================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report for top </a>

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_CARRY        7 uses
SB_DFF          21 uses
SB_DFFE         86 uses
SB_DFFESR       9 uses
SB_DFFSR        2 uses
VCC             3 uses
SB_LUT4         124 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   118 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 124 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 124 = 124 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 16 21:57:32 2020

###########################################################]

</pre></samp></body></html>
