

================================================================
== Vitis HLS Report for 'case_9_Pipeline_L_s4_1'
================================================================
* Date:           Wed Jan 21 17:33:37 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  7.602 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       11|  0.132 us|  0.132 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_s4_1  |        9|        9|         3|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    121|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      61|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      61|    166|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln265_fu_154_p2    |         +|   0|  0|  13|           4|           1|
    |add_ln269_1_fu_207_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln269_fu_184_p2    |         +|   0|  0|  15|           8|           8|
    |m120_fu_175_p2         |         +|   0|  0|  14|           7|           7|
    |m121_fu_195_p2         |         +|   0|  0|  13|          10|          10|
    |m16_1_fu_217_p2        |         +|   0|  0|  39|          32|          32|
    |icmp_ln265_fu_148_p2   |      icmp|   0|  0|  13|           4|           5|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 121|          77|          76|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_s4_0_1  |   9|          2|    4|          8|
    |i_s4_0_fu_70               |   9|          2|    4|          8|
    |m16_fu_66                  |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         10|   42|         84|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln269_reg_281                 |   8|   0|    8|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_s4_0_fu_70                      |   4|   0|    4|          0|
    |icmp_ln265_reg_262                |   1|   0|    1|          0|
    |in_data_14_load_reg_276           |   3|   0|    3|          0|
    |m16_fu_66                         |  32|   0|   32|          0|
    |sext_ln22_3_cast_reg_257          |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  61|   0|   61|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------+-----+-----+------------+------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  case_9_Pipeline_L_s4_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  case_9_Pipeline_L_s4_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  case_9_Pipeline_L_s4_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  case_9_Pipeline_L_s4_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  case_9_Pipeline_L_s4_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  case_9_Pipeline_L_s4_1|  return value|
|m16_17               |   in|   32|     ap_none|                  m16_17|        scalar|
|in_data_4_address0   |  out|    4|   ap_memory|               in_data_4|         array|
|in_data_4_ce0        |  out|    1|   ap_memory|               in_data_4|         array|
|in_data_4_q0         |   in|    3|   ap_memory|               in_data_4|         array|
|mul_i1148_phi        |   in|    7|     ap_none|           mul_i1148_phi|        scalar|
|in_data_14_address0  |  out|    4|   ap_memory|              in_data_14|         array|
|in_data_14_ce0       |  out|    1|   ap_memory|              in_data_14|         array|
|in_data_14_q0        |   in|    3|   ap_memory|              in_data_14|         array|
|phi_ln130            |   in|   10|     ap_none|               phi_ln130|        scalar|
|sext_ln22_3          |   in|    5|     ap_none|             sext_ln22_3|        scalar|
|m16_19_out           |  out|   32|      ap_vld|              m16_19_out|       pointer|
|m16_19_out_ap_vld    |  out|    1|      ap_vld|              m16_19_out|       pointer|
+---------------------+-----+-----+------------+------------------------+--------------+

