// Seed: 1065409972
`define pp_6 0
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input logic id_3,
    output id_4,
    output reg id_5
);
  assign id_4 = 1;
  always begin
    begin
      id_5 <= id_2;
    end
    id_4 = ~1;
  end
  logic id_6;
endmodule
