

================================================================
== Vivado HLS Report for 'counterip'
================================================================
* Date:           Thu Feb  8 16:40:34 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        counterip
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.04|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- counterip_label0  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     269|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|      -|     112|     168|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     189|    -|
|Register         |        -|      -|     230|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     342|     626|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+------------------------+---------+-------+-----+-----+
    |counterip_config_s_axi_U  |counterip_config_s_axi  |        0|      0|  112|  168|
    +--------------------------+------------------------+---------+-------+-----+-----+
    |Total                     |                        |        0|      0|  112|  168|
    +--------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_149_p2                       |     +    |      0|  0|  39|          32|           1|
    |r_V_1_fu_129_p2                   |     +    |      0|  0|  41|          34|           2|
    |r_V_fu_123_p2                     |     +    |      0|  0|  41|          34|          34|
    |ap_block_state3_io                |    and   |      0|  0|   9|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   9|           1|           1|
    |data_out_data_V_1_load_A          |    and   |      0|  0|   9|           1|           1|
    |data_out_data_V_1_load_B          |    and   |      0|  0|   9|           1|           1|
    |data_out_last_V_1_load_A          |    and   |      0|  0|   9|           1|           1|
    |data_out_last_V_1_load_B          |    and   |      0|  0|   9|           1|           1|
    |data_out_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |data_out_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_3_fu_139_p2                   |   icmp   |      0|  0|  21|          34|          34|
    |val_assign_1_fu_144_p2            |   icmp   |      0|  0|  21|          34|          34|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   9|           1|           1|
    |ap_block_state5                   |    or    |      0|  0|   9|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   9|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 269|         183|         118|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2              |   9|          2|    1|          2|
    |ap_phi_mux_val_assign_phi_fu_108_p4  |   9|          2|   32|         64|
    |data_out_TDATA_blk_n                 |   9|          2|    1|          2|
    |data_out_data_V_1_data_out           |   9|          2|   32|         64|
    |data_out_data_V_1_state              |  15|          3|    2|          6|
    |data_out_dest_V_1_state              |  15|          3|    2|          6|
    |data_out_id_V_1_state                |  15|          3|    2|          6|
    |data_out_keep_V_1_state              |  15|          3|    2|          6|
    |data_out_last_V_1_data_out           |   9|          2|    1|          2|
    |data_out_last_V_1_state              |  15|          3|    2|          6|
    |data_out_strb_V_1_state              |  15|          3|    2|          6|
    |data_out_user_V_1_state              |  15|          3|    2|          6|
    |val_assign_reg_104                   |   9|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 189|         39|  115|        246|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_tmp_3_reg_170  |   1|   0|    1|          0|
    |data_out_data_V_1_payload_A     |  32|   0|   32|          0|
    |data_out_data_V_1_payload_B     |  32|   0|   32|          0|
    |data_out_data_V_1_sel_rd        |   1|   0|    1|          0|
    |data_out_data_V_1_sel_wr        |   1|   0|    1|          0|
    |data_out_data_V_1_state         |   2|   0|    2|          0|
    |data_out_dest_V_1_sel_rd        |   1|   0|    1|          0|
    |data_out_dest_V_1_state         |   2|   0|    2|          0|
    |data_out_id_V_1_sel_rd          |   1|   0|    1|          0|
    |data_out_id_V_1_state           |   2|   0|    2|          0|
    |data_out_keep_V_1_sel_rd        |   1|   0|    1|          0|
    |data_out_keep_V_1_state         |   2|   0|    2|          0|
    |data_out_last_V_1_payload_A     |   1|   0|    1|          0|
    |data_out_last_V_1_payload_B     |   1|   0|    1|          0|
    |data_out_last_V_1_sel_rd        |   1|   0|    1|          0|
    |data_out_last_V_1_sel_wr        |   1|   0|    1|          0|
    |data_out_last_V_1_state         |   2|   0|    2|          0|
    |data_out_strb_V_1_sel_rd        |   1|   0|    1|          0|
    |data_out_strb_V_1_state         |   2|   0|    2|          0|
    |data_out_user_V_1_sel_rd        |   1|   0|    1|          0|
    |data_out_user_V_1_state         |   2|   0|    2|          0|
    |i_reg_179                       |  32|   0|   32|          0|
    |r_V_1_reg_165                   |  34|   0|   34|          0|
    |r_V_reg_160                     |  34|   0|   34|          0|
    |tmp_3_reg_170                   |   1|   0|    1|          0|
    |val_assign_1_reg_174            |   1|   0|    1|          0|
    |val_assign_reg_104              |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 230|   0|  230|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------------+-----+-----+------------+-----------------+--------------+
|s_axi_config_AWVALID  |  in |    1|    s_axi   |      config     |    scalar    |
|s_axi_config_AWREADY  | out |    1|    s_axi   |      config     |    scalar    |
|s_axi_config_AWADDR   |  in |    5|    s_axi   |      config     |    scalar    |
|s_axi_config_WVALID   |  in |    1|    s_axi   |      config     |    scalar    |
|s_axi_config_WREADY   | out |    1|    s_axi   |      config     |    scalar    |
|s_axi_config_WDATA    |  in |   32|    s_axi   |      config     |    scalar    |
|s_axi_config_WSTRB    |  in |    4|    s_axi   |      config     |    scalar    |
|s_axi_config_ARVALID  |  in |    1|    s_axi   |      config     |    scalar    |
|s_axi_config_ARREADY  | out |    1|    s_axi   |      config     |    scalar    |
|s_axi_config_ARADDR   |  in |    5|    s_axi   |      config     |    scalar    |
|s_axi_config_RVALID   | out |    1|    s_axi   |      config     |    scalar    |
|s_axi_config_RREADY   |  in |    1|    s_axi   |      config     |    scalar    |
|s_axi_config_RDATA    | out |   32|    s_axi   |      config     |    scalar    |
|s_axi_config_RRESP    | out |    2|    s_axi   |      config     |    scalar    |
|s_axi_config_BVALID   | out |    1|    s_axi   |      config     |    scalar    |
|s_axi_config_BREADY   |  in |    1|    s_axi   |      config     |    scalar    |
|s_axi_config_BRESP    | out |    2|    s_axi   |      config     |    scalar    |
|ap_clk                |  in |    1| ap_ctrl_hs |    counterip    | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |    counterip    | return value |
|interrupt             | out |    1| ap_ctrl_hs |    counterip    | return value |
|data_out_TDATA        | out |   32|    axis    | data_out_data_V |    pointer   |
|data_out_TVALID       | out |    1|    axis    | data_out_dest_V |    pointer   |
|data_out_TREADY       |  in |    1|    axis    | data_out_dest_V |    pointer   |
|data_out_TDEST        | out |    1|    axis    | data_out_dest_V |    pointer   |
|data_out_TKEEP        | out |    4|    axis    | data_out_keep_V |    pointer   |
|data_out_TSTRB        | out |    4|    axis    | data_out_strb_V |    pointer   |
|data_out_TUSER        | out |    1|    axis    | data_out_user_V |    pointer   |
|data_out_TLAST        | out |    1|    axis    | data_out_last_V |    pointer   |
|data_out_TID          | out |    1|    axis    |  data_out_id_V  |    pointer   |
+----------------------+-----+-----+------------+-----------------+--------------+

