// Seed: 2076593241
module module_0;
  wire id_1, id_2, id_3, id_4;
  tri0 id_5 = (-1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_9 = 1;
  always_latch id_6 = -1;
  id_13(
      -1'b0, 1, id_9, $display(id_2, 1) ? id_3 : id_3
  );
  reg id_14, id_15;
  wire id_16;
  wire id_17;
  id_18 :
  assert property (@(id_1 or negedge id_15 == -1'b0) id_1) id_15 <= 1;
  module_0 modCall_1 ();
endmodule
