// Seed: 3811197267
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1
);
  assign id_2 = 1;
endmodule
