Generating HDL for page 15.56.04.1 F CH UNIT NUMBER DECODE at 9/17/2020 4:40:51 PM
Note: DOT Function at 4A has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 4D has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 4G has input level(s) of S, and output level(s) of S, Logic Function set to OR
Removed 1 outputs from Gate at 2A to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 2D to ignored block(s) or identical signal names
Generating Statement for block at 4A with output pin(s) of OUT_4A_G
	and inputs of PS_F_CH_UNIT_NU_REG_C_BIT,PS_F_CH_UNIT_NU_REG_8_BIT,PS_F_CH_UNIT_NU_REG_2_BIT
	and logic function of NAND
Generating Statement for block at 3A with output pin(s) of OUT_3A_C, OUT_3A_C
	and inputs of OUT_DOT_4A
	and logic function of NAND
Generating Statement for block at 2A with output pin(s) of OUT_2A_F, OUT_2A_F, OUT_2A_F
	and inputs of OUT_3A_C
	and logic function of NOT
Generating Statement for block at 1A with output pin(s) of OUT_1A_A
	and inputs of OUT_2A_F
	and logic function of EQUAL
Generating Statement for block at 4B with output pin(s) of OUT_4B_G
	and inputs of PS_F_CH_UNIT_NU_REG_NOT_1_BIT,PS_F_CH_UNIT_NU_REG_NOT_4_BIT
	and logic function of NAND
Generating Statement for block at 1B with output pin(s) of OUT_1B_A
	and inputs of OUT_2A_F
	and logic function of EQUAL
Generating Statement for block at 4D with output pin(s) of OUT_4D_G
	and inputs of PS_F_CH_UNIT_NU_REG_1_BIT,PS_F_CH_UNIT_NU_REG_NOT_2_BIT
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_C, OUT_3D_C
	and inputs of OUT_DOT_4D
	and logic function of NAND
Generating Statement for block at 2D with output pin(s) of OUT_2D_R, OUT_2D_R, OUT_2D_R
	and inputs of OUT_3D_C
	and logic function of NOT
Generating Statement for block at 1D with output pin(s) of OUT_1D_E
	and inputs of OUT_2D_R
	and logic function of EQUAL
Generating Statement for block at 4E with output pin(s) of OUT_4E_G
	and inputs of PS_F_CH_UNIT_NU_REG_NOT_4_BIT,PS_F_CH_UNIT_NU_REG_NOT_8_BIT,PS_F_CH_UNIT_NU_REG_NOT_C_BIT
	and logic function of NAND
Generating Statement for block at 1E with output pin(s) of OUT_1E_E
	and inputs of OUT_2D_R
	and logic function of EQUAL
Generating Statement for block at 4G with output pin(s) of OUT_4G_G
	and inputs of PS_F_CH_UNIT_NU_REG_NOT_4_BIT,PS_F_CH_UNIT_NU_REG_NOT_1_BIT
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_C
	and inputs of OUT_DOT_4G
	and logic function of NAND
Generating Statement for block at 2G with output pin(s) of OUT_2G_B, OUT_2G_B, OUT_2G_B
	and inputs of OUT_3G_C
	and logic function of NOT
Generating Statement for block at 1G with output pin(s) of OUT_1G_G
	and inputs of OUT_2G_B
	and logic function of EQUAL
Generating Statement for block at 4H with output pin(s) of OUT_4H_G
	and inputs of PS_F_CH_UNIT_NU_REG_2_BIT,PS_F_CH_UNIT_NU_REG_NOT_C_BIT,PS_F_CH_UNIT_NU_REG_NOT_8_BIT
	and logic function of NAND
Generating Statement for block at 1H with output pin(s) of OUT_1H_G
	and inputs of OUT_2G_B
	and logic function of EQUAL
Generating Statement for block at 4A with output pin(s) of OUT_DOT_4A
	and inputs of OUT_4A_G,OUT_4B_G
	and logic function of OR
Generating Statement for block at 4D with output pin(s) of OUT_DOT_4D
	and inputs of OUT_4D_G,OUT_4E_G
	and logic function of OR
Generating Statement for block at 4G with output pin(s) of OUT_DOT_4G
	and inputs of OUT_4G_G,OUT_4H_G
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_F_CH_UNIT_NUMBER_0
	from gate output OUT_3A_C
Generating output sheet edge signal assignment to 
	signal MS_F_CH_UNIT_NUMBER_0
	from gate output OUT_2A_F
Generating output sheet edge signal assignment to 
	signal MC_UNIT_NU_0_TO_TAU_STAR_F_CH
	from gate output OUT_1A_A
Generating output sheet edge signal assignment to 
	signal MC_SEEK_STAR_F_CH_1405
	from gate output OUT_1B_A
Generating output sheet edge signal assignment to 
	signal PS_F_CH_UNIT_NUMBER_1
	from gate output OUT_3D_C
Generating output sheet edge signal assignment to 
	signal MS_F_CH_UNIT_NUMBER_1
	from gate output OUT_2D_R
Generating output sheet edge signal assignment to 
	signal MC_UNIT_NU_1_TO_TAU_STAR_F_CH
	from gate output OUT_1D_E
Generating output sheet edge signal assignment to 
	signal MC_SINGLE_REC_STAR_F_CH_TO_1405
	from gate output OUT_1E_E
Generating output sheet edge signal assignment to 
	signal MS_F_CH_UNIT_NUMBER_2
	from gate output OUT_2G_B
Generating output sheet edge signal assignment to 
	signal MC_UNIT_NU_2_TO_TAU_STAR_F_CH
	from gate output OUT_1G_G
Generating output sheet edge signal assignment to 
	signal MC_FULL_TRACK_WITHOUT_IA_STAR_1405_F_CH
	from gate output OUT_1H_G
