# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ece524_hw0.srcs/sources_1/new/clk_div.vhd" \
"../../../../ece524_hw0.srcs/sim_1/new/clk_div_tb.vhd" \

# Do not sort compile order
nosort
