// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (C) 2024 Igor Belwon
 *
 * Device Tree binding constants for Exynos 990 clock controller.
 */

#ifndef _DT_BINDINGS_CLOCK_EXYNOS_990_H
#define _DT_BINDINGS_CLOCK_EXYNOS_990_H

/* ----- CMU_AUD ----- */
#define CLK_FOUT_AUD0_PLL		1
#define CLK_FOUT_AUD1_PLL		2
#define CLK_MOUT_AUD_CPU		3
#define CLK_MOUT_AUD_UAIF0		4
#define CLK_MOUT_AUD_UAIF1		5
#define CLK_MOUT_AUD_UAIF2		6
#define CLK_MOUT_AUD_UAIF3		7
#define CLK_MOUT_AUD_UAIF4		8
#define CLK_MOUT_AUD_UAIF5		9
#define CLK_MOUT_AUD_UAIF6		10
#define CLK_DOUT_AUD_CPU		11
#define CLK_DOUT_AUD_BUSP		12
#define CLK_DOUT_AUD_AUDIF		13
#define CLK_DOUT_AUD_CPU_ACLK		14
#define CLK_DOUT_AUD_CPU_PCLKDBG	15
#define CLK_DOUT_AUD_CNT		16
#define CLK_DOUT_AUD_UAIF0		17
#define CLK_DOUT_AUD_UAIF1		18
#define CLK_DOUT_AUD_UAIF2		19
#define CLK_DOUT_AUD_UAIF3		20
#define CLK_DOUT_AUD_UAIF4		21
#define CLK_DOUT_AUD_UAIF5		22
#define CLK_DOUT_AUD_UAIF6		23
#define CLK_GOUT_AUD_DMIC0		24
#define CLK_GOUT_AUD_DMIC1		25


#endif /* _DT_BINDINGS_CLOCK_EXYNOS_990_H */
