$comment
	File created using the following command:
		vcd file MultiSinSingo.msim.vcd -direction
$end
$date
	Tue Oct 21 22:26:06 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module MultiplicadorSS_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # B0 $end
$var reg 1 $ B1 $end
$var wire 1 % R0 $end
$var wire 1 & R1 $end
$var wire 1 ' R2 $end
$var wire 1 ( R3 $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 R0~output_o $end
$var wire 1 1 R1~output_o $end
$var wire 1 2 R2~output_o $end
$var wire 1 3 R3~output_o $end
$var wire 1 4 A0~input_o $end
$var wire 1 5 B0~input_o $end
$var wire 1 6 inst3~0_combout $end
$var wire 1 7 B1~input_o $end
$var wire 1 8 A1~input_o $end
$var wire 1 9 inst1|S~combout $end
$var wire 1 : inst|S~0_combout $end
$var wire 1 ; inst|AC~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
x)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
06
07
08
09
0:
0;
$end
#10000
1$
17
0)
#20000
1#
0$
15
07
1)
#30000
1$
17
0)
#40000
1"
0#
0$
18
05
07
1)
#50000
1$
17
0)
1:
12
1'
#60000
1#
0$
15
07
1)
0:
19
02
11
0'
1&
#70000
1$
17
0)
1:
12
1'
#80000
1!
0"
0#
0$
14
08
05
07
1)
0:
09
02
01
0'
0&
#90000
1$
17
0)
19
11
1&
#100000
1#
0$
15
07
1)
09
16
01
10
0&
1%
#110000
1$
17
0)
19
11
1&
#120000
1"
0#
0$
18
05
07
1)
09
06
01
00
0&
0%
#130000
1$
17
0)
1:
19
12
11
1'
1&
#140000
1#
0$
15
07
1)
0:
16
02
10
0'
1%
#150000
1$
17
0)
1;
09
13
01
1(
0&
#160000
0!
0"
0#
0$
04
08
05
07
1)
0;
06
03
00
0(
0%
#1000000
