
Regulator temperatury.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d68  080001d0  080001d0  000101d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c8  08003f38  08003f38  00013f38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004100  08004100  00014100  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004104  08004104  00014104  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000018  20000000  08004108  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000b0  20000018  08004120  00020018  2**2
                  ALLOC
  7 ._user_heap_stack 00000080  200000c8  08004120  000200c8  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
  9 .debug_info   00007a4d  00000000  00000000  00020041  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000014d4  00000000  00000000  00027a8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000009b8  00000000  00000000  00028f68  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000008d0  00000000  00000000  00029920  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000034fb  00000000  00000000  0002a1f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002d2e  00000000  00000000  0002d6eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007e  00000000  00000000  00030419  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00002948  00000000  00000000  00030498  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  00032de0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000018 	.word	0x20000018
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003f20 	.word	0x08003f20

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000001c 	.word	0x2000001c
 800020c:	08003f20 	.word	0x08003f20

08000210 <__aeabi_drsub>:
 8000210:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000214:	e002      	b.n	800021c <__adddf3>
 8000216:	bf00      	nop

08000218 <__aeabi_dsub>:
 8000218:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800021c <__adddf3>:
 800021c:	b530      	push	{r4, r5, lr}
 800021e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000222:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000226:	ea94 0f05 	teq	r4, r5
 800022a:	bf08      	it	eq
 800022c:	ea90 0f02 	teqeq	r0, r2
 8000230:	bf1f      	itttt	ne
 8000232:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000236:	ea55 0c02 	orrsne.w	ip, r5, r2
 800023a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800023e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000242:	f000 80e2 	beq.w	800040a <__adddf3+0x1ee>
 8000246:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800024a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800024e:	bfb8      	it	lt
 8000250:	426d      	neglt	r5, r5
 8000252:	dd0c      	ble.n	800026e <__adddf3+0x52>
 8000254:	442c      	add	r4, r5
 8000256:	ea80 0202 	eor.w	r2, r0, r2
 800025a:	ea81 0303 	eor.w	r3, r1, r3
 800025e:	ea82 0000 	eor.w	r0, r2, r0
 8000262:	ea83 0101 	eor.w	r1, r3, r1
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	2d36      	cmp	r5, #54	; 0x36
 8000270:	bf88      	it	hi
 8000272:	bd30      	pophi	{r4, r5, pc}
 8000274:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000278:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800027c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000280:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000284:	d002      	beq.n	800028c <__adddf3+0x70>
 8000286:	4240      	negs	r0, r0
 8000288:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800028c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000290:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000294:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000298:	d002      	beq.n	80002a0 <__adddf3+0x84>
 800029a:	4252      	negs	r2, r2
 800029c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a0:	ea94 0f05 	teq	r4, r5
 80002a4:	f000 80a7 	beq.w	80003f6 <__adddf3+0x1da>
 80002a8:	f1a4 0401 	sub.w	r4, r4, #1
 80002ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b0:	db0d      	blt.n	80002ce <__adddf3+0xb2>
 80002b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002b6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ba:	1880      	adds	r0, r0, r2
 80002bc:	f141 0100 	adc.w	r1, r1, #0
 80002c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002c4:	1880      	adds	r0, r0, r2
 80002c6:	fa43 f305 	asr.w	r3, r3, r5
 80002ca:	4159      	adcs	r1, r3
 80002cc:	e00e      	b.n	80002ec <__adddf3+0xd0>
 80002ce:	f1a5 0520 	sub.w	r5, r5, #32
 80002d2:	f10e 0e20 	add.w	lr, lr, #32
 80002d6:	2a01      	cmp	r2, #1
 80002d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002dc:	bf28      	it	cs
 80002de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002e2:	fa43 f305 	asr.w	r3, r3, r5
 80002e6:	18c0      	adds	r0, r0, r3
 80002e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f0:	d507      	bpl.n	8000302 <__adddf3+0xe6>
 80002f2:	f04f 0e00 	mov.w	lr, #0
 80002f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000302:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000306:	d31b      	bcc.n	8000340 <__adddf3+0x124>
 8000308:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800030c:	d30c      	bcc.n	8000328 <__adddf3+0x10c>
 800030e:	0849      	lsrs	r1, r1, #1
 8000310:	ea5f 0030 	movs.w	r0, r0, rrx
 8000314:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000318:	f104 0401 	add.w	r4, r4, #1
 800031c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000320:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000324:	f080 809a 	bcs.w	800045c <__adddf3+0x240>
 8000328:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800032c:	bf08      	it	eq
 800032e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000332:	f150 0000 	adcs.w	r0, r0, #0
 8000336:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800033a:	ea41 0105 	orr.w	r1, r1, r5
 800033e:	bd30      	pop	{r4, r5, pc}
 8000340:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000344:	4140      	adcs	r0, r0
 8000346:	eb41 0101 	adc.w	r1, r1, r1
 800034a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800034e:	f1a4 0401 	sub.w	r4, r4, #1
 8000352:	d1e9      	bne.n	8000328 <__adddf3+0x10c>
 8000354:	f091 0f00 	teq	r1, #0
 8000358:	bf04      	itt	eq
 800035a:	4601      	moveq	r1, r0
 800035c:	2000      	moveq	r0, #0
 800035e:	fab1 f381 	clz	r3, r1
 8000362:	bf08      	it	eq
 8000364:	3320      	addeq	r3, #32
 8000366:	f1a3 030b 	sub.w	r3, r3, #11
 800036a:	f1b3 0220 	subs.w	r2, r3, #32
 800036e:	da0c      	bge.n	800038a <__adddf3+0x16e>
 8000370:	320c      	adds	r2, #12
 8000372:	dd08      	ble.n	8000386 <__adddf3+0x16a>
 8000374:	f102 0c14 	add.w	ip, r2, #20
 8000378:	f1c2 020c 	rsb	r2, r2, #12
 800037c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000380:	fa21 f102 	lsr.w	r1, r1, r2
 8000384:	e00c      	b.n	80003a0 <__adddf3+0x184>
 8000386:	f102 0214 	add.w	r2, r2, #20
 800038a:	bfd8      	it	le
 800038c:	f1c2 0c20 	rsble	ip, r2, #32
 8000390:	fa01 f102 	lsl.w	r1, r1, r2
 8000394:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000398:	bfdc      	itt	le
 800039a:	ea41 010c 	orrle.w	r1, r1, ip
 800039e:	4090      	lslle	r0, r2
 80003a0:	1ae4      	subs	r4, r4, r3
 80003a2:	bfa2      	ittt	ge
 80003a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a8:	4329      	orrge	r1, r5
 80003aa:	bd30      	popge	{r4, r5, pc}
 80003ac:	ea6f 0404 	mvn.w	r4, r4
 80003b0:	3c1f      	subs	r4, #31
 80003b2:	da1c      	bge.n	80003ee <__adddf3+0x1d2>
 80003b4:	340c      	adds	r4, #12
 80003b6:	dc0e      	bgt.n	80003d6 <__adddf3+0x1ba>
 80003b8:	f104 0414 	add.w	r4, r4, #20
 80003bc:	f1c4 0220 	rsb	r2, r4, #32
 80003c0:	fa20 f004 	lsr.w	r0, r0, r4
 80003c4:	fa01 f302 	lsl.w	r3, r1, r2
 80003c8:	ea40 0003 	orr.w	r0, r0, r3
 80003cc:	fa21 f304 	lsr.w	r3, r1, r4
 80003d0:	ea45 0103 	orr.w	r1, r5, r3
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f1c4 040c 	rsb	r4, r4, #12
 80003da:	f1c4 0220 	rsb	r2, r4, #32
 80003de:	fa20 f002 	lsr.w	r0, r0, r2
 80003e2:	fa01 f304 	lsl.w	r3, r1, r4
 80003e6:	ea40 0003 	orr.w	r0, r0, r3
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	fa21 f004 	lsr.w	r0, r1, r4
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f094 0f00 	teq	r4, #0
 80003fa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003fe:	bf06      	itte	eq
 8000400:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000404:	3401      	addeq	r4, #1
 8000406:	3d01      	subne	r5, #1
 8000408:	e74e      	b.n	80002a8 <__adddf3+0x8c>
 800040a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800040e:	bf18      	it	ne
 8000410:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000414:	d029      	beq.n	800046a <__adddf3+0x24e>
 8000416:	ea94 0f05 	teq	r4, r5
 800041a:	bf08      	it	eq
 800041c:	ea90 0f02 	teqeq	r0, r2
 8000420:	d005      	beq.n	800042e <__adddf3+0x212>
 8000422:	ea54 0c00 	orrs.w	ip, r4, r0
 8000426:	bf04      	itt	eq
 8000428:	4619      	moveq	r1, r3
 800042a:	4610      	moveq	r0, r2
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	ea91 0f03 	teq	r1, r3
 8000432:	bf1e      	ittt	ne
 8000434:	2100      	movne	r1, #0
 8000436:	2000      	movne	r0, #0
 8000438:	bd30      	popne	{r4, r5, pc}
 800043a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800043e:	d105      	bne.n	800044c <__adddf3+0x230>
 8000440:	0040      	lsls	r0, r0, #1
 8000442:	4149      	adcs	r1, r1
 8000444:	bf28      	it	cs
 8000446:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800044a:	bd30      	pop	{r4, r5, pc}
 800044c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000450:	bf3c      	itt	cc
 8000452:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000456:	bd30      	popcc	{r4, r5, pc}
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000460:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000464:	f04f 0000 	mov.w	r0, #0
 8000468:	bd30      	pop	{r4, r5, pc}
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf1a      	itte	ne
 8000470:	4619      	movne	r1, r3
 8000472:	4610      	movne	r0, r2
 8000474:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000478:	bf1c      	itt	ne
 800047a:	460b      	movne	r3, r1
 800047c:	4602      	movne	r2, r0
 800047e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000482:	bf06      	itte	eq
 8000484:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000488:	ea91 0f03 	teqeq	r1, r3
 800048c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	bf00      	nop

08000494 <__aeabi_ui2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f04f 0500 	mov.w	r5, #0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e750      	b.n	8000354 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_i2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004cc:	bf48      	it	mi
 80004ce:	4240      	negmi	r0, r0
 80004d0:	f04f 0100 	mov.w	r1, #0
 80004d4:	e73e      	b.n	8000354 <__adddf3+0x138>
 80004d6:	bf00      	nop

080004d8 <__aeabi_f2d>:
 80004d8:	0042      	lsls	r2, r0, #1
 80004da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004de:	ea4f 0131 	mov.w	r1, r1, rrx
 80004e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004e6:	bf1f      	itttt	ne
 80004e8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004f4:	4770      	bxne	lr
 80004f6:	f092 0f00 	teq	r2, #0
 80004fa:	bf14      	ite	ne
 80004fc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000510:	e720      	b.n	8000354 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aedc 	beq.w	8000302 <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6c1      	b.n	8000302 <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__aeabi_d2iz>:
 80009a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009a8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009ac:	d215      	bcs.n	80009da <__aeabi_d2iz+0x36>
 80009ae:	d511      	bpl.n	80009d4 <__aeabi_d2iz+0x30>
 80009b0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009b4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009b8:	d912      	bls.n	80009e0 <__aeabi_d2iz+0x3c>
 80009ba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009be:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009c2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009c6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009ca:	fa23 f002 	lsr.w	r0, r3, r2
 80009ce:	bf18      	it	ne
 80009d0:	4240      	negne	r0, r0
 80009d2:	4770      	bx	lr
 80009d4:	f04f 0000 	mov.w	r0, #0
 80009d8:	4770      	bx	lr
 80009da:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009de:	d105      	bne.n	80009ec <__aeabi_d2iz+0x48>
 80009e0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80009e4:	bf08      	it	eq
 80009e6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009ea:	4770      	bx	lr
 80009ec:	f04f 0000 	mov.w	r0, #0
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop

080009f4 <__aeabi_d2f>:
 80009f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009f8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009fc:	bf24      	itt	cs
 80009fe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a02:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a06:	d90d      	bls.n	8000a24 <__aeabi_d2f+0x30>
 8000a08:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a0c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a10:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a14:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a18:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a1c:	bf08      	it	eq
 8000a1e:	f020 0001 	biceq.w	r0, r0, #1
 8000a22:	4770      	bx	lr
 8000a24:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a28:	d121      	bne.n	8000a6e <__aeabi_d2f+0x7a>
 8000a2a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a2e:	bfbc      	itt	lt
 8000a30:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a34:	4770      	bxlt	lr
 8000a36:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a3a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a3e:	f1c2 0218 	rsb	r2, r2, #24
 8000a42:	f1c2 0c20 	rsb	ip, r2, #32
 8000a46:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a4a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a4e:	bf18      	it	ne
 8000a50:	f040 0001 	orrne.w	r0, r0, #1
 8000a54:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a58:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a5c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a60:	ea40 000c 	orr.w	r0, r0, ip
 8000a64:	fa23 f302 	lsr.w	r3, r3, r2
 8000a68:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a6c:	e7cc      	b.n	8000a08 <__aeabi_d2f+0x14>
 8000a6e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a72:	d107      	bne.n	8000a84 <__aeabi_d2f+0x90>
 8000a74:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a78:	bf1e      	ittt	ne
 8000a7a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a7e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a82:	4770      	bxne	lr
 8000a84:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a88:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a8c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop

08000a94 <__aeabi_frsub>:
 8000a94:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a98:	e002      	b.n	8000aa0 <__addsf3>
 8000a9a:	bf00      	nop

08000a9c <__aeabi_fsub>:
 8000a9c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000aa0 <__addsf3>:
 8000aa0:	0042      	lsls	r2, r0, #1
 8000aa2:	bf1f      	itttt	ne
 8000aa4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000aa8:	ea92 0f03 	teqne	r2, r3
 8000aac:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ab0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ab4:	d06a      	beq.n	8000b8c <__addsf3+0xec>
 8000ab6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aba:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000abe:	bfc1      	itttt	gt
 8000ac0:	18d2      	addgt	r2, r2, r3
 8000ac2:	4041      	eorgt	r1, r0
 8000ac4:	4048      	eorgt	r0, r1
 8000ac6:	4041      	eorgt	r1, r0
 8000ac8:	bfb8      	it	lt
 8000aca:	425b      	neglt	r3, r3
 8000acc:	2b19      	cmp	r3, #25
 8000ace:	bf88      	it	hi
 8000ad0:	4770      	bxhi	lr
 8000ad2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ad6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ada:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ade:	bf18      	it	ne
 8000ae0:	4240      	negne	r0, r0
 8000ae2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ae6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000aea:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000aee:	bf18      	it	ne
 8000af0:	4249      	negne	r1, r1
 8000af2:	ea92 0f03 	teq	r2, r3
 8000af6:	d03f      	beq.n	8000b78 <__addsf3+0xd8>
 8000af8:	f1a2 0201 	sub.w	r2, r2, #1
 8000afc:	fa41 fc03 	asr.w	ip, r1, r3
 8000b00:	eb10 000c 	adds.w	r0, r0, ip
 8000b04:	f1c3 0320 	rsb	r3, r3, #32
 8000b08:	fa01 f103 	lsl.w	r1, r1, r3
 8000b0c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b10:	d502      	bpl.n	8000b18 <__addsf3+0x78>
 8000b12:	4249      	negs	r1, r1
 8000b14:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b18:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b1c:	d313      	bcc.n	8000b46 <__addsf3+0xa6>
 8000b1e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b22:	d306      	bcc.n	8000b32 <__addsf3+0x92>
 8000b24:	0840      	lsrs	r0, r0, #1
 8000b26:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b2a:	f102 0201 	add.w	r2, r2, #1
 8000b2e:	2afe      	cmp	r2, #254	; 0xfe
 8000b30:	d251      	bcs.n	8000bd6 <__addsf3+0x136>
 8000b32:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b36:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b3a:	bf08      	it	eq
 8000b3c:	f020 0001 	biceq.w	r0, r0, #1
 8000b40:	ea40 0003 	orr.w	r0, r0, r3
 8000b44:	4770      	bx	lr
 8000b46:	0049      	lsls	r1, r1, #1
 8000b48:	eb40 0000 	adc.w	r0, r0, r0
 8000b4c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b50:	f1a2 0201 	sub.w	r2, r2, #1
 8000b54:	d1ed      	bne.n	8000b32 <__addsf3+0x92>
 8000b56:	fab0 fc80 	clz	ip, r0
 8000b5a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b5e:	ebb2 020c 	subs.w	r2, r2, ip
 8000b62:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b66:	bfaa      	itet	ge
 8000b68:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b6c:	4252      	neglt	r2, r2
 8000b6e:	4318      	orrge	r0, r3
 8000b70:	bfbc      	itt	lt
 8000b72:	40d0      	lsrlt	r0, r2
 8000b74:	4318      	orrlt	r0, r3
 8000b76:	4770      	bx	lr
 8000b78:	f092 0f00 	teq	r2, #0
 8000b7c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b80:	bf06      	itte	eq
 8000b82:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b86:	3201      	addeq	r2, #1
 8000b88:	3b01      	subne	r3, #1
 8000b8a:	e7b5      	b.n	8000af8 <__addsf3+0x58>
 8000b8c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b90:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b94:	bf18      	it	ne
 8000b96:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b9a:	d021      	beq.n	8000be0 <__addsf3+0x140>
 8000b9c:	ea92 0f03 	teq	r2, r3
 8000ba0:	d004      	beq.n	8000bac <__addsf3+0x10c>
 8000ba2:	f092 0f00 	teq	r2, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	4608      	moveq	r0, r1
 8000baa:	4770      	bx	lr
 8000bac:	ea90 0f01 	teq	r0, r1
 8000bb0:	bf1c      	itt	ne
 8000bb2:	2000      	movne	r0, #0
 8000bb4:	4770      	bxne	lr
 8000bb6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bba:	d104      	bne.n	8000bc6 <__addsf3+0x126>
 8000bbc:	0040      	lsls	r0, r0, #1
 8000bbe:	bf28      	it	cs
 8000bc0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bc4:	4770      	bx	lr
 8000bc6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bca:	bf3c      	itt	cc
 8000bcc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bd0:	4770      	bxcc	lr
 8000bd2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bd6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bda:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bde:	4770      	bx	lr
 8000be0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000be4:	bf16      	itet	ne
 8000be6:	4608      	movne	r0, r1
 8000be8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bec:	4601      	movne	r1, r0
 8000bee:	0242      	lsls	r2, r0, #9
 8000bf0:	bf06      	itte	eq
 8000bf2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bf6:	ea90 0f01 	teqeq	r0, r1
 8000bfa:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bfe:	4770      	bx	lr

08000c00 <__aeabi_ui2f>:
 8000c00:	f04f 0300 	mov.w	r3, #0
 8000c04:	e004      	b.n	8000c10 <__aeabi_i2f+0x8>
 8000c06:	bf00      	nop

08000c08 <__aeabi_i2f>:
 8000c08:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c0c:	bf48      	it	mi
 8000c0e:	4240      	negmi	r0, r0
 8000c10:	ea5f 0c00 	movs.w	ip, r0
 8000c14:	bf08      	it	eq
 8000c16:	4770      	bxeq	lr
 8000c18:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c1c:	4601      	mov	r1, r0
 8000c1e:	f04f 0000 	mov.w	r0, #0
 8000c22:	e01c      	b.n	8000c5e <__aeabi_l2f+0x2a>

08000c24 <__aeabi_ul2f>:
 8000c24:	ea50 0201 	orrs.w	r2, r0, r1
 8000c28:	bf08      	it	eq
 8000c2a:	4770      	bxeq	lr
 8000c2c:	f04f 0300 	mov.w	r3, #0
 8000c30:	e00a      	b.n	8000c48 <__aeabi_l2f+0x14>
 8000c32:	bf00      	nop

08000c34 <__aeabi_l2f>:
 8000c34:	ea50 0201 	orrs.w	r2, r0, r1
 8000c38:	bf08      	it	eq
 8000c3a:	4770      	bxeq	lr
 8000c3c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c40:	d502      	bpl.n	8000c48 <__aeabi_l2f+0x14>
 8000c42:	4240      	negs	r0, r0
 8000c44:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c48:	ea5f 0c01 	movs.w	ip, r1
 8000c4c:	bf02      	ittt	eq
 8000c4e:	4684      	moveq	ip, r0
 8000c50:	4601      	moveq	r1, r0
 8000c52:	2000      	moveq	r0, #0
 8000c54:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c58:	bf08      	it	eq
 8000c5a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c5e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c62:	fabc f28c 	clz	r2, ip
 8000c66:	3a08      	subs	r2, #8
 8000c68:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c6c:	db10      	blt.n	8000c90 <__aeabi_l2f+0x5c>
 8000c6e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c72:	4463      	add	r3, ip
 8000c74:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c78:	f1c2 0220 	rsb	r2, r2, #32
 8000c7c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c80:	fa20 f202 	lsr.w	r2, r0, r2
 8000c84:	eb43 0002 	adc.w	r0, r3, r2
 8000c88:	bf08      	it	eq
 8000c8a:	f020 0001 	biceq.w	r0, r0, #1
 8000c8e:	4770      	bx	lr
 8000c90:	f102 0220 	add.w	r2, r2, #32
 8000c94:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c98:	f1c2 0220 	rsb	r2, r2, #32
 8000c9c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ca0:	fa21 f202 	lsr.w	r2, r1, r2
 8000ca4:	eb43 0002 	adc.w	r0, r3, r2
 8000ca8:	bf08      	it	eq
 8000caa:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cae:	4770      	bx	lr

08000cb0 <__aeabi_fmul>:
 8000cb0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cb4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cb8:	bf1e      	ittt	ne
 8000cba:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cbe:	ea92 0f0c 	teqne	r2, ip
 8000cc2:	ea93 0f0c 	teqne	r3, ip
 8000cc6:	d06f      	beq.n	8000da8 <__aeabi_fmul+0xf8>
 8000cc8:	441a      	add	r2, r3
 8000cca:	ea80 0c01 	eor.w	ip, r0, r1
 8000cce:	0240      	lsls	r0, r0, #9
 8000cd0:	bf18      	it	ne
 8000cd2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cd6:	d01e      	beq.n	8000d16 <__aeabi_fmul+0x66>
 8000cd8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cdc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ce0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000ce4:	fba0 3101 	umull	r3, r1, r0, r1
 8000ce8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000cec:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000cf0:	bf3e      	ittt	cc
 8000cf2:	0049      	lslcc	r1, r1, #1
 8000cf4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cf8:	005b      	lslcc	r3, r3, #1
 8000cfa:	ea40 0001 	orr.w	r0, r0, r1
 8000cfe:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d02:	2afd      	cmp	r2, #253	; 0xfd
 8000d04:	d81d      	bhi.n	8000d42 <__aeabi_fmul+0x92>
 8000d06:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d0e:	bf08      	it	eq
 8000d10:	f020 0001 	biceq.w	r0, r0, #1
 8000d14:	4770      	bx	lr
 8000d16:	f090 0f00 	teq	r0, #0
 8000d1a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d1e:	bf08      	it	eq
 8000d20:	0249      	lsleq	r1, r1, #9
 8000d22:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d26:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d2a:	3a7f      	subs	r2, #127	; 0x7f
 8000d2c:	bfc2      	ittt	gt
 8000d2e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d32:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d36:	4770      	bxgt	lr
 8000d38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d3c:	f04f 0300 	mov.w	r3, #0
 8000d40:	3a01      	subs	r2, #1
 8000d42:	dc5d      	bgt.n	8000e00 <__aeabi_fmul+0x150>
 8000d44:	f112 0f19 	cmn.w	r2, #25
 8000d48:	bfdc      	itt	le
 8000d4a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d4e:	4770      	bxle	lr
 8000d50:	f1c2 0200 	rsb	r2, r2, #0
 8000d54:	0041      	lsls	r1, r0, #1
 8000d56:	fa21 f102 	lsr.w	r1, r1, r2
 8000d5a:	f1c2 0220 	rsb	r2, r2, #32
 8000d5e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d62:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d66:	f140 0000 	adc.w	r0, r0, #0
 8000d6a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d6e:	bf08      	it	eq
 8000d70:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d74:	4770      	bx	lr
 8000d76:	f092 0f00 	teq	r2, #0
 8000d7a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d7e:	bf02      	ittt	eq
 8000d80:	0040      	lsleq	r0, r0, #1
 8000d82:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d86:	3a01      	subeq	r2, #1
 8000d88:	d0f9      	beq.n	8000d7e <__aeabi_fmul+0xce>
 8000d8a:	ea40 000c 	orr.w	r0, r0, ip
 8000d8e:	f093 0f00 	teq	r3, #0
 8000d92:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d96:	bf02      	ittt	eq
 8000d98:	0049      	lsleq	r1, r1, #1
 8000d9a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d9e:	3b01      	subeq	r3, #1
 8000da0:	d0f9      	beq.n	8000d96 <__aeabi_fmul+0xe6>
 8000da2:	ea41 010c 	orr.w	r1, r1, ip
 8000da6:	e78f      	b.n	8000cc8 <__aeabi_fmul+0x18>
 8000da8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dac:	ea92 0f0c 	teq	r2, ip
 8000db0:	bf18      	it	ne
 8000db2:	ea93 0f0c 	teqne	r3, ip
 8000db6:	d00a      	beq.n	8000dce <__aeabi_fmul+0x11e>
 8000db8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000dbc:	bf18      	it	ne
 8000dbe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000dc2:	d1d8      	bne.n	8000d76 <__aeabi_fmul+0xc6>
 8000dc4:	ea80 0001 	eor.w	r0, r0, r1
 8000dc8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dcc:	4770      	bx	lr
 8000dce:	f090 0f00 	teq	r0, #0
 8000dd2:	bf17      	itett	ne
 8000dd4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dd8:	4608      	moveq	r0, r1
 8000dda:	f091 0f00 	teqne	r1, #0
 8000dde:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000de2:	d014      	beq.n	8000e0e <__aeabi_fmul+0x15e>
 8000de4:	ea92 0f0c 	teq	r2, ip
 8000de8:	d101      	bne.n	8000dee <__aeabi_fmul+0x13e>
 8000dea:	0242      	lsls	r2, r0, #9
 8000dec:	d10f      	bne.n	8000e0e <__aeabi_fmul+0x15e>
 8000dee:	ea93 0f0c 	teq	r3, ip
 8000df2:	d103      	bne.n	8000dfc <__aeabi_fmul+0x14c>
 8000df4:	024b      	lsls	r3, r1, #9
 8000df6:	bf18      	it	ne
 8000df8:	4608      	movne	r0, r1
 8000dfa:	d108      	bne.n	8000e0e <__aeabi_fmul+0x15e>
 8000dfc:	ea80 0001 	eor.w	r0, r0, r1
 8000e00:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e04:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e08:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e0c:	4770      	bx	lr
 8000e0e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e12:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e16:	4770      	bx	lr

08000e18 <__aeabi_fdiv>:
 8000e18:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e1c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e20:	bf1e      	ittt	ne
 8000e22:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e26:	ea92 0f0c 	teqne	r2, ip
 8000e2a:	ea93 0f0c 	teqne	r3, ip
 8000e2e:	d069      	beq.n	8000f04 <__aeabi_fdiv+0xec>
 8000e30:	eba2 0203 	sub.w	r2, r2, r3
 8000e34:	ea80 0c01 	eor.w	ip, r0, r1
 8000e38:	0249      	lsls	r1, r1, #9
 8000e3a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e3e:	d037      	beq.n	8000eb0 <__aeabi_fdiv+0x98>
 8000e40:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e44:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e48:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e4c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e50:	428b      	cmp	r3, r1
 8000e52:	bf38      	it	cc
 8000e54:	005b      	lslcc	r3, r3, #1
 8000e56:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e5a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e5e:	428b      	cmp	r3, r1
 8000e60:	bf24      	itt	cs
 8000e62:	1a5b      	subcs	r3, r3, r1
 8000e64:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e68:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e6c:	bf24      	itt	cs
 8000e6e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e72:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e76:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e7a:	bf24      	itt	cs
 8000e7c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e80:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e84:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e88:	bf24      	itt	cs
 8000e8a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e8e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e92:	011b      	lsls	r3, r3, #4
 8000e94:	bf18      	it	ne
 8000e96:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e9a:	d1e0      	bne.n	8000e5e <__aeabi_fdiv+0x46>
 8000e9c:	2afd      	cmp	r2, #253	; 0xfd
 8000e9e:	f63f af50 	bhi.w	8000d42 <__aeabi_fmul+0x92>
 8000ea2:	428b      	cmp	r3, r1
 8000ea4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ea8:	bf08      	it	eq
 8000eaa:	f020 0001 	biceq.w	r0, r0, #1
 8000eae:	4770      	bx	lr
 8000eb0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000eb4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eb8:	327f      	adds	r2, #127	; 0x7f
 8000eba:	bfc2      	ittt	gt
 8000ebc:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ec0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ec4:	4770      	bxgt	lr
 8000ec6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000eca:	f04f 0300 	mov.w	r3, #0
 8000ece:	3a01      	subs	r2, #1
 8000ed0:	e737      	b.n	8000d42 <__aeabi_fmul+0x92>
 8000ed2:	f092 0f00 	teq	r2, #0
 8000ed6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000eda:	bf02      	ittt	eq
 8000edc:	0040      	lsleq	r0, r0, #1
 8000ede:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ee2:	3a01      	subeq	r2, #1
 8000ee4:	d0f9      	beq.n	8000eda <__aeabi_fdiv+0xc2>
 8000ee6:	ea40 000c 	orr.w	r0, r0, ip
 8000eea:	f093 0f00 	teq	r3, #0
 8000eee:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ef2:	bf02      	ittt	eq
 8000ef4:	0049      	lsleq	r1, r1, #1
 8000ef6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000efa:	3b01      	subeq	r3, #1
 8000efc:	d0f9      	beq.n	8000ef2 <__aeabi_fdiv+0xda>
 8000efe:	ea41 010c 	orr.w	r1, r1, ip
 8000f02:	e795      	b.n	8000e30 <__aeabi_fdiv+0x18>
 8000f04:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f08:	ea92 0f0c 	teq	r2, ip
 8000f0c:	d108      	bne.n	8000f20 <__aeabi_fdiv+0x108>
 8000f0e:	0242      	lsls	r2, r0, #9
 8000f10:	f47f af7d 	bne.w	8000e0e <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	f47f af70 	bne.w	8000dfc <__aeabi_fmul+0x14c>
 8000f1c:	4608      	mov	r0, r1
 8000f1e:	e776      	b.n	8000e0e <__aeabi_fmul+0x15e>
 8000f20:	ea93 0f0c 	teq	r3, ip
 8000f24:	d104      	bne.n	8000f30 <__aeabi_fdiv+0x118>
 8000f26:	024b      	lsls	r3, r1, #9
 8000f28:	f43f af4c 	beq.w	8000dc4 <__aeabi_fmul+0x114>
 8000f2c:	4608      	mov	r0, r1
 8000f2e:	e76e      	b.n	8000e0e <__aeabi_fmul+0x15e>
 8000f30:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f34:	bf18      	it	ne
 8000f36:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f3a:	d1ca      	bne.n	8000ed2 <__aeabi_fdiv+0xba>
 8000f3c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f40:	f47f af5c 	bne.w	8000dfc <__aeabi_fmul+0x14c>
 8000f44:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f48:	f47f af3c 	bne.w	8000dc4 <__aeabi_fmul+0x114>
 8000f4c:	e75f      	b.n	8000e0e <__aeabi_fmul+0x15e>
 8000f4e:	bf00      	nop

08000f50 <__gesf2>:
 8000f50:	f04f 3cff 	mov.w	ip, #4294967295
 8000f54:	e006      	b.n	8000f64 <__cmpsf2+0x4>
 8000f56:	bf00      	nop

08000f58 <__lesf2>:
 8000f58:	f04f 0c01 	mov.w	ip, #1
 8000f5c:	e002      	b.n	8000f64 <__cmpsf2+0x4>
 8000f5e:	bf00      	nop

08000f60 <__cmpsf2>:
 8000f60:	f04f 0c01 	mov.w	ip, #1
 8000f64:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f68:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f6c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f70:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f74:	bf18      	it	ne
 8000f76:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f7a:	d011      	beq.n	8000fa0 <__cmpsf2+0x40>
 8000f7c:	b001      	add	sp, #4
 8000f7e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f82:	bf18      	it	ne
 8000f84:	ea90 0f01 	teqne	r0, r1
 8000f88:	bf58      	it	pl
 8000f8a:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f8e:	bf88      	it	hi
 8000f90:	17c8      	asrhi	r0, r1, #31
 8000f92:	bf38      	it	cc
 8000f94:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f98:	bf18      	it	ne
 8000f9a:	f040 0001 	orrne.w	r0, r0, #1
 8000f9e:	4770      	bx	lr
 8000fa0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fa4:	d102      	bne.n	8000fac <__cmpsf2+0x4c>
 8000fa6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000faa:	d105      	bne.n	8000fb8 <__cmpsf2+0x58>
 8000fac:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fb0:	d1e4      	bne.n	8000f7c <__cmpsf2+0x1c>
 8000fb2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fb6:	d0e1      	beq.n	8000f7c <__cmpsf2+0x1c>
 8000fb8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop

08000fc0 <__aeabi_cfrcmple>:
 8000fc0:	4684      	mov	ip, r0
 8000fc2:	4608      	mov	r0, r1
 8000fc4:	4661      	mov	r1, ip
 8000fc6:	e7ff      	b.n	8000fc8 <__aeabi_cfcmpeq>

08000fc8 <__aeabi_cfcmpeq>:
 8000fc8:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fca:	f7ff ffc9 	bl	8000f60 <__cmpsf2>
 8000fce:	2800      	cmp	r0, #0
 8000fd0:	bf48      	it	mi
 8000fd2:	f110 0f00 	cmnmi.w	r0, #0
 8000fd6:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fd8 <__aeabi_fcmpeq>:
 8000fd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fdc:	f7ff fff4 	bl	8000fc8 <__aeabi_cfcmpeq>
 8000fe0:	bf0c      	ite	eq
 8000fe2:	2001      	moveq	r0, #1
 8000fe4:	2000      	movne	r0, #0
 8000fe6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fea:	bf00      	nop

08000fec <__aeabi_fcmplt>:
 8000fec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff0:	f7ff ffea 	bl	8000fc8 <__aeabi_cfcmpeq>
 8000ff4:	bf34      	ite	cc
 8000ff6:	2001      	movcc	r0, #1
 8000ff8:	2000      	movcs	r0, #0
 8000ffa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ffe:	bf00      	nop

08001000 <__aeabi_fcmple>:
 8001000:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001004:	f7ff ffe0 	bl	8000fc8 <__aeabi_cfcmpeq>
 8001008:	bf94      	ite	ls
 800100a:	2001      	movls	r0, #1
 800100c:	2000      	movhi	r0, #0
 800100e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001012:	bf00      	nop

08001014 <__aeabi_fcmpge>:
 8001014:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001018:	f7ff ffd2 	bl	8000fc0 <__aeabi_cfrcmple>
 800101c:	bf94      	ite	ls
 800101e:	2001      	movls	r0, #1
 8001020:	2000      	movhi	r0, #0
 8001022:	f85d fb08 	ldr.w	pc, [sp], #8
 8001026:	bf00      	nop

08001028 <__aeabi_fcmpgt>:
 8001028:	f84d ed08 	str.w	lr, [sp, #-8]!
 800102c:	f7ff ffc8 	bl	8000fc0 <__aeabi_cfrcmple>
 8001030:	bf34      	ite	cc
 8001032:	2001      	movcc	r0, #1
 8001034:	2000      	movcs	r0, #0
 8001036:	f85d fb08 	ldr.w	pc, [sp], #8
 800103a:	bf00      	nop

0800103c <__aeabi_f2iz>:
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001044:	d30f      	bcc.n	8001066 <__aeabi_f2iz+0x2a>
 8001046:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800104a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800104e:	d90d      	bls.n	800106c <__aeabi_f2iz+0x30>
 8001050:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001054:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001058:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800105c:	fa23 f002 	lsr.w	r0, r3, r2
 8001060:	bf18      	it	ne
 8001062:	4240      	negne	r0, r0
 8001064:	4770      	bx	lr
 8001066:	f04f 0000 	mov.w	r0, #0
 800106a:	4770      	bx	lr
 800106c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001070:	d101      	bne.n	8001076 <__aeabi_f2iz+0x3a>
 8001072:	0242      	lsls	r2, r0, #9
 8001074:	d105      	bne.n	8001082 <__aeabi_f2iz+0x46>
 8001076:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800107a:	bf08      	it	eq
 800107c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001080:	4770      	bx	lr
 8001082:	f04f 0000 	mov.w	r0, #0
 8001086:	4770      	bx	lr

08001088 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8001088:	b480      	push	{r7}
 800108a:	b087      	sub	sp, #28
 800108c:	af00      	add	r7, sp, #0
 800108e:	60f8      	str	r0, [r7, #12]
 8001090:	60b9      	str	r1, [r7, #8]
 8001092:	607a      	str	r2, [r7, #4]
	int div = 1;
 8001094:	2301      	movs	r3, #1
 8001096:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001098:	e004      	b.n	80010a4 <ts_itoa+0x1c>
		div *= base;
 800109a:	697b      	ldr	r3, [r7, #20]
 800109c:	687a      	ldr	r2, [r7, #4]
 800109e:	fb02 f303 	mul.w	r3, r2, r3
 80010a2:	617b      	str	r3, [r7, #20]
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
	int div = 1;
	while (d/div >= base)
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	68ba      	ldr	r2, [r7, #8]
 80010a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	429a      	cmp	r2, r3
 80010b0:	d2f3      	bcs.n	800109a <ts_itoa+0x12>
		div *= base;

	while (div != 0)
 80010b2:	e029      	b.n	8001108 <ts_itoa+0x80>
	{
		int num = d/div;
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	68ba      	ldr	r2, [r7, #8]
 80010b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80010bc:	613b      	str	r3, [r7, #16]
		d = d%div;
 80010be:	697a      	ldr	r2, [r7, #20]
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	fbb3 f1f2 	udiv	r1, r3, r2
 80010c6:	fb02 f201 	mul.w	r2, r2, r1
 80010ca:	1a9b      	subs	r3, r3, r2
 80010cc:	60bb      	str	r3, [r7, #8]
		div /= base;
 80010ce:	697a      	ldr	r2, [r7, #20]
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	fb92 f3f3 	sdiv	r3, r2, r3
 80010d6:	617b      	str	r3, [r7, #20]
		if (num > 9)
 80010d8:	693b      	ldr	r3, [r7, #16]
 80010da:	2b09      	cmp	r3, #9
 80010dc:	dd0a      	ble.n	80010f4 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	1c59      	adds	r1, r3, #1
 80010e4:	68fa      	ldr	r2, [r7, #12]
 80010e6:	6011      	str	r1, [r2, #0]
 80010e8:	693a      	ldr	r2, [r7, #16]
 80010ea:	b2d2      	uxtb	r2, r2
 80010ec:	3237      	adds	r2, #55	; 0x37
 80010ee:	b2d2      	uxtb	r2, r2
 80010f0:	701a      	strb	r2, [r3, #0]
 80010f2:	e009      	b.n	8001108 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	1c59      	adds	r1, r3, #1
 80010fa:	68fa      	ldr	r2, [r7, #12]
 80010fc:	6011      	str	r1, [r2, #0]
 80010fe:	693a      	ldr	r2, [r7, #16]
 8001100:	b2d2      	uxtb	r2, r2
 8001102:	3230      	adds	r2, #48	; 0x30
 8001104:	b2d2      	uxtb	r2, r2
 8001106:	701a      	strb	r2, [r3, #0]
{
	int div = 1;
	while (d/div >= base)
		div *= base;

	while (div != 0)
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d1d2      	bne.n	80010b4 <ts_itoa+0x2c>
		if (num > 9)
			*((*buf)++) = (num-10) + 'A';
		else
			*((*buf)++) = num + '0';
	}
}
 800110e:	bf00      	nop
 8001110:	371c      	adds	r7, #28
 8001112:	46bd      	mov	sp, r7
 8001114:	bc80      	pop	{r7}
 8001116:	4770      	bx	lr

08001118 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b088      	sub	sp, #32
 800111c:	af00      	add	r7, sp, #0
 800111e:	60f8      	str	r0, [r7, #12]
 8001120:	60b9      	str	r1, [r7, #8]
 8001122:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8001128:	e07d      	b.n	8001226 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 800112a:	68bb      	ldr	r3, [r7, #8]
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	2b25      	cmp	r3, #37	; 0x25
 8001130:	d171      	bne.n	8001216 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8001132:	68bb      	ldr	r3, [r7, #8]
 8001134:	3301      	adds	r3, #1
 8001136:	60bb      	str	r3, [r7, #8]
 8001138:	68bb      	ldr	r3, [r7, #8]
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	2b64      	cmp	r3, #100	; 0x64
 800113e:	d01e      	beq.n	800117e <ts_formatstring+0x66>
 8001140:	2b64      	cmp	r3, #100	; 0x64
 8001142:	dc06      	bgt.n	8001152 <ts_formatstring+0x3a>
 8001144:	2b58      	cmp	r3, #88	; 0x58
 8001146:	d050      	beq.n	80011ea <ts_formatstring+0xd2>
 8001148:	2b63      	cmp	r3, #99	; 0x63
 800114a:	d00e      	beq.n	800116a <ts_formatstring+0x52>
 800114c:	2b25      	cmp	r3, #37	; 0x25
 800114e:	d058      	beq.n	8001202 <ts_formatstring+0xea>
 8001150:	e05d      	b.n	800120e <ts_formatstring+0xf6>
 8001152:	2b73      	cmp	r3, #115	; 0x73
 8001154:	d02b      	beq.n	80011ae <ts_formatstring+0x96>
 8001156:	2b73      	cmp	r3, #115	; 0x73
 8001158:	dc02      	bgt.n	8001160 <ts_formatstring+0x48>
 800115a:	2b69      	cmp	r3, #105	; 0x69
 800115c:	d00f      	beq.n	800117e <ts_formatstring+0x66>
 800115e:	e056      	b.n	800120e <ts_formatstring+0xf6>
 8001160:	2b75      	cmp	r3, #117	; 0x75
 8001162:	d037      	beq.n	80011d4 <ts_formatstring+0xbc>
 8001164:	2b78      	cmp	r3, #120	; 0x78
 8001166:	d040      	beq.n	80011ea <ts_formatstring+0xd2>
 8001168:	e051      	b.n	800120e <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	1c5a      	adds	r2, r3, #1
 800116e:	60fa      	str	r2, [r7, #12]
 8001170:	687a      	ldr	r2, [r7, #4]
 8001172:	1d11      	adds	r1, r2, #4
 8001174:	6079      	str	r1, [r7, #4]
 8001176:	6812      	ldr	r2, [r2, #0]
 8001178:	b2d2      	uxtb	r2, r2
 800117a:	701a      	strb	r2, [r3, #0]
				break;
 800117c:	e047      	b.n	800120e <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	1d1a      	adds	r2, r3, #4
 8001182:	607a      	str	r2, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8001188:	69fb      	ldr	r3, [r7, #28]
 800118a:	2b00      	cmp	r3, #0
 800118c:	da07      	bge.n	800119e <ts_formatstring+0x86>
					{
						val *= -1;
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	425b      	negs	r3, r3
 8001192:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	1c5a      	adds	r2, r3, #1
 8001198:	60fa      	str	r2, [r7, #12]
 800119a:	222d      	movs	r2, #45	; 0x2d
 800119c:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 800119e:	69f9      	ldr	r1, [r7, #28]
 80011a0:	f107 030c 	add.w	r3, r7, #12
 80011a4:	220a      	movs	r2, #10
 80011a6:	4618      	mov	r0, r3
 80011a8:	f7ff ff6e 	bl	8001088 <ts_itoa>
				}
				break;
 80011ac:	e02f      	b.n	800120e <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	1d1a      	adds	r2, r3, #4
 80011b2:	607a      	str	r2, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	61bb      	str	r3, [r7, #24]
					while (*arg)
 80011b8:	e007      	b.n	80011ca <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	1c5a      	adds	r2, r3, #1
 80011be:	60fa      	str	r2, [r7, #12]
 80011c0:	69ba      	ldr	r2, [r7, #24]
 80011c2:	1c51      	adds	r1, r2, #1
 80011c4:	61b9      	str	r1, [r7, #24]
 80011c6:	7812      	ldrb	r2, [r2, #0]
 80011c8:	701a      	strb	r2, [r3, #0]
				}
				break;
			  case 's':
				{
					char * arg = va_arg(va, char *);
					while (*arg)
 80011ca:	69bb      	ldr	r3, [r7, #24]
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d1f3      	bne.n	80011ba <ts_formatstring+0xa2>
					{
						*buf++ = *arg++;
					}
				}
				break;
 80011d2:	e01c      	b.n	800120e <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	1d1a      	adds	r2, r3, #4
 80011d8:	607a      	str	r2, [r7, #4]
 80011da:	6819      	ldr	r1, [r3, #0]
 80011dc:	f107 030c 	add.w	r3, r7, #12
 80011e0:	220a      	movs	r2, #10
 80011e2:	4618      	mov	r0, r3
 80011e4:	f7ff ff50 	bl	8001088 <ts_itoa>
				break;
 80011e8:	e011      	b.n	800120e <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	1d1a      	adds	r2, r3, #4
 80011ee:	607a      	str	r2, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4619      	mov	r1, r3
 80011f4:	f107 030c 	add.w	r3, r7, #12
 80011f8:	2210      	movs	r2, #16
 80011fa:	4618      	mov	r0, r3
 80011fc:	f7ff ff44 	bl	8001088 <ts_itoa>
				break;
 8001200:	e005      	b.n	800120e <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	1c5a      	adds	r2, r3, #1
 8001206:	60fa      	str	r2, [r7, #12]
 8001208:	2225      	movs	r2, #37	; 0x25
 800120a:	701a      	strb	r2, [r3, #0]
				  break;
 800120c:	bf00      	nop
			}
			fmt++;
 800120e:	68bb      	ldr	r3, [r7, #8]
 8001210:	3301      	adds	r3, #1
 8001212:	60bb      	str	r3, [r7, #8]
 8001214:	e007      	b.n	8001226 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	1c5a      	adds	r2, r3, #1
 800121a:	60fa      	str	r2, [r7, #12]
 800121c:	68ba      	ldr	r2, [r7, #8]
 800121e:	1c51      	adds	r1, r2, #1
 8001220:	60b9      	str	r1, [r7, #8]
 8001222:	7812      	ldrb	r2, [r2, #0]
 8001224:	701a      	strb	r2, [r3, #0]
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
	char *start_buf = buf;
	while(*fmt)
 8001226:	68bb      	ldr	r3, [r7, #8]
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	2b00      	cmp	r3, #0
 800122c:	f47f af7d 	bne.w	800112a <ts_formatstring+0x12>
		else
		{
			*buf++ = *fmt++;
		}
	}
	*buf = 0;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	2200      	movs	r2, #0
 8001234:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	461a      	mov	r2, r3
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	1ad3      	subs	r3, r2, r3
}
 800123e:	4618      	mov	r0, r3
 8001240:	3720      	adds	r7, #32
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop

08001248 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8001248:	b40e      	push	{r1, r2, r3}
 800124a:	b580      	push	{r7, lr}
 800124c:	b085      	sub	sp, #20
 800124e:	af00      	add	r7, sp, #0
 8001250:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8001252:	f107 0320 	add.w	r3, r7, #32
 8001256:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8001258:	68ba      	ldr	r2, [r7, #8]
 800125a:	69f9      	ldr	r1, [r7, #28]
 800125c:	6878      	ldr	r0, [r7, #4]
 800125e:	f7ff ff5b 	bl	8001118 <ts_formatstring>
 8001262:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8001264:	68fb      	ldr	r3, [r7, #12]
}
 8001266:	4618      	mov	r0, r3
 8001268:	3714      	adds	r7, #20
 800126a:	46bd      	mov	sp, r7
 800126c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001270:	b003      	add	sp, #12
 8001272:	4770      	bx	lr

08001274 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001278:	4a17      	ldr	r2, [pc, #92]	; (80012d8 <SystemInit+0x64>)
 800127a:	4b17      	ldr	r3, [pc, #92]	; (80012d8 <SystemInit+0x64>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f043 0301 	orr.w	r3, r3, #1
 8001282:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8001284:	4914      	ldr	r1, [pc, #80]	; (80012d8 <SystemInit+0x64>)
 8001286:	4b14      	ldr	r3, [pc, #80]	; (80012d8 <SystemInit+0x64>)
 8001288:	685a      	ldr	r2, [r3, #4]
 800128a:	4b14      	ldr	r3, [pc, #80]	; (80012dc <SystemInit+0x68>)
 800128c:	4013      	ands	r3, r2
 800128e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001290:	4a11      	ldr	r2, [pc, #68]	; (80012d8 <SystemInit+0x64>)
 8001292:	4b11      	ldr	r3, [pc, #68]	; (80012d8 <SystemInit+0x64>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800129a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800129e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80012a0:	4a0d      	ldr	r2, [pc, #52]	; (80012d8 <SystemInit+0x64>)
 80012a2:	4b0d      	ldr	r3, [pc, #52]	; (80012d8 <SystemInit+0x64>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012aa:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80012ac:	4a0a      	ldr	r2, [pc, #40]	; (80012d8 <SystemInit+0x64>)
 80012ae:	4b0a      	ldr	r3, [pc, #40]	; (80012d8 <SystemInit+0x64>)
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80012b6:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;
#elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80012b8:	4b07      	ldr	r3, [pc, #28]	; (80012d8 <SystemInit+0x64>)
 80012ba:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80012be:	609a      	str	r2, [r3, #8]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
 80012c0:	4b05      	ldr	r3, [pc, #20]	; (80012d8 <SystemInit+0x64>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	62da      	str	r2, [r3, #44]	; 0x2c
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 80012c6:	f000 f80d 	bl	80012e4 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80012ca:	4b05      	ldr	r3, [pc, #20]	; (80012e0 <SystemInit+0x6c>)
 80012cc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80012d0:	609a      	str	r2, [r3, #8]
#endif 
}
 80012d2:	bf00      	nop
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	40021000 	.word	0x40021000
 80012dc:	f8ff0000 	.word	0xf8ff0000
 80012e0:	e000ed00 	.word	0xe000ed00

080012e4 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
#ifdef SYSCLK_FREQ_HSE
  SetSysClockToHSE();
#elif defined SYSCLK_FREQ_24MHz
  SetSysClockTo24();
 80012e8:	f000 f802 	bl	80012f0 <SetSysClockTo24>
  SetSysClockTo72();
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 80012ec:	bf00      	nop
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <SetSysClockTo24>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo24(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b083      	sub	sp, #12
 80012f4:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80012f6:	2300      	movs	r3, #0
 80012f8:	607b      	str	r3, [r7, #4]
 80012fa:	2300      	movs	r3, #0
 80012fc:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80012fe:	4a30      	ldr	r2, [pc, #192]	; (80013c0 <SetSysClockTo24+0xd0>)
 8001300:	4b2f      	ldr	r3, [pc, #188]	; (80013c0 <SetSysClockTo24+0xd0>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001308:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800130a:	4b2d      	ldr	r3, [pc, #180]	; (80013c0 <SetSysClockTo24+0xd0>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001312:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	3301      	adds	r3, #1
 8001318:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d103      	bne.n	8001328 <SetSysClockTo24+0x38>
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001326:	d1f0      	bne.n	800130a <SetSysClockTo24+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001328:	4b25      	ldr	r3, [pc, #148]	; (80013c0 <SetSysClockTo24+0xd0>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001330:	2b00      	cmp	r3, #0
 8001332:	d002      	beq.n	800133a <SetSysClockTo24+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001334:	2301      	movs	r3, #1
 8001336:	603b      	str	r3, [r7, #0]
 8001338:	e001      	b.n	800133e <SetSysClockTo24+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800133a:	2300      	movs	r3, #0
 800133c:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	2b01      	cmp	r3, #1
 8001342:	d137      	bne.n	80013b4 <SetSysClockTo24+0xc4>
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;    
#endif
 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8001344:	4a1e      	ldr	r2, [pc, #120]	; (80013c0 <SetSysClockTo24+0xd0>)
 8001346:	4b1e      	ldr	r3, [pc, #120]	; (80013c0 <SetSysClockTo24+0xd0>)
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 800134c:	4a1c      	ldr	r2, [pc, #112]	; (80013c0 <SetSysClockTo24+0xd0>)
 800134e:	4b1c      	ldr	r3, [pc, #112]	; (80013c0 <SetSysClockTo24+0xd0>)
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 8001354:	4a1a      	ldr	r2, [pc, #104]	; (80013c0 <SetSysClockTo24+0xd0>)
 8001356:	4b1a      	ldr	r3, [pc, #104]	; (80013c0 <SetSysClockTo24+0xd0>)
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	6053      	str	r3, [r2, #4]
    while((RCC->CR & RCC_CR_PLL2RDY) == 0)
    {
    }   
#elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
    /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 800135c:	4a18      	ldr	r2, [pc, #96]	; (80013c0 <SetSysClockTo24+0xd0>)
 800135e:	4b18      	ldr	r3, [pc, #96]	; (80013c0 <SetSysClockTo24+0xd0>)
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8001366:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1_Div2 | RCC_CFGR_PLLMULL6);
 8001368:	4a15      	ldr	r2, [pc, #84]	; (80013c0 <SetSysClockTo24+0xd0>)
 800136a:	4b15      	ldr	r3, [pc, #84]	; (80013c0 <SetSysClockTo24+0xd0>)
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	f443 1398 	orr.w	r3, r3, #1245184	; 0x130000
 8001372:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL6);
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001374:	4a12      	ldr	r2, [pc, #72]	; (80013c0 <SetSysClockTo24+0xd0>)
 8001376:	4b12      	ldr	r3, [pc, #72]	; (80013c0 <SetSysClockTo24+0xd0>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800137e:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001380:	bf00      	nop
 8001382:	4b0f      	ldr	r3, [pc, #60]	; (80013c0 <SetSysClockTo24+0xd0>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d0f9      	beq.n	8001382 <SetSysClockTo24+0x92>
    {
    }

    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800138e:	4a0c      	ldr	r2, [pc, #48]	; (80013c0 <SetSysClockTo24+0xd0>)
 8001390:	4b0b      	ldr	r3, [pc, #44]	; (80013c0 <SetSysClockTo24+0xd0>)
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	f023 0303 	bic.w	r3, r3, #3
 8001398:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 800139a:	4a09      	ldr	r2, [pc, #36]	; (80013c0 <SetSysClockTo24+0xd0>)
 800139c:	4b08      	ldr	r3, [pc, #32]	; (80013c0 <SetSysClockTo24+0xd0>)
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	f043 0302 	orr.w	r3, r3, #2
 80013a4:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 80013a6:	bf00      	nop
 80013a8:	4b05      	ldr	r3, [pc, #20]	; (80013c0 <SetSysClockTo24+0xd0>)
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f003 030c 	and.w	r3, r3, #12
 80013b0:	2b08      	cmp	r3, #8
 80013b2:	d1f9      	bne.n	80013a8 <SetSysClockTo24+0xb8>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  } 
}
 80013b4:	bf00      	nop
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bc80      	pop	{r7}
 80013bc:	4770      	bx	lr
 80013be:	bf00      	nop
 80013c0:	40021000 	.word	0x40021000

080013c4 <NMI_Handler>:
/**
 * @brief  This function handles NMI exception.
 * @param  None
 * @retval None
 */
void NMI_Handler(void) {
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
}
 80013c8:	bf00      	nop
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bc80      	pop	{r7}
 80013ce:	4770      	bx	lr

080013d0 <HardFault_Handler>:
/**
 * @brief  This function handles Hard Fault exception.
 * @param  None
 * @retval None
 */
void HardFault_Handler(void) {
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Hard Fault exception occurs */
	while (1) {
	}
 80013d4:	e7fe      	b.n	80013d4 <HardFault_Handler+0x4>
 80013d6:	bf00      	nop

080013d8 <MemManage_Handler>:
/**
 * @brief  This function handles Memory Manage exception.
 * @param  None
 * @retval None
 */
void MemManage_Handler(void) {
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Memory Manage exception occurs */
	while (1) {
	}
 80013dc:	e7fe      	b.n	80013dc <MemManage_Handler+0x4>
 80013de:	bf00      	nop

080013e0 <BusFault_Handler>:
/**
 * @brief  This function handles Bus Fault exception.
 * @param  None
 * @retval None
 */
void BusFault_Handler(void) {
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Bus Fault exception occurs */
	while (1) {
	}
 80013e4:	e7fe      	b.n	80013e4 <BusFault_Handler+0x4>
 80013e6:	bf00      	nop

080013e8 <UsageFault_Handler>:
/**
 * @brief  This function handles Usage Fault exception.
 * @param  None
 * @retval None
 */
void UsageFault_Handler(void) {
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Usage Fault exception occurs */
	while (1) {
	}
 80013ec:	e7fe      	b.n	80013ec <UsageFault_Handler+0x4>
 80013ee:	bf00      	nop

080013f0 <SVC_Handler>:
/**
 * @brief  This function handles SVCall exception.
 * @param  None
 * @retval None
 */
void SVC_Handler(void) {
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
}
 80013f4:	bf00      	nop
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bc80      	pop	{r7}
 80013fa:	4770      	bx	lr

080013fc <DebugMon_Handler>:
/**
 * @brief  This function handles Debug Monitor exception.
 * @param  None
 * @retval None
 */
void DebugMon_Handler(void) {
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
}
 8001400:	bf00      	nop
 8001402:	46bd      	mov	sp, r7
 8001404:	bc80      	pop	{r7}
 8001406:	4770      	bx	lr

08001408 <PendSV_Handler>:
/**
 * @brief  This function handles PendSVC exception.
 * @param  None
 * @retval None
 */
void PendSV_Handler(void) {
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
}
 800140c:	bf00      	nop
 800140e:	46bd      	mov	sp, r7
 8001410:	bc80      	pop	{r7}
 8001412:	4770      	bx	lr

08001414 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler() {
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
	if (EXTI_GetITStatus(EXTI_Line0)) {
 8001418:	2001      	movs	r0, #1
 800141a:	f002 fae9 	bl	80039f0 <EXTI_GetITStatus>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d019      	beq.n	8001458 <EXTI0_IRQHandler+0x44>
		if (GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_0) == 0) { ///< jesli przycisk jest przycisniety
 8001424:	2101      	movs	r1, #1
 8001426:	480d      	ldr	r0, [pc, #52]	; (800145c <EXTI0_IRQHandler+0x48>)
 8001428:	f002 f9c8 	bl	80037bc <GPIO_ReadInputDataBit>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d10f      	bne.n	8001452 <EXTI0_IRQHandler+0x3e>
			GPIO_ResetBits(GPIOC, GPIO_Pin_9);
 8001432:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001436:	480a      	ldr	r0, [pc, #40]	; (8001460 <EXTI0_IRQHandler+0x4c>)
 8001438:	f002 fa02 	bl	8003840 <GPIO_ResetBits>
			calka = calka / 2;
 800143c:	4b09      	ldr	r3, [pc, #36]	; (8001464 <EXTI0_IRQHandler+0x50>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff fce7 	bl	8000e18 <__aeabi_fdiv>
 800144a:	4603      	mov	r3, r0
 800144c:	461a      	mov	r2, r3
 800144e:	4b05      	ldr	r3, [pc, #20]	; (8001464 <EXTI0_IRQHandler+0x50>)
 8001450:	601a      	str	r2, [r3, #0]
		}

		EXTI_ClearITPendingBit(EXTI_Line0);
 8001452:	2001      	movs	r0, #1
 8001454:	f002 faf0 	bl	8003a38 <EXTI_ClearITPendingBit>
	}
}
 8001458:	bf00      	nop
 800145a:	bd80      	pop	{r7, pc}
 800145c:	40010800 	.word	0x40010800
 8001460:	40011000 	.word	0x40011000
 8001464:	20000034 	.word	0x20000034

08001468 <SysTick_Handler>:
 * @brief  This function handles SysTick Handler.
 * @param  None
 * @retval None
 */

void SysTick_Handler(void) {
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
}
 800146c:	bf00      	nop
 800146e:	46bd      	mov	sp, r7
 8001470:	bc80      	pop	{r7}
 8001472:	4770      	bx	lr
 8001474:	0000      	movs	r0, r0
	...

08001478 <TIM2_IRQHandler>:
/************************************************
 * Glowna petla programu- pomiar oraz decyzja o mocy podawanej na ogniwo
 ***********************************************/
void TIM2_IRQHandler(void) {
 8001478:	b5b0      	push	{r4, r5, r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
// Sprawdzenie przerwania
	if (TIM_GetITStatus(TIM2, TIM_IT_Update) == SET) {
 800147e:	2101      	movs	r1, #1
 8001480:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001484:	f001 ff8a 	bl	800339c <TIM_GetITStatus>
 8001488:	4603      	mov	r3, r0
 800148a:	2b01      	cmp	r3, #1
 800148c:	d117      	bne.n	80014be <TIM2_IRQHandler+0x46>
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 800148e:	2101      	movs	r1, #1
 8001490:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001494:	f001 ffac 	bl	80033f0 <TIM_ClearITPendingBit>
/// Wyswietlanie dzialania timera
/// PIN C8
		if (GPIO_ReadOutputDataBit(GPIOC, GPIO_Pin_8))
 8001498:	f44f 7180 	mov.w	r1, #256	; 0x100
 800149c:	4886      	ldr	r0, [pc, #536]	; (80016b8 <TIM2_IRQHandler+0x240>)
 800149e:	f002 f9a7 	bl	80037f0 <GPIO_ReadOutputDataBit>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d005      	beq.n	80014b4 <TIM2_IRQHandler+0x3c>
			GPIO_ResetBits(GPIOC, GPIO_Pin_8);
 80014a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014ac:	4882      	ldr	r0, [pc, #520]	; (80016b8 <TIM2_IRQHandler+0x240>)
 80014ae:	f002 f9c7 	bl	8003840 <GPIO_ResetBits>
 80014b2:	e004      	b.n	80014be <TIM2_IRQHandler+0x46>
		else
			GPIO_SetBits(GPIOC, GPIO_Pin_8);
 80014b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014b8:	487f      	ldr	r0, [pc, #508]	; (80016b8 <TIM2_IRQHandler+0x240>)
 80014ba:	f002 f9b3 	bl	8003824 <GPIO_SetBits>
	}
/// Pomiar temperatury
	ADC1Val = ADC_GetConversionValue(ADC1) * 0.805;
 80014be:	487f      	ldr	r0, [pc, #508]	; (80016bc <TIM2_IRQHandler+0x244>)
 80014c0:	f002 fc88 	bl	8003dd4 <ADC_GetConversionValue>
 80014c4:	4603      	mov	r3, r0
 80014c6:	4618      	mov	r0, r3
 80014c8:	f7fe fff4 	bl	80004b4 <__aeabi_i2d>
 80014cc:	a378      	add	r3, pc, #480	; (adr r3, 80016b0 <TIM2_IRQHandler+0x238>)
 80014ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014d2:	f7ff f855 	bl	8000580 <__aeabi_dmul>
 80014d6:	4603      	mov	r3, r0
 80014d8:	460c      	mov	r4, r1
 80014da:	4618      	mov	r0, r3
 80014dc:	4621      	mov	r1, r4
 80014de:	f7ff fa61 	bl	80009a4 <__aeabi_d2iz>
 80014e2:	4602      	mov	r2, r0
 80014e4:	4b76      	ldr	r3, [pc, #472]	; (80016c0 <TIM2_IRQHandler+0x248>)
 80014e6:	601a      	str	r2, [r3, #0]
	wartosc_akt = ADC1Val;
 80014e8:	4b75      	ldr	r3, [pc, #468]	; (80016c0 <TIM2_IRQHandler+0x248>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a75      	ldr	r2, [pc, #468]	; (80016c4 <TIM2_IRQHandler+0x24c>)
 80014ee:	6013      	str	r3, [r2, #0]

///Usrednianie wartosci wyswietlanej
	dosredniej[licznik] = ADC1Val;
 80014f0:	4b75      	ldr	r3, [pc, #468]	; (80016c8 <TIM2_IRQHandler+0x250>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a72      	ldr	r2, [pc, #456]	; (80016c0 <TIM2_IRQHandler+0x248>)
 80014f6:	6812      	ldr	r2, [r2, #0]
 80014f8:	4974      	ldr	r1, [pc, #464]	; (80016cc <TIM2_IRQHandler+0x254>)
 80014fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	licznik++;
 80014fe:	4b72      	ldr	r3, [pc, #456]	; (80016c8 <TIM2_IRQHandler+0x250>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	3301      	adds	r3, #1
 8001504:	4a70      	ldr	r2, [pc, #448]	; (80016c8 <TIM2_IRQHandler+0x250>)
 8001506:	6013      	str	r3, [r2, #0]
	if (licznik >= 10)
 8001508:	4b6f      	ldr	r3, [pc, #444]	; (80016c8 <TIM2_IRQHandler+0x250>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	2b09      	cmp	r3, #9
 800150e:	f340 8189 	ble.w	8001824 <TIM2_IRQHandler+0x3ac>
		/// Co 10 zebranych pomiarow nastepuje usrednianie
			{
		licznik = 0;
 8001512:	4b6d      	ldr	r3, [pc, #436]	; (80016c8 <TIM2_IRQHandler+0x250>)
 8001514:	2200      	movs	r2, #0
 8001516:	601a      	str	r2, [r3, #0]
		for (int r = 0; r < 9; r++) {
 8001518:	2300      	movs	r3, #0
 800151a:	607b      	str	r3, [r7, #4]
 800151c:	e00b      	b.n	8001536 <TIM2_IRQHandler+0xbe>
			ADC1Val = ADC1Val + dosredniej[r];
 800151e:	4a6b      	ldr	r2, [pc, #428]	; (80016cc <TIM2_IRQHandler+0x254>)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001526:	4b66      	ldr	r3, [pc, #408]	; (80016c0 <TIM2_IRQHandler+0x248>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4413      	add	r3, r2
 800152c:	4a64      	ldr	r2, [pc, #400]	; (80016c0 <TIM2_IRQHandler+0x248>)
 800152e:	6013      	str	r3, [r2, #0]
	licznik++;
	if (licznik >= 10)
		/// Co 10 zebranych pomiarow nastepuje usrednianie
			{
		licznik = 0;
		for (int r = 0; r < 9; r++) {
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	3301      	adds	r3, #1
 8001534:	607b      	str	r3, [r7, #4]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2b08      	cmp	r3, #8
 800153a:	ddf0      	ble.n	800151e <TIM2_IRQHandler+0xa6>
			ADC1Val = ADC1Val + dosredniej[r];
		}
		ADC1Val = ADC1Val / 10;
 800153c:	4b60      	ldr	r3, [pc, #384]	; (80016c0 <TIM2_IRQHandler+0x248>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a63      	ldr	r2, [pc, #396]	; (80016d0 <TIM2_IRQHandler+0x258>)
 8001542:	fb82 1203 	smull	r1, r2, r2, r3
 8001546:	1092      	asrs	r2, r2, #2
 8001548:	17db      	asrs	r3, r3, #31
 800154a:	1ad3      	subs	r3, r2, r3
 800154c:	4a5c      	ldr	r2, [pc, #368]	; (80016c0 <TIM2_IRQHandler+0x248>)
 800154e:	6013      	str	r3, [r2, #0]

		zmienna = ADC1Val;
 8001550:	4b5b      	ldr	r3, [pc, #364]	; (80016c0 <TIM2_IRQHandler+0x248>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a5f      	ldr	r2, [pc, #380]	; (80016d4 <TIM2_IRQHandler+0x25c>)
 8001556:	6013      	str	r3, [r2, #0]

		if (ADC1Val < 2108) ///temperatury ujemne
 8001558:	4b59      	ldr	r3, [pc, #356]	; (80016c0 <TIM2_IRQHandler+0x248>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f640 023b 	movw	r2, #2107	; 0x83b
 8001560:	4293      	cmp	r3, r2
 8001562:	dc48      	bgt.n	80015f6 <TIM2_IRQHandler+0x17e>
				{
			/// obliczanie temperatury aktualnej
			ADC1Val = 2108 - ADC1Val;
 8001564:	4b56      	ldr	r3, [pc, #344]	; (80016c0 <TIM2_IRQHandler+0x248>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f5c3 6303 	rsb	r3, r3, #2096	; 0x830
 800156c:	330c      	adds	r3, #12
 800156e:	4a54      	ldr	r2, [pc, #336]	; (80016c0 <TIM2_IRQHandler+0x248>)
 8001570:	6013      	str	r3, [r2, #0]
			tempmV = ADC1Val;
 8001572:	4b53      	ldr	r3, [pc, #332]	; (80016c0 <TIM2_IRQHandler+0x248>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4a58      	ldr	r2, [pc, #352]	; (80016d8 <TIM2_IRQHandler+0x260>)
 8001578:	6013      	str	r3, [r2, #0]
			temp1 = ADC1Val * 100 / 1700;
 800157a:	4b51      	ldr	r3, [pc, #324]	; (80016c0 <TIM2_IRQHandler+0x248>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	2264      	movs	r2, #100	; 0x64
 8001580:	fb02 f303 	mul.w	r3, r2, r3
 8001584:	4a55      	ldr	r2, [pc, #340]	; (80016dc <TIM2_IRQHandler+0x264>)
 8001586:	fb82 1203 	smull	r1, r2, r2, r3
 800158a:	11d2      	asrs	r2, r2, #7
 800158c:	17db      	asrs	r3, r3, #31
 800158e:	1ad3      	subs	r3, r2, r3
 8001590:	4a53      	ldr	r2, [pc, #332]	; (80016e0 <TIM2_IRQHandler+0x268>)
 8001592:	6013      	str	r3, [r2, #0]
			a = ADC1Val * 10000 / 1700;
 8001594:	4b4a      	ldr	r3, [pc, #296]	; (80016c0 <TIM2_IRQHandler+0x248>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f242 7210 	movw	r2, #10000	; 0x2710
 800159c:	fb02 f303 	mul.w	r3, r2, r3
 80015a0:	4a4e      	ldr	r2, [pc, #312]	; (80016dc <TIM2_IRQHandler+0x264>)
 80015a2:	fb82 1203 	smull	r1, r2, r2, r3
 80015a6:	11d2      	asrs	r2, r2, #7
 80015a8:	17db      	asrs	r3, r3, #31
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	4a4d      	ldr	r2, [pc, #308]	; (80016e4 <TIM2_IRQHandler+0x26c>)
 80015ae:	6013      	str	r3, [r2, #0]
			temp2 = a - (100 * temp1);
 80015b0:	4b4b      	ldr	r3, [pc, #300]	; (80016e0 <TIM2_IRQHandler+0x268>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f06f 0263 	mvn.w	r2, #99	; 0x63
 80015b8:	fb02 f203 	mul.w	r2, r2, r3
 80015bc:	4b49      	ldr	r3, [pc, #292]	; (80016e4 <TIM2_IRQHandler+0x26c>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4413      	add	r3, r2
 80015c2:	4a49      	ldr	r2, [pc, #292]	; (80016e8 <TIM2_IRQHandler+0x270>)
 80015c4:	6013      	str	r3, [r2, #0]
			if (temp1 > 9) ///formatowanie wyswietlania
 80015c6:	4b46      	ldr	r3, [pc, #280]	; (80016e0 <TIM2_IRQHandler+0x268>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	2b09      	cmp	r3, #9
 80015cc:	dd09      	ble.n	80015e2 <TIM2_IRQHandler+0x16a>
				sprintf(wynik, "Akt. Temp. -%d,%d", temp1, (uint16_t) temp2); ///wyswietlanie temperatury aktualnej
 80015ce:	4b44      	ldr	r3, [pc, #272]	; (80016e0 <TIM2_IRQHandler+0x268>)
 80015d0:	681a      	ldr	r2, [r3, #0]
 80015d2:	4b45      	ldr	r3, [pc, #276]	; (80016e8 <TIM2_IRQHandler+0x270>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	b29b      	uxth	r3, r3
 80015d8:	4944      	ldr	r1, [pc, #272]	; (80016ec <TIM2_IRQHandler+0x274>)
 80015da:	4845      	ldr	r0, [pc, #276]	; (80016f0 <TIM2_IRQHandler+0x278>)
 80015dc:	f7ff fe34 	bl	8001248 <siprintf>
 80015e0:	e09a      	b.n	8001718 <TIM2_IRQHandler+0x2a0>
			else
				sprintf(wynik, "Akt. Temp.  -%d,%d", temp1, (uint16_t) temp2); ///wyswietlanie temperatury aktualnej
 80015e2:	4b3f      	ldr	r3, [pc, #252]	; (80016e0 <TIM2_IRQHandler+0x268>)
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	4b40      	ldr	r3, [pc, #256]	; (80016e8 <TIM2_IRQHandler+0x270>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	b29b      	uxth	r3, r3
 80015ec:	4941      	ldr	r1, [pc, #260]	; (80016f4 <TIM2_IRQHandler+0x27c>)
 80015ee:	4840      	ldr	r0, [pc, #256]	; (80016f0 <TIM2_IRQHandler+0x278>)
 80015f0:	f7ff fe2a 	bl	8001248 <siprintf>
 80015f4:	e090      	b.n	8001718 <TIM2_IRQHandler+0x2a0>
		} else { ///jesli temperatura >0
				 ///obliczanie temperatury aktualnej
			ADC1Val = ADC1Val - 2108;
 80015f6:	4b32      	ldr	r3, [pc, #200]	; (80016c0 <TIM2_IRQHandler+0x248>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f6a3 033c 	subw	r3, r3, #2108	; 0x83c
 80015fe:	4a30      	ldr	r2, [pc, #192]	; (80016c0 <TIM2_IRQHandler+0x248>)
 8001600:	6013      	str	r3, [r2, #0]
			tempmV = ADC1Val;
 8001602:	4b2f      	ldr	r3, [pc, #188]	; (80016c0 <TIM2_IRQHandler+0x248>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a34      	ldr	r2, [pc, #208]	; (80016d8 <TIM2_IRQHandler+0x260>)
 8001608:	6013      	str	r3, [r2, #0]
			temp1 = ADC1Val * 100 / 1700;
 800160a:	4b2d      	ldr	r3, [pc, #180]	; (80016c0 <TIM2_IRQHandler+0x248>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	2264      	movs	r2, #100	; 0x64
 8001610:	fb02 f303 	mul.w	r3, r2, r3
 8001614:	4a31      	ldr	r2, [pc, #196]	; (80016dc <TIM2_IRQHandler+0x264>)
 8001616:	fb82 1203 	smull	r1, r2, r2, r3
 800161a:	11d2      	asrs	r2, r2, #7
 800161c:	17db      	asrs	r3, r3, #31
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	4a2f      	ldr	r2, [pc, #188]	; (80016e0 <TIM2_IRQHandler+0x268>)
 8001622:	6013      	str	r3, [r2, #0]
			a = ADC1Val * 10000 / 1700;
 8001624:	4b26      	ldr	r3, [pc, #152]	; (80016c0 <TIM2_IRQHandler+0x248>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f242 7210 	movw	r2, #10000	; 0x2710
 800162c:	fb02 f303 	mul.w	r3, r2, r3
 8001630:	4a2a      	ldr	r2, [pc, #168]	; (80016dc <TIM2_IRQHandler+0x264>)
 8001632:	fb82 1203 	smull	r1, r2, r2, r3
 8001636:	11d2      	asrs	r2, r2, #7
 8001638:	17db      	asrs	r3, r3, #31
 800163a:	1ad3      	subs	r3, r2, r3
 800163c:	4a29      	ldr	r2, [pc, #164]	; (80016e4 <TIM2_IRQHandler+0x26c>)
 800163e:	6013      	str	r3, [r2, #0]
			temp2 = a - (100 * temp1);
 8001640:	4b27      	ldr	r3, [pc, #156]	; (80016e0 <TIM2_IRQHandler+0x268>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8001648:	fb02 f203 	mul.w	r2, r2, r3
 800164c:	4b25      	ldr	r3, [pc, #148]	; (80016e4 <TIM2_IRQHandler+0x26c>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4413      	add	r3, r2
 8001652:	4a25      	ldr	r2, [pc, #148]	; (80016e8 <TIM2_IRQHandler+0x270>)
 8001654:	6013      	str	r3, [r2, #0]
			if (temp1 > 9) {	  			///formatowanie wyswietlania
 8001656:	4b22      	ldr	r3, [pc, #136]	; (80016e0 <TIM2_IRQHandler+0x268>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	2b09      	cmp	r3, #9
 800165c:	dd19      	ble.n	8001692 <TIM2_IRQHandler+0x21a>
				if (temp2 > 10)
 800165e:	4b22      	ldr	r3, [pc, #136]	; (80016e8 <TIM2_IRQHandler+0x270>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	2b0a      	cmp	r3, #10
 8001664:	dd0a      	ble.n	800167c <TIM2_IRQHandler+0x204>
					sprintf(wynik, "Akt. Temp.  %d,%d", (uint16_t) temp1,
 8001666:	4b1e      	ldr	r3, [pc, #120]	; (80016e0 <TIM2_IRQHandler+0x268>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	b29a      	uxth	r2, r3
 800166c:	4b1e      	ldr	r3, [pc, #120]	; (80016e8 <TIM2_IRQHandler+0x270>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	b29b      	uxth	r3, r3
 8001672:	4921      	ldr	r1, [pc, #132]	; (80016f8 <TIM2_IRQHandler+0x280>)
 8001674:	481e      	ldr	r0, [pc, #120]	; (80016f0 <TIM2_IRQHandler+0x278>)
 8001676:	f7ff fde7 	bl	8001248 <siprintf>
 800167a:	e04d      	b.n	8001718 <TIM2_IRQHandler+0x2a0>
							(uint16_t) temp2);///wyswietlanie temperatury aktualnej
				else
					sprintf(wynik, "Akt. Temp.  %d,0%d", (uint16_t) temp1,
 800167c:	4b18      	ldr	r3, [pc, #96]	; (80016e0 <TIM2_IRQHandler+0x268>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	b29a      	uxth	r2, r3
 8001682:	4b19      	ldr	r3, [pc, #100]	; (80016e8 <TIM2_IRQHandler+0x270>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	b29b      	uxth	r3, r3
 8001688:	491c      	ldr	r1, [pc, #112]	; (80016fc <TIM2_IRQHandler+0x284>)
 800168a:	4819      	ldr	r0, [pc, #100]	; (80016f0 <TIM2_IRQHandler+0x278>)
 800168c:	f7ff fddc 	bl	8001248 <siprintf>
 8001690:	e042      	b.n	8001718 <TIM2_IRQHandler+0x2a0>
							(uint16_t) temp2);///wyswietlanie temperatury aktualnej
			} else {
				if (temp2 > 10)
 8001692:	4b15      	ldr	r3, [pc, #84]	; (80016e8 <TIM2_IRQHandler+0x270>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	2b0a      	cmp	r3, #10
 8001698:	dd34      	ble.n	8001704 <TIM2_IRQHandler+0x28c>
					sprintf(wynik, "Akt. Temp.   %d,%d", (uint16_t) temp1,
 800169a:	4b11      	ldr	r3, [pc, #68]	; (80016e0 <TIM2_IRQHandler+0x268>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	b29a      	uxth	r2, r3
 80016a0:	4b11      	ldr	r3, [pc, #68]	; (80016e8 <TIM2_IRQHandler+0x270>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	b29b      	uxth	r3, r3
 80016a6:	4916      	ldr	r1, [pc, #88]	; (8001700 <TIM2_IRQHandler+0x288>)
 80016a8:	4811      	ldr	r0, [pc, #68]	; (80016f0 <TIM2_IRQHandler+0x278>)
 80016aa:	f7ff fdcd 	bl	8001248 <siprintf>
 80016ae:	e033      	b.n	8001718 <TIM2_IRQHandler+0x2a0>
 80016b0:	5c28f5c3 	.word	0x5c28f5c3
 80016b4:	3fe9c28f 	.word	0x3fe9c28f
 80016b8:	40011000 	.word	0x40011000
 80016bc:	40012400 	.word	0x40012400
 80016c0:	2000003c 	.word	0x2000003c
 80016c4:	20000068 	.word	0x20000068
 80016c8:	20000048 	.word	0x20000048
 80016cc:	20000098 	.word	0x20000098
 80016d0:	66666667 	.word	0x66666667
 80016d4:	20000070 	.word	0x20000070
 80016d8:	20000088 	.word	0x20000088
 80016dc:	134679ad 	.word	0x134679ad
 80016e0:	20000058 	.word	0x20000058
 80016e4:	20000094 	.word	0x20000094
 80016e8:	2000005c 	.word	0x2000005c
 80016ec:	08003f38 	.word	0x08003f38
 80016f0:	2000007c 	.word	0x2000007c
 80016f4:	08003f4c 	.word	0x08003f4c
 80016f8:	08003f60 	.word	0x08003f60
 80016fc:	08003f74 	.word	0x08003f74
 8001700:	08003f88 	.word	0x08003f88
							(uint16_t) temp2);///wyswietlanie temperatury aktualnej
				else
					sprintf(wynik, "Akt. Temp.   %d,0%d", (uint16_t) temp1,
 8001704:	4ba2      	ldr	r3, [pc, #648]	; (8001990 <TIM2_IRQHandler+0x518>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	b29a      	uxth	r2, r3
 800170a:	4ba2      	ldr	r3, [pc, #648]	; (8001994 <TIM2_IRQHandler+0x51c>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	b29b      	uxth	r3, r3
 8001710:	49a1      	ldr	r1, [pc, #644]	; (8001998 <TIM2_IRQHandler+0x520>)
 8001712:	48a2      	ldr	r0, [pc, #648]	; (800199c <TIM2_IRQHandler+0x524>)
 8001714:	f7ff fd98 	bl	8001248 <siprintf>
							(uint16_t) temp2);///wyswietlanie temperatury aktualnej
			}
		}
		///Wysylanie danych do LCD
		LCD_Clear();
 8001718:	f000 ff9c 	bl	8002654 <LCD_Clear>
		LCD_GoTo(0, 0);
 800171c:	2100      	movs	r1, #0
 800171e:	2000      	movs	r0, #0
 8001720:	f000 ffa0 	bl	8002664 <LCD_GoTo>
		LCD_SendText(wynik);
 8001724:	489d      	ldr	r0, [pc, #628]	; (800199c <TIM2_IRQHandler+0x524>)
 8001726:	f000 ff7f 	bl	8002628 <LCD_SendText>
		send_string(wynik);
 800172a:	489c      	ldr	r0, [pc, #624]	; (800199c <TIM2_IRQHandler+0x524>)
 800172c:	f001 f844 	bl	80027b8 <send_string>
		send_string("\r\n");
 8001730:	489b      	ldr	r0, [pc, #620]	; (80019a0 <TIM2_IRQHandler+0x528>)
 8001732:	f001 f841 	bl	80027b8 <send_string>
		///obliczanie i temperatury ustawionej
		LCD_GoTo(1, 0);
 8001736:	2100      	movs	r1, #0
 8001738:	2001      	movs	r0, #1
 800173a:	f000 ff93 	bl	8002664 <LCD_GoTo>
		LCD_SendText("Ust. Temp. ");
 800173e:	4899      	ldr	r0, [pc, #612]	; (80019a4 <TIM2_IRQHandler+0x52c>)
 8001740:	f000 ff72 	bl	8002628 <LCD_SendText>
		LCD_GoTo(1, 12);
 8001744:	210c      	movs	r1, #12
 8001746:	2001      	movs	r0, #1
 8001748:	f000 ff8c 	bl	8002664 <LCD_GoTo>
		if (ustaw >= 0) {
 800174c:	4b96      	ldr	r3, [pc, #600]	; (80019a8 <TIM2_IRQHandler+0x530>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	2b00      	cmp	r3, #0
 8001752:	db33      	blt.n	80017bc <TIM2_IRQHandler+0x344>
			ustaw1 = ustaw / 10;
 8001754:	4b94      	ldr	r3, [pc, #592]	; (80019a8 <TIM2_IRQHandler+0x530>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a94      	ldr	r2, [pc, #592]	; (80019ac <TIM2_IRQHandler+0x534>)
 800175a:	fb82 1203 	smull	r1, r2, r2, r3
 800175e:	1092      	asrs	r2, r2, #2
 8001760:	17db      	asrs	r3, r3, #31
 8001762:	1ad3      	subs	r3, r2, r3
 8001764:	4a92      	ldr	r2, [pc, #584]	; (80019b0 <TIM2_IRQHandler+0x538>)
 8001766:	6013      	str	r3, [r2, #0]
			ustaw2 = ustaw % 10;
 8001768:	4b8f      	ldr	r3, [pc, #572]	; (80019a8 <TIM2_IRQHandler+0x530>)
 800176a:	6819      	ldr	r1, [r3, #0]
 800176c:	4b8f      	ldr	r3, [pc, #572]	; (80019ac <TIM2_IRQHandler+0x534>)
 800176e:	fb83 2301 	smull	r2, r3, r3, r1
 8001772:	109a      	asrs	r2, r3, #2
 8001774:	17cb      	asrs	r3, r1, #31
 8001776:	1ad2      	subs	r2, r2, r3
 8001778:	4613      	mov	r3, r2
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	4413      	add	r3, r2
 800177e:	005b      	lsls	r3, r3, #1
 8001780:	1aca      	subs	r2, r1, r3
 8001782:	4b8c      	ldr	r3, [pc, #560]	; (80019b4 <TIM2_IRQHandler+0x53c>)
 8001784:	601a      	str	r2, [r3, #0]
			if (ustaw1 > 9)
 8001786:	4b8a      	ldr	r3, [pc, #552]	; (80019b0 <TIM2_IRQHandler+0x538>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	2b09      	cmp	r3, #9
 800178c:	dd09      	ble.n	80017a2 <TIM2_IRQHandler+0x32a>
				sprintf(wynik2, "%d,%d", ustaw1, (uint16_t) ustaw2);///wyswietlanie temperatury ustawionej
 800178e:	4b88      	ldr	r3, [pc, #544]	; (80019b0 <TIM2_IRQHandler+0x538>)
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	4b88      	ldr	r3, [pc, #544]	; (80019b4 <TIM2_IRQHandler+0x53c>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	b29b      	uxth	r3, r3
 8001798:	4987      	ldr	r1, [pc, #540]	; (80019b8 <TIM2_IRQHandler+0x540>)
 800179a:	4888      	ldr	r0, [pc, #544]	; (80019bc <TIM2_IRQHandler+0x544>)
 800179c:	f7ff fd54 	bl	8001248 <siprintf>
 80017a0:	e008      	b.n	80017b4 <TIM2_IRQHandler+0x33c>
			else
				sprintf(wynik2, " %d,%d", ustaw1, (uint16_t) ustaw2);///wyswietlanie temperatury ustawionej
 80017a2:	4b83      	ldr	r3, [pc, #524]	; (80019b0 <TIM2_IRQHandler+0x538>)
 80017a4:	681a      	ldr	r2, [r3, #0]
 80017a6:	4b83      	ldr	r3, [pc, #524]	; (80019b4 <TIM2_IRQHandler+0x53c>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	b29b      	uxth	r3, r3
 80017ac:	4984      	ldr	r1, [pc, #528]	; (80019c0 <TIM2_IRQHandler+0x548>)
 80017ae:	4883      	ldr	r0, [pc, #524]	; (80019bc <TIM2_IRQHandler+0x544>)
 80017b0:	f7ff fd4a 	bl	8001248 <siprintf>
			LCD_SendText((uint8_t*) wynik2);
 80017b4:	4881      	ldr	r0, [pc, #516]	; (80019bc <TIM2_IRQHandler+0x544>)
 80017b6:	f000 ff37 	bl	8002628 <LCD_SendText>
 80017ba:	e033      	b.n	8001824 <TIM2_IRQHandler+0x3ac>
		} else {
			///obliczanie i temperatury ustawionej
			ustaw1 = abs(ustaw) / 10;
 80017bc:	4b7a      	ldr	r3, [pc, #488]	; (80019a8 <TIM2_IRQHandler+0x530>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	bfb8      	it	lt
 80017c4:	425b      	neglt	r3, r3
 80017c6:	4a79      	ldr	r2, [pc, #484]	; (80019ac <TIM2_IRQHandler+0x534>)
 80017c8:	fb82 1203 	smull	r1, r2, r2, r3
 80017cc:	1092      	asrs	r2, r2, #2
 80017ce:	17db      	asrs	r3, r3, #31
 80017d0:	1ad3      	subs	r3, r2, r3
 80017d2:	4a77      	ldr	r2, [pc, #476]	; (80019b0 <TIM2_IRQHandler+0x538>)
 80017d4:	6013      	str	r3, [r2, #0]
			ustaw2 = abs(ustaw) % 10;
 80017d6:	4b74      	ldr	r3, [pc, #464]	; (80019a8 <TIM2_IRQHandler+0x530>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 80017de:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 80017e2:	4b72      	ldr	r3, [pc, #456]	; (80019ac <TIM2_IRQHandler+0x534>)
 80017e4:	fb83 2301 	smull	r2, r3, r3, r1
 80017e8:	109a      	asrs	r2, r3, #2
 80017ea:	17cb      	asrs	r3, r1, #31
 80017ec:	1ad2      	subs	r2, r2, r3
 80017ee:	4613      	mov	r3, r2
 80017f0:	009b      	lsls	r3, r3, #2
 80017f2:	4413      	add	r3, r2
 80017f4:	005b      	lsls	r3, r3, #1
 80017f6:	1aca      	subs	r2, r1, r3
 80017f8:	4b6e      	ldr	r3, [pc, #440]	; (80019b4 <TIM2_IRQHandler+0x53c>)
 80017fa:	601a      	str	r2, [r3, #0]
			if (ustaw1 >= 10)
 80017fc:	4b6c      	ldr	r3, [pc, #432]	; (80019b0 <TIM2_IRQHandler+0x538>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	2b09      	cmp	r3, #9
 8001802:	dd03      	ble.n	800180c <TIM2_IRQHandler+0x394>
				LCD_GoTo(1, 11);
 8001804:	210b      	movs	r1, #11
 8001806:	2001      	movs	r0, #1
 8001808:	f000 ff2c 	bl	8002664 <LCD_GoTo>
			sprintf(wynik2, "-%d,%d", ustaw1, (uint16_t) ustaw2);//wyswietlanie temperatury ustawionej
 800180c:	4b68      	ldr	r3, [pc, #416]	; (80019b0 <TIM2_IRQHandler+0x538>)
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	4b68      	ldr	r3, [pc, #416]	; (80019b4 <TIM2_IRQHandler+0x53c>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	b29b      	uxth	r3, r3
 8001816:	496b      	ldr	r1, [pc, #428]	; (80019c4 <TIM2_IRQHandler+0x54c>)
 8001818:	4868      	ldr	r0, [pc, #416]	; (80019bc <TIM2_IRQHandler+0x544>)
 800181a:	f7ff fd15 	bl	8001248 <siprintf>
			LCD_SendText((uint8_t*) wynik2);
 800181e:	4867      	ldr	r0, [pc, #412]	; (80019bc <TIM2_IRQHandler+0x544>)
 8001820:	f000 ff02 	bl	8002628 <LCD_SendText>
		}

	}
	///Obliczanie temp ustawionej
	if (ustaw > 0) {	  			///jezeli temperatura dodatnia
 8001824:	4b60      	ldr	r3, [pc, #384]	; (80019a8 <TIM2_IRQHandler+0x530>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	2b00      	cmp	r3, #0
 800182a:	dd38      	ble.n	800189e <TIM2_IRQHandler+0x426>
		wartosc_ust = ustaw * 1.7;
 800182c:	4b5e      	ldr	r3, [pc, #376]	; (80019a8 <TIM2_IRQHandler+0x530>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4618      	mov	r0, r3
 8001832:	f7fe fe3f 	bl	80004b4 <__aeabi_i2d>
 8001836:	a352      	add	r3, pc, #328	; (adr r3, 8001980 <TIM2_IRQHandler+0x508>)
 8001838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800183c:	f7fe fea0 	bl	8000580 <__aeabi_dmul>
 8001840:	4603      	mov	r3, r0
 8001842:	460c      	mov	r4, r1
 8001844:	4618      	mov	r0, r3
 8001846:	4621      	mov	r1, r4
 8001848:	f7ff f8ac 	bl	80009a4 <__aeabi_d2iz>
 800184c:	4602      	mov	r2, r0
 800184e:	4b5e      	ldr	r3, [pc, #376]	; (80019c8 <TIM2_IRQHandler+0x550>)
 8001850:	601a      	str	r2, [r3, #0]
		///Ustawienie histerezy nastaw
		if (ustaw > 250) {
 8001852:	4b55      	ldr	r3, [pc, #340]	; (80019a8 <TIM2_IRQHandler+0x530>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	2bfa      	cmp	r3, #250	; 0xfa
 8001858:	dd05      	ble.n	8001866 <TIM2_IRQHandler+0x3ee>
			wartosc_ust = wartosc_ust + 5;
 800185a:	4b5b      	ldr	r3, [pc, #364]	; (80019c8 <TIM2_IRQHandler+0x550>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	3305      	adds	r3, #5
 8001860:	4a59      	ldr	r2, [pc, #356]	; (80019c8 <TIM2_IRQHandler+0x550>)
 8001862:	6013      	str	r3, [r2, #0]
 8001864:	e004      	b.n	8001870 <TIM2_IRQHandler+0x3f8>
		} else {
			wartosc_ust = wartosc_ust - 5;
 8001866:	4b58      	ldr	r3, [pc, #352]	; (80019c8 <TIM2_IRQHandler+0x550>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	3b05      	subs	r3, #5
 800186c:	4a56      	ldr	r2, [pc, #344]	; (80019c8 <TIM2_IRQHandler+0x550>)
 800186e:	6013      	str	r3, [r2, #0]
		}
		if (ustaw < 0)
 8001870:	4b4d      	ldr	r3, [pc, #308]	; (80019a8 <TIM2_IRQHandler+0x530>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	2b00      	cmp	r3, #0
 8001876:	da04      	bge.n	8001882 <TIM2_IRQHandler+0x40a>
			wartosc_ust = wartosc_ust - 5;
 8001878:	4b53      	ldr	r3, [pc, #332]	; (80019c8 <TIM2_IRQHandler+0x550>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	3b05      	subs	r3, #5
 800187e:	4a52      	ldr	r2, [pc, #328]	; (80019c8 <TIM2_IRQHandler+0x550>)
 8001880:	6013      	str	r3, [r2, #0]

		wartosc_ust = wartosc_ust + 2108;
 8001882:	4b51      	ldr	r3, [pc, #324]	; (80019c8 <TIM2_IRQHandler+0x550>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f603 033c 	addw	r3, r3, #2108	; 0x83c
 800188a:	4a4f      	ldr	r2, [pc, #316]	; (80019c8 <TIM2_IRQHandler+0x550>)
 800188c:	6013      	str	r3, [r2, #0]
		odl = wartosc_ust - wartosc_akt;
 800188e:	4b4e      	ldr	r3, [pc, #312]	; (80019c8 <TIM2_IRQHandler+0x550>)
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	4b4e      	ldr	r3, [pc, #312]	; (80019cc <TIM2_IRQHandler+0x554>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	1ad3      	subs	r3, r2, r3
 8001898:	4a4d      	ldr	r2, [pc, #308]	; (80019d0 <TIM2_IRQHandler+0x558>)
 800189a:	6013      	str	r3, [r2, #0]
 800189c:	e023      	b.n	80018e6 <TIM2_IRQHandler+0x46e>

	} else {///jesli temperatura ujemna
		wartosc_ust = (abs(ustaw) * 1.700);
 800189e:	4b42      	ldr	r3, [pc, #264]	; (80019a8 <TIM2_IRQHandler+0x530>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	bfb8      	it	lt
 80018a6:	425b      	neglt	r3, r3
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7fe fe03 	bl	80004b4 <__aeabi_i2d>
 80018ae:	a334      	add	r3, pc, #208	; (adr r3, 8001980 <TIM2_IRQHandler+0x508>)
 80018b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018b4:	f7fe fe64 	bl	8000580 <__aeabi_dmul>
 80018b8:	4603      	mov	r3, r0
 80018ba:	460c      	mov	r4, r1
 80018bc:	4618      	mov	r0, r3
 80018be:	4621      	mov	r1, r4
 80018c0:	f7ff f870 	bl	80009a4 <__aeabi_d2iz>
 80018c4:	4602      	mov	r2, r0
 80018c6:	4b40      	ldr	r3, [pc, #256]	; (80019c8 <TIM2_IRQHandler+0x550>)
 80018c8:	601a      	str	r2, [r3, #0]
		wartosc_ust = 2108 - wartosc_ust;
 80018ca:	4b3f      	ldr	r3, [pc, #252]	; (80019c8 <TIM2_IRQHandler+0x550>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f5c3 6303 	rsb	r3, r3, #2096	; 0x830
 80018d2:	330c      	adds	r3, #12
 80018d4:	4a3c      	ldr	r2, [pc, #240]	; (80019c8 <TIM2_IRQHandler+0x550>)
 80018d6:	6013      	str	r3, [r2, #0]
		odl = wartosc_ust - wartosc_akt;
 80018d8:	4b3b      	ldr	r3, [pc, #236]	; (80019c8 <TIM2_IRQHandler+0x550>)
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	4b3b      	ldr	r3, [pc, #236]	; (80019cc <TIM2_IRQHandler+0x554>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	4a3b      	ldr	r2, [pc, #236]	; (80019d0 <TIM2_IRQHandler+0x558>)
 80018e4:	6013      	str	r3, [r2, #0]
	}
	///Przelaczanie peltiera grzanie/chlodzenie
	if (wartosc_ust < wartosc_akt) {
 80018e6:	4b38      	ldr	r3, [pc, #224]	; (80019c8 <TIM2_IRQHandler+0x550>)
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	4b38      	ldr	r3, [pc, #224]	; (80019cc <TIM2_IRQHandler+0x554>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	429a      	cmp	r2, r3
 80018f0:	da04      	bge.n	80018fc <TIM2_IRQHandler+0x484>
		GPIO_SetBits(GPIOC, GPIO_Pin_7);
 80018f2:	2180      	movs	r1, #128	; 0x80
 80018f4:	4837      	ldr	r0, [pc, #220]	; (80019d4 <TIM2_IRQHandler+0x55c>)
 80018f6:	f001 ff95 	bl	8003824 <GPIO_SetBits>
 80018fa:	e003      	b.n	8001904 <TIM2_IRQHandler+0x48c>
	} else {
		GPIO_ResetBits(GPIOC, GPIO_Pin_7);
 80018fc:	2180      	movs	r1, #128	; 0x80
 80018fe:	4835      	ldr	r0, [pc, #212]	; (80019d4 <TIM2_IRQHandler+0x55c>)
 8001900:	f001 ff9e 	bl	8003840 <GPIO_ResetBits>
	}
///Obliczanie mocy dostarczanej do ogniwa

	if (abs(odl) > 70) {	  		///jezeli duza odleglosc do celu, pelna moc
 8001904:	4b32      	ldr	r3, [pc, #200]	; (80019d0 <TIM2_IRQHandler+0x558>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	2b00      	cmp	r3, #0
 800190a:	bfb8      	it	lt
 800190c:	425b      	neglt	r3, r3
 800190e:	2b46      	cmp	r3, #70	; 0x46
 8001910:	dd0d      	ble.n	800192e <TIM2_IRQHandler+0x4b6>
		speed = 7000;
 8001912:	4b31      	ldr	r3, [pc, #196]	; (80019d8 <TIM2_IRQHandler+0x560>)
 8001914:	f641 3258 	movw	r2, #7000	; 0x1b58
 8001918:	601a      	str	r2, [r3, #0]
		if (ustaw < 100)
 800191a:	4b23      	ldr	r3, [pc, #140]	; (80019a8 <TIM2_IRQHandler+0x530>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	2b63      	cmp	r3, #99	; 0x63
 8001920:	f300 81f3 	bgt.w	8001d0a <TIM2_IRQHandler+0x892>
			speed = 10000;
 8001924:	4b2c      	ldr	r3, [pc, #176]	; (80019d8 <TIM2_IRQHandler+0x560>)
 8001926:	f242 7210 	movw	r2, #10000	; 0x2710
 800192a:	601a      	str	r2, [r3, #0]
 800192c:	e1ed      	b.n	8001d0a <TIM2_IRQHandler+0x892>
	} else {	  			///jezeli blisko celu, wyrwnuj stala calkowa
		if (abs(odl < 10)) {
 800192e:	4b28      	ldr	r3, [pc, #160]	; (80019d0 <TIM2_IRQHandler+0x558>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	2b09      	cmp	r3, #9
 8001934:	dc7d      	bgt.n	8001a32 <TIM2_IRQHandler+0x5ba>
			if (ustaw < 25) {
 8001936:	4b1c      	ldr	r3, [pc, #112]	; (80019a8 <TIM2_IRQHandler+0x530>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	2b18      	cmp	r3, #24
 800193c:	dc50      	bgt.n	80019e0 <TIM2_IRQHandler+0x568>
				calka = calka + odl * 0.01;
 800193e:	4b27      	ldr	r3, [pc, #156]	; (80019dc <TIM2_IRQHandler+0x564>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4618      	mov	r0, r3
 8001944:	f7fe fdc8 	bl	80004d8 <__aeabi_f2d>
 8001948:	4604      	mov	r4, r0
 800194a:	460d      	mov	r5, r1
 800194c:	4b20      	ldr	r3, [pc, #128]	; (80019d0 <TIM2_IRQHandler+0x558>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4618      	mov	r0, r3
 8001952:	f7fe fdaf 	bl	80004b4 <__aeabi_i2d>
 8001956:	a30c      	add	r3, pc, #48	; (adr r3, 8001988 <TIM2_IRQHandler+0x510>)
 8001958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800195c:	f7fe fe10 	bl	8000580 <__aeabi_dmul>
 8001960:	4602      	mov	r2, r0
 8001962:	460b      	mov	r3, r1
 8001964:	4620      	mov	r0, r4
 8001966:	4629      	mov	r1, r5
 8001968:	f7fe fc58 	bl	800021c <__adddf3>
 800196c:	4603      	mov	r3, r0
 800196e:	460c      	mov	r4, r1
 8001970:	4618      	mov	r0, r3
 8001972:	4621      	mov	r1, r4
 8001974:	f7ff f83e 	bl	80009f4 <__aeabi_d2f>
 8001978:	4602      	mov	r2, r0
 800197a:	4b18      	ldr	r3, [pc, #96]	; (80019dc <TIM2_IRQHandler+0x564>)
 800197c:	601a      	str	r2, [r3, #0]
 800197e:	e058      	b.n	8001a32 <TIM2_IRQHandler+0x5ba>
 8001980:	33333333 	.word	0x33333333
 8001984:	3ffb3333 	.word	0x3ffb3333
 8001988:	47ae147b 	.word	0x47ae147b
 800198c:	3f847ae1 	.word	0x3f847ae1
 8001990:	20000058 	.word	0x20000058
 8001994:	2000005c 	.word	0x2000005c
 8001998:	08003f9c 	.word	0x08003f9c
 800199c:	2000007c 	.word	0x2000007c
 80019a0:	08003fb0 	.word	0x08003fb0
 80019a4:	08003fb4 	.word	0x08003fb4
 80019a8:	20000000 	.word	0x20000000
 80019ac:	66666667 	.word	0x66666667
 80019b0:	20000060 	.word	0x20000060
 80019b4:	20000064 	.word	0x20000064
 80019b8:	08003fc0 	.word	0x08003fc0
 80019bc:	2000008c 	.word	0x2000008c
 80019c0:	08003fc8 	.word	0x08003fc8
 80019c4:	08003fd0 	.word	0x08003fd0
 80019c8:	2000006c 	.word	0x2000006c
 80019cc:	20000068 	.word	0x20000068
 80019d0:	2000004c 	.word	0x2000004c
 80019d4:	40011000 	.word	0x40011000
 80019d8:	20000054 	.word	0x20000054
 80019dc:	20000034 	.word	0x20000034
			} else {
				if (abs(odl) < 7) {
 80019e0:	4b93      	ldr	r3, [pc, #588]	; (8001c30 <TIM2_IRQHandler+0x7b8>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f113 0f06 	cmn.w	r3, #6
 80019e8:	db23      	blt.n	8001a32 <TIM2_IRQHandler+0x5ba>
 80019ea:	4b91      	ldr	r3, [pc, #580]	; (8001c30 <TIM2_IRQHandler+0x7b8>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	2b06      	cmp	r3, #6
 80019f0:	dc1f      	bgt.n	8001a32 <TIM2_IRQHandler+0x5ba>
					calka = calka - odl * 0.01;
 80019f2:	4b90      	ldr	r3, [pc, #576]	; (8001c34 <TIM2_IRQHandler+0x7bc>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4618      	mov	r0, r3
 80019f8:	f7fe fd6e 	bl	80004d8 <__aeabi_f2d>
 80019fc:	4604      	mov	r4, r0
 80019fe:	460d      	mov	r5, r1
 8001a00:	4b8b      	ldr	r3, [pc, #556]	; (8001c30 <TIM2_IRQHandler+0x7b8>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4618      	mov	r0, r3
 8001a06:	f7fe fd55 	bl	80004b4 <__aeabi_i2d>
 8001a0a:	a387      	add	r3, pc, #540	; (adr r3, 8001c28 <TIM2_IRQHandler+0x7b0>)
 8001a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a10:	f7fe fdb6 	bl	8000580 <__aeabi_dmul>
 8001a14:	4602      	mov	r2, r0
 8001a16:	460b      	mov	r3, r1
 8001a18:	4620      	mov	r0, r4
 8001a1a:	4629      	mov	r1, r5
 8001a1c:	f7fe fbfc 	bl	8000218 <__aeabi_dsub>
 8001a20:	4603      	mov	r3, r0
 8001a22:	460c      	mov	r4, r1
 8001a24:	4618      	mov	r0, r3
 8001a26:	4621      	mov	r1, r4
 8001a28:	f7fe ffe4 	bl	80009f4 <__aeabi_d2f>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	4b81      	ldr	r3, [pc, #516]	; (8001c34 <TIM2_IRQHandler+0x7bc>)
 8001a30:	601a      	str	r2, [r3, #0]
				}
			}
		}

/// obliczanie wspolczynnikow PID
		calka = calka + odl * 0.01;
 8001a32:	4b80      	ldr	r3, [pc, #512]	; (8001c34 <TIM2_IRQHandler+0x7bc>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4618      	mov	r0, r3
 8001a38:	f7fe fd4e 	bl	80004d8 <__aeabi_f2d>
 8001a3c:	4604      	mov	r4, r0
 8001a3e:	460d      	mov	r5, r1
 8001a40:	4b7b      	ldr	r3, [pc, #492]	; (8001c30 <TIM2_IRQHandler+0x7b8>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7fe fd35 	bl	80004b4 <__aeabi_i2d>
 8001a4a:	a377      	add	r3, pc, #476	; (adr r3, 8001c28 <TIM2_IRQHandler+0x7b0>)
 8001a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a50:	f7fe fd96 	bl	8000580 <__aeabi_dmul>
 8001a54:	4602      	mov	r2, r0
 8001a56:	460b      	mov	r3, r1
 8001a58:	4620      	mov	r0, r4
 8001a5a:	4629      	mov	r1, r5
 8001a5c:	f7fe fbde 	bl	800021c <__adddf3>
 8001a60:	4603      	mov	r3, r0
 8001a62:	460c      	mov	r4, r1
 8001a64:	4618      	mov	r0, r3
 8001a66:	4621      	mov	r1, r4
 8001a68:	f7fe ffc4 	bl	80009f4 <__aeabi_d2f>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	4b71      	ldr	r3, [pc, #452]	; (8001c34 <TIM2_IRQHandler+0x7bc>)
 8001a70:	601a      	str	r2, [r3, #0]
		if (calka > 10000)
 8001a72:	4b70      	ldr	r3, [pc, #448]	; (8001c34 <TIM2_IRQHandler+0x7bc>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4970      	ldr	r1, [pc, #448]	; (8001c38 <TIM2_IRQHandler+0x7c0>)
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff fad5 	bl	8001028 <__aeabi_fcmpgt>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d002      	beq.n	8001a8a <TIM2_IRQHandler+0x612>
			calka = 10000;
 8001a84:	4b6b      	ldr	r3, [pc, #428]	; (8001c34 <TIM2_IRQHandler+0x7bc>)
 8001a86:	4a6c      	ldr	r2, [pc, #432]	; (8001c38 <TIM2_IRQHandler+0x7c0>)
 8001a88:	601a      	str	r2, [r3, #0]
		rozniczka = (odl - odl1) * 10;
 8001a8a:	4b69      	ldr	r3, [pc, #420]	; (8001c30 <TIM2_IRQHandler+0x7b8>)
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	4b6b      	ldr	r3, [pc, #428]	; (8001c3c <TIM2_IRQHandler+0x7c4>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	1ad2      	subs	r2, r2, r3
 8001a94:	4613      	mov	r3, r2
 8001a96:	009b      	lsls	r3, r3, #2
 8001a98:	4413      	add	r3, r2
 8001a9a:	005b      	lsls	r3, r3, #1
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f7ff f8b3 	bl	8000c08 <__aeabi_i2f>
 8001aa2:	4602      	mov	r2, r0
 8001aa4:	4b66      	ldr	r3, [pc, #408]	; (8001c40 <TIM2_IRQHandler+0x7c8>)
 8001aa6:	601a      	str	r2, [r3, #0]
		odl1 = odl;
 8001aa8:	4b61      	ldr	r3, [pc, #388]	; (8001c30 <TIM2_IRQHandler+0x7b8>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a63      	ldr	r2, [pc, #396]	; (8001c3c <TIM2_IRQHandler+0x7c4>)
 8001aae:	6013      	str	r3, [r2, #0]

		if (ustaw > 500) {
 8001ab0:	4b64      	ldr	r3, [pc, #400]	; (8001c44 <TIM2_IRQHandler+0x7cc>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001ab8:	dd2a      	ble.n	8001b10 <TIM2_IRQHandler+0x698>
			speed = 85 * odl + 3 * calka + 20 * rozniczka; /// dla temp>50
 8001aba:	4b5d      	ldr	r3, [pc, #372]	; (8001c30 <TIM2_IRQHandler+0x7b8>)
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	4613      	mov	r3, r2
 8001ac0:	009b      	lsls	r3, r3, #2
 8001ac2:	4413      	add	r3, r2
 8001ac4:	011a      	lsls	r2, r3, #4
 8001ac6:	4413      	add	r3, r2
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff f89d 	bl	8000c08 <__aeabi_i2f>
 8001ace:	4604      	mov	r4, r0
 8001ad0:	4b58      	ldr	r3, [pc, #352]	; (8001c34 <TIM2_IRQHandler+0x7bc>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	495c      	ldr	r1, [pc, #368]	; (8001c48 <TIM2_IRQHandler+0x7d0>)
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f7ff f8ea 	bl	8000cb0 <__aeabi_fmul>
 8001adc:	4603      	mov	r3, r0
 8001ade:	4619      	mov	r1, r3
 8001ae0:	4620      	mov	r0, r4
 8001ae2:	f7fe ffdd 	bl	8000aa0 <__addsf3>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	461c      	mov	r4, r3
 8001aea:	4b55      	ldr	r3, [pc, #340]	; (8001c40 <TIM2_IRQHandler+0x7c8>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4957      	ldr	r1, [pc, #348]	; (8001c4c <TIM2_IRQHandler+0x7d4>)
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7ff f8dd 	bl	8000cb0 <__aeabi_fmul>
 8001af6:	4603      	mov	r3, r0
 8001af8:	4619      	mov	r1, r3
 8001afa:	4620      	mov	r0, r4
 8001afc:	f7fe ffd0 	bl	8000aa0 <__addsf3>
 8001b00:	4603      	mov	r3, r0
 8001b02:	4618      	mov	r0, r3
 8001b04:	f7ff fa9a 	bl	800103c <__aeabi_f2iz>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	4b51      	ldr	r3, [pc, #324]	; (8001c50 <TIM2_IRQHandler+0x7d8>)
 8001b0c:	601a      	str	r2, [r3, #0]
 8001b0e:	e0fc      	b.n	8001d0a <TIM2_IRQHandler+0x892>
		} else {
			if (ustaw >= 250) {
 8001b10:	4b4c      	ldr	r3, [pc, #304]	; (8001c44 <TIM2_IRQHandler+0x7cc>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	2bf9      	cmp	r3, #249	; 0xf9
 8001b16:	dd2a      	ble.n	8001b6e <TIM2_IRQHandler+0x6f6>
				speed = 85 * odl + 3 * calka + 20 * rozniczka; /// dla 50>temp>25
 8001b18:	4b45      	ldr	r3, [pc, #276]	; (8001c30 <TIM2_IRQHandler+0x7b8>)
 8001b1a:	681a      	ldr	r2, [r3, #0]
 8001b1c:	4613      	mov	r3, r2
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	4413      	add	r3, r2
 8001b22:	011a      	lsls	r2, r3, #4
 8001b24:	4413      	add	r3, r2
 8001b26:	4618      	mov	r0, r3
 8001b28:	f7ff f86e 	bl	8000c08 <__aeabi_i2f>
 8001b2c:	4604      	mov	r4, r0
 8001b2e:	4b41      	ldr	r3, [pc, #260]	; (8001c34 <TIM2_IRQHandler+0x7bc>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4945      	ldr	r1, [pc, #276]	; (8001c48 <TIM2_IRQHandler+0x7d0>)
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7ff f8bb 	bl	8000cb0 <__aeabi_fmul>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	4620      	mov	r0, r4
 8001b40:	f7fe ffae 	bl	8000aa0 <__addsf3>
 8001b44:	4603      	mov	r3, r0
 8001b46:	461c      	mov	r4, r3
 8001b48:	4b3d      	ldr	r3, [pc, #244]	; (8001c40 <TIM2_IRQHandler+0x7c8>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	493f      	ldr	r1, [pc, #252]	; (8001c4c <TIM2_IRQHandler+0x7d4>)
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7ff f8ae 	bl	8000cb0 <__aeabi_fmul>
 8001b54:	4603      	mov	r3, r0
 8001b56:	4619      	mov	r1, r3
 8001b58:	4620      	mov	r0, r4
 8001b5a:	f7fe ffa1 	bl	8000aa0 <__addsf3>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	4618      	mov	r0, r3
 8001b62:	f7ff fa6b 	bl	800103c <__aeabi_f2iz>
 8001b66:	4602      	mov	r2, r0
 8001b68:	4b39      	ldr	r3, [pc, #228]	; (8001c50 <TIM2_IRQHandler+0x7d8>)
 8001b6a:	601a      	str	r2, [r3, #0]
 8001b6c:	e0cd      	b.n	8001d0a <TIM2_IRQHandler+0x892>
			} else {
				if (ustaw >= 150) {
 8001b6e:	4b35      	ldr	r3, [pc, #212]	; (8001c44 <TIM2_IRQHandler+0x7cc>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	2b95      	cmp	r3, #149	; 0x95
 8001b74:	dd29      	ble.n	8001bca <TIM2_IRQHandler+0x752>
					speed = 80 * odl + 2 * calka + 35 * rozniczka; /// dla 25>temp>15
 8001b76:	4b2e      	ldr	r3, [pc, #184]	; (8001c30 <TIM2_IRQHandler+0x7b8>)
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	4613      	mov	r3, r2
 8001b7c:	009b      	lsls	r3, r3, #2
 8001b7e:	4413      	add	r3, r2
 8001b80:	011b      	lsls	r3, r3, #4
 8001b82:	4618      	mov	r0, r3
 8001b84:	f7ff f840 	bl	8000c08 <__aeabi_i2f>
 8001b88:	4604      	mov	r4, r0
 8001b8a:	4b2a      	ldr	r3, [pc, #168]	; (8001c34 <TIM2_IRQHandler+0x7bc>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4619      	mov	r1, r3
 8001b90:	4618      	mov	r0, r3
 8001b92:	f7fe ff85 	bl	8000aa0 <__addsf3>
 8001b96:	4603      	mov	r3, r0
 8001b98:	4619      	mov	r1, r3
 8001b9a:	4620      	mov	r0, r4
 8001b9c:	f7fe ff80 	bl	8000aa0 <__addsf3>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	461c      	mov	r4, r3
 8001ba4:	4b26      	ldr	r3, [pc, #152]	; (8001c40 <TIM2_IRQHandler+0x7c8>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	492a      	ldr	r1, [pc, #168]	; (8001c54 <TIM2_IRQHandler+0x7dc>)
 8001baa:	4618      	mov	r0, r3
 8001bac:	f7ff f880 	bl	8000cb0 <__aeabi_fmul>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4620      	mov	r0, r4
 8001bb6:	f7fe ff73 	bl	8000aa0 <__addsf3>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7ff fa3d 	bl	800103c <__aeabi_f2iz>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	4b22      	ldr	r3, [pc, #136]	; (8001c50 <TIM2_IRQHandler+0x7d8>)
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	e09f      	b.n	8001d0a <TIM2_IRQHandler+0x892>
				} else {
					if (ustaw > 10) {
 8001bca:	4b1e      	ldr	r3, [pc, #120]	; (8001c44 <TIM2_IRQHandler+0x7cc>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	2b0a      	cmp	r3, #10
 8001bd0:	dd44      	ble.n	8001c5c <TIM2_IRQHandler+0x7e4>
						speed = 150 * odl + 3 * calka + 56 * rozniczka; /// dla 15>temp>10
 8001bd2:	4b17      	ldr	r3, [pc, #92]	; (8001c30 <TIM2_IRQHandler+0x7b8>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	2296      	movs	r2, #150	; 0x96
 8001bd8:	fb02 f303 	mul.w	r3, r2, r3
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7ff f813 	bl	8000c08 <__aeabi_i2f>
 8001be2:	4604      	mov	r4, r0
 8001be4:	4b13      	ldr	r3, [pc, #76]	; (8001c34 <TIM2_IRQHandler+0x7bc>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4917      	ldr	r1, [pc, #92]	; (8001c48 <TIM2_IRQHandler+0x7d0>)
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7ff f860 	bl	8000cb0 <__aeabi_fmul>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	4620      	mov	r0, r4
 8001bf6:	f7fe ff53 	bl	8000aa0 <__addsf3>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	461c      	mov	r4, r3
 8001bfe:	4b10      	ldr	r3, [pc, #64]	; (8001c40 <TIM2_IRQHandler+0x7c8>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4915      	ldr	r1, [pc, #84]	; (8001c58 <TIM2_IRQHandler+0x7e0>)
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7ff f853 	bl	8000cb0 <__aeabi_fmul>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4620      	mov	r0, r4
 8001c10:	f7fe ff46 	bl	8000aa0 <__addsf3>
 8001c14:	4603      	mov	r3, r0
 8001c16:	4618      	mov	r0, r3
 8001c18:	f7ff fa10 	bl	800103c <__aeabi_f2iz>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	4b0c      	ldr	r3, [pc, #48]	; (8001c50 <TIM2_IRQHandler+0x7d8>)
 8001c20:	601a      	str	r2, [r3, #0]
 8001c22:	e072      	b.n	8001d0a <TIM2_IRQHandler+0x892>
 8001c24:	f3af 8000 	nop.w
 8001c28:	47ae147b 	.word	0x47ae147b
 8001c2c:	3f847ae1 	.word	0x3f847ae1
 8001c30:	2000004c 	.word	0x2000004c
 8001c34:	20000034 	.word	0x20000034
 8001c38:	461c4000 	.word	0x461c4000
 8001c3c:	20000050 	.word	0x20000050
 8001c40:	20000038 	.word	0x20000038
 8001c44:	20000000 	.word	0x20000000
 8001c48:	40400000 	.word	0x40400000
 8001c4c:	41a00000 	.word	0x41a00000
 8001c50:	20000054 	.word	0x20000054
 8001c54:	420c0000 	.word	0x420c0000
 8001c58:	42600000 	.word	0x42600000
					} else {
						if (ustaw > 0) {
 8001c5c:	4b3c      	ldr	r3, [pc, #240]	; (8001d50 <TIM2_IRQHandler+0x8d8>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	dd29      	ble.n	8001cb8 <TIM2_IRQHandler+0x840>
							speed = 750 * odl + 10 * calka + 5 * rozniczka; /// dla 10>temp>0
 8001c64:	4b3b      	ldr	r3, [pc, #236]	; (8001d54 <TIM2_IRQHandler+0x8dc>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001c6c:	fb02 f303 	mul.w	r3, r2, r3
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7fe ffc9 	bl	8000c08 <__aeabi_i2f>
 8001c76:	4604      	mov	r4, r0
 8001c78:	4b37      	ldr	r3, [pc, #220]	; (8001d58 <TIM2_IRQHandler+0x8e0>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4937      	ldr	r1, [pc, #220]	; (8001d5c <TIM2_IRQHandler+0x8e4>)
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f7ff f816 	bl	8000cb0 <__aeabi_fmul>
 8001c84:	4603      	mov	r3, r0
 8001c86:	4619      	mov	r1, r3
 8001c88:	4620      	mov	r0, r4
 8001c8a:	f7fe ff09 	bl	8000aa0 <__addsf3>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	461c      	mov	r4, r3
 8001c92:	4b33      	ldr	r3, [pc, #204]	; (8001d60 <TIM2_IRQHandler+0x8e8>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4933      	ldr	r1, [pc, #204]	; (8001d64 <TIM2_IRQHandler+0x8ec>)
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f7ff f809 	bl	8000cb0 <__aeabi_fmul>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	4620      	mov	r0, r4
 8001ca4:	f7fe fefc 	bl	8000aa0 <__addsf3>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7ff f9c6 	bl	800103c <__aeabi_f2iz>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	4b2d      	ldr	r3, [pc, #180]	; (8001d68 <TIM2_IRQHandler+0x8f0>)
 8001cb4:	601a      	str	r2, [r3, #0]
 8001cb6:	e028      	b.n	8001d0a <TIM2_IRQHandler+0x892>
						} else {
							speed = 1050 * odl + 40 * calka + 5 * rozniczka; /// dla temp<0
 8001cb8:	4b26      	ldr	r3, [pc, #152]	; (8001d54 <TIM2_IRQHandler+0x8dc>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f240 421a 	movw	r2, #1050	; 0x41a
 8001cc0:	fb02 f303 	mul.w	r3, r2, r3
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f7fe ff9f 	bl	8000c08 <__aeabi_i2f>
 8001cca:	4604      	mov	r4, r0
 8001ccc:	4b22      	ldr	r3, [pc, #136]	; (8001d58 <TIM2_IRQHandler+0x8e0>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4926      	ldr	r1, [pc, #152]	; (8001d6c <TIM2_IRQHandler+0x8f4>)
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7fe ffec 	bl	8000cb0 <__aeabi_fmul>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4620      	mov	r0, r4
 8001cde:	f7fe fedf 	bl	8000aa0 <__addsf3>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	461c      	mov	r4, r3
 8001ce6:	4b1e      	ldr	r3, [pc, #120]	; (8001d60 <TIM2_IRQHandler+0x8e8>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	491e      	ldr	r1, [pc, #120]	; (8001d64 <TIM2_IRQHandler+0x8ec>)
 8001cec:	4618      	mov	r0, r3
 8001cee:	f7fe ffdf 	bl	8000cb0 <__aeabi_fmul>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	4620      	mov	r0, r4
 8001cf8:	f7fe fed2 	bl	8000aa0 <__addsf3>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f7ff f99c 	bl	800103c <__aeabi_f2iz>
 8001d04:	4602      	mov	r2, r0
 8001d06:	4b18      	ldr	r3, [pc, #96]	; (8001d68 <TIM2_IRQHandler+0x8f0>)
 8001d08:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
///podanie mocy na ogniwo
	speed = abs(speed);
 8001d0a:	4b17      	ldr	r3, [pc, #92]	; (8001d68 <TIM2_IRQHandler+0x8f0>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	bfb8      	it	lt
 8001d12:	425b      	neglt	r3, r3
 8001d14:	4a14      	ldr	r2, [pc, #80]	; (8001d68 <TIM2_IRQHandler+0x8f0>)
 8001d16:	6013      	str	r3, [r2, #0]
	if (speed < 0)
 8001d18:	4b13      	ldr	r3, [pc, #76]	; (8001d68 <TIM2_IRQHandler+0x8f0>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	da02      	bge.n	8001d26 <TIM2_IRQHandler+0x8ae>
		speed = 0;
 8001d20:	4b11      	ldr	r3, [pc, #68]	; (8001d68 <TIM2_IRQHandler+0x8f0>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	601a      	str	r2, [r3, #0]
	if (speed > 10000)
 8001d26:	4b10      	ldr	r3, [pc, #64]	; (8001d68 <TIM2_IRQHandler+0x8f0>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f242 7210 	movw	r2, #10000	; 0x2710
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	dd03      	ble.n	8001d3a <TIM2_IRQHandler+0x8c2>
		speed = 10000;
 8001d32:	4b0d      	ldr	r3, [pc, #52]	; (8001d68 <TIM2_IRQHandler+0x8f0>)
 8001d34:	f242 7210 	movw	r2, #10000	; 0x2710
 8001d38:	601a      	str	r2, [r3, #0]
	TIM_SetCompare1(TIM3, speed);
 8001d3a:	4b0b      	ldr	r3, [pc, #44]	; (8001d68 <TIM2_IRQHandler+0x8f0>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	b29b      	uxth	r3, r3
 8001d40:	4619      	mov	r1, r3
 8001d42:	480b      	ldr	r0, [pc, #44]	; (8001d70 <TIM2_IRQHandler+0x8f8>)
 8001d44:	f001 fb1c 	bl	8003380 <TIM_SetCompare1>

}
 8001d48:	bf00      	nop
 8001d4a:	3708      	adds	r7, #8
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bdb0      	pop	{r4, r5, r7, pc}
 8001d50:	20000000 	.word	0x20000000
 8001d54:	2000004c 	.word	0x2000004c
 8001d58:	20000034 	.word	0x20000034
 8001d5c:	41200000 	.word	0x41200000
 8001d60:	20000038 	.word	0x20000038
 8001d64:	40a00000 	.word	0x40a00000
 8001d68:	20000054 	.word	0x20000054
 8001d6c:	42200000 	.word	0x42200000
 8001d70:	40000400 	.word	0x40000400

08001d74 <USART1_IRQHandler>:
 * @brief  This function handles PPP interrupt request.
 * @param  None
 * @retval None
 */

void USART1_IRQHandler(void) {
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0

	if (USART_GetITStatus(USART1, USART_IT_RXNE)) {
 8001d7a:	f240 5125 	movw	r1, #1317	; 0x525
 8001d7e:	481b      	ldr	r0, [pc, #108]	; (8001dec <USART1_IRQHandler+0x78>)
 8001d80:	f001 f8c4 	bl	8002f0c <USART_GetITStatus>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d02b      	beq.n	8001de2 <USART1_IRQHandler+0x6e>
		char c = USART_ReceiveData(USART1); ///pobierz komunikat
 8001d8a:	4818      	ldr	r0, [pc, #96]	; (8001dec <USART1_IRQHandler+0x78>)
 8001d8c:	f001 f892 	bl	8002eb4 <USART_ReceiveData>
 8001d90:	4603      	mov	r3, r0
 8001d92:	71fb      	strb	r3, [r7, #7]
		switch (c) {
 8001d94:	79fb      	ldrb	r3, [r7, #7]
 8001d96:	2b63      	cmp	r3, #99	; 0x63
 8001d98:	d002      	beq.n	8001da0 <USART1_IRQHandler+0x2c>
 8001d9a:	2b7a      	cmp	r3, #122	; 0x7a
 8001d9c:	d00c      	beq.n	8001db8 <USART1_IRQHandler+0x44>
 8001d9e:	e017      	b.n	8001dd0 <USART1_IRQHandler+0x5c>
		case 'c':
			///odebrano c
			send_string("Odebrano komunikat c!\r\n");
 8001da0:	4813      	ldr	r0, [pc, #76]	; (8001df0 <USART1_IRQHandler+0x7c>)
 8001da2:	f000 fd09 	bl	80027b8 <send_string>
			send_string("Zwiekszyc temperature o 1 stopien!\r\n");
 8001da6:	4813      	ldr	r0, [pc, #76]	; (8001df4 <USART1_IRQHandler+0x80>)
 8001da8:	f000 fd06 	bl	80027b8 <send_string>
			ustaw = ustaw + 10;
 8001dac:	4b12      	ldr	r3, [pc, #72]	; (8001df8 <USART1_IRQHandler+0x84>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	330a      	adds	r3, #10
 8001db2:	4a11      	ldr	r2, [pc, #68]	; (8001df8 <USART1_IRQHandler+0x84>)
 8001db4:	6013      	str	r3, [r2, #0]
			break;
 8001db6:	e00f      	b.n	8001dd8 <USART1_IRQHandler+0x64>
		case 'z':
			///odebrano z
			send_string("Odebrano komunikat z!\r\n");
 8001db8:	4810      	ldr	r0, [pc, #64]	; (8001dfc <USART1_IRQHandler+0x88>)
 8001dba:	f000 fcfd 	bl	80027b8 <send_string>
			send_string("Zmniejszyc temperature o 1 stopien!\r\n");
 8001dbe:	4810      	ldr	r0, [pc, #64]	; (8001e00 <USART1_IRQHandler+0x8c>)
 8001dc0:	f000 fcfa 	bl	80027b8 <send_string>
			ustaw = ustaw - 10;
 8001dc4:	4b0c      	ldr	r3, [pc, #48]	; (8001df8 <USART1_IRQHandler+0x84>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	3b0a      	subs	r3, #10
 8001dca:	4a0b      	ldr	r2, [pc, #44]	; (8001df8 <USART1_IRQHandler+0x84>)
 8001dcc:	6013      	str	r3, [r2, #0]
			break;
 8001dce:	e003      	b.n	8001dd8 <USART1_IRQHandler+0x64>
		default:
			///odebrano blad
			send_string("Nieznany komunikat:(\r\n");
 8001dd0:	480c      	ldr	r0, [pc, #48]	; (8001e04 <USART1_IRQHandler+0x90>)
 8001dd2:	f000 fcf1 	bl	80027b8 <send_string>
			break;
 8001dd6:	bf00      	nop
		}
		USART_ClearITPendingBit(USART1, USART_IT_RXNE);
 8001dd8:	f240 5125 	movw	r1, #1317	; 0x525
 8001ddc:	4803      	ldr	r0, [pc, #12]	; (8001dec <USART1_IRQHandler+0x78>)
 8001dde:	f001 f8ef 	bl	8002fc0 <USART_ClearITPendingBit>
	}

}
 8001de2:	bf00      	nop
 8001de4:	3708      	adds	r7, #8
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	40013800 	.word	0x40013800
 8001df0:	08003fd8 	.word	0x08003fd8
 8001df4:	08003ff0 	.word	0x08003ff0
 8001df8:	20000000 	.word	0x20000000
 8001dfc:	08004018 	.word	0x08004018
 8001e00:	08004030 	.word	0x08004030
 8001e04:	08004058 	.word	0x08004058

08001e08 <EXTI1_IRQHandler>:

/************************************************
 * Przycisk zmniejszania temperatury ustawionej
 ***********************************************/
void EXTI1_IRQHandler() {
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
	if (EXTI_GetITStatus(EXTI_Line1)) {
 8001e0c:	2002      	movs	r0, #2
 8001e0e:	f001 fdef 	bl	80039f0 <EXTI_GetITStatus>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	f000 80d9 	beq.w	8001fcc <EXTI1_IRQHandler+0x1c4>
		if (GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_1) == 0) {
 8001e1a:	2102      	movs	r1, #2
 8001e1c:	486c      	ldr	r0, [pc, #432]	; (8001fd0 <EXTI1_IRQHandler+0x1c8>)
 8001e1e:	f001 fccd 	bl	80037bc <GPIO_ReadInputDataBit>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	f040 80ce 	bne.w	8001fc6 <EXTI1_IRQHandler+0x1be>
			/// jesli przycisk jest przycisniety
			///Ustawianie zmiennych i flag
			GPIO_SetBits(GPIOC, GPIO_Pin_9);
 8001e2a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e2e:	4869      	ldr	r0, [pc, #420]	; (8001fd4 <EXTI1_IRQHandler+0x1cc>)
 8001e30:	f001 fcf8 	bl	8003824 <GPIO_SetBits>
			ustpocz = ustaw;
 8001e34:	4b68      	ldr	r3, [pc, #416]	; (8001fd8 <EXTI1_IRQHandler+0x1d0>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a68      	ldr	r2, [pc, #416]	; (8001fdc <EXTI1_IRQHandler+0x1d4>)
 8001e3a:	6013      	str	r3, [r2, #0]
			flaga = 1;
 8001e3c:	4b68      	ldr	r3, [pc, #416]	; (8001fe0 <EXTI1_IRQHandler+0x1d8>)
 8001e3e:	2201      	movs	r2, #1
 8001e40:	601a      	str	r2, [r3, #0]
			ustaw--;
 8001e42:	4b65      	ldr	r3, [pc, #404]	; (8001fd8 <EXTI1_IRQHandler+0x1d0>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	3b01      	subs	r3, #1
 8001e48:	4a63      	ldr	r2, [pc, #396]	; (8001fd8 <EXTI1_IRQHandler+0x1d0>)
 8001e4a:	6013      	str	r3, [r2, #0]
			///Obsluga USART
						send_string("zmniejsz obroty!\r\n");
 8001e4c:	4865      	ldr	r0, [pc, #404]	; (8001fe4 <EXTI1_IRQHandler+0x1dc>)
 8001e4e:	f000 fcb3 	bl	80027b8 <send_string>
						send_string("Ustawiona temperatura to :");
 8001e52:	4865      	ldr	r0, [pc, #404]	; (8001fe8 <EXTI1_IRQHandler+0x1e0>)
 8001e54:	f000 fcb0 	bl	80027b8 <send_string>
						sprintf(wynikel, "%d", ustaw);
 8001e58:	4b5f      	ldr	r3, [pc, #380]	; (8001fd8 <EXTI1_IRQHandler+0x1d0>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	4963      	ldr	r1, [pc, #396]	; (8001fec <EXTI1_IRQHandler+0x1e4>)
 8001e60:	4863      	ldr	r0, [pc, #396]	; (8001ff0 <EXTI1_IRQHandler+0x1e8>)
 8001e62:	f7ff f9f1 	bl	8001248 <siprintf>
						send_string(wynikel);
 8001e66:	4862      	ldr	r0, [pc, #392]	; (8001ff0 <EXTI1_IRQHandler+0x1e8>)
 8001e68:	f000 fca6 	bl	80027b8 <send_string>
						send_string(" \r\n");
 8001e6c:	4861      	ldr	r0, [pc, #388]	; (8001ff4 <EXTI1_IRQHandler+0x1ec>)
 8001e6e:	f000 fca3 	bl	80027b8 <send_string>
						send_string("Gotowy!\r\n");
 8001e72:	4861      	ldr	r0, [pc, #388]	; (8001ff8 <EXTI1_IRQHandler+0x1f0>)
 8001e74:	f000 fca0 	bl	80027b8 <send_string>
			/// Decyzja czy przycisk jest wcisniety czy przyptrzymany
			for (czy = 0; czy < 400000; czy++)
 8001e78:	4b60      	ldr	r3, [pc, #384]	; (8001ffc <EXTI1_IRQHandler+0x1f4>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	601a      	str	r2, [r3, #0]
 8001e7e:	e004      	b.n	8001e8a <EXTI1_IRQHandler+0x82>
 8001e80:	4b5e      	ldr	r3, [pc, #376]	; (8001ffc <EXTI1_IRQHandler+0x1f4>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	3301      	adds	r3, #1
 8001e86:	4a5d      	ldr	r2, [pc, #372]	; (8001ffc <EXTI1_IRQHandler+0x1f4>)
 8001e88:	6013      	str	r3, [r2, #0]
 8001e8a:	4b5c      	ldr	r3, [pc, #368]	; (8001ffc <EXTI1_IRQHandler+0x1f4>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a5c      	ldr	r2, [pc, #368]	; (8002000 <EXTI1_IRQHandler+0x1f8>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	ddf5      	ble.n	8001e80 <EXTI1_IRQHandler+0x78>
				;
			while (GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_1) == 0) {
 8001e94:	e076      	b.n	8001f84 <EXTI1_IRQHandler+0x17c>
				///Jesli przytrzymany, zatrzymaj prace programu i plynnie reguluj temperature
				TIM_Cmd(TIM3, DISABLE);
 8001e96:	2100      	movs	r1, #0
 8001e98:	485a      	ldr	r0, [pc, #360]	; (8002004 <EXTI1_IRQHandler+0x1fc>)
 8001e9a:	f001 f9f1 	bl	8003280 <TIM_Cmd>
				ustaw = ustaw - 10;///<Wartosc kwantu zmiany
 8001e9e:	4b4e      	ldr	r3, [pc, #312]	; (8001fd8 <EXTI1_IRQHandler+0x1d0>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	3b0a      	subs	r3, #10
 8001ea4:	4a4c      	ldr	r2, [pc, #304]	; (8001fd8 <EXTI1_IRQHandler+0x1d0>)
 8001ea6:	6013      	str	r3, [r2, #0]
				/// Regulacja plynnosci
				for (czy = 0; czy < 241000; czy++)
 8001ea8:	4b54      	ldr	r3, [pc, #336]	; (8001ffc <EXTI1_IRQHandler+0x1f4>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	601a      	str	r2, [r3, #0]
 8001eae:	e004      	b.n	8001eba <EXTI1_IRQHandler+0xb2>
 8001eb0:	4b52      	ldr	r3, [pc, #328]	; (8001ffc <EXTI1_IRQHandler+0x1f4>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	3301      	adds	r3, #1
 8001eb6:	4a51      	ldr	r2, [pc, #324]	; (8001ffc <EXTI1_IRQHandler+0x1f4>)
 8001eb8:	6013      	str	r3, [r2, #0]
 8001eba:	4b50      	ldr	r3, [pc, #320]	; (8001ffc <EXTI1_IRQHandler+0x1f4>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a52      	ldr	r2, [pc, #328]	; (8002008 <EXTI1_IRQHandler+0x200>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	ddf5      	ble.n	8001eb0 <EXTI1_IRQHandler+0xa8>
					;
				///Wysylanie zmienianej temperatury ustawionej na LCD
				ustaw1 = ustaw / 10;
 8001ec4:	4b44      	ldr	r3, [pc, #272]	; (8001fd8 <EXTI1_IRQHandler+0x1d0>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a50      	ldr	r2, [pc, #320]	; (800200c <EXTI1_IRQHandler+0x204>)
 8001eca:	fb82 1203 	smull	r1, r2, r2, r3
 8001ece:	1092      	asrs	r2, r2, #2
 8001ed0:	17db      	asrs	r3, r3, #31
 8001ed2:	1ad3      	subs	r3, r2, r3
 8001ed4:	4a4e      	ldr	r2, [pc, #312]	; (8002010 <EXTI1_IRQHandler+0x208>)
 8001ed6:	6013      	str	r3, [r2, #0]
				ustaw2 = ustaw % 10;
 8001ed8:	4b3f      	ldr	r3, [pc, #252]	; (8001fd8 <EXTI1_IRQHandler+0x1d0>)
 8001eda:	6819      	ldr	r1, [r3, #0]
 8001edc:	4b4b      	ldr	r3, [pc, #300]	; (800200c <EXTI1_IRQHandler+0x204>)
 8001ede:	fb83 2301 	smull	r2, r3, r3, r1
 8001ee2:	109a      	asrs	r2, r3, #2
 8001ee4:	17cb      	asrs	r3, r1, #31
 8001ee6:	1ad2      	subs	r2, r2, r3
 8001ee8:	4613      	mov	r3, r2
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	4413      	add	r3, r2
 8001eee:	005b      	lsls	r3, r3, #1
 8001ef0:	1aca      	subs	r2, r1, r3
 8001ef2:	4b48      	ldr	r3, [pc, #288]	; (8002014 <EXTI1_IRQHandler+0x20c>)
 8001ef4:	601a      	str	r2, [r3, #0]
				if (ustaw < 0) { //temperatury ujemne
 8001ef6:	4b38      	ldr	r3, [pc, #224]	; (8001fd8 <EXTI1_IRQHandler+0x1d0>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	da20      	bge.n	8001f40 <EXTI1_IRQHandler+0x138>
					if (ustaw1 < -9) {
 8001efe:	4b44      	ldr	r3, [pc, #272]	; (8002010 <EXTI1_IRQHandler+0x208>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f113 0f09 	cmn.w	r3, #9
 8001f06:	da0d      	bge.n	8001f24 <EXTI1_IRQHandler+0x11c>
						LCD_GoTo(1, 10);
 8001f08:	210a      	movs	r1, #10
 8001f0a:	2001      	movs	r0, #1
 8001f0c:	f000 fbaa 	bl	8002664 <LCD_GoTo>
						sprintf(wynik2, " %d,%d", ustaw1, (uint16_t) ustaw2); //ustaw
 8001f10:	4b3f      	ldr	r3, [pc, #252]	; (8002010 <EXTI1_IRQHandler+0x208>)
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	4b3f      	ldr	r3, [pc, #252]	; (8002014 <EXTI1_IRQHandler+0x20c>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	b29b      	uxth	r3, r3
 8001f1a:	493f      	ldr	r1, [pc, #252]	; (8002018 <EXTI1_IRQHandler+0x210>)
 8001f1c:	483f      	ldr	r0, [pc, #252]	; (800201c <EXTI1_IRQHandler+0x214>)
 8001f1e:	f7ff f993 	bl	8001248 <siprintf>
 8001f22:	e02c      	b.n	8001f7e <EXTI1_IRQHandler+0x176>
					} else {
						LCD_GoTo(1, 10);
 8001f24:	210a      	movs	r1, #10
 8001f26:	2001      	movs	r0, #1
 8001f28:	f000 fb9c 	bl	8002664 <LCD_GoTo>
						sprintf(wynik2, "  %d,%d", ustaw1, (uint16_t) ustaw2); //ustaw
 8001f2c:	4b38      	ldr	r3, [pc, #224]	; (8002010 <EXTI1_IRQHandler+0x208>)
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	4b38      	ldr	r3, [pc, #224]	; (8002014 <EXTI1_IRQHandler+0x20c>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	b29b      	uxth	r3, r3
 8001f36:	493a      	ldr	r1, [pc, #232]	; (8002020 <EXTI1_IRQHandler+0x218>)
 8001f38:	4838      	ldr	r0, [pc, #224]	; (800201c <EXTI1_IRQHandler+0x214>)
 8001f3a:	f7ff f985 	bl	8001248 <siprintf>
 8001f3e:	e01e      	b.n	8001f7e <EXTI1_IRQHandler+0x176>
					}
				} else { //temperatury  dodatnie
					if (ustaw1 > 9) {
 8001f40:	4b33      	ldr	r3, [pc, #204]	; (8002010 <EXTI1_IRQHandler+0x208>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2b09      	cmp	r3, #9
 8001f46:	dd0d      	ble.n	8001f64 <EXTI1_IRQHandler+0x15c>
						LCD_GoTo(1, 10);
 8001f48:	210a      	movs	r1, #10
 8001f4a:	2001      	movs	r0, #1
 8001f4c:	f000 fb8a 	bl	8002664 <LCD_GoTo>
						sprintf(wynik2, "  %d,%d", ustaw1, (uint16_t) ustaw2); //ustaw
 8001f50:	4b2f      	ldr	r3, [pc, #188]	; (8002010 <EXTI1_IRQHandler+0x208>)
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	4b2f      	ldr	r3, [pc, #188]	; (8002014 <EXTI1_IRQHandler+0x20c>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	b29b      	uxth	r3, r3
 8001f5a:	4931      	ldr	r1, [pc, #196]	; (8002020 <EXTI1_IRQHandler+0x218>)
 8001f5c:	482f      	ldr	r0, [pc, #188]	; (800201c <EXTI1_IRQHandler+0x214>)
 8001f5e:	f7ff f973 	bl	8001248 <siprintf>
 8001f62:	e00c      	b.n	8001f7e <EXTI1_IRQHandler+0x176>
					} else {
						LCD_GoTo(1, 10);
 8001f64:	210a      	movs	r1, #10
 8001f66:	2001      	movs	r0, #1
 8001f68:	f000 fb7c 	bl	8002664 <LCD_GoTo>
						sprintf(wynik2, "   %d,%d", ustaw1, (uint16_t) ustaw2); //ustaw
 8001f6c:	4b28      	ldr	r3, [pc, #160]	; (8002010 <EXTI1_IRQHandler+0x208>)
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	4b28      	ldr	r3, [pc, #160]	; (8002014 <EXTI1_IRQHandler+0x20c>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	b29b      	uxth	r3, r3
 8001f76:	492b      	ldr	r1, [pc, #172]	; (8002024 <EXTI1_IRQHandler+0x21c>)
 8001f78:	4828      	ldr	r0, [pc, #160]	; (800201c <EXTI1_IRQHandler+0x214>)
 8001f7a:	f7ff f965 	bl	8001248 <siprintf>
					}

				}
				LCD_SendText((uint8_t*) wynik2); ///<Wyslij do LCD
 8001f7e:	4827      	ldr	r0, [pc, #156]	; (800201c <EXTI1_IRQHandler+0x214>)
 8001f80:	f000 fb52 	bl	8002628 <LCD_SendText>
						send_string(" \r\n");
						send_string("Gotowy!\r\n");
			/// Decyzja czy przycisk jest wcisniety czy przyptrzymany
			for (czy = 0; czy < 400000; czy++)
				;
			while (GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_1) == 0) {
 8001f84:	2102      	movs	r1, #2
 8001f86:	4812      	ldr	r0, [pc, #72]	; (8001fd0 <EXTI1_IRQHandler+0x1c8>)
 8001f88:	f001 fc18 	bl	80037bc <GPIO_ReadInputDataBit>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d081      	beq.n	8001e96 <EXTI1_IRQHandler+0x8e>
				}
				LCD_SendText((uint8_t*) wynik2); ///<Wyslij do LCD

			}
			///Obliczanie zmiany nastaw
			ustkon = ustaw;
 8001f92:	4b11      	ldr	r3, [pc, #68]	; (8001fd8 <EXTI1_IRQHandler+0x1d0>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a24      	ldr	r2, [pc, #144]	; (8002028 <EXTI1_IRQHandler+0x220>)
 8001f98:	6013      	str	r3, [r2, #0]
			ustdelta = abs(ustkon - ustpocz);
 8001f9a:	4b23      	ldr	r3, [pc, #140]	; (8002028 <EXTI1_IRQHandler+0x220>)
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	4b0f      	ldr	r3, [pc, #60]	; (8001fdc <EXTI1_IRQHandler+0x1d4>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	1ad3      	subs	r3, r2, r3
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	bfb8      	it	lt
 8001fa8:	425b      	neglt	r3, r3
 8001faa:	4a20      	ldr	r2, [pc, #128]	; (800202c <EXTI1_IRQHandler+0x224>)
 8001fac:	6013      	str	r3, [r2, #0]
			///Jesli zmiana jest duza, reset wspolczynnika calkowego aby zapobiec zbyt duzej wartosci
			if (ustdelta > 50)
 8001fae:	4b1f      	ldr	r3, [pc, #124]	; (800202c <EXTI1_IRQHandler+0x224>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	2b32      	cmp	r3, #50	; 0x32
 8001fb4:	dd03      	ble.n	8001fbe <EXTI1_IRQHandler+0x1b6>
				calka = 0;
 8001fb6:	4b1e      	ldr	r3, [pc, #120]	; (8002030 <EXTI1_IRQHandler+0x228>)
 8001fb8:	f04f 0200 	mov.w	r2, #0
 8001fbc:	601a      	str	r2, [r3, #0]

			TIM_Cmd(TIM3, ENABLE);
 8001fbe:	2101      	movs	r1, #1
 8001fc0:	4810      	ldr	r0, [pc, #64]	; (8002004 <EXTI1_IRQHandler+0x1fc>)
 8001fc2:	f001 f95d 	bl	8003280 <TIM_Cmd>
		} else {
		}
///Zerowanie flagi przerwania
		EXTI_ClearITPendingBit(EXTI_Line1);
 8001fc6:	2002      	movs	r0, #2
 8001fc8:	f001 fd36 	bl	8003a38 <EXTI_ClearITPendingBit>
	}
}
 8001fcc:	bf00      	nop
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	40010800 	.word	0x40010800
 8001fd4:	40011000 	.word	0x40011000
 8001fd8:	20000000 	.word	0x20000000
 8001fdc:	200000c4 	.word	0x200000c4
 8001fe0:	20000044 	.word	0x20000044
 8001fe4:	08004070 	.word	0x08004070
 8001fe8:	08004084 	.word	0x08004084
 8001fec:	080040a0 	.word	0x080040a0
 8001ff0:	20000074 	.word	0x20000074
 8001ff4:	080040a4 	.word	0x080040a4
 8001ff8:	080040a8 	.word	0x080040a8
 8001ffc:	20000040 	.word	0x20000040
 8002000:	00061a7f 	.word	0x00061a7f
 8002004:	40000400 	.word	0x40000400
 8002008:	0003ad67 	.word	0x0003ad67
 800200c:	66666667 	.word	0x66666667
 8002010:	20000060 	.word	0x20000060
 8002014:	20000064 	.word	0x20000064
 8002018:	08003fc8 	.word	0x08003fc8
 800201c:	2000008c 	.word	0x2000008c
 8002020:	080040b4 	.word	0x080040b4
 8002024:	080040bc 	.word	0x080040bc
 8002028:	20000084 	.word	0x20000084
 800202c:	200000c0 	.word	0x200000c0
 8002030:	20000034 	.word	0x20000034

08002034 <EXTI2_IRQHandler>:

/************************************************
 * Przycisk zwiekszania temperatury ustawionej
 ***********************************************/
void EXTI2_IRQHandler() {
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
	if (EXTI_GetITStatus(EXTI_Line2)) {
 8002038:	2004      	movs	r0, #4
 800203a:	f001 fcd9 	bl	80039f0 <EXTI_GetITStatus>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	f000 80da 	beq.w	80021fa <EXTI2_IRQHandler+0x1c6>
		if (GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_2) == 0) {
 8002046:	2104      	movs	r1, #4
 8002048:	486d      	ldr	r0, [pc, #436]	; (8002200 <EXTI2_IRQHandler+0x1cc>)
 800204a:	f001 fbb7 	bl	80037bc <GPIO_ReadInputDataBit>
 800204e:	4603      	mov	r3, r0
 8002050:	2b00      	cmp	r3, #0
 8002052:	f040 80cf 	bne.w	80021f4 <EXTI2_IRQHandler+0x1c0>
			/// jesli przycisk jest przycisniety

			///Ustawianie zmiennych i flag
			ustpocz = ustaw;
 8002056:	4b6b      	ldr	r3, [pc, #428]	; (8002204 <EXTI2_IRQHandler+0x1d0>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a6b      	ldr	r2, [pc, #428]	; (8002208 <EXTI2_IRQHandler+0x1d4>)
 800205c:	6013      	str	r3, [r2, #0]
			ustaw++;
 800205e:	4b69      	ldr	r3, [pc, #420]	; (8002204 <EXTI2_IRQHandler+0x1d0>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	3301      	adds	r3, #1
 8002064:	4a67      	ldr	r2, [pc, #412]	; (8002204 <EXTI2_IRQHandler+0x1d0>)
 8002066:	6013      	str	r3, [r2, #0]
			GPIO_SetBits(GPIOC, GPIO_Pin_9);
 8002068:	f44f 7100 	mov.w	r1, #512	; 0x200
 800206c:	4867      	ldr	r0, [pc, #412]	; (800220c <EXTI2_IRQHandler+0x1d8>)
 800206e:	f001 fbd9 	bl	8003824 <GPIO_SetBits>
			flaga = 0;
 8002072:	4b67      	ldr	r3, [pc, #412]	; (8002210 <EXTI2_IRQHandler+0x1dc>)
 8002074:	2200      	movs	r2, #0
 8002076:	601a      	str	r2, [r3, #0]
			///Obsluga USART
						send_string("wiecej obrotw!\r\n");
 8002078:	4866      	ldr	r0, [pc, #408]	; (8002214 <EXTI2_IRQHandler+0x1e0>)
 800207a:	f000 fb9d 	bl	80027b8 <send_string>
						send_string("Ustawiona temperatura to ");
 800207e:	4866      	ldr	r0, [pc, #408]	; (8002218 <EXTI2_IRQHandler+0x1e4>)
 8002080:	f000 fb9a 	bl	80027b8 <send_string>
						sprintf(wynikel, "%d", ustaw);
 8002084:	4b5f      	ldr	r3, [pc, #380]	; (8002204 <EXTI2_IRQHandler+0x1d0>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	461a      	mov	r2, r3
 800208a:	4964      	ldr	r1, [pc, #400]	; (800221c <EXTI2_IRQHandler+0x1e8>)
 800208c:	4864      	ldr	r0, [pc, #400]	; (8002220 <EXTI2_IRQHandler+0x1ec>)
 800208e:	f7ff f8db 	bl	8001248 <siprintf>
						send_string(wynikel);
 8002092:	4863      	ldr	r0, [pc, #396]	; (8002220 <EXTI2_IRQHandler+0x1ec>)
 8002094:	f000 fb90 	bl	80027b8 <send_string>
						send_string(" \r\n");
 8002098:	4862      	ldr	r0, [pc, #392]	; (8002224 <EXTI2_IRQHandler+0x1f0>)
 800209a:	f000 fb8d 	bl	80027b8 <send_string>
						send_string("Gotowy!\r\n");
 800209e:	4862      	ldr	r0, [pc, #392]	; (8002228 <EXTI2_IRQHandler+0x1f4>)
 80020a0:	f000 fb8a 	bl	80027b8 <send_string>
						/// Decyzja czy przycisk jest wcisniety czy przyptrzymany
			for (czy = 0; czy < 400000; czy++)
 80020a4:	4b61      	ldr	r3, [pc, #388]	; (800222c <EXTI2_IRQHandler+0x1f8>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	601a      	str	r2, [r3, #0]
 80020aa:	e004      	b.n	80020b6 <EXTI2_IRQHandler+0x82>
 80020ac:	4b5f      	ldr	r3, [pc, #380]	; (800222c <EXTI2_IRQHandler+0x1f8>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	3301      	adds	r3, #1
 80020b2:	4a5e      	ldr	r2, [pc, #376]	; (800222c <EXTI2_IRQHandler+0x1f8>)
 80020b4:	6013      	str	r3, [r2, #0]
 80020b6:	4b5d      	ldr	r3, [pc, #372]	; (800222c <EXTI2_IRQHandler+0x1f8>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a5d      	ldr	r2, [pc, #372]	; (8002230 <EXTI2_IRQHandler+0x1fc>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	ddf5      	ble.n	80020ac <EXTI2_IRQHandler+0x78>
				;
			while (GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_2) == 0) {
 80020c0:	e072      	b.n	80021a8 <EXTI2_IRQHandler+0x174>
				///Jesli przytrzymany, zatrzymaj prace programu i plynnie reguluj temperature
				ustaw = ustaw + 10;///<Wartosc kwantu zmiany
 80020c2:	4b50      	ldr	r3, [pc, #320]	; (8002204 <EXTI2_IRQHandler+0x1d0>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	330a      	adds	r3, #10
 80020c8:	4a4e      	ldr	r2, [pc, #312]	; (8002204 <EXTI2_IRQHandler+0x1d0>)
 80020ca:	6013      	str	r3, [r2, #0]
				/// Regulacja plynnosci
				for (czy = 0; czy < 241000; czy++)
 80020cc:	4b57      	ldr	r3, [pc, #348]	; (800222c <EXTI2_IRQHandler+0x1f8>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	601a      	str	r2, [r3, #0]
 80020d2:	e004      	b.n	80020de <EXTI2_IRQHandler+0xaa>
 80020d4:	4b55      	ldr	r3, [pc, #340]	; (800222c <EXTI2_IRQHandler+0x1f8>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	3301      	adds	r3, #1
 80020da:	4a54      	ldr	r2, [pc, #336]	; (800222c <EXTI2_IRQHandler+0x1f8>)
 80020dc:	6013      	str	r3, [r2, #0]
 80020de:	4b53      	ldr	r3, [pc, #332]	; (800222c <EXTI2_IRQHandler+0x1f8>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a54      	ldr	r2, [pc, #336]	; (8002234 <EXTI2_IRQHandler+0x200>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	ddf5      	ble.n	80020d4 <EXTI2_IRQHandler+0xa0>
					;
				///Wysylanie zmienianej temperatury ustawionej na LCD
				ustaw1 = ustaw / 10;
 80020e8:	4b46      	ldr	r3, [pc, #280]	; (8002204 <EXTI2_IRQHandler+0x1d0>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a52      	ldr	r2, [pc, #328]	; (8002238 <EXTI2_IRQHandler+0x204>)
 80020ee:	fb82 1203 	smull	r1, r2, r2, r3
 80020f2:	1092      	asrs	r2, r2, #2
 80020f4:	17db      	asrs	r3, r3, #31
 80020f6:	1ad3      	subs	r3, r2, r3
 80020f8:	4a50      	ldr	r2, [pc, #320]	; (800223c <EXTI2_IRQHandler+0x208>)
 80020fa:	6013      	str	r3, [r2, #0]
				ustaw2 = ustaw % 10;
 80020fc:	4b41      	ldr	r3, [pc, #260]	; (8002204 <EXTI2_IRQHandler+0x1d0>)
 80020fe:	6819      	ldr	r1, [r3, #0]
 8002100:	4b4d      	ldr	r3, [pc, #308]	; (8002238 <EXTI2_IRQHandler+0x204>)
 8002102:	fb83 2301 	smull	r2, r3, r3, r1
 8002106:	109a      	asrs	r2, r3, #2
 8002108:	17cb      	asrs	r3, r1, #31
 800210a:	1ad2      	subs	r2, r2, r3
 800210c:	4613      	mov	r3, r2
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	4413      	add	r3, r2
 8002112:	005b      	lsls	r3, r3, #1
 8002114:	1aca      	subs	r2, r1, r3
 8002116:	4b4a      	ldr	r3, [pc, #296]	; (8002240 <EXTI2_IRQHandler+0x20c>)
 8002118:	601a      	str	r2, [r3, #0]

				if (ustaw < 0) { ///temperatury ujemne
 800211a:	4b3a      	ldr	r3, [pc, #232]	; (8002204 <EXTI2_IRQHandler+0x1d0>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	2b00      	cmp	r3, #0
 8002120:	da20      	bge.n	8002164 <EXTI2_IRQHandler+0x130>
					if (ustaw1 < -9) {
 8002122:	4b46      	ldr	r3, [pc, #280]	; (800223c <EXTI2_IRQHandler+0x208>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f113 0f09 	cmn.w	r3, #9
 800212a:	da0d      	bge.n	8002148 <EXTI2_IRQHandler+0x114>
						LCD_GoTo(1, 10);
 800212c:	210a      	movs	r1, #10
 800212e:	2001      	movs	r0, #1
 8002130:	f000 fa98 	bl	8002664 <LCD_GoTo>
						sprintf(wynik2, " %d,%d", ustaw1, (uint16_t) ustaw2); //ustaw
 8002134:	4b41      	ldr	r3, [pc, #260]	; (800223c <EXTI2_IRQHandler+0x208>)
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	4b41      	ldr	r3, [pc, #260]	; (8002240 <EXTI2_IRQHandler+0x20c>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	b29b      	uxth	r3, r3
 800213e:	4941      	ldr	r1, [pc, #260]	; (8002244 <EXTI2_IRQHandler+0x210>)
 8002140:	4841      	ldr	r0, [pc, #260]	; (8002248 <EXTI2_IRQHandler+0x214>)
 8002142:	f7ff f881 	bl	8001248 <siprintf>
 8002146:	e02c      	b.n	80021a2 <EXTI2_IRQHandler+0x16e>
					} else {
						LCD_GoTo(1, 10);
 8002148:	210a      	movs	r1, #10
 800214a:	2001      	movs	r0, #1
 800214c:	f000 fa8a 	bl	8002664 <LCD_GoTo>
						sprintf(wynik2, "  %d,%d", ustaw1, (uint16_t) ustaw2); //ustaw
 8002150:	4b3a      	ldr	r3, [pc, #232]	; (800223c <EXTI2_IRQHandler+0x208>)
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	4b3a      	ldr	r3, [pc, #232]	; (8002240 <EXTI2_IRQHandler+0x20c>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	b29b      	uxth	r3, r3
 800215a:	493c      	ldr	r1, [pc, #240]	; (800224c <EXTI2_IRQHandler+0x218>)
 800215c:	483a      	ldr	r0, [pc, #232]	; (8002248 <EXTI2_IRQHandler+0x214>)
 800215e:	f7ff f873 	bl	8001248 <siprintf>
 8002162:	e01e      	b.n	80021a2 <EXTI2_IRQHandler+0x16e>
					}
				} else { /// temperatury dodatnie
					if (ustaw1 > 9) {
 8002164:	4b35      	ldr	r3, [pc, #212]	; (800223c <EXTI2_IRQHandler+0x208>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2b09      	cmp	r3, #9
 800216a:	dd0d      	ble.n	8002188 <EXTI2_IRQHandler+0x154>
						LCD_GoTo(1, 10);
 800216c:	210a      	movs	r1, #10
 800216e:	2001      	movs	r0, #1
 8002170:	f000 fa78 	bl	8002664 <LCD_GoTo>
						sprintf(wynik2, "  %d,%d", ustaw1, (uint16_t) ustaw2); //ustaw
 8002174:	4b31      	ldr	r3, [pc, #196]	; (800223c <EXTI2_IRQHandler+0x208>)
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	4b31      	ldr	r3, [pc, #196]	; (8002240 <EXTI2_IRQHandler+0x20c>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	b29b      	uxth	r3, r3
 800217e:	4933      	ldr	r1, [pc, #204]	; (800224c <EXTI2_IRQHandler+0x218>)
 8002180:	4831      	ldr	r0, [pc, #196]	; (8002248 <EXTI2_IRQHandler+0x214>)
 8002182:	f7ff f861 	bl	8001248 <siprintf>
 8002186:	e00c      	b.n	80021a2 <EXTI2_IRQHandler+0x16e>
					} else {
						LCD_GoTo(1, 10);
 8002188:	210a      	movs	r1, #10
 800218a:	2001      	movs	r0, #1
 800218c:	f000 fa6a 	bl	8002664 <LCD_GoTo>
						sprintf(wynik2, "   %d,%d", ustaw1, (uint16_t) ustaw2); //ustaw
 8002190:	4b2a      	ldr	r3, [pc, #168]	; (800223c <EXTI2_IRQHandler+0x208>)
 8002192:	681a      	ldr	r2, [r3, #0]
 8002194:	4b2a      	ldr	r3, [pc, #168]	; (8002240 <EXTI2_IRQHandler+0x20c>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	b29b      	uxth	r3, r3
 800219a:	492d      	ldr	r1, [pc, #180]	; (8002250 <EXTI2_IRQHandler+0x21c>)
 800219c:	482a      	ldr	r0, [pc, #168]	; (8002248 <EXTI2_IRQHandler+0x214>)
 800219e:	f7ff f853 	bl	8001248 <siprintf>
					}

				}
				LCD_SendText((uint8_t*) wynik2);///<Wyslij do LCD
 80021a2:	4829      	ldr	r0, [pc, #164]	; (8002248 <EXTI2_IRQHandler+0x214>)
 80021a4:	f000 fa40 	bl	8002628 <LCD_SendText>
						send_string(" \r\n");
						send_string("Gotowy!\r\n");
						/// Decyzja czy przycisk jest wcisniety czy przyptrzymany
			for (czy = 0; czy < 400000; czy++)
				;
			while (GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_2) == 0) {
 80021a8:	2104      	movs	r1, #4
 80021aa:	4815      	ldr	r0, [pc, #84]	; (8002200 <EXTI2_IRQHandler+0x1cc>)
 80021ac:	f001 fb06 	bl	80037bc <GPIO_ReadInputDataBit>
 80021b0:	4603      	mov	r3, r0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d085      	beq.n	80020c2 <EXTI2_IRQHandler+0x8e>

				}
				LCD_SendText((uint8_t*) wynik2);///<Wyslij do LCD
			}
			///Ograniczenie gorne nastaw = 90 stopni
			if (ustaw > 900)
 80021b6:	4b13      	ldr	r3, [pc, #76]	; (8002204 <EXTI2_IRQHandler+0x1d0>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 80021be:	dd03      	ble.n	80021c8 <EXTI2_IRQHandler+0x194>
				ustaw = 900;
 80021c0:	4b10      	ldr	r3, [pc, #64]	; (8002204 <EXTI2_IRQHandler+0x1d0>)
 80021c2:	f44f 7261 	mov.w	r2, #900	; 0x384
 80021c6:	601a      	str	r2, [r3, #0]
			///Obliczanie zmiany nastaw
			ustkon = ustaw;
 80021c8:	4b0e      	ldr	r3, [pc, #56]	; (8002204 <EXTI2_IRQHandler+0x1d0>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a21      	ldr	r2, [pc, #132]	; (8002254 <EXTI2_IRQHandler+0x220>)
 80021ce:	6013      	str	r3, [r2, #0]
			ustdelta = abs(ustkon - ustpocz);
 80021d0:	4b20      	ldr	r3, [pc, #128]	; (8002254 <EXTI2_IRQHandler+0x220>)
 80021d2:	681a      	ldr	r2, [r3, #0]
 80021d4:	4b0c      	ldr	r3, [pc, #48]	; (8002208 <EXTI2_IRQHandler+0x1d4>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	2b00      	cmp	r3, #0
 80021dc:	bfb8      	it	lt
 80021de:	425b      	neglt	r3, r3
 80021e0:	4a1d      	ldr	r2, [pc, #116]	; (8002258 <EXTI2_IRQHandler+0x224>)
 80021e2:	6013      	str	r3, [r2, #0]
			///Jesli zmiana jest duza, reset wspolczynnika calkowego aby zapobiec zbyt duzej wartosci
			if (ustdelta > 50)
 80021e4:	4b1c      	ldr	r3, [pc, #112]	; (8002258 <EXTI2_IRQHandler+0x224>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	2b32      	cmp	r3, #50	; 0x32
 80021ea:	dd03      	ble.n	80021f4 <EXTI2_IRQHandler+0x1c0>
				calka = 0;
 80021ec:	4b1b      	ldr	r3, [pc, #108]	; (800225c <EXTI2_IRQHandler+0x228>)
 80021ee:	f04f 0200 	mov.w	r2, #0
 80021f2:	601a      	str	r2, [r3, #0]
		} else {
		}
		///Zerowanie flagi przerwania
		EXTI_ClearITPendingBit(EXTI_Line2);
 80021f4:	2004      	movs	r0, #4
 80021f6:	f001 fc1f 	bl	8003a38 <EXTI_ClearITPendingBit>
	}
}
 80021fa:	bf00      	nop
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	40010800 	.word	0x40010800
 8002204:	20000000 	.word	0x20000000
 8002208:	200000c4 	.word	0x200000c4
 800220c:	40011000 	.word	0x40011000
 8002210:	20000044 	.word	0x20000044
 8002214:	080040c8 	.word	0x080040c8
 8002218:	080040dc 	.word	0x080040dc
 800221c:	080040a0 	.word	0x080040a0
 8002220:	20000074 	.word	0x20000074
 8002224:	080040a4 	.word	0x080040a4
 8002228:	080040a8 	.word	0x080040a8
 800222c:	20000040 	.word	0x20000040
 8002230:	00061a7f 	.word	0x00061a7f
 8002234:	0003ad67 	.word	0x0003ad67
 8002238:	66666667 	.word	0x66666667
 800223c:	20000060 	.word	0x20000060
 8002240:	20000064 	.word	0x20000064
 8002244:	08003fc8 	.word	0x08003fc8
 8002248:	2000008c 	.word	0x2000008c
 800224c:	080040b4 	.word	0x080040b4
 8002250:	080040bc 	.word	0x080040bc
 8002254:	20000084 	.word	0x20000084
 8002258:	200000c0 	.word	0x200000c0
 800225c:	20000034 	.word	0x20000034

08002260 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002260:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002298 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002264:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002266:	e003      	b.n	8002270 <LoopCopyDataInit>

08002268 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002268:	4b0c      	ldr	r3, [pc, #48]	; (800229c <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 800226a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800226c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800226e:	3104      	adds	r1, #4

08002270 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002270:	480b      	ldr	r0, [pc, #44]	; (80022a0 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8002272:	4b0c      	ldr	r3, [pc, #48]	; (80022a4 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8002274:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002276:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002278:	d3f6      	bcc.n	8002268 <CopyDataInit>
	ldr	r2, =_sbss
 800227a:	4a0b      	ldr	r2, [pc, #44]	; (80022a8 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 800227c:	e002      	b.n	8002284 <LoopFillZerobss>

0800227e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800227e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002280:	f842 3b04 	str.w	r3, [r2], #4

08002284 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002284:	4b09      	ldr	r3, [pc, #36]	; (80022ac <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8002286:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002288:	d3f9      	bcc.n	800227e <FillZerobss>
	
/* Call the clock system intitialization function.*/
  bl  SystemInit 
 800228a:	f7fe fff3 	bl	8001274 <SystemInit>
/* Call static constructors */
  bl __libc_init_array  
 800228e:	f001 fe21 	bl	8003ed4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002292:	f000 f80f 	bl	80022b4 <main>
	bx	lr
 8002296:	4770      	bx	lr

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002298:	20002000 	.word	0x20002000
/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
  b	LoopCopyDataInit

CopyDataInit:
	ldr	r3, =_sidata
 800229c:	08004108 	.word	0x08004108
	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
	adds	r1, r1, #4

LoopCopyDataInit:
	ldr	r0, =_sdata
 80022a0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80022a4:	20000018 	.word	0x20000018
	adds	r2, r0, r1
	cmp	r2, r3
	bcc	CopyDataInit
	ldr	r2, =_sbss
 80022a8:	20000018 	.word	0x20000018
FillZerobss:
	movs	r3, #0
	str	r3, [r2], #4

LoopFillZerobss:
	ldr	r3, = _ebss
 80022ac:	200000c8 	.word	0x200000c8

080022b0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80022b0:	e7fe      	b.n	80022b0 <ADC1_IRQHandler>
	...

080022b4 <main>:
int ustaw2 = 0;///<Czesc ulamkowa temperatury ustawionej
int wartosc_akt = 0;///<Zmienna pomocnicza
int wartosc_ust = 0;///<Zmienna pomocnicza
int zmienna = 0;///<Zmienna pomocnicza

void main() {
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
	init_wszystko();
 80022b8:	f000 fa92 	bl	80027e0 <init_wszystko>
	while (1) {
	}
 80022bc:	e7fe      	b.n	80022bc <main+0x8>
 80022be:	bf00      	nop

080022c0 <delay_ms>:
 */


#include "lcd4bit.h"
void delay_ms(int ms)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b085      	sub	sp, #20
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
	int i, tms;
	tms = 2000*ms;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80022ce:	fb02 f303 	mul.w	r3, r2, r3
 80022d2:	60bb      	str	r3, [r7, #8]
	for(i=0;i<tms;i++);
 80022d4:	2300      	movs	r3, #0
 80022d6:	60fb      	str	r3, [r7, #12]
 80022d8:	e002      	b.n	80022e0 <delay_ms+0x20>
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	3301      	adds	r3, #1
 80022de:	60fb      	str	r3, [r7, #12]
 80022e0:	68fa      	ldr	r2, [r7, #12]
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	429a      	cmp	r2, r3
 80022e6:	dbf8      	blt.n	80022da <delay_ms+0x1a>
}
 80022e8:	bf00      	nop
 80022ea:	3714      	adds	r7, #20
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bc80      	pop	{r7}
 80022f0:	4770      	bx	lr
 80022f2:	bf00      	nop

080022f4 <delay_us>:

void delay_us(int us)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b085      	sub	sp, #20
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
	int i, tus;
	tus = 2*us;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	60bb      	str	r3, [r7, #8]
	for(i=0;i<tus;i++);
 8002302:	2300      	movs	r3, #0
 8002304:	60fb      	str	r3, [r7, #12]
 8002306:	e002      	b.n	800230e <delay_us+0x1a>
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	3301      	adds	r3, #1
 800230c:	60fb      	str	r3, [r7, #12]
 800230e:	68fa      	ldr	r2, [r7, #12]
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	429a      	cmp	r2, r3
 8002314:	dbf8      	blt.n	8002308 <delay_us+0x14>
}
 8002316:	bf00      	nop
 8002318:	3714      	adds	r7, #20
 800231a:	46bd      	mov	sp, r7
 800231c:	bc80      	pop	{r7}
 800231e:	4770      	bx	lr

08002320 <delaymikrose>:
void delaymikrose(int us)
{
 8002320:	b480      	push	{r7}
 8002322:	b085      	sub	sp, #20
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
	int tus;
	int k;
	tus = 2*us;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	005b      	lsls	r3, r3, #1
 800232c:	60bb      	str	r3, [r7, #8]
	for(k=0;k<tus;k++);
 800232e:	2300      	movs	r3, #0
 8002330:	60fb      	str	r3, [r7, #12]
 8002332:	e002      	b.n	800233a <delaymikrose+0x1a>
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	3301      	adds	r3, #1
 8002338:	60fb      	str	r3, [r7, #12]
 800233a:	68fa      	ldr	r2, [r7, #12]
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	429a      	cmp	r2, r3
 8002340:	dbf8      	blt.n	8002334 <delaymikrose+0x14>
}
 8002342:	bf00      	nop
 8002344:	3714      	adds	r7, #20
 8002346:	46bd      	mov	sp, r7
 8002348:	bc80      	pop	{r7}
 800234a:	4770      	bx	lr

0800234c <delaymilise>:
void delaymilise(int ms)
	{
 800234c:	b480      	push	{r7}
 800234e:	b085      	sub	sp, #20
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
		int  tms;
		int k=0;
 8002354:	2300      	movs	r3, #0
 8002356:	60fb      	str	r3, [r7, #12]
		tms = 2000*ms;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800235e:	fb02 f303 	mul.w	r3, r2, r3
 8002362:	60bb      	str	r3, [r7, #8]
		for(k=0;k<tms;k++);
 8002364:	2300      	movs	r3, #0
 8002366:	60fb      	str	r3, [r7, #12]
 8002368:	e002      	b.n	8002370 <delaymilise+0x24>
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	3301      	adds	r3, #1
 800236e:	60fb      	str	r3, [r7, #12]
 8002370:	68fa      	ldr	r2, [r7, #12]
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	429a      	cmp	r2, r3
 8002376:	dbf8      	blt.n	800236a <delaymilise+0x1e>
	}
 8002378:	bf00      	nop
 800237a:	3714      	adds	r7, #20
 800237c:	46bd      	mov	sp, r7
 800237e:	bc80      	pop	{r7}
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop

08002384 <LCD_ReadByte>:
uint8_t LCD_ReadByte(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b082      	sub	sp, #8
 8002388:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_Conf;
	uint8_t ReadedData=0;
 800238a:	2300      	movs	r3, #0
 800238c:	71fb      	strb	r3, [r7, #7]
	GPIO_SetBits(GPIOC, LCD_D_ALL); 
 800238e:	210f      	movs	r1, #15
 8002390:	4848      	ldr	r0, [pc, #288]	; (80024b4 <LCD_ReadByte+0x130>)
 8002392:	f001 fa47 	bl	8003824 <GPIO_SetBits>
	/// Zmiana konfiguracji wyprowadzen na wejsciach
  	GPIO_Conf.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3;
 8002396:	230f      	movs	r3, #15
 8002398:	803b      	strh	r3, [r7, #0]
  	GPIO_Conf.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800239a:	2304      	movs	r3, #4
 800239c:	70fb      	strb	r3, [r7, #3]
  	GPIO_Conf.GPIO_Speed = GPIO_Speed_50MHz;
 800239e:	2303      	movs	r3, #3
 80023a0:	70bb      	strb	r3, [r7, #2]
  	GPIO_Init(GPIOC, &GPIO_Conf);
 80023a2:	463b      	mov	r3, r7
 80023a4:	4619      	mov	r1, r3
 80023a6:	4843      	ldr	r0, [pc, #268]	; (80024b4 <LCD_ReadByte+0x130>)
 80023a8:	f001 f938 	bl	800361c <GPIO_Init>

  	GPIO_SetBits(GPIOC, LCD_RW);
 80023ac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023b0:	4840      	ldr	r0, [pc, #256]	; (80024b4 <LCD_ReadByte+0x130>)
 80023b2:	f001 fa37 	bl	8003824 <GPIO_SetBits>
	GPIO_SetBits(GPIOC, LCD_EN);
 80023b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80023ba:	483e      	ldr	r0, [pc, #248]	; (80024b4 <LCD_ReadByte+0x130>)
 80023bc:	f001 fa32 	bl	8003824 <GPIO_SetBits>

	if(GPIO_ReadInputDataBit(GPIOC, LCD_D7))	///odczyt starszej polowy
 80023c0:	2101      	movs	r1, #1
 80023c2:	483c      	ldr	r0, [pc, #240]	; (80024b4 <LCD_ReadByte+0x130>)
 80023c4:	f001 f9fa 	bl	80037bc <GPIO_ReadInputDataBit>
 80023c8:	4603      	mov	r3, r0
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d003      	beq.n	80023d6 <LCD_ReadByte+0x52>
		ReadedData |= 0x80;
 80023ce:	79fb      	ldrb	r3, [r7, #7]
 80023d0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80023d4:	71fb      	strb	r3, [r7, #7]
	if(GPIO_ReadInputDataBit(GPIOC, LCD_D6))
 80023d6:	2102      	movs	r1, #2
 80023d8:	4836      	ldr	r0, [pc, #216]	; (80024b4 <LCD_ReadByte+0x130>)
 80023da:	f001 f9ef 	bl	80037bc <GPIO_ReadInputDataBit>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d003      	beq.n	80023ec <LCD_ReadByte+0x68>
		ReadedData |= 0x40; 
 80023e4:	79fb      	ldrb	r3, [r7, #7]
 80023e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023ea:	71fb      	strb	r3, [r7, #7]
	if(GPIO_ReadInputDataBit(GPIOC, LCD_D5))
 80023ec:	2104      	movs	r1, #4
 80023ee:	4831      	ldr	r0, [pc, #196]	; (80024b4 <LCD_ReadByte+0x130>)
 80023f0:	f001 f9e4 	bl	80037bc <GPIO_ReadInputDataBit>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d003      	beq.n	8002402 <LCD_ReadByte+0x7e>
		ReadedData |= 0x20; 
 80023fa:	79fb      	ldrb	r3, [r7, #7]
 80023fc:	f043 0320 	orr.w	r3, r3, #32
 8002400:	71fb      	strb	r3, [r7, #7]
	if(GPIO_ReadInputDataBit(GPIOC, LCD_D4))
 8002402:	2108      	movs	r1, #8
 8002404:	482b      	ldr	r0, [pc, #172]	; (80024b4 <LCD_ReadByte+0x130>)
 8002406:	f001 f9d9 	bl	80037bc <GPIO_ReadInputDataBit>
 800240a:	4603      	mov	r3, r0
 800240c:	2b00      	cmp	r3, #0
 800240e:	d003      	beq.n	8002418 <LCD_ReadByte+0x94>
		ReadedData |= 0x10;  
 8002410:	79fb      	ldrb	r3, [r7, #7]
 8002412:	f043 0310 	orr.w	r3, r3, #16
 8002416:	71fb      	strb	r3, [r7, #7]

	GPIO_ResetBits(GPIOC, LCD_EN);
 8002418:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800241c:	4825      	ldr	r0, [pc, #148]	; (80024b4 <LCD_ReadByte+0x130>)
 800241e:	f001 fa0f 	bl	8003840 <GPIO_ResetBits>
	delay_us(10);
 8002422:	200a      	movs	r0, #10
 8002424:	f7ff ff66 	bl	80022f4 <delay_us>
	GPIO_SetBits(GPIOC, LCD_EN);
 8002428:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800242c:	4821      	ldr	r0, [pc, #132]	; (80024b4 <LCD_ReadByte+0x130>)
 800242e:	f001 f9f9 	bl	8003824 <GPIO_SetBits>

	if(GPIO_ReadInputDataBit(GPIOC, LCD_D7))	///odczyt mlodszej polowy
 8002432:	2101      	movs	r1, #1
 8002434:	481f      	ldr	r0, [pc, #124]	; (80024b4 <LCD_ReadByte+0x130>)
 8002436:	f001 f9c1 	bl	80037bc <GPIO_ReadInputDataBit>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d003      	beq.n	8002448 <LCD_ReadByte+0xc4>
		ReadedData |= 0x08;
 8002440:	79fb      	ldrb	r3, [r7, #7]
 8002442:	f043 0308 	orr.w	r3, r3, #8
 8002446:	71fb      	strb	r3, [r7, #7]
	if(GPIO_ReadInputDataBit(GPIOC, LCD_D6))
 8002448:	2102      	movs	r1, #2
 800244a:	481a      	ldr	r0, [pc, #104]	; (80024b4 <LCD_ReadByte+0x130>)
 800244c:	f001 f9b6 	bl	80037bc <GPIO_ReadInputDataBit>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d003      	beq.n	800245e <LCD_ReadByte+0xda>
		ReadedData |= 0x04; 
 8002456:	79fb      	ldrb	r3, [r7, #7]
 8002458:	f043 0304 	orr.w	r3, r3, #4
 800245c:	71fb      	strb	r3, [r7, #7]
	if(GPIO_ReadInputDataBit(GPIOC, LCD_D5))
 800245e:	2104      	movs	r1, #4
 8002460:	4814      	ldr	r0, [pc, #80]	; (80024b4 <LCD_ReadByte+0x130>)
 8002462:	f001 f9ab 	bl	80037bc <GPIO_ReadInputDataBit>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d003      	beq.n	8002474 <LCD_ReadByte+0xf0>
		ReadedData |= 0x02; 
 800246c:	79fb      	ldrb	r3, [r7, #7]
 800246e:	f043 0302 	orr.w	r3, r3, #2
 8002472:	71fb      	strb	r3, [r7, #7]
	if(GPIO_ReadInputDataBit(GPIOC, LCD_D4))
 8002474:	2108      	movs	r1, #8
 8002476:	480f      	ldr	r0, [pc, #60]	; (80024b4 <LCD_ReadByte+0x130>)
 8002478:	f001 f9a0 	bl	80037bc <GPIO_ReadInputDataBit>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d003      	beq.n	800248a <LCD_ReadByte+0x106>
		ReadedData |= 0x01;  
 8002482:	79fb      	ldrb	r3, [r7, #7]
 8002484:	f043 0301 	orr.w	r3, r3, #1
 8002488:	71fb      	strb	r3, [r7, #7]
	GPIO_ResetBits(GPIOC, LCD_EN);
 800248a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800248e:	4809      	ldr	r0, [pc, #36]	; (80024b4 <LCD_ReadByte+0x130>)
 8002490:	f001 f9d6 	bl	8003840 <GPIO_ResetBits>
	/// Powrot do pierwotnych ustawien wyprowadzen
  	GPIO_Conf.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3;
 8002494:	230f      	movs	r3, #15
 8002496:	803b      	strh	r3, [r7, #0]
  	GPIO_Conf.GPIO_Mode = GPIO_Mode_Out_PP;
 8002498:	2310      	movs	r3, #16
 800249a:	70fb      	strb	r3, [r7, #3]
 	GPIO_Conf.GPIO_Speed = GPIO_Speed_50MHz;
 800249c:	2303      	movs	r3, #3
 800249e:	70bb      	strb	r3, [r7, #2]
 	GPIO_Init(GPIOC, &GPIO_Conf);	
 80024a0:	463b      	mov	r3, r7
 80024a2:	4619      	mov	r1, r3
 80024a4:	4803      	ldr	r0, [pc, #12]	; (80024b4 <LCD_ReadByte+0x130>)
 80024a6:	f001 f8b9 	bl	800361c <GPIO_Init>

	return ReadedData;
 80024aa:	79fb      	ldrb	r3, [r7, #7]
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	3708      	adds	r7, #8
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	40011000 	.word	0x40011000

080024b8 <LCD_SendByte>:


void LCD_SendByte(uint8_t cmd)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af00      	add	r7, sp, #0
 80024be:	4603      	mov	r3, r0
 80024c0:	71fb      	strb	r3, [r7, #7]
	uint8_t tcmd = 0;
 80024c2:	2300      	movs	r3, #0
 80024c4:	73fb      	strb	r3, [r7, #15]

	GPIO_ResetBits(GPIOC, LCD_RW);
 80024c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80024ca:	4842      	ldr	r0, [pc, #264]	; (80025d4 <LCD_SendByte+0x11c>)
 80024cc:	f001 f9b8 	bl	8003840 <GPIO_ResetBits>
	GPIO_ResetBits(GPIOC, LCD_D_ALL); 	
 80024d0:	210f      	movs	r1, #15
 80024d2:	4840      	ldr	r0, [pc, #256]	; (80025d4 <LCD_SendByte+0x11c>)
 80024d4:	f001 f9b4 	bl	8003840 <GPIO_ResetBits>
	GPIO_SetBits(GPIOC, LCD_EN); 
 80024d8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80024dc:	483d      	ldr	r0, [pc, #244]	; (80025d4 <LCD_SendByte+0x11c>)
 80024de:	f001 f9a1 	bl	8003824 <GPIO_SetBits>

	tcmd = cmd >> 4;			 		/// 4x w prawo
 80024e2:	79fb      	ldrb	r3, [r7, #7]
 80024e4:	091b      	lsrs	r3, r3, #4
 80024e6:	73fb      	strb	r3, [r7, #15]
	if( tcmd & 0x01 )		
 80024e8:	7bfb      	ldrb	r3, [r7, #15]
 80024ea:	f003 0301 	and.w	r3, r3, #1
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d003      	beq.n	80024fa <LCD_SendByte+0x42>
		GPIO_SetBits(GPIOC, LCD_D4);	///zapis starszej polowy
 80024f2:	2108      	movs	r1, #8
 80024f4:	4837      	ldr	r0, [pc, #220]	; (80025d4 <LCD_SendByte+0x11c>)
 80024f6:	f001 f995 	bl	8003824 <GPIO_SetBits>
	if( tcmd & 0x02 )		
 80024fa:	7bfb      	ldrb	r3, [r7, #15]
 80024fc:	f003 0302 	and.w	r3, r3, #2
 8002500:	2b00      	cmp	r3, #0
 8002502:	d003      	beq.n	800250c <LCD_SendByte+0x54>
		GPIO_SetBits(GPIOC, LCD_D5);
 8002504:	2104      	movs	r1, #4
 8002506:	4833      	ldr	r0, [pc, #204]	; (80025d4 <LCD_SendByte+0x11c>)
 8002508:	f001 f98c 	bl	8003824 <GPIO_SetBits>
	if( tcmd & 0x04 )		
 800250c:	7bfb      	ldrb	r3, [r7, #15]
 800250e:	f003 0304 	and.w	r3, r3, #4
 8002512:	2b00      	cmp	r3, #0
 8002514:	d003      	beq.n	800251e <LCD_SendByte+0x66>
		GPIO_SetBits(GPIOC, LCD_D6);	
 8002516:	2102      	movs	r1, #2
 8002518:	482e      	ldr	r0, [pc, #184]	; (80025d4 <LCD_SendByte+0x11c>)
 800251a:	f001 f983 	bl	8003824 <GPIO_SetBits>
	if( tcmd & 0x08 )		
 800251e:	7bfb      	ldrb	r3, [r7, #15]
 8002520:	f003 0308 	and.w	r3, r3, #8
 8002524:	2b00      	cmp	r3, #0
 8002526:	d003      	beq.n	8002530 <LCD_SendByte+0x78>
		GPIO_SetBits(GPIOC, LCD_D7);	
 8002528:	2101      	movs	r1, #1
 800252a:	482a      	ldr	r0, [pc, #168]	; (80025d4 <LCD_SendByte+0x11c>)
 800252c:	f001 f97a 	bl	8003824 <GPIO_SetBits>

	GPIO_ResetBits(GPIOC, LCD_EN); 
 8002530:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002534:	4827      	ldr	r0, [pc, #156]	; (80025d4 <LCD_SendByte+0x11c>)
 8002536:	f001 f983 	bl	8003840 <GPIO_ResetBits>
	delay_us(10);								
 800253a:	200a      	movs	r0, #10
 800253c:	f7ff feda 	bl	80022f4 <delay_us>
	GPIO_SetBits(GPIOC, LCD_EN); 
 8002540:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002544:	4823      	ldr	r0, [pc, #140]	; (80025d4 <LCD_SendByte+0x11c>)
 8002546:	f001 f96d 	bl	8003824 <GPIO_SetBits>
	GPIO_ResetBits(GPIOC, LCD_D_ALL); 	
 800254a:	210f      	movs	r1, #15
 800254c:	4821      	ldr	r0, [pc, #132]	; (80025d4 <LCD_SendByte+0x11c>)
 800254e:	f001 f977 	bl	8003840 <GPIO_ResetBits>

	cmd &= 0x0F;	  			/// maskowanie czterech mlodszych bitow
 8002552:	79fb      	ldrb	r3, [r7, #7]
 8002554:	f003 030f 	and.w	r3, r3, #15
 8002558:	71fb      	strb	r3, [r7, #7]
	if( cmd & 0x01 )		
 800255a:	79fb      	ldrb	r3, [r7, #7]
 800255c:	f003 0301 	and.w	r3, r3, #1
 8002560:	2b00      	cmp	r3, #0
 8002562:	d003      	beq.n	800256c <LCD_SendByte+0xb4>
		GPIO_SetBits(GPIOC, LCD_D4);	///zapis mlodszej polowy
 8002564:	2108      	movs	r1, #8
 8002566:	481b      	ldr	r0, [pc, #108]	; (80025d4 <LCD_SendByte+0x11c>)
 8002568:	f001 f95c 	bl	8003824 <GPIO_SetBits>
	if( cmd & 0x02 )		
 800256c:	79fb      	ldrb	r3, [r7, #7]
 800256e:	f003 0302 	and.w	r3, r3, #2
 8002572:	2b00      	cmp	r3, #0
 8002574:	d003      	beq.n	800257e <LCD_SendByte+0xc6>
		GPIO_SetBits(GPIOC, LCD_D5);
 8002576:	2104      	movs	r1, #4
 8002578:	4816      	ldr	r0, [pc, #88]	; (80025d4 <LCD_SendByte+0x11c>)
 800257a:	f001 f953 	bl	8003824 <GPIO_SetBits>
	if( cmd & 0x04 )		
 800257e:	79fb      	ldrb	r3, [r7, #7]
 8002580:	f003 0304 	and.w	r3, r3, #4
 8002584:	2b00      	cmp	r3, #0
 8002586:	d003      	beq.n	8002590 <LCD_SendByte+0xd8>
		GPIO_SetBits(GPIOC, LCD_D6);
 8002588:	2102      	movs	r1, #2
 800258a:	4812      	ldr	r0, [pc, #72]	; (80025d4 <LCD_SendByte+0x11c>)
 800258c:	f001 f94a 	bl	8003824 <GPIO_SetBits>
	if( cmd & 0x08 )		
 8002590:	79fb      	ldrb	r3, [r7, #7]
 8002592:	f003 0308 	and.w	r3, r3, #8
 8002596:	2b00      	cmp	r3, #0
 8002598:	d003      	beq.n	80025a2 <LCD_SendByte+0xea>
		GPIO_SetBits(GPIOC, LCD_D7);			
 800259a:	2101      	movs	r1, #1
 800259c:	480d      	ldr	r0, [pc, #52]	; (80025d4 <LCD_SendByte+0x11c>)
 800259e:	f001 f941 	bl	8003824 <GPIO_SetBits>

	GPIO_ResetBits(GPIOC, LCD_EN); 
 80025a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80025a6:	480b      	ldr	r0, [pc, #44]	; (80025d4 <LCD_SendByte+0x11c>)
 80025a8:	f001 f94a 	bl	8003840 <GPIO_ResetBits>
	GPIO_ResetBits(GPIOC, LCD_D_ALL); 
 80025ac:	210f      	movs	r1, #15
 80025ae:	4809      	ldr	r0, [pc, #36]	; (80025d4 <LCD_SendByte+0x11c>)
 80025b0:	f001 f946 	bl	8003840 <GPIO_ResetBits>
	GPIO_ResetBits(GPIOC, LCD_RS);
 80025b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80025b8:	4806      	ldr	r0, [pc, #24]	; (80025d4 <LCD_SendByte+0x11c>)
 80025ba:	f001 f941 	bl	8003840 <GPIO_ResetBits>
	while(LCD_ReadByte() & 0x80);		/// czekaj na zakonczenie operacji
 80025be:	bf00      	nop
 80025c0:	f7ff fee0 	bl	8002384 <LCD_ReadByte>
 80025c4:	4603      	mov	r3, r0
 80025c6:	b25b      	sxtb	r3, r3
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	dbf9      	blt.n	80025c0 <LCD_SendByte+0x108>
}
 80025cc:	bf00      	nop
 80025ce:	3710      	adds	r7, #16
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	40011000 	.word	0x40011000

080025d8 <LCD_SendCmd>:

void LCD_SendCmd(uint8_t cmd)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
 80025de:	4603      	mov	r3, r0
 80025e0:	71fb      	strb	r3, [r7, #7]
	GPIO_ResetBits(GPIOC, LCD_RS);
 80025e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80025e6:	4805      	ldr	r0, [pc, #20]	; (80025fc <LCD_SendCmd+0x24>)
 80025e8:	f001 f92a 	bl	8003840 <GPIO_ResetBits>
	LCD_SendByte(cmd);
 80025ec:	79fb      	ldrb	r3, [r7, #7]
 80025ee:	4618      	mov	r0, r3
 80025f0:	f7ff ff62 	bl	80024b8 <LCD_SendByte>
}
 80025f4:	bf00      	nop
 80025f6:	3708      	adds	r7, #8
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	40011000 	.word	0x40011000

08002600 <LCD_SendData>:

void LCD_SendData(uint8_t data)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
 8002606:	4603      	mov	r3, r0
 8002608:	71fb      	strb	r3, [r7, #7]
	GPIO_SetBits(GPIOC, LCD_RS);
 800260a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800260e:	4805      	ldr	r0, [pc, #20]	; (8002624 <LCD_SendData+0x24>)
 8002610:	f001 f908 	bl	8003824 <GPIO_SetBits>
	LCD_SendByte(data);
 8002614:	79fb      	ldrb	r3, [r7, #7]
 8002616:	4618      	mov	r0, r3
 8002618:	f7ff ff4e 	bl	80024b8 <LCD_SendByte>
}
 800261c:	bf00      	nop
 800261e:	3708      	adds	r7, #8
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	40011000 	.word	0x40011000

08002628 <LCD_SendText>:

void LCD_SendText(uint8_t * text)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
	while(*text)
 8002630:	e007      	b.n	8002642 <LCD_SendText+0x1a>
	{
		LCD_SendData(*text);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	4618      	mov	r0, r3
 8002638:	f7ff ffe2 	bl	8002600 <LCD_SendData>
		text++;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	3301      	adds	r3, #1
 8002640:	607b      	str	r3, [r7, #4]
	LCD_SendByte(data);
}

void LCD_SendText(uint8_t * text)
{
	while(*text)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d1f3      	bne.n	8002632 <LCD_SendText+0xa>
	{
		LCD_SendData(*text);
		text++;
	}
}
 800264a:	bf00      	nop
 800264c:	3708      	adds	r7, #8
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop

08002654 <LCD_Clear>:

void LCD_Clear(void)
{	
 8002654:	b580      	push	{r7, lr}
 8002656:	af00      	add	r7, sp, #0
	LCD_SendCmd(0x01);
 8002658:	2001      	movs	r0, #1
 800265a:	f7ff ffbd 	bl	80025d8 <LCD_SendCmd>
}
 800265e:	bf00      	nop
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop

08002664 <LCD_GoTo>:

void LCD_GoTo(uint8_t wers, uint8_t kol)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b084      	sub	sp, #16
 8002668:	af00      	add	r7, sp, #0
 800266a:	4603      	mov	r3, r0
 800266c:	460a      	mov	r2, r1
 800266e:	71fb      	strb	r3, [r7, #7]
 8002670:	4613      	mov	r3, r2
 8002672:	71bb      	strb	r3, [r7, #6]
	uint8_t pos = 0;
 8002674:	2300      	movs	r3, #0
 8002676:	73fb      	strb	r3, [r7, #15]
	pos = (wers * 0x40) + kol;
 8002678:	79fb      	ldrb	r3, [r7, #7]
 800267a:	019b      	lsls	r3, r3, #6
 800267c:	b2da      	uxtb	r2, r3
 800267e:	79bb      	ldrb	r3, [r7, #6]
 8002680:	4413      	add	r3, r2
 8002682:	73fb      	strb	r3, [r7, #15]
	pos += 0x80;
 8002684:	7bfb      	ldrb	r3, [r7, #15]
 8002686:	3b80      	subs	r3, #128	; 0x80
 8002688:	73fb      	strb	r3, [r7, #15]
	LCD_SendCmd(pos); 
 800268a:	7bfb      	ldrb	r3, [r7, #15]
 800268c:	4618      	mov	r0, r3
 800268e:	f7ff ffa3 	bl	80025d8 <LCD_SendCmd>
}
 8002692:	bf00      	nop
 8002694:	3710      	adds	r7, #16
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop

0800269c <LCD_Init>:

void LCD_Init(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b082      	sub	sp, #8
 80026a0:	af00      	add	r7, sp, #0
	uint8_t i;
	GPIO_InitTypeDef GPIO_Conf;

  	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 80026a2:	2101      	movs	r1, #1
 80026a4:	2010      	movs	r0, #16
 80026a6:	f000 ff7d 	bl	80035a4 <RCC_APB2PeriphClockCmd>

  	GPIO_Conf.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3 | GPIO_Pin_10 | GPIO_Pin_11 | GPIO_Pin_12;
 80026aa:	f641 430f 	movw	r3, #7183	; 0x1c0f
 80026ae:	803b      	strh	r3, [r7, #0]
  	GPIO_Conf.GPIO_Mode = GPIO_Mode_Out_PP;
 80026b0:	2310      	movs	r3, #16
 80026b2:	70fb      	strb	r3, [r7, #3]
  	GPIO_Conf.GPIO_Speed = GPIO_Speed_50MHz;
 80026b4:	2303      	movs	r3, #3
 80026b6:	70bb      	strb	r3, [r7, #2]
  	GPIO_Init(GPIOC, &GPIO_Conf);
 80026b8:	463b      	mov	r3, r7
 80026ba:	4619      	mov	r1, r3
 80026bc:	4830      	ldr	r0, [pc, #192]	; (8002780 <LCD_Init+0xe4>)
 80026be:	f000 ffad 	bl	800361c <GPIO_Init>

	GPIO_ResetBits(GPIOC, LCD_RS);
 80026c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80026c6:	482e      	ldr	r0, [pc, #184]	; (8002780 <LCD_Init+0xe4>)
 80026c8:	f001 f8ba 	bl	8003840 <GPIO_ResetBits>
	GPIO_ResetBits(GPIOC, LCD_EN);
 80026cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80026d0:	482b      	ldr	r0, [pc, #172]	; (8002780 <LCD_Init+0xe4>)
 80026d2:	f001 f8b5 	bl	8003840 <GPIO_ResetBits>
	for(i = 0; i<3; i++)
 80026d6:	2300      	movs	r3, #0
 80026d8:	71fb      	strb	r3, [r7, #7]
 80026da:	e017      	b.n	800270c <LCD_Init+0x70>
	{
		GPIO_SetBits(GPIOC, LCD_EN); 
 80026dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80026e0:	4827      	ldr	r0, [pc, #156]	; (8002780 <LCD_Init+0xe4>)
 80026e2:	f001 f89f 	bl	8003824 <GPIO_SetBits>
		GPIO_SetBits(GPIOC, LCD_D4 | LCD_D5);
 80026e6:	210c      	movs	r1, #12
 80026e8:	4825      	ldr	r0, [pc, #148]	; (8002780 <LCD_Init+0xe4>)
 80026ea:	f001 f89b 	bl	8003824 <GPIO_SetBits>
		GPIO_ResetBits(GPIOC, LCD_D6 | LCD_D7);
 80026ee:	2103      	movs	r1, #3
 80026f0:	4823      	ldr	r0, [pc, #140]	; (8002780 <LCD_Init+0xe4>)
 80026f2:	f001 f8a5 	bl	8003840 <GPIO_ResetBits>
		GPIO_ResetBits(GPIOC, LCD_EN);
 80026f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80026fa:	4821      	ldr	r0, [pc, #132]	; (8002780 <LCD_Init+0xe4>)
 80026fc:	f001 f8a0 	bl	8003840 <GPIO_ResetBits>
		delay_ms(5);
 8002700:	2005      	movs	r0, #5
 8002702:	f7ff fddd 	bl	80022c0 <delay_ms>
  	GPIO_Conf.GPIO_Speed = GPIO_Speed_50MHz;
  	GPIO_Init(GPIOC, &GPIO_Conf);

	GPIO_ResetBits(GPIOC, LCD_RS);
	GPIO_ResetBits(GPIOC, LCD_EN);
	for(i = 0; i<3; i++)
 8002706:	79fb      	ldrb	r3, [r7, #7]
 8002708:	3301      	adds	r3, #1
 800270a:	71fb      	strb	r3, [r7, #7]
 800270c:	79fb      	ldrb	r3, [r7, #7]
 800270e:	2b02      	cmp	r3, #2
 8002710:	d9e4      	bls.n	80026dc <LCD_Init+0x40>
		GPIO_SetBits(GPIOC, LCD_D4 | LCD_D5);
		GPIO_ResetBits(GPIOC, LCD_D6 | LCD_D7);
		GPIO_ResetBits(GPIOC, LCD_EN);
		delay_ms(5);
	}
	GPIO_SetBits(GPIOC, LCD_EN); 
 8002712:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002716:	481a      	ldr	r0, [pc, #104]	; (8002780 <LCD_Init+0xe4>)
 8002718:	f001 f884 	bl	8003824 <GPIO_SetBits>
	GPIO_SetBits(GPIOC, LCD_D5);
 800271c:	2104      	movs	r1, #4
 800271e:	4818      	ldr	r0, [pc, #96]	; (8002780 <LCD_Init+0xe4>)
 8002720:	f001 f880 	bl	8003824 <GPIO_SetBits>
	GPIO_ResetBits(GPIOC,LCD_D4 | LCD_D6 | LCD_D7);
 8002724:	210b      	movs	r1, #11
 8002726:	4816      	ldr	r0, [pc, #88]	; (8002780 <LCD_Init+0xe4>)
 8002728:	f001 f88a 	bl	8003840 <GPIO_ResetBits>
	GPIO_ResetBits(GPIOC, LCD_EN);
 800272c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002730:	4813      	ldr	r0, [pc, #76]	; (8002780 <LCD_Init+0xe4>)
 8002732:	f001 f885 	bl	8003840 <GPIO_ResetBits>
	delaymikrose(100);
 8002736:	2064      	movs	r0, #100	; 0x64
 8002738:	f7ff fdf2 	bl	8002320 <delaymikrose>
	LCD_SendCmd(0x28);
 800273c:	2028      	movs	r0, #40	; 0x28
 800273e:	f7ff ff4b 	bl	80025d8 <LCD_SendCmd>
	delaymikrose(100);
 8002742:	2064      	movs	r0, #100	; 0x64
 8002744:	f7ff fdec 	bl	8002320 <delaymikrose>
	LCD_SendCmd(0x08);
 8002748:	2008      	movs	r0, #8
 800274a:	f7ff ff45 	bl	80025d8 <LCD_SendCmd>
	delaymikrose(100);
 800274e:	2064      	movs	r0, #100	; 0x64
 8002750:	f7ff fde6 	bl	8002320 <delaymikrose>
	LCD_SendCmd(0x01);
 8002754:	2001      	movs	r0, #1
 8002756:	f7ff ff3f 	bl	80025d8 <LCD_SendCmd>
	delaymilise(3);
 800275a:	2003      	movs	r0, #3
 800275c:	f7ff fdf6 	bl	800234c <delaymilise>
	LCD_SendCmd(0x06);
 8002760:	2006      	movs	r0, #6
 8002762:	f7ff ff39 	bl	80025d8 <LCD_SendCmd>
	delaymikrose(100);
 8002766:	2064      	movs	r0, #100	; 0x64
 8002768:	f7ff fdda 	bl	8002320 <delaymikrose>
	LCD_SendCmd(0x0C);
 800276c:	200c      	movs	r0, #12
 800276e:	f7ff ff33 	bl	80025d8 <LCD_SendCmd>
	delaymikrose(100);
 8002772:	2064      	movs	r0, #100	; 0x64
 8002774:	f7ff fdd4 	bl	8002320 <delaymikrose>
}
 8002778:	bf00      	nop
 800277a:	3708      	adds	r7, #8
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}
 8002780:	40011000 	.word	0x40011000

08002784 <send_char>:
int __io_putchar(int c) {
	send_char(c);
	return c;
}

void send_char(char c) {
 8002784:	b580      	push	{r7, lr}
 8002786:	b082      	sub	sp, #8
 8002788:	af00      	add	r7, sp, #0
 800278a:	4603      	mov	r3, r0
 800278c:	71fb      	strb	r3, [r7, #7]
	while (USART_GetFlagStatus(USART1, USART_FLAG_TXE) == RESET)
 800278e:	bf00      	nop
 8002790:	2180      	movs	r1, #128	; 0x80
 8002792:	4808      	ldr	r0, [pc, #32]	; (80027b4 <send_char+0x30>)
 8002794:	f000 fb9e 	bl	8002ed4 <USART_GetFlagStatus>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d0f8      	beq.n	8002790 <send_char+0xc>
		;
	USART_SendData(USART1, c);
 800279e:	79fb      	ldrb	r3, [r7, #7]
 80027a0:	b29b      	uxth	r3, r3
 80027a2:	4619      	mov	r1, r3
 80027a4:	4803      	ldr	r0, [pc, #12]	; (80027b4 <send_char+0x30>)
 80027a6:	f000 fb73 	bl	8002e90 <USART_SendData>
}
 80027aa:	bf00      	nop
 80027ac:	3708      	adds	r7, #8
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	40013800 	.word	0x40013800

080027b8 <send_string>:

void send_string(const char* s) {
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b082      	sub	sp, #8
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
	while (*s)
 80027c0:	e006      	b.n	80027d0 <send_string+0x18>
		send_char(*s++);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	1c5a      	adds	r2, r3, #1
 80027c6:	607a      	str	r2, [r7, #4]
 80027c8:	781b      	ldrb	r3, [r3, #0]
 80027ca:	4618      	mov	r0, r3
 80027cc:	f7ff ffda 	bl	8002784 <send_char>
		;
	USART_SendData(USART1, c);
}

void send_string(const char* s) {
	while (*s)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	781b      	ldrb	r3, [r3, #0]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d1f4      	bne.n	80027c2 <send_string+0xa>
		send_char(*s++);
}
 80027d8:	bf00      	nop
 80027da:	3708      	adds	r7, #8
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd80      	pop	{r7, pc}

080027e0 <init_wszystko>:
 *      Plik odpowiadajacy za inicjalizacje wszystkich potrzebnych peryferiw do poprawnego
 *      dzialania regulatora
 */
#include "stm32f10x.h"
#include "Init_all.h"
void init_wszystko() {
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b094      	sub	sp, #80	; 0x50
 80027e4:	af00      	add	r7, sp, #0

	/***********************************************
	 * INICJALIZACJA WYMAGANYCH ZEGARW
	 ***********************************************/
	RCC_APB2PeriphClockCmd(
 80027e6:	2101      	movs	r1, #1
 80027e8:	203c      	movs	r0, #60	; 0x3c
 80027ea:	f000 fedb 	bl	80035a4 <RCC_APB2PeriphClockCmd>
			RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC
					| RCC_APB2Periph_GPIOD, ENABLE);
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 80027ee:	2101      	movs	r1, #1
 80027f0:	2001      	movs	r0, #1
 80027f2:	f000 fed7 	bl	80035a4 <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 80027f6:	2101      	movs	r1, #1
 80027f8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80027fc:	f000 fed2 	bl	80035a4 <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 8002800:	2101      	movs	r1, #1
 8002802:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002806:	f000 fecd 	bl	80035a4 <RCC_APB2PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 800280a:	2101      	movs	r1, #1
 800280c:	2002      	movs	r0, #2
 800280e:	f000 fee7 	bl	80035e0 <RCC_APB1PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8002812:	2101      	movs	r1, #1
 8002814:	2001      	movs	r0, #1
 8002816:	f000 fee3 	bl	80035e0 <RCC_APB1PeriphClockCmd>
	RCC_ADCCLKConfig(RCC_PCLK2_Div6);
 800281a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800281e:	f000 fdf7 	bl	8003410 <RCC_ADCCLKConfig>
	USART_InitTypeDef uart;
	ADC_InitTypeDef ADC_InitStructure;
	TIM_TimeBaseInitTypeDef tim;
	TIM_OCInitTypeDef channel;

	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 8002822:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 8002826:	f001 fae1 	bl	8003dec <NVIC_PriorityGroupConfig>
	GPIO_StructInit(&gpio);
 800282a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800282e:	4618      	mov	r0, r3
 8002830:	f000 ffb0 	bl	8003794 <GPIO_StructInit>

	/************************************************
	 * INICJALIZACJA PORTW GPIO
	 ***********************************************/
	gpio.GPIO_Pin = GPIO_Pin_0;
 8002834:	2301      	movs	r3, #1
 8002836:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	gpio.GPIO_Mode = GPIO_Mode_AIN;
 800283a:	2300      	movs	r3, #0
 800283c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	GPIO_Init(GPIOB, &gpio);
 8002840:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002844:	4619      	mov	r1, r3
 8002846:	48e8      	ldr	r0, [pc, #928]	; (8002be8 <init_wszystko+0x408>)
 8002848:	f000 fee8 	bl	800361c <GPIO_Init>

	gpio.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9;
 800284c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002850:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	gpio.GPIO_Mode = GPIO_Mode_Out_PP;
 8002854:	2310      	movs	r3, #16
 8002856:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	GPIO_Init(GPIOC, &gpio);
 800285a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800285e:	4619      	mov	r1, r3
 8002860:	48e2      	ldr	r0, [pc, #904]	; (8002bec <init_wszystko+0x40c>)
 8002862:	f000 fedb 	bl	800361c <GPIO_Init>
/// ADC POMIAR TEMPERATURY
	gpio.GPIO_Pin = GPIO_Pin_0;
 8002866:	2301      	movs	r3, #1
 8002868:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	gpio.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800286c:	2304      	movs	r3, #4
 800286e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	GPIO_Init(GPIOA, &gpio);
 8002872:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002876:	4619      	mov	r1, r3
 8002878:	48dd      	ldr	r0, [pc, #884]	; (8002bf0 <init_wszystko+0x410>)
 800287a:	f000 fecf 	bl	800361c <GPIO_Init>

	gpio.GPIO_Pin = GPIO_Pin_1;
 800287e:	2302      	movs	r3, #2
 8002880:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	gpio.GPIO_Mode = GPIO_Mode_IPU;
 8002884:	2348      	movs	r3, #72	; 0x48
 8002886:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	GPIO_Init(GPIOA, &gpio);
 800288a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800288e:	4619      	mov	r1, r3
 8002890:	48d7      	ldr	r0, [pc, #860]	; (8002bf0 <init_wszystko+0x410>)
 8002892:	f000 fec3 	bl	800361c <GPIO_Init>

	gpio.GPIO_Pin = GPIO_Pin_2;
 8002896:	2304      	movs	r3, #4
 8002898:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	gpio.GPIO_Mode = GPIO_Mode_IPU;
 800289c:	2348      	movs	r3, #72	; 0x48
 800289e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	GPIO_Init(GPIOA, &gpio);
 80028a2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80028a6:	4619      	mov	r1, r3
 80028a8:	48d1      	ldr	r0, [pc, #836]	; (8002bf0 <init_wszystko+0x410>)
 80028aa:	f000 feb7 	bl	800361c <GPIO_Init>

	gpio.GPIO_Pin = GPIO_Pin_3;
 80028ae:	2308      	movs	r3, #8
 80028b0:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	gpio.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80028b4:	2304      	movs	r3, #4
 80028b6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	GPIO_Init(GPIOA, &gpio);
 80028ba:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80028be:	4619      	mov	r1, r3
 80028c0:	48cb      	ldr	r0, [pc, #812]	; (8002bf0 <init_wszystko+0x410>)
 80028c2:	f000 feab 	bl	800361c <GPIO_Init>
/// USART1 TX
	gpio.GPIO_Pin = GPIO_Pin_9;
 80028c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80028ca:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	gpio.GPIO_Mode = GPIO_Mode_AF_PP;
 80028ce:	2318      	movs	r3, #24
 80028d0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	GPIO_Init(GPIOA, &gpio);
 80028d4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80028d8:	4619      	mov	r1, r3
 80028da:	48c5      	ldr	r0, [pc, #788]	; (8002bf0 <init_wszystko+0x410>)
 80028dc:	f000 fe9e 	bl	800361c <GPIO_Init>
///USART1 RX
	gpio.GPIO_Pin = GPIO_Pin_10;
 80028e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028e4:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	gpio.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80028e8:	2304      	movs	r3, #4
 80028ea:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	GPIO_Init(GPIOA, &gpio);
 80028ee:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80028f2:	4619      	mov	r1, r3
 80028f4:	48be      	ldr	r0, [pc, #760]	; (8002bf0 <init_wszystko+0x410>)
 80028f6:	f000 fe91 	bl	800361c <GPIO_Init>

	gpio.GPIO_Pin = GPIO_Pin_4;
 80028fa:	2310      	movs	r3, #16
 80028fc:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	gpio.GPIO_Mode = GPIO_Mode_IPU;
 8002900:	2348      	movs	r3, #72	; 0x48
 8002902:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	GPIO_Init(GPIOA, &gpio);
 8002906:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800290a:	4619      	mov	r1, r3
 800290c:	48b8      	ldr	r0, [pc, #736]	; (8002bf0 <init_wszystko+0x410>)
 800290e:	f000 fe85 	bl	800361c <GPIO_Init>

	gpio.GPIO_Pin = GPIO_Pin_7;
 8002912:	2380      	movs	r3, #128	; 0x80
 8002914:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	gpio.GPIO_Mode = GPIO_Mode_Out_PP;
 8002918:	2310      	movs	r3, #16
 800291a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	GPIO_Init(GPIOC, &gpio);
 800291e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002922:	4619      	mov	r1, r3
 8002924:	48b1      	ldr	r0, [pc, #708]	; (8002bec <init_wszystko+0x40c>)
 8002926:	f000 fe79 	bl	800361c <GPIO_Init>

	gpio.GPIO_Pin = GPIO_Pin_6;
 800292a:	2340      	movs	r3, #64	; 0x40
 800292c:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	gpio.GPIO_Mode = GPIO_Mode_AF_PP;
 8002930:	2318      	movs	r3, #24
 8002932:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	GPIO_Init(GPIOA, &gpio);
 8002936:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800293a:	4619      	mov	r1, r3
 800293c:	48ac      	ldr	r0, [pc, #688]	; (8002bf0 <init_wszystko+0x410>)
 800293e:	f000 fe6d 	bl	800361c <GPIO_Init>
	/************************************************
	 * INICJALIZACJA PWM/
	/* Zegar 24MHz, okres PWM 100ms*/

	TIM_TimeBaseStructInit(&tim);
 8002942:	f107 0310 	add.w	r3, r7, #16
 8002946:	4618      	mov	r0, r3
 8002948:	f000 fc5e 	bl	8003208 <TIM_TimeBaseStructInit>
	tim.TIM_CounterMode = TIM_CounterMode_Up;
 800294c:	2300      	movs	r3, #0
 800294e:	827b      	strh	r3, [r7, #18]
	tim.TIM_Prescaler = 240 - 1;
 8002950:	23ef      	movs	r3, #239	; 0xef
 8002952:	823b      	strh	r3, [r7, #16]
	tim.TIM_Period = 10000 - 1;
 8002954:	f242 730f 	movw	r3, #9999	; 0x270f
 8002958:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseInit(TIM3, &tim);
 800295a:	f107 0310 	add.w	r3, r7, #16
 800295e:	4619      	mov	r1, r3
 8002960:	48a4      	ldr	r0, [pc, #656]	; (8002bf4 <init_wszystko+0x414>)
 8002962:	f000 fb49 	bl	8002ff8 <TIM_TimeBaseInit>

	TIM_OCStructInit(&channel);
 8002966:	463b      	mov	r3, r7
 8002968:	4618      	mov	r0, r3
 800296a:	f000 fc67 	bl	800323c <TIM_OCStructInit>
	channel.TIM_OCMode = TIM_OCMode_PWM1;
 800296e:	2360      	movs	r3, #96	; 0x60
 8002970:	803b      	strh	r3, [r7, #0]
	channel.TIM_OutputState = TIM_OutputState_Enable;
 8002972:	2301      	movs	r3, #1
 8002974:	807b      	strh	r3, [r7, #2]

	TIM_OC1Init(TIM3, &channel);
 8002976:	463b      	mov	r3, r7
 8002978:	4619      	mov	r1, r3
 800297a:	489e      	ldr	r0, [pc, #632]	; (8002bf4 <init_wszystko+0x414>)
 800297c:	f000 fbb8 	bl	80030f0 <TIM_OC1Init>
	TIM_OC1PreloadConfig(TIM3, TIM_OCPreload_Enable);
 8002980:	2108      	movs	r1, #8
 8002982:	489c      	ldr	r0, [pc, #624]	; (8002bf4 <init_wszystko+0x414>)
 8002984:	f000 fce0 	bl	8003348 <TIM_OC1PreloadConfig>
	TIM_ARRPreloadConfig(TIM3, ENABLE);
 8002988:	2101      	movs	r1, #1
 800298a:	489a      	ldr	r0, [pc, #616]	; (8002bf4 <init_wszystko+0x414>)
 800298c:	f000 fcbc 	bl	8003308 <TIM_ARRPreloadConfig>

	TIM_Cmd(TIM3, ENABLE);
 8002990:	2101      	movs	r1, #1
 8002992:	4898      	ldr	r0, [pc, #608]	; (8002bf4 <init_wszystko+0x414>)
 8002994:	f000 fc74 	bl	8003280 <TIM_Cmd>

	nvic.NVIC_IRQChannel = TIM3_IRQn;
 8002998:	231d      	movs	r3, #29
 800299a:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
	nvic.NVIC_IRQChannelPreemptionPriority = 0;
 800299e:	2300      	movs	r3, #0
 80029a0:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
	nvic.NVIC_IRQChannelSubPriority = 2;
 80029a4:	2302      	movs	r3, #2
 80029a6:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	nvic.NVIC_IRQChannelCmd = ENABLE;
 80029aa:	2301      	movs	r3, #1
 80029ac:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	NVIC_Init(&nvic);
 80029b0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80029b4:	4618      	mov	r0, r3
 80029b6:	f001 fa2b 	bl	8003e10 <NVIC_Init>
	/************************************************
	 * INICJALIZACJA TIMERA TAKTUJACEGO
	 ***********************************************/
	/*Zegar 24MHz, czestotliwosc pomiaru 10Hz*/
	TIM_TimeBaseStructInit(&tim);
 80029ba:	f107 0310 	add.w	r3, r7, #16
 80029be:	4618      	mov	r0, r3
 80029c0:	f000 fc22 	bl	8003208 <TIM_TimeBaseStructInit>
	tim.TIM_CounterMode = TIM_CounterMode_Up;
 80029c4:	2300      	movs	r3, #0
 80029c6:	827b      	strh	r3, [r7, #18]
	tim.TIM_Prescaler = 2400 - 1;
 80029c8:	f640 135f 	movw	r3, #2399	; 0x95f
 80029cc:	823b      	strh	r3, [r7, #16]
	tim.TIM_Period = 1000 - 1;
 80029ce:	f240 33e7 	movw	r3, #999	; 0x3e7
 80029d2:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseInit(TIM2, &tim);
 80029d4:	f107 0310 	add.w	r3, r7, #16
 80029d8:	4619      	mov	r1, r3
 80029da:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80029de:	f000 fb0b 	bl	8002ff8 <TIM_TimeBaseInit>

	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 80029e2:	2201      	movs	r2, #1
 80029e4:	2101      	movs	r1, #1
 80029e6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80029ea:	f000 fc69 	bl	80032c0 <TIM_ITConfig>
	TIM_Cmd(TIM2, ENABLE);
 80029ee:	2101      	movs	r1, #1
 80029f0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80029f4:	f000 fc44 	bl	8003280 <TIM_Cmd>

	nvic.NVIC_IRQChannel = TIM2_IRQn;
 80029f8:	231c      	movs	r3, #28
 80029fa:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
	nvic.NVIC_IRQChannelPreemptionPriority = 0;
 80029fe:	2300      	movs	r3, #0
 8002a00:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
	nvic.NVIC_IRQChannelSubPriority = 0;
 8002a04:	2300      	movs	r3, #0
 8002a06:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	nvic.NVIC_IRQChannelCmd = ENABLE;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	NVIC_Init(&nvic);
 8002a10:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002a14:	4618      	mov	r0, r3
 8002a16:	f001 f9fb 	bl	8003e10 <NVIC_Init>
	 ***********************************************/
	/* Baud rate= 115200*
	 * TX-> A9
	 * RX-> A10 */

	USART_StructInit(&uart);
 8002a1a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f000 f9b2 	bl	8002d88 <USART_StructInit>
	uart.USART_BaudRate = 115200;
 8002a24:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002a28:	633b      	str	r3, [r7, #48]	; 0x30
	USART_Init(USART1, &uart);
 8002a2a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002a2e:	4619      	mov	r1, r3
 8002a30:	4871      	ldr	r0, [pc, #452]	; (8002bf8 <init_wszystko+0x418>)
 8002a32:	f000 f8ef 	bl	8002c14 <USART_Init>

	USART_Cmd(USART1, ENABLE);
 8002a36:	2101      	movs	r1, #1
 8002a38:	486f      	ldr	r0, [pc, #444]	; (8002bf8 <init_wszystko+0x418>)
 8002a3a:	f000 f9c1 	bl	8002dc0 <USART_Cmd>
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8002a3e:	2201      	movs	r2, #1
 8002a40:	f240 5125 	movw	r1, #1317	; 0x525
 8002a44:	486c      	ldr	r0, [pc, #432]	; (8002bf8 <init_wszystko+0x418>)
 8002a46:	f000 f9db 	bl	8002e00 <USART_ITConfig>
	nvic.NVIC_IRQChannel = USART1_IRQn;
 8002a4a:	2325      	movs	r3, #37	; 0x25
 8002a4c:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
	nvic.NVIC_IRQChannelPreemptionPriority = 0x01;
 8002a50:	2301      	movs	r3, #1
 8002a52:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
	nvic.NVIC_IRQChannelSubPriority = 0x01;
 8002a56:	2301      	movs	r3, #1
 8002a58:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	nvic.NVIC_IRQChannelCmd = ENABLE;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	NVIC_Init(&nvic);
 8002a62:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002a66:	4618      	mov	r0, r3
 8002a68:	f001 f9d2 	bl	8003e10 <NVIC_Init>
	/************************************************
	 * INICJALIZACJA PRZERWA I WEKTORA NVIC
	 ***********************************************/
	/*Rowne priorytety dla wszystkich przeciskw*/

	GPIO_EXTILineConfig(GPIO_PortSourceGPIOA, GPIO_PinSource0);
 8002a6c:	2100      	movs	r1, #0
 8002a6e:	2000      	movs	r0, #0
 8002a70:	f000 fef4 	bl	800385c <GPIO_EXTILineConfig>
	GPIO_EXTILineConfig(GPIO_PortSourceGPIOA, GPIO_PinSource1);
 8002a74:	2101      	movs	r1, #1
 8002a76:	2000      	movs	r0, #0
 8002a78:	f000 fef0 	bl	800385c <GPIO_EXTILineConfig>
	GPIO_EXTILineConfig(GPIO_PortSourceGPIOA, GPIO_PinSource2);
 8002a7c:	2102      	movs	r1, #2
 8002a7e:	2000      	movs	r0, #0
 8002a80:	f000 feec 	bl	800385c <GPIO_EXTILineConfig>
	EXTI_StructInit(&exti);
 8002a84:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f000 ff9b 	bl	80039c4 <EXTI_StructInit>
	exti.EXTI_Line = EXTI_Line1;
 8002a8e:	2302      	movs	r3, #2
 8002a90:	647b      	str	r3, [r7, #68]	; 0x44
	exti.EXTI_Mode = EXTI_Mode_Interrupt;
 8002a92:	2300      	movs	r3, #0
 8002a94:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	exti.EXTI_Trigger = EXTI_Trigger_Falling;
 8002a98:	230c      	movs	r3, #12
 8002a9a:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
	exti.EXTI_LineCmd = ENABLE;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
	EXTI_Init(&exti);
 8002aa4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f000 ff19 	bl	80038e0 <EXTI_Init>

	exti.EXTI_Line = EXTI_Line0;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	647b      	str	r3, [r7, #68]	; 0x44
	exti.EXTI_Mode = EXTI_Mode_Interrupt;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	exti.EXTI_Trigger = EXTI_Trigger_Falling;
 8002ab8:	230c      	movs	r3, #12
 8002aba:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
	exti.EXTI_LineCmd = ENABLE;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
	EXTI_Init(&exti);
 8002ac4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f000 ff09 	bl	80038e0 <EXTI_Init>

	EXTI_StructInit(&exti);
 8002ace:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f000 ff76 	bl	80039c4 <EXTI_StructInit>
	exti.EXTI_Line = EXTI_Line2;
 8002ad8:	2304      	movs	r3, #4
 8002ada:	647b      	str	r3, [r7, #68]	; 0x44
	exti.EXTI_Mode = EXTI_Mode_Interrupt;
 8002adc:	2300      	movs	r3, #0
 8002ade:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	exti.EXTI_Trigger = EXTI_Trigger_Falling;
 8002ae2:	230c      	movs	r3, #12
 8002ae4:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
	exti.EXTI_LineCmd = ENABLE;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
	EXTI_Init(&exti);
 8002aee:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002af2:	4618      	mov	r0, r3
 8002af4:	f000 fef4 	bl	80038e0 <EXTI_Init>

	nvic.NVIC_IRQChannel = EXTI1_IRQn;
 8002af8:	2307      	movs	r3, #7
 8002afa:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
	nvic.NVIC_IRQChannelPreemptionPriority = 0x00;
 8002afe:	2300      	movs	r3, #0
 8002b00:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
	nvic.NVIC_IRQChannelSubPriority = 0x01;
 8002b04:	2301      	movs	r3, #1
 8002b06:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	nvic.NVIC_IRQChannelCmd = ENABLE;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	NVIC_Init(&nvic);
 8002b10:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002b14:	4618      	mov	r0, r3
 8002b16:	f001 f97b 	bl	8003e10 <NVIC_Init>

	nvic.NVIC_IRQChannel = EXTI0_IRQn;
 8002b1a:	2306      	movs	r3, #6
 8002b1c:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
	nvic.NVIC_IRQChannelPreemptionPriority = 0x00;
 8002b20:	2300      	movs	r3, #0
 8002b22:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
	nvic.NVIC_IRQChannelSubPriority = 0x01;
 8002b26:	2301      	movs	r3, #1
 8002b28:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	nvic.NVIC_IRQChannelCmd = ENABLE;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	NVIC_Init(&nvic);
 8002b32:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002b36:	4618      	mov	r0, r3
 8002b38:	f001 f96a 	bl	8003e10 <NVIC_Init>

	nvic.NVIC_IRQChannel = EXTI2_IRQn;
 8002b3c:	2308      	movs	r3, #8
 8002b3e:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
	nvic.NVIC_IRQChannelPreemptionPriority = 0x00;
 8002b42:	2300      	movs	r3, #0
 8002b44:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
	nvic.NVIC_IRQChannelSubPriority = 0x01;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	nvic.NVIC_IRQChannelCmd = ENABLE;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	NVIC_Init(&nvic);
 8002b54:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f001 f959 	bl	8003e10 <NVIC_Init>
	/************************************************
	 * INICJALIZACJA ADC
	 ***********************************************/
	/*ADC1
	 *Channel 8*/
	ADC_StructInit(&ADC_InitStructure);
 8002b5e:	f107 031c 	add.w	r3, r7, #28
 8002b62:	4618      	mov	r0, r3
 8002b64:	f000 ffc8 	bl	8003af8 <ADC_StructInit>
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	ADC_InitStructure.ADC_NbrOfChannel = 8;
 8002b6e:	2308      	movs	r3, #8
 8002b70:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 8002b74:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 8002b78:	627b      	str	r3, [r7, #36]	; 0x24
	ADC_Init(ADC1, &ADC_InitStructure);
 8002b7a:	f107 031c 	add.w	r3, r7, #28
 8002b7e:	4619      	mov	r1, r3
 8002b80:	481e      	ldr	r0, [pc, #120]	; (8002bfc <init_wszystko+0x41c>)
 8002b82:	f000 ff67 	bl	8003a54 <ADC_Init>

	ADC_RegularChannelConfig(ADC1, ADC_Channel_8, 1, ADC_SampleTime_71Cycles5);
 8002b86:	2306      	movs	r3, #6
 8002b88:	2201      	movs	r2, #1
 8002b8a:	2108      	movs	r1, #8
 8002b8c:	481b      	ldr	r0, [pc, #108]	; (8002bfc <init_wszystko+0x41c>)
 8002b8e:	f001 f857 	bl	8003c40 <ADC_RegularChannelConfig>
	ADC_Cmd(ADC1, ENABLE);
 8002b92:	2101      	movs	r1, #1
 8002b94:	4819      	ldr	r0, [pc, #100]	; (8002bfc <init_wszystko+0x41c>)
 8002b96:	f000 ffcb 	bl	8003b30 <ADC_Cmd>

	ADC_ResetCalibration(ADC1);
 8002b9a:	4818      	ldr	r0, [pc, #96]	; (8002bfc <init_wszystko+0x41c>)
 8002b9c:	f000 ffe4 	bl	8003b68 <ADC_ResetCalibration>
	while (ADC_GetResetCalibrationStatus(ADC1))
 8002ba0:	bf00      	nop
 8002ba2:	4816      	ldr	r0, [pc, #88]	; (8002bfc <init_wszystko+0x41c>)
 8002ba4:	f000 fff0 	bl	8003b88 <ADC_GetResetCalibrationStatus>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d1f9      	bne.n	8002ba2 <init_wszystko+0x3c2>
		;

	ADC_StartCalibration(ADC1);
 8002bae:	4813      	ldr	r0, [pc, #76]	; (8002bfc <init_wszystko+0x41c>)
 8002bb0:	f001 f802 	bl	8003bb8 <ADC_StartCalibration>
	while (ADC_GetCalibrationStatus(ADC1))
 8002bb4:	bf00      	nop
 8002bb6:	4811      	ldr	r0, [pc, #68]	; (8002bfc <init_wszystko+0x41c>)
 8002bb8:	f001 f80e 	bl	8003bd8 <ADC_GetCalibrationStatus>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d1f9      	bne.n	8002bb6 <init_wszystko+0x3d6>
		;

	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8002bc2:	2101      	movs	r1, #1
 8002bc4:	480d      	ldr	r0, [pc, #52]	; (8002bfc <init_wszystko+0x41c>)
 8002bc6:	f001 f81f 	bl	8003c08 <ADC_SoftwareStartConvCmd>
	/************************************************
	 *  INICJALIZACJA LCD
	 ***********************************************/
	GPIO_SetBits(GPIOC, GPIO_Pin_9);
 8002bca:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002bce:	4807      	ldr	r0, [pc, #28]	; (8002bec <init_wszystko+0x40c>)
 8002bd0:	f000 fe28 	bl	8003824 <GPIO_SetBits>
	LCD_Init();
 8002bd4:	f7ff fd62 	bl	800269c <LCD_Init>
	LCD_Clear();
 8002bd8:	f7ff fd3c 	bl	8002654 <LCD_Clear>
	LCD_GoTo(0, 0);
 8002bdc:	2100      	movs	r1, #0
 8002bde:	2000      	movs	r0, #0
 8002be0:	f7ff fd40 	bl	8002664 <LCD_GoTo>
 8002be4:	e00c      	b.n	8002c00 <init_wszystko+0x420>
 8002be6:	bf00      	nop
 8002be8:	40010c00 	.word	0x40010c00
 8002bec:	40011000 	.word	0x40011000
 8002bf0:	40010800 	.word	0x40010800
 8002bf4:	40000400 	.word	0x40000400
 8002bf8:	40013800 	.word	0x40013800
 8002bfc:	40012400 	.word	0x40012400
	LCD_SendText("Gotowy");
 8002c00:	4803      	ldr	r0, [pc, #12]	; (8002c10 <init_wszystko+0x430>)
 8002c02:	f7ff fd11 	bl	8002628 <LCD_SendText>
}
 8002c06:	bf00      	nop
 8002c08:	3750      	adds	r7, #80	; 0x50
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	080040f8 	.word	0x080040f8

08002c14 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b08c      	sub	sp, #48	; 0x30
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
 8002c1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c22:	2300      	movs	r3, #0
 8002c24:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 8002c26:	2300      	movs	r3, #0
 8002c28:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	8a1b      	ldrh	r3, [r3, #16]
 8002c3a:	b29b      	uxth	r3, r3
 8002c3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8002c3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c40:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8002c44:	4013      	ands	r3, r2
 8002c46:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	88db      	ldrh	r3, [r3, #6]
 8002c4c:	461a      	mov	r2, r3
 8002c4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c50:	4313      	orrs	r3, r2
 8002c52:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8002c54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c56:	b29a      	uxth	r2, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	899b      	ldrh	r3, [r3, #12]
 8002c60:	b29b      	uxth	r3, r3
 8002c62:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8002c64:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c66:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	889a      	ldrh	r2, [r3, #4]
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	891b      	ldrh	r3, [r3, #8]
 8002c76:	4313      	orrs	r3, r2
 8002c78:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	895b      	ldrh	r3, [r3, #10]
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	b29b      	uxth	r3, r3
 8002c82:	461a      	mov	r2, r3
 8002c84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c86:	4313      	orrs	r3, r2
 8002c88:	62fb      	str	r3, [r7, #44]	; 0x2c
            USART_InitStruct->USART_Mode;
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8002c8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c8c:	b29a      	uxth	r2, r3
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	8a9b      	ldrh	r3, [r3, #20]
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8002c9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c9c:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	899b      	ldrh	r3, [r3, #12]
 8002ca8:	461a      	mov	r2, r3
 8002caa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cac:	4313      	orrs	r3, r2
 8002cae:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8002cb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cb2:	b29a      	uxth	r2, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8002cb8:	f107 0308 	add.w	r3, r7, #8
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f000 fbc3 	bl	8003448 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8002cc2:	69fb      	ldr	r3, [r7, #28]
 8002cc4:	4a2e      	ldr	r2, [pc, #184]	; (8002d80 <USART_Init+0x16c>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d102      	bne.n	8002cd0 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	62bb      	str	r3, [r7, #40]	; 0x28
 8002cce:	e001      	b.n	8002cd4 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	899b      	ldrh	r3, [r3, #12]
 8002cd8:	b29b      	uxth	r3, r3
 8002cda:	b21b      	sxth	r3, r3
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	da0c      	bge.n	8002cfa <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8002ce0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002ce2:	4613      	mov	r3, r2
 8002ce4:	009b      	lsls	r3, r3, #2
 8002ce6:	4413      	add	r3, r2
 8002ce8:	009a      	lsls	r2, r3, #2
 8002cea:	441a      	add	r2, r3
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	005b      	lsls	r3, r3, #1
 8002cf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cf6:	627b      	str	r3, [r7, #36]	; 0x24
 8002cf8:	e00b      	b.n	8002d12 <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8002cfa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002cfc:	4613      	mov	r3, r2
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	4413      	add	r3, r2
 8002d02:	009a      	lsls	r2, r3, #2
 8002d04:	441a      	add	r2, r3
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d10:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 8002d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d14:	4a1b      	ldr	r2, [pc, #108]	; (8002d84 <USART_Init+0x170>)
 8002d16:	fba2 2303 	umull	r2, r3, r2, r3
 8002d1a:	095b      	lsrs	r3, r3, #5
 8002d1c:	011b      	lsls	r3, r3, #4
 8002d1e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8002d20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d22:	091b      	lsrs	r3, r3, #4
 8002d24:	2264      	movs	r2, #100	; 0x64
 8002d26:	fb02 f303 	mul.w	r3, r2, r3
 8002d2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	899b      	ldrh	r3, [r3, #12]
 8002d34:	b29b      	uxth	r3, r3
 8002d36:	b21b      	sxth	r3, r3
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	da0c      	bge.n	8002d56 <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8002d3c:	6a3b      	ldr	r3, [r7, #32]
 8002d3e:	00db      	lsls	r3, r3, #3
 8002d40:	3332      	adds	r3, #50	; 0x32
 8002d42:	4a10      	ldr	r2, [pc, #64]	; (8002d84 <USART_Init+0x170>)
 8002d44:	fba2 2303 	umull	r2, r3, r2, r3
 8002d48:	095b      	lsrs	r3, r3, #5
 8002d4a:	f003 0307 	and.w	r3, r3, #7
 8002d4e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d50:	4313      	orrs	r3, r2
 8002d52:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002d54:	e00b      	b.n	8002d6e <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8002d56:	6a3b      	ldr	r3, [r7, #32]
 8002d58:	011b      	lsls	r3, r3, #4
 8002d5a:	3332      	adds	r3, #50	; 0x32
 8002d5c:	4a09      	ldr	r2, [pc, #36]	; (8002d84 <USART_Init+0x170>)
 8002d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d62:	095b      	lsrs	r3, r3, #5
 8002d64:	f003 030f 	and.w	r3, r3, #15
 8002d68:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8002d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d70:	b29a      	uxth	r2, r3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	811a      	strh	r2, [r3, #8]
}
 8002d76:	bf00      	nop
 8002d78:	3730      	adds	r7, #48	; 0x30
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	40013800 	.word	0x40013800
 8002d84:	51eb851f 	.word	0x51eb851f

08002d88 <USART_StructInit>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002d96:	601a      	str	r2, [r3, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	809a      	strh	r2, [r3, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2200      	movs	r2, #0
 8002da2:	80da      	strh	r2, [r3, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2200      	movs	r2, #0
 8002da8:	811a      	strh	r2, [r3, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	220c      	movs	r2, #12
 8002dae:	815a      	strh	r2, [r3, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2200      	movs	r2, #0
 8002db4:	819a      	strh	r2, [r3, #12]
}
 8002db6:	bf00      	nop
 8002db8:	370c      	adds	r7, #12
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bc80      	pop	{r7}
 8002dbe:	4770      	bx	lr

08002dc0 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
 8002dc8:	460b      	mov	r3, r1
 8002dca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002dcc:	78fb      	ldrb	r3, [r7, #3]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d008      	beq.n	8002de4 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	899b      	ldrh	r3, [r3, #12]
 8002dd6:	b29b      	uxth	r3, r3
 8002dd8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002ddc:	b29a      	uxth	r2, r3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 8002de2:	e007      	b.n	8002df4 <USART_Cmd+0x34>
    USARTx->CR1 |= CR1_UE_Set;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	899b      	ldrh	r3, [r3, #12]
 8002de8:	b29b      	uxth	r3, r3
 8002dea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002dee:	b29a      	uxth	r2, r3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	819a      	strh	r2, [r3, #12]
  }
}
 8002df4:	bf00      	nop
 8002df6:	370c      	adds	r7, #12
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bc80      	pop	{r7}
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop

08002e00 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b087      	sub	sp, #28
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	460b      	mov	r3, r1
 8002e0a:	807b      	strh	r3, [r7, #2]
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8002e10:	2300      	movs	r3, #0
 8002e12:	613b      	str	r3, [r7, #16]
 8002e14:	2300      	movs	r3, #0
 8002e16:	60fb      	str	r3, [r7, #12]
 8002e18:	2300      	movs	r3, #0
 8002e1a:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8002e24:	887b      	ldrh	r3, [r7, #2]
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	095b      	lsrs	r3, r3, #5
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 8002e2e:	887b      	ldrh	r3, [r7, #2]
 8002e30:	f003 031f 	and.w	r3, r3, #31
 8002e34:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8002e36:	2201      	movs	r2, #1
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3e:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d103      	bne.n	8002e4e <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	330c      	adds	r3, #12
 8002e4a:	617b      	str	r3, [r7, #20]
 8002e4c:	e009      	b.n	8002e62 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	2b02      	cmp	r3, #2
 8002e52:	d103      	bne.n	8002e5c <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	3310      	adds	r3, #16
 8002e58:	617b      	str	r3, [r7, #20]
 8002e5a:	e002      	b.n	8002e62 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	3314      	adds	r3, #20
 8002e60:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8002e62:	787b      	ldrb	r3, [r7, #1]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d006      	beq.n	8002e76 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	697a      	ldr	r2, [r7, #20]
 8002e6c:	6811      	ldr	r1, [r2, #0]
 8002e6e:	68ba      	ldr	r2, [r7, #8]
 8002e70:	430a      	orrs	r2, r1
 8002e72:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8002e74:	e006      	b.n	8002e84 <USART_ITConfig+0x84>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	697a      	ldr	r2, [r7, #20]
 8002e7a:	6811      	ldr	r1, [r2, #0]
 8002e7c:	68ba      	ldr	r2, [r7, #8]
 8002e7e:	43d2      	mvns	r2, r2
 8002e80:	400a      	ands	r2, r1
 8002e82:	601a      	str	r2, [r3, #0]
  }
}
 8002e84:	bf00      	nop
 8002e86:	371c      	adds	r7, #28
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bc80      	pop	{r7}
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop

08002e90 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
 8002e98:	460b      	mov	r3, r1
 8002e9a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8002e9c:	887b      	ldrh	r3, [r7, #2]
 8002e9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ea2:	b29a      	uxth	r2, r3
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	809a      	strh	r2, [r3, #4]
}
 8002ea8:	bf00      	nop
 8002eaa:	370c      	adds	r7, #12
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bc80      	pop	{r7}
 8002eb0:	4770      	bx	lr
 8002eb2:	bf00      	nop

08002eb4 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	889b      	ldrh	r3, [r3, #4]
 8002ec0:	b29b      	uxth	r3, r3
 8002ec2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ec6:	b29b      	uxth	r3, r3
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	370c      	adds	r7, #12
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bc80      	pop	{r7}
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop

08002ed4 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b085      	sub	sp, #20
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
 8002edc:	460b      	mov	r3, r1
 8002ede:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	881b      	ldrh	r3, [r3, #0]
 8002ee8:	b29a      	uxth	r2, r3
 8002eea:	887b      	ldrh	r3, [r7, #2]
 8002eec:	4013      	ands	r3, r2
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d002      	beq.n	8002efa <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	73fb      	strb	r3, [r7, #15]
 8002ef8:	e001      	b.n	8002efe <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8002efa:	2300      	movs	r3, #0
 8002efc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002efe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3714      	adds	r7, #20
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bc80      	pop	{r7}
 8002f08:	4770      	bx	lr
 8002f0a:	bf00      	nop

08002f0c <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b087      	sub	sp, #28
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	460b      	mov	r3, r1
 8002f16:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	60fb      	str	r3, [r7, #12]
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	617b      	str	r3, [r7, #20]
 8002f20:	2300      	movs	r3, #0
 8002f22:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8002f24:	2300      	movs	r3, #0
 8002f26:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8002f28:	887b      	ldrh	r3, [r7, #2]
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	095b      	lsrs	r3, r3, #5
 8002f2e:	b2db      	uxtb	r3, r3
 8002f30:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 8002f32:	887b      	ldrh	r3, [r7, #2]
 8002f34:	f003 031f 	and.w	r3, r3, #31
 8002f38:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f42:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d107      	bne.n	8002f5a <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	899b      	ldrh	r3, [r3, #12]
 8002f4e:	b29b      	uxth	r3, r3
 8002f50:	461a      	mov	r2, r3
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	4013      	ands	r3, r2
 8002f56:	617b      	str	r3, [r7, #20]
 8002f58:	e011      	b.n	8002f7e <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	2b02      	cmp	r3, #2
 8002f5e:	d107      	bne.n	8002f70 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	8a1b      	ldrh	r3, [r3, #16]
 8002f64:	b29b      	uxth	r3, r3
 8002f66:	461a      	mov	r2, r3
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	617b      	str	r3, [r7, #20]
 8002f6e:	e006      	b.n	8002f7e <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	8a9b      	ldrh	r3, [r3, #20]
 8002f74:	b29b      	uxth	r3, r3
 8002f76:	461a      	mov	r2, r3
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8002f7e:	887b      	ldrh	r3, [r7, #2]
 8002f80:	0a1b      	lsrs	r3, r3, #8
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8002f86:	2201      	movs	r2, #1
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8e:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	881b      	ldrh	r3, [r3, #0]
 8002f94:	b29b      	uxth	r3, r3
 8002f96:	461a      	mov	r2, r3
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d005      	beq.n	8002fb0 <USART_GetITStatus+0xa4>
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d002      	beq.n	8002fb0 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8002faa:	2301      	movs	r3, #1
 8002fac:	74fb      	strb	r3, [r7, #19]
 8002fae:	e001      	b.n	8002fb4 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8002fb4:	7cfb      	ldrb	r3, [r7, #19]
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	371c      	adds	r7, #28
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bc80      	pop	{r7}
 8002fbe:	4770      	bx	lr

08002fc0 <USART_ClearITPendingBit>:
  *   - TXE pending bit is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b085      	sub	sp, #20
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	460b      	mov	r3, r1
 8002fca:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	81fb      	strh	r3, [r7, #14]
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  bitpos = USART_IT >> 0x08;
 8002fd4:	887b      	ldrh	r3, [r7, #2]
 8002fd6:	0a1b      	lsrs	r3, r3, #8
 8002fd8:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8002fda:	89fb      	ldrh	r3, [r7, #14]
 8002fdc:	2201      	movs	r2, #1
 8002fde:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe2:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8002fe4:	89bb      	ldrh	r3, [r7, #12]
 8002fe6:	43db      	mvns	r3, r3
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	801a      	strh	r2, [r3, #0]
}
 8002fee:	bf00      	nop
 8002ff0:	3714      	adds	r7, #20
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bc80      	pop	{r7}
 8002ff6:	4770      	bx	lr

08002ff8 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b085      	sub	sp, #20
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
 8003000:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8003002:	2300      	movs	r3, #0
 8003004:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	881b      	ldrh	r3, [r3, #0]
 800300a:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	4a2e      	ldr	r2, [pc, #184]	; (80030c8 <TIM_TimeBaseInit+0xd0>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d013      	beq.n	800303c <TIM_TimeBaseInit+0x44>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	4a2d      	ldr	r2, [pc, #180]	; (80030cc <TIM_TimeBaseInit+0xd4>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d00f      	beq.n	800303c <TIM_TimeBaseInit+0x44>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003022:	d00b      	beq.n	800303c <TIM_TimeBaseInit+0x44>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	4a2a      	ldr	r2, [pc, #168]	; (80030d0 <TIM_TimeBaseInit+0xd8>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d007      	beq.n	800303c <TIM_TimeBaseInit+0x44>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	4a29      	ldr	r2, [pc, #164]	; (80030d4 <TIM_TimeBaseInit+0xdc>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d003      	beq.n	800303c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	4a28      	ldr	r2, [pc, #160]	; (80030d8 <TIM_TimeBaseInit+0xe0>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d108      	bne.n	800304e <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 800303c:	89fb      	ldrh	r3, [r7, #14]
 800303e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003042:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	885a      	ldrh	r2, [r3, #2]
 8003048:	89fb      	ldrh	r3, [r7, #14]
 800304a:	4313      	orrs	r3, r2
 800304c:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	4a22      	ldr	r2, [pc, #136]	; (80030dc <TIM_TimeBaseInit+0xe4>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d00c      	beq.n	8003070 <TIM_TimeBaseInit+0x78>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	4a21      	ldr	r2, [pc, #132]	; (80030e0 <TIM_TimeBaseInit+0xe8>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d008      	beq.n	8003070 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 800305e:	89fb      	ldrh	r3, [r7, #14]
 8003060:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003064:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	88da      	ldrh	r2, [r3, #6]
 800306a:	89fb      	ldrh	r3, [r7, #14]
 800306c:	4313      	orrs	r3, r2
 800306e:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	89fa      	ldrh	r2, [r7, #14]
 8003074:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	889a      	ldrh	r2, [r3, #4]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	881a      	ldrh	r2, [r3, #0]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	4a0f      	ldr	r2, [pc, #60]	; (80030c8 <TIM_TimeBaseInit+0xd0>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d00f      	beq.n	80030ae <TIM_TimeBaseInit+0xb6>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	4a0e      	ldr	r2, [pc, #56]	; (80030cc <TIM_TimeBaseInit+0xd4>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d00b      	beq.n	80030ae <TIM_TimeBaseInit+0xb6>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4a12      	ldr	r2, [pc, #72]	; (80030e4 <TIM_TimeBaseInit+0xec>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d007      	beq.n	80030ae <TIM_TimeBaseInit+0xb6>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	4a11      	ldr	r2, [pc, #68]	; (80030e8 <TIM_TimeBaseInit+0xf0>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d003      	beq.n	80030ae <TIM_TimeBaseInit+0xb6>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4a10      	ldr	r2, [pc, #64]	; (80030ec <TIM_TimeBaseInit+0xf4>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d104      	bne.n	80030b8 <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	7a1b      	ldrb	r3, [r3, #8]
 80030b2:	b29a      	uxth	r2, r3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2201      	movs	r2, #1
 80030bc:	829a      	strh	r2, [r3, #20]
}
 80030be:	bf00      	nop
 80030c0:	3714      	adds	r7, #20
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bc80      	pop	{r7}
 80030c6:	4770      	bx	lr
 80030c8:	40012c00 	.word	0x40012c00
 80030cc:	40013400 	.word	0x40013400
 80030d0:	40000400 	.word	0x40000400
 80030d4:	40000800 	.word	0x40000800
 80030d8:	40000c00 	.word	0x40000c00
 80030dc:	40001000 	.word	0x40001000
 80030e0:	40001400 	.word	0x40001400
 80030e4:	40014000 	.word	0x40014000
 80030e8:	40014400 	.word	0x40014400
 80030ec:	40014800 	.word	0x40014800

080030f0 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b085      	sub	sp, #20
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
 80030f8:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80030fa:	2300      	movs	r3, #0
 80030fc:	817b      	strh	r3, [r7, #10]
 80030fe:	2300      	movs	r3, #0
 8003100:	81fb      	strh	r3, [r7, #14]
 8003102:	2300      	movs	r3, #0
 8003104:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	8c1b      	ldrh	r3, [r3, #32]
 800310a:	b29b      	uxth	r3, r3
 800310c:	f023 0301 	bic.w	r3, r3, #1
 8003110:	b29a      	uxth	r2, r3
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	841a      	strh	r2, [r3, #32]
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	8c1b      	ldrh	r3, [r3, #32]
 800311a:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	889b      	ldrh	r3, [r3, #4]
 8003120:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	8b1b      	ldrh	r3, [r3, #24]
 8003126:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 8003128:	897b      	ldrh	r3, [r7, #10]
 800312a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800312e:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 8003130:	897b      	ldrh	r3, [r7, #10]
 8003132:	f023 0303 	bic.w	r3, r3, #3
 8003136:	817b      	strh	r3, [r7, #10]

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	881a      	ldrh	r2, [r3, #0]
 800313c:	897b      	ldrh	r3, [r7, #10]
 800313e:	4313      	orrs	r3, r2
 8003140:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 8003142:	89fb      	ldrh	r3, [r7, #14]
 8003144:	f023 0302 	bic.w	r3, r3, #2
 8003148:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	891a      	ldrh	r2, [r3, #8]
 800314e:	89fb      	ldrh	r3, [r7, #14]
 8003150:	4313      	orrs	r3, r2
 8003152:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	885a      	ldrh	r2, [r3, #2]
 8003158:	89fb      	ldrh	r3, [r7, #14]
 800315a:	4313      	orrs	r3, r2
 800315c:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4a24      	ldr	r2, [pc, #144]	; (80031f4 <TIM_OC1Init+0x104>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d00f      	beq.n	8003186 <TIM_OC1Init+0x96>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	4a23      	ldr	r2, [pc, #140]	; (80031f8 <TIM_OC1Init+0x108>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d00b      	beq.n	8003186 <TIM_OC1Init+0x96>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	4a22      	ldr	r2, [pc, #136]	; (80031fc <TIM_OC1Init+0x10c>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d007      	beq.n	8003186 <TIM_OC1Init+0x96>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4a21      	ldr	r2, [pc, #132]	; (8003200 <TIM_OC1Init+0x110>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d003      	beq.n	8003186 <TIM_OC1Init+0x96>
     (TIMx == TIM16)|| (TIMx == TIM17))
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4a20      	ldr	r2, [pc, #128]	; (8003204 <TIM_OC1Init+0x114>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d123      	bne.n	80031ce <TIM_OC1Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
 8003186:	89fb      	ldrh	r3, [r7, #14]
 8003188:	f023 0308 	bic.w	r3, r3, #8
 800318c:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	895a      	ldrh	r2, [r3, #10]
 8003192:	89fb      	ldrh	r3, [r7, #14]
 8003194:	4313      	orrs	r3, r2
 8003196:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
 8003198:	89fb      	ldrh	r3, [r7, #14]
 800319a:	f023 0304 	bic.w	r3, r3, #4
 800319e:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	889a      	ldrh	r2, [r3, #4]
 80031a4:	89fb      	ldrh	r3, [r7, #14]
 80031a6:	4313      	orrs	r3, r2
 80031a8:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
 80031aa:	89bb      	ldrh	r3, [r7, #12]
 80031ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80031b0:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 80031b2:	89bb      	ldrh	r3, [r7, #12]
 80031b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80031b8:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	899a      	ldrh	r2, [r3, #12]
 80031be:	89bb      	ldrh	r3, [r7, #12]
 80031c0:	4313      	orrs	r3, r2
 80031c2:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	89da      	ldrh	r2, [r3, #14]
 80031c8:	89bb      	ldrh	r3, [r7, #12]
 80031ca:	4313      	orrs	r3, r2
 80031cc:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	89ba      	ldrh	r2, [r7, #12]
 80031d2:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	897a      	ldrh	r2, [r7, #10]
 80031d8:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	88da      	ldrh	r2, [r3, #6]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	869a      	strh	r2, [r3, #52]	; 0x34
 
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	89fa      	ldrh	r2, [r7, #14]
 80031e6:	841a      	strh	r2, [r3, #32]
}
 80031e8:	bf00      	nop
 80031ea:	3714      	adds	r7, #20
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bc80      	pop	{r7}
 80031f0:	4770      	bx	lr
 80031f2:	bf00      	nop
 80031f4:	40012c00 	.word	0x40012c00
 80031f8:	40013400 	.word	0x40013400
 80031fc:	40014000 	.word	0x40014000
 8003200:	40014400 	.word	0x40014400
 8003204:	40014800 	.word	0x40014800

08003208 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8003208:	b480      	push	{r7}
 800320a:	b083      	sub	sp, #12
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003216:	809a      	strh	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2200      	movs	r2, #0
 800321c:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2200      	movs	r2, #0
 8003222:	80da      	strh	r2, [r3, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2200      	movs	r2, #0
 8003228:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2200      	movs	r2, #0
 800322e:	721a      	strb	r2, [r3, #8]
}
 8003230:	bf00      	nop
 8003232:	370c      	adds	r7, #12
 8003234:	46bd      	mov	sp, r7
 8003236:	bc80      	pop	{r7}
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop

0800323c <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct : pointer to a TIM_OCInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2200      	movs	r2, #0
 8003248:	801a      	strh	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2200      	movs	r2, #0
 800324e:	805a      	strh	r2, [r3, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	809a      	strh	r2, [r3, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2200      	movs	r2, #0
 800325a:	80da      	strh	r2, [r3, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2200      	movs	r2, #0
 8003260:	811a      	strh	r2, [r3, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2200      	movs	r2, #0
 8003266:	815a      	strh	r2, [r3, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2200      	movs	r2, #0
 800326c:	819a      	strh	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2200      	movs	r2, #0
 8003272:	81da      	strh	r2, [r3, #14]
}
 8003274:	bf00      	nop
 8003276:	370c      	adds	r7, #12
 8003278:	46bd      	mov	sp, r7
 800327a:	bc80      	pop	{r7}
 800327c:	4770      	bx	lr
 800327e:	bf00      	nop

08003280 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8003280:	b480      	push	{r7}
 8003282:	b083      	sub	sp, #12
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
 8003288:	460b      	mov	r3, r1
 800328a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800328c:	78fb      	ldrb	r3, [r7, #3]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d008      	beq.n	80032a4 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	881b      	ldrh	r3, [r3, #0]
 8003296:	b29b      	uxth	r3, r3
 8003298:	f043 0301 	orr.w	r3, r3, #1
 800329c:	b29a      	uxth	r2, r3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 80032a2:	e007      	b.n	80032b4 <TIM_Cmd+0x34>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	881b      	ldrh	r3, [r3, #0]
 80032a8:	b29b      	uxth	r3, r3
 80032aa:	f023 0301 	bic.w	r3, r3, #1
 80032ae:	b29a      	uxth	r2, r3
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	801a      	strh	r2, [r3, #0]
  }
}
 80032b4:	bf00      	nop
 80032b6:	370c      	adds	r7, #12
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bc80      	pop	{r7}
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop

080032c0 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
 80032c8:	460b      	mov	r3, r1
 80032ca:	807b      	strh	r3, [r7, #2]
 80032cc:	4613      	mov	r3, r2
 80032ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80032d0:	787b      	ldrb	r3, [r7, #1]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d008      	beq.n	80032e8 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	899b      	ldrh	r3, [r3, #12]
 80032da:	b29a      	uxth	r2, r3
 80032dc:	887b      	ldrh	r3, [r7, #2]
 80032de:	4313      	orrs	r3, r2
 80032e0:	b29a      	uxth	r2, r3
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 80032e6:	e009      	b.n	80032fc <TIM_ITConfig+0x3c>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	899b      	ldrh	r3, [r3, #12]
 80032ec:	b29a      	uxth	r2, r3
 80032ee:	887b      	ldrh	r3, [r7, #2]
 80032f0:	43db      	mvns	r3, r3
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	4013      	ands	r3, r2
 80032f6:	b29a      	uxth	r2, r3
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	819a      	strh	r2, [r3, #12]
  }
}
 80032fc:	bf00      	nop
 80032fe:	370c      	adds	r7, #12
 8003300:	46bd      	mov	sp, r7
 8003302:	bc80      	pop	{r7}
 8003304:	4770      	bx	lr
 8003306:	bf00      	nop

08003308 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8003308:	b480      	push	{r7}
 800330a:	b083      	sub	sp, #12
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	460b      	mov	r3, r1
 8003312:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003314:	78fb      	ldrb	r3, [r7, #3]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d008      	beq.n	800332c <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	881b      	ldrh	r3, [r3, #0]
 800331e:	b29b      	uxth	r3, r3
 8003320:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003324:	b29a      	uxth	r2, r3
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
  }
}
 800332a:	e007      	b.n	800333c <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 |= TIM_CR1_ARPE;
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	881b      	ldrh	r3, [r3, #0]
 8003330:	b29b      	uxth	r3, r3
 8003332:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003336:	b29a      	uxth	r2, r3
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	801a      	strh	r2, [r3, #0]
  }
}
 800333c:	bf00      	nop
 800333e:	370c      	adds	r7, #12
 8003340:	46bd      	mov	sp, r7
 8003342:	bc80      	pop	{r7}
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop

08003348 <TIM_OC1PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8003348:	b480      	push	{r7}
 800334a:	b085      	sub	sp, #20
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	460b      	mov	r3, r1
 8003352:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8003354:	2300      	movs	r3, #0
 8003356:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	8b1b      	ldrh	r3, [r3, #24]
 800335c:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 800335e:	89fb      	ldrh	r3, [r7, #14]
 8003360:	f023 0308 	bic.w	r3, r3, #8
 8003364:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8003366:	89fa      	ldrh	r2, [r7, #14]
 8003368:	887b      	ldrh	r3, [r7, #2]
 800336a:	4313      	orrs	r3, r2
 800336c:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	89fa      	ldrh	r2, [r7, #14]
 8003372:	831a      	strh	r2, [r3, #24]
}
 8003374:	bf00      	nop
 8003376:	3714      	adds	r7, #20
 8003378:	46bd      	mov	sp, r7
 800337a:	bc80      	pop	{r7}
 800337c:	4770      	bx	lr
 800337e:	bf00      	nop

08003380 <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
{
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
 8003388:	460b      	mov	r3, r1
 800338a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	887a      	ldrh	r2, [r7, #2]
 8003390:	869a      	strh	r2, [r3, #52]	; 0x34
}
 8003392:	bf00      	nop
 8003394:	370c      	adds	r7, #12
 8003396:	46bd      	mov	sp, r7
 8003398:	bc80      	pop	{r7}
 800339a:	4770      	bx	lr

0800339c <TIM_GetITStatus>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 800339c:	b480      	push	{r7}
 800339e:	b085      	sub	sp, #20
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	460b      	mov	r3, r1
 80033a6:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 80033a8:	2300      	movs	r3, #0
 80033aa:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 80033ac:	2300      	movs	r3, #0
 80033ae:	81bb      	strh	r3, [r7, #12]
 80033b0:	2300      	movs	r3, #0
 80033b2:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	8a1b      	ldrh	r3, [r3, #16]
 80033b8:	b29a      	uxth	r2, r3
 80033ba:	887b      	ldrh	r3, [r7, #2]
 80033bc:	4013      	ands	r3, r2
 80033be:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	899b      	ldrh	r3, [r3, #12]
 80033c4:	b29a      	uxth	r2, r3
 80033c6:	887b      	ldrh	r3, [r7, #2]
 80033c8:	4013      	ands	r3, r2
 80033ca:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80033cc:	89bb      	ldrh	r3, [r7, #12]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d005      	beq.n	80033de <TIM_GetITStatus+0x42>
 80033d2:	897b      	ldrh	r3, [r7, #10]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d002      	beq.n	80033de <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 80033d8:	2301      	movs	r3, #1
 80033da:	73fb      	strb	r3, [r7, #15]
 80033dc:	e001      	b.n	80033e2 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 80033de:	2300      	movs	r3, #0
 80033e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80033e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	3714      	adds	r7, #20
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bc80      	pop	{r7}
 80033ec:	4770      	bx	lr
 80033ee:	bf00      	nop

080033f0 <TIM_ClearITPendingBit>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b083      	sub	sp, #12
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
 80033f8:	460b      	mov	r3, r1
 80033fa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80033fc:	887b      	ldrh	r3, [r7, #2]
 80033fe:	43db      	mvns	r3, r3
 8003400:	b29a      	uxth	r2, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	821a      	strh	r2, [r3, #16]
}
 8003406:	bf00      	nop
 8003408:	370c      	adds	r7, #12
 800340a:	46bd      	mov	sp, r7
 800340c:	bc80      	pop	{r7}
 800340e:	4770      	bx	lr

08003410 <RCC_ADCCLKConfig>:
  *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
  *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
  * @retval None
  */
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
 8003410:	b480      	push	{r7}
 8003412:	b085      	sub	sp, #20
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8003418:	2300      	movs	r3, #0
 800341a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
 800341c:	4b09      	ldr	r3, [pc, #36]	; (8003444 <RCC_ADCCLKConfig+0x34>)
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	60fb      	str	r3, [r7, #12]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003428:	60fb      	str	r3, [r7, #12]
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 800342a:	68fa      	ldr	r2, [r7, #12]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	4313      	orrs	r3, r2
 8003430:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8003432:	4a04      	ldr	r2, [pc, #16]	; (8003444 <RCC_ADCCLKConfig+0x34>)
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	6053      	str	r3, [r2, #4]
}
 8003438:	bf00      	nop
 800343a:	3714      	adds	r7, #20
 800343c:	46bd      	mov	sp, r7
 800343e:	bc80      	pop	{r7}
 8003440:	4770      	bx	lr
 8003442:	bf00      	nop
 8003444:	40021000 	.word	0x40021000

08003448 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8003448:	b480      	push	{r7}
 800344a:	b089      	sub	sp, #36	; 0x24
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 8003450:	2300      	movs	r3, #0
 8003452:	61fb      	str	r3, [r7, #28]
 8003454:	2300      	movs	r3, #0
 8003456:	61bb      	str	r3, [r7, #24]
 8003458:	2300      	movs	r3, #0
 800345a:	617b      	str	r3, [r7, #20]
 800345c:	2300      	movs	r3, #0
 800345e:	613b      	str	r3, [r7, #16]
#ifdef  STM32F10X_CL
  uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
#endif /* STM32F10X_CL */

#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
 8003460:	2300      	movs	r3, #0
 8003462:	60fb      	str	r3, [r7, #12]
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8003464:	4b4a      	ldr	r3, [pc, #296]	; (8003590 <RCC_GetClocksFreq+0x148>)
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	f003 030c 	and.w	r3, r3, #12
 800346c:	61fb      	str	r3, [r7, #28]
  
  switch (tmp)
 800346e:	69fb      	ldr	r3, [r7, #28]
 8003470:	2b04      	cmp	r3, #4
 8003472:	d007      	beq.n	8003484 <RCC_GetClocksFreq+0x3c>
 8003474:	2b08      	cmp	r3, #8
 8003476:	d009      	beq.n	800348c <RCC_GetClocksFreq+0x44>
 8003478:	2b00      	cmp	r3, #0
 800347a:	d12f      	bne.n	80034dc <RCC_GetClocksFreq+0x94>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	4a45      	ldr	r2, [pc, #276]	; (8003594 <RCC_GetClocksFreq+0x14c>)
 8003480:	601a      	str	r2, [r3, #0]
      break;
 8003482:	e02f      	b.n	80034e4 <RCC_GetClocksFreq+0x9c>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	4a43      	ldr	r2, [pc, #268]	; (8003594 <RCC_GetClocksFreq+0x14c>)
 8003488:	601a      	str	r2, [r3, #0]
      break;
 800348a:	e02b      	b.n	80034e4 <RCC_GetClocksFreq+0x9c>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 800348c:	4b40      	ldr	r3, [pc, #256]	; (8003590 <RCC_GetClocksFreq+0x148>)
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003494:	61bb      	str	r3, [r7, #24]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8003496:	4b3e      	ldr	r3, [pc, #248]	; (8003590 <RCC_GetClocksFreq+0x148>)
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800349e:	617b      	str	r3, [r7, #20]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 80034a0:	69bb      	ldr	r3, [r7, #24]
 80034a2:	0c9b      	lsrs	r3, r3, #18
 80034a4:	3302      	adds	r3, #2
 80034a6:	61bb      	str	r3, [r7, #24]
      
      if (pllsource == 0x00)
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d106      	bne.n	80034bc <RCC_GetClocksFreq+0x74>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 80034ae:	69bb      	ldr	r3, [r7, #24]
 80034b0:	4a39      	ldr	r2, [pc, #228]	; (8003598 <RCC_GetClocksFreq+0x150>)
 80034b2:	fb02 f203 	mul.w	r2, r2, r3
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 80034ba:	e013      	b.n	80034e4 <RCC_GetClocksFreq+0x9c>
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
      }
      else
      {
 #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
       prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 80034bc:	4b34      	ldr	r3, [pc, #208]	; (8003590 <RCC_GetClocksFreq+0x148>)
 80034be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034c0:	f003 030f 	and.w	r3, r3, #15
 80034c4:	3301      	adds	r3, #1
 80034c6:	60fb      	str	r3, [r7, #12]
       /* HSE oscillator clock selected as PREDIV1 clock entry */
       RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 80034c8:	4a32      	ldr	r2, [pc, #200]	; (8003594 <RCC_GetClocksFreq+0x14c>)
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80034d0:	69ba      	ldr	r2, [r7, #24]
 80034d2:	fb02 f203 	mul.w	r2, r2, r3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 80034da:	e003      	b.n	80034e4 <RCC_GetClocksFreq+0x9c>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	4a2d      	ldr	r2, [pc, #180]	; (8003594 <RCC_GetClocksFreq+0x14c>)
 80034e0:	601a      	str	r2, [r3, #0]
      break;
 80034e2:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 80034e4:	4b2a      	ldr	r3, [pc, #168]	; (8003590 <RCC_GetClocksFreq+0x148>)
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80034ec:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 4;
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	091b      	lsrs	r3, r3, #4
 80034f2:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 80034f4:	4a29      	ldr	r2, [pc, #164]	; (800359c <RCC_GetClocksFreq+0x154>)
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	4413      	add	r3, r2
 80034fa:	781b      	ldrb	r3, [r3, #0]
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	613b      	str	r3, [r7, #16]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	40da      	lsrs	r2, r3
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 800350c:	4b20      	ldr	r3, [pc, #128]	; (8003590 <RCC_GetClocksFreq+0x148>)
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003514:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 8;
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	0a1b      	lsrs	r3, r3, #8
 800351a:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 800351c:	4a1f      	ldr	r2, [pc, #124]	; (800359c <RCC_GetClocksFreq+0x154>)
 800351e:	69fb      	ldr	r3, [r7, #28]
 8003520:	4413      	add	r3, r2
 8003522:	781b      	ldrb	r3, [r3, #0]
 8003524:	b2db      	uxtb	r3, r3
 8003526:	613b      	str	r3, [r7, #16]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	685a      	ldr	r2, [r3, #4]
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	40da      	lsrs	r2, r3
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8003534:	4b16      	ldr	r3, [pc, #88]	; (8003590 <RCC_GetClocksFreq+0x148>)
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800353c:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 11;
 800353e:	69fb      	ldr	r3, [r7, #28]
 8003540:	0adb      	lsrs	r3, r3, #11
 8003542:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 8003544:	4a15      	ldr	r2, [pc, #84]	; (800359c <RCC_GetClocksFreq+0x154>)
 8003546:	69fb      	ldr	r3, [r7, #28]
 8003548:	4413      	add	r3, r2
 800354a:	781b      	ldrb	r3, [r3, #0]
 800354c:	b2db      	uxtb	r3, r3
 800354e:	613b      	str	r3, [r7, #16]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	685a      	ldr	r2, [r3, #4]
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	40da      	lsrs	r2, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 800355c:	4b0c      	ldr	r3, [pc, #48]	; (8003590 <RCC_GetClocksFreq+0x148>)
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003564:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 14;
 8003566:	69fb      	ldr	r3, [r7, #28]
 8003568:	0b9b      	lsrs	r3, r3, #14
 800356a:	61fb      	str	r3, [r7, #28]
  presc = ADCPrescTable[tmp];
 800356c:	4a0c      	ldr	r2, [pc, #48]	; (80035a0 <RCC_GetClocksFreq+0x158>)
 800356e:	69fb      	ldr	r3, [r7, #28]
 8003570:	4413      	add	r3, r2
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	b2db      	uxtb	r3, r3
 8003576:	613b      	str	r3, [r7, #16]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	68da      	ldr	r2, [r3, #12]
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	611a      	str	r2, [r3, #16]
}
 8003586:	bf00      	nop
 8003588:	3724      	adds	r7, #36	; 0x24
 800358a:	46bd      	mov	sp, r7
 800358c:	bc80      	pop	{r7}
 800358e:	4770      	bx	lr
 8003590:	40021000 	.word	0x40021000
 8003594:	007a1200 	.word	0x007a1200
 8003598:	003d0900 	.word	0x003d0900
 800359c:	20000004 	.word	0x20000004
 80035a0:	20000014 	.word	0x20000014

080035a4 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b083      	sub	sp, #12
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
 80035ac:	460b      	mov	r3, r1
 80035ae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80035b0:	78fb      	ldrb	r3, [r7, #3]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d006      	beq.n	80035c4 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80035b6:	4909      	ldr	r1, [pc, #36]	; (80035dc <RCC_APB2PeriphClockCmd+0x38>)
 80035b8:	4b08      	ldr	r3, [pc, #32]	; (80035dc <RCC_APB2PeriphClockCmd+0x38>)
 80035ba:	699a      	ldr	r2, [r3, #24]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	4313      	orrs	r3, r2
 80035c0:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80035c2:	e006      	b.n	80035d2 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80035c4:	4905      	ldr	r1, [pc, #20]	; (80035dc <RCC_APB2PeriphClockCmd+0x38>)
 80035c6:	4b05      	ldr	r3, [pc, #20]	; (80035dc <RCC_APB2PeriphClockCmd+0x38>)
 80035c8:	699a      	ldr	r2, [r3, #24]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	43db      	mvns	r3, r3
 80035ce:	4013      	ands	r3, r2
 80035d0:	618b      	str	r3, [r1, #24]
  }
}
 80035d2:	bf00      	nop
 80035d4:	370c      	adds	r7, #12
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bc80      	pop	{r7}
 80035da:	4770      	bx	lr
 80035dc:	40021000 	.word	0x40021000

080035e0 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b083      	sub	sp, #12
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
 80035e8:	460b      	mov	r3, r1
 80035ea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80035ec:	78fb      	ldrb	r3, [r7, #3]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d006      	beq.n	8003600 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80035f2:	4909      	ldr	r1, [pc, #36]	; (8003618 <RCC_APB1PeriphClockCmd+0x38>)
 80035f4:	4b08      	ldr	r3, [pc, #32]	; (8003618 <RCC_APB1PeriphClockCmd+0x38>)
 80035f6:	69da      	ldr	r2, [r3, #28]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	4313      	orrs	r3, r2
 80035fc:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80035fe:	e006      	b.n	800360e <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8003600:	4905      	ldr	r1, [pc, #20]	; (8003618 <RCC_APB1PeriphClockCmd+0x38>)
 8003602:	4b05      	ldr	r3, [pc, #20]	; (8003618 <RCC_APB1PeriphClockCmd+0x38>)
 8003604:	69da      	ldr	r2, [r3, #28]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	43db      	mvns	r3, r3
 800360a:	4013      	ands	r3, r2
 800360c:	61cb      	str	r3, [r1, #28]
  }
}
 800360e:	bf00      	nop
 8003610:	370c      	adds	r7, #12
 8003612:	46bd      	mov	sp, r7
 8003614:	bc80      	pop	{r7}
 8003616:	4770      	bx	lr
 8003618:	40021000 	.word	0x40021000

0800361c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800361c:	b480      	push	{r7}
 800361e:	b089      	sub	sp, #36	; 0x24
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
 8003624:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8003626:	2300      	movs	r3, #0
 8003628:	61fb      	str	r3, [r7, #28]
 800362a:	2300      	movs	r3, #0
 800362c:	613b      	str	r3, [r7, #16]
 800362e:	2300      	movs	r3, #0
 8003630:	61bb      	str	r3, [r7, #24]
 8003632:	2300      	movs	r3, #0
 8003634:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8003636:	2300      	movs	r3, #0
 8003638:	617b      	str	r3, [r7, #20]
 800363a:	2300      	movs	r3, #0
 800363c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	78db      	ldrb	r3, [r3, #3]
 8003642:	f003 030f 	and.w	r3, r3, #15
 8003646:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	78db      	ldrb	r3, [r3, #3]
 800364c:	f003 0310 	and.w	r3, r3, #16
 8003650:	2b00      	cmp	r3, #0
 8003652:	d005      	beq.n	8003660 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	789b      	ldrb	r3, [r3, #2]
 8003658:	461a      	mov	r2, r3
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	4313      	orrs	r3, r2
 800365e:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	881b      	ldrh	r3, [r3, #0]
 8003664:	b2db      	uxtb	r3, r3
 8003666:	2b00      	cmp	r3, #0
 8003668:	d044      	beq.n	80036f4 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8003670:	2300      	movs	r3, #0
 8003672:	61bb      	str	r3, [r7, #24]
 8003674:	e038      	b.n	80036e8 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 8003676:	2201      	movs	r2, #1
 8003678:	69bb      	ldr	r3, [r7, #24]
 800367a:	fa02 f303 	lsl.w	r3, r2, r3
 800367e:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	881b      	ldrh	r3, [r3, #0]
 8003684:	461a      	mov	r2, r3
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	4013      	ands	r3, r2
 800368a:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 800368c:	693a      	ldr	r2, [r7, #16]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	429a      	cmp	r2, r3
 8003692:	d126      	bne.n	80036e2 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8003694:	69bb      	ldr	r3, [r7, #24]
 8003696:	009b      	lsls	r3, r3, #2
 8003698:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800369a:	220f      	movs	r2, #15
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	fa02 f303 	lsl.w	r3, r2, r3
 80036a2:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	43db      	mvns	r3, r3
 80036a8:	697a      	ldr	r2, [r7, #20]
 80036aa:	4013      	ands	r3, r2
 80036ac:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80036ae:	69fa      	ldr	r2, [r7, #28]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	fa02 f303 	lsl.w	r3, r2, r3
 80036b6:	697a      	ldr	r2, [r7, #20]
 80036b8:	4313      	orrs	r3, r2
 80036ba:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	78db      	ldrb	r3, [r3, #3]
 80036c0:	2b28      	cmp	r3, #40	; 0x28
 80036c2:	d105      	bne.n	80036d0 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 80036c4:	2201      	movs	r2, #1
 80036c6:	69bb      	ldr	r3, [r7, #24]
 80036c8:	409a      	lsls	r2, r3
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	615a      	str	r2, [r3, #20]
 80036ce:	e008      	b.n	80036e2 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	78db      	ldrb	r3, [r3, #3]
 80036d4:	2b48      	cmp	r3, #72	; 0x48
 80036d6:	d104      	bne.n	80036e2 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 80036d8:	2201      	movs	r2, #1
 80036da:	69bb      	ldr	r3, [r7, #24]
 80036dc:	409a      	lsls	r2, r3
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	611a      	str	r2, [r3, #16]
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80036e2:	69bb      	ldr	r3, [r7, #24]
 80036e4:	3301      	adds	r3, #1
 80036e6:	61bb      	str	r3, [r7, #24]
 80036e8:	69bb      	ldr	r3, [r7, #24]
 80036ea:	2b07      	cmp	r3, #7
 80036ec:	d9c3      	bls.n	8003676 <GPIO_Init+0x5a>
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	697a      	ldr	r2, [r7, #20]
 80036f2:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	881b      	ldrh	r3, [r3, #0]
 80036f8:	2bff      	cmp	r3, #255	; 0xff
 80036fa:	d946      	bls.n	800378a <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8003702:	2300      	movs	r3, #0
 8003704:	61bb      	str	r3, [r7, #24]
 8003706:	e03a      	b.n	800377e <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8003708:	69bb      	ldr	r3, [r7, #24]
 800370a:	3308      	adds	r3, #8
 800370c:	2201      	movs	r2, #1
 800370e:	fa02 f303 	lsl.w	r3, r2, r3
 8003712:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	881b      	ldrh	r3, [r3, #0]
 8003718:	461a      	mov	r2, r3
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	4013      	ands	r3, r2
 800371e:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8003720:	693a      	ldr	r2, [r7, #16]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	429a      	cmp	r2, r3
 8003726:	d127      	bne.n	8003778 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8003728:	69bb      	ldr	r3, [r7, #24]
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800372e:	220f      	movs	r2, #15
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	fa02 f303 	lsl.w	r3, r2, r3
 8003736:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	43db      	mvns	r3, r3
 800373c:	697a      	ldr	r2, [r7, #20]
 800373e:	4013      	ands	r3, r2
 8003740:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8003742:	69fa      	ldr	r2, [r7, #28]
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	fa02 f303 	lsl.w	r3, r2, r3
 800374a:	697a      	ldr	r2, [r7, #20]
 800374c:	4313      	orrs	r3, r2
 800374e:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	78db      	ldrb	r3, [r3, #3]
 8003754:	2b28      	cmp	r3, #40	; 0x28
 8003756:	d105      	bne.n	8003764 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8003758:	69bb      	ldr	r3, [r7, #24]
 800375a:	3308      	adds	r3, #8
 800375c:	2201      	movs	r2, #1
 800375e:	409a      	lsls	r2, r3
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	78db      	ldrb	r3, [r3, #3]
 8003768:	2b48      	cmp	r3, #72	; 0x48
 800376a:	d105      	bne.n	8003778 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 800376c:	69bb      	ldr	r3, [r7, #24]
 800376e:	3308      	adds	r3, #8
 8003770:	2201      	movs	r2, #1
 8003772:	409a      	lsls	r2, r3
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	611a      	str	r2, [r3, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8003778:	69bb      	ldr	r3, [r7, #24]
 800377a:	3301      	adds	r3, #1
 800377c:	61bb      	str	r3, [r7, #24]
 800377e:	69bb      	ldr	r3, [r7, #24]
 8003780:	2b07      	cmp	r3, #7
 8003782:	d9c1      	bls.n	8003708 <GPIO_Init+0xec>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	697a      	ldr	r2, [r7, #20]
 8003788:	605a      	str	r2, [r3, #4]
  }
}
 800378a:	bf00      	nop
 800378c:	3724      	adds	r7, #36	; 0x24
 800378e:	46bd      	mov	sp, r7
 8003790:	bc80      	pop	{r7}
 8003792:	4770      	bx	lr

08003794 <GPIO_StructInit>:
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8003794:	b480      	push	{r7}
 8003796:	b083      	sub	sp, #12
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80037a2:	801a      	strh	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2202      	movs	r2, #2
 80037a8:	709a      	strb	r2, [r3, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2204      	movs	r2, #4
 80037ae:	70da      	strb	r2, [r3, #3]
}
 80037b0:	bf00      	nop
 80037b2:	370c      	adds	r7, #12
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bc80      	pop	{r7}
 80037b8:	4770      	bx	lr
 80037ba:	bf00      	nop

080037bc <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80037bc:	b480      	push	{r7}
 80037be:	b085      	sub	sp, #20
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
 80037c4:	460b      	mov	r3, r1
 80037c6:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 80037c8:	2300      	movs	r3, #0
 80037ca:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	689a      	ldr	r2, [r3, #8]
 80037d0:	887b      	ldrh	r3, [r7, #2]
 80037d2:	4013      	ands	r3, r2
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d002      	beq.n	80037de <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 80037d8:	2301      	movs	r3, #1
 80037da:	73fb      	strb	r3, [r7, #15]
 80037dc:	e001      	b.n	80037e2 <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 80037de:	2300      	movs	r3, #0
 80037e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80037e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	3714      	adds	r7, #20
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bc80      	pop	{r7}
 80037ec:	4770      	bx	lr
 80037ee:	bf00      	nop

080037f0 <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b085      	sub	sp, #20
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
 80037f8:	460b      	mov	r3, r1
 80037fa:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 80037fc:	2300      	movs	r3, #0
 80037fe:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	68da      	ldr	r2, [r3, #12]
 8003804:	887b      	ldrh	r3, [r7, #2]
 8003806:	4013      	ands	r3, r2
 8003808:	2b00      	cmp	r3, #0
 800380a:	d002      	beq.n	8003812 <GPIO_ReadOutputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 800380c:	2301      	movs	r3, #1
 800380e:	73fb      	strb	r3, [r7, #15]
 8003810:	e001      	b.n	8003816 <GPIO_ReadOutputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8003812:	2300      	movs	r3, #0
 8003814:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003816:	7bfb      	ldrb	r3, [r7, #15]
}
 8003818:	4618      	mov	r0, r3
 800381a:	3714      	adds	r7, #20
 800381c:	46bd      	mov	sp, r7
 800381e:	bc80      	pop	{r7}
 8003820:	4770      	bx	lr
 8003822:	bf00      	nop

08003824 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	460b      	mov	r3, r1
 800382e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8003830:	887a      	ldrh	r2, [r7, #2]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	611a      	str	r2, [r3, #16]
}
 8003836:	bf00      	nop
 8003838:	370c      	adds	r7, #12
 800383a:	46bd      	mov	sp, r7
 800383c:	bc80      	pop	{r7}
 800383e:	4770      	bx	lr

08003840 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003840:	b480      	push	{r7}
 8003842:	b083      	sub	sp, #12
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	460b      	mov	r3, r1
 800384a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 800384c:	887a      	ldrh	r2, [r7, #2]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	615a      	str	r2, [r3, #20]
}
 8003852:	bf00      	nop
 8003854:	370c      	adds	r7, #12
 8003856:	46bd      	mov	sp, r7
 8003858:	bc80      	pop	{r7}
 800385a:	4770      	bx	lr

0800385c <GPIO_EXTILineConfig>:
  * @param  GPIO_PinSource: specifies the EXTI line to be configured.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EXTILineConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
 800385c:	b490      	push	{r4, r7}
 800385e:	b084      	sub	sp, #16
 8003860:	af00      	add	r7, sp, #0
 8003862:	4603      	mov	r3, r0
 8003864:	460a      	mov	r2, r1
 8003866:	71fb      	strb	r3, [r7, #7]
 8003868:	4613      	mov	r3, r2
 800386a:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 800386c:	2300      	movs	r3, #0
 800386e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
 8003870:	79bb      	ldrb	r3, [r7, #6]
 8003872:	f003 0303 	and.w	r3, r3, #3
 8003876:	009b      	lsls	r3, r3, #2
 8003878:	220f      	movs	r2, #15
 800387a:	fa02 f303 	lsl.w	r3, r2, r3
 800387e:	60fb      	str	r3, [r7, #12]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8003880:	4916      	ldr	r1, [pc, #88]	; (80038dc <GPIO_EXTILineConfig+0x80>)
 8003882:	79bb      	ldrb	r3, [r7, #6]
 8003884:	089b      	lsrs	r3, r3, #2
 8003886:	b2db      	uxtb	r3, r3
 8003888:	4618      	mov	r0, r3
 800388a:	4a14      	ldr	r2, [pc, #80]	; (80038dc <GPIO_EXTILineConfig+0x80>)
 800388c:	79bb      	ldrb	r3, [r7, #6]
 800388e:	089b      	lsrs	r3, r3, #2
 8003890:	b2db      	uxtb	r3, r3
 8003892:	3302      	adds	r3, #2
 8003894:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	43db      	mvns	r3, r3
 800389c:	401a      	ands	r2, r3
 800389e:	1c83      	adds	r3, r0, #2
 80038a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
 80038a4:	480d      	ldr	r0, [pc, #52]	; (80038dc <GPIO_EXTILineConfig+0x80>)
 80038a6:	79bb      	ldrb	r3, [r7, #6]
 80038a8:	089b      	lsrs	r3, r3, #2
 80038aa:	b2db      	uxtb	r3, r3
 80038ac:	461c      	mov	r4, r3
 80038ae:	4a0b      	ldr	r2, [pc, #44]	; (80038dc <GPIO_EXTILineConfig+0x80>)
 80038b0:	79bb      	ldrb	r3, [r7, #6]
 80038b2:	089b      	lsrs	r3, r3, #2
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	3302      	adds	r3, #2
 80038b8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80038bc:	79f9      	ldrb	r1, [r7, #7]
 80038be:	79bb      	ldrb	r3, [r7, #6]
 80038c0:	f003 0303 	and.w	r3, r3, #3
 80038c4:	009b      	lsls	r3, r3, #2
 80038c6:	fa01 f303 	lsl.w	r3, r1, r3
 80038ca:	431a      	orrs	r2, r3
 80038cc:	1ca3      	adds	r3, r4, #2
 80038ce:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80038d2:	bf00      	nop
 80038d4:	3710      	adds	r7, #16
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bc90      	pop	{r4, r7}
 80038da:	4770      	bx	lr
 80038dc:	40010000 	.word	0x40010000

080038e0 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 80038e0:	b480      	push	{r7}
 80038e2:	b085      	sub	sp, #20
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 80038e8:	2300      	movs	r3, #0
 80038ea:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 80038ec:	4b34      	ldr	r3, [pc, #208]	; (80039c0 <EXTI_Init+0xe0>)
 80038ee:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	799b      	ldrb	r3, [r3, #6]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d04f      	beq.n	8003998 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80038f8:	4931      	ldr	r1, [pc, #196]	; (80039c0 <EXTI_Init+0xe0>)
 80038fa:	4b31      	ldr	r3, [pc, #196]	; (80039c0 <EXTI_Init+0xe0>)
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	43db      	mvns	r3, r3
 8003904:	4013      	ands	r3, r2
 8003906:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8003908:	492d      	ldr	r1, [pc, #180]	; (80039c0 <EXTI_Init+0xe0>)
 800390a:	4b2d      	ldr	r3, [pc, #180]	; (80039c0 <EXTI_Init+0xe0>)
 800390c:	685a      	ldr	r2, [r3, #4]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	43db      	mvns	r3, r3
 8003914:	4013      	ands	r3, r2
 8003916:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	791b      	ldrb	r3, [r3, #4]
 800391c:	461a      	mov	r2, r3
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	4413      	add	r3, r2
 8003922:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	68fa      	ldr	r2, [r7, #12]
 8003928:	6811      	ldr	r1, [r2, #0]
 800392a:	687a      	ldr	r2, [r7, #4]
 800392c:	6812      	ldr	r2, [r2, #0]
 800392e:	430a      	orrs	r2, r1
 8003930:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8003932:	4923      	ldr	r1, [pc, #140]	; (80039c0 <EXTI_Init+0xe0>)
 8003934:	4b22      	ldr	r3, [pc, #136]	; (80039c0 <EXTI_Init+0xe0>)
 8003936:	689a      	ldr	r2, [r3, #8]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	43db      	mvns	r3, r3
 800393e:	4013      	ands	r3, r2
 8003940:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8003942:	491f      	ldr	r1, [pc, #124]	; (80039c0 <EXTI_Init+0xe0>)
 8003944:	4b1e      	ldr	r3, [pc, #120]	; (80039c0 <EXTI_Init+0xe0>)
 8003946:	68da      	ldr	r2, [r3, #12]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	43db      	mvns	r3, r3
 800394e:	4013      	ands	r3, r2
 8003950:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	795b      	ldrb	r3, [r3, #5]
 8003956:	2b10      	cmp	r3, #16
 8003958:	d10e      	bne.n	8003978 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 800395a:	4919      	ldr	r1, [pc, #100]	; (80039c0 <EXTI_Init+0xe0>)
 800395c:	4b18      	ldr	r3, [pc, #96]	; (80039c0 <EXTI_Init+0xe0>)
 800395e:	689a      	ldr	r2, [r3, #8]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4313      	orrs	r3, r2
 8003966:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8003968:	4915      	ldr	r1, [pc, #84]	; (80039c0 <EXTI_Init+0xe0>)
 800396a:	4b15      	ldr	r3, [pc, #84]	; (80039c0 <EXTI_Init+0xe0>)
 800396c:	68da      	ldr	r2, [r3, #12]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4313      	orrs	r3, r2
 8003974:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8003976:	e01d      	b.n	80039b4 <EXTI_Init+0xd4>
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
 8003978:	4b11      	ldr	r3, [pc, #68]	; (80039c0 <EXTI_Init+0xe0>)
 800397a:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	795b      	ldrb	r3, [r3, #5]
 8003980:	461a      	mov	r2, r3
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	4413      	add	r3, r2
 8003986:	60fb      	str	r3, [r7, #12]

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	68fa      	ldr	r2, [r7, #12]
 800398c:	6811      	ldr	r1, [r2, #0]
 800398e:	687a      	ldr	r2, [r7, #4]
 8003990:	6812      	ldr	r2, [r2, #0]
 8003992:	430a      	orrs	r2, r1
 8003994:	601a      	str	r2, [r3, #0]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8003996:	e00d      	b.n	80039b4 <EXTI_Init+0xd4>
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	791b      	ldrb	r3, [r3, #4]
 800399c:	461a      	mov	r2, r3
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	4413      	add	r3, r2
 80039a2:	60fb      	str	r3, [r7, #12]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	68fa      	ldr	r2, [r7, #12]
 80039a8:	6811      	ldr	r1, [r2, #0]
 80039aa:	687a      	ldr	r2, [r7, #4]
 80039ac:	6812      	ldr	r2, [r2, #0]
 80039ae:	43d2      	mvns	r2, r2
 80039b0:	400a      	ands	r2, r1
 80039b2:	601a      	str	r2, [r3, #0]
  }
}
 80039b4:	bf00      	nop
 80039b6:	3714      	adds	r7, #20
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bc80      	pop	{r7}
 80039bc:	4770      	bx	lr
 80039be:	bf00      	nop
 80039c0:	40010400 	.word	0x40010400

080039c4 <EXTI_StructInit>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b083      	sub	sp, #12
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2200      	movs	r2, #0
 80039d6:	711a      	strb	r2, [r3, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	220c      	movs	r2, #12
 80039dc:	715a      	strb	r2, [r3, #5]
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2200      	movs	r2, #0
 80039e2:	719a      	strb	r2, [r3, #6]
}
 80039e4:	bf00      	nop
 80039e6:	370c      	adds	r7, #12
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bc80      	pop	{r7}
 80039ec:	4770      	bx	lr
 80039ee:	bf00      	nop

080039f0 <EXTI_GetITStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b085      	sub	sp, #20
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 80039f8:	2300      	movs	r3, #0
 80039fa:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 80039fc:	2300      	movs	r3, #0
 80039fe:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 8003a00:	4b0c      	ldr	r3, [pc, #48]	; (8003a34 <EXTI_GetITStatus+0x44>)
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	4013      	ands	r3, r2
 8003a08:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8003a0a:	4b0a      	ldr	r3, [pc, #40]	; (8003a34 <EXTI_GetITStatus+0x44>)
 8003a0c:	695a      	ldr	r2, [r3, #20]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	4013      	ands	r3, r2
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d005      	beq.n	8003a22 <EXTI_GetITStatus+0x32>
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d002      	beq.n	8003a22 <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	73fb      	strb	r3, [r7, #15]
 8003a20:	e001      	b.n	8003a26 <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
 8003a22:	2300      	movs	r3, #0
 8003a24:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003a26:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3714      	adds	r7, #20
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bc80      	pop	{r7}
 8003a30:	4770      	bx	lr
 8003a32:	bf00      	nop
 8003a34:	40010400 	.word	0x40010400

08003a38 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b083      	sub	sp, #12
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8003a40:	4a03      	ldr	r2, [pc, #12]	; (8003a50 <EXTI_ClearITPendingBit+0x18>)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6153      	str	r3, [r2, #20]
}
 8003a46:	bf00      	nop
 8003a48:	370c      	adds	r7, #12
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bc80      	pop	{r7}
 8003a4e:	4770      	bx	lr
 8003a50:	40010400 	.word	0x40010400

08003a54 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b085      	sub	sp, #20
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
 8003a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8003a62:	2300      	movs	r3, #0
 8003a64:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	60fb      	str	r3, [r7, #12]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8003a72:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a76:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	791b      	ldrb	r3, [r3, #4]
 8003a80:	021b      	lsls	r3, r3, #8
 8003a82:	4313      	orrs	r3, r2
 8003a84:	68fa      	ldr	r2, [r7, #12]
 8003a86:	4313      	orrs	r3, r2
 8003a88:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	68fa      	ldr	r2, [r7, #12]
 8003a8e:	605a      	str	r2, [r3, #4]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	60fb      	str	r3, [r7, #12]
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
 8003a96:	68fa      	ldr	r2, [r7, #12]
 8003a98:	4b16      	ldr	r3, [pc, #88]	; (8003af4 <ADC_Init+0xa0>)
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	68da      	ldr	r2, [r3, #12]
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	431a      	orrs	r2, r3
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	795b      	ldrb	r3, [r3, #5]
 8003aac:	005b      	lsls	r3, r3, #1
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	68fa      	ldr	r2, [r7, #12]
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	60fb      	str	r3, [r7, #12]
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	68fa      	ldr	r2, [r7, #12]
 8003aba:	609a      	str	r2, [r3, #8]

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ac0:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003ac8:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	7c1b      	ldrb	r3, [r3, #16]
 8003ace:	3b01      	subs	r3, #1
 8003ad0:	b2da      	uxtb	r2, r3
 8003ad2:	7afb      	ldrb	r3, [r7, #11]
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= (uint32_t)tmpreg2 << 20;
 8003ad8:	7afb      	ldrb	r3, [r7, #11]
 8003ada:	051b      	lsls	r3, r3, #20
 8003adc:	68fa      	ldr	r2, [r7, #12]
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	68fa      	ldr	r2, [r7, #12]
 8003ae6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003ae8:	bf00      	nop
 8003aea:	3714      	adds	r7, #20
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bc80      	pop	{r7}
 8003af0:	4770      	bx	lr
 8003af2:	bf00      	nop
 8003af4:	fff1f7fd 	.word	0xfff1f7fd

08003af8 <ADC_StructInit>:
  * @brief  Fills each ADC_InitStruct member with its default value.
  * @param  ADC_InitStruct : pointer to an ADC_InitTypeDef structure which will be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b083      	sub	sp, #12
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2200      	movs	r2, #0
 8003b04:	601a      	str	r2, [r3, #0]
  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	711a      	strb	r2, [r3, #4]
  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	715a      	strb	r2, [r3, #5]
  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2200      	movs	r2, #0
 8003b16:	609a      	str	r2, [r3, #8]
  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	60da      	str	r2, [r3, #12]
  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2201      	movs	r2, #1
 8003b22:	741a      	strb	r2, [r3, #16]
}
 8003b24:	bf00      	nop
 8003b26:	370c      	adds	r7, #12
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bc80      	pop	{r7}
 8003b2c:	4770      	bx	lr
 8003b2e:	bf00      	nop

08003b30 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b083      	sub	sp, #12
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
 8003b38:	460b      	mov	r3, r1
 8003b3a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003b3c:	78fb      	ldrb	r3, [r7, #3]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d006      	beq.n	8003b50 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	f043 0201 	orr.w	r2, r3, #1
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
  }
}
 8003b4e:	e005      	b.n	8003b5c <ADC_Cmd+0x2c>
    ADCx->CR2 |= CR2_ADON_Set;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	f023 0201 	bic.w	r2, r3, #1
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	609a      	str	r2, [r3, #8]
  }
}
 8003b5c:	bf00      	nop
 8003b5e:	370c      	adds	r7, #12
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bc80      	pop	{r7}
 8003b64:	4770      	bx	lr
 8003b66:	bf00      	nop

08003b68 <ADC_ResetCalibration>:
  * @brief  Resets the selected ADC calibration registers.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_ResetCalibration(ADC_TypeDef* ADCx)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Resets the selected ADC calibration registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	f043 0208 	orr.w	r2, r3, #8
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	609a      	str	r2, [r3, #8]
}
 8003b7c:	bf00      	nop
 8003b7e:	370c      	adds	r7, #12
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bc80      	pop	{r7}
 8003b84:	4770      	bx	lr
 8003b86:	bf00      	nop

08003b88 <ADC_GetResetCalibrationStatus>:
  * @brief  Gets the selected ADC reset calibration registers status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC reset calibration registers (SET or RESET).
  */
FlagStatus ADC_GetResetCalibrationStatus(ADC_TypeDef* ADCx)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b085      	sub	sp, #20
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8003b90:	2300      	movs	r3, #0
 8003b92:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (uint32_t)RESET)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	f003 0308 	and.w	r3, r3, #8
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d002      	beq.n	8003ba6 <ADC_GetResetCalibrationStatus+0x1e>
  {
    /* RSTCAL bit is set */
    bitstatus = SET;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	73fb      	strb	r3, [r7, #15]
 8003ba4:	e001      	b.n	8003baa <ADC_GetResetCalibrationStatus+0x22>
  }
  else
  {
    /* RSTCAL bit is reset */
    bitstatus = RESET;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the RSTCAL bit status */
  return  bitstatus;
 8003baa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3714      	adds	r7, #20
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bc80      	pop	{r7}
 8003bb4:	4770      	bx	lr
 8003bb6:	bf00      	nop

08003bb8 <ADC_StartCalibration>:
  * @brief  Starts the selected ADC calibration process.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b083      	sub	sp, #12
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	f043 0204 	orr.w	r2, r3, #4
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	609a      	str	r2, [r3, #8]
}
 8003bcc:	bf00      	nop
 8003bce:	370c      	adds	r7, #12
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bc80      	pop	{r7}
 8003bd4:	4770      	bx	lr
 8003bd6:	bf00      	nop

08003bd8 <ADC_GetCalibrationStatus>:
  * @brief  Gets the selected ADC calibration status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC calibration (SET or RESET).
  */
FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b085      	sub	sp, #20
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8003be0:	2300      	movs	r3, #0
 8003be2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (uint32_t)RESET)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	f003 0304 	and.w	r3, r3, #4
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d002      	beq.n	8003bf6 <ADC_GetCalibrationStatus+0x1e>
  {
    /* CAL bit is set: calibration on going */
    bitstatus = SET;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	73fb      	strb	r3, [r7, #15]
 8003bf4:	e001      	b.n	8003bfa <ADC_GetCalibrationStatus+0x22>
  }
  else
  {
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the CAL bit status */
  return  bitstatus;
 8003bfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	3714      	adds	r7, #20
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bc80      	pop	{r7}
 8003c04:	4770      	bx	lr
 8003c06:	bf00      	nop

08003c08 <ADC_SoftwareStartConvCmd>:
  * @param  NewState: new state of the selected ADC software start conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_SoftwareStartConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b083      	sub	sp, #12
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
 8003c10:	460b      	mov	r3, r1
 8003c12:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003c14:	78fb      	ldrb	r3, [r7, #3]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d006      	beq.n	8003c28 <ADC_SoftwareStartConvCmd+0x20>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	f443 02a0 	orr.w	r2, r3, #5242880	; 0x500000
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	609a      	str	r2, [r3, #8]
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
  }
}
 8003c26:	e005      	b.n	8003c34 <ADC_SoftwareStartConvCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	689b      	ldr	r3, [r3, #8]
 8003c2c:	f423 02a0 	bic.w	r2, r3, #5242880	; 0x500000
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	609a      	str	r2, [r3, #8]
  }
}
 8003c34:	bf00      	nop
 8003c36:	370c      	adds	r7, #12
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bc80      	pop	{r7}
 8003c3c:	4770      	bx	lr
 8003c3e:	bf00      	nop

08003c40 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b085      	sub	sp, #20
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
 8003c48:	4608      	mov	r0, r1
 8003c4a:	4611      	mov	r1, r2
 8003c4c:	461a      	mov	r2, r3
 8003c4e:	4603      	mov	r3, r0
 8003c50:	70fb      	strb	r3, [r7, #3]
 8003c52:	460b      	mov	r3, r1
 8003c54:	70bb      	strb	r3, [r7, #2]
 8003c56:	4613      	mov	r3, r2
 8003c58:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	60fb      	str	r3, [r7, #12]
 8003c5e:	2300      	movs	r3, #0
 8003c60:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003c62:	78fb      	ldrb	r3, [r7, #3]
 8003c64:	2b09      	cmp	r3, #9
 8003c66:	d923      	bls.n	8003cb0 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	68db      	ldr	r3, [r3, #12]
 8003c6c:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8003c6e:	78fb      	ldrb	r3, [r7, #3]
 8003c70:	f1a3 020a 	sub.w	r2, r3, #10
 8003c74:	4613      	mov	r3, r2
 8003c76:	005b      	lsls	r3, r3, #1
 8003c78:	4413      	add	r3, r2
 8003c7a:	2207      	movs	r2, #7
 8003c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c80:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	43db      	mvns	r3, r3
 8003c86:	68fa      	ldr	r2, [r7, #12]
 8003c88:	4013      	ands	r3, r2
 8003c8a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8003c8c:	7879      	ldrb	r1, [r7, #1]
 8003c8e:	78fb      	ldrb	r3, [r7, #3]
 8003c90:	f1a3 020a 	sub.w	r2, r3, #10
 8003c94:	4613      	mov	r3, r2
 8003c96:	005b      	lsls	r3, r3, #1
 8003c98:	4413      	add	r3, r2
 8003c9a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c9e:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8003ca0:	68fa      	ldr	r2, [r7, #12]
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	68fa      	ldr	r2, [r7, #12]
 8003cac:	60da      	str	r2, [r3, #12]
 8003cae:	e01e      	b.n	8003cee <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	691b      	ldr	r3, [r3, #16]
 8003cb4:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8003cb6:	78fa      	ldrb	r2, [r7, #3]
 8003cb8:	4613      	mov	r3, r2
 8003cba:	005b      	lsls	r3, r3, #1
 8003cbc:	4413      	add	r3, r2
 8003cbe:	2207      	movs	r2, #7
 8003cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc4:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	43db      	mvns	r3, r3
 8003cca:	68fa      	ldr	r2, [r7, #12]
 8003ccc:	4013      	ands	r3, r2
 8003cce:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8003cd0:	7879      	ldrb	r1, [r7, #1]
 8003cd2:	78fa      	ldrb	r2, [r7, #3]
 8003cd4:	4613      	mov	r3, r2
 8003cd6:	005b      	lsls	r3, r3, #1
 8003cd8:	4413      	add	r3, r2
 8003cda:	fa01 f303 	lsl.w	r3, r1, r3
 8003cde:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8003ce0:	68fa      	ldr	r2, [r7, #12]
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	68fa      	ldr	r2, [r7, #12]
 8003cec:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8003cee:	78bb      	ldrb	r3, [r7, #2]
 8003cf0:	2b06      	cmp	r3, #6
 8003cf2:	d821      	bhi.n	8003d38 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cf8:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8003cfa:	78bb      	ldrb	r3, [r7, #2]
 8003cfc:	1e5a      	subs	r2, r3, #1
 8003cfe:	4613      	mov	r3, r2
 8003d00:	009b      	lsls	r3, r3, #2
 8003d02:	4413      	add	r3, r2
 8003d04:	221f      	movs	r2, #31
 8003d06:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0a:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	43db      	mvns	r3, r3
 8003d10:	68fa      	ldr	r2, [r7, #12]
 8003d12:	4013      	ands	r3, r2
 8003d14:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8003d16:	78f9      	ldrb	r1, [r7, #3]
 8003d18:	78bb      	ldrb	r3, [r7, #2]
 8003d1a:	1e5a      	subs	r2, r3, #1
 8003d1c:	4613      	mov	r3, r2
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	4413      	add	r3, r2
 8003d22:	fa01 f303 	lsl.w	r3, r1, r3
 8003d26:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003d28:	68fa      	ldr	r2, [r7, #12]
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	68fa      	ldr	r2, [r7, #12]
 8003d34:	635a      	str	r2, [r3, #52]	; 0x34
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8003d36:	e047      	b.n	8003dc8 <ADC_RegularChannelConfig+0x188>
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8003d38:	78bb      	ldrb	r3, [r7, #2]
 8003d3a:	2b0c      	cmp	r3, #12
 8003d3c:	d821      	bhi.n	8003d82 <ADC_RegularChannelConfig+0x142>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d42:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8003d44:	78bb      	ldrb	r3, [r7, #2]
 8003d46:	1fda      	subs	r2, r3, #7
 8003d48:	4613      	mov	r3, r2
 8003d4a:	009b      	lsls	r3, r3, #2
 8003d4c:	4413      	add	r3, r2
 8003d4e:	221f      	movs	r2, #31
 8003d50:	fa02 f303 	lsl.w	r3, r2, r3
 8003d54:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	43db      	mvns	r3, r3
 8003d5a:	68fa      	ldr	r2, [r7, #12]
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8003d60:	78f9      	ldrb	r1, [r7, #3]
 8003d62:	78bb      	ldrb	r3, [r7, #2]
 8003d64:	1fda      	subs	r2, r3, #7
 8003d66:	4613      	mov	r3, r2
 8003d68:	009b      	lsls	r3, r3, #2
 8003d6a:	4413      	add	r3, r2
 8003d6c:	fa01 f303 	lsl.w	r3, r1, r3
 8003d70:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003d72:	68fa      	ldr	r2, [r7, #12]
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	4313      	orrs	r3, r2
 8003d78:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	68fa      	ldr	r2, [r7, #12]
 8003d7e:	631a      	str	r2, [r3, #48]	; 0x30
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8003d80:	e022      	b.n	8003dc8 <ADC_RegularChannelConfig+0x188>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d86:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8003d88:	78bb      	ldrb	r3, [r7, #2]
 8003d8a:	f1a3 020d 	sub.w	r2, r3, #13
 8003d8e:	4613      	mov	r3, r2
 8003d90:	009b      	lsls	r3, r3, #2
 8003d92:	4413      	add	r3, r2
 8003d94:	221f      	movs	r2, #31
 8003d96:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9a:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	43db      	mvns	r3, r3
 8003da0:	68fa      	ldr	r2, [r7, #12]
 8003da2:	4013      	ands	r3, r2
 8003da4:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8003da6:	78f9      	ldrb	r1, [r7, #3]
 8003da8:	78bb      	ldrb	r3, [r7, #2]
 8003daa:	f1a3 020d 	sub.w	r2, r3, #13
 8003dae:	4613      	mov	r3, r2
 8003db0:	009b      	lsls	r3, r3, #2
 8003db2:	4413      	add	r3, r2
 8003db4:	fa01 f303 	lsl.w	r3, r1, r3
 8003db8:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003dba:	68fa      	ldr	r2, [r7, #12]
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	68fa      	ldr	r2, [r7, #12]
 8003dc6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8003dc8:	bf00      	nop
 8003dca:	3714      	adds	r7, #20
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bc80      	pop	{r7}
 8003dd0:	4770      	bx	lr
 8003dd2:	bf00      	nop

08003dd4 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b083      	sub	sp, #12
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003de0:	b29b      	uxth	r3, r3
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	370c      	adds	r7, #12
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bc80      	pop	{r7}
 8003dea:	4770      	bx	lr

08003dec <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
  *                                0 bits for subpriority
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b083      	sub	sp, #12
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8003df4:	4a05      	ldr	r2, [pc, #20]	; (8003e0c <NVIC_PriorityGroupConfig+0x20>)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003dfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e00:	60d3      	str	r3, [r2, #12]
}
 8003e02:	bf00      	nop
 8003e04:	370c      	adds	r7, #12
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bc80      	pop	{r7}
 8003e0a:	4770      	bx	lr
 8003e0c:	e000ed00 	.word	0xe000ed00

08003e10 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b087      	sub	sp, #28
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	617b      	str	r3, [r7, #20]
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	613b      	str	r3, [r7, #16]
 8003e20:	230f      	movs	r3, #15
 8003e22:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	78db      	ldrb	r3, [r3, #3]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d03a      	beq.n	8003ea2 <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8003e2c:	4b27      	ldr	r3, [pc, #156]	; (8003ecc <NVIC_Init+0xbc>)
 8003e2e:	68db      	ldr	r3, [r3, #12]
 8003e30:	43db      	mvns	r3, r3
 8003e32:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003e36:	0a1b      	lsrs	r3, r3, #8
 8003e38:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	f1c3 0304 	rsb	r3, r3, #4
 8003e40:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 8003e42:	68fa      	ldr	r2, [r7, #12]
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	fa22 f303 	lsr.w	r3, r2, r3
 8003e4a:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	785b      	ldrb	r3, [r3, #1]
 8003e50:	461a      	mov	r2, r3
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	fa02 f303 	lsl.w	r3, r2, r3
 8003e58:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	789b      	ldrb	r3, [r3, #2]
 8003e5e:	461a      	mov	r2, r3
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	4013      	ands	r3, r2
 8003e64:	697a      	ldr	r2, [r7, #20]
 8003e66:	4313      	orrs	r3, r2
 8003e68:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	011b      	lsls	r3, r3, #4
 8003e6e:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8003e70:	4a17      	ldr	r2, [pc, #92]	; (8003ed0 <NVIC_Init+0xc0>)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	781b      	ldrb	r3, [r3, #0]
 8003e76:	6979      	ldr	r1, [r7, #20]
 8003e78:	b2c9      	uxtb	r1, r1
 8003e7a:	4413      	add	r3, r2
 8003e7c:	460a      	mov	r2, r1
 8003e7e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003e82:	4a13      	ldr	r2, [pc, #76]	; (8003ed0 <NVIC_Init+0xc0>)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	781b      	ldrb	r3, [r3, #0]
 8003e88:	095b      	lsrs	r3, r3, #5
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	781b      	ldrb	r3, [r3, #0]
 8003e92:	f003 031f 	and.w	r3, r3, #31
 8003e96:	2101      	movs	r1, #1
 8003e98:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003e9c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8003ea0:	e00f      	b.n	8003ec2 <NVIC_Init+0xb2>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003ea2:	490b      	ldr	r1, [pc, #44]	; (8003ed0 <NVIC_Init+0xc0>)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	095b      	lsrs	r3, r3, #5
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	781b      	ldrb	r3, [r3, #0]
 8003eb2:	f003 031f 	and.w	r3, r3, #31
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003eba:	f100 0320 	add.w	r3, r0, #32
 8003ebe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8003ec2:	bf00      	nop
 8003ec4:	371c      	adds	r7, #28
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bc80      	pop	{r7}
 8003eca:	4770      	bx	lr
 8003ecc:	e000ed00 	.word	0xe000ed00
 8003ed0:	e000e100 	.word	0xe000e100

08003ed4 <__libc_init_array>:
 8003ed4:	4b0e      	ldr	r3, [pc, #56]	; (8003f10 <__libc_init_array+0x3c>)
 8003ed6:	b570      	push	{r4, r5, r6, lr}
 8003ed8:	461e      	mov	r6, r3
 8003eda:	4c0e      	ldr	r4, [pc, #56]	; (8003f14 <__libc_init_array+0x40>)
 8003edc:	2500      	movs	r5, #0
 8003ede:	1ae4      	subs	r4, r4, r3
 8003ee0:	10a4      	asrs	r4, r4, #2
 8003ee2:	42a5      	cmp	r5, r4
 8003ee4:	d004      	beq.n	8003ef0 <__libc_init_array+0x1c>
 8003ee6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003eea:	4798      	blx	r3
 8003eec:	3501      	adds	r5, #1
 8003eee:	e7f8      	b.n	8003ee2 <__libc_init_array+0xe>
 8003ef0:	f000 f816 	bl	8003f20 <_init>
 8003ef4:	4b08      	ldr	r3, [pc, #32]	; (8003f18 <__libc_init_array+0x44>)
 8003ef6:	4c09      	ldr	r4, [pc, #36]	; (8003f1c <__libc_init_array+0x48>)
 8003ef8:	461e      	mov	r6, r3
 8003efa:	1ae4      	subs	r4, r4, r3
 8003efc:	10a4      	asrs	r4, r4, #2
 8003efe:	2500      	movs	r5, #0
 8003f00:	42a5      	cmp	r5, r4
 8003f02:	d004      	beq.n	8003f0e <__libc_init_array+0x3a>
 8003f04:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003f08:	4798      	blx	r3
 8003f0a:	3501      	adds	r5, #1
 8003f0c:	e7f8      	b.n	8003f00 <__libc_init_array+0x2c>
 8003f0e:	bd70      	pop	{r4, r5, r6, pc}
 8003f10:	08004100 	.word	0x08004100
 8003f14:	08004100 	.word	0x08004100
 8003f18:	08004100 	.word	0x08004100
 8003f1c:	08004104 	.word	0x08004104

08003f20 <_init>:
 8003f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f22:	bf00      	nop
 8003f24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f26:	bc08      	pop	{r3}
 8003f28:	469e      	mov	lr, r3
 8003f2a:	4770      	bx	lr

08003f2c <_fini>:
 8003f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f2e:	bf00      	nop
 8003f30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f32:	bc08      	pop	{r3}
 8003f34:	469e      	mov	lr, r3
 8003f36:	4770      	bx	lr
