// Seed: 381134089
module module_0 (
    id_1,
    id_2
);
  inout tri0 id_2;
  inout wire id_1;
  assign id_2 = -1;
endmodule
module module_1;
  logic id_1;
  ;
  assign id_1[-1] = id_1;
  logic id_2;
  wire  id_3;
  wire  id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_2,
      id_6
  );
  wire id_7 = -1;
endmodule
