#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jan 28 09:29:40 2020
# Process ID: 306286
# Current directory: /home/alkozyre/cernbox/Alexey_BTL/scripts/example
# Command line: vivado
# Log file: /home/alkozyre/cernbox/Alexey_BTL/scripts/example/vivado.log
# Journal file: /home/alkozyre/cernbox/Alexey_BTL/scripts/example/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_11/lpgbt-fpga-kcu105_Ver_11.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 6659.086 ; gain = 177.949 ; free physical = 20891 ; free virtual = 37044
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308957536
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_11/lpgbt-fpga-kcu105_Ver_11.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_11/lpgbt-fpga-kcu105_Ver_11.runs/impl_1/debug_nets.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_11/lpgbt-fpga-kcu105_Ver_11.runs/impl_1/debug_nets.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_11/lpgbt-fpga-kcu105_Ver_11.runs/impl_1/debug_nets.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_11/lpgbt-fpga-kcu105_Ver_11.runs/impl_1/debug_nets.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_11/lpgbt-fpga-kcu105_Ver_11.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property OUTPUT_VALUE 1 [get_hw_probes generator_rst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {generator_rst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes generator_rst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {generator_rst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes lpgbtfpga_downlinkrst_s -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {lpgbtfpga_downlinkrst_s} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes lpgbtfpga_downlinkrst_s -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {lpgbtfpga_downlinkrst_s} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes generator_rst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {generator_rst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes generator_rst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {generator_rst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes reset_checker_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {reset_checker_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes reset_checker_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {reset_checker_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes lpgbtfpga_downlinkrst_s -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {lpgbtfpga_downlinkrst_s} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes lpgbtfpga_downlinkrst_s -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {lpgbtfpga_downlinkrst_s} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
close_hw
close_project
open_project /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_8/lpgbt-fpga-kcu105_Ver_8.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308957536
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_8/lpgbt-fpga-kcu105_Ver_8.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_8/lpgbt-fpga-kcu105_Ver_8.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_8/lpgbt-fpga-kcu105_Ver_8.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_8/lpgbt-fpga-kcu105_Ver_8.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_8/lpgbt-fpga-kcu105_Ver_8.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_8/lpgbt-fpga-kcu105_Ver_8.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property OUTPUT_VALUE 0 [get_hw_probes ff_tx_reset_n_OBUF -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {ff_tx_reset_n_OBUF} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes ff_tx_reset_n_OBUF -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {ff_tx_reset_n_OBUF} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
open_project /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_11/lpgbt-fpga-kcu105_Ver_11.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2018.3/data/ip'.
current_project lpgbt-fpga-kcu105_Ver_8
close_project
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308957536
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_11/lpgbt-fpga-kcu105_Ver_11.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_11/lpgbt-fpga-kcu105_Ver_11.runs/impl_1/debug_nets.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_11/lpgbt-fpga-kcu105_Ver_11.runs/impl_1/debug_nets.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_11/lpgbt-fpga-kcu105_Ver_11.runs/impl_1/debug_nets.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_11/lpgbt-fpga-kcu105_Ver_11.runs/impl_1/debug_nets.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_11/lpgbt-fpga-kcu105_Ver_11.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes lpgbtfpga_downlinkrst_s -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {lpgbtfpga_downlinkrst_s} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes lpgbtfpga_downlinkrst_s -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {lpgbtfpga_downlinkrst_s} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
close_hw
close_project
open_project /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12LB/lpgbt-fpga-kcu105_Ver_12LB.xpr
INFO: [Project 1-313] Project file moved from 'F:/Users/Alexey/Project/CERN/Xilinx/lpGBT_Project/lpgbt-fpga-kcu105_Ver_12LB' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12LB/lpgbt-fpga-kcu105_Ver_12LB.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12LB/lpgbt-fpga-kcu105_Ver_12LB.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12LB/lpgbt-fpga-kcu105_Ver_12LB.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Wed Jan 29 15:40:39 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12LB/lpgbt-fpga-kcu105_Ver_12LB.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12LB/lpgbt-fpga-kcu105_Ver_12LB.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12LB/lpgbt-fpga-kcu105_Ver_12LB.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12LB/lpgbt-fpga-kcu105_Ver_12LB.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Wed Jan 29 15:51:33 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12LB/lpgbt-fpga-kcu105_Ver_12LB.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308957536
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12LB/lpgbt-fpga-kcu105_Ver_12LB.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12LB/lpgbt-fpga-kcu105_Ver_12LB.runs/impl_1/debug_nets.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12LB/lpgbt-fpga-kcu105_Ver_12LB.runs/impl_1/debug_nets.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12LB/lpgbt-fpga-kcu105_Ver_12LB.runs/impl_1/debug_nets.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12LB/lpgbt-fpga-kcu105_Ver_12LB.runs/impl_1/debug_nets.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12LB/lpgbt-fpga-kcu105_Ver_12LB.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
close_hw
close_project
open_project /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.xpr
INFO: [Project 1-313] Project file moved from 'F:/Users/Alexey/Project/CERN/Xilinx/lpGBT_Project/lpgbt-fpga-kcu105_Ver_12' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Wed Jan 29 16:02:30 2020] Launched synth_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.runs/synth_1/runme.log
[Wed Jan 29 16:02:30 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Wed Jan 29 16:16:41 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308957536
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.runs/impl_1/debug_nets.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.runs/impl_1/debug_nets.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.runs/impl_1/debug_nets.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.runs/impl_1/debug_nets.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property OUTPUT_VALUE 1 [get_hw_probes generator_rst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {generator_rst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes generator_rst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {generator_rst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes reset_checker_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {reset_checker_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes reset_checker_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {reset_checker_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes lpgbtfpga_downlinkrst_s -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {lpgbtfpga_downlinkrst_s} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes lpgbtfpga_downlinkrst_s -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {lpgbtfpga_downlinkrst_s} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes lpgbtfpga_downlinkrst_s -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {lpgbtfpga_downlinkrst_s} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes lpgbtfpga_downlinkrst_s -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {lpgbtfpga_downlinkrst_s} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
close_hw
set_property top lpgbtfpga_kcu105_10g24_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lpgbtfpga_kcu105_10g24_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj lpgbtfpga_kcu105_10g24_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_5_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/ip_0/sim/gig_ethernet_pcs_pma_basex_156_25_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/ip_0/sim/gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/ip_0/sim/gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/ip_0/sim/gig_ethernet_pcs_pma_basex_156_25_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/xlx_ku_mgt_ip_10g24/ip/xlx_ku_mgt_ip_10g24/sim/xlx_ku_mgt_ip_10g24_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/xlx_ku_mgt_ip_10g24/ip/xlx_ku_mgt_ip_10g24/sim/xlx_ku_mgt_ip_10g24_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/xlx_ku_mgt_ip_10g24/ip/xlx_ku_mgt_ip_10g24/sim/xlx_ku_mgt_ip_10g24_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/xlx_ku_mgt_ip_10g24/ip/xlx_ku_mgt_ip_10g24/sim/xlx_ku_mgt_ip_10g24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj lpgbtfpga_kcu105_10g24_top_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/synth/gig_ethernet_pcs_pma_basex_156_25_resets.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_basex_156_25_resets'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/synth/gig_ethernet_pcs_pma_basex_156_25_clocking.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_basex_156_25_clocking'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/synth/gig_ethernet_pcs_pma_basex_156_25_support.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_basex_156_25_support'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/synth/gig_ethernet_pcs_pma_basex_156_25_reset_sync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_basex_156_25_reset_sync'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/synth/gig_ethernet_pcs_pma_basex_156_25_sync_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_basex_156_25_sync_block'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/synth/transceiver/gig_ethernet_pcs_pma_basex_156_25_transceiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_basex_156_25_transceiver'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/synth/gig_ethernet_pcs_pma_basex_156_25_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_basex_156_25_block'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/synth/gig_ethernet_pcs_pma_basex_156_25.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_basex_156_25'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'temac_gbe_v9_0_block'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'temac_gbe_v9_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vio_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_reg_types.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_decode_ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/PRBS/prbs_pattern_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/PRBS/prbs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prbs'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_clock_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_clock_div'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/clocks_us_serdes.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clocks_us_serdes'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/LpGBT-FPGA/lpgbtfpga_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/descrambler_51bitOrder49.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'descrambler51bitOrder49'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/descrambler_53bitOrder49.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'descrambler53bitOrder49'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/descrambler_58bitOrder58.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'descrambler58bitOrder58'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/descrambler_60bitOrder58.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'descrambler60bitOrder58'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/emac_hostbus_decl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/eth_us_1000basex.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'eth_us_1000basex'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/fec_rsDecoderN15K13.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rs_decoder_N15K13'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/fec_rsDecoderN31K29.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rs_decoder_N31K29'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/PRBS/gbt_rx_checker.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gbt_rx_checker'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/GBT-SC/gbtsc_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gbtsc_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/GBT-SC/IC/ic_deserializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ic_deserializer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/GBT-SC/IC/ic_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ic_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/GBT-SC/IC/ic_rx_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ic_rx_fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/GBT-SC/IC/ic_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ic_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/GBT-SC/IC/ic_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ic_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_trans_decl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_fabric_sel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_fabric_sel'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/new/ipBUS_EC_bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipBUS_EC_bram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_bram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/udp_ipaddr_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'udp_ipaddr_block'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/udp_rarp_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'udp_rarp_block'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/udp_build_arp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'udp_build_arp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/udp_build_payload.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'udp_build_payload'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/udp_build_ping.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'udp_build_ping'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/udp_build_resend.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'udp_build_resend'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/udp_build_status.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'udp_build_status'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/udp_status_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'udp_status_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/udp_byte_sum.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'udp_byte_sum'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/udp_do_rx_reset.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'udp_do_rx_reset'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/udp_packet_parser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'udp_packet_parser'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/udp_rxram_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'udp_rxram_mux'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/udp_dualportram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'udp_DualPortRAM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/udp_buffer_selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'udp_buffer_selector'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/udp_rxram_shim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'udp_rxram_shim'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/udp_dualportram_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'udp_DualPortRAM_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/udp_dualportram_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'udp_DualPortRAM_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/udp_rxtransactor_if_simple.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'udp_rxtransactor_if'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/udp_tx_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'udp_tx_mux'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/udp_txtransactor_if_simple.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'udp_txtransactor_if'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/udp_clock_crossing_if.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'udp_clock_crossing_if'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/udp_if_flat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UDP_if'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/trans_arb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'trans_arb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/transactor_if.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'transactor_if'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/transactor_sm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'transactor_sm'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/transactor_cfg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'transactor_cfg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/transactor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'transactor'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_ctrlreg_v.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_ctrlreg_v'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_reg_v.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_reg_v'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/led_stretcher.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'led_stretcher'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_example'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/kcu105_basex_infra.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'kcu105_basex_infra'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/LpGBT-FPGA/lpbgtfpga_downlink.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lpgbtfpga_downlink'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/hdl/lpgbtfpga_10g24.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lpgbtFpga_10g24'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lpgbtfpga_decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_deinterleaver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lpgbtfpga_deinterleaver'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_descrambler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lpgbtfpga_descrambler'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lpgbtfpga_encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_framealigner.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lpgbtfpga_framealigner'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_interleaver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lpgbtfpga_interleaver'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/payload_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'payload'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lpgbtfpga_patternchecker'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lpgbtfpga_patterngen'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_rxgearbox.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lpgbtfpga_rxGearbox'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_scrambler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lpgbtfpga_scrambler'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_txgearbox.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lpgbtfpga_txGearbox'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/LpGBT-FPGA/lpgbtfpga_uplink.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lpgbtfpga_uplink'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/hdl/prbs/prbs7_16b_checker.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prbs7_16b_checker'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prbs7_2b_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/hdl/prbs/prbs7_32b_checker.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prbs7_32b_checker'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/hdl/prbs/prbs7_4b_checker.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prbs7_4b_checker'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/hdl/prbs/prbs7_4b_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prbs7_4b_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prbs7_8b_checker'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prbs7_8b_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/rs_encoder_N7K5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rs_encoder_N7K5'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_deserializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_deserializer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_rx_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_rx_fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/Mgt/xlx_ku_mgt_ip_reset_synchronizer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xlx_ku_mgt_ip_reset_synchronizer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/Mgt/10g24/xlx_ku_mgt_10g24.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xlx_ku_mgt_10g24'
WARNING: [VRFC 10-3093] actual for formal port 'ce' is neither a static name nor a globally static expression [/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/Mgt/10g24/xlx_ku_mgt_10g24.vhd:228]
WARNING: [VRFC 10-3093] actual for formal port 'ce' is neither a static name nor a globally static expression [/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/Mgt/10g24/xlx_ku_mgt_10g24.vhd:239]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sources_1/imports/lpgbt-fpga-kcu105/hdl/lpgbtfpga_kcu105_10g24_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lpgbtfpga_kcu105_10g24_top'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5358986d238f48caae48c47581a6f224 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_5 -L gig_ethernet_pcs_pma_v16_1_5 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L axi_lite_ipif_v3_0_4 -L tri_mode_ethernet_mac_v9_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lpgbtfpga_kcu105_10g24_top_behav xil_defaultlib.lpgbtfpga_kcu105_10g24_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.bus_multiplexer_pkg
Compiling package xil_defaultlib.lpgbtfpga_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.emac_hostbus_decl
Compiling package tri_mode_ethernet_mac_v9_0_13.tx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.common_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ptp_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.rx_pack
Compiling package gig_ethernet_pcs_pma_v16_1_5.management_pack
Compiling package gig_ethernet_pcs_pma_v16_1_5.auto_neg_pack
Compiling package gig_ethernet_pcs_pma_v16_1_5.tx_pack
Compiling package gig_ethernet_pcs_pma_v16_1_5.synchronise_pack
Compiling package gig_ethernet_pcs_pma_v16_1_5.rx_pack
Compiling package gig_ethernet_pcs_pma_v16_1_5.tbi_pack
Compiling package gig_ethernet_pcs_pma_v16_1_5.sync_block_pack
Compiling package gig_ethernet_pcs_pma_v16_1_5.ptp_pack
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package xil_defaultlib.sca_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture ibufds_gte3_v of entity unisim.IBUFDS_GTE3 [ibufds_gte3_default]
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(ibuf_low_pwr=false,iosta...]
Compiling architecture ibufgds_v of entity unisim.IBUFGDS [\IBUFGDS(ibuf_low_pwr=false,iost...]
Compiling architecture behavioral of entity xil_defaultlib.lpgbtfpga_scrambler [lpgbtfpga_scrambler_default]
Compiling architecture behavioral of entity xil_defaultlib.rs_encoder_N7K5 [rs_encoder_n7k5_default]
Compiling architecture behavioral of entity xil_defaultlib.lpgbtfpga_encoder [lpgbtfpga_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.lpgbtfpga_interleaver [lpgbtfpga_interleaver_default]
Compiling architecture behavioral of entity xil_defaultlib.lpgbtfpga_txGearbox [\lpgbtfpga_txGearbox(c_clockrati...]
Compiling architecture behavioral of entity xil_defaultlib.lpgbtfpga_downlink [\lpgbtfpga_downlink(c_outputwidt...]
Compiling architecture behavioral of entity xil_defaultlib.xlx_ku_mgt_ip_reset_synchronizer [xlx_ku_mgt_ip_reset_synchronizer...]
Compiling architecture bufg_gt_v of entity unisim.BUFG_GT [bufg_gt_default]
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_5_gthe3...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gthe3_channe...
Compiling module gtwizard_ultrascale_v1_7_5.gtwizard_ultrascale_v1_7_5_reset...
Compiling module gtwizard_ultrascale_v1_7_5.gtwizard_ultrascale_v1_7_5_bit_s...
Compiling module gtwizard_ultrascale_v1_7_5.gtwizard_ultrascale_v1_7_5_gtwiz...
Compiling module gtwizard_ultrascale_v1_7_5.gtwizard_ultrascale_v1_7_5_reset...
Compiling module gtwizard_ultrascale_v1_7_5.gtwizard_ultrascale_v1_7_5_gtwiz...
Compiling module gtwizard_ultrascale_v1_7_5.gtwizard_ultrascale_v1_7_5_gtwiz...
Compiling module gtwizard_ultrascale_v1_7_5.gtwizard_ultrascale_v1_7_5_gtwiz...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_gth...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_top...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24
Compiling architecture structural of entity xil_defaultlib.xlx_ku_mgt_10g24 [xlx_ku_mgt_10g24_default]
Compiling architecture behavioral of entity xil_defaultlib.lpgbtfpga_rxGearbox [\lpgbtfpga_rxGearbox(c_clockrati...]
Compiling architecture behavioral of entity xil_defaultlib.lpgbtfpga_framealigner [\lpgbtfpga_framealigner(c_wordra...]
Compiling architecture behavioral of entity xil_defaultlib.lpgbtfpga_deinterleaver [\lpgbtfpga_deinterleaver(datarat...]
Compiling architecture behavioral of entity xil_defaultlib.rs_decoder_N31K29 [rs_decoder_n31k29_default]
Compiling architecture behavioral of entity xil_defaultlib.lpgbtfpga_decoder [\lpgbtfpga_decoder(datarate=2,fe...]
Compiling architecture behavioral of entity xil_defaultlib.descrambler58bitOrder58 [descrambler58bitorder58_default]
Compiling architecture behavioral of entity xil_defaultlib.descrambler60bitOrder58 [descrambler60bitorder58_default]
Compiling architecture behavioral of entity xil_defaultlib.lpgbtfpga_descrambler [\lpgbtfpga_descrambler(fec=1)\]
Compiling architecture behavioral of entity xil_defaultlib.lpgbtfpga_uplink [\lpgbtfpga_uplink(datarate=2,fec...]
Compiling architecture behavioral of entity xil_defaultlib.lpgbtFpga_10g24 [\lpgbtFpga_10g24(fec=1)\]
Compiling architecture rtl of entity xil_defaultlib.prbs7_2b_generator [\prbs7_2b_generator(init_c="1010...]
Compiling architecture rtl of entity xil_defaultlib.prbs7_4b_generator [\prbs7_4b_generator(init_c="1010...]
Compiling architecture rtl of entity xil_defaultlib.prbs7_8b_generator [\prbs7_8b_generator(init_c="1010...]
Compiling architecture rtl of entity xil_defaultlib.lpgbtfpga_patterngen [lpgbtfpga_patterngen_default]
Compiling architecture rtl of entity xil_defaultlib.prbs7_32b_checker [prbs7_32b_checker_default]
Compiling architecture rtl of entity xil_defaultlib.prbs7_16b_checker [prbs7_16b_checker_default]
Compiling architecture rtl of entity xil_defaultlib.prbs7_8b_checker [prbs7_8b_checker_default]
Compiling architecture rtl of entity xil_defaultlib.prbs7_4b_checker [prbs7_4b_checker_default]
Compiling architecture rtl of entity xil_defaultlib.lpgbtfpga_patternchecker [lpgbtfpga_patternchecker_default]
Compiling architecture vio_0_arch of entity xil_defaultlib.vio_0 [vio_0_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme3_adv_v of entity unisim.MMCME3_ADV [\MMCME3_ADV(clkfbout_mult_f=8.0,...]
Compiling architecture mmcme3_base_v of entity unisim.MMCME3_BASE [\MMCME3_BASE(clkfbout_mult_f=8.0...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.clocks_us_serdes [clocks_us_serdes_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ip...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module unisims_ver.LUT4
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_pf...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structural of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_block [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC8CE [cc8ce_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC2CE [cc2ce_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC_64_32 [crc_64_32_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC32_8 [crc32_8_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.TX_STATE_MACH [\TX_STATE_MACH(c_half_duplex=fal...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx [\tri_mode_ethernet_mac_v9_0_13_t...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.STATE_MACHINES [state_machines_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.DECODE_FRAME [decode_frame_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.PARAM_CHECK [param_check_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx [\tri_mode_ethernet_mac_v9_0_13_r...]
Compiling module unisims_ver.RAM64X1D
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRL16E_default
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13(C_...
Compiling architecture wrapper of entity xil_defaultlib.temac_gbe_v9_0_block [temac_gbe_v9_0_block_default]
Compiling architecture wrapper of entity xil_defaultlib.temac_gbe_v9_0 [temac_gbe_v9_0_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture fdp_v of entity unisim.FDP [fdp_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_1_5.reset_sync_block [reset_sync_block_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_1_5.TX [tx_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_1_5.SYNCHRONISE [synchronise_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_1_5.RX [\RX(c_family="kintexu")(1,7)\]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity gig_ethernet_pcs_pma_v16_1_5.sync_block [sync_block_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_1_5.GPCS_PMA_GEN [\GPCS_PMA_GEN(c_family="kintexu"...]
Compiling architecture xilinx of entity gig_ethernet_pcs_pma_v16_1_5.gig_ethernet_pcs_pma_v16_1_5 [\gig_ethernet_pcs_pma_v16_1_5(c_...]
Compiling architecture rtl of entity xil_defaultlib.gig_ethernet_pcs_pma_basex_156_25_reset_sync [gig_ethernet_pcs_pma_basex_156_2...]
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_5_gthe3...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module gtwizard_ultrascale_v1_7_5.gtwizard_ultrascale_v1_7_5_gtwiz...
Compiling module gtwizard_ultrascale_v1_7_5.gtwizard_ultrascale_v1_7_5_gtwiz...
Compiling module gtwizard_ultrascale_v1_7_5.gtwizard_ultrascale_v1_7_5_gtwiz...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling architecture wrapper of entity xil_defaultlib.gig_ethernet_pcs_pma_basex_156_25_transceiver [gig_ethernet_pcs_pma_basex_156_2...]
Compiling architecture structural of entity xil_defaultlib.gig_ethernet_pcs_pma_basex_156_25_sync_block [gig_ethernet_pcs_pma_basex_156_2...]
Compiling architecture block_level of entity xil_defaultlib.gig_ethernet_pcs_pma_basex_156_25_block [gig_ethernet_pcs_pma_basex_156_2...]
Compiling architecture top_level of entity xil_defaultlib.gig_ethernet_pcs_pma_basex_156_25_clocking [gig_ethernet_pcs_pma_basex_156_2...]
Compiling architecture top_level of entity xil_defaultlib.gig_ethernet_pcs_pma_basex_156_25_resets [gig_ethernet_pcs_pma_basex_156_2...]
Compiling architecture wrapper of entity xil_defaultlib.gig_ethernet_pcs_pma_basex_156_25_support [gig_ethernet_pcs_pma_basex_156_2...]
Compiling architecture wrapper of entity xil_defaultlib.gig_ethernet_pcs_pma_basex_156_25 [gig_ethernet_pcs_pma_basex_156_2...]
Compiling architecture rtl of entity xil_defaultlib.eth_us_1000basex [eth_us_1000basex_default]
Compiling architecture rtl of entity xil_defaultlib.udp_ipaddr_block [udp_ipaddr_block_default]
Compiling architecture rtl of entity xil_defaultlib.udp_rarp_block [udp_rarp_block_default]
Compiling architecture rtl of entity xil_defaultlib.udp_build_arp [udp_build_arp_default]
Compiling architecture rtl of entity xil_defaultlib.udp_build_payload [udp_build_payload_default]
Compiling architecture rtl of entity xil_defaultlib.udp_build_ping [udp_build_ping_default]
Compiling architecture rtl of entity xil_defaultlib.udp_build_resend [udp_build_resend_default]
Compiling architecture rtl of entity xil_defaultlib.udp_build_status [udp_build_status_default]
Compiling architecture rtl of entity xil_defaultlib.udp_status_buffer [\udp_status_buffer(bufwidth=4,ad...]
Compiling architecture rtl of entity xil_defaultlib.udp_byte_sum [udp_byte_sum_default]
Compiling architecture rtl of entity xil_defaultlib.udp_do_rx_reset [udp_do_rx_reset_default]
Compiling architecture v3 of entity xil_defaultlib.udp_packet_parser [udp_packet_parser_default]
Compiling architecture rtl of entity xil_defaultlib.udp_rxram_mux [udp_rxram_mux_default]
Compiling architecture initial of entity xil_defaultlib.udp_DualPortRAM [\udp_DualPortRAM(bufwidth=1,addr...]
Compiling architecture simple of entity xil_defaultlib.udp_buffer_selector [\udp_buffer_selector(bufwidth=1)...]
Compiling architecture simple of entity xil_defaultlib.udp_rxram_shim [\udp_rxram_shim(bufwidth=1)\]
Compiling architecture striped of entity xil_defaultlib.udp_DualPortRAM_rx [\udp_DualPortRAM_rx(bufwidth=4,a...]
Compiling architecture simple of entity xil_defaultlib.udp_buffer_selector [\udp_buffer_selector(bufwidth=4)...]
Compiling architecture v3 of entity xil_defaultlib.udp_DualPortRAM_tx [\udp_DualPortRAM_tx(bufwidth=4,a...]
Compiling architecture simple of entity xil_defaultlib.udp_rxtransactor_if [udp_rxtransactor_if_default]
Compiling architecture rtl of entity xil_defaultlib.udp_tx_mux [udp_tx_mux_default]
Compiling architecture simple of entity xil_defaultlib.udp_txtransactor_if [\udp_txtransactor_if(bufwidth=4)...]
Compiling architecture rtl of entity xil_defaultlib.udp_clock_crossing_if [\udp_clock_crossing_if(bufwidth=...]
Compiling architecture flat of entity xil_defaultlib.UDP_if [\UDP_if(bufwidth=4)\]
Compiling architecture rtl of entity xil_defaultlib.transactor_if [transactor_if_default]
Compiling architecture rtl of entity xil_defaultlib.transactor_sm [transactor_sm_default]
Compiling architecture rtl of entity xil_defaultlib.transactor_cfg [transactor_cfg_default]
Compiling architecture rtl of entity xil_defaultlib.transactor [transactor_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrl [ipbus_ctrl_default]
Compiling architecture rtl of entity xil_defaultlib.kcu105_basex_infra [\kcu105_basex_infra(clk_aux_freq...]
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=23,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=12)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=12)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=12)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=12,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.lpgbtfpga_kcu105_10g24_top
Built simulation snapshot lpgbtfpga_kcu105_10g24_top_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/behav/xsim/xsim.dir/lpgbtfpga_kcu105_10g24_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 29 16:31:09 2020...
run_program: Time (s): cpu = 00:00:58 ; elapsed = 00:00:28 . Memory (MB): peak = 7844.453 ; gain = 0.000 ; free physical = 18654 ; free virtual = 35145
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lpgbtfpga_kcu105_10g24_top_behav -key {Behavioral:sim_1:Functional:lpgbtfpga_kcu105_10g24_top} -tclbatch {lpgbtfpga_kcu105_10g24_top.tcl} -view {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_11/SCA_work_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_11/SCA_work_TB_behav.wcfg
WARNING: Simulation object /SCA_work_TB/ipb_clk_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/ipb_in_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/ipb_out_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/Tx_clk_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/Tx_clk_en_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/lpgbtfpga_downlinkEcData_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/tx_address_si was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/tx_transID_si was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/tx_command_si was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/tx_data_si was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/reset_sca was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/lpGBT_SCA_rst_cmd_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/lpGBT_SCA_connect_cmd_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/lpGBT_SCA_start_cmd_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/EC_EOF_Reg_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/EC_Frame_cnt was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/EC_Frame_addr_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/Next_EC_TxFrame_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/SCA_frame_TxRx_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/Tx_Frame_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/lpGBTsc_inst/tx_GBTx_address_i was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/lpGBTsc_inst/tx_register_addr_i was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/lpGBTsc_inst/tx_nb_to_be_read_i was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/wr_to_gbtic_si was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/lpGBTsc_inst/ic_inst/tx_inst/fifo was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/slave2/reg was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/slave3/reg was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/start_read_to_gbtic_si was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/ic_ready was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/ic_empty was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/Tx_IC_bits_o was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/Rx_IC_bits_i was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/Rx_clk_i was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/Rx_clk_en_i was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/lpGBTsc_inst/ic_inst/tx_inst/fifo_r was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/lpGBTsc_inst/ic_inst/tx_start_write_i was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/lpGBTsc_inst/ic_inst/tx_start_read_i was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/CDC/clockA_i was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/CDC/clockA_en_i was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/CDC/clockB_i was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/CDC/clockB_en_i was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/CDC/signalA_i was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/CDC/signalB_o was not found in the design.
source lpgbtfpga_kcu105_10g24_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module lpgbtfpga_kcu105_10g24_top.payload.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lpgbtfpga_kcu105_10g24_top.payload.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lpgbtfpga_kcu105_10g24_top.payload.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lpgbtfpga_kcu105_10g24_top.payload.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lpgbtfpga_kcu105_10g24_top.payload.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lpgbtfpga_kcu105_10g24_top.payload.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lpgbtfpga_kcu105_10g24_top.payload.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lpgbtfpga_kcu105_10g24_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 7871.520 ; gain = 27.066 ; free physical = 18402 ; free virtual = 34893
create_wave_config
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/lpgbtfpga_kcu105_10g24_top/USER_CLOCK_P}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/lpgbtfpga_kcu105_10g24_top/USER_CLOCK_N}} 
add_force {/lpgbtfpga_kcu105_10g24_top/USER_CLOCK_P} -radix hex {0 0ns} {1 1562ps} -repeat_every 3125ps
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lpgbtfpga_kcu105_10g24_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj lpgbtfpga_kcu105_10g24_top_vlog.prj
xvhdl --incr --relax -prj lpgbtfpga_kcu105_10g24_top_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5358986d238f48caae48c47581a6f224 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_5 -L gig_ethernet_pcs_pma_v16_1_5 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L axi_lite_ipif_v3_0_4 -L tri_mode_ethernet_mac_v9_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lpgbtfpga_kcu105_10g24_top_behav xil_defaultlib.lpgbtfpga_kcu105_10g24_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7871.523 ; gain = 0.000 ; free physical = 18633 ; free virtual = 35124
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module lpgbtfpga_kcu105_10g24_top.payload.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lpgbtfpga_kcu105_10g24_top.payload.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lpgbtfpga_kcu105_10g24_top.payload.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lpgbtfpga_kcu105_10g24_top.payload.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lpgbtfpga_kcu105_10g24_top.payload.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lpgbtfpga_kcu105_10g24_top.payload.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lpgbtfpga_kcu105_10g24_top.payload.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 7871.523 ; gain = 0.000 ; free physical = 18537 ; free virtual = 35029
run 10 us
remove_forces { {/lpgbtfpga_kcu105_10g24_top/USER_CLOCK_P} }
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.89 . Memory (MB): peak = 8538.922 ; gain = 26.676 ; free physical = 17885 ; free virtual = 34376
Restored from archive | CPU: 1.000000 secs | Memory: 27.237015 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.92 . Memory (MB): peak = 8539.918 ; gain = 27.672 ; free physical = 17882 ; free virtual = 34373
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8541.922 ; gain = 0.000 ; free physical = 17882 ; free virtual = 34373
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 4 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances
  SRLC32E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 8911.383 ; gain = 1039.859 ; free physical = 17679 ; free virtual = 34170
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/impl/timing/xsim/lpgbtfpga_kcu105_10g24_top_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/impl/timing/xsim/lpgbtfpga_kcu105_10g24_top_time_impl.sdf"
write_sdf: Time (s): cpu = 00:00:42 ; elapsed = 00:01:13 . Memory (MB): peak = 9591.234 ; gain = 470.336 ; free physical = 17065 ; free virtual = 33604
INFO: [SIM-utils-36] Netlist generated:/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/impl/timing/xsim/lpgbtfpga_kcu105_10g24_top_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/impl/timing/xsim/lpgbtfpga_kcu105_10g24_top_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lpgbtfpga_kcu105_10g24_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/impl/timing/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj lpgbtfpga_kcu105_10g24_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/impl/timing/xsim/lpgbtfpga_kcu105_10g24_top_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUFDS_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD4
INFO: [VRFC 10-311] analyzing module IBUF_HD5
INFO: [VRFC 10-311] analyzing module IBUF_HD6
INFO: [VRFC 10-311] analyzing module RAM32M16_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M16_HD1
INFO: [VRFC 10-311] analyzing module RAM32M16_HD2
INFO: [VRFC 10-311] analyzing module RAM32M16_HD3
INFO: [VRFC 10-311] analyzing module dbg_hub
INFO: [VRFC 10-311] analyzing module dbg_hub_clk_x_pntrs
INFO: [VRFC 10-311] analyzing module dbg_hub_clk_x_pntrs_7
INFO: [VRFC 10-311] analyzing module dbg_hub_dmem
INFO: [VRFC 10-311] analyzing module dbg_hub_dmem_13
INFO: [VRFC 10-311] analyzing module dbg_hub_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module dbg_hub_fifo_generator_ramfifo__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_fifo_generator_top
INFO: [VRFC 10-311] analyzing module dbg_hub_fifo_generator_top__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_fifo_generator_v13_1_4
INFO: [VRFC 10-311] analyzing module dbg_hub_fifo_generator_v13_1_4__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_fifo_generator_v13_1_4_synth
INFO: [VRFC 10-311] analyzing module dbg_hub_fifo_generator_v13_1_4_synth__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_ltlib_v1_0_0_bscan
INFO: [VRFC 10-311] analyzing module dbg_hub_memory
INFO: [VRFC 10-311] analyzing module dbg_hub_memory__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module dbg_hub_rd_bin_cntr_18
INFO: [VRFC 10-311] analyzing module dbg_hub_rd_fwft
INFO: [VRFC 10-311] analyzing module dbg_hub_rd_handshaking_flags
INFO: [VRFC 10-311] analyzing module dbg_hub_rd_handshaking_flags__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_rd_logic
INFO: [VRFC 10-311] analyzing module dbg_hub_rd_logic__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_rd_status_flags_as
INFO: [VRFC 10-311] analyzing module dbg_hub_rd_status_flags_as_17
INFO: [VRFC 10-311] analyzing module dbg_hub_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module dbg_hub_reset_blk_ramfifo_8
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff_1
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff_10
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff_11
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff_12
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff_2
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff_3
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff_9
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff__parameterized0_19
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff__parameterized0_20
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff__parameterized0_21
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff__parameterized0_22
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff__parameterized0_4
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff__parameterized0_5
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff__parameterized0_6
INFO: [VRFC 10-311] analyzing module dbg_hub_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module dbg_hub_wr_bin_cntr_16
INFO: [VRFC 10-311] analyzing module dbg_hub_wr_handshaking_flags
INFO: [VRFC 10-311] analyzing module dbg_hub_wr_handshaking_flags_15
INFO: [VRFC 10-311] analyzing module dbg_hub_wr_logic
INFO: [VRFC 10-311] analyzing module dbg_hub_wr_logic__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_wr_status_flags_as
INFO: [VRFC 10-311] analyzing module dbg_hub_wr_status_flags_as_14
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_addr_ctl
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_bscan_switch
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_burst_wdlen_ctl
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_bus_ctl
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_bus_ctl_cnt
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_bus_ctl_flg
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_bus_ctl_flg__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_bus_mstr2sl_if
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_cmd_decode
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_ctl_reg
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized1
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized2
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_icon
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_icon2xsdb
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_if
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_if_static_status
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_rdfifo
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_rdreg
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_stat
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_stat_reg
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_stat_reg__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_stat_reg__parameterized0_0
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_sync
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_wrfifo
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_wrreg
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_xsdbm
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_xsdbm_id
INFO: [VRFC 10-311] analyzing module UDP_if
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_HD20
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_HD33
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_HD46
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_HD59
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_HD7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_HD72
INFO: [VRFC 10-311] analyzing module clocks_us_serdes
INFO: [VRFC 10-311] analyzing module descrambler58bitOrder58
INFO: [VRFC 10-311] analyzing module descrambler58bitOrder58_113
INFO: [VRFC 10-311] analyzing module descrambler58bitOrder58_114
INFO: [VRFC 10-311] analyzing module descrambler60bitOrder58
INFO: [VRFC 10-311] analyzing module eth_us_1000basex
INFO: [VRFC 10-311] analyzing module gbt_rx_checker
INFO: [VRFC 10-311] analyzing module gbt_rx_checker_0
INFO: [VRFC 10-311] analyzing module gbt_rx_checker_1
INFO: [VRFC 10-311] analyzing module gbt_rx_checker_2
INFO: [VRFC 10-311] analyzing module gbt_rx_checker_3
INFO: [VRFC 10-311] analyzing module gbt_rx_checker_4
INFO: [VRFC 10-311] analyzing module gbt_rx_checker_5
INFO: [VRFC 10-311] analyzing module gbtsc_top
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gig_ethernet_pcs_pma_basex_156_25_block
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gig_ethernet_pcs_pma_basex_156_25_clocking
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gig_ethernet_pcs_pma_basex_156_25_gt
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gig_ethernet_pcs_pma_basex_156_25_gt_gthe3_channel_wrapper
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_top
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gig_ethernet_pcs_pma_basex_156_25_reset_sync
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gig_ethernet_pcs_pma_basex_156_25_resets
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gig_ethernet_pcs_pma_basex_156_25_support
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gig_ethernet_pcs_pma_basex_156_25_sync_block
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gig_ethernet_pcs_pma_basex_156_25_transceiver
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_bit_synchronizer
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_bit_synchronizer_0
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_bit_synchronizer_1
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_bit_synchronizer_10
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_bit_synchronizer_2
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_bit_synchronizer_3
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_bit_synchronizer_4
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_bit_synchronizer_5
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_bit_synchronizer_6
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_bit_synchronizer_7
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_bit_synchronizer_8
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_bit_synchronizer_9
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_gthe3_channel
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_gtwiz_reset
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer_17
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_reset_synchronizer
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_reset_synchronizer_11
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_reset_synchronizer_12
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_reset_synchronizer_13
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_reset_synchronizer_14
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_reset_synchronizer_15
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_reset_synchronizer_16
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_reset_synchronizer_18
INFO: [VRFC 10-311] analyzing module ic_deserializer
INFO: [VRFC 10-311] analyzing module ic_rx
INFO: [VRFC 10-311] analyzing module ic_rx_fifo
INFO: [VRFC 10-311] analyzing module ic_top
INFO: [VRFC 10-311] analyzing module ic_tx
INFO: [VRFC 10-311] analyzing module ipBUS_EC_bram
INFO: [VRFC 10-311] analyzing module ipBUS_EC_bram__xdcDup__1
INFO: [VRFC 10-311] analyzing module ipBUS_EC_bram__xdcDup__2
INFO: [VRFC 10-311] analyzing module ipBUS_EC_bram__xdcDup__3
INFO: [VRFC 10-311] analyzing module ipBUS_EC_bram__xdcDup__4
INFO: [VRFC 10-311] analyzing module ipbus_bram
INFO: [VRFC 10-311] analyzing module ipbus_bram__xdcDup__1
INFO: [VRFC 10-311] analyzing module ipbus_clock_div
INFO: [VRFC 10-311] analyzing module ipbus_clock_div_11
INFO: [VRFC 10-311] analyzing module ipbus_clock_div_14
INFO: [VRFC 10-311] analyzing module ipbus_ctrl
INFO: [VRFC 10-311] analyzing module ipbus_ctrlreg_v
INFO: [VRFC 10-311] analyzing module ipbus_example
INFO: [VRFC 10-311] analyzing module ipbus_reg_v
INFO: [VRFC 10-311] analyzing module ipbus_reg_v_10
INFO: [VRFC 10-311] analyzing module ipbus_reg_v_7
INFO: [VRFC 10-311] analyzing module ipbus_reg_v_8
INFO: [VRFC 10-311] analyzing module ipbus_reg_v_9
INFO: [VRFC 10-311] analyzing module kcu105_basex_infra
INFO: [VRFC 10-311] analyzing module led_stretcher
INFO: [VRFC 10-311] analyzing module led_stretcher_6
INFO: [VRFC 10-311] analyzing module lpgbtFpga_10g24
INFO: [VRFC 10-311] analyzing module lpgbtfpga_deinterleaver
INFO: [VRFC 10-311] analyzing module lpgbtfpga_descrambler
INFO: [VRFC 10-311] analyzing module lpgbtfpga_downlink
INFO: [VRFC 10-311] analyzing module lpgbtfpga_framealigner
INFO: [VRFC 10-311] analyzing module lpgbtfpga_kcu105_10g24_top
INFO: [VRFC 10-311] analyzing module lpgbtfpga_patternchecker
INFO: [VRFC 10-311] analyzing module lpgbtfpga_patterngen
INFO: [VRFC 10-311] analyzing module lpgbtfpga_rxGearbox
INFO: [VRFC 10-311] analyzing module lpgbtfpga_scrambler
INFO: [VRFC 10-311] analyzing module lpgbtfpga_txGearbox
INFO: [VRFC 10-311] analyzing module lpgbtfpga_uplink
INFO: [VRFC 10-311] analyzing module payload
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker_100
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker_101
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker_102
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker_103
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker_104
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker_105
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker_106
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker_107
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker_108
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker_109
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker_110
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker_111
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker_112
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_25
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_26
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_27
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_28
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_29
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_30
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_31
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_32
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_33
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_34
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_35
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_36
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_37
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_38
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_39
INFO: [VRFC 10-311] analyzing module prbs7_32b_checker
INFO: [VRFC 10-311] analyzing module prbs7_32b_checker_67
INFO: [VRFC 10-311] analyzing module prbs7_32b_checker_68
INFO: [VRFC 10-311] analyzing module prbs7_32b_checker_69
INFO: [VRFC 10-311] analyzing module prbs7_32b_checker_70
INFO: [VRFC 10-311] analyzing module prbs7_32b_checker_71
INFO: [VRFC 10-311] analyzing module prbs7_32b_checker_72
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_40
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_41
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_42
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_43
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_44
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_45
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_46
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_47
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_48
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_49
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_50
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_51
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_52
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_53
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_54
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_55
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_56
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_57
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_58
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_59
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_60
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_61
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_62
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_63
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_64
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_65
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_66
INFO: [VRFC 10-311] analyzing module prbs7_4b_generator
INFO: [VRFC 10-311] analyzing module prbs7_4b_generator_15
INFO: [VRFC 10-311] analyzing module prbs7_4b_generator_16
INFO: [VRFC 10-311] analyzing module prbs7_4b_generator_17
INFO: [VRFC 10-311] analyzing module prbs7_4b_generator_18
INFO: [VRFC 10-311] analyzing module prbs7_4b_generator_19
INFO: [VRFC 10-311] analyzing module prbs7_4b_generator_20
INFO: [VRFC 10-311] analyzing module prbs7_4b_generator_21
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_73
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_74
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_75
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_76
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_77
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_78
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_79
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_80
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_81
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_82
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_83
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_84
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_85
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_86
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_87
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_88
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_89
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_90
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_91
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_92
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_93
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_94
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_95
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_96
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_97
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_98
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_99
INFO: [VRFC 10-311] analyzing module prbs7_8b_generator
INFO: [VRFC 10-311] analyzing module prbs7_8b_generator_22
INFO: [VRFC 10-311] analyzing module prbs7_8b_generator_23
INFO: [VRFC 10-311] analyzing module prbs7_8b_generator_24
INFO: [VRFC 10-311] analyzing module sca_deserializer
INFO: [VRFC 10-311] analyzing module sca_rx
INFO: [VRFC 10-311] analyzing module sca_rx_fifo
INFO: [VRFC 10-311] analyzing module sca_top
INFO: [VRFC 10-311] analyzing module sca_tx
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_temac_gbe_v9_0_block
INFO: [VRFC 10-311] analyzing module transactor
INFO: [VRFC 10-311] analyzing module transactor_cfg
INFO: [VRFC 10-311] analyzing module transactor_if
INFO: [VRFC 10-311] analyzing module transactor_sm
INFO: [VRFC 10-311] analyzing module udp_DualPortRAM
INFO: [VRFC 10-311] analyzing module udp_DualPortRAM_rx
INFO: [VRFC 10-311] analyzing module udp_DualPortRAM_tx
INFO: [VRFC 10-311] analyzing module udp_buffer_selector
INFO: [VRFC 10-311] analyzing module udp_buffer_selector__parameterized0
INFO: [VRFC 10-311] analyzing module udp_buffer_selector__parameterized0_13
INFO: [VRFC 10-311] analyzing module udp_build_arp
INFO: [VRFC 10-311] analyzing module udp_build_payload
INFO: [VRFC 10-311] analyzing module udp_build_ping
INFO: [VRFC 10-311] analyzing module udp_build_resend
INFO: [VRFC 10-311] analyzing module udp_build_status
INFO: [VRFC 10-311] analyzing module udp_byte_sum
INFO: [VRFC 10-311] analyzing module udp_byte_sum_12
INFO: [VRFC 10-311] analyzing module udp_clock_crossing_if
INFO: [VRFC 10-311] analyzing module udp_do_rx_reset
INFO: [VRFC 10-311] analyzing module udp_ipaddr_block
INFO: [VRFC 10-311] analyzing module udp_packet_parser
INFO: [VRFC 10-311] analyzing module udp_rarp_block
INFO: [VRFC 10-311] analyzing module udp_rxram_mux
INFO: [VRFC 10-311] analyzing module udp_rxram_shim
INFO: [VRFC 10-311] analyzing module udp_rxtransactor_if
INFO: [VRFC 10-311] analyzing module udp_status_buffer
INFO: [VRFC 10-311] analyzing module udp_tx_mux
INFO: [VRFC 10-311] analyzing module udp_txtransactor_if
INFO: [VRFC 10-311] analyzing module vio_0
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_10g24
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_bit_synchronizer
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_bit_synchronizer_0
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_bit_synchronizer_10
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_bit_synchronizer_11
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_bit_synchronizer_12
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_bit_synchronizer_2
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_bit_synchronizer_3
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_bit_synchronizer_4
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_bit_synchronizer_5
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_bit_synchronizer_6
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_bit_synchronizer_7
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_bit_synchronizer_8
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_bit_synchronizer_9
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_gthe3_channel
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_gtwiz_buffbypass_rx
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_gtwiz_reset
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer_19
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer_20
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_reset_synchronizer
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_reset_synchronizer_13
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_reset_synchronizer_14
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_reset_synchronizer_15
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_reset_synchronizer_16
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_reset_synchronizer_17
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_reset_synchronizer_18
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_reset_synchronizer_21
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_xlx_ku_mgt_ip_10g24_gthe3_channel_wrapper
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_xlx_ku_mgt_ip_10g24_gtwizard_gthe3
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_xlx_ku_mgt_ip_10g24_gtwizard_top
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_reset_synchronizer
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr_HD11
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr_HD24
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr_HD37
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr_HD50
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr_HD63
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr_HD76
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width_HD12
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width_HD25
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width_HD38
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width_HD51
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width_HD64
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width_HD77
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0_HD14
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0_HD27
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0_HD40
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0_HD53
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0_HD66
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0_HD79
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1_HD16
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1_HD29
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1_HD42
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1_HD55
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1_HD68
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1_HD81
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2_HD18
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2_HD31
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2_HD44
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2_HD57
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2_HD70
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2_HD83
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_HD13
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_HD26
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_HD39
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_HD52
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_HD65
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_HD78
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0_HD15
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0_HD28
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0_HD41
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0_HD54
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0_HD67
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0_HD80
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1_HD17
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1_HD30
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1_HD43
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1_HD56
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1_HD69
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1_HD82
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2_HD19
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2_HD32
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2_HD45
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2_HD58
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2_HD71
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2_HD84
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top_HD10
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top_HD23
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top_HD36
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top_HD49
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top_HD62
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top_HD75
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2_HD21
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2_HD34
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2_HD47
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2_HD60
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2_HD73
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2_HD8
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2_synth_HD22
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2_synth_HD35
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2_synth_HD48
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2_synth_HD61
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2_synth_HD74
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2_synth_HD9
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_GPCS_PMA_GEN
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_RX
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_SYNCHRONISE
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_TX
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gig_ethernet_pcs_pma_v16_1_5
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_reset_sync_block
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_sync_block
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_decoder
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_in_one
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_all
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_0
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_1
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_19
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_30
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_36
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_37
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_38
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_39
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_40
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_41
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_42
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_43
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_5
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_8
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized0
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_10
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_11
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_12
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_13
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_14
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_15
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_16
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_17
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_18
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_2
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_20
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_21
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_22
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_23
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_24
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_25
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_26
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_27
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_28
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_29
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_3
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_31
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_32
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_33
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_34
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_35
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_4
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_6
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_7
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_9
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_width
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_width__parameterized0
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_vio
INFO: [VRFC 10-311] analyzing module vio_0_xsdbs_v1_0_2_xsdbs
INFO: [VRFC 10-311] analyzing module RAM64X1D_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD10
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD11
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD12
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD13
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD7
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD8
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD9
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CRC32_8
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CRC32_8_5
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_DECODE_FRAME
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_PARAM_CHECK
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_STATE_MACHINES
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_TX_STATE_MACH
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_addr_filter
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_addr_filter_wrap
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_control
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_pfc_tx_cntl
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_rx
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_rx_axi_intf
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_rx_cntl
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_rx_sync_req
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_sync_block
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_sync_block_6
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_sync_block_7
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_sync_block_8
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_sync_reset
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_sync_reset_2
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_sync_reset__parameterized0
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_sync_reset__parameterized0_0
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_sync_reset__parameterized0_1
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_sync_reset__parameterized0_4
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_tx
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_tx_axi_intf
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_tx_cntl
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_tx_pause
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5358986d238f48caae48c47581a6f224 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot lpgbtfpga_kcu105_10g24_top_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.lpgbtfpga_kcu105_10g24_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "lpgbtfpga_kcu105_10g24_top_time_impl.sdf", for root module "lpgbtfpga_kcu105_10g24_top".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "lpgbtfpga_kcu105_10g24_top_time_impl.sdf", for root module "lpgbtfpga_kcu105_10g24_top".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY8
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE(XON="FALSE")
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_ctl_reg
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_stat_reg
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_stat_reg__p...
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_ctl_reg__pa...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_ctl_reg__pa...
Compiling module simprims_ver.GND
Compiling module simprims_ver.VCC
Compiling module simprims_ver.FDCE(XON="FALSE")
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_clk_x_pntrs_7
Compiling module simprims_ver.FDPE_default
Compiling module xil_defaultlib.dbg_hub_rd_fwft
Compiling module xil_defaultlib.dbg_hub_rd_status_flags_as_17
Compiling module xil_defaultlib.dbg_hub_rd_handshaking_flags__pa...
Compiling module xil_defaultlib.dbg_hub_rd_bin_cntr_18
Compiling module xil_defaultlib.dbg_hub_rd_logic__parameterized0
Compiling module xil_defaultlib.dbg_hub_wr_status_flags_as_14
Compiling module xil_defaultlib.dbg_hub_wr_handshaking_flags_15
Compiling module xil_defaultlib.dbg_hub_wr_bin_cntr_16
Compiling module xil_defaultlib.dbg_hub_wr_logic__parameterized0
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M16_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M16_HD1
Compiling module xil_defaultlib.dbg_hub_dmem_13
Compiling module xil_defaultlib.dbg_hub_memory__parameterized0
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_9
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_10
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_11
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_12
Compiling module simprims_ver.FDPE(XON="FALSE",INIT=1'b0)
Compiling module xil_defaultlib.dbg_hub_reset_blk_ramfifo_8
Compiling module xil_defaultlib.dbg_hub_fifo_generator_ramfifo__...
Compiling module xil_defaultlib.dbg_hub_fifo_generator_top__para...
Compiling module xil_defaultlib.dbg_hub_fifo_generator_v13_1_4_s...
Compiling module xil_defaultlib.dbg_hub_fifo_generator_v13_1_4__...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_rdfifo
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_rdreg
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_clk_x_pntrs
Compiling module xil_defaultlib.dbg_hub_rd_status_flags_as
Compiling module xil_defaultlib.dbg_hub_rd_handshaking_flags
Compiling module xil_defaultlib.dbg_hub_rd_bin_cntr
Compiling module xil_defaultlib.dbg_hub_rd_logic
Compiling module xil_defaultlib.dbg_hub_wr_status_flags_as
Compiling module xil_defaultlib.dbg_hub_wr_handshaking_flags
Compiling module xil_defaultlib.dbg_hub_wr_bin_cntr
Compiling module xil_defaultlib.dbg_hub_wr_logic
Compiling module xil_defaultlib.RAM32M16_HD2
Compiling module xil_defaultlib.RAM32M16_HD3
Compiling module xil_defaultlib.dbg_hub_dmem
Compiling module xil_defaultlib.dbg_hub_memory
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_1
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_2
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_3
Compiling module xil_defaultlib.dbg_hub_reset_blk_ramfifo
Compiling module xil_defaultlib.dbg_hub_fifo_generator_ramfifo
Compiling module xil_defaultlib.dbg_hub_fifo_generator_top
Compiling module xil_defaultlib.dbg_hub_fifo_generator_v13_1_4_s...
Compiling module xil_defaultlib.dbg_hub_fifo_generator_v13_1_4
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_wrfifo
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_wrreg
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_ctl_reg__pa...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_stat_reg__p...
Compiling module simprims_ver.FDRE(IS_R_INVERTED=1'b1)
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_if_static_s...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_if
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_addr_ctl
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_burst_wdlen...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_bus_ctl_flg...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_bus_ctl_flg
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_bus_ctl_cnt
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_bus_ctl
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_bus_mstr2sl...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_icon2xsdb
Compiling module simprims_ver.FDCE(IS_CLR_INVERTED=1'b1)
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_cmd_decode
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_stat
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_sync
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_icon
Compiling module simprims_ver.BSCANE2
Compiling module xil_defaultlib.dbg_hub_ltlib_v1_0_0_bscan
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_bscan_switc...
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC")
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_xsdbm_id
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_xsdbm
Compiling module xil_defaultlib.dbg_hub
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD4
Compiling module xil_defaultlib.IBUF_HD5
Compiling module xil_defaultlib.IBUF_HD6
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.ipbus_clock_div_14
Compiling module simprims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.clocks_us_serdes
Compiling module simprims_ver.RAMD64E(RAM_ADDRESS_MASK=2'b11,R...
Compiling module xil_defaultlib.RAM64X1D_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1D_HD7
Compiling module xil_defaultlib.RAM64X1D_HD8
Compiling module xil_defaultlib.RAM64X1D_HD9
Compiling module xil_defaultlib.RAM64X1D_HD10
Compiling module xil_defaultlib.RAM64X1D_HD11
Compiling module xil_defaultlib.RAM64X1D_HD12
Compiling module xil_defaultlib.RAM64X1D_HD13
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module simprims_ver.FDSE(INIT=1'b0)
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_CRC32_8_5
Compiling module xil_defaultlib.temac_gbe_v9_0_PARAM_CHECK
Compiling module xil_defaultlib.temac_gbe_v9_0_DECODE_FRAME
Compiling module xil_defaultlib.temac_gbe_v9_0_STATE_MACHINES
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module simprims_ver.FDRE(XON="FALSE",IS_R_INVERTED=1...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module simprims_ver.FDPE(XON="FALSE")
Compiling module simprims_ver.FDRE(XON="FALSE",INIT=1'b1)
Compiling module simprims_ver.FDSE(XON="FALSE")
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_CRC32_8
Compiling module xil_defaultlib.temac_gbe_v9_0_TX_STATE_MACH
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_temac_gbe_v9_0_bl...
Compiling module xil_defaultlib.temac_gbe_v9_0
Compiling module simprims_ver.IBUFDS_GTE3_default
Compiling module simprims_ver.BUFG_GT
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module simprims_ver.BUFG_GT_SYNC
Compiling secureip modules ...
Compiling module simprims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module simprims_ver.FDPE(INIT=1'b0)
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.eth_us_1000basex
Compiling module xil_defaultlib.transactor_cfg
Compiling module xil_defaultlib.transactor_if
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.transactor_sm
Compiling module xil_defaultlib.transactor
Compiling module xil_defaultlib.udp_build_arp
Compiling module simprims_ver.FDSE(IS_S_INVERTED=1'b1)
Compiling module simprims_ver.SRLC32E_default
Compiling module xil_defaultlib.udp_ipaddr_block
Compiling module xil_defaultlib.udp_rarp_block
Compiling module xil_defaultlib.udp_clock_crossing_if
Compiling module simprims_ver.RAMB36E2(CLOCK_DOMAINS="COMMON",...
Compiling module xil_defaultlib.udp_DualPortRAM
Compiling module xil_defaultlib.udp_buffer_selector
Compiling module xil_defaultlib.udp_rxram_shim
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="FIRST"...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="LAST",...
Compiling module xil_defaultlib.udp_DualPortRAM_rx
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="FIRST"...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="MIDDLE...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="LAST",...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="FIRST"...
Compiling module simprims_ver.RAMB36E2(DOA_REG=0,DOB_REG=0,REA...
Compiling module simprims_ver.RAMB18E2(DOA_REG=0,DOB_REG=0,REA...
Compiling module xil_defaultlib.udp_DualPortRAM_tx
Compiling module xil_defaultlib.udp_build_payload
Compiling module xil_defaultlib.udp_build_ping
Compiling module xil_defaultlib.udp_build_resend
Compiling module xil_defaultlib.udp_byte_sum
Compiling module xil_defaultlib.udp_packet_parser
Compiling module xil_defaultlib.udp_rxram_mux
Compiling module simprims_ver.MUXF8
Compiling module xil_defaultlib.udp_buffer_selector__parameteriz...
Compiling module xil_defaultlib.udp_do_rx_reset
Compiling module xil_defaultlib.udp_rxtransactor_if
Compiling module xil_defaultlib.udp_build_status
Compiling module xil_defaultlib.udp_status_buffer
Compiling module xil_defaultlib.udp_byte_sum_12
Compiling module xil_defaultlib.udp_tx_mux
Compiling module xil_defaultlib.udp_buffer_selector__parameteriz...
Compiling module xil_defaultlib.udp_txtransactor_if
Compiling module xil_defaultlib.UDP_if
Compiling module xil_defaultlib.ipbus_ctrl
Compiling module xil_defaultlib.kcu105_basex_infra
Compiling module xil_defaultlib.lpgbtfpga_scrambler
Compiling module simprims_ver.FDPE(IS_PRE_INVERTED=1'b1)
Compiling module xil_defaultlib.lpgbtfpga_txGearbox
Compiling module xil_defaultlib.lpgbtfpga_downlink
Compiling module xil_defaultlib.xlx_ku_mgt_ip_reset_synchronizer
Compiling module simprims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_xlx_ku_mgt_i...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_xlx_ku_mgt_i...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_xlx_ku_mgt_i...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24
Compiling module xil_defaultlib.xlx_ku_mgt_10g24
Compiling module xil_defaultlib.lpgbtfpga_deinterleaver
Compiling module xil_defaultlib.descrambler58bitOrder58
Compiling module xil_defaultlib.descrambler58bitOrder58_113
Compiling module xil_defaultlib.descrambler58bitOrder58_114
Compiling module xil_defaultlib.descrambler60bitOrder58
Compiling module xil_defaultlib.lpgbtfpga_descrambler
Compiling module xil_defaultlib.lpgbtfpga_framealigner
Compiling module xil_defaultlib.lpgbtfpga_rxGearbox
Compiling module xil_defaultlib.lpgbtfpga_uplink
Compiling module xil_defaultlib.lpgbtFpga_10g24
Compiling module xil_defaultlib.prbs7_4b_checker
Compiling module xil_defaultlib.prbs7_4b_checker_40
Compiling module xil_defaultlib.prbs7_4b_checker_41
Compiling module xil_defaultlib.prbs7_4b_checker_42
Compiling module xil_defaultlib.prbs7_4b_checker_43
Compiling module xil_defaultlib.prbs7_4b_checker_44
Compiling module xil_defaultlib.prbs7_4b_checker_45
Compiling module xil_defaultlib.prbs7_4b_checker_46
Compiling module xil_defaultlib.prbs7_4b_checker_47
Compiling module xil_defaultlib.prbs7_4b_checker_48
Compiling module xil_defaultlib.prbs7_4b_checker_49
Compiling module xil_defaultlib.prbs7_4b_checker_50
Compiling module xil_defaultlib.prbs7_4b_checker_51
Compiling module xil_defaultlib.prbs7_4b_checker_52
Compiling module xil_defaultlib.prbs7_4b_checker_53
Compiling module xil_defaultlib.prbs7_4b_checker_54
Compiling module xil_defaultlib.prbs7_4b_checker_55
Compiling module xil_defaultlib.prbs7_4b_checker_56
Compiling module xil_defaultlib.prbs7_4b_checker_57
Compiling module xil_defaultlib.prbs7_4b_checker_58
Compiling module xil_defaultlib.prbs7_4b_checker_59
Compiling module xil_defaultlib.prbs7_4b_checker_60
Compiling module xil_defaultlib.prbs7_4b_checker_61
Compiling module xil_defaultlib.prbs7_4b_checker_62
Compiling module xil_defaultlib.prbs7_4b_checker_63
Compiling module xil_defaultlib.prbs7_4b_checker_64
Compiling module xil_defaultlib.prbs7_4b_checker_65
Compiling module xil_defaultlib.prbs7_4b_checker_66
Compiling module xil_defaultlib.prbs7_32b_checker
Compiling module xil_defaultlib.prbs7_32b_checker_67
Compiling module xil_defaultlib.prbs7_32b_checker_68
Compiling module xil_defaultlib.prbs7_32b_checker_69
Compiling module xil_defaultlib.prbs7_32b_checker_70
Compiling module xil_defaultlib.prbs7_32b_checker_71
Compiling module xil_defaultlib.prbs7_32b_checker_72
Compiling module xil_defaultlib.prbs7_8b_checker
Compiling module xil_defaultlib.prbs7_8b_checker_73
Compiling module xil_defaultlib.prbs7_8b_checker_74
Compiling module xil_defaultlib.prbs7_8b_checker_75
Compiling module xil_defaultlib.prbs7_8b_checker_76
Compiling module xil_defaultlib.prbs7_8b_checker_77
Compiling module xil_defaultlib.prbs7_8b_checker_78
Compiling module xil_defaultlib.prbs7_8b_checker_79
Compiling module xil_defaultlib.prbs7_8b_checker_80
Compiling module xil_defaultlib.prbs7_8b_checker_81
Compiling module xil_defaultlib.prbs7_8b_checker_82
Compiling module xil_defaultlib.prbs7_8b_checker_83
Compiling module xil_defaultlib.prbs7_8b_checker_84
Compiling module xil_defaultlib.prbs7_8b_checker_85
Compiling module xil_defaultlib.prbs7_8b_checker_86
Compiling module xil_defaultlib.prbs7_8b_checker_87
Compiling module xil_defaultlib.prbs7_8b_checker_88
Compiling module xil_defaultlib.prbs7_8b_checker_89
Compiling module xil_defaultlib.prbs7_8b_checker_90
Compiling module xil_defaultlib.prbs7_8b_checker_91
Compiling module xil_defaultlib.prbs7_8b_checker_92
Compiling module xil_defaultlib.prbs7_8b_checker_93
Compiling module xil_defaultlib.prbs7_8b_checker_94
Compiling module xil_defaultlib.prbs7_8b_checker_95
Compiling module xil_defaultlib.prbs7_8b_checker_96
Compiling module xil_defaultlib.prbs7_8b_checker_97
Compiling module xil_defaultlib.prbs7_8b_checker_98
Compiling module xil_defaultlib.prbs7_8b_checker_99
Compiling module xil_defaultlib.prbs7_16b_checker
Compiling module xil_defaultlib.prbs7_16b_checker_100
Compiling module xil_defaultlib.prbs7_16b_checker_101
Compiling module xil_defaultlib.prbs7_16b_checker_102
Compiling module xil_defaultlib.prbs7_16b_checker_103
Compiling module xil_defaultlib.prbs7_16b_checker_104
Compiling module xil_defaultlib.prbs7_16b_checker_105
Compiling module xil_defaultlib.prbs7_16b_checker_106
Compiling module xil_defaultlib.prbs7_16b_checker_107
Compiling module xil_defaultlib.prbs7_16b_checker_108
Compiling module xil_defaultlib.prbs7_16b_checker_109
Compiling module xil_defaultlib.prbs7_16b_checker_110
Compiling module xil_defaultlib.prbs7_16b_checker_111
Compiling module xil_defaultlib.prbs7_16b_checker_112
Compiling module xil_defaultlib.lpgbtfpga_patternchecker
Compiling module xil_defaultlib.prbs7_4b_generator
Compiling module xil_defaultlib.prbs7_4b_generator_15
Compiling module xil_defaultlib.prbs7_4b_generator_16
Compiling module xil_defaultlib.prbs7_4b_generator_17
Compiling module xil_defaultlib.prbs7_4b_generator_18
Compiling module xil_defaultlib.prbs7_4b_generator_19
Compiling module xil_defaultlib.prbs7_4b_generator_20
Compiling module xil_defaultlib.prbs7_4b_generator_21
Compiling module xil_defaultlib.prbs7_8b_generator
Compiling module xil_defaultlib.prbs7_8b_generator_22
Compiling module xil_defaultlib.prbs7_8b_generator_23
Compiling module xil_defaultlib.prbs7_8b_generator_24
Compiling module xil_defaultlib.prbs7_2b_generator
Compiling module xil_defaultlib.prbs7_2b_generator_25
Compiling module xil_defaultlib.prbs7_2b_generator_26
Compiling module xil_defaultlib.prbs7_2b_generator_27
Compiling module xil_defaultlib.prbs7_2b_generator_28
Compiling module xil_defaultlib.prbs7_2b_generator_29
Compiling module xil_defaultlib.prbs7_2b_generator_30
Compiling module xil_defaultlib.prbs7_2b_generator_31
Compiling module xil_defaultlib.prbs7_2b_generator_32
Compiling module xil_defaultlib.prbs7_2b_generator_33
Compiling module xil_defaultlib.prbs7_2b_generator_34
Compiling module xil_defaultlib.prbs7_2b_generator_35
Compiling module xil_defaultlib.prbs7_2b_generator_36
Compiling module xil_defaultlib.prbs7_2b_generator_37
Compiling module xil_defaultlib.prbs7_2b_generator_38
Compiling module xil_defaultlib.prbs7_2b_generator_39
Compiling module xil_defaultlib.lpgbtfpga_patterngen
Compiling module xil_defaultlib.gbt_rx_checker
Compiling module xil_defaultlib.gbt_rx_checker_0
Compiling module xil_defaultlib.gbt_rx_checker_1
Compiling module xil_defaultlib.gbt_rx_checker_2
Compiling module xil_defaultlib.gbt_rx_checker_3
Compiling module xil_defaultlib.gbt_rx_checker_4
Compiling module xil_defaultlib.gbt_rx_checker_5
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE(IS_G_INVERTED=1'b1)
Compiling module xil_defaultlib.ipbus_clock_div_11
Compiling module xil_defaultlib.led_stretcher
Compiling module xil_defaultlib.ipbus_clock_div
Compiling module xil_defaultlib.led_stretcher_6
Compiling module xil_defaultlib.ic_deserializer
Compiling module xil_defaultlib.ic_rx_fifo
Compiling module xil_defaultlib.ic_rx
Compiling module xil_defaultlib.ic_tx
Compiling module xil_defaultlib.ic_top
Compiling module xil_defaultlib.sca_deserializer
Compiling module xil_defaultlib.sca_rx_fifo
Compiling module xil_defaultlib.sca_rx
Compiling module xil_defaultlib.sca_tx
Compiling module xil_defaultlib.sca_top
Compiling module xil_defaultlib.gbtsc_top
Compiling module xil_defaultlib.ipbus_ctrlreg_v
Compiling module simprims_ver.RAMB36E2(DOA_REG=0,DOB_REG=0,REA...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top_HD...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2...
Compiling module xil_defaultlib.blk_mem_gen_0_HD72
Compiling module xil_defaultlib.ipbus_bram__xdcDup__1
Compiling module simprims_ver.RAMB36E2(DOA_REG=0,DOB_REG=0,REA...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.ipBUS_EC_bram
Compiling module xil_defaultlib.ipbus_reg_v
Compiling module xil_defaultlib.ipbus_reg_v_7
Compiling module xil_defaultlib.ipbus_reg_v_8
Compiling module xil_defaultlib.ipbus_reg_v_9
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top_HD...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2...
Compiling module xil_defaultlib.blk_mem_gen_0_HD59
Compiling module xil_defaultlib.ipbus_bram
Compiling module xil_defaultlib.ipbus_reg_v_10
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top_HD...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2...
Compiling module xil_defaultlib.blk_mem_gen_0_HD7
Compiling module xil_defaultlib.ipBUS_EC_bram__xdcDup__1
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top_HD...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2...
Compiling module xil_defaultlib.blk_mem_gen_0_HD20
Compiling module xil_defaultlib.ipBUS_EC_bram__xdcDup__2
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top_HD...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2...
Compiling module xil_defaultlib.blk_mem_gen_0_HD33
Compiling module xil_defaultlib.ipBUS_EC_bram__xdcDup__3
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top_HD...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2...
Compiling module xil_defaultlib.blk_mem_gen_0_HD46
Compiling module xil_defaultlib.ipBUS_EC_bram__xdcDup__4
Compiling module xil_defaultlib.ipbus_example
Compiling module xil_defaultlib.payload
Compiling module simprims_ver.DIFFINBUF_default
Compiling module xil_defaultlib.IBUFDS_UNIQ_BASE_
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_decoder
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_in_one
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_width
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_all
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_width__p...
Compiling module xil_defaultlib.vio_0_xsdbs_v1_0_2_xsdbs
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_vio
Compiling module xil_defaultlib.vio_0
Compiling module xil_defaultlib.lpgbtfpga_kcu105_10g24_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot lpgbtfpga_kcu105_10g24_top_time_impl

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/impl/timing/xsim/xsim.dir/lpgbtfpga_kcu105_10g24_top_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 29 17:51:39 2020...
run_program: Time (s): cpu = 00:10:56 ; elapsed = 00:07:06 . Memory (MB): peak = 9591.234 ; gain = 0.000 ; free physical = 16682 ; free virtual = 33558
INFO: [USF-XSim-69] 'elaborate' step finished in '426' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lpgbtfpga_kcu105_10g24_top_time_impl -key {Post-Implementation:sim_1:Timing:lpgbtfpga_kcu105_10g24_top} -tclbatch {lpgbtfpga_kcu105_10g24_top.tcl} -view {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_11/SCA_work_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_11/SCA_work_TB_behav.wcfg
WARNING: Simulation object /SCA_work_TB/ipb_clk_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/ipb_in_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/ipb_out_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/Tx_clk_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/Tx_clk_en_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/lpgbtfpga_downlinkEcData_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/tx_address_si was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/tx_transID_si was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/tx_command_si was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/tx_data_si was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/reset_sca was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/lpGBT_SCA_rst_cmd_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/lpGBT_SCA_connect_cmd_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/lpGBT_SCA_start_cmd_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/EC_EOF_Reg_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/EC_Frame_cnt was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/EC_Frame_addr_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/Next_EC_TxFrame_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/SCA_frame_TxRx_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/Tx_Frame_s was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/lpGBTsc_inst/tx_GBTx_address_i was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/lpGBTsc_inst/tx_register_addr_i was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/lpGBTsc_inst/tx_nb_to_be_read_i was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/wr_to_gbtic_si was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/lpGBTsc_inst/ic_inst/tx_inst/fifo was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/slave2/reg was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/slave3/reg was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/start_read_to_gbtic_si was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/ic_ready was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/ic_empty was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/Tx_IC_bits_o was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/Rx_IC_bits_i was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/Rx_clk_i was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/Rx_clk_en_i was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/lpGBTsc_inst/ic_inst/tx_inst/fifo_r was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/lpGBTsc_inst/ic_inst/tx_start_write_i was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/lpGBTsc_inst/ic_inst/tx_start_read_i was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/CDC/clockA_i was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/CDC/clockA_en_i was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/CDC/clockB_i was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/CDC/clockB_en_i was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/CDC/signalA_i was not found in the design.
WARNING: Simulation object /SCA_work_TB/PayLD/example/CDC/signalB_o was not found in the design.
source lpgbtfpga_kcu105_10g24_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lpgbtfpga_kcu105_10g24_top_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:12:34 ; elapsed = 00:09:08 . Memory (MB): peak = 9620.059 ; gain = 1748.535 ; free physical = 16117 ; free virtual = 33004
create_wave_config
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/lpgbtfpga_kcu105_10g24_top/lpgbtFpga_top_inst/downlinkEcData_i}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/lpgbtfpga_kcu105_10g24_top/lpgbtFpga_top_inst/downlinkIcData_i}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/lpgbtfpga_kcu105_10g24_top/lpgbtFpga_top_inst/donwlinkClk_i}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/lpgbtfpga_kcu105_10g24_top/lpgbtFpga_top_inst/mgt_txn_o}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/lpgbtfpga_kcu105_10g24_top/lpgbtFpga_top_inst/mgt_txp_o}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/lpgbtfpga_kcu105_10g24_top/lpgbtFpga_top_inst/downlinkClkEn_i}} 
run 1 us
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/lpgbtfpga_kcu105_10g24_top/USER_CLOCK_N}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/lpgbtfpga_kcu105_10g24_top/USER_CLOCK_P}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/lpgbtfpga_kcu105_10g24_top/SMA_MGT_REFCLK_N}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/lpgbtfpga_kcu105_10g24_top/SMA_MGT_REFCLK_P}} 
add_force {/lpgbtfpga_kcu105_10g24_top/SMA_MGT_REFCLK_N} -radix bin {1 0ns} {1 1562ps} -repeat_every 3125ps
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Value '1' is present in two consecutive events.
add_force {/lpgbtfpga_kcu105_10g24_top/SMA_MGT_REFCLK_N} -radix bin {0 0ns} {1 1562ps} -repeat_every 3125ps
run 1 us
add_force {/lpgbtfpga_kcu105_10g24_top/SMA_MGT_REFCLK_P} -radix hex {1 0ns} {0 1562ps} -repeat_every 3125ps
run 1 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/impl/timing/xsim/lpgbtfpga_kcu105_10g24_top_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/impl/timing/xsim/lpgbtfpga_kcu105_10g24_top_time_impl.sdf"
write_sdf: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 9620.062 ; gain = 0.000 ; free physical = 16582 ; free virtual = 33470
INFO: [SIM-utils-36] Netlist generated:/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/impl/timing/xsim/lpgbtfpga_kcu105_10g24_top_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/impl/timing/xsim/lpgbtfpga_kcu105_10g24_top_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lpgbtfpga_kcu105_10g24_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/impl/timing/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj lpgbtfpga_kcu105_10g24_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/impl/timing/xsim/lpgbtfpga_kcu105_10g24_top_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUFDS_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD4
INFO: [VRFC 10-311] analyzing module IBUF_HD5
INFO: [VRFC 10-311] analyzing module IBUF_HD6
INFO: [VRFC 10-311] analyzing module RAM32M16_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M16_HD1
INFO: [VRFC 10-311] analyzing module RAM32M16_HD2
INFO: [VRFC 10-311] analyzing module RAM32M16_HD3
INFO: [VRFC 10-311] analyzing module dbg_hub
INFO: [VRFC 10-311] analyzing module dbg_hub_clk_x_pntrs
INFO: [VRFC 10-311] analyzing module dbg_hub_clk_x_pntrs_7
INFO: [VRFC 10-311] analyzing module dbg_hub_dmem
INFO: [VRFC 10-311] analyzing module dbg_hub_dmem_13
INFO: [VRFC 10-311] analyzing module dbg_hub_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module dbg_hub_fifo_generator_ramfifo__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_fifo_generator_top
INFO: [VRFC 10-311] analyzing module dbg_hub_fifo_generator_top__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_fifo_generator_v13_1_4
INFO: [VRFC 10-311] analyzing module dbg_hub_fifo_generator_v13_1_4__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_fifo_generator_v13_1_4_synth
INFO: [VRFC 10-311] analyzing module dbg_hub_fifo_generator_v13_1_4_synth__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_ltlib_v1_0_0_bscan
INFO: [VRFC 10-311] analyzing module dbg_hub_memory
INFO: [VRFC 10-311] analyzing module dbg_hub_memory__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module dbg_hub_rd_bin_cntr_18
INFO: [VRFC 10-311] analyzing module dbg_hub_rd_fwft
INFO: [VRFC 10-311] analyzing module dbg_hub_rd_handshaking_flags
INFO: [VRFC 10-311] analyzing module dbg_hub_rd_handshaking_flags__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_rd_logic
INFO: [VRFC 10-311] analyzing module dbg_hub_rd_logic__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_rd_status_flags_as
INFO: [VRFC 10-311] analyzing module dbg_hub_rd_status_flags_as_17
INFO: [VRFC 10-311] analyzing module dbg_hub_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module dbg_hub_reset_blk_ramfifo_8
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff_1
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff_10
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff_11
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff_12
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff_2
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff_3
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff_9
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff__parameterized0_19
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff__parameterized0_20
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff__parameterized0_21
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff__parameterized0_22
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff__parameterized0_4
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff__parameterized0_5
INFO: [VRFC 10-311] analyzing module dbg_hub_synchronizer_ff__parameterized0_6
INFO: [VRFC 10-311] analyzing module dbg_hub_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module dbg_hub_wr_bin_cntr_16
INFO: [VRFC 10-311] analyzing module dbg_hub_wr_handshaking_flags
INFO: [VRFC 10-311] analyzing module dbg_hub_wr_handshaking_flags_15
INFO: [VRFC 10-311] analyzing module dbg_hub_wr_logic
INFO: [VRFC 10-311] analyzing module dbg_hub_wr_logic__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_wr_status_flags_as
INFO: [VRFC 10-311] analyzing module dbg_hub_wr_status_flags_as_14
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_addr_ctl
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_bscan_switch
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_burst_wdlen_ctl
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_bus_ctl
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_bus_ctl_cnt
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_bus_ctl_flg
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_bus_ctl_flg__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_bus_mstr2sl_if
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_cmd_decode
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_ctl_reg
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized1
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized2
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_icon
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_icon2xsdb
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_if
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_if_static_status
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_rdfifo
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_rdreg
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_stat
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_stat_reg
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_stat_reg__parameterized0
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_stat_reg__parameterized0_0
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_sync
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_wrfifo
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_wrreg
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_xsdbm
INFO: [VRFC 10-311] analyzing module dbg_hub_xsdbm_v3_0_0_xsdbm_id
INFO: [VRFC 10-311] analyzing module UDP_if
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_HD20
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_HD33
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_HD46
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_HD59
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_HD7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_HD72
INFO: [VRFC 10-311] analyzing module clocks_us_serdes
INFO: [VRFC 10-311] analyzing module descrambler58bitOrder58
INFO: [VRFC 10-311] analyzing module descrambler58bitOrder58_113
INFO: [VRFC 10-311] analyzing module descrambler58bitOrder58_114
INFO: [VRFC 10-311] analyzing module descrambler60bitOrder58
INFO: [VRFC 10-311] analyzing module eth_us_1000basex
INFO: [VRFC 10-311] analyzing module gbt_rx_checker
INFO: [VRFC 10-311] analyzing module gbt_rx_checker_0
INFO: [VRFC 10-311] analyzing module gbt_rx_checker_1
INFO: [VRFC 10-311] analyzing module gbt_rx_checker_2
INFO: [VRFC 10-311] analyzing module gbt_rx_checker_3
INFO: [VRFC 10-311] analyzing module gbt_rx_checker_4
INFO: [VRFC 10-311] analyzing module gbt_rx_checker_5
INFO: [VRFC 10-311] analyzing module gbtsc_top
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gig_ethernet_pcs_pma_basex_156_25_block
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gig_ethernet_pcs_pma_basex_156_25_clocking
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gig_ethernet_pcs_pma_basex_156_25_gt
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gig_ethernet_pcs_pma_basex_156_25_gt_gthe3_channel_wrapper
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_top
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gig_ethernet_pcs_pma_basex_156_25_reset_sync
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gig_ethernet_pcs_pma_basex_156_25_resets
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gig_ethernet_pcs_pma_basex_156_25_support
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gig_ethernet_pcs_pma_basex_156_25_sync_block
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gig_ethernet_pcs_pma_basex_156_25_transceiver
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_bit_synchronizer
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_bit_synchronizer_0
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_bit_synchronizer_1
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_bit_synchronizer_10
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_bit_synchronizer_2
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_bit_synchronizer_3
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_bit_synchronizer_4
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_bit_synchronizer_5
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_bit_synchronizer_6
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_bit_synchronizer_7
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_bit_synchronizer_8
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_bit_synchronizer_9
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_gthe3_channel
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_gtwiz_reset
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer_17
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_reset_synchronizer
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_reset_synchronizer_11
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_reset_synchronizer_12
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_reset_synchronizer_13
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_reset_synchronizer_14
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_reset_synchronizer_15
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_reset_synchronizer_16
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gtwizard_ultrascale_v1_7_5_reset_synchronizer_18
INFO: [VRFC 10-311] analyzing module ic_deserializer
INFO: [VRFC 10-311] analyzing module ic_rx
INFO: [VRFC 10-311] analyzing module ic_rx_fifo
INFO: [VRFC 10-311] analyzing module ic_top
INFO: [VRFC 10-311] analyzing module ic_tx
INFO: [VRFC 10-311] analyzing module ipBUS_EC_bram
INFO: [VRFC 10-311] analyzing module ipBUS_EC_bram__xdcDup__1
INFO: [VRFC 10-311] analyzing module ipBUS_EC_bram__xdcDup__2
INFO: [VRFC 10-311] analyzing module ipBUS_EC_bram__xdcDup__3
INFO: [VRFC 10-311] analyzing module ipBUS_EC_bram__xdcDup__4
INFO: [VRFC 10-311] analyzing module ipbus_bram
INFO: [VRFC 10-311] analyzing module ipbus_bram__xdcDup__1
INFO: [VRFC 10-311] analyzing module ipbus_clock_div
INFO: [VRFC 10-311] analyzing module ipbus_clock_div_11
INFO: [VRFC 10-311] analyzing module ipbus_clock_div_14
INFO: [VRFC 10-311] analyzing module ipbus_ctrl
INFO: [VRFC 10-311] analyzing module ipbus_ctrlreg_v
INFO: [VRFC 10-311] analyzing module ipbus_example
INFO: [VRFC 10-311] analyzing module ipbus_reg_v
INFO: [VRFC 10-311] analyzing module ipbus_reg_v_10
INFO: [VRFC 10-311] analyzing module ipbus_reg_v_7
INFO: [VRFC 10-311] analyzing module ipbus_reg_v_8
INFO: [VRFC 10-311] analyzing module ipbus_reg_v_9
INFO: [VRFC 10-311] analyzing module kcu105_basex_infra
INFO: [VRFC 10-311] analyzing module led_stretcher
INFO: [VRFC 10-311] analyzing module led_stretcher_6
INFO: [VRFC 10-311] analyzing module lpgbtFpga_10g24
INFO: [VRFC 10-311] analyzing module lpgbtfpga_deinterleaver
INFO: [VRFC 10-311] analyzing module lpgbtfpga_descrambler
INFO: [VRFC 10-311] analyzing module lpgbtfpga_downlink
INFO: [VRFC 10-311] analyzing module lpgbtfpga_framealigner
INFO: [VRFC 10-311] analyzing module lpgbtfpga_kcu105_10g24_top
INFO: [VRFC 10-311] analyzing module lpgbtfpga_patternchecker
INFO: [VRFC 10-311] analyzing module lpgbtfpga_patterngen
INFO: [VRFC 10-311] analyzing module lpgbtfpga_rxGearbox
INFO: [VRFC 10-311] analyzing module lpgbtfpga_scrambler
INFO: [VRFC 10-311] analyzing module lpgbtfpga_txGearbox
INFO: [VRFC 10-311] analyzing module lpgbtfpga_uplink
INFO: [VRFC 10-311] analyzing module payload
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker_100
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker_101
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker_102
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker_103
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker_104
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker_105
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker_106
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker_107
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker_108
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker_109
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker_110
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker_111
INFO: [VRFC 10-311] analyzing module prbs7_16b_checker_112
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_25
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_26
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_27
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_28
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_29
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_30
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_31
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_32
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_33
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_34
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_35
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_36
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_37
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_38
INFO: [VRFC 10-311] analyzing module prbs7_2b_generator_39
INFO: [VRFC 10-311] analyzing module prbs7_32b_checker
INFO: [VRFC 10-311] analyzing module prbs7_32b_checker_67
INFO: [VRFC 10-311] analyzing module prbs7_32b_checker_68
INFO: [VRFC 10-311] analyzing module prbs7_32b_checker_69
INFO: [VRFC 10-311] analyzing module prbs7_32b_checker_70
INFO: [VRFC 10-311] analyzing module prbs7_32b_checker_71
INFO: [VRFC 10-311] analyzing module prbs7_32b_checker_72
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_40
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_41
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_42
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_43
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_44
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_45
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_46
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_47
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_48
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_49
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_50
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_51
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_52
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_53
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_54
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_55
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_56
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_57
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_58
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_59
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_60
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_61
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_62
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_63
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_64
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_65
INFO: [VRFC 10-311] analyzing module prbs7_4b_checker_66
INFO: [VRFC 10-311] analyzing module prbs7_4b_generator
INFO: [VRFC 10-311] analyzing module prbs7_4b_generator_15
INFO: [VRFC 10-311] analyzing module prbs7_4b_generator_16
INFO: [VRFC 10-311] analyzing module prbs7_4b_generator_17
INFO: [VRFC 10-311] analyzing module prbs7_4b_generator_18
INFO: [VRFC 10-311] analyzing module prbs7_4b_generator_19
INFO: [VRFC 10-311] analyzing module prbs7_4b_generator_20
INFO: [VRFC 10-311] analyzing module prbs7_4b_generator_21
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_73
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_74
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_75
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_76
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_77
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_78
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_79
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_80
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_81
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_82
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_83
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_84
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_85
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_86
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_87
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_88
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_89
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_90
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_91
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_92
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_93
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_94
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_95
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_96
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_97
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_98
INFO: [VRFC 10-311] analyzing module prbs7_8b_checker_99
INFO: [VRFC 10-311] analyzing module prbs7_8b_generator
INFO: [VRFC 10-311] analyzing module prbs7_8b_generator_22
INFO: [VRFC 10-311] analyzing module prbs7_8b_generator_23
INFO: [VRFC 10-311] analyzing module prbs7_8b_generator_24
INFO: [VRFC 10-311] analyzing module sca_deserializer
INFO: [VRFC 10-311] analyzing module sca_rx
INFO: [VRFC 10-311] analyzing module sca_rx_fifo
INFO: [VRFC 10-311] analyzing module sca_top
INFO: [VRFC 10-311] analyzing module sca_tx
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_temac_gbe_v9_0_block
INFO: [VRFC 10-311] analyzing module transactor
INFO: [VRFC 10-311] analyzing module transactor_cfg
INFO: [VRFC 10-311] analyzing module transactor_if
INFO: [VRFC 10-311] analyzing module transactor_sm
INFO: [VRFC 10-311] analyzing module udp_DualPortRAM
INFO: [VRFC 10-311] analyzing module udp_DualPortRAM_rx
INFO: [VRFC 10-311] analyzing module udp_DualPortRAM_tx
INFO: [VRFC 10-311] analyzing module udp_buffer_selector
INFO: [VRFC 10-311] analyzing module udp_buffer_selector__parameterized0
INFO: [VRFC 10-311] analyzing module udp_buffer_selector__parameterized0_13
INFO: [VRFC 10-311] analyzing module udp_build_arp
INFO: [VRFC 10-311] analyzing module udp_build_payload
INFO: [VRFC 10-311] analyzing module udp_build_ping
INFO: [VRFC 10-311] analyzing module udp_build_resend
INFO: [VRFC 10-311] analyzing module udp_build_status
INFO: [VRFC 10-311] analyzing module udp_byte_sum
INFO: [VRFC 10-311] analyzing module udp_byte_sum_12
INFO: [VRFC 10-311] analyzing module udp_clock_crossing_if
INFO: [VRFC 10-311] analyzing module udp_do_rx_reset
INFO: [VRFC 10-311] analyzing module udp_ipaddr_block
INFO: [VRFC 10-311] analyzing module udp_packet_parser
INFO: [VRFC 10-311] analyzing module udp_rarp_block
INFO: [VRFC 10-311] analyzing module udp_rxram_mux
INFO: [VRFC 10-311] analyzing module udp_rxram_shim
INFO: [VRFC 10-311] analyzing module udp_rxtransactor_if
INFO: [VRFC 10-311] analyzing module udp_status_buffer
INFO: [VRFC 10-311] analyzing module udp_tx_mux
INFO: [VRFC 10-311] analyzing module udp_txtransactor_if
INFO: [VRFC 10-311] analyzing module vio_0
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_10g24
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_bit_synchronizer
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_bit_synchronizer_0
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_bit_synchronizer_10
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_bit_synchronizer_11
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_bit_synchronizer_12
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_bit_synchronizer_2
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_bit_synchronizer_3
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_bit_synchronizer_4
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_bit_synchronizer_5
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_bit_synchronizer_6
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_bit_synchronizer_7
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_bit_synchronizer_8
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_bit_synchronizer_9
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_gthe3_channel
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_gtwiz_buffbypass_rx
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_gtwiz_reset
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer_19
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer_20
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_reset_synchronizer
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_reset_synchronizer_13
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_reset_synchronizer_14
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_reset_synchronizer_15
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_reset_synchronizer_16
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_reset_synchronizer_17
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_reset_synchronizer_18
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_5_reset_synchronizer_21
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_xlx_ku_mgt_ip_10g24_gthe3_channel_wrapper
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_xlx_ku_mgt_ip_10g24_gtwizard_gthe3
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_10g24_xlx_ku_mgt_ip_10g24_gtwizard_top
INFO: [VRFC 10-311] analyzing module xlx_ku_mgt_ip_reset_synchronizer
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr_HD11
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr_HD24
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr_HD37
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr_HD50
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr_HD63
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr_HD76
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width_HD12
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width_HD25
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width_HD38
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width_HD51
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width_HD64
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width_HD77
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0_HD14
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0_HD27
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0_HD40
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0_HD53
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0_HD66
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0_HD79
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1_HD16
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1_HD29
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1_HD42
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1_HD55
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1_HD68
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1_HD81
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2_HD18
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2_HD31
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2_HD44
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2_HD57
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2_HD70
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2_HD83
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_HD13
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_HD26
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_HD39
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_HD52
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_HD65
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_HD78
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0_HD15
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0_HD28
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0_HD41
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0_HD54
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0_HD67
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0_HD80
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1_HD17
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1_HD30
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1_HD43
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1_HD56
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1_HD69
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1_HD82
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2_HD19
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2_HD32
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2_HD45
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2_HD58
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2_HD71
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2_HD84
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top_HD10
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top_HD23
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top_HD36
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top_HD49
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top_HD62
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top_HD75
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2_HD21
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2_HD34
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2_HD47
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2_HD60
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2_HD73
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2_HD8
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2_synth_HD22
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2_synth_HD35
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2_synth_HD48
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2_synth_HD61
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2_synth_HD74
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_2_synth_HD9
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_GPCS_PMA_GEN
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_RX
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_SYNCHRONISE
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_TX
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_gig_ethernet_pcs_pma_v16_1_5
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_reset_sync_block
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_basex_156_25_sync_block
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_decoder
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_in_one
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_all
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_0
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_1
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_19
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_30
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_36
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_37
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_38
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_39
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_40
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_41
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_42
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_43
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_5
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one_8
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized0
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_10
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_11
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_12
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_13
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_14
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_15
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_16
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_17
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_18
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_2
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_20
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_21
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_22
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_23
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_24
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_25
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_26
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_27
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_28
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_29
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_3
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_31
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_32
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_33
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_34
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_35
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_4
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_6
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_7
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_out_one__parameterized1_9
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_width
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_probe_width__parameterized0
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_19_vio
INFO: [VRFC 10-311] analyzing module vio_0_xsdbs_v1_0_2_xsdbs
INFO: [VRFC 10-311] analyzing module RAM64X1D_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD10
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD11
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD12
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD13
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD7
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD8
INFO: [VRFC 10-311] analyzing module RAM64X1D_HD9
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CRC32_8
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CRC32_8_5
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_DECODE_FRAME
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_PARAM_CHECK
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_STATE_MACHINES
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_TX_STATE_MACH
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_addr_filter
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_addr_filter_wrap
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_control
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_pfc_tx_cntl
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_rx
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_rx_axi_intf
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_rx_cntl
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_rx_sync_req
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_sync_block
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_sync_block_6
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_sync_block_7
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_sync_block_8
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_sync_reset
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_sync_reset_2
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_sync_reset__parameterized0
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_sync_reset__parameterized0_0
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_sync_reset__parameterized0_1
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_sync_reset__parameterized0_4
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_tx
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_tx_axi_intf
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_tx_cntl
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v9_0_13_tx_pause
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 9620.062 ; gain = 0.000 ; free physical = 16576 ; free virtual = 33464
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_12/lpgbt-fpga-kcu105_Ver_12.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5358986d238f48caae48c47581a6f224 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot lpgbtfpga_kcu105_10g24_top_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.lpgbtfpga_kcu105_10g24_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "lpgbtfpga_kcu105_10g24_top_time_impl.sdf", for root module "lpgbtfpga_kcu105_10g24_top".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "lpgbtfpga_kcu105_10g24_top_time_impl.sdf", for root module "lpgbtfpga_kcu105_10g24_top".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY8
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE(XON="FALSE")
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_ctl_reg
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_stat_reg
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_stat_reg__p...
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_ctl_reg__pa...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_ctl_reg__pa...
Compiling module simprims_ver.GND
Compiling module simprims_ver.VCC
Compiling module simprims_ver.FDCE(XON="FALSE")
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_clk_x_pntrs_7
Compiling module simprims_ver.FDPE_default
Compiling module xil_defaultlib.dbg_hub_rd_fwft
Compiling module xil_defaultlib.dbg_hub_rd_status_flags_as_17
Compiling module xil_defaultlib.dbg_hub_rd_handshaking_flags__pa...
Compiling module xil_defaultlib.dbg_hub_rd_bin_cntr_18
Compiling module xil_defaultlib.dbg_hub_rd_logic__parameterized0
Compiling module xil_defaultlib.dbg_hub_wr_status_flags_as_14
Compiling module xil_defaultlib.dbg_hub_wr_handshaking_flags_15
Compiling module xil_defaultlib.dbg_hub_wr_bin_cntr_16
Compiling module xil_defaultlib.dbg_hub_wr_logic__parameterized0
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M16_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M16_HD1
Compiling module xil_defaultlib.dbg_hub_dmem_13
Compiling module xil_defaultlib.dbg_hub_memory__parameterized0
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_9
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_10
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_11
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_12
Compiling module simprims_ver.FDPE(XON="FALSE",INIT=1'b0)
Compiling module xil_defaultlib.dbg_hub_reset_blk_ramfifo_8
Compiling module xil_defaultlib.dbg_hub_fifo_generator_ramfifo__...
Compiling module xil_defaultlib.dbg_hub_fifo_generator_top__para...
Compiling module xil_defaultlib.dbg_hub_fifo_generator_v13_1_4_s...
Compiling module xil_defaultlib.dbg_hub_fifo_generator_v13_1_4__...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_rdfifo
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_rdreg
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_clk_x_pntrs
Compiling module xil_defaultlib.dbg_hub_rd_status_flags_as
Compiling module xil_defaultlib.dbg_hub_rd_handshaking_flags
Compiling module xil_defaultlib.dbg_hub_rd_bin_cntr
Compiling module xil_defaultlib.dbg_hub_rd_logic
Compiling module xil_defaultlib.dbg_hub_wr_status_flags_as
Compiling module xil_defaultlib.dbg_hub_wr_handshaking_flags
Compiling module xil_defaultlib.dbg_hub_wr_bin_cntr
Compiling module xil_defaultlib.dbg_hub_wr_logic
Compiling module xil_defaultlib.RAM32M16_HD2
Compiling module xil_defaultlib.RAM32M16_HD3
Compiling module xil_defaultlib.dbg_hub_dmem
Compiling module xil_defaultlib.dbg_hub_memory
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_1
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_2
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_3
Compiling module xil_defaultlib.dbg_hub_reset_blk_ramfifo
Compiling module xil_defaultlib.dbg_hub_fifo_generator_ramfifo
Compiling module xil_defaultlib.dbg_hub_fifo_generator_top
Compiling module xil_defaultlib.dbg_hub_fifo_generator_v13_1_4_s...
Compiling module xil_defaultlib.dbg_hub_fifo_generator_v13_1_4
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_wrfifo
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_wrreg
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_ctl_reg__pa...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_stat_reg__p...
Compiling module simprims_ver.FDRE(IS_R_INVERTED=1'b1)
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_if_static_s...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_if
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_addr_ctl
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_burst_wdlen...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_bus_ctl_flg...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_bus_ctl_flg
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_bus_ctl_cnt
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_bus_ctl
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_bus_mstr2sl...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_icon2xsdb
Compiling module simprims_ver.FDCE(IS_CLR_INVERTED=1'b1)
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_cmd_decode
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_stat
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_sync
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_icon
Compiling module simprims_ver.BSCANE2
Compiling module xil_defaultlib.dbg_hub_ltlib_v1_0_0_bscan
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_bscan_switc...
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC")
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_xsdbm_id
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_xsdbm
Compiling module xil_defaultlib.dbg_hub
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD4
Compiling module xil_defaultlib.IBUF_HD5
Compiling module xil_defaultlib.IBUF_HD6
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.ipbus_clock_div_14
Compiling module simprims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.clocks_us_serdes
Compiling module simprims_ver.RAMD64E(RAM_ADDRESS_MASK=2'b11,R...
Compiling module xil_defaultlib.RAM64X1D_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1D_HD7
Compiling module xil_defaultlib.RAM64X1D_HD8
Compiling module xil_defaultlib.RAM64X1D_HD9
Compiling module xil_defaultlib.RAM64X1D_HD10
Compiling module xil_defaultlib.RAM64X1D_HD11
Compiling module xil_defaultlib.RAM64X1D_HD12
Compiling module xil_defaultlib.RAM64X1D_HD13
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module simprims_ver.FDSE(INIT=1'b0)
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_CRC32_8_5
Compiling module xil_defaultlib.temac_gbe_v9_0_PARAM_CHECK
Compiling module xil_defaultlib.temac_gbe_v9_0_DECODE_FRAME
Compiling module xil_defaultlib.temac_gbe_v9_0_STATE_MACHINES
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module simprims_ver.FDRE(XON="FALSE",IS_R_INVERTED=1...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module simprims_ver.FDPE(XON="FALSE")
Compiling module simprims_ver.FDRE(XON="FALSE",INIT=1'b1)
Compiling module simprims_ver.FDSE(XON="FALSE")
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_CRC32_8
Compiling module xil_defaultlib.temac_gbe_v9_0_TX_STATE_MACH
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_temac_gbe_v9_0_bl...
Compiling module xil_defaultlib.temac_gbe_v9_0
Compiling module simprims_ver.IBUFDS_GTE3_default
Compiling module simprims_ver.BUFG_GT
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module simprims_ver.BUFG_GT_SYNC
Compiling secureip modules ...
Compiling module simprims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module simprims_ver.FDPE(INIT=1'b0)
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_basex_156_2...
Compiling module xil_defaultlib.eth_us_1000basex
Compiling module xil_defaultlib.transactor_cfg
Compiling module xil_defaultlib.transactor_if
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.transactor_sm
Compiling module xil_defaultlib.transactor
Compiling module xil_defaultlib.udp_build_arp
Compiling module simprims_ver.FDSE(IS_S_INVERTED=1'b1)
Compiling module simprims_ver.SRLC32E_default
Compiling module xil_defaultlib.udp_ipaddr_block
Compiling module xil_defaultlib.udp_rarp_block
Compiling module xil_defaultlib.udp_clock_crossing_if
Compiling module simprims_ver.RAMB36E2(CLOCK_DOMAINS="COMMON",...
Compiling module xil_defaultlib.udp_DualPortRAM
Compiling module xil_defaultlib.udp_buffer_selector
Compiling module xil_defaultlib.udp_rxram_shim
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="FIRST"...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="LAST",...
Compiling module xil_defaultlib.udp_DualPortRAM_rx
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="FIRST"...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="MIDDLE...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="LAST",...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="FIRST"...
Compiling module simprims_ver.RAMB36E2(DOA_REG=0,DOB_REG=0,REA...
Compiling module simprims_ver.RAMB18E2(DOA_REG=0,DOB_REG=0,REA...
Compiling module xil_defaultlib.udp_DualPortRAM_tx
Compiling module xil_defaultlib.udp_build_payload
Compiling module xil_defaultlib.udp_build_ping
Compiling module xil_defaultlib.udp_build_resend
Compiling module xil_defaultlib.udp_byte_sum
Compiling module xil_defaultlib.udp_packet_parser
Compiling module xil_defaultlib.udp_rxram_mux
Compiling module simprims_ver.MUXF8
Compiling module xil_defaultlib.udp_buffer_selector__parameteriz...
Compiling module xil_defaultlib.udp_do_rx_reset
Compiling module xil_defaultlib.udp_rxtransactor_if
Compiling module xil_defaultlib.udp_build_status
Compiling module xil_defaultlib.udp_status_buffer
Compiling module xil_defaultlib.udp_byte_sum_12
Compiling module xil_defaultlib.udp_tx_mux
Compiling module xil_defaultlib.udp_buffer_selector__parameteriz...
Compiling module xil_defaultlib.udp_txtransactor_if
Compiling module xil_defaultlib.UDP_if
Compiling module xil_defaultlib.ipbus_ctrl
Compiling module xil_defaultlib.kcu105_basex_infra
Compiling module xil_defaultlib.lpgbtfpga_scrambler
Compiling module simprims_ver.FDPE(IS_PRE_INVERTED=1'b1)
Compiling module xil_defaultlib.lpgbtfpga_txGearbox
Compiling module xil_defaultlib.lpgbtfpga_downlink
Compiling module xil_defaultlib.xlx_ku_mgt_ip_reset_synchronizer
Compiling module simprims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_xlx_ku_mgt_i...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_gtwizard_ult...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_xlx_ku_mgt_i...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24_xlx_ku_mgt_i...
Compiling module xil_defaultlib.xlx_ku_mgt_ip_10g24
Compiling module xil_defaultlib.xlx_ku_mgt_10g24
Compiling module xil_defaultlib.lpgbtfpga_deinterleaver
Compiling module xil_defaultlib.descrambler58bitOrder58
Compiling module xil_defaultlib.descrambler58bitOrder58_113
Compiling module xil_defaultlib.descrambler58bitOrder58_114
Compiling module xil_defaultlib.descrambler60bitOrder58
Compiling module xil_defaultlib.lpgbtfpga_descrambler
Compiling module xil_defaultlib.lpgbtfpga_framealigner
Compiling module xil_defaultlib.lpgbtfpga_rxGearbox
Compiling module xil_defaultlib.lpgbtfpga_uplink
Compiling module xil_defaultlib.lpgbtFpga_10g24
Compiling module xil_defaultlib.prbs7_4b_checker
Compiling module xil_defaultlib.prbs7_4b_checker_40
Compiling module xil_defaultlib.prbs7_4b_checker_41
Compiling module xil_defaultlib.prbs7_4b_checker_42
Compiling module xil_defaultlib.prbs7_4b_checker_43
Compiling module xil_defaultlib.prbs7_4b_checker_44
Compiling module xil_defaultlib.prbs7_4b_checker_45
Compiling module xil_defaultlib.prbs7_4b_checker_46
Compiling module xil_defaultlib.prbs7_4b_checker_47
Compiling module xil_defaultlib.prbs7_4b_checker_48
Compiling module xil_defaultlib.prbs7_4b_checker_49
Compiling module xil_defaultlib.prbs7_4b_checker_50
Compiling module xil_defaultlib.prbs7_4b_checker_51
Compiling module xil_defaultlib.prbs7_4b_checker_52
Compiling module xil_defaultlib.prbs7_4b_checker_53
Compiling module xil_defaultlib.prbs7_4b_checker_54
Compiling module xil_defaultlib.prbs7_4b_checker_55
Compiling module xil_defaultlib.prbs7_4b_checker_56
Compiling module xil_defaultlib.prbs7_4b_checker_57
Compiling module xil_defaultlib.prbs7_4b_checker_58
Compiling module xil_defaultlib.prbs7_4b_checker_59
Compiling module xil_defaultlib.prbs7_4b_checker_60
Compiling module xil_defaultlib.prbs7_4b_checker_61
Compiling module xil_defaultlib.prbs7_4b_checker_62
Compiling module xil_defaultlib.prbs7_4b_checker_63
Compiling module xil_defaultlib.prbs7_4b_checker_64
Compiling module xil_defaultlib.prbs7_4b_checker_65
Compiling module xil_defaultlib.prbs7_4b_checker_66
Compiling module xil_defaultlib.prbs7_32b_checker
Compiling module xil_defaultlib.prbs7_32b_checker_67
Compiling module xil_defaultlib.prbs7_32b_checker_68
Compiling module xil_defaultlib.prbs7_32b_checker_69
Compiling module xil_defaultlib.prbs7_32b_checker_70
Compiling module xil_defaultlib.prbs7_32b_checker_71
Compiling module xil_defaultlib.prbs7_32b_checker_72
Compiling module xil_defaultlib.prbs7_8b_checker
Compiling module xil_defaultlib.prbs7_8b_checker_73
Compiling module xil_defaultlib.prbs7_8b_checker_74
Compiling module xil_defaultlib.prbs7_8b_checker_75
Compiling module xil_defaultlib.prbs7_8b_checker_76
Compiling module xil_defaultlib.prbs7_8b_checker_77
Compiling module xil_defaultlib.prbs7_8b_checker_78
Compiling module xil_defaultlib.prbs7_8b_checker_79
Compiling module xil_defaultlib.prbs7_8b_checker_80
Compiling module xil_defaultlib.prbs7_8b_checker_81
Compiling module xil_defaultlib.prbs7_8b_checker_82
Compiling module xil_defaultlib.prbs7_8b_checker_83
Compiling module xil_defaultlib.prbs7_8b_checker_84
Compiling module xil_defaultlib.prbs7_8b_checker_85
Compiling module xil_defaultlib.prbs7_8b_checker_86
Compiling module xil_defaultlib.prbs7_8b_checker_87
Compiling module xil_defaultlib.prbs7_8b_checker_88
Compiling module xil_defaultlib.prbs7_8b_checker_89
Compiling module xil_defaultlib.prbs7_8b_checker_90
Compiling module xil_defaultlib.prbs7_8b_checker_91
Compiling module xil_defaultlib.prbs7_8b_checker_92
Compiling module xil_defaultlib.prbs7_8b_checker_93
Compiling module xil_defaultlib.prbs7_8b_checker_94
Compiling module xil_defaultlib.prbs7_8b_checker_95
Compiling module xil_defaultlib.prbs7_8b_checker_96
Compiling module xil_defaultlib.prbs7_8b_checker_97
Compiling module xil_defaultlib.prbs7_8b_checker_98
Compiling module xil_defaultlib.prbs7_8b_checker_99
Compiling module xil_defaultlib.prbs7_16b_checker
Compiling module xil_defaultlib.prbs7_16b_checker_100
Compiling module xil_defaultlib.prbs7_16b_checker_101
Compiling module xil_defaultlib.prbs7_16b_checker_102
Compiling module xil_defaultlib.prbs7_16b_checker_103
Compiling module xil_defaultlib.prbs7_16b_checker_104
Compiling module xil_defaultlib.prbs7_16b_checker_105
Compiling module xil_defaultlib.prbs7_16b_checker_106
Compiling module xil_defaultlib.prbs7_16b_checker_107
Compiling module xil_defaultlib.prbs7_16b_checker_108
Compiling module xil_defaultlib.prbs7_16b_checker_109
Compiling module xil_defaultlib.prbs7_16b_checker_110
Compiling module xil_defaultlib.prbs7_16b_checker_111
Compiling module xil_defaultlib.prbs7_16b_checker_112
Compiling module xil_defaultlib.lpgbtfpga_patternchecker
Compiling module xil_defaultlib.prbs7_4b_generator
Compiling module xil_defaultlib.prbs7_4b_generator_15
Compiling module xil_defaultlib.prbs7_4b_generator_16
Compiling module xil_defaultlib.prbs7_4b_generator_17
Compiling module xil_defaultlib.prbs7_4b_generator_18
Compiling module xil_defaultlib.prbs7_4b_generator_19
Compiling module xil_defaultlib.prbs7_4b_generator_20
Compiling module xil_defaultlib.prbs7_4b_generator_21
Compiling module xil_defaultlib.prbs7_8b_generator
Compiling module xil_defaultlib.prbs7_8b_generator_22
Compiling module xil_defaultlib.prbs7_8b_generator_23
Compiling module xil_defaultlib.prbs7_8b_generator_24
Compiling module xil_defaultlib.prbs7_2b_generator
Compiling module xil_defaultlib.prbs7_2b_generator_25
Compiling module xil_defaultlib.prbs7_2b_generator_26
Compiling module xil_defaultlib.prbs7_2b_generator_27
Compiling module xil_defaultlib.prbs7_2b_generator_28
Compiling module xil_defaultlib.prbs7_2b_generator_29
Compiling module xil_defaultlib.prbs7_2b_generator_30
Compiling module xil_defaultlib.prbs7_2b_generator_31
Compiling module xil_defaultlib.prbs7_2b_generator_32
Compiling module xil_defaultlib.prbs7_2b_generator_33
Compiling module xil_defaultlib.prbs7_2b_generator_34
Compiling module xil_defaultlib.prbs7_2b_generator_35
Compiling module xil_defaultlib.prbs7_2b_generator_36
Compiling module xil_defaultlib.prbs7_2b_generator_37
Compiling module xil_defaultlib.prbs7_2b_generator_38
Compiling module xil_defaultlib.prbs7_2b_generator_39
Compiling module xil_defaultlib.lpgbtfpga_patterngen
Compiling module xil_defaultlib.gbt_rx_checker
Compiling module xil_defaultlib.gbt_rx_checker_0
Compiling module xil_defaultlib.gbt_rx_checker_1
Compiling module xil_defaultlib.gbt_rx_checker_2
Compiling module xil_defaultlib.gbt_rx_checker_3
Compiling module xil_defaultlib.gbt_rx_checker_4
Compiling module xil_defaultlib.gbt_rx_checker_5
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE(IS_G_INVERTED=1'b1)
Compiling module xil_defaultlib.ipbus_clock_div_11
Compiling module xil_defaultlib.led_stretcher
Compiling module xil_defaultlib.ipbus_clock_div
Compiling module xil_defaultlib.led_stretcher_6
Compiling module xil_defaultlib.ic_deserializer
Compiling module xil_defaultlib.ic_rx_fifo
Compiling module xil_defaultlib.ic_rx
Compiling module xil_defaultlib.ic_tx
Compiling module xil_defaultlib.ic_top
Compiling module xil_defaultlib.sca_deserializer
Compiling module xil_defaultlib.sca_rx_fifo
Compiling module xil_defaultlib.sca_rx
Compiling module xil_defaultlib.sca_tx
Compiling module xil_defaultlib.sca_top
Compiling module xil_defaultlib.gbtsc_top
Compiling module xil_defaultlib.ipbus_ctrlreg_v
Compiling module simprims_ver.RAMB36E2(DOA_REG=0,DOB_REG=0,REA...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top_HD...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2...
Compiling module xil_defaultlib.blk_mem_gen_0_HD72
Compiling module xil_defaultlib.ipbus_bram__xdcDup__1
Compiling module simprims_ver.RAMB36E2(DOA_REG=0,DOB_REG=0,REA...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.ipBUS_EC_bram
Compiling module xil_defaultlib.ipbus_reg_v
Compiling module xil_defaultlib.ipbus_reg_v_7
Compiling module xil_defaultlib.ipbus_reg_v_8
Compiling module xil_defaultlib.ipbus_reg_v_9
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top_HD...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2...
Compiling module xil_defaultlib.blk_mem_gen_0_HD59
Compiling module xil_defaultlib.ipbus_bram
Compiling module xil_defaultlib.ipbus_reg_v_10
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top_HD...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2...
Compiling module xil_defaultlib.blk_mem_gen_0_HD7
Compiling module xil_defaultlib.ipBUS_EC_bram__xdcDup__1
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top_HD...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2...
Compiling module xil_defaultlib.blk_mem_gen_0_HD20
Compiling module xil_defaultlib.ipBUS_EC_bram__xdcDup__2
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top_HD...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2...
Compiling module xil_defaultlib.blk_mem_gen_0_HD33
Compiling module xil_defaultlib.ipBUS_EC_bram__xdcDup__3
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top_HD...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_2...
Compiling module xil_defaultlib.blk_mem_gen_0_HD46
Compiling module xil_defaultlib.ipBUS_EC_bram__xdcDup__4
Compiling module xil_defaultlib.ipbus_example
Compiling module xil_defaultlib.payload
Compiling module simprims_ver.DIFFINBUF_default
Compiling module xil_defaultlib.IBUFDS_UNIQ_BASE_
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_decoder
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_in_one
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_width
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_one_...
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_out_all
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_probe_width__p...
Compiling module xil_defaultlib.vio_0_xsdbs_v1_0_2_xsdbs
Compiling module xil_defaultlib.vio_0_vio_v3_0_19_vio
Compiling module xil_defaultlib.vio_0
Compiling module xil_defaultlib.lpgbtfpga_kcu105_10g24_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot lpgbtfpga_kcu105_10g24_top_time_impl
run_program: Time (s): cpu = 00:10:39 ; elapsed = 00:06:59 . Memory (MB): peak = 9620.062 ; gain = 0.000 ; free physical = 16569 ; free virtual = 33457
INFO: [USF-XSim-69] 'elaborate' step finished in '419' seconds
launch_simulation: Time (s): cpu = 00:10:39 ; elapsed = 00:06:59 . Memory (MB): peak = 9620.062 ; gain = 0.000 ; free physical = 16565 ; free virtual = 33453
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:11:01 ; elapsed = 00:07:23 . Memory (MB): peak = 9628.066 ; gain = 8.004 ; free physical = 15996 ; free virtual = 32884
