# FIFO
Designed, validated and synthesized a parameterized first-in first-out buffer in Verilog. An asynchronous buffer that transmits data from one clock domain to another with different frequencies and various design specifications such as empty and full flag conditions designed in Verilog.

# Block Diagram of FIFO

<img width="909" alt="Screenshot 2019-06-19 16 14 46" src="https://user-images.githubusercontent.com/35642629/59807728-00fc2480-92ae-11e9-8fbc-76aab0cdd89b.png">
