$date
	Wed Nov 20 16:12:24 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module divider_tb $end
$var wire 8 ! c [7:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 1 $ clk $end
$scope module div $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var wire 1 $ clk $end
$var reg 8 ' c [7:0] $end
$var reg 8 ( y0 [7:0] $end
$var reg 8 ) y1 [7:0] $end
$var reg 8 * y2 [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
b11 (
bx '
b11 &
b11 %
1$
b11 #
b11 "
bx !
$end
#10000
0$
#20000
b1001 )
1$
#30000
0$
#40000
b1001 *
1$
#50000
0$
#60000
b1001 !
b1001 '
1$
