{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 22:20:25 2017 " "Info: Processing started: Wed Oct 25 22:20:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sumador_4bits -c Sumador_4bits " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Sumador_4bits -c Sumador_4bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sumador_4bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Sumador_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador_4bits-Behavioral " "Info: Found design unit 1: Sumador_4bits-Behavioral" {  } { { "Sumador_4bits.vhd" "" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Sumador Completo 4 Bits)/Sumador_4bits.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Sumador_4bits " "Info: Found entity 1: Sumador_4bits" {  } { { "Sumador_4bits.vhd" "" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Sumador Completo 4 Bits)/Sumador_4bits.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sumador_4bits " "Info: Elaborating entity \"Sumador_4bits\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "Sumador_Completo.vhd 2 1 " "Warning: Using design file Sumador_Completo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador_Completo-Behavioral " "Info: Found design unit 1: Sumador_Completo-Behavioral" {  } { { "Sumador_Completo.vhd" "" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Sumador Completo 4 Bits)/Sumador_Completo.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Sumador_Completo " "Info: Found entity 1: Sumador_Completo" {  } { { "Sumador_Completo.vhd" "" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Sumador Completo 4 Bits)/Sumador_Completo.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_Completo Sumador_Completo:Inst_SC0 " "Info: Elaborating entity \"Sumador_Completo\" for hierarchy \"Sumador_Completo:Inst_SC0\"" {  } { { "Sumador_4bits.vhd" "Inst_SC0" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Sumador Completo 4 Bits)/Sumador_4bits.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Info: Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Info: Implemented 9 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 22:20:29 2017 " "Info: Processing ended: Wed Oct 25 22:20:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
