{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541217693961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541217693973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 03 12:01:33 2018 " "Processing started: Sat Nov 03 12:01:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541217693973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541217693973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541217693973 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541217694651 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541217694651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_60.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_60-beh " "Found design unit 1: counter_60-beh" {  } { { "counter_60.vhd" "" { Text "F:/FPGA/digitaltimer/counter_60.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541217706253 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_60 " "Found entity 1: counter_60" {  } { { "counter_60.vhd" "" { Text "F:/FPGA/digitaltimer/counter_60.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541217706253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541217706253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_24-beh " "Found design unit 1: counter_24-beh" {  } { { "counter_24.vhd" "" { Text "F:/FPGA/digitaltimer/counter_24.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541217706257 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_24 " "Found entity 1: counter_24" {  } { { "counter_24.vhd" "" { Text "F:/FPGA/digitaltimer/counter_24.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541217706257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541217706257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm-beh " "Found design unit 1: alarm-beh" {  } { { "alarm.vhd" "" { Text "F:/FPGA/digitaltimer/alarm.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541217706261 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "alarm.vhd" "" { Text "F:/FPGA/digitaltimer/alarm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541217706261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541217706261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK-beh " "Found design unit 1: CLK-beh" {  } { { "CLK.vhd" "" { Text "F:/FPGA/digitaltimer/CLK.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541217706266 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK " "Found entity 1: CLK" {  } { { "CLK.vhd" "" { Text "F:/FPGA/digitaltimer/CLK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541217706266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541217706266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led-led_behav " "Found design unit 1: led-led_behav" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541217706270 ""} { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541217706270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541217706270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input-beh " "Found design unit 1: input-beh" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541217706274 ""} { "Info" "ISGN_ENTITY_NAME" "1 input " "Found entity 1: input" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541217706274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541217706274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.bdf" "" { Schematic "F:/FPGA/digitaltimer/clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541217706691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541217706691 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541217706762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm alarm:inst7 " "Elaborating entity \"alarm\" for hierarchy \"alarm:inst7\"" {  } { { "clock.bdf" "inst7" { Schematic "F:/FPGA/digitaltimer/clock.bdf" { { -40 464 544 144 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541217706854 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alarm alarm.vhd(12) " "VHDL Process Statement warning at alarm.vhd(12): inferring latch(es) for signal or variable \"alarm\", which holds its previous value in one or more paths through the process" {  } { { "alarm.vhd" "" { Text "F:/FPGA/digitaltimer/alarm.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541217706857 "|clock|alarm:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm alarm.vhd(12) " "Inferred latch for \"alarm\" at alarm.vhd(12)" {  } { { "alarm.vhd" "" { Text "F:/FPGA/digitaltimer/alarm.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541217706857 "|clock|alarm:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_60 counter_60:inst1 " "Elaborating entity \"counter_60\" for hierarchy \"counter_60:inst1\"" {  } { { "clock.bdf" "inst1" { Schematic "F:/FPGA/digitaltimer/clock.bdf" { { 232 432 640 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541217706867 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "step counter_60.vhd(18) " "VHDL Variable Declaration warning at counter_60.vhd(18): used initial value expression for variable \"step\" because variable was never assigned a value" {  } { { "counter_60.vhd" "" { Text "F:/FPGA/digitaltimer/counter_60.vhd" 18 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1541217706868 "|clock|counter_60:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P counter_60.vhd(20) " "VHDL Process Statement warning at counter_60.vhd(20): signal \"P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_60.vhd" "" { Text "F:/FPGA/digitaltimer/counter_60.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706868 "|clock|counter_60:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CR counter_60.vhd(21) " "VHDL Process Statement warning at counter_60.vhd(21): signal \"CR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_60.vhd" "" { Text "F:/FPGA/digitaltimer/counter_60.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706868 "|clock|counter_60:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LD counter_60.vhd(23) " "VHDL Process Statement warning at counter_60.vhd(23): signal \"LD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_60.vhd" "" { Text "F:/FPGA/digitaltimer/counter_60.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706868 "|clock|counter_60:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input input:inst11 " "Elaborating entity \"input\" for hierarchy \"input:inst11\"" {  } { { "clock.bdf" "inst11" { Schematic "F:/FPGA/digitaltimer/clock.bdf" { { 384 -240 -32 528 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541217706879 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LD_hour input.vhd(27) " "VHDL Process Statement warning at input.vhd(27): signal \"LD_hour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706879 "|clock|input:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LD_minute input.vhd(29) " "VHDL Process Statement warning at input.vhd(29): signal \"LD_minute\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706879 "|clock|input:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P input.vhd(31) " "VHDL Process Statement warning at input.vhd(31): signal \"P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706880 "|clock|input:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CR input.vhd(33) " "VHDL Process Statement warning at input.vhd(33): signal \"CR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706880 "|clock|input:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK input.vhd(35) " "VHDL Process Statement warning at input.vhd(35): signal \"CLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706880 "|clock|input:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour input.vhd(56) " "VHDL Process Statement warning at input.vhd(56): signal \"hour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706880 "|clock|input:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minute input.vhd(57) " "VHDL Process Statement warning at input.vhd(57): signal \"minute\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706880 "|clock|input:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause input.vhd(58) " "VHDL Process Statement warning at input.vhd(58): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706881 "|clock|input:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clean input.vhd(59) " "VHDL Process Statement warning at input.vhd(59): signal \"clean\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706881 "|clock|input:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK CLK:inst13 " "Elaborating entity \"CLK\" for hierarchy \"CLK:inst13\"" {  } { { "clock.bdf" "inst13" { Schematic "F:/FPGA/digitaltimer/clock.bdf" { { 232 -168 16 312 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541217706897 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK CLK.vhd(22) " "VHDL Process Statement warning at CLK.vhd(22): signal \"CLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CLK.vhd" "" { Text "F:/FPGA/digitaltimer/CLK.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706898 "|clock|CLK:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:inst8 " "Elaborating entity \"led\" for hierarchy \"led:inst8\"" {  } { { "clock.bdf" "inst8" { Schematic "F:/FPGA/digitaltimer/clock.bdf" { { -72 96 296 40 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541217706908 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_in led.vhd(25) " "VHDL Process Statement warning at led.vhd(25): signal \"hour_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706909 "|clock|led:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_in led.vhd(26) " "VHDL Process Statement warning at led.vhd(26): signal \"hour_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706909 "|clock|led:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minute_in led.vhd(27) " "VHDL Process Statement warning at led.vhd(27): signal \"minute_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706909 "|clock|led:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minute_in led.vhd(28) " "VHDL Process Statement warning at led.vhd(28): signal \"minute_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706909 "|clock|led:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "second_in led.vhd(29) " "VHDL Process Statement warning at led.vhd(29): signal \"second_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706909 "|clock|led:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "second_in led.vhd(30) " "VHDL Process Statement warning at led.vhd(30): signal \"second_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706909 "|clock|led:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hourl led.vhd(31) " "VHDL Process Statement warning at led.vhd(31): signal \"hourl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706909 "|clock|led:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hourh led.vhd(50) " "VHDL Process Statement warning at led.vhd(50): signal \"hourh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706910 "|clock|led:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minl led.vhd(69) " "VHDL Process Statement warning at led.vhd(69): signal \"minl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706910 "|clock|led:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minh led.vhd(88) " "VHDL Process Statement warning at led.vhd(88): signal \"minh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706911 "|clock|led:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "secl led.vhd(107) " "VHDL Process Statement warning at led.vhd(107): signal \"secl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706911 "|clock|led:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sech led.vhd(126) " "VHDL Process Statement warning at led.vhd(126): signal \"sech\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led.vhd" "" { Text "F:/FPGA/digitaltimer/led.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706912 "|clock|led:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_24 counter_24:inst2 " "Elaborating entity \"counter_24\" for hierarchy \"counter_24:inst2\"" {  } { { "clock.bdf" "inst2" { Schematic "F:/FPGA/digitaltimer/clock.bdf" { { 224 752 960 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541217706929 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "step counter_24.vhd(18) " "VHDL Variable Declaration warning at counter_24.vhd(18): used initial value expression for variable \"step\" because variable was never assigned a value" {  } { { "counter_24.vhd" "" { Text "F:/FPGA/digitaltimer/counter_24.vhd" 18 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1541217706930 "|clock|counter_24:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P counter_24.vhd(20) " "VHDL Process Statement warning at counter_24.vhd(20): signal \"P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_24.vhd" "" { Text "F:/FPGA/digitaltimer/counter_24.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706930 "|clock|counter_24:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CR counter_24.vhd(21) " "VHDL Process Statement warning at counter_24.vhd(21): signal \"CR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_24.vhd" "" { Text "F:/FPGA/digitaltimer/counter_24.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706930 "|clock|counter_24:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LD counter_24.vhd(23) " "VHDL Process Statement warning at counter_24.vhd(23): signal \"LD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter_24.vhd" "" { Text "F:/FPGA/digitaltimer/counter_24.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541217706930 "|clock|counter_24:inst2"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "input:inst11\|i\[5\] input:inst11\|i\[5\]~_emulated input:inst11\|i\[5\]~1 " "Register \"input:inst11\|i\[5\]\" is converted into an equivalent circuit using register \"input:inst11\|i\[5\]~_emulated\" and latch \"input:inst11\|i\[5\]~1\"" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1541217707895 "|clock|input:inst11|i[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "input:inst11\|i\[4\] input:inst11\|i\[4\]~_emulated input:inst11\|i\[4\]~5 " "Register \"input:inst11\|i\[4\]\" is converted into an equivalent circuit using register \"input:inst11\|i\[4\]~_emulated\" and latch \"input:inst11\|i\[4\]~5\"" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1541217707895 "|clock|input:inst11|i[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "input:inst11\|i\[3\] input:inst11\|i\[3\]~_emulated input:inst11\|i\[5\]~1 " "Register \"input:inst11\|i\[3\]\" is converted into an equivalent circuit using register \"input:inst11\|i\[3\]~_emulated\" and latch \"input:inst11\|i\[5\]~1\"" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1541217707895 "|clock|input:inst11|i[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "input:inst11\|i\[2\] input:inst11\|i\[2\]~_emulated input:inst11\|i\[4\]~5 " "Register \"input:inst11\|i\[2\]\" is converted into an equivalent circuit using register \"input:inst11\|i\[2\]~_emulated\" and latch \"input:inst11\|i\[4\]~5\"" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1541217707895 "|clock|input:inst11|i[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1541217707895 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[7\] VCC " "Pin \"SEG\[7\]\" is stuck at VCC" {  } { { "clock.bdf" "" { Schematic "F:/FPGA/digitaltimer/clock.bdf" { { -304 344 360 -128 "SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541217707999 "|clock|SEG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1541217707999 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541217708125 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541217709279 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541217709279 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "375 " "Implemented 375 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541217709346 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541217709346 ""} { "Info" "ICUT_CUT_TM_LCELLS" "355 " "Implemented 355 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541217709346 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541217709346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541217709364 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 03 12:01:49 2018 " "Processing ended: Sat Nov 03 12:01:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541217709364 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541217709364 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541217709364 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541217709364 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1541217711071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541217711084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 03 12:01:50 2018 " "Processing started: Sat Nov 03 12:01:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541217711084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1541217711084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Timer -c Timer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1541217711084 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1541217711275 ""}
{ "Info" "0" "" "Project  = Timer" {  } {  } 0 0 "Project  = Timer" 0 0 "Fitter" 0 0 1541217711276 ""}
{ "Info" "0" "" "Revision = Timer" {  } {  } 0 0 "Revision = Timer" 0 0 "Fitter" 0 0 1541217711276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1541217711372 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1541217711373 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Timer EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"Timer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1541217711757 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541217711850 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541217711850 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1541217711977 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1541217711984 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541217712198 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541217712198 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541217712198 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1541217712198 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/FPGA/digitaltimer/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541217712200 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/FPGA/digitaltimer/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541217712200 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/FPGA/digitaltimer/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541217712200 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/FPGA/digitaltimer/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541217712200 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "F:/FPGA/digitaltimer/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541217712200 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1541217712200 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1541217712202 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1541217713209 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Timer.sdc " "Synopsys Design Constraints File file not found: 'Timer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1541217713210 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1541217713210 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1541217713215 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1541217713216 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1541217713216 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541217713242 ""}  } { { "clock.bdf" "" { Schematic "F:/FPGA/digitaltimer/clock.bdf" { { 256 -376 -208 272 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "F:/FPGA/digitaltimer/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541217713242 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "input:inst11\|CLK  " "Automatically promoted node input:inst11\|CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541217713242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "input:inst11\|minute " "Destination node input:inst11\|minute" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA/digitaltimer/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541217713242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "input:inst11\|hour " "Destination node input:inst11\|hour" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA/digitaltimer/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541217713242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "input:inst11\|CLK~0 " "Destination node input:inst11\|CLK~0" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA/digitaltimer/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541217713242 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1541217713242 ""}  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA/digitaltimer/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541217713242 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK:inst13\|CLK  " "Automatically promoted node CLK:inst13\|CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541217713243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK:inst13\|CLK~0 " "Destination node CLK:inst13\|CLK~0" {  } { { "CLK.vhd" "" { Text "F:/FPGA/digitaltimer/CLK.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA/digitaltimer/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541217713243 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1541217713243 ""}  } { { "CLK.vhd" "" { Text "F:/FPGA/digitaltimer/CLK.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA/digitaltimer/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541217713243 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst5  " "Automatically promoted node inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541217713243 ""}  } { { "clock.bdf" "" { Schematic "F:/FPGA/digitaltimer/clock.bdf" { { 176 384 448 224 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "F:/FPGA/digitaltimer/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541217713243 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst6  " "Automatically promoted node inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541217713243 ""}  } { { "clock.bdf" "" { Schematic "F:/FPGA/digitaltimer/clock.bdf" { { 112 744 808 160 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "F:/FPGA/digitaltimer/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541217713243 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "input:inst11\|i\[31\]~12  " "Automatically promoted node input:inst11\|i\[31\]~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541217713243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "input:inst11\|clean~0 " "Destination node input:inst11\|clean~0" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA/digitaltimer/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541217713243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "input:inst11\|pause~0 " "Destination node input:inst11\|pause~0" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA/digitaltimer/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541217713243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "input:inst11\|minute~1 " "Destination node input:inst11\|minute~1" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA/digitaltimer/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541217713243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "input:inst11\|hour~0 " "Destination node input:inst11\|hour~0" {  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA/digitaltimer/" { { 0 { 0 ""} 0 639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541217713243 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1541217713243 ""}  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA/digitaltimer/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541217713243 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "input:inst11\|i\[4\]~4  " "Automatically promoted node input:inst11\|i\[4\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541217713243 ""}  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA/digitaltimer/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541217713243 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "input:inst11\|i\[5\]~0  " "Automatically promoted node input:inst11\|i\[5\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541217713243 ""}  } { { "input.vhd" "" { Text "F:/FPGA/digitaltimer/input.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA/digitaltimer/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541217713243 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1541217713462 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541217713463 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541217713463 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541217713464 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541217713465 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1541217713466 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1541217713466 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1541217713466 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1541217713505 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1541217713505 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1541217713505 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541217713523 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1541217713529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1541217714033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541217714126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1541217714140 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1541217715276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541217715276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1541217715524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "F:/FPGA/digitaltimer/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1541217716150 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1541217716150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1541217717060 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1541217717060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541217717067 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1541217717316 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541217717325 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541217717487 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541217717488 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541217717672 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541217718094 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGA/digitaltimer/output_files/Timer.fit.smsg " "Generated suppressed messages file F:/FPGA/digitaltimer/output_files/Timer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1541217718455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5577 " "Peak virtual memory: 5577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541217718854 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 03 12:01:58 2018 " "Processing ended: Sat Nov 03 12:01:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541217718854 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541217718854 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541217718854 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1541217718854 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1541217720252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541217720265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 03 12:02:00 2018 " "Processing started: Sat Nov 03 12:02:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541217720265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1541217720265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Timer -c Timer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1541217720265 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1541217720729 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1541217721064 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1541217721090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541217721229 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 03 12:02:01 2018 " "Processing ended: Sat Nov 03 12:02:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541217721229 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541217721229 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541217721229 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1541217721229 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1541217721917 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1541217722915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541217722928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 03 12:02:02 2018 " "Processing started: Sat Nov 03 12:02:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541217722928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1541217722928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Timer -c Timer " "Command: quartus_sta Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1541217722928 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1541217723131 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1541217723393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1541217723394 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541217723487 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541217723488 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1541217723692 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Timer.sdc " "Synopsys Design Constraints File file not found: 'Timer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1541217723715 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1541217723716 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1541217723717 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK:inst13\|CLK CLK:inst13\|CLK " "create_clock -period 1.000 -name CLK:inst13\|CLK CLK:inst13\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1541217723717 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name input:inst11\|CLK input:inst11\|CLK " "create_clock -period 1.000 -name input:inst11\|CLK input:inst11\|CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1541217723717 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter_60:inst1\|C counter_60:inst1\|C " "create_clock -period 1.000 -name counter_60:inst1\|C counter_60:inst1\|C" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1541217723717 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter_60:inst\|C counter_60:inst\|C " "create_clock -period 1.000 -name counter_60:inst\|C counter_60:inst\|C" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1541217723717 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1541217723717 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1541217723720 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1541217723721 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1541217723722 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1541217723734 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1541217723774 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1541217723774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.951 " "Worst-case setup slack is -7.951" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.951            -158.196 input:inst11\|CLK  " "   -7.951            -158.196 input:inst11\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.338            -274.088 CLK  " "   -7.338            -274.088 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.619             -16.539 CLK:inst13\|CLK  " "   -2.619             -16.539 CLK:inst13\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.818             -10.301 counter_60:inst\|C  " "   -1.818             -10.301 counter_60:inst\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.488              -8.835 counter_60:inst1\|C  " "   -1.488              -8.835 counter_60:inst1\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541217723788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 input:inst11\|CLK  " "    0.453               0.000 input:inst11\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 CLK:inst13\|CLK  " "    0.454               0.000 CLK:inst13\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 counter_60:inst1\|C  " "    0.454               0.000 counter_60:inst1\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 counter_60:inst\|C  " "    0.454               0.000 counter_60:inst\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 CLK  " "    0.507               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541217723794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.794 " "Worst-case recovery slack is -2.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.794             -19.246 CLK:inst13\|CLK  " "   -2.794             -19.246 CLK:inst13\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.483              -8.898 counter_60:inst1\|C  " "   -1.483              -8.898 counter_60:inst1\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.242              -8.694 counter_60:inst\|C  " "   -1.242              -8.694 counter_60:inst\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541217723798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.463 " "Worst-case removal slack is 1.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.463               0.000 counter_60:inst\|C  " "    1.463               0.000 counter_60:inst\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.693               0.000 counter_60:inst1\|C  " "    1.693               0.000 counter_60:inst1\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.898               0.000 CLK:inst13\|CLK  " "    2.898               0.000 CLK:inst13\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541217723802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -120.473 CLK  " "   -3.000            -120.473 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 input:inst11\|CLK  " "   -1.487             -53.532 input:inst11\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 CLK:inst13\|CLK  " "   -1.487             -11.896 CLK:inst13\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 counter_60:inst\|C  " "   -1.487             -11.896 counter_60:inst\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -8.922 counter_60:inst1\|C  " "   -1.487              -8.922 counter_60:inst1\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217723806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541217723806 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1541217723948 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1541217723974 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1541217724476 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1541217724567 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1541217724579 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1541217724579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.241 " "Worst-case setup slack is -7.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.241            -140.359 input:inst11\|CLK  " "   -7.241            -140.359 input:inst11\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.852            -245.746 CLK  " "   -6.852            -245.746 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.463             -15.335 CLK:inst13\|CLK  " "   -2.463             -15.335 CLK:inst13\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.578              -8.989 counter_60:inst\|C  " "   -1.578              -8.989 counter_60:inst\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.283              -7.583 counter_60:inst1\|C  " "   -1.283              -7.583 counter_60:inst1\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541217724584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLK:inst13\|CLK  " "    0.402               0.000 CLK:inst13\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 counter_60:inst\|C  " "    0.402               0.000 counter_60:inst\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 input:inst11\|CLK  " "    0.402               0.000 input:inst11\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 counter_60:inst1\|C  " "    0.403               0.000 counter_60:inst1\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 CLK  " "    0.465               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541217724593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.514 " "Worst-case recovery slack is -2.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.514             -17.292 CLK:inst13\|CLK  " "   -2.514             -17.292 CLK:inst13\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.246              -7.476 counter_60:inst1\|C  " "   -1.246              -7.476 counter_60:inst1\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.049              -7.343 counter_60:inst\|C  " "   -1.049              -7.343 counter_60:inst\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541217724598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.298 " "Worst-case removal slack is 1.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.298               0.000 counter_60:inst\|C  " "    1.298               0.000 counter_60:inst\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.534               0.000 counter_60:inst1\|C  " "    1.534               0.000 counter_60:inst1\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.691               0.000 CLK:inst13\|CLK  " "    2.691               0.000 CLK:inst13\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541217724604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -120.473 CLK  " "   -3.000            -120.473 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.590 input:inst11\|CLK  " "   -1.487             -53.590 input:inst11\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 CLK:inst13\|CLK  " "   -1.487             -11.896 CLK:inst13\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 counter_60:inst\|C  " "   -1.487             -11.896 counter_60:inst\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -8.976 counter_60:inst1\|C  " "   -1.487              -8.976 counter_60:inst1\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541217724611 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1541217724777 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1541217724900 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1541217724902 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1541217724902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.814 " "Worst-case setup slack is -2.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.814             -48.896 input:inst11\|CLK  " "   -2.814             -48.896 input:inst11\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.532             -74.960 CLK  " "   -2.532             -74.960 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.585              -2.815 CLK:inst13\|CLK  " "   -0.585              -2.815 CLK:inst13\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.220              -0.660 counter_60:inst\|C  " "   -0.220              -0.660 counter_60:inst\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.070              -0.324 counter_60:inst1\|C  " "   -0.070              -0.324 counter_60:inst1\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541217724910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 CLK  " "    0.177               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 CLK:inst13\|CLK  " "    0.187               0.000 CLK:inst13\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 counter_60:inst1\|C  " "    0.187               0.000 counter_60:inst1\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 counter_60:inst\|C  " "    0.187               0.000 counter_60:inst\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 input:inst11\|CLK  " "    0.187               0.000 input:inst11\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541217724919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.665 " "Worst-case recovery slack is -0.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.665              -4.541 CLK:inst13\|CLK  " "   -0.665              -4.541 CLK:inst13\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.133              -0.798 counter_60:inst1\|C  " "   -0.133              -0.798 counter_60:inst1\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.050              -0.350 counter_60:inst\|C  " "   -0.050              -0.350 counter_60:inst\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541217724927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.670 " "Worst-case removal slack is 0.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.670               0.000 counter_60:inst\|C  " "    0.670               0.000 counter_60:inst\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.762               0.000 counter_60:inst1\|C  " "    0.762               0.000 counter_60:inst1\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.274               0.000 CLK:inst13\|CLK  " "    1.274               0.000 CLK:inst13\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541217724935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -87.393 CLK  " "   -3.000             -87.393 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 input:inst11\|CLK  " "   -1.000             -36.000 input:inst11\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 CLK:inst13\|CLK  " "   -1.000              -8.000 CLK:inst13\|CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 counter_60:inst\|C  " "   -1.000              -8.000 counter_60:inst\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 counter_60:inst1\|C  " "   -1.000              -6.000 counter_60:inst1\|C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541217724944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1541217724944 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1541217725540 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1541217725541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541217725641 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 03 12:02:05 2018 " "Processing ended: Sat Nov 03 12:02:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541217725641 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541217725641 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541217725641 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1541217725641 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1541217726998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541217727010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 03 12:02:06 2018 " "Processing started: Sat Nov 03 12:02:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541217727010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1541217727010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Timer -c Timer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1541217727011 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1541217727757 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Timer_8_1200mv_85c_slow.vho F:/FPGA/digitaltimer/simulation/modelsim/ simulation " "Generated file Timer_8_1200mv_85c_slow.vho in folder \"F:/FPGA/digitaltimer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541217727946 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Timer_8_1200mv_0c_slow.vho F:/FPGA/digitaltimer/simulation/modelsim/ simulation " "Generated file Timer_8_1200mv_0c_slow.vho in folder \"F:/FPGA/digitaltimer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541217728001 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Timer_min_1200mv_0c_fast.vho F:/FPGA/digitaltimer/simulation/modelsim/ simulation " "Generated file Timer_min_1200mv_0c_fast.vho in folder \"F:/FPGA/digitaltimer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541217728063 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Timer.vho F:/FPGA/digitaltimer/simulation/modelsim/ simulation " "Generated file Timer.vho in folder \"F:/FPGA/digitaltimer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541217728120 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Timer_8_1200mv_85c_vhd_slow.sdo F:/FPGA/digitaltimer/simulation/modelsim/ simulation " "Generated file Timer_8_1200mv_85c_vhd_slow.sdo in folder \"F:/FPGA/digitaltimer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541217728169 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Timer_8_1200mv_0c_vhd_slow.sdo F:/FPGA/digitaltimer/simulation/modelsim/ simulation " "Generated file Timer_8_1200mv_0c_vhd_slow.sdo in folder \"F:/FPGA/digitaltimer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541217728218 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Timer_min_1200mv_0c_vhd_fast.sdo F:/FPGA/digitaltimer/simulation/modelsim/ simulation " "Generated file Timer_min_1200mv_0c_vhd_fast.sdo in folder \"F:/FPGA/digitaltimer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541217728316 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Timer_vhd.sdo F:/FPGA/digitaltimer/simulation/modelsim/ simulation " "Generated file Timer_vhd.sdo in folder \"F:/FPGA/digitaltimer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541217728369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541217728420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 03 12:02:08 2018 " "Processing ended: Sat Nov 03 12:02:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541217728420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541217728420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541217728420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1541217728420 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 52 s " "Quartus Prime Full Compilation was successful. 0 errors, 52 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1541217729105 ""}
