<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
           Lattice Mapping Report File for Design Module 'topff00'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     toposcdiv00_toposcdiv00.ngd -o toposcdiv00_toposcdiv00_map.ncd -pr
     toposcdiv00_toposcdiv00.prf -mp toposcdiv00_toposcdiv00.mrp -lpf C:/Users/L
     acho/Desktop/toposcdiv00/toposcdiv00/toposcdiv00_toposcdiv00_synplify.lpf
     -lpf C:/Users/Lacho/Desktop/toposcdiv00/toposcdiv00.lpf -c 0 -gui -msgset
     C:/Users/Lacho/Desktop/toposcdiv00/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.9.0.99.2
Mapped on:  10/10/17  13:20:45


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:     26 out of  7209 (0%)
      PFU registers:           23 out of  6864 (0%)
      PIO registers:            3 out of   345 (1%)
   Number of SLICEs:        23 out of  3432 (1%)
      SLICEs as Logic/ROM:     23 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         11 out of  3432 (0%)
   Number of LUT4s:         45 out of  6864 (1%)
      Number used as logic LUTs:         23
      Number used as distributed RAM:     0
      Number used as ripple logic:       22
      Number used as shift registers:     0
   Number of PIO sites used: 15 + 4(JTAG) out of 115 (17%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net oscraw0_c: 16 loads, 0 rising, 16 falling (Driver: OS00/OS00/OSCInst0 )
     

   Number of Clock Enables:  2
     Net outdiv_RNIF6QG: 3 loads, 0 LSLICEs
     Net FF00/Qt_RNO_0: 1 loads, 1 LSLICEs
   Number of local set/reset loads for net CLR0_c merged into GSR:  4
   Number of LSRs:  1
     Net OS00/OS01/un1_outdiv37_2_1_1_RNIJHIF: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net OS00/OS01/un1_outdiv37_2_1_1_RNIJHIF: 11 loads
     Net indiv0_c[0]: 6 loads
     Net indiv0_c[3]: 6 loads
     Net OS00/OS01/sdiv[20]: 6 loads
     Net indiv0_c[1]: 5 loads
     Net indiv0_c[2]: 5 loads
     Net PRE0_c: 5 loads
     Net OS00/OS01/N_44_1: 4 loads
     Net OS00/OS01/sdiv[17]: 4 loads
     Net outdiv_RNIF6QG: 4 loads




   Number of warnings:  1
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

WARNING - map: Using local reset signal 'CLR0_c' to infer global GSR net.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| oscraw0             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| indiv0[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| NQt0                | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| Qt0                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| NQ0                 | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| Q0                  | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| CLR0                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| PRE0                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| S0                  | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

| R0                  | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D0                  | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| oscdiv0             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| indiv0[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| indiv0[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| indiv0[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block VCC undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block OS00/OS01/VCC undriven or does not drive anything - clipped.
Block FF00/GND undriven or does not drive anything - clipped.
Block FF00/VCC undriven or does not drive anything - clipped.
Signal CLR0_c_i was merged into signal CLR0_c
Signal FF00.Q.CN was merged into signal oscraw0_c
Signal OS00/OS00/GND undriven or does not drive anything - clipped.
Signal OS00/OS01/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal OS00/OS00/OSCInst0_SEDSTDBY undriven or does not drive anything -
     clipped.
Signal OS00/OS01/un1_sdiv_1_cry_19_0_COUT undriven or does not drive anything -
     clipped.
Signal OS00/OS01/un1_sdiv_1_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal OS00/OS01/N_1 undriven or does not drive anything - clipped.
Block CLR0_pad_RNI5ANC was optimized away.
Block FF00/Qt.CN was optimized away.
Block OS00/OS00/GND was optimized away.
Block OS00/OS01/GND was optimized away.



<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OS00/OS00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              PIN,NODE oscraw0_c
  OSC Nominal Frequency (MHz):                      2.08






<A name="mrp_asic"></A><B><U><big>ASIC Components</big></U></B>
---------------

Instance Name: OS00/OS00/OSCInst0
         Type: OSCH



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The local reset signal 'CLR0_c' of the design has been inferred as Global Set
        Reset (GSR). The reset signal used for GSR control is 'CLR0_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 55 MB
        


































Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
