{"vcs1":{"timestamp_begin":1735304970.484052755, "rt":1.53, "ut":0.59, "st":0.31}}
{"vcselab":{"timestamp_begin":1735304972.101220202, "rt":1.29, "ut":0.29, "st":0.18}}
{"link":{"timestamp_begin":1735304973.466874875, "rt":0.34, "ut":0.13, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735304969.716189208}
{"VCS_COMP_START_TIME": 1735304969.716189208}
{"VCS_COMP_END_TIME": 1735304975.721566180}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331628}}
{"stitch_vcselab": {"peak_mem": 223364}}
