
---------- Begin Simulation Statistics ----------
final_tick                               2541926670500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 225860                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   225859                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.58                       # Real time elapsed on the host
host_tick_rate                              641465299                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195888                       # Number of instructions simulated
sim_ops                                       4195888                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011917                       # Number of seconds simulated
sim_ticks                                 11916825500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.793340                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  400090                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               873686                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2344                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             85955                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            809845                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53439                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278570                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225131                       # Number of indirect misses.
system.cpu.branchPred.lookups                  985956                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65289                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        27034                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195888                       # Number of instructions committed
system.cpu.committedOps                       4195888                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.676975                       # CPI: cycles per instruction
system.cpu.discardedOps                        196548                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608769                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1454623                       # DTB hits
system.cpu.dtb.data_misses                       7451                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   407211                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       851910                       # DTB read hits
system.cpu.dtb.read_misses                       6623                       # DTB read misses
system.cpu.dtb.write_accesses                  201558                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602713                       # DTB write hits
system.cpu.dtb.write_misses                       828                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18029                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3409725                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1042575                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           664385                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16766890                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176150                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  992167                       # ITB accesses
system.cpu.itb.fetch_acv                          875                       # ITB acv
system.cpu.itb.fetch_hits                      984302                       # ITB hits
system.cpu.itb.fetch_misses                      7865                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4220     69.37%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.08% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6083                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14426                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2682     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5133                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11008735000     92.35%     92.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9120500      0.08%     92.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                18046500      0.15%     92.57% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               885369000      7.43%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11921271000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902685                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946620                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8029854000     67.36%     67.36% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3891417000     32.64%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23819951                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85418      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541389     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839300     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592594     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104859      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195888                       # Class of committed instruction
system.cpu.quiesceCycles                        13700                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7053061                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156096                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        313792                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22882456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22882456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22882456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22882456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117345.928205                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117345.928205                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117345.928205                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117345.928205                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13119483                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13119483                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13119483                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13119483                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67279.400000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67279.400000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67279.400000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67279.400000                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22532959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22532959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117359.161458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117359.161458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12919986                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12919986                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67291.593750                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67291.593750                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.263441                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539494977000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.263441                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203965                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203965                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128684                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34865                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87044                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34164                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28935                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28935                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87634                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40943                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       262253                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       262253                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 471656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11175616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11175616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6692032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6692465                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17879345                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               62                       # Total snoops (count)
system.membus.snoopTraffic                       3968                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157926                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002780                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052650                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157487     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157926                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           824008030                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375903500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          464635250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5604800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4471936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10076736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5604800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5604800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2231360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2231360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87575                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34865                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34865                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470326598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         375262355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             845588953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470326598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470326598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187244497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187244497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187244497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470326598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        375262355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1032833450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77629.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69383.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000204021750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7353                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7353                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              407936                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112186                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157449                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121693                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157449                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121693                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10437                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2213                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5721                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2012313000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  735060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4768788000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13688.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32438.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104111                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80543                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157449                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121693                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.445585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.286663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.515880                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34668     42.38%     42.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24217     29.61%     71.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10075     12.32%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4678      5.72%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2441      2.98%     93.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1448      1.77%     94.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          901      1.10%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          562      0.69%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2808      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81798                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.992112                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.401961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.525554                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1301     17.69%     17.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5574     75.81%     93.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           283      3.85%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            94      1.28%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            42      0.57%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            26      0.35%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            7      0.10%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7353                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.245478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.229821                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.745307                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6552     89.11%     89.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               87      1.18%     90.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              489      6.65%     96.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              162      2.20%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.83%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7353                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9408768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  667968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7644992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10076736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7788352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       789.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    845.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11916820500                       # Total gap between requests
system.mem_ctrls.avgGap                      42690.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4968256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4440512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7644992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416911030.542487978935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 372625411.020745396614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641529239.477409482002                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87575                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69874                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121693                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2516021750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2252766250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 292451969750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28729.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32240.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2403194.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313867260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166797840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560261520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309201480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     940399200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5210781540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        188034720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7689343560                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.250999                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    436930250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    397800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11082095250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            270263280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            143625570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           489404160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          314343180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     940399200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5138052390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        249280320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7545368100                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.169303                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    594370250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    397800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10924655250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11909625500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1686619                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1686619                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1686619                       # number of overall hits
system.cpu.icache.overall_hits::total         1686619                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87635                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87635                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87635                       # number of overall misses
system.cpu.icache.overall_misses::total         87635                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5381335500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5381335500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5381335500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5381335500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1774254                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1774254                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1774254                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1774254                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049393                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049393                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049393                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049393                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61406.236093                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61406.236093                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61406.236093                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61406.236093                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87044                       # number of writebacks
system.cpu.icache.writebacks::total             87044                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87635                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87635                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87635                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87635                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5293701500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5293701500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5293701500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5293701500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049393                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049393                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049393                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049393                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60406.247504                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60406.247504                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60406.247504                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60406.247504                       # average overall mshr miss latency
system.cpu.icache.replacements                  87044                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1686619                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1686619                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87635                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87635                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5381335500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5381335500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1774254                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1774254                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049393                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049393                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61406.236093                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61406.236093                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87635                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87635                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5293701500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5293701500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049393                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049393                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60406.247504                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60406.247504                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.823565                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1711982                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87122                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.650398                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.823565                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995749                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995749                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          377                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3636142                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3636142                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1315218                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1315218                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1315218                       # number of overall hits
system.cpu.dcache.overall_hits::total         1315218                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105673                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105673                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105673                       # number of overall misses
system.cpu.dcache.overall_misses::total        105673                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6783606000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6783606000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6783606000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6783606000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1420891                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1420891                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1420891                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1420891                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074371                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074371                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074371                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074371                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64194.316429                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64194.316429                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64194.316429                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64194.316429                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34689                       # number of writebacks
system.cpu.dcache.writebacks::total             34689                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36687                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36687                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36687                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36687                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68986                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68986                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68986                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68986                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4398878000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4398878000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4398878000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4398878000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048551                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048551                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048551                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048551                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63764.792857                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63764.792857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63764.792857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63764.792857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68850                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       784255                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          784255                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49272                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49272                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3305816000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3305816000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       833527                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       833527                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059113                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059113                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67093.196948                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67093.196948                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9234                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9234                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40038                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40038                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2678384500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2678384500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048034                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048034                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66896.061242                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66896.061242                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530963                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530963                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56401                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56401                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3477790000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3477790000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587364                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587364                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096024                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096024                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61661.849967                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61661.849967                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28948                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28948                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720493500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720493500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049285                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049285                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59433.933260                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59433.933260                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10280                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10280                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     65686500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     65686500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080830                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080830                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72662.057522                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72662.057522                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     64782500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     64782500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080830                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080830                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71662.057522                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71662.057522                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541926670500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.569493                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1376659                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68850                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.995047                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.569493                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979072                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979072                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2956260                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2956260                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548588920500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1041012                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                  1040993                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.97                       # Real time elapsed on the host
host_tick_rate                              735360610                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6213412                       # Number of instructions simulated
sim_ops                                       6213412                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004389                       # Number of seconds simulated
sim_ticks                                  4389186000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             34.933205                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  105383                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               301670                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                875                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             28283                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            272364                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              19407                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          132872                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           113465                       # Number of indirect misses.
system.cpu.branchPred.lookups                  341933                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27612                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11024                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1276143                       # Number of instructions committed
system.cpu.committedOps                       1276143                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.819121                       # CPI: cycles per instruction
system.cpu.discardedOps                         64982                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57014                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       416210                       # DTB hits
system.cpu.dtb.data_misses                       1471                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    36581                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       250194                       # DTB read hits
system.cpu.dtb.read_misses                       1213                       # DTB read misses
system.cpu.dtb.write_accesses                   20433                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      166016                       # DTB write hits
system.cpu.dtb.write_misses                       258                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 647                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1036577                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            299156                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           183474                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6537618                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.146646                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  162427                       # ITB accesses
system.cpu.itb.fetch_acv                          106                       # ITB acv
system.cpu.itb.fetch_hits                      160991                       # ITB hits
system.cpu.itb.fetch_misses                      1436                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.35%      4.35% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.57% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2980     79.59%     84.16% # number of callpals executed
system.cpu.kern.callpal::rdps                     103      2.75%     86.91% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.94% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     86.97% # number of callpals executed
system.cpu.kern.callpal::rti                      231      6.17%     93.14% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.20%     94.34% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.44% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.53%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3744                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1320     40.77%     40.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.48% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       4      0.12%     41.60% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1891     58.40%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3238                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1319     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        4      0.15%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1319     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2665                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2905589500     66.16%     66.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                40365000      0.92%     67.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 3982500      0.09%     67.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1441987000     32.83%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4391924000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999242                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.697515                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.823039                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 206                      
system.cpu.kern.mode_good::user                   206                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               394                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 206                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.522843                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.686667                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3869308500     88.10%     88.10% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            522615500     11.90%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8702173                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21449      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  803145     62.94%     64.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2340      0.18%     64.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::MemRead                 250998     19.67%     84.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165422     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30547      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1276143                       # Class of committed instruction
system.cpu.quiesceCycles                        76199                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2164555                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          118                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75488                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        150866                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2201772893                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2201772893                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2201772893                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2201772893                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117962.651647                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117962.651647                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117962.651647                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117962.651647                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           109                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    36.333333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1267485349                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1267485349                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1267485349                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1267485349                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67907.063970                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67907.063970                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67907.063970                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67907.063970                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4716483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4716483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115036.170732                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115036.170732                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2666483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2666483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65036.170732                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65036.170732                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2197056410                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2197056410                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117969.094180                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117969.094180                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1264818866                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1264818866                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67913.384128                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67913.384128                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              50787                       # Transaction distribution
system.membus.trans_dist::WriteReq                420                       # Transaction distribution
system.membus.trans_dist::WriteResp               420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27348                       # Transaction distribution
system.membus.trans_dist::WritebackClean        41904                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6123                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6434                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6434                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          41905                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8414                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       125714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       125714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 209245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5363776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5363776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1479                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1505792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1507271                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8062983                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             76271                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001495                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038632                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   76157     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     114      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               76271                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1510500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           434732466                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           81424000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          222659000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2681920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         947456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3629376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2681920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2681920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1750272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1750272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           41905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               56709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27348                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27348                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         611029015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         215861438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             826890453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    611029015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        611029015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      398769157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            398769157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      398769157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        611029015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        215861438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1225659610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     39052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14757.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000090730500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4199                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4199                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              154550                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64688                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       56709                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      69213                       # Number of write requests accepted
system.mem_ctrls.readBursts                     56709                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69213                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2900                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   760                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3335                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    852865750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  269045000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1861784500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15849.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34599.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       109                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38242                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48390                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 56709                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                69213                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    412                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.644652                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.352190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.525693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14464     40.60%     40.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10822     30.38%     70.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4462     12.52%     83.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1979      5.55%     89.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1010      2.83%     91.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          586      1.64%     93.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          380      1.07%     94.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          254      0.71%     95.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1670      4.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35627                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.813527                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.797105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.365903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1170     27.86%     27.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              37      0.88%     28.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             93      2.21%     30.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           428     10.19%     41.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2048     48.77%     89.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           264      6.29%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            67      1.60%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            34      0.81%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            24      0.57%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            15      0.36%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             7      0.17%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             3      0.07%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             2      0.05%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             3      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::108-111            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4199                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.301024                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.281185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.850903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3572     85.07%     85.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              245      5.83%     90.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              226      5.38%     96.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              106      2.52%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               27      0.64%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.17%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.19%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.14%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4199                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3443776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  185600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4380672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3629376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4429632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       784.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       998.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    826.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1009.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4389186000                       # Total gap between requests
system.mem_ctrls.avgGap                      34856.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2499328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       944448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4380672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 569428591.087276816368                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 215176116.938311576843                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 998060232.580710887909                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        41905                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14804                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        69213                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1336044000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    525740500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 111706498000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31882.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35513.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1613952.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            146062980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             77622930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           217691460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          187601580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     346656960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1906264680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         81226560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2963127150                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        675.097193                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    194348000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    146640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4050944000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            108485160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             57649845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           166797540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          169947540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     346656960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1881547770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        102156480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2833241295                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.504951                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    249575750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    146640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3996017250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19044                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19044                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1778                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1479                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193743                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               111500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1358000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97308893                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              796500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              538000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6621450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       479328                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           479328                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       479328                       # number of overall hits
system.cpu.icache.overall_hits::total          479328                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        41905                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41905                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        41905                       # number of overall misses
system.cpu.icache.overall_misses::total         41905                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2736930500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2736930500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2736930500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2736930500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       521233                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       521233                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       521233                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       521233                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080396                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.080396                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080396                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.080396                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65312.743109                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65312.743109                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65312.743109                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65312.743109                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        41904                       # number of writebacks
system.cpu.icache.writebacks::total             41904                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        41905                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41905                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        41905                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41905                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2695025500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2695025500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2695025500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2695025500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.080396                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.080396                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.080396                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.080396                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64312.743109                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64312.743109                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64312.743109                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64312.743109                       # average overall mshr miss latency
system.cpu.icache.replacements                  41904                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       479328                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          479328                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        41905                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41905                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2736930500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2736930500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       521233                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       521233                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080396                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.080396                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65312.743109                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65312.743109                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        41905                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41905                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2695025500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2695025500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.080396                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.080396                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64312.743109                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64312.743109                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997408                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              550500                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41904                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.137171                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997408                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          270                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1084371                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1084371                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       380856                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           380856                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       380856                       # number of overall hits
system.cpu.dcache.overall_hits::total          380856                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21752                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21752                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21752                       # number of overall misses
system.cpu.dcache.overall_misses::total         21752                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1441196500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1441196500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1441196500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1441196500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       402608                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       402608                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       402608                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       402608                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.054028                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.054028                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.054028                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.054028                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66255.815557                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66255.815557                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66255.815557                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66255.815557                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8724                       # number of writebacks
system.cpu.dcache.writebacks::total              8724                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7245                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7245                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7245                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7245                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14507                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14507                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14507                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14507                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    974276000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    974276000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    974276000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    974276000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91328500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91328500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036033                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036033                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036033                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036033                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67159.026677                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67159.026677                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67159.026677                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67159.026677                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102731.721035                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102731.721035                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14806                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       233591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          233591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9470                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9470                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    684920000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    684920000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       243061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       243061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038961                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038961                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72325.237592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72325.237592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1401                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1401                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8069                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8069                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    588146000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    588146000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91328500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91328500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033197                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033197                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72889.577395                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72889.577395                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194730.277186                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194730.277186                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147265                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147265                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12282                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12282                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    756276500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    756276500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159547                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159547                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.076980                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.076980                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61576.005537                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61576.005537                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5844                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5844                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6438                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6438                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    386130000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    386130000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59976.700839                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59976.700839                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5011                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5011                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          305                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          305                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23719000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23719000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.057374                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057374                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77767.213115                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77767.213115                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          305                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          305                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23414000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23414000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.057374                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057374                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76767.213115                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76767.213115                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5197                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5197                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5197                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5197                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6662250000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              362841                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14806                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.506349                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          622                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            841048                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           841048                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2876382795000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 280452                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   280452                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1770.02                       # Real time elapsed on the host
host_tick_rate                              185191731                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   496407704                       # Number of instructions simulated
sim_ops                                     496407704                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.327794                       # Number of seconds simulated
sim_ticks                                327793874500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             19.530624                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                29415636                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            150612881                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2113                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1998276                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         153000991                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           11113153                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        87464365                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         76351212                       # Number of indirect misses.
system.cpu.branchPred.lookups               165549431                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 5554368                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        58838                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   490194292                       # Number of instructions committed
system.cpu.committedOps                     490194292                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.336941                       # CPI: cycles per instruction
system.cpu.discardedOps                      22587746                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                171585919                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    174423483                       # DTB hits
system.cpu.dtb.data_misses                       2178                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                113857531                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    115414464                       # DTB read hits
system.cpu.dtb.read_misses                        739                       # DTB read misses
system.cpu.dtb.write_accesses                57728388                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    59009019                       # DTB write hits
system.cpu.dtb.write_misses                      1439                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1545                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          282827028                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         127559592                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         64909184                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        76374908                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.747976                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               145756301                       # ITB accesses
system.cpu.itb.fetch_acv                          153                       # ITB acv
system.cpu.itb.fetch_hits                   145756013                       # ITB hits
system.cpu.itb.fetch_misses                       288                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    27      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 14001      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::rdps                     921      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::rti                     2175      0.04%      0.31% # number of callpals executed
system.cpu.kern.callpal::callsys                 1109      0.02%      0.33% # number of callpals executed
system.cpu.kern.callpal::rdunique             5440124     99.67%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                5458358                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    5460679                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      150                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     5962     36.00%     36.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      50      0.30%     36.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     336      2.03%     38.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10214     61.67%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                16562                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5961     48.43%     48.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       50      0.41%     48.84% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      336      2.73%     51.57% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5961     48.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 12308                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             320111004000     97.66%     97.66% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                95925000      0.03%     97.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               351581000      0.11%     97.80% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7221902500      2.20%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         327780412500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999832                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.583611                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.743147                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2100                      
system.cpu.kern.mode_good::user                  2099                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch::kernel              2200                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2099                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.954545                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.976517                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        30767145500      9.39%      9.39% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         296971875000     90.60%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             41392000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       27                       # number of times the context was actually changed
system.cpu.numCycles                        655360800                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       150                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            22524086      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               273166948     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13692      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1339      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              129928437     26.51%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              59010091     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               600      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              582      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              5548509      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                490194292                       # Class of committed instruction
system.cpu.quiesceCycles                       226949                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       578985892                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4788224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 583                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        586                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          142                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       706269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1412287                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        74971                       # number of demand (read+write) misses
system.iocache.demand_misses::total             74971                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        74971                       # number of overall misses
system.iocache.overall_misses::total            74971                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8836593598                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8836593598                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8836593598                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8836593598                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        74971                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           74971                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        74971                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          74971                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117866.823145                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117866.823145                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117866.823145                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117866.823145                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           427                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   12                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    35.583333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          74816                       # number of writebacks
system.iocache.writebacks::total                74816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        74971                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        74971                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        74971                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        74971                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   5083817801                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   5083817801                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   5083817801                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   5083817801                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67810.457390                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67810.457390                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67810.457390                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67810.457390                       # average overall mshr miss latency
system.iocache.replacements                     74971                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          155                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              155                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     19242950                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     19242950                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          155                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            155                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 124148.064516                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124148.064516                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          155                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          155                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     11492950                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     11492950                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 74148.064516                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 74148.064516                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        74816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        74816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8817350648                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8817350648                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        74816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        74816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117853.809987                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117853.809987                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        74816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        74816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   5072324851                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   5072324851                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67797.327457                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67797.327457                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  74987                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                74987                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               674739                       # Number of tag accesses
system.iocache.tags.data_accesses              674739                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 511                       # Transaction distribution
system.membus.trans_dist::ReadResp             513341                       # Transaction distribution
system.membus.trans_dist::WriteReq               1197                       # Transaction distribution
system.membus.trans_dist::WriteResp              1197                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       344648                       # Transaction distribution
system.membus.trans_dist::WritebackClean       230235                       # Transaction distribution
system.membus.trans_dist::CleanEvict           131135                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq            118372                       # Transaction distribution
system.membus.trans_dist::ReadExResp           118372                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         230235                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        282595                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         74816                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       149956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       149956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       690705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       690705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1202446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1205862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2046523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4789120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4789120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     29470080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     29470080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5414                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     42921216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     42926630                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                77185830                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              141                       # Total snoops (count)
system.membus.snoopTraffic                       9024                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            707736                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000201                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014163                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  707594     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     142      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              707736                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3479000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3794877753                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             828700                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2158045000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1228090750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       14735040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       25651968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40387904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     14735040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14735040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22057472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22057472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          230235                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          400812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              631061                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       344648                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             344648                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          44952152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          78256398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             123211283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     44952152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         44952152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       67290678                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67290678                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       67290678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         44952152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         78256398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            190501961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    573682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    217926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    389996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000621358500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34566                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34566                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1757745                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             541244                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      631061                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     574883                       # Number of write requests accepted
system.mem_ctrls.readBursts                    631061                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   574883                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  23125                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1201                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             33970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             30499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             34130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             44141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             26006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             37671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             35169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             36881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            44103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            62828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            43082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            50780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            34387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            35022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             33942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             37503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             36620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             40367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             37138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            39881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            51324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            37889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            45825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            29160                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9395180500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3039680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20793980500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15454.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34204.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       241                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   360416                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  395887                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                631061                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               574883                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  551292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  31050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  31759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  32633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  34739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  34364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  34476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  34480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  34777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  35340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    802                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       425325                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    177.803609                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.014546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   211.787879                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       216389     50.88%     50.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       123483     29.03%     79.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        38640      9.08%     88.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15376      3.62%     92.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7853      1.85%     94.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4166      0.98%     95.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2716      0.64%     96.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1959      0.46%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14743      3.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       425325                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.587687                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.647575                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4405     12.74%     12.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3643     10.54%     23.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         20735     59.99%     83.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          3878     11.22%     94.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1404      4.06%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           362      1.05%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            89      0.26%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            29      0.08%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             7      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             6      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34566                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.596829                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.503319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.909570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         33996     98.35%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           423      1.22%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            49      0.14%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            13      0.04%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            14      0.04%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             8      0.02%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             3      0.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             3      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             7      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             6      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             7      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             3      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             1      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             5      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83            11      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-179            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34566                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               38907904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1480000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36715904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40387904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             36792512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       118.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    123.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  327790794000                       # Total gap between requests
system.mem_ctrls.avgGap                     271812.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     13947264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     24959744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36715904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 42548885.397185780108                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 76144632.165785014629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2733.425087234203                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112009121.756788641214                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       230235                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       400812                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           14                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       574883                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   7574784250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13218036000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1160250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7755076225000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32900.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32978.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     82875.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13489833.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1844897460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            980597640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2472260700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1630305180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     25875729360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     102884504670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      39233264640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       174921559650                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.632790                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 101039259250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10945740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 215808875250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1191880200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            633510735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1868402340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1364335740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     25875729360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      62987230410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      72830969280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       166752058065                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.710110                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 188702346750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10945740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 128145787750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  666                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 666                       # Transaction distribution
system.iobus.trans_dist::WriteReq               76013                       # Transaction distribution
system.iobus.trans_dist::WriteResp              76013                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          972                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       149942                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       149942                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  153358                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1350                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5414                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4789464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4789464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4794878                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1100000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            75126000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2219000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           390718598                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2340500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 300                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           150                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283790.261904                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          150    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             150                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    327673874500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    120000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    148937271                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        148937271                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    148937271                       # number of overall hits
system.cpu.icache.overall_hits::total       148937271                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       230234                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         230234                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       230234                       # number of overall misses
system.cpu.icache.overall_misses::total        230234                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  15283734000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15283734000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  15283734000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15283734000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    149167505                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    149167505                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    149167505                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    149167505                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001543                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001543                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001543                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001543                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66383.479417                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66383.479417                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66383.479417                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66383.479417                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       230235                       # number of writebacks
system.cpu.icache.writebacks::total            230235                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       230234                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       230234                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       230234                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       230234                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  15053499000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  15053499000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  15053499000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  15053499000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001543                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001543                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001543                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001543                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65383.475073                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65383.475073                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65383.475073                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65383.475073                       # average overall mshr miss latency
system.cpu.icache.replacements                 230235                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    148937271                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       148937271                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       230234                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        230234                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  15283734000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15283734000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    149167505                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    149167505                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001543                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001543                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66383.479417                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66383.479417                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       230234                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       230234                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  15053499000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  15053499000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001543                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001543                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65383.475073                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65383.475073                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           149176176                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            230747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            646.492375                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          316                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         298565245                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        298565245                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    156977523                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        156977523                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    156977523                       # number of overall hits
system.cpu.dcache.overall_hits::total       156977523                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       497748                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         497748                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       497748                       # number of overall misses
system.cpu.dcache.overall_misses::total        497748                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32115543000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32115543000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32115543000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32115543000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    157475271                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    157475271                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    157475271                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    157475271                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003161                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003161                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003161                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003161                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64521.691699                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64521.691699                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64521.691699                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64521.691699                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       269832                       # number of writebacks
system.cpu.dcache.writebacks::total            269832                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        99734                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        99734                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        99734                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        99734                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       398014                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       398014                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       398014                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       398014                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1708                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1708                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25607970000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25607970000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25607970000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25607970000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     79700500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79700500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002527                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002527                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002527                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002527                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64339.369972                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64339.369972                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64339.369972                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64339.369972                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 46663.056206                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 46663.056206                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 400812                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    109094645                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       109094645                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       280114                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        280114                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  19007634000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19007634000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    109374759                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    109374759                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002561                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002561                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67856.779740                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67856.779740                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          482                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          482                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       279632                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       279632                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          511                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          511                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18694556000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18694556000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     79700500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79700500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002557                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002557                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66854.136866                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66854.136866                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 155969.667319                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 155969.667319                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     47882878                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       47882878                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       217634                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       217634                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13107909000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13107909000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     48100512                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     48100512                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004525                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004525                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60229.141586                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60229.141586                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        99252                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        99252                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       118382                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       118382                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1197                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1197                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6913414000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6913414000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002461                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002461                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58399.199203                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58399.199203                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     10899944                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     10899944                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2815                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2815                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    221700500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    221700500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     10902759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     10902759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000258                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000258                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78756.838366                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78756.838366                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2808                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2808                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    218479000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    218479000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000258                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000258                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77805.911681                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77805.911681                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     10902727                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     10902727                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     10902727                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     10902727                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 327793874500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           179253680                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            401836                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            446.086662                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          205                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          508                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          288                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         358962326                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        358962326                       # Number of data accesses

---------- End Simulation Statistics   ----------
