{
	"cts__timing__setup__tns__pre_repair": -3401.13,
	"cts__timing__setup__ws__pre_repair": -32.633,
	"cts__clock__skew__setup__pre_repair": 0,
	"cts__clock__skew__hold__pre_repair": 0,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.858159,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.927291,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 265,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.00195774,
	"cts__power__switching__total__pre_repair": 0.000920852,
	"cts__power__leakage__total__pre_repair": 9.91902e-08,
	"cts__power__total__pre_repair": 0.00287869,
	"cts__design__io__pre_repair": 528,
	"cts__design__die__area__pre_repair": 1866.24,
	"cts__design__core__area__pre_repair": 1684.28,
	"cts__design__instance__count__pre_repair": 1445,
	"cts__design__instance__area__pre_repair": 163.777,
	"cts__design__instance__count__stdcell__pre_repair": 1445,
	"cts__design__instance__area__stdcell__pre_repair": 163.777,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.0972386,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.0972386,
	"cts__timing__setup__tns__post_repair": -3401.13,
	"cts__timing__setup__ws__post_repair": -32.633,
	"cts__clock__skew__setup__post_repair": 0,
	"cts__clock__skew__hold__post_repair": 0,
	"cts__timing__drv__max_slew_limit__post_repair": 0.858159,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.927291,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 265,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.00195774,
	"cts__power__switching__total__post_repair": 0.000920852,
	"cts__power__leakage__total__post_repair": 9.91902e-08,
	"cts__power__total__post_repair": 0.00287869,
	"cts__design__io__post_repair": 528,
	"cts__design__die__area__post_repair": 1866.24,
	"cts__design__core__area__post_repair": 1684.28,
	"cts__design__instance__count__post_repair": 1445,
	"cts__design__instance__area__post_repair": 163.777,
	"cts__design__instance__count__stdcell__post_repair": 1445,
	"cts__design__instance__area__stdcell__post_repair": 163.777,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.0972386,
	"cts__design__instance__utilization__stdcell__post_repair": 0.0972386,
	"cts__design__instance__displacement__total": 8.114,
	"cts__design__instance__displacement__mean": 0.005,
	"cts__design__instance__displacement__max": 1.296,
	"cts__route__wirelength__estimated": 12004.1,
	"cts__design__instance__count__setup_buffer": 1,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 11.977,
	"cts__design__instance__displacement__mean": 0.008,
	"cts__design__instance__displacement__max": 1.08,
	"cts__route__wirelength__estimated": 12013.3,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -3491.51,
	"cts__timing__setup__ws": -25.0323,
	"cts__clock__skew__setup": 0,
	"cts__clock__skew__hold": 0,
	"cts__timing__drv__max_slew_limit": 0.855312,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.925581,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 265,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.00196043,
	"cts__power__switching__total": 0.000923969,
	"cts__power__leakage__total": 1.02443e-07,
	"cts__power__total": 0.0028845,
	"cts__design__io": 528,
	"cts__design__die__area": 1866.24,
	"cts__design__core__area": 1684.28,
	"cts__design__instance__count": 1446,
	"cts__design__instance__area": 166.474,
	"cts__design__instance__count__stdcell": 1446,
	"cts__design__instance__area__stdcell": 166.474,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.09884,
	"cts__design__instance__utilization__stdcell": 0.09884
}