// Seed: 3614167938
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always id_6 = 1;
  tri0 id_7, id_8 = 1;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3[1] = 1;
  assign id_4 = 1'd0;
  wire id_11, id_12;
  module_0(
      id_11, id_11, id_11, id_5, id_6, id_12
  ); id_13(
      id_7, id_2, id_8, id_7, 1, id_7, id_6
  );
  always begin
    id_2 = id_5 || 1;
  end
endmodule
