$date
	Thu Oct 10 13:09:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 8 ! dataout [7:0] $end
$var reg 1 " clock $end
$var reg 8 # datain [7:0] $end
$var reg 1 $ enable $end
$var reg 1 % pop $end
$var reg 1 & push $end
$var reg 1 ' reset $end
$scope module buffer $end
$var wire 1 " clock $end
$var wire 8 ( datain [7:0] $end
$var wire 1 $ enable $end
$var wire 1 % pop $end
$var wire 1 & push $end
$var wire 1 ' reset $end
$var reg 8 ) dataout [7:0] $end
$var reg 4 * head [3:0] $end
$var reg 4 + tail [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
b0 *
bx )
b0 (
1'
0&
0%
0$
b0 #
1"
bx !
$end
#10
0"
#20
1"
1$
0'
#30
0"
#40
b1 *
1"
b1010 #
b1010 (
1&
#50
0"
#60
b10 *
1"
b10100 #
b10100 (
#70
0"
#80
b11 *
1"
b11110 #
b11110 (
#90
0"
#100
b1010 !
b1010 )
b1 +
1"
b0 #
b0 (
1%
0&
#110
0"
#120
b10100 !
b10100 )
b10 +
1"
#130
0"
#140
b100 *
1"
b101000 #
b101000 (
0%
1&
#150
0"
#160
b101 *
1"
b110010 #
b110010 (
#170
0"
#180
b11110 !
b11110 )
b11 +
1"
0&
1%
#190
0"
#200
b101000 !
b101000 )
b100 +
1"
#210
0"
#220
b110010 !
b110010 )
b101 +
1"
#230
0"
#240
1"
0%
#250
0"
#260
b110 *
1"
b1 #
b1 (
1&
#270
0"
#280
b111 *
1"
b10 #
b10 (
#290
0"
#300
b1000 *
1"
b11 #
b11 (
#310
0"
#320
b1001 *
1"
b100 #
b100 (
#330
0"
#340
b0 *
1"
b101 #
b101 (
#350
0"
#360
b1 *
1"
b110 #
b110 (
#370
0"
#380
b10 *
1"
b111 #
b111 (
#390
0"
#400
b11 *
1"
b1000 #
b1000 (
#410
0"
#420
b100 *
1"
b1001 #
b1001 (
#430
0"
#440
b101 *
1"
b1010 #
b1010 (
#450
0"
#460
b1 !
b1 )
b110 +
1"
b0 #
b0 (
1%
0&
#470
0"
#480
b10 !
b10 )
b111 +
1"
#490
0"
#500
b11 !
b11 )
b1000 +
1"
#510
0"
#520
b100 !
b100 )
b1001 +
1"
#530
0"
#540
b101 !
b101 )
b0 +
1"
#550
0"
#560
b110 !
b110 )
b1 +
1"
#570
0"
#580
b111 !
b111 )
b10 +
1"
#590
0"
#600
b1000 !
b1000 )
b11 +
1"
#610
0"
#620
b1001 !
b1001 )
b100 +
1"
#630
0"
#640
1"
0%
#650
0"
#660
1"
