# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do Lab_5_run_msim_gate_systemverilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {Lab_5.svo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:38 on Sep 27,2018
# vlog -reportprogress 300 -sv -work work "+incdir+." Lab_5.svo 
# -- Compiling module controlPintado
# 
# Top level modules:
# 	controlPintado
# End time: 22:10:38 on Sep 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
