// Seed: 2371065401
macromodule module_0 (
    input tri1 id_0,
    input tri  id_1,
    input wand id_2
);
  assign {1, 1, 1 <-> 1, id_1} = 1;
  supply1 id_4;
  assign id_4 = 1;
  wire id_5;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    input tri0 id_2,
    output tri0 id_3,
    output wire id_4,
    input wire id_5,
    output wand id_6,
    output tri0 id_7,
    input tri1 id_8,
    output tri id_9,
    input tri0 id_10,
    input supply1 id_11
);
  tri0 id_13;
  assign id_13 = id_0;
  module_0(
      id_11, id_5, id_8
  );
endmodule
