<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/root/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/crossbeam-utils-0.8.21/src/cache_padded.rs`."><title>cache_padded.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-069232aa.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="crossbeam_utils" data-themes="" data-resource-suffix="" data-rustdoc-version="1.91.0-nightly (2fd855fbf 2025-08-07)" data-channel="nightly" data-search-js="search-fa3e91e5.js" data-settings-js="settings-5514c975.js" ><script src="../../static.files/storage-68b7e25d.js"></script><script defer src="../../static.files/src-script-813739b1.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-eebb9057.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">crossbeam_utils/</div>cache_padded.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="kw">use </span>core::fmt;
<a href=#2 id=2 data-nosnippet>2</a><span class="kw">use </span>core::ops::{Deref, DerefMut};
<a href=#3 id=3 data-nosnippet>3</a>
<a href=#4 id=4 data-nosnippet>4</a><span class="doccomment">/// Pads and aligns a value to the length of a cache line.
<a href=#5 id=5 data-nosnippet>5</a>///
<a href=#6 id=6 data-nosnippet>6</a>/// In concurrent programming, sometimes it is desirable to make sure commonly accessed pieces of
<a href=#7 id=7 data-nosnippet>7</a>/// data are not placed into the same cache line. Updating an atomic value invalidates the whole
<a href=#8 id=8 data-nosnippet>8</a>/// cache line it belongs to, which makes the next access to the same cache line slower for other
<a href=#9 id=9 data-nosnippet>9</a>/// CPU cores. Use `CachePadded` to ensure updating one piece of data doesn't invalidate other
<a href=#10 id=10 data-nosnippet>10</a>/// cached data.
<a href=#11 id=11 data-nosnippet>11</a>///
<a href=#12 id=12 data-nosnippet>12</a>/// # Size and alignment
<a href=#13 id=13 data-nosnippet>13</a>///
<a href=#14 id=14 data-nosnippet>14</a>/// Cache lines are assumed to be N bytes long, depending on the architecture:
<a href=#15 id=15 data-nosnippet>15</a>///
<a href=#16 id=16 data-nosnippet>16</a>/// * On x86-64, aarch64, and powerpc64, N = 128.
<a href=#17 id=17 data-nosnippet>17</a>/// * On arm, mips, mips64, sparc, and hexagon, N = 32.
<a href=#18 id=18 data-nosnippet>18</a>/// * On m68k, N = 16.
<a href=#19 id=19 data-nosnippet>19</a>/// * On s390x, N = 256.
<a href=#20 id=20 data-nosnippet>20</a>/// * On all others, N = 64.
<a href=#21 id=21 data-nosnippet>21</a>///
<a href=#22 id=22 data-nosnippet>22</a>/// Note that N is just a reasonable guess and is not guaranteed to match the actual cache line
<a href=#23 id=23 data-nosnippet>23</a>/// length of the machine the program is running on. On modern Intel architectures, spatial
<a href=#24 id=24 data-nosnippet>24</a>/// prefetcher is pulling pairs of 64-byte cache lines at a time, so we pessimistically assume that
<a href=#25 id=25 data-nosnippet>25</a>/// cache lines are 128 bytes long.
<a href=#26 id=26 data-nosnippet>26</a>///
<a href=#27 id=27 data-nosnippet>27</a>/// The size of `CachePadded&lt;T&gt;` is the smallest multiple of N bytes large enough to accommodate
<a href=#28 id=28 data-nosnippet>28</a>/// a value of type `T`.
<a href=#29 id=29 data-nosnippet>29</a>///
<a href=#30 id=30 data-nosnippet>30</a>/// The alignment of `CachePadded&lt;T&gt;` is the maximum of N bytes and the alignment of `T`.
<a href=#31 id=31 data-nosnippet>31</a>///
<a href=#32 id=32 data-nosnippet>32</a>/// # Examples
<a href=#33 id=33 data-nosnippet>33</a>///
<a href=#34 id=34 data-nosnippet>34</a>/// Alignment and padding:
<a href=#35 id=35 data-nosnippet>35</a>///
<a href=#36 id=36 data-nosnippet>36</a>/// ```
<a href=#37 id=37 data-nosnippet>37</a>/// use crossbeam_utils::CachePadded;
<a href=#38 id=38 data-nosnippet>38</a>///
<a href=#39 id=39 data-nosnippet>39</a>/// let array = [CachePadded::new(1i8), CachePadded::new(2i8)];
<a href=#40 id=40 data-nosnippet>40</a>/// let addr1 = &amp;*array[0] as *const i8 as usize;
<a href=#41 id=41 data-nosnippet>41</a>/// let addr2 = &amp;*array[1] as *const i8 as usize;
<a href=#42 id=42 data-nosnippet>42</a>///
<a href=#43 id=43 data-nosnippet>43</a>/// assert!(addr2 - addr1 &gt;= 32);
<a href=#44 id=44 data-nosnippet>44</a>/// assert_eq!(addr1 % 32, 0);
<a href=#45 id=45 data-nosnippet>45</a>/// assert_eq!(addr2 % 32, 0);
<a href=#46 id=46 data-nosnippet>46</a>/// ```
<a href=#47 id=47 data-nosnippet>47</a>///
<a href=#48 id=48 data-nosnippet>48</a>/// When building a concurrent queue with a head and a tail index, it is wise to place them in
<a href=#49 id=49 data-nosnippet>49</a>/// different cache lines so that concurrent threads pushing and popping elements don't invalidate
<a href=#50 id=50 data-nosnippet>50</a>/// each other's cache lines:
<a href=#51 id=51 data-nosnippet>51</a>///
<a href=#52 id=52 data-nosnippet>52</a>/// ```
<a href=#53 id=53 data-nosnippet>53</a>/// use crossbeam_utils::CachePadded;
<a href=#54 id=54 data-nosnippet>54</a>/// use std::sync::atomic::AtomicUsize;
<a href=#55 id=55 data-nosnippet>55</a>///
<a href=#56 id=56 data-nosnippet>56</a>/// struct Queue&lt;T&gt; {
<a href=#57 id=57 data-nosnippet>57</a>///     head: CachePadded&lt;AtomicUsize&gt;,
<a href=#58 id=58 data-nosnippet>58</a>///     tail: CachePadded&lt;AtomicUsize&gt;,
<a href=#59 id=59 data-nosnippet>59</a>///     buffer: *mut T,
<a href=#60 id=60 data-nosnippet>60</a>/// }
<a href=#61 id=61 data-nosnippet>61</a>/// ```
<a href=#62 id=62 data-nosnippet>62</a></span><span class="attr">#[derive(Clone, Copy, Default, Hash, PartialEq, Eq)]
<a href=#63 id=63 data-nosnippet>63</a></span><span class="comment">// Starting from Intel's Sandy Bridge, spatial prefetcher is now pulling pairs of 64-byte cache
<a href=#64 id=64 data-nosnippet>64</a>// lines at a time, so we have to align to 128 bytes rather than 64.
<a href=#65 id=65 data-nosnippet>65</a>//
<a href=#66 id=66 data-nosnippet>66</a>// Sources:
<a href=#67 id=67 data-nosnippet>67</a>// - https://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-optimization-manual.pdf
<a href=#68 id=68 data-nosnippet>68</a>// - https://github.com/facebook/folly/blob/1b5288e6eea6df074758f877c849b6e73bbb9fbb/folly/lang/Align.h#L107
<a href=#69 id=69 data-nosnippet>69</a>//
<a href=#70 id=70 data-nosnippet>70</a>// aarch64/arm64ec's big.LITTLE architecture has asymmetric cores and "big" cores have 128-byte cache line size.
<a href=#71 id=71 data-nosnippet>71</a>//
<a href=#72 id=72 data-nosnippet>72</a>// Sources:
<a href=#73 id=73 data-nosnippet>73</a>// - https://www.mono-project.com/news/2016/09/12/arm64-icache/
<a href=#74 id=74 data-nosnippet>74</a>//
<a href=#75 id=75 data-nosnippet>75</a>// powerpc64 has 128-byte cache line size.
<a href=#76 id=76 data-nosnippet>76</a>//
<a href=#77 id=77 data-nosnippet>77</a>// Sources:
<a href=#78 id=78 data-nosnippet>78</a>// - https://github.com/golang/go/blob/3dd58676054223962cd915bb0934d1f9f489d4d2/src/internal/cpu/cpu_ppc64x.go#L9
<a href=#79 id=79 data-nosnippet>79</a>// - https://github.com/torvalds/linux/blob/3516bd729358a2a9b090c1905bd2a3fa926e24c6/arch/powerpc/include/asm/cache.h#L26
<a href=#80 id=80 data-nosnippet>80</a></span><span class="attr">#[cfg_attr(
<a href=#81 id=81 data-nosnippet>81</a>    any(
<a href=#82 id=82 data-nosnippet>82</a>        target_arch = <span class="string">"x86_64"</span>,
<a href=#83 id=83 data-nosnippet>83</a>        target_arch = <span class="string">"aarch64"</span>,
<a href=#84 id=84 data-nosnippet>84</a>        target_arch = <span class="string">"arm64ec"</span>,
<a href=#85 id=85 data-nosnippet>85</a>        target_arch = <span class="string">"powerpc64"</span>,
<a href=#86 id=86 data-nosnippet>86</a>    ),
<a href=#87 id=87 data-nosnippet>87</a>    repr(align(<span class="number">128</span>))
<a href=#88 id=88 data-nosnippet>88</a>)]
<a href=#89 id=89 data-nosnippet>89</a></span><span class="comment">// arm, mips, mips64, sparc, and hexagon have 32-byte cache line size.
<a href=#90 id=90 data-nosnippet>90</a>//
<a href=#91 id=91 data-nosnippet>91</a>// Sources:
<a href=#92 id=92 data-nosnippet>92</a>// - https://github.com/golang/go/blob/3dd58676054223962cd915bb0934d1f9f489d4d2/src/internal/cpu/cpu_arm.go#L7
<a href=#93 id=93 data-nosnippet>93</a>// - https://github.com/golang/go/blob/3dd58676054223962cd915bb0934d1f9f489d4d2/src/internal/cpu/cpu_mips.go#L7
<a href=#94 id=94 data-nosnippet>94</a>// - https://github.com/golang/go/blob/3dd58676054223962cd915bb0934d1f9f489d4d2/src/internal/cpu/cpu_mipsle.go#L7
<a href=#95 id=95 data-nosnippet>95</a>// - https://github.com/golang/go/blob/3dd58676054223962cd915bb0934d1f9f489d4d2/src/internal/cpu/cpu_mips64x.go#L9
<a href=#96 id=96 data-nosnippet>96</a>// - https://github.com/torvalds/linux/blob/3516bd729358a2a9b090c1905bd2a3fa926e24c6/arch/sparc/include/asm/cache.h#L17
<a href=#97 id=97 data-nosnippet>97</a>// - https://github.com/torvalds/linux/blob/3516bd729358a2a9b090c1905bd2a3fa926e24c6/arch/hexagon/include/asm/cache.h#L12
<a href=#98 id=98 data-nosnippet>98</a></span><span class="attr">#[cfg_attr(
<a href=#99 id=99 data-nosnippet>99</a>    any(
<a href=#100 id=100 data-nosnippet>100</a>        target_arch = <span class="string">"arm"</span>,
<a href=#101 id=101 data-nosnippet>101</a>        target_arch = <span class="string">"mips"</span>,
<a href=#102 id=102 data-nosnippet>102</a>        target_arch = <span class="string">"mips32r6"</span>,
<a href=#103 id=103 data-nosnippet>103</a>        target_arch = <span class="string">"mips64"</span>,
<a href=#104 id=104 data-nosnippet>104</a>        target_arch = <span class="string">"mips64r6"</span>,
<a href=#105 id=105 data-nosnippet>105</a>        target_arch = <span class="string">"sparc"</span>,
<a href=#106 id=106 data-nosnippet>106</a>        target_arch = <span class="string">"hexagon"</span>,
<a href=#107 id=107 data-nosnippet>107</a>    ),
<a href=#108 id=108 data-nosnippet>108</a>    repr(align(<span class="number">32</span>))
<a href=#109 id=109 data-nosnippet>109</a>)]
<a href=#110 id=110 data-nosnippet>110</a></span><span class="comment">// m68k has 16-byte cache line size.
<a href=#111 id=111 data-nosnippet>111</a>//
<a href=#112 id=112 data-nosnippet>112</a>// Sources:
<a href=#113 id=113 data-nosnippet>113</a>// - https://github.com/torvalds/linux/blob/3516bd729358a2a9b090c1905bd2a3fa926e24c6/arch/m68k/include/asm/cache.h#L9
<a href=#114 id=114 data-nosnippet>114</a></span><span class="attr">#[cfg_attr(target_arch = <span class="string">"m68k"</span>, repr(align(<span class="number">16</span>)))]
<a href=#115 id=115 data-nosnippet>115</a></span><span class="comment">// s390x has 256-byte cache line size.
<a href=#116 id=116 data-nosnippet>116</a>//
<a href=#117 id=117 data-nosnippet>117</a>// Sources:
<a href=#118 id=118 data-nosnippet>118</a>// - https://github.com/golang/go/blob/3dd58676054223962cd915bb0934d1f9f489d4d2/src/internal/cpu/cpu_s390x.go#L7
<a href=#119 id=119 data-nosnippet>119</a>// - https://github.com/torvalds/linux/blob/3516bd729358a2a9b090c1905bd2a3fa926e24c6/arch/s390/include/asm/cache.h#L13
<a href=#120 id=120 data-nosnippet>120</a></span><span class="attr">#[cfg_attr(target_arch = <span class="string">"s390x"</span>, repr(align(<span class="number">256</span>)))]
<a href=#121 id=121 data-nosnippet>121</a></span><span class="comment">// x86, wasm, riscv, and sparc64 have 64-byte cache line size.
<a href=#122 id=122 data-nosnippet>122</a>//
<a href=#123 id=123 data-nosnippet>123</a>// Sources:
<a href=#124 id=124 data-nosnippet>124</a>// - https://github.com/golang/go/blob/dda2991c2ea0c5914714469c4defc2562a907230/src/internal/cpu/cpu_x86.go#L9
<a href=#125 id=125 data-nosnippet>125</a>// - https://github.com/golang/go/blob/3dd58676054223962cd915bb0934d1f9f489d4d2/src/internal/cpu/cpu_wasm.go#L7
<a href=#126 id=126 data-nosnippet>126</a>// - https://github.com/torvalds/linux/blob/3516bd729358a2a9b090c1905bd2a3fa926e24c6/arch/riscv/include/asm/cache.h#L10
<a href=#127 id=127 data-nosnippet>127</a>// - https://github.com/torvalds/linux/blob/3516bd729358a2a9b090c1905bd2a3fa926e24c6/arch/sparc/include/asm/cache.h#L19
<a href=#128 id=128 data-nosnippet>128</a>//
<a href=#129 id=129 data-nosnippet>129</a>// All others are assumed to have 64-byte cache line size.
<a href=#130 id=130 data-nosnippet>130</a></span><span class="attr">#[cfg_attr(
<a href=#131 id=131 data-nosnippet>131</a>    not(any(
<a href=#132 id=132 data-nosnippet>132</a>        target_arch = <span class="string">"x86_64"</span>,
<a href=#133 id=133 data-nosnippet>133</a>        target_arch = <span class="string">"aarch64"</span>,
<a href=#134 id=134 data-nosnippet>134</a>        target_arch = <span class="string">"arm64ec"</span>,
<a href=#135 id=135 data-nosnippet>135</a>        target_arch = <span class="string">"powerpc64"</span>,
<a href=#136 id=136 data-nosnippet>136</a>        target_arch = <span class="string">"arm"</span>,
<a href=#137 id=137 data-nosnippet>137</a>        target_arch = <span class="string">"mips"</span>,
<a href=#138 id=138 data-nosnippet>138</a>        target_arch = <span class="string">"mips32r6"</span>,
<a href=#139 id=139 data-nosnippet>139</a>        target_arch = <span class="string">"mips64"</span>,
<a href=#140 id=140 data-nosnippet>140</a>        target_arch = <span class="string">"mips64r6"</span>,
<a href=#141 id=141 data-nosnippet>141</a>        target_arch = <span class="string">"sparc"</span>,
<a href=#142 id=142 data-nosnippet>142</a>        target_arch = <span class="string">"hexagon"</span>,
<a href=#143 id=143 data-nosnippet>143</a>        target_arch = <span class="string">"m68k"</span>,
<a href=#144 id=144 data-nosnippet>144</a>        target_arch = <span class="string">"s390x"</span>,
<a href=#145 id=145 data-nosnippet>145</a>    )),
<a href=#146 id=146 data-nosnippet>146</a>    repr(align(<span class="number">64</span>))
<a href=#147 id=147 data-nosnippet>147</a>)]
<a href=#148 id=148 data-nosnippet>148</a></span><span class="kw">pub struct </span>CachePadded&lt;T&gt; {
<a href=#149 id=149 data-nosnippet>149</a>    value: T,
<a href=#150 id=150 data-nosnippet>150</a>}
<a href=#151 id=151 data-nosnippet>151</a>
<a href=#152 id=152 data-nosnippet>152</a><span class="kw">unsafe impl</span>&lt;T: Send&gt; Send <span class="kw">for </span>CachePadded&lt;T&gt; {}
<a href=#153 id=153 data-nosnippet>153</a><span class="kw">unsafe impl</span>&lt;T: Sync&gt; Sync <span class="kw">for </span>CachePadded&lt;T&gt; {}
<a href=#154 id=154 data-nosnippet>154</a>
<a href=#155 id=155 data-nosnippet>155</a><span class="kw">impl</span>&lt;T&gt; CachePadded&lt;T&gt; {
<a href=#156 id=156 data-nosnippet>156</a>    <span class="doccomment">/// Pads and aligns a value to the length of a cache line.
<a href=#157 id=157 data-nosnippet>157</a>    ///
<a href=#158 id=158 data-nosnippet>158</a>    /// # Examples
<a href=#159 id=159 data-nosnippet>159</a>    ///
<a href=#160 id=160 data-nosnippet>160</a>    /// ```
<a href=#161 id=161 data-nosnippet>161</a>    /// use crossbeam_utils::CachePadded;
<a href=#162 id=162 data-nosnippet>162</a>    ///
<a href=#163 id=163 data-nosnippet>163</a>    /// let padded_value = CachePadded::new(1);
<a href=#164 id=164 data-nosnippet>164</a>    /// ```
<a href=#165 id=165 data-nosnippet>165</a>    </span><span class="kw">pub const fn </span>new(t: T) -&gt; CachePadded&lt;T&gt; {
<a href=#166 id=166 data-nosnippet>166</a>        CachePadded::&lt;T&gt; { value: t }
<a href=#167 id=167 data-nosnippet>167</a>    }
<a href=#168 id=168 data-nosnippet>168</a>
<a href=#169 id=169 data-nosnippet>169</a>    <span class="doccomment">/// Returns the inner value.
<a href=#170 id=170 data-nosnippet>170</a>    ///
<a href=#171 id=171 data-nosnippet>171</a>    /// # Examples
<a href=#172 id=172 data-nosnippet>172</a>    ///
<a href=#173 id=173 data-nosnippet>173</a>    /// ```
<a href=#174 id=174 data-nosnippet>174</a>    /// use crossbeam_utils::CachePadded;
<a href=#175 id=175 data-nosnippet>175</a>    ///
<a href=#176 id=176 data-nosnippet>176</a>    /// let padded_value = CachePadded::new(7);
<a href=#177 id=177 data-nosnippet>177</a>    /// let value = padded_value.into_inner();
<a href=#178 id=178 data-nosnippet>178</a>    /// assert_eq!(value, 7);
<a href=#179 id=179 data-nosnippet>179</a>    /// ```
<a href=#180 id=180 data-nosnippet>180</a>    </span><span class="kw">pub fn </span>into_inner(<span class="self">self</span>) -&gt; T {
<a href=#181 id=181 data-nosnippet>181</a>        <span class="self">self</span>.value
<a href=#182 id=182 data-nosnippet>182</a>    }
<a href=#183 id=183 data-nosnippet>183</a>}
<a href=#184 id=184 data-nosnippet>184</a>
<a href=#185 id=185 data-nosnippet>185</a><span class="kw">impl</span>&lt;T&gt; Deref <span class="kw">for </span>CachePadded&lt;T&gt; {
<a href=#186 id=186 data-nosnippet>186</a>    <span class="kw">type </span>Target = T;
<a href=#187 id=187 data-nosnippet>187</a>
<a href=#188 id=188 data-nosnippet>188</a>    <span class="kw">fn </span>deref(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>T {
<a href=#189 id=189 data-nosnippet>189</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.value
<a href=#190 id=190 data-nosnippet>190</a>    }
<a href=#191 id=191 data-nosnippet>191</a>}
<a href=#192 id=192 data-nosnippet>192</a>
<a href=#193 id=193 data-nosnippet>193</a><span class="kw">impl</span>&lt;T&gt; DerefMut <span class="kw">for </span>CachePadded&lt;T&gt; {
<a href=#194 id=194 data-nosnippet>194</a>    <span class="kw">fn </span>deref_mut(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;mut </span>T {
<a href=#195 id=195 data-nosnippet>195</a>        <span class="kw-2">&amp;mut </span><span class="self">self</span>.value
<a href=#196 id=196 data-nosnippet>196</a>    }
<a href=#197 id=197 data-nosnippet>197</a>}
<a href=#198 id=198 data-nosnippet>198</a>
<a href=#199 id=199 data-nosnippet>199</a><span class="kw">impl</span>&lt;T: fmt::Debug&gt; fmt::Debug <span class="kw">for </span>CachePadded&lt;T&gt; {
<a href=#200 id=200 data-nosnippet>200</a>    <span class="kw">fn </span>fmt(<span class="kw-2">&amp;</span><span class="self">self</span>, f: <span class="kw-2">&amp;mut </span>fmt::Formatter&lt;<span class="lifetime">'_</span>&gt;) -&gt; fmt::Result {
<a href=#201 id=201 data-nosnippet>201</a>        f.debug_struct(<span class="string">"CachePadded"</span>)
<a href=#202 id=202 data-nosnippet>202</a>            .field(<span class="string">"value"</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.value)
<a href=#203 id=203 data-nosnippet>203</a>            .finish()
<a href=#204 id=204 data-nosnippet>204</a>    }
<a href=#205 id=205 data-nosnippet>205</a>}
<a href=#206 id=206 data-nosnippet>206</a>
<a href=#207 id=207 data-nosnippet>207</a><span class="kw">impl</span>&lt;T&gt; From&lt;T&gt; <span class="kw">for </span>CachePadded&lt;T&gt; {
<a href=#208 id=208 data-nosnippet>208</a>    <span class="kw">fn </span>from(t: T) -&gt; <span class="self">Self </span>{
<a href=#209 id=209 data-nosnippet>209</a>        CachePadded::new(t)
<a href=#210 id=210 data-nosnippet>210</a>    }
<a href=#211 id=211 data-nosnippet>211</a>}
<a href=#212 id=212 data-nosnippet>212</a>
<a href=#213 id=213 data-nosnippet>213</a><span class="kw">impl</span>&lt;T: fmt::Display&gt; fmt::Display <span class="kw">for </span>CachePadded&lt;T&gt; {
<a href=#214 id=214 data-nosnippet>214</a>    <span class="kw">fn </span>fmt(<span class="kw-2">&amp;</span><span class="self">self</span>, f: <span class="kw-2">&amp;mut </span>fmt::Formatter&lt;<span class="lifetime">'_</span>&gt;) -&gt; fmt::Result {
<a href=#215 id=215 data-nosnippet>215</a>        fmt::Display::fmt(<span class="kw-2">&amp;</span><span class="self">self</span>.value, f)
<a href=#216 id=216 data-nosnippet>216</a>    }
<a href=#217 id=217 data-nosnippet>217</a>}</code></pre></div></section></main></body></html>