

================================================================
== Vivado HLS Report for 'Pool'
================================================================
* Date:           Sun Nov  6 12:17:00 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        pool_core
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.570|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   20|    ?|   20|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+------------------+----------------------+-----------+-----------+-----------+----------+
        |                         |         Latency        |       Iteration      |  Initiation Interval  |    Trip   |          |
        |        Loop Name        | min |        max       |        Latency       |  achieved |   target  |   Count   | Pipelined|
        +-------------------------+-----+------------------+----------------------+-----------+-----------+-----------+----------+
        |- Loop 1                 |    0|                 ?| 2 ~ 4471719055057697 |          -|          -| 0 ~ 65535 |    no    |
        | + Loop 1.1              |    0|  4471719055057695|    2 ~ 68234058977   |          -|          -| 0 ~ 65535 |    no    |
        |  ++ Loop 1.1.1          |    0|       68234058975|     10 ~ 1041185     |          -|          -| 0 ~ 65535 |    no    |
        |   +++ Loop 1.1.1.1      |    0|           1041165|       3 ~ 4083       |          -|          -|  0 ~ 255  |    no    |
        |    ++++ Loop 1.1.1.1.1  |    0|              4080|        2 ~ 16        |          -|          -|  0 ~ 255  |    no    |
        +-------------------------+-----+------------------+----------------------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 69
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / (!exitcond1)
22 --> 
	23  / (!exitcond2)
	21  / (exitcond2)
23 --> 
	24  / (!exitcond)
	22  / (exitcond)
24 --> 
	25  / (!exitcond3)
	52  / (exitcond3 & tmp_6)
	62  / (exitcond3 & !tmp_6)
25 --> 
	26  / true
26 --> 
	27  / (!exitcond4 & mode_V_read != 0 & mode_V_read != 3)
	37  / (!exitcond4 & mode_V_read == 0)
	51  / (!exitcond4 & mode_V_read == 3)
	24  / (exitcond4)
27 --> 
	28  / (mode_V_read == 2) | (mode_V_read == 1)
28 --> 
	29  / (mode_V_read == 2) | (mode_V_read == 1)
29 --> 
	30  / (mode_V_read == 2) | (mode_V_read == 1)
30 --> 
	31  / (mode_V_read == 2) | (mode_V_read == 1)
31 --> 
	32  / (mode_V_read == 2) | (mode_V_read == 1)
32 --> 
	33  / (mode_V_read == 2) | (mode_V_read == 1)
33 --> 
	34  / (mode_V_read == 2) | (mode_V_read == 1)
34 --> 
	35  / (mode_V_read == 2) | (mode_V_read == 1)
35 --> 
	36  / (mode_V_read == 2) | (mode_V_read == 1)
36 --> 
	51  / (mode_V_read == 2) | (mode_V_read == 1)
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	26  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	23  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.01>
ST_1 : Operation 70 [1/1] (1.00ns)   --->   "%feature_out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_out)"   --->   Operation 70 'read' 'feature_out_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%feature_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_in)"   --->   Operation 71 'read' 'feature_in_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (1.00ns)   --->   "%mode_V_read = call i2 @_ssdm_op_Read.s_axilite.i2(i2 %mode_V)"   --->   Operation 72 'read' 'mode_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 73 [1/1] (1.00ns)   --->   "%Ky_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Ky_V)"   --->   Operation 73 'read' 'Ky_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 74 [1/1] (1.00ns)   --->   "%Kx_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Kx_V)"   --->   Operation 74 'read' 'Kx_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 75 [1/1] (1.00ns)   --->   "%Win_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Win_V)"   --->   Operation 75 'read' 'Win_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 76 [1/1] (1.00ns)   --->   "%Hin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Hin_V)"   --->   Operation 76 'read' 'Hin_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 77 [1/1] (1.00ns)   --->   "%CHin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %CHin_V)"   --->   Operation 77 'read' 'CHin_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %feature_out_read, i32 2, i32 31)"   --->   Operation 78 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %feature_in_read, i32 2, i32 31)"   --->   Operation 79 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%lhs_V = zext i8 %Kx_V_read to i16" [pool_core/pool_core.cpp:21]   --->   Operation 80 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [20/20] (3.01ns)   --->   "%ret_V_16 = udiv i16 %Win_V_read, %lhs_V" [pool_core/pool_core.cpp:21]   --->   Operation 81 'udiv' 'ret_V_16' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%rhs_V = zext i8 %Ky_V_read to i16"   --->   Operation 82 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [20/20] (3.01ns)   --->   "%tmp_4 = udiv i16 %Hin_V_read, %rhs_V" [pool_core/pool_core.cpp:24]   --->   Operation 83 'udiv' 'tmp_4' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.01>
ST_2 : Operation 84 [19/20] (3.01ns)   --->   "%ret_V_16 = udiv i16 %Win_V_read, %lhs_V" [pool_core/pool_core.cpp:21]   --->   Operation 84 'udiv' 'ret_V_16' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [19/20] (3.01ns)   --->   "%tmp_4 = udiv i16 %Hin_V_read, %rhs_V" [pool_core/pool_core.cpp:24]   --->   Operation 85 'udiv' 'tmp_4' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.01>
ST_3 : Operation 86 [18/20] (3.01ns)   --->   "%ret_V_16 = udiv i16 %Win_V_read, %lhs_V" [pool_core/pool_core.cpp:21]   --->   Operation 86 'udiv' 'ret_V_16' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [18/20] (3.01ns)   --->   "%tmp_4 = udiv i16 %Hin_V_read, %rhs_V" [pool_core/pool_core.cpp:24]   --->   Operation 87 'udiv' 'tmp_4' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.01>
ST_4 : Operation 88 [17/20] (3.01ns)   --->   "%ret_V_16 = udiv i16 %Win_V_read, %lhs_V" [pool_core/pool_core.cpp:21]   --->   Operation 88 'udiv' 'ret_V_16' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [17/20] (3.01ns)   --->   "%tmp_4 = udiv i16 %Hin_V_read, %rhs_V" [pool_core/pool_core.cpp:24]   --->   Operation 89 'udiv' 'tmp_4' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.01>
ST_5 : Operation 90 [16/20] (3.01ns)   --->   "%ret_V_16 = udiv i16 %Win_V_read, %lhs_V" [pool_core/pool_core.cpp:21]   --->   Operation 90 'udiv' 'ret_V_16' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [16/20] (3.01ns)   --->   "%tmp_4 = udiv i16 %Hin_V_read, %rhs_V" [pool_core/pool_core.cpp:24]   --->   Operation 91 'udiv' 'tmp_4' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.01>
ST_6 : Operation 92 [15/20] (3.01ns)   --->   "%ret_V_16 = udiv i16 %Win_V_read, %lhs_V" [pool_core/pool_core.cpp:21]   --->   Operation 92 'udiv' 'ret_V_16' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [15/20] (3.01ns)   --->   "%tmp_4 = udiv i16 %Hin_V_read, %rhs_V" [pool_core/pool_core.cpp:24]   --->   Operation 93 'udiv' 'tmp_4' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.01>
ST_7 : Operation 94 [14/20] (3.01ns)   --->   "%ret_V_16 = udiv i16 %Win_V_read, %lhs_V" [pool_core/pool_core.cpp:21]   --->   Operation 94 'udiv' 'ret_V_16' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [14/20] (3.01ns)   --->   "%tmp_4 = udiv i16 %Hin_V_read, %rhs_V" [pool_core/pool_core.cpp:24]   --->   Operation 95 'udiv' 'tmp_4' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.01>
ST_8 : Operation 96 [13/20] (3.01ns)   --->   "%ret_V_16 = udiv i16 %Win_V_read, %lhs_V" [pool_core/pool_core.cpp:21]   --->   Operation 96 'udiv' 'ret_V_16' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [13/20] (3.01ns)   --->   "%tmp_4 = udiv i16 %Hin_V_read, %rhs_V" [pool_core/pool_core.cpp:24]   --->   Operation 97 'udiv' 'tmp_4' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.01>
ST_9 : Operation 98 [12/20] (3.01ns)   --->   "%ret_V_16 = udiv i16 %Win_V_read, %lhs_V" [pool_core/pool_core.cpp:21]   --->   Operation 98 'udiv' 'ret_V_16' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [12/20] (3.01ns)   --->   "%tmp_4 = udiv i16 %Hin_V_read, %rhs_V" [pool_core/pool_core.cpp:24]   --->   Operation 99 'udiv' 'tmp_4' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.01>
ST_10 : Operation 100 [11/20] (3.01ns)   --->   "%ret_V_16 = udiv i16 %Win_V_read, %lhs_V" [pool_core/pool_core.cpp:21]   --->   Operation 100 'udiv' 'ret_V_16' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [11/20] (3.01ns)   --->   "%tmp_4 = udiv i16 %Hin_V_read, %rhs_V" [pool_core/pool_core.cpp:24]   --->   Operation 101 'udiv' 'tmp_4' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.01>
ST_11 : Operation 102 [10/20] (3.01ns)   --->   "%ret_V_16 = udiv i16 %Win_V_read, %lhs_V" [pool_core/pool_core.cpp:21]   --->   Operation 102 'udiv' 'ret_V_16' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [10/20] (3.01ns)   --->   "%tmp_4 = udiv i16 %Hin_V_read, %rhs_V" [pool_core/pool_core.cpp:24]   --->   Operation 103 'udiv' 'tmp_4' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.01>
ST_12 : Operation 104 [9/20] (3.01ns)   --->   "%ret_V_16 = udiv i16 %Win_V_read, %lhs_V" [pool_core/pool_core.cpp:21]   --->   Operation 104 'udiv' 'ret_V_16' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [9/20] (3.01ns)   --->   "%tmp_4 = udiv i16 %Hin_V_read, %rhs_V" [pool_core/pool_core.cpp:24]   --->   Operation 105 'udiv' 'tmp_4' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.01>
ST_13 : Operation 106 [8/20] (3.01ns)   --->   "%ret_V_16 = udiv i16 %Win_V_read, %lhs_V" [pool_core/pool_core.cpp:21]   --->   Operation 106 'udiv' 'ret_V_16' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [8/20] (3.01ns)   --->   "%tmp_4 = udiv i16 %Hin_V_read, %rhs_V" [pool_core/pool_core.cpp:24]   --->   Operation 107 'udiv' 'tmp_4' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.01>
ST_14 : Operation 108 [7/20] (3.01ns)   --->   "%ret_V_16 = udiv i16 %Win_V_read, %lhs_V" [pool_core/pool_core.cpp:21]   --->   Operation 108 'udiv' 'ret_V_16' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 109 [7/20] (3.01ns)   --->   "%tmp_4 = udiv i16 %Hin_V_read, %rhs_V" [pool_core/pool_core.cpp:24]   --->   Operation 109 'udiv' 'tmp_4' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.01>
ST_15 : Operation 110 [6/20] (3.01ns)   --->   "%ret_V_16 = udiv i16 %Win_V_read, %lhs_V" [pool_core/pool_core.cpp:21]   --->   Operation 110 'udiv' 'ret_V_16' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 111 [6/20] (3.01ns)   --->   "%tmp_4 = udiv i16 %Hin_V_read, %rhs_V" [pool_core/pool_core.cpp:24]   --->   Operation 111 'udiv' 'tmp_4' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.61>
ST_16 : Operation 112 [5/20] (3.01ns)   --->   "%ret_V_16 = udiv i16 %Win_V_read, %lhs_V" [pool_core/pool_core.cpp:21]   --->   Operation 112 'udiv' 'ret_V_16' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 113 [5/20] (3.01ns)   --->   "%tmp_4 = udiv i16 %Hin_V_read, %rhs_V" [pool_core/pool_core.cpp:24]   --->   Operation 113 'udiv' 'tmp_4' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 114 [1/1] (3.61ns)   --->   "%ret_V = mul i16 %rhs_V, %lhs_V" [pool_core/pool_core.cpp:50]   --->   Operation 114 'mul' 'ret_V' <Predicate = true> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.08>
ST_17 : Operation 115 [4/20] (3.01ns)   --->   "%ret_V_16 = udiv i16 %Win_V_read, %lhs_V" [pool_core/pool_core.cpp:21]   --->   Operation 115 'udiv' 'ret_V_16' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 116 [4/20] (3.01ns)   --->   "%tmp_4 = udiv i16 %Hin_V_read, %rhs_V" [pool_core/pool_core.cpp:24]   --->   Operation 116 'udiv' 'tmp_4' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_10 = zext i16 %ret_V to i32" [pool_core/pool_core.cpp:50]   --->   Operation 117 'zext' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 118 [4/4] (8.08ns)   --->   "%tmp_s = uitofp i32 %tmp_10 to float" [pool_core/pool_core.cpp:50]   --->   Operation 118 'uitofp' 'tmp_s' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.08>
ST_18 : Operation 119 [3/20] (3.01ns)   --->   "%ret_V_16 = udiv i16 %Win_V_read, %lhs_V" [pool_core/pool_core.cpp:21]   --->   Operation 119 'udiv' 'ret_V_16' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 120 [3/20] (3.01ns)   --->   "%tmp_4 = udiv i16 %Hin_V_read, %rhs_V" [pool_core/pool_core.cpp:24]   --->   Operation 120 'udiv' 'tmp_4' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 121 [3/4] (8.08ns)   --->   "%tmp_s = uitofp i32 %tmp_10 to float" [pool_core/pool_core.cpp:50]   --->   Operation 121 'uitofp' 'tmp_s' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.08>
ST_19 : Operation 122 [2/20] (3.01ns)   --->   "%ret_V_16 = udiv i16 %Win_V_read, %lhs_V" [pool_core/pool_core.cpp:21]   --->   Operation 122 'udiv' 'ret_V_16' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 123 [2/20] (3.01ns)   --->   "%tmp_4 = udiv i16 %Hin_V_read, %rhs_V" [pool_core/pool_core.cpp:24]   --->   Operation 123 'udiv' 'tmp_4' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 124 [2/4] (8.08ns)   --->   "%tmp_s = uitofp i32 %tmp_10 to float" [pool_core/pool_core.cpp:50]   --->   Operation 124 'uitofp' 'tmp_s' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.08>
ST_20 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_30_cast = zext i30 %tmp_2 to i49"   --->   Operation 125 'zext' 'tmp_30_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_31_cast = zext i30 %tmp_3 to i48"   --->   Operation 126 'zext' 'tmp_31_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %gmem), !map !104"   --->   Operation 127 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %CHin_V), !map !109"   --->   Operation 128 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %Hin_V), !map !115"   --->   Operation 129 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %Win_V), !map !119"   --->   Operation 130 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %Kx_V), !map !123"   --->   Operation 131 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %Ky_V), !map !127"   --->   Operation 132 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %mode_V), !map !131"   --->   Operation 133 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @Pool_str) nounwind"   --->   Operation 134 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %feature_out, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pool_core/pool_core.cpp:11]   --->   Operation 135 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pool_core/pool_core.cpp:12]   --->   Operation 136 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %feature_in, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pool_core/pool_core.cpp:12]   --->   Operation 137 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %Win_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pool_core/pool_core.cpp:13]   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %Kx_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pool_core/pool_core.cpp:14]   --->   Operation 139 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %Hin_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pool_core/pool_core.cpp:15]   --->   Operation 140 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2 %mode_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pool_core/pool_core.cpp:16]   --->   Operation 141 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %Ky_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pool_core/pool_core.cpp:17]   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %CHin_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pool_core/pool_core.cpp:18]   --->   Operation 143 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pool_core/pool_core.cpp:19]   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 145 [1/20] (3.01ns)   --->   "%ret_V_16 = udiv i16 %Win_V_read, %lhs_V" [pool_core/pool_core.cpp:21]   --->   Operation 145 'udiv' 'ret_V_16' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 146 [1/20] (3.01ns)   --->   "%tmp_4 = udiv i16 %Hin_V_read, %rhs_V" [pool_core/pool_core.cpp:24]   --->   Operation 146 'udiv' 'tmp_4' <Predicate = true> <Delay = 3.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 147 [1/1] (0.50ns)   --->   "%tmp_6 = icmp eq i2 %mode_V_read, 0" [pool_core/pool_core.cpp:29]   --->   Operation 147 'icmp' 'tmp_6' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 148 [1/1] (0.50ns)   --->   "%tmp_7 = icmp eq i2 %mode_V_read, 1" [pool_core/pool_core.cpp:32]   --->   Operation 148 'icmp' 'tmp_7' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i16 %CHin_V_read to i32" [pool_core/pool_core.cpp:43]   --->   Operation 149 'zext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i16 %Win_V_read to i48" [pool_core/pool_core.cpp:43]   --->   Operation 150 'zext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 151 [1/4] (8.08ns)   --->   "%tmp_s = uitofp i32 %tmp_10 to float" [pool_core/pool_core.cpp:50]   --->   Operation 151 'uitofp' 'tmp_s' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 152 [1/1] (0.00ns)   --->   "%rhs_V_1_cast = zext i16 %ret_V_16 to i32" [pool_core/pool_core.cpp:51]   --->   Operation 152 'zext' 'rhs_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 153 [1/1] (0.00ns)   --->   "%rhs_V_2_cast = zext i16 %CHin_V_read to i48" [pool_core/pool_core.cpp:51]   --->   Operation 153 'zext' 'rhs_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node p_sum)   --->   "%sum = select i1 %tmp_6, float 0.000000e+00, float 0x4376345780000000" [pool_core/pool_core.cpp:29]   --->   Operation 154 'select' 'sum' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node p_sum)   --->   "%tmp_1 = or i1 %tmp_6, %tmp_7" [pool_core/pool_core.cpp:29]   --->   Operation 155 'or' 'tmp_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 156 [1/1] (0.80ns) (out node of the LUT)   --->   "%p_sum = select i1 %tmp_1, float %sum, float 0xC376345780000000" [pool_core/pool_core.cpp:29]   --->   Operation 156 'select' 'p_sum' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 157 [1/1] (0.46ns)   --->   "br label %.loopexit" [pool_core/pool_core.cpp:24]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.46>

State 21 <SV = 20> <Delay = 2.13>
ST_21 : Operation 158 [1/1] (0.00ns)   --->   "%op_assign = phi i16 [ 0, %0 ], [ %c, %.loopexit.loopexit ]"   --->   Operation 158 'phi' 'op_assign' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%i_op_assign_18_cast6 = zext i16 %op_assign to i32" [pool_core/pool_core.cpp:24]   --->   Operation 159 'zext' 'i_op_assign_18_cast6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (2.13ns)   --->   "%exitcond1 = icmp eq i16 %op_assign, %CHin_V_read" [pool_core/pool_core.cpp:24]   --->   Operation 160 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 161 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (1.54ns)   --->   "%c = add i16 %op_assign, 1" [pool_core/pool_core.cpp:24]   --->   Operation 162 'add' 'c' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %7, label %.preheader1444.preheader" [pool_core/pool_core.cpp:24]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (0.00ns)   --->   "%rhs_V_7_cast = zext i16 %op_assign to i48" [pool_core/pool_core.cpp:51]   --->   Operation 164 'zext' 'rhs_V_7_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_21 : Operation 165 [1/1] (0.46ns)   --->   "br label %.preheader1444" [pool_core/pool_core.cpp:25]   --->   Operation 165 'br' <Predicate = (!exitcond1)> <Delay = 0.46>
ST_21 : Operation 166 [1/1] (0.00ns)   --->   "ret void" [pool_core/pool_core.cpp:53]   --->   Operation 166 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 7.05>
ST_22 : Operation 167 [1/1] (0.00ns)   --->   "%i_op_assign_s = phi i16 [ 0, %.preheader1444.preheader ], [ %i, %.preheader1444.loopexit ]"   --->   Operation 167 'phi' 'i_op_assign_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i16 [ 0, %.preheader1444.preheader ], [ %next_mul2, %.preheader1444.loopexit ]"   --->   Operation 168 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 169 [1/1] (0.00ns)   --->   "%ret_V_5 = phi i32 [ 0, %.preheader1444.preheader ], [ %next_mul1, %.preheader1444.loopexit ]" [pool_core/pool_core.cpp:51]   --->   Operation 169 'phi' 'ret_V_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 170 [1/1] (1.89ns)   --->   "%next_mul1 = add i32 %ret_V_5, %rhs_V_1_cast" [pool_core/pool_core.cpp:51]   --->   Operation 170 'add' 'next_mul1' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 171 [1/1] (1.54ns)   --->   "%next_mul2 = add i16 %phi_mul1, %rhs_V"   --->   Operation 171 'add' 'next_mul2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 172 [1/1] (2.13ns)   --->   "%exitcond2 = icmp eq i16 %i_op_assign_s, %tmp_4" [pool_core/pool_core.cpp:25]   --->   Operation 172 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 173 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 173 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 174 [1/1] (1.54ns)   --->   "%i = add i16 %i_op_assign_s, 1" [pool_core/pool_core.cpp:25]   --->   Operation 174 'add' 'i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader1443.preheader" [pool_core/pool_core.cpp:25]   --->   Operation 175 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%ret_V_1_cast = zext i32 %ret_V_5 to i48" [pool_core/pool_core.cpp:51]   --->   Operation 176 'zext' 'ret_V_1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (7.05ns)   --->   "%ret_V_2 = mul i48 %ret_V_1_cast, %rhs_V_2_cast" [pool_core/pool_core.cpp:51]   --->   Operation 177 'mul' 'ret_V_2' <Predicate = (!exitcond2)> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 178 [1/1] (0.46ns)   --->   "br label %.preheader1443" [pool_core/pool_core.cpp:26]   --->   Operation 178 'br' <Predicate = (!exitcond2)> <Delay = 0.46>
ST_22 : Operation 179 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 179 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 2.13>
ST_23 : Operation 180 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i16 [ %j, %._crit_edge1450 ], [ 0, %.preheader1443.preheader ]"   --->   Operation 180 'phi' 'i_op_assign_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 181 [1/1] (0.00ns)   --->   "%ret_V_10 = phi i32 [ %next_mul, %._crit_edge1450 ], [ 0, %.preheader1443.preheader ]" [pool_core/pool_core.cpp:43]   --->   Operation 181 'phi' 'ret_V_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 182 [1/1] (0.00ns)   --->   "%phi_mul8 = phi i16 [ %next_mul9, %._crit_edge1450 ], [ 0, %.preheader1443.preheader ]" [pool_core/pool_core.cpp:21]   --->   Operation 182 'phi' 'phi_mul8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 183 [1/1] (1.54ns)   --->   "%next_mul9 = add i16 %phi_mul8, %lhs_V" [pool_core/pool_core.cpp:21]   --->   Operation 183 'add' 'next_mul9' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 184 [1/1] (1.89ns)   --->   "%next_mul = add i32 %ret_V_10, %rhs_V_1" [pool_core/pool_core.cpp:43]   --->   Operation 184 'add' 'next_mul' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 185 [1/1] (2.13ns)   --->   "%exitcond = icmp eq i16 %i_op_assign_1, %ret_V_16" [pool_core/pool_core.cpp:26]   --->   Operation 185 'icmp' 'exitcond' <Predicate = true> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 186 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 187 [1/1] (1.54ns)   --->   "%j = add i16 %i_op_assign_1, 1" [pool_core/pool_core.cpp:26]   --->   Operation 187 'add' 'j' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 188 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader1444.loopexit, label %.preheader1442.preheader" [pool_core/pool_core.cpp:26]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 189 [1/1] (0.46ns)   --->   "br label %.preheader1442" [pool_core/pool_core.cpp:36]   --->   Operation 189 'br' <Predicate = (!exitcond)> <Delay = 0.46>
ST_23 : Operation 190 [1/1] (0.00ns)   --->   "br label %.preheader1444"   --->   Operation 190 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.19>
ST_24 : Operation 191 [1/1] (0.00ns)   --->   "%i_op_assign = phi float [ %sum_3, %.preheader1442.loopexit ], [ %p_sum, %.preheader1442.preheader ]" [pool_core/pool_core.cpp:43]   --->   Operation 191 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "%i_op_assign_2 = phi i8 [ %ii, %.preheader1442.loopexit ], [ 0, %.preheader1442.preheader ]"   --->   Operation 192 'phi' 'i_op_assign_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 193 [1/1] (1.31ns)   --->   "%exitcond3 = icmp eq i8 %i_op_assign_2, %Ky_V_read" [pool_core/pool_core.cpp:36]   --->   Operation 193 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 194 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)"   --->   Operation 194 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 195 [1/1] (1.30ns)   --->   "%ii = add i8 %i_op_assign_2, 1" [pool_core/pool_core.cpp:36]   --->   Operation 195 'add' 'ii' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %5, label %.preheader.preheader" [pool_core/pool_core.cpp:36]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_5 = zext i8 %i_op_assign_2 to i16" [pool_core/pool_core.cpp:39]   --->   Operation 197 'zext' 'tmp_5' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_24 : Operation 198 [1/1] (1.54ns)   --->   "%h_V = add i16 %tmp_5, %phi_mul1" [pool_core/pool_core.cpp:39]   --->   Operation 198 'add' 'h_V' <Predicate = (!exitcond3)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 199 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i16 %h_V to i32" [pool_core/pool_core.cpp:43]   --->   Operation 199 'sext' 'lhs_V_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_24 : Operation 200 [1/1] (5.55ns) (root node of the DSP)   --->   "%ret_V_3 = mul nsw i32 %lhs_V_1, %rhs_V_1" [pool_core/pool_core.cpp:43]   --->   Operation 200 'mul' 'ret_V_3' <Predicate = (!exitcond3)> <Delay = 5.55> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 201 [1/1] (0.46ns)   --->   "br i1 %tmp_6, label %6, label %._crit_edge1450" [pool_core/pool_core.cpp:49]   --->   Operation 201 'br' <Predicate = (exitcond3)> <Delay = 0.46>
ST_24 : Operation 202 [12/12] (7.19ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_s" [pool_core/pool_core.cpp:50]   --->   Operation 202 'fdiv' 'sum_1' <Predicate = (exitcond3 & tmp_6)> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.05>
ST_25 : Operation 203 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i32 %ret_V_3 to i48" [pool_core/pool_core.cpp:43]   --->   Operation 203 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 204 [1/1] (7.05ns)   --->   "%ret_V_4 = mul nsw i48 %lhs_V_2, %rhs_V_2" [pool_core/pool_core.cpp:43]   --->   Operation 204 'mul' 'ret_V_4' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 205 [1/1] (0.46ns)   --->   "br label %.preheader" [pool_core/pool_core.cpp:37]   --->   Operation 205 'br' <Predicate = true> <Delay = 0.46>

State 26 <SV = 25> <Delay = 1.54>
ST_26 : Operation 206 [1/1] (0.00ns)   --->   "%sum_3 = phi float [ %i_op_assign, %.preheader.preheader ], [ %sum_3_be, %.preheader.backedge ]" [pool_core/pool_core.cpp:29]   --->   Operation 206 'phi' 'sum_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 207 [1/1] (0.00ns)   --->   "%i_op_assign_3 = phi i8 [ 0, %.preheader.preheader ], [ %jj, %.preheader.backedge ]"   --->   Operation 207 'phi' 'i_op_assign_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 208 [1/1] (1.31ns)   --->   "%exitcond4 = icmp eq i8 %i_op_assign_3, %Kx_V_read" [pool_core/pool_core.cpp:37]   --->   Operation 208 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 209 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)"   --->   Operation 209 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 210 [1/1] (1.30ns)   --->   "%jj = add i8 %i_op_assign_3, 1" [pool_core/pool_core.cpp:37]   --->   Operation 210 'add' 'jj' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 211 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader1442.loopexit, label %1" [pool_core/pool_core.cpp:37]   --->   Operation 211 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_9 = zext i8 %i_op_assign_3 to i16" [pool_core/pool_core.cpp:40]   --->   Operation 212 'zext' 'tmp_9' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_26 : Operation 213 [1/1] (1.54ns)   --->   "%w_V = add i16 %phi_mul8, %tmp_9" [pool_core/pool_core.cpp:40]   --->   Operation 213 'add' 'w_V' <Predicate = (!exitcond4)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 214 [1/1] (1.08ns)   --->   "switch i2 %mode_V_read, label %.preheader.backedge [
    i2 0, label %2
    i2 1, label %3
    i2 -2, label %4
  ]" [pool_core/pool_core.cpp:41]   --->   Operation 214 'switch' <Predicate = (!exitcond4)> <Delay = 1.08>
ST_26 : Operation 215 [1/1] (0.00ns)   --->   "br label %.preheader1442"   --->   Operation 215 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 9.56>
ST_27 : Operation 216 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i16 %w_V to i32" [pool_core/pool_core.cpp:45]   --->   Operation 216 'sext' 'lhs_V_5' <Predicate = (mode_V_read == 2)> <Delay = 0.00>
ST_27 : Operation 217 [1/1] (2.82ns) (grouped into DSP with root node ret_V_14)   --->   "%ret_V_13 = mul nsw i32 %rhs_V_1, %lhs_V_5" [pool_core/pool_core.cpp:45]   --->   Operation 217 'mul' 'ret_V_13' <Predicate = (mode_V_read == 2)> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 218 [1/1] (0.00ns) (grouped into DSP with root node ret_V_14)   --->   "%rhs_V_9_cast = sext i32 %ret_V_13 to i48" [pool_core/pool_core.cpp:45]   --->   Operation 218 'sext' 'rhs_V_9_cast' <Predicate = (mode_V_read == 2)> <Delay = 0.00>
ST_27 : Operation 219 [1/1] (2.73ns) (root node of the DSP)   --->   "%ret_V_14 = add i48 %rhs_V_9_cast, %ret_V_4" [pool_core/pool_core.cpp:45]   --->   Operation 219 'add' 'ret_V_14' <Predicate = (mode_V_read == 2)> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_15 = add i48 %rhs_V_7_cast, %ret_V_14" [pool_core/pool_core.cpp:45]   --->   Operation 220 'add' 'ret_V_15' <Predicate = (mode_V_read == 2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.00> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 221 [1/1] (4.01ns) (root node of TernaryAdder)   --->   "%feature_in2_sum = add i48 %tmp_31_cast, %ret_V_15" [pool_core/pool_core.cpp:45]   --->   Operation 221 'add' 'feature_in2_sum' <Predicate = (mode_V_read == 2)> <Delay = 4.01> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.00> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 222 [1/1] (0.00ns)   --->   "%feature_in2_sum_cast = sext i48 %feature_in2_sum to i64" [pool_core/pool_core.cpp:45]   --->   Operation 222 'sext' 'feature_in2_sum_cast' <Predicate = (mode_V_read == 2)> <Delay = 0.00>
ST_27 : Operation 223 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr inbounds float* %gmem, i64 %feature_in2_sum_cast" [pool_core/pool_core.cpp:45]   --->   Operation 223 'getelementptr' 'gmem_addr_3' <Predicate = (mode_V_read == 2)> <Delay = 0.00>
ST_27 : Operation 224 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i16 %w_V to i32" [pool_core/pool_core.cpp:44]   --->   Operation 224 'sext' 'lhs_V_4' <Predicate = (mode_V_read == 1)> <Delay = 0.00>
ST_27 : Operation 225 [1/1] (2.82ns) (grouped into DSP with root node ret_V_11)   --->   "%ret_V_9 = mul nsw i32 %rhs_V_1, %lhs_V_4" [pool_core/pool_core.cpp:44]   --->   Operation 225 'mul' 'ret_V_9' <Predicate = (mode_V_read == 1)> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 226 [1/1] (0.00ns) (grouped into DSP with root node ret_V_11)   --->   "%rhs_V_8_cast = sext i32 %ret_V_9 to i48" [pool_core/pool_core.cpp:44]   --->   Operation 226 'sext' 'rhs_V_8_cast' <Predicate = (mode_V_read == 1)> <Delay = 0.00>
ST_27 : Operation 227 [1/1] (2.73ns) (root node of the DSP)   --->   "%ret_V_11 = add i48 %rhs_V_8_cast, %ret_V_4" [pool_core/pool_core.cpp:44]   --->   Operation 227 'add' 'ret_V_11' <Predicate = (mode_V_read == 1)> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_12 = add i48 %rhs_V_7_cast, %ret_V_11" [pool_core/pool_core.cpp:44]   --->   Operation 228 'add' 'ret_V_12' <Predicate = (mode_V_read == 1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.00> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 229 [1/1] (4.01ns) (root node of TernaryAdder)   --->   "%feature_in2_sum5 = add i48 %tmp_31_cast, %ret_V_12" [pool_core/pool_core.cpp:44]   --->   Operation 229 'add' 'feature_in2_sum5' <Predicate = (mode_V_read == 1)> <Delay = 4.01> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.00> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 230 [1/1] (0.00ns)   --->   "%feature_in2_sum5_cas = sext i48 %feature_in2_sum5 to i64" [pool_core/pool_core.cpp:44]   --->   Operation 230 'sext' 'feature_in2_sum5_cas' <Predicate = (mode_V_read == 1)> <Delay = 0.00>
ST_27 : Operation 231 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr inbounds float* %gmem, i64 %feature_in2_sum5_cas" [pool_core/pool_core.cpp:44]   --->   Operation 231 'getelementptr' 'gmem_addr_2' <Predicate = (mode_V_read == 1)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 8.75>
ST_28 : Operation 232 [7/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [pool_core/pool_core.cpp:45]   --->   Operation 232 'readreq' 'gmem_load_2_req' <Predicate = (mode_V_read == 2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 233 [7/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [pool_core/pool_core.cpp:44]   --->   Operation 233 'readreq' 'gmem_load_1_req' <Predicate = (mode_V_read == 1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 8.75>
ST_29 : Operation 234 [6/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [pool_core/pool_core.cpp:45]   --->   Operation 234 'readreq' 'gmem_load_2_req' <Predicate = (mode_V_read == 2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 235 [6/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [pool_core/pool_core.cpp:44]   --->   Operation 235 'readreq' 'gmem_load_1_req' <Predicate = (mode_V_read == 1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 8.75>
ST_30 : Operation 236 [5/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [pool_core/pool_core.cpp:45]   --->   Operation 236 'readreq' 'gmem_load_2_req' <Predicate = (mode_V_read == 2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 237 [5/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [pool_core/pool_core.cpp:44]   --->   Operation 237 'readreq' 'gmem_load_1_req' <Predicate = (mode_V_read == 1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 8.75>
ST_31 : Operation 238 [4/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [pool_core/pool_core.cpp:45]   --->   Operation 238 'readreq' 'gmem_load_2_req' <Predicate = (mode_V_read == 2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 239 [4/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [pool_core/pool_core.cpp:44]   --->   Operation 239 'readreq' 'gmem_load_1_req' <Predicate = (mode_V_read == 1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 8.75>
ST_32 : Operation 240 [3/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [pool_core/pool_core.cpp:45]   --->   Operation 240 'readreq' 'gmem_load_2_req' <Predicate = (mode_V_read == 2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 241 [3/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [pool_core/pool_core.cpp:44]   --->   Operation 241 'readreq' 'gmem_load_1_req' <Predicate = (mode_V_read == 1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 8.75>
ST_33 : Operation 242 [2/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [pool_core/pool_core.cpp:45]   --->   Operation 242 'readreq' 'gmem_load_2_req' <Predicate = (mode_V_read == 2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 243 [2/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [pool_core/pool_core.cpp:44]   --->   Operation 243 'readreq' 'gmem_load_1_req' <Predicate = (mode_V_read == 1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 8.75>
ST_34 : Operation 244 [1/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [pool_core/pool_core.cpp:45]   --->   Operation 244 'readreq' 'gmem_load_2_req' <Predicate = (mode_V_read == 2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 245 [1/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [pool_core/pool_core.cpp:44]   --->   Operation 245 'readreq' 'gmem_load_1_req' <Predicate = (mode_V_read == 1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 8.75>
ST_35 : Operation 246 [1/1] (8.75ns)   --->   "%gmem_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_3)" [pool_core/pool_core.cpp:45]   --->   Operation 246 'read' 'gmem_addr_3_read' <Predicate = (mode_V_read == 2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 247 [1/1] (8.75ns)   --->   "%gmem_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_2)" [pool_core/pool_core.cpp:44]   --->   Operation 247 'read' 'gmem_addr_2_read' <Predicate = (mode_V_read == 1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 6.75>
ST_36 : Operation 248 [1/1] (0.00ns)   --->   "%sum_3_to_int1 = bitcast float %sum_3 to i32" [pool_core/pool_core.cpp:45]   --->   Operation 248 'bitcast' 'sum_3_to_int1' <Predicate = (mode_V_read == 2)> <Delay = 0.00>
ST_36 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sum_3_to_int1, i32 23, i32 30)" [pool_core/pool_core.cpp:45]   --->   Operation 249 'partselect' 'tmp_19' <Predicate = (mode_V_read == 2)> <Delay = 0.00>
ST_36 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i32 %sum_3_to_int1 to i23" [pool_core/pool_core.cpp:45]   --->   Operation 250 'trunc' 'tmp_20' <Predicate = (mode_V_read == 2)> <Delay = 0.00>
ST_36 : Operation 251 [1/1] (0.00ns)   --->   "%feature_in_load_2_to = bitcast float %gmem_addr_3_read to i32" [pool_core/pool_core.cpp:45]   --->   Operation 251 'bitcast' 'feature_in_load_2_to' <Predicate = (mode_V_read == 2)> <Delay = 0.00>
ST_36 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %feature_in_load_2_to, i32 23, i32 30)" [pool_core/pool_core.cpp:45]   --->   Operation 252 'partselect' 'tmp_21' <Predicate = (mode_V_read == 2)> <Delay = 0.00>
ST_36 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_22 = trunc i32 %feature_in_load_2_to to i23" [pool_core/pool_core.cpp:45]   --->   Operation 253 'trunc' 'tmp_22' <Predicate = (mode_V_read == 2)> <Delay = 0.00>
ST_36 : Operation 254 [1/1] (1.31ns)   --->   "%notlhs = icmp ne i8 %tmp_19, -1" [pool_core/pool_core.cpp:45]   --->   Operation 254 'icmp' 'notlhs' <Predicate = (mode_V_read == 2)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 255 [1/1] (2.02ns)   --->   "%notrhs = icmp eq i23 %tmp_20, 0" [pool_core/pool_core.cpp:45]   --->   Operation 255 'icmp' 'notrhs' <Predicate = (mode_V_read == 2)> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node tmp_27)   --->   "%tmp_23 = or i1 %notrhs, %notlhs" [pool_core/pool_core.cpp:45]   --->   Operation 256 'or' 'tmp_23' <Predicate = (mode_V_read == 2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 257 [1/1] (1.31ns)   --->   "%notlhs3 = icmp ne i8 %tmp_21, -1" [pool_core/pool_core.cpp:45]   --->   Operation 257 'icmp' 'notlhs3' <Predicate = (mode_V_read == 2)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 258 [1/1] (2.02ns)   --->   "%notrhs3 = icmp eq i23 %tmp_22, 0" [pool_core/pool_core.cpp:45]   --->   Operation 258 'icmp' 'notrhs3' <Predicate = (mode_V_read == 2)> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node tmp_27)   --->   "%tmp_24 = or i1 %notrhs3, %notlhs3" [pool_core/pool_core.cpp:45]   --->   Operation 259 'or' 'tmp_24' <Predicate = (mode_V_read == 2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node tmp_27)   --->   "%tmp_25 = and i1 %tmp_23, %tmp_24" [pool_core/pool_core.cpp:45]   --->   Operation 260 'and' 'tmp_25' <Predicate = (mode_V_read == 2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 261 [1/1] (5.24ns)   --->   "%tmp_26 = fcmp ogt float %sum_3, %gmem_addr_3_read" [pool_core/pool_core.cpp:45]   --->   Operation 261 'fcmp' 'tmp_26' <Predicate = (mode_V_read == 2)> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 262 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_27 = and i1 %tmp_25, %tmp_26" [pool_core/pool_core.cpp:45]   --->   Operation 262 'and' 'tmp_27' <Predicate = (mode_V_read == 2)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 263 [1/1] (0.70ns) (out node of the LUT)   --->   "%sum_3_feature_in_loa = select i1 %tmp_27, float %sum_3, float %gmem_addr_3_read" [pool_core/pool_core.cpp:45]   --->   Operation 263 'select' 'sum_3_feature_in_loa' <Predicate = (mode_V_read == 2)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 264 [1/1] (1.08ns)   --->   "br label %.preheader.backedge" [pool_core/pool_core.cpp:45]   --->   Operation 264 'br' <Predicate = (mode_V_read == 2)> <Delay = 1.08>
ST_36 : Operation 265 [1/1] (0.00ns)   --->   "%sum_3_to_int = bitcast float %sum_3 to i32" [pool_core/pool_core.cpp:44]   --->   Operation 265 'bitcast' 'sum_3_to_int' <Predicate = (mode_V_read == 1)> <Delay = 0.00>
ST_36 : Operation 266 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sum_3_to_int, i32 23, i32 30)" [pool_core/pool_core.cpp:44]   --->   Operation 266 'partselect' 'tmp' <Predicate = (mode_V_read == 1)> <Delay = 0.00>
ST_36 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i32 %sum_3_to_int to i23" [pool_core/pool_core.cpp:44]   --->   Operation 267 'trunc' 'tmp_11' <Predicate = (mode_V_read == 1)> <Delay = 0.00>
ST_36 : Operation 268 [1/1] (0.00ns)   --->   "%feature_in_load_1_to = bitcast float %gmem_addr_2_read to i32" [pool_core/pool_core.cpp:44]   --->   Operation 268 'bitcast' 'feature_in_load_1_to' <Predicate = (mode_V_read == 1)> <Delay = 0.00>
ST_36 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %feature_in_load_1_to, i32 23, i32 30)" [pool_core/pool_core.cpp:44]   --->   Operation 269 'partselect' 'tmp_12' <Predicate = (mode_V_read == 1)> <Delay = 0.00>
ST_36 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i32 %feature_in_load_1_to to i23" [pool_core/pool_core.cpp:44]   --->   Operation 270 'trunc' 'tmp_13' <Predicate = (mode_V_read == 1)> <Delay = 0.00>
ST_36 : Operation 271 [1/1] (1.31ns)   --->   "%notlhs1 = icmp ne i8 %tmp, -1" [pool_core/pool_core.cpp:44]   --->   Operation 271 'icmp' 'notlhs1' <Predicate = (mode_V_read == 1)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 272 [1/1] (2.02ns)   --->   "%notrhs1 = icmp eq i23 %tmp_11, 0" [pool_core/pool_core.cpp:44]   --->   Operation 272 'icmp' 'notrhs1' <Predicate = (mode_V_read == 1)> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp_14 = or i1 %notrhs1, %notlhs1" [pool_core/pool_core.cpp:44]   --->   Operation 273 'or' 'tmp_14' <Predicate = (mode_V_read == 1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 274 [1/1] (1.31ns)   --->   "%notlhs2 = icmp ne i8 %tmp_12, -1" [pool_core/pool_core.cpp:44]   --->   Operation 274 'icmp' 'notlhs2' <Predicate = (mode_V_read == 1)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 275 [1/1] (2.02ns)   --->   "%notrhs2 = icmp eq i23 %tmp_13, 0" [pool_core/pool_core.cpp:44]   --->   Operation 275 'icmp' 'notrhs2' <Predicate = (mode_V_read == 1)> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp_15 = or i1 %notrhs2, %notlhs2" [pool_core/pool_core.cpp:44]   --->   Operation 276 'or' 'tmp_15' <Predicate = (mode_V_read == 1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp_16 = and i1 %tmp_14, %tmp_15" [pool_core/pool_core.cpp:44]   --->   Operation 277 'and' 'tmp_16' <Predicate = (mode_V_read == 1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 278 [1/1] (5.24ns)   --->   "%tmp_17 = fcmp ogt float %sum_3, %gmem_addr_2_read" [pool_core/pool_core.cpp:44]   --->   Operation 278 'fcmp' 'tmp_17' <Predicate = (mode_V_read == 1)> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 279 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_18 = and i1 %tmp_16, %tmp_17" [pool_core/pool_core.cpp:44]   --->   Operation 279 'and' 'tmp_18' <Predicate = (mode_V_read == 1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 280 [1/1] (0.70ns) (out node of the LUT)   --->   "%feature_in_load_1_su = select i1 %tmp_18, float %gmem_addr_2_read, float %sum_3" [pool_core/pool_core.cpp:44]   --->   Operation 280 'select' 'feature_in_load_1_su' <Predicate = (mode_V_read == 1)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 281 [1/1] (1.08ns)   --->   "br label %.preheader.backedge" [pool_core/pool_core.cpp:44]   --->   Operation 281 'br' <Predicate = (mode_V_read == 1)> <Delay = 1.08>

State 37 <SV = 26> <Delay = 9.56>
ST_37 : Operation 282 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i16 %w_V to i32" [pool_core/pool_core.cpp:43]   --->   Operation 282 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 283 [1/1] (2.82ns) (grouped into DSP with root node ret_V_7)   --->   "%ret_V_6 = mul nsw i32 %rhs_V_1, %lhs_V_3" [pool_core/pool_core.cpp:43]   --->   Operation 283 'mul' 'ret_V_6' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 284 [1/1] (0.00ns) (grouped into DSP with root node ret_V_7)   --->   "%rhs_V_6_cast = sext i32 %ret_V_6 to i48" [pool_core/pool_core.cpp:43]   --->   Operation 284 'sext' 'rhs_V_6_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 285 [1/1] (2.73ns) (root node of the DSP)   --->   "%ret_V_7 = add i48 %rhs_V_6_cast, %ret_V_4" [pool_core/pool_core.cpp:43]   --->   Operation 285 'add' 'ret_V_7' <Predicate = true> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 286 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_8 = add i48 %rhs_V_7_cast, %ret_V_7" [pool_core/pool_core.cpp:43]   --->   Operation 286 'add' 'ret_V_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.00> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 287 [1/1] (4.01ns) (root node of TernaryAdder)   --->   "%feature_in2_sum6 = add i48 %ret_V_8, %tmp_31_cast" [pool_core/pool_core.cpp:43]   --->   Operation 287 'add' 'feature_in2_sum6' <Predicate = true> <Delay = 4.01> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.00> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 288 [1/1] (0.00ns)   --->   "%feature_in2_sum6_cas = sext i48 %feature_in2_sum6 to i64" [pool_core/pool_core.cpp:43]   --->   Operation 288 'sext' 'feature_in2_sum6_cas' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 289 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr inbounds float* %gmem, i64 %feature_in2_sum6_cas" [pool_core/pool_core.cpp:43]   --->   Operation 289 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 38 <SV = 27> <Delay = 8.75>
ST_38 : Operation 290 [7/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [pool_core/pool_core.cpp:43]   --->   Operation 290 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 28> <Delay = 8.75>
ST_39 : Operation 291 [6/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [pool_core/pool_core.cpp:43]   --->   Operation 291 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 29> <Delay = 8.75>
ST_40 : Operation 292 [5/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [pool_core/pool_core.cpp:43]   --->   Operation 292 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 30> <Delay = 8.75>
ST_41 : Operation 293 [4/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [pool_core/pool_core.cpp:43]   --->   Operation 293 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 31> <Delay = 8.75>
ST_42 : Operation 294 [3/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [pool_core/pool_core.cpp:43]   --->   Operation 294 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 32> <Delay = 8.75>
ST_43 : Operation 295 [2/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [pool_core/pool_core.cpp:43]   --->   Operation 295 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 33> <Delay = 8.75>
ST_44 : Operation 296 [1/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [pool_core/pool_core.cpp:43]   --->   Operation 296 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 34> <Delay = 8.75>
ST_45 : Operation 297 [1/1] (8.75ns)   --->   "%gmem_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_1)" [pool_core/pool_core.cpp:43]   --->   Operation 297 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 35> <Delay = 8.58>
ST_46 : Operation 298 [4/4] (8.58ns)   --->   "%sum_2 = fadd float %sum_3, %gmem_addr_1_read" [pool_core/pool_core.cpp:43]   --->   Operation 298 'fadd' 'sum_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 36> <Delay = 8.58>
ST_47 : Operation 299 [3/4] (8.58ns)   --->   "%sum_2 = fadd float %sum_3, %gmem_addr_1_read" [pool_core/pool_core.cpp:43]   --->   Operation 299 'fadd' 'sum_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 37> <Delay = 8.58>
ST_48 : Operation 300 [2/4] (8.58ns)   --->   "%sum_2 = fadd float %sum_3, %gmem_addr_1_read" [pool_core/pool_core.cpp:43]   --->   Operation 300 'fadd' 'sum_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 38> <Delay = 8.58>
ST_49 : Operation 301 [1/4] (8.58ns)   --->   "%sum_2 = fadd float %sum_3, %gmem_addr_1_read" [pool_core/pool_core.cpp:43]   --->   Operation 301 'fadd' 'sum_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 39> <Delay = 1.08>
ST_50 : Operation 302 [1/1] (1.08ns)   --->   "br label %.preheader.backedge" [pool_core/pool_core.cpp:43]   --->   Operation 302 'br' <Predicate = true> <Delay = 1.08>

State 51 <SV = 40> <Delay = 0.00>
ST_51 : Operation 303 [1/1] (0.00ns)   --->   "%sum_3_be = phi float [ %sum_2, %2 ], [ %sum_3, %1 ], [ %feature_in_load_1_su, %3 ], [ %sum_3_feature_in_loa, %4 ]"   --->   Operation 303 'phi' 'sum_3_be' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 304 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 304 'br' <Predicate = true> <Delay = 0.00>

State 52 <SV = 24> <Delay = 7.19>
ST_52 : Operation 305 [11/12] (7.19ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_s" [pool_core/pool_core.cpp:50]   --->   Operation 305 'fdiv' 'sum_1' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 25> <Delay = 7.19>
ST_53 : Operation 306 [10/12] (7.19ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_s" [pool_core/pool_core.cpp:50]   --->   Operation 306 'fdiv' 'sum_1' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 26> <Delay = 7.19>
ST_54 : Operation 307 [9/12] (7.19ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_s" [pool_core/pool_core.cpp:50]   --->   Operation 307 'fdiv' 'sum_1' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 27> <Delay = 7.19>
ST_55 : Operation 308 [8/12] (7.19ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_s" [pool_core/pool_core.cpp:50]   --->   Operation 308 'fdiv' 'sum_1' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 28> <Delay = 7.19>
ST_56 : Operation 309 [7/12] (7.19ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_s" [pool_core/pool_core.cpp:50]   --->   Operation 309 'fdiv' 'sum_1' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 29> <Delay = 7.19>
ST_57 : Operation 310 [6/12] (7.19ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_s" [pool_core/pool_core.cpp:50]   --->   Operation 310 'fdiv' 'sum_1' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 30> <Delay = 7.19>
ST_58 : Operation 311 [5/12] (7.19ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_s" [pool_core/pool_core.cpp:50]   --->   Operation 311 'fdiv' 'sum_1' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 31> <Delay = 7.19>
ST_59 : Operation 312 [4/12] (7.19ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_s" [pool_core/pool_core.cpp:50]   --->   Operation 312 'fdiv' 'sum_1' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 32> <Delay = 7.19>
ST_60 : Operation 313 [3/12] (7.19ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_s" [pool_core/pool_core.cpp:50]   --->   Operation 313 'fdiv' 'sum_1' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 33> <Delay = 7.19>
ST_61 : Operation 314 [2/12] (7.19ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_s" [pool_core/pool_core.cpp:50]   --->   Operation 314 'fdiv' 'sum_1' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 34> <Delay = 7.19>
ST_62 : Operation 315 [1/12] (7.19ns)   --->   "%sum_1 = fdiv float %i_op_assign, %tmp_s" [pool_core/pool_core.cpp:50]   --->   Operation 315 'fdiv' 'sum_1' <Predicate = (tmp_6)> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 316 [1/1] (0.46ns)   --->   "br label %._crit_edge1450" [pool_core/pool_core.cpp:50]   --->   Operation 316 'br' <Predicate = (tmp_6)> <Delay = 0.46>
ST_62 : Operation 317 [1/1] (1.89ns)   --->   "%tmp1 = add i32 %i_op_assign_18_cast6, %ret_V_10" [pool_core/pool_core.cpp:51]   --->   Operation 317 'add' 'tmp1' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 318 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i32 %tmp1 to i48" [pool_core/pool_core.cpp:51]   --->   Operation 318 'zext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 319 [1/1] (2.29ns)   --->   "%tmp_8 = add i48 %ret_V_2, %tmp1_cast" [pool_core/pool_core.cpp:51]   --->   Operation 319 'add' 'tmp_8' <Predicate = true> <Delay = 2.29> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_16_cast_cast = zext i48 %tmp_8 to i49" [pool_core/pool_core.cpp:51]   --->   Operation 320 'zext' 'tmp_16_cast_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 321 [1/1] (2.29ns)   --->   "%feature_out4_sum = add i49 %tmp_16_cast_cast, %tmp_30_cast" [pool_core/pool_core.cpp:51]   --->   Operation 321 'add' 'feature_out4_sum' <Predicate = true> <Delay = 2.29> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 322 [1/1] (0.00ns)   --->   "%feature_out4_sum_cas = zext i49 %feature_out4_sum to i64" [pool_core/pool_core.cpp:51]   --->   Operation 322 'zext' 'feature_out4_sum_cas' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 323 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr inbounds float* %gmem, i64 %feature_out4_sum_cas" [pool_core/pool_core.cpp:51]   --->   Operation 323 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 63 <SV = 35> <Delay = 8.75>
ST_63 : Operation 324 [1/1] (0.00ns)   --->   "%sum_5 = phi float [ %sum_1, %6 ], [ %i_op_assign, %5 ]"   --->   Operation 324 'phi' 'sum_5' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 325 [1/1] (8.75ns)   --->   "%gmem_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_addr, i32 1)" [pool_core/pool_core.cpp:51]   --->   Operation 325 'writereq' 'gmem_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 36> <Delay = 8.75>
ST_64 : Operation 326 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_addr, float %sum_5, i4 -1)" [pool_core/pool_core.cpp:51]   --->   Operation 326 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 37> <Delay = 8.75>
ST_65 : Operation 327 [5/5] (8.75ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)" [pool_core/pool_core.cpp:51]   --->   Operation 327 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 38> <Delay = 8.75>
ST_66 : Operation 328 [4/5] (8.75ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)" [pool_core/pool_core.cpp:51]   --->   Operation 328 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 39> <Delay = 8.75>
ST_67 : Operation 329 [3/5] (8.75ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)" [pool_core/pool_core.cpp:51]   --->   Operation 329 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 40> <Delay = 8.75>
ST_68 : Operation 330 [2/5] (8.75ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)" [pool_core/pool_core.cpp:51]   --->   Operation 330 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 41> <Delay = 8.75>
ST_69 : Operation 331 [1/5] (8.75ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)" [pool_core/pool_core.cpp:51]   --->   Operation 331 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 332 [1/1] (0.00ns)   --->   "br label %.preheader1443" [pool_core/pool_core.cpp:26]   --->   Operation 332 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.01ns
The critical path consists of the following:
	s_axi read on port 'Ky_V' [13]  (1 ns)
	'udiv' operation ('tmp_4', pool_core/pool_core.cpp:24) [43]  (3.01 ns)

 <State 2>: 3.01ns
The critical path consists of the following:
	'udiv' operation ('ret.V', pool_core/pool_core.cpp:21) [41]  (3.01 ns)

 <State 3>: 3.01ns
The critical path consists of the following:
	'udiv' operation ('ret.V', pool_core/pool_core.cpp:21) [41]  (3.01 ns)

 <State 4>: 3.01ns
The critical path consists of the following:
	'udiv' operation ('ret.V', pool_core/pool_core.cpp:21) [41]  (3.01 ns)

 <State 5>: 3.01ns
The critical path consists of the following:
	'udiv' operation ('ret.V', pool_core/pool_core.cpp:21) [41]  (3.01 ns)

 <State 6>: 3.01ns
The critical path consists of the following:
	'udiv' operation ('ret.V', pool_core/pool_core.cpp:21) [41]  (3.01 ns)

 <State 7>: 3.01ns
The critical path consists of the following:
	'udiv' operation ('ret.V', pool_core/pool_core.cpp:21) [41]  (3.01 ns)

 <State 8>: 3.01ns
The critical path consists of the following:
	'udiv' operation ('ret.V', pool_core/pool_core.cpp:21) [41]  (3.01 ns)

 <State 9>: 3.01ns
The critical path consists of the following:
	'udiv' operation ('ret.V', pool_core/pool_core.cpp:21) [41]  (3.01 ns)

 <State 10>: 3.01ns
The critical path consists of the following:
	'udiv' operation ('ret.V', pool_core/pool_core.cpp:21) [41]  (3.01 ns)

 <State 11>: 3.01ns
The critical path consists of the following:
	'udiv' operation ('ret.V', pool_core/pool_core.cpp:21) [41]  (3.01 ns)

 <State 12>: 3.01ns
The critical path consists of the following:
	'udiv' operation ('ret.V', pool_core/pool_core.cpp:21) [41]  (3.01 ns)

 <State 13>: 3.01ns
The critical path consists of the following:
	'udiv' operation ('ret.V', pool_core/pool_core.cpp:21) [41]  (3.01 ns)

 <State 14>: 3.01ns
The critical path consists of the following:
	'udiv' operation ('ret.V', pool_core/pool_core.cpp:21) [41]  (3.01 ns)

 <State 15>: 3.01ns
The critical path consists of the following:
	'udiv' operation ('ret.V', pool_core/pool_core.cpp:21) [41]  (3.01 ns)

 <State 16>: 3.61ns
The critical path consists of the following:
	'mul' operation ('ret.V', pool_core/pool_core.cpp:50) [48]  (3.61 ns)

 <State 17>: 8.08ns
The critical path consists of the following:
	'uitofp' operation ('tmp_s', pool_core/pool_core.cpp:50) [50]  (8.08 ns)

 <State 18>: 8.08ns
The critical path consists of the following:
	'uitofp' operation ('tmp_s', pool_core/pool_core.cpp:50) [50]  (8.08 ns)

 <State 19>: 8.08ns
The critical path consists of the following:
	'uitofp' operation ('tmp_s', pool_core/pool_core.cpp:50) [50]  (8.08 ns)

 <State 20>: 8.08ns
The critical path consists of the following:
	'uitofp' operation ('tmp_s', pool_core/pool_core.cpp:50) [50]  (8.08 ns)

 <State 21>: 2.14ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', pool_core/pool_core.cpp:24) [58]  (0 ns)
	'icmp' operation ('exitcond1', pool_core/pool_core.cpp:24) [60]  (2.14 ns)

 <State 22>: 7.05ns
The critical path consists of the following:
	'phi' operation ('ret.V', pool_core/pool_core.cpp:51) with incoming values : ('next_mul1', pool_core/pool_core.cpp:51) [70]  (0 ns)
	'mul' operation ('ret.V', pool_core/pool_core.cpp:51) [79]  (7.05 ns)

 <State 23>: 2.14ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', pool_core/pool_core.cpp:26) [82]  (0 ns)
	'icmp' operation ('exitcond', pool_core/pool_core.cpp:26) [87]  (2.14 ns)

 <State 24>: 7.2ns
The critical path consists of the following:
	'phi' operation ('i_op', pool_core/pool_core.cpp:43) with incoming values : ('p_sum', pool_core/pool_core.cpp:29) ('sum_3_feature_in_loa', pool_core/pool_core.cpp:45) ('feature_in_load_1_su', pool_core/pool_core.cpp:44) ('sum', pool_core/pool_core.cpp:43) [94]  (0 ns)
	'fdiv' operation ('sum', pool_core/pool_core.cpp:50) [196]  (7.2 ns)

 <State 25>: 7.05ns
The critical path consists of the following:
	'mul' operation ('ret.V', pool_core/pool_core.cpp:43) [106]  (7.05 ns)

 <State 26>: 1.54ns
The critical path consists of the following:
	'phi' operation ('jj') with incoming values : ('jj', pool_core/pool_core.cpp:37) [110]  (0 ns)
	'add' operation ('w.V', pool_core/pool_core.cpp:40) [117]  (1.54 ns)

 <State 27>: 9.57ns
The critical path consists of the following:
	'mul' operation of DSP[123] ('ret.V', pool_core/pool_core.cpp:45) [121]  (2.82 ns)
	'add' operation of DSP[123] ('ret.V', pool_core/pool_core.cpp:45) [123]  (2.73 ns)
	'add' operation ('ret.V', pool_core/pool_core.cpp:45) [124]  (0 ns)
	'add' operation ('feature_in2_sum', pool_core/pool_core.cpp:45) [125]  (4.02 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (pool_core/pool_core.cpp:45) [128]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (pool_core/pool_core.cpp:45) [128]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (pool_core/pool_core.cpp:45) [128]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (pool_core/pool_core.cpp:45) [128]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (pool_core/pool_core.cpp:45) [128]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (pool_core/pool_core.cpp:45) [128]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (pool_core/pool_core.cpp:45) [128]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (pool_core/pool_core.cpp:45) [129]  (8.75 ns)

 <State 36>: 6.75ns
The critical path consists of the following:
	'fcmp' operation ('tmp_26', pool_core/pool_core.cpp:45) [143]  (5.25 ns)
	'and' operation ('tmp_27', pool_core/pool_core.cpp:45) [144]  (0.8 ns)
	'select' operation ('sum_3_feature_in_loa', pool_core/pool_core.cpp:45) [145]  (0.705 ns)

 <State 37>: 9.57ns
The critical path consists of the following:
	'mul' operation of DSP[179] ('ret.V', pool_core/pool_core.cpp:43) [177]  (2.82 ns)
	'add' operation of DSP[179] ('ret.V', pool_core/pool_core.cpp:43) [179]  (2.73 ns)
	'add' operation ('ret.V', pool_core/pool_core.cpp:43) [180]  (0 ns)
	'add' operation ('feature_in2_sum6', pool_core/pool_core.cpp:43) [181]  (4.02 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (pool_core/pool_core.cpp:43) [184]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (pool_core/pool_core.cpp:43) [184]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (pool_core/pool_core.cpp:43) [184]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (pool_core/pool_core.cpp:43) [184]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (pool_core/pool_core.cpp:43) [184]  (8.75 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (pool_core/pool_core.cpp:43) [184]  (8.75 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (pool_core/pool_core.cpp:43) [184]  (8.75 ns)

 <State 45>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (pool_core/pool_core.cpp:43) [185]  (8.75 ns)

 <State 46>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('sum', pool_core/pool_core.cpp:43) [186]  (8.59 ns)

 <State 47>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('sum', pool_core/pool_core.cpp:43) [186]  (8.59 ns)

 <State 48>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('sum', pool_core/pool_core.cpp:43) [186]  (8.59 ns)

 <State 49>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('sum', pool_core/pool_core.cpp:43) [186]  (8.59 ns)

 <State 50>: 1.08ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum') with incoming values : ('p_sum', pool_core/pool_core.cpp:29) ('sum_3_feature_in_loa', pool_core/pool_core.cpp:45) ('feature_in_load_1_su', pool_core/pool_core.cpp:44) ('sum', pool_core/pool_core.cpp:43) [189]  (1.08 ns)

 <State 51>: 0ns
The critical path consists of the following:

 <State 52>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('sum', pool_core/pool_core.cpp:50) [196]  (7.2 ns)

 <State 53>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('sum', pool_core/pool_core.cpp:50) [196]  (7.2 ns)

 <State 54>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('sum', pool_core/pool_core.cpp:50) [196]  (7.2 ns)

 <State 55>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('sum', pool_core/pool_core.cpp:50) [196]  (7.2 ns)

 <State 56>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('sum', pool_core/pool_core.cpp:50) [196]  (7.2 ns)

 <State 57>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('sum', pool_core/pool_core.cpp:50) [196]  (7.2 ns)

 <State 58>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('sum', pool_core/pool_core.cpp:50) [196]  (7.2 ns)

 <State 59>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('sum', pool_core/pool_core.cpp:50) [196]  (7.2 ns)

 <State 60>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('sum', pool_core/pool_core.cpp:50) [196]  (7.2 ns)

 <State 61>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('sum', pool_core/pool_core.cpp:50) [196]  (7.2 ns)

 <State 62>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('sum', pool_core/pool_core.cpp:50) [196]  (7.2 ns)

 <State 63>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (pool_core/pool_core.cpp:51) [207]  (8.75 ns)

 <State 64>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (pool_core/pool_core.cpp:51) [208]  (8.75 ns)

 <State 65>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (pool_core/pool_core.cpp:51) [209]  (8.75 ns)

 <State 66>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (pool_core/pool_core.cpp:51) [209]  (8.75 ns)

 <State 67>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (pool_core/pool_core.cpp:51) [209]  (8.75 ns)

 <State 68>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (pool_core/pool_core.cpp:51) [209]  (8.75 ns)

 <State 69>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (pool_core/pool_core.cpp:51) [209]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
