#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Mar 04 10:02:38 2016
# Process ID: 5488
# Current directory: C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent652 C:\Users\Adrián\Desktop\Proyecto_Graduacion\CORDIC_LN_1\CORDIC_LN_1.xpr
# Log file: C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/vivado.log
# Journal file: C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/proyecto/Proyecto_De_Graduacion-master/Coprocesador_CORDIC_RTL/d_ff_en.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/proyecto/Proyecto_De_Graduacion-master/Coprocesador_CORDIC_RTL/Mux_2x1.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/proyecto/Proyecto_De_Graduacion-master/Coprocesador_CORDIC_RTL/CORDIC_FSM.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/proyecto/Proyecto_De_Graduacion-master/Coprocesador_CORDIC_RTL/Op_Select.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/proyecto/Proyecto_De_Graduacion-master/Coprocesador_CORDIC_RTL/sign_inverter.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/proyecto/Proyecto_De_Graduacion-master/Coprocesador_CORDIC_RTL/Simple_Subt.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/proyecto/Proyecto_De_Graduacion-master/Coprocesador_CORDIC_RTL/univ_bin_counter.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/proyecto/Proyecto_De_Graduacion-master/Coprocesador_CORDIC_RTL/Mux_3x1.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 665.402 ; gain = 91.773
add_files -norecurse {C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/S_SUBT.v C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/LUT_SHIFT.v C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/Mux_2x1.v C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/SIGN.v C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/Mux_3x1.v C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/FF_D.v C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/S_ADD.v}
WARNING: [filemgmt 56-12] File 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/LUT_SHIFT.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/SIGN.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/S_ADD.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
remove_files {C:/Users/Adrián/Desktop/Proyecto_Graduacion/proyecto/Proyecto_De_Graduacion-master/Coprocesador_CORDIC_RTL/CORDIC_FSM.v C:/Users/Adrián/Desktop/Proyecto_Graduacion/proyecto/Proyecto_De_Graduacion-master/Coprocesador_CORDIC_RTL/Mux_2x1.v C:/Users/Adrián/Desktop/Proyecto_Graduacion/proyecto/Proyecto_De_Graduacion-master/Coprocesador_CORDIC_RTL/Mux_3x1.v C:/Users/Adrián/Desktop/Proyecto_Graduacion/proyecto/Proyecto_De_Graduacion-master/Coprocesador_CORDIC_RTL/Op_Select.v C:/Users/Adrián/Desktop/Proyecto_Graduacion/proyecto/Proyecto_De_Graduacion-master/Coprocesador_CORDIC_RTL/Simple_Subt.v C:/Users/Adrián/Desktop/Proyecto_Graduacion/proyecto/Proyecto_De_Graduacion-master/Coprocesador_CORDIC_RTL/d_ff_en.v C:/Users/Adrián/Desktop/Proyecto_Graduacion/proyecto/Proyecto_De_Graduacion-master/Coprocesador_CORDIC_RTL/sign_inverter.v C:/Users/Adrián/Desktop/Proyecto_Graduacion/proyecto/Proyecto_De_Graduacion-master/Coprocesador_CORDIC_RTL/univ_bin_counter.v}
remove_files -fileset sim_1 C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/FF_D_TEST.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_SIGN.v C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_Mux_2x1.v C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_LUT_SHIFT.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_Mux_3x1.v w ]
add_files -fileset sim_1 C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_Mux_3x1.v
update_compile_order -fileset sim_1
set_property top TB_Mux_2x1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_Mux_2x1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_Mux_2x1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/Mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_Mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_Mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c4ade31944674c4ea159cf54a4e37095 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_Mux_2x1_behav xil_defaultlib.TB_Mux_2x1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux_2x1
Compiling module xil_defaultlib.TB_Mux_2x1
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_Mux_2x1_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xsim.dir/TB_Mux_2x1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 04 10:24:30 2016...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 698.824 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Mux_2x1_behav -key {Behavioral:sim_1:Functional:TB_Mux_2x1} -tclbatch {TB_Mux_2x1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source TB_Mux_2x1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 704.539 ; gain = 5.715
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Mux_2x1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 704.539 ; gain = 5.715
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 739.246 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_Mux_2x1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_Mux_2x1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/Mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_Mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_Mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c4ade31944674c4ea159cf54a4e37095 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_Mux_2x1_behav xil_defaultlib.TB_Mux_2x1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux_2x1
Compiling module xil_defaultlib.TB_Mux_2x1
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_Mux_2x1_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xsim.dir/TB_Mux_2x1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 04 10:27:30 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 739.246 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Mux_2x1_behav -key {Behavioral:sim_1:Functional:TB_Mux_2x1} -tclbatch {TB_Mux_2x1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source TB_Mux_2x1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Mux_2x1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 739.246 ; gain = 0.000
set_property top TB_Mux_3x1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_Mux_2x1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_Mux_3x1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_Mux_3x1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/Mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_Mux_3x1
ERROR: [VRFC 10-91] D_2 is not declared [C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_Mux_3x1.v:53]
ERROR: [VRFC 10-1040] module TB_Mux_3x1 ignored due to previous errors [C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_Mux_3x1.v:23]
INFO: [USF-XSim-99] Step results log file:'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_Mux_2x1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_Mux_3x1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_Mux_3x1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c4ade31944674c4ea159cf54a4e37095 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_Mux_3x1_behav xil_defaultlib.TB_Mux_3x1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux_3x1
Compiling module xil_defaultlib.TB_Mux_3x1
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_Mux_3x1_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xsim.dir/TB_Mux_3x1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 04 10:31:12 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 739.246 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Mux_3x1_behav -key {Behavioral:sim_1:Functional:TB_Mux_3x1} -tclbatch {TB_Mux_3x1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source TB_Mux_3x1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Mux_3x1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 739.246 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_FF_D.v w ]
add_files -fileset sim_1 C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_FF_D.v
update_compile_order -fileset sim_1
set_property top TB_FF_D [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_Mux_2x1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_Mux_3x1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_FF_D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_FF_D_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/FF_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FF_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_FF_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_FF_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c4ade31944674c4ea159cf54a4e37095 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_FF_D_behav xil_defaultlib.TB_FF_D xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FF_D
Compiling module xil_defaultlib.TB_FF_D
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_FF_D_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xsim.dir/TB_FF_D_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 49.227 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 04 10:43:12 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 756.711 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_FF_D_behav -key {Behavioral:sim_1:Functional:TB_FF_D} -tclbatch {TB_FF_D.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source TB_FF_D.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_FF_D_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 756.711 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 759.504 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_Mux_2x1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_Mux_3x1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_FF_D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_FF_D_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/FF_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FF_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_FF_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_FF_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c4ade31944674c4ea159cf54a4e37095 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_FF_D_behav xil_defaultlib.TB_FF_D xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FF_D
Compiling module xil_defaultlib.TB_FF_D
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_FF_D_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xsim.dir/TB_FF_D_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 04 10:45:52 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 759.504 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_FF_D_behav -key {Behavioral:sim_1:Functional:TB_FF_D} -tclbatch {TB_FF_D.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source TB_FF_D.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_FF_D_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 759.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 759.504 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_Mux_2x1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_Mux_3x1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_FF_D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_FF_D_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/FF_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FF_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_FF_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_FF_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c4ade31944674c4ea159cf54a4e37095 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_FF_D_behav xil_defaultlib.TB_FF_D xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FF_D
Compiling module xil_defaultlib.TB_FF_D
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_FF_D_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xsim.dir/TB_FF_D_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 48.738 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 04 10:47:33 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 759.504 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_FF_D_behav -key {Behavioral:sim_1:Functional:TB_FF_D} -tclbatch {TB_FF_D.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source TB_FF_D.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 759.504 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_FF_D_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 759.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 759.504 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_Mux_2x1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_Mux_3x1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_FF_D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_FF_D_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/FF_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FF_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_FF_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_FF_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c4ade31944674c4ea159cf54a4e37095 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_FF_D_behav xil_defaultlib.TB_FF_D xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FF_D
Compiling module xil_defaultlib.TB_FF_D
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_FF_D_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xsim.dir/TB_FF_D_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 04 10:49:34 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 759.504 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_FF_D_behav -key {Behavioral:sim_1:Functional:TB_FF_D} -tclbatch {TB_FF_D.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source TB_FF_D.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_FF_D_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 759.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 759.504 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_Mux_2x1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_Mux_3x1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_FF_D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_FF_D_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/FF_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FF_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_FF_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_FF_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c4ade31944674c4ea159cf54a4e37095 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_FF_D_behav xil_defaultlib.TB_FF_D xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FF_D
Compiling module xil_defaultlib.TB_FF_D
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_FF_D_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xsim.dir/TB_FF_D_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 04 10:51:28 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 759.504 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_FF_D_behav -key {Behavioral:sim_1:Functional:TB_FF_D} -tclbatch {TB_FF_D.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source TB_FF_D.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_FF_D_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 759.504 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_S_ADD.v w ]
add_files -fileset sim_1 C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_S_ADD.v
update_compile_order -fileset sim_1
set_property top TB_S_ADD [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_FF_D_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_Mux_2x1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_Mux_3x1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_S_ADD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_S_ADD_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/S_ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_S_ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_S_ADD
ERROR: [VRFC 10-91] CLK is not declared [C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_S_ADD.v:61]
ERROR: [VRFC 10-1040] module TB_S_ADD ignored due to previous errors [C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_S_ADD.v:23]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 765.855 ; gain = 0.000
INFO: [USF-XSim-99] Step results log file:'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 765.855 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_FF_D_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_Mux_2x1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_Mux_3x1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_S_ADD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_S_ADD_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/S_ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_S_ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_S_ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c4ade31944674c4ea159cf54a4e37095 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_S_ADD_behav xil_defaultlib.TB_S_ADD xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.S_ADD
Compiling module xil_defaultlib.TB_S_ADD
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_S_ADD_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xsim.dir/TB_S_ADD_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 04 11:09:33 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 765.855 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_S_ADD_behav -key {Behavioral:sim_1:Functional:TB_S_ADD} -tclbatch {TB_S_ADD.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source TB_S_ADD.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_S_ADD_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 766.750 ; gain = 0.895
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 773.043 ; gain = 1.547
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_FF_D_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_Mux_2x1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_Mux_3x1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_S_ADD' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_S_ADD_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/S_ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_S_ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_S_ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c4ade31944674c4ea159cf54a4e37095 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_S_ADD_behav xil_defaultlib.TB_S_ADD xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.S_ADD
Compiling module xil_defaultlib.TB_S_ADD
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_S_ADD_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xsim.dir/TB_S_ADD_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 04 11:10:40 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 773.043 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_S_ADD_behav -key {Behavioral:sim_1:Functional:TB_S_ADD} -tclbatch {TB_S_ADD.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source TB_S_ADD.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_S_ADD_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 773.043 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_S_SUBT.v w ]
add_files -fileset sim_1 C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_S_SUBT.v
update_compile_order -fileset sim_1
set_property top TB_S_SUBT [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_FF_D_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_Mux_2x1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_Mux_3x1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_S_ADD_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_S_SUBT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_S_SUBT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/S_SUBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_SUBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_S_SUBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_S_SUBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c4ade31944674c4ea159cf54a4e37095 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_S_SUBT_behav xil_defaultlib.TB_S_SUBT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.S_SUBT
Compiling module xil_defaultlib.TB_S_SUBT
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_S_SUBT_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xsim.dir/TB_S_SUBT_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 04 11:15:02 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 774.180 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_S_SUBT_behav -key {Behavioral:sim_1:Functional:TB_S_SUBT} -tclbatch {TB_S_SUBT.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source TB_S_SUBT.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_S_SUBT_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 774.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_FF_D_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_Mux_2x1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_Mux_3x1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_S_ADD_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_S_SUBT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_S_SUBT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/S_SUBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_SUBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_S_SUBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_S_SUBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c4ade31944674c4ea159cf54a4e37095 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_S_SUBT_behav xil_defaultlib.TB_S_SUBT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.S_SUBT
Compiling module xil_defaultlib.TB_S_SUBT
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_S_SUBT_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xsim.dir/TB_S_SUBT_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 04 11:17:08 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 774.180 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_S_SUBT_behav -key {Behavioral:sim_1:Functional:TB_S_SUBT} -tclbatch {TB_S_SUBT.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source TB_S_SUBT.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_S_SUBT_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 774.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 783.164 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_FF_D_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_Mux_2x1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_Mux_3x1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/TB_S_ADD_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_S_SUBT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_S_SUBT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/S_SUBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_SUBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_S_SUBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_S_SUBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c4ade31944674c4ea159cf54a4e37095 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_S_SUBT_behav xil_defaultlib.TB_S_SUBT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.S_SUBT
Compiling module xil_defaultlib.TB_S_SUBT
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_S_SUBT_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xsim.dir/TB_S_SUBT_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 04 11:29:50 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 783.164 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_S_SUBT_behav -key {Behavioral:sim_1:Functional:TB_S_SUBT} -tclbatch {TB_S_SUBT.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source TB_S_SUBT.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_S_SUBT_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 783.164 ; gain = 0.000
close [ open C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/COUNTER_5B.v w ]
add_files C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/COUNTER_5B.v
update_compile_order -fileset sources_1
current_sim simulation_8
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 783.164 ; gain = 0.000
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 783.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 783.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 783.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 783.164 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_COUNTER_5B.v w ]
add_files -fileset sim_1 C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_COUNTER_5B.v
update_compile_order -fileset sim_1
set_property top TB_COUNTER_5B [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_COUNTER_5B' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_COUNTER_5B_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sources_1/new/COUNTER_5B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COUNTER_5B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.srcs/sim_1/new/TB_COUNTER_5B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_COUNTER_5B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c4ade31944674c4ea159cf54a4e37095 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_COUNTER_5B_behav xil_defaultlib.TB_COUNTER_5B xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.COUNTER_5B
Compiling module xil_defaultlib.TB_COUNTER_5B
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_COUNTER_5B_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav/xsim.dir/TB_COUNTER_5B_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 04 11:54:37 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 783.164 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adrián/Desktop/Proyecto_Graduacion/CORDIC_LN_1/CORDIC_LN_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_COUNTER_5B_behav -key {Behavioral:sim_1:Functional:TB_COUNTER_5B} -tclbatch {TB_COUNTER_5B.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source TB_COUNTER_5B.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_COUNTER_5B_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 783.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 783.164 ; gain = 0.000
save_project_as project_1 C:/project_1 -force
save_project_as: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 783.164 ; gain = 0.000
project_1
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/project_1/project_1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 04 12:55:12 2016...
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 783.164 ; gain = 0.000
create_project project_2 D:/proyecto/Proyecto_De_Graduacion-master/Proyecto_version_inicial_Diego/project_2
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/proyecto/Proyecto_De_Graduacion-master/Proyecto_version_inicial_Diego/project_2'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 783.164 ; gain = 0.000
import_xise D:/proyecto/Proyecto_De_Graduacion-master/Proyecto_version_inicial_Diego/Proyecto_version_inicial_Diego.xise
INFO: [Project 1-195] The current run uses Vivado Strategies; hence no ISE run options will be mapped to this run during the import operation.
                           Please see the summary report file for details.

INFO: [Project 1-52] Generating summary report file 'D:/proyecto/Proyecto_De_Graduacion-master/Proyecto_version_inicial_Diego/project_2/import_ise_summary.txt'...
INFO: [Project 1-88] Report file generated.

WARNING: [Project 1-91] Some exceptions were encountered while importing contents of the ISE project file. Please review the "EXCEPTIONS" section in the summary log file D:/proyecto/Proyecto_De_Graduacion-master/Proyecto_version_inicial_Diego/project_2/import_ise_summary.txt at line 41 for details.

INFO: [Coretcl 2-54] ISE import finished.
import_xise: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 783.164 ; gain = 0.000
