/**
 * Copyright (c) 2025 Huawei Technologies Co., Ltd.
 * This program is free software, you can redistribute it and/or modify it under the terms and conditions of
 * CANN Open Software License Agreement Version 2.0 (the "License").
 * Please refer to the License for details. You may not use this file except in compliance with the License.
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
 * INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
 * See LICENSE in the root of the software repository for the full text of the License.
 */

#include "ccu_kernel_all_to_all_mesh2die.h"
#include "ccu_kernel_alg_base.h"

namespace ops_hccl {

constexpr uint32_t PEER_BATCH_SIZE = 32;
constexpr int OUTPUT_XN_ID = 1;
constexpr int TOKEN_XN_ID = 2;
constexpr int CKE_IDX_0 = 0;
constexpr int POST_SYNC_ID = 3;

static CcuResult InitResource(AllToAllMesh2DieContext& ctx)
{
    const auto* arg = ctx.arg;
    if (arg->channelCount == 0 && !(arg->withMyRank)) {
        HCCL_ERROR("[CcuKernelAllToAllMesh2Die] RankId[%u] channels is empty", arg->rankId);
        return CCU_E_INTERNAL;
    }
    ctx.virRankSize = arg->channelCount + 1;

    ctx.output.resize(ctx.virRankSize);
    ctx.token.resize(ctx.virRankSize);
    for (u64 id = 0; id < arg->channelCount; id++) {
        ctx.output[id] = ccu::GetResByChannel<ccu::Variable>(arg->channels[id], OUTPUT_XN_ID);
        ctx.token[id] = ccu::GetResByChannel<ccu::Variable>(arg->channels[id], TOKEN_XN_ID);
    }

    ctx.logicRankSize = arg->withMyRank ? arg->channelCount + 1 : arg->channelCount;

    ctx.eventGroup.Init(ctx.logicRankSize);

    return CCU_SUCCESS;
}

static CcuResult LoadArgs(AllToAllMesh2DieContext& ctx)
{
    const auto* arg = ctx.arg;
    uint32_t cnt = 0;
    CCU_CHK_RET(ccu::LoadArg(ctx.input, cnt++));
    CCU_CHK_RET(ccu::LoadArg(ctx.output[ctx.virRankSize - 1], cnt++));
    CCU_CHK_RET(ccu::LoadArg(ctx.token[ctx.virRankSize - 1], cnt++));
    CCU_CHK_RET(ccu::LoadArg(ctx.sliceSize, cnt++));
    CCU_CHK_RET(ccu::LoadArg(ctx.inputSliceStride, cnt++));
    CCU_CHK_RET(ccu::LoadArg(ctx.outputoffset, cnt++));
    CCU_CHK_RET(ccu::LoadArg(ctx.groupOpSize.addrOffset, cnt++));
    CCU_CHK_RET(ccu::LoadArg(ctx.groupOpSize.loopParam, cnt++));
    CCU_CHK_RET(ccu::LoadArg(ctx.groupOpSize.parallelParam, cnt++));
    CCU_CHK_RET(ccu::LoadArg(ctx.groupOpSize.residual, cnt++));

    return CCU_SUCCESS;
}

static void PreSync(AllToAllMesh2DieContext& ctx)
{
    const auto* arg = ctx.arg;
    for (uint32_t i = 0; i < arg->channelCount; i++) {
        ccu::WriteVariableWithNotify(
            arg->channels[i], ctx.output[ctx.virRankSize - 1], OUTPUT_XN_ID, CKE_IDX_0, 1 << OUTPUT_XN_ID);
        ccu::WriteVariableWithNotify(
            arg->channels[i], ctx.token[ctx.virRankSize - 1], TOKEN_XN_ID, CKE_IDX_0, 1 << TOKEN_XN_ID);
    }
    uint32_t waitBits = (1 << OUTPUT_XN_ID) | (1 << TOKEN_XN_ID);
    for (uint32_t i = 0; i < arg->channelCount; i++) {
        ccu::NotifyWait(arg->channels[i], CKE_IDX_0, waitBits);
    }
}

static void PostSync(AllToAllMesh2DieContext& ctx)
{
    const auto* arg = ctx.arg;
    for (uint32_t i = 0; i < arg->channelCount; i++) {
        ccu::NotifyRecord(arg->channels[i], CKE_IDX_0, 1 << POST_SYNC_ID);
    }
    for (uint32_t i = 0; i < arg->channelCount; i++) {
        ccu::NotifyWait(arg->channels[i], CKE_IDX_0, 1 << POST_SYNC_ID);
    }
}

static uint32_t CalcDstRank(AllToAllMesh2DieContext& ctx, uint32_t peerId)
{
    const auto* arg = ctx.arg;
    if (peerId >= arg->rankGroup.size()) {
        HCCL_ERROR("[CcuKernelAllToAllMesh2Die][CalcDstRank] Unexpected peerId[%u]", peerId);
    }
    return arg->rankGroup[peerId];
}

static void CalcSrcDstAddrs(
    AllToAllMesh2DieContext& ctx, std::vector<ccu::LocalAddr>& src, std::vector<ccu::RemoteAddr>& dst,
    ccu::LocalAddr& localSrc, ccu::LocalAddr& localDst)
{
    const auto* arg = ctx.arg;
    for (uint64_t r = 0; r < ctx.logicRankSize; r++) {
        const u32 dstRank = CalcDstRank(ctx, r);
        src[r].token = ctx.token[r];
        dst[r].token = ctx.token[r];

        src[r].addr = ctx.input;

        dst[r].addr = ctx.output[r];
        dst[r].addr += ctx.outputoffset;
        for (uint64_t i = 0; i < dstRank; i++) {
            src[r].addr += ctx.inputSliceStride;
        }
    }
    if (arg->withMyRank) {
        const u32 withDstRank = CalcDstRank(ctx, ctx.logicRankSize - 1);

        localSrc.token = ctx.token[ctx.logicRankSize - 1];
        localSrc.addr = ctx.input;

        localDst.token = ctx.token[ctx.logicRankSize - 1];
        localDst.addr = ctx.output[ctx.logicRankSize - 1];
        localDst.addr += ctx.outputoffset;
        for (uint64_t i = 0; i < withDstRank; i++) {
            localSrc.addr += ctx.inputSliceStride;
        }
    }
}

static CcuResult DoRepeatAllToAll(AllToAllMesh2DieContext& ctx)
{
    const auto* arg = ctx.arg;
    std::vector<ccu::LocalAddr> src(ctx.logicRankSize);
    std::vector<ccu::RemoteAddr> dst(ctx.logicRankSize);
    ccu::LocalAddr localSrc;
    ccu::LocalAddr localDst;

    CalcSrcDstAddrs(ctx, src, dst, localSrc, localDst);

    // 单 kernel 同时通信对端数超过阈值时，分批 Write+Wait 以避免 UB 拥塞
    uint32_t logicSize = static_cast<uint32_t>(ctx.logicRankSize);
    uint32_t numBatches = (logicSize + PEER_BATCH_SIZE - 1) / PEER_BATCH_SIZE;

    u32 channelsIdx = 0;
    for (uint32_t batch = 0; batch < numBatches; batch++) {
        uint32_t start = batch * PEER_BATCH_SIZE;
        uint32_t end = start + PEER_BATCH_SIZE;
        if (end > logicSize) {
            end = logicSize;
        }

        for (uint32_t r = start; r < end; r++) {
            if (arg->withMyRank && r == logicSize - 1) {
                GroupCopy(ctx, localDst, localSrc, ctx.groupOpSize, GetCcuVersion());
                continue;
            }
            CCU_IF(ctx.sliceSize != 0)
            {
                ccu::Write(
                    arg->channels[channelsIdx], dst[r], src[r], ctx.sliceSize, ctx.eventGroup.GetEvent(r),
                    ctx.eventGroup.GetMask(r));
            }
            CCU_ELSE { CCU_CHK_RET(ctx.eventGroup.Record(r)); }
            channelsIdx++;
        }

        if (arg->withMyRank && (logicSize - 1) >= start && (logicSize - 1) < end) {
            CCU_CHK_RET(ctx.eventGroup.WaitRangeExcept(start, end, logicSize - 1));
        } else {
            CCU_CHK_RET(ctx.eventGroup.WaitRange(start, end));
        }
    }

    return CCU_SUCCESS;
}

CcuResult CcuAllToAllMesh2DieKernel(CcuKernelArg arg)
{
    auto* kernelArg = static_cast<CcuKernelArgAllToAllMesh2Die*>(arg);
    AllToAllMesh2DieContext ctx;
    ctx.arg = kernelArg;
    ctx.resourceAllocated = false;
    ctx.moConfig.msInterleave = 0;
    ctx.moConfig.loopCount = 0;
    ctx.moConfig.memSlice = 0;
    ctx.moRes.eventCount = 0;
    ctx.moRes.bufCount = 0;
    ctx.enginePool = 0;

    HCCL_INFO("[ccuAllToAllMesh2Die_kernel] AllToAllMesh2Die run.");
    CCU_CHK_RET(InitResource(ctx));
    CCU_CHK_RET(LoadArgs(ctx));
    PreSync(ctx);
    CCU_CHK_RET(DoRepeatAllToAll(ctx));
    PostSync(ctx);
    HCCL_INFO("[ccuAllToAllMesh2Die_kernel] AllToAllMesh2Die end.");
    return CCU_SUCCESS;
}

} // namespace ops_hccl
