# async-fifo-cdc-sv
CDC-safe asynchronous FIFO in SystemVerilog with Gray pointers and independent clock domains
