# TCL File Generated by Component Editor 21.1
# Wed May 14 06:26:46 EDT 2025
# DO NOT MODIFY


# 
# aes_scheduler "AES_SCHEDULER" v1.0
#  2025.05.14.06:26:46
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module aes_scheduler
# 
set_module_property DESCRIPTION ""
set_module_property NAME aes_scheduler
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME AES_SCHEDULER
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL aes_scheduler
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file aes_scheduler.sv SYSTEM_VERILOG PATH aes_scheduler.sv TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter N_CORES STRING 10
set_parameter_property N_CORES DEFAULT_VALUE 10
set_parameter_property N_CORES DISPLAY_NAME N_CORES
set_parameter_property N_CORES TYPE STRING
set_parameter_property N_CORES UNITS None
set_parameter_property N_CORES HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point avalon_streaming_source
# 
add_interface avalon_streaming_source avalon_streaming start
set_interface_property avalon_streaming_source associatedClock clock
set_interface_property avalon_streaming_source associatedReset reset
set_interface_property avalon_streaming_source dataBitsPerSymbol 32
set_interface_property avalon_streaming_source errorDescriptor ""
set_interface_property avalon_streaming_source firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_source maxChannel 0
set_interface_property avalon_streaming_source readyLatency 0
set_interface_property avalon_streaming_source ENABLED true
set_interface_property avalon_streaming_source EXPORT_OF ""
set_interface_property avalon_streaming_source PORT_NAME_MAP ""
set_interface_property avalon_streaming_source CMSIS_SVD_VARIABLES ""
set_interface_property avalon_streaming_source SVD_ADDRESS_GROUP ""

add_interface_port avalon_streaming_source source_data data Output 32
add_interface_port avalon_streaming_source source_ready ready Input 1
add_interface_port avalon_streaming_source source_valid valid Output 1


# 
# connection point avalon_streaming_sink
# 
add_interface avalon_streaming_sink avalon_streaming end
set_interface_property avalon_streaming_sink associatedClock clock
set_interface_property avalon_streaming_sink associatedReset reset
set_interface_property avalon_streaming_sink dataBitsPerSymbol 32
set_interface_property avalon_streaming_sink errorDescriptor ""
set_interface_property avalon_streaming_sink firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_sink maxChannel 0
set_interface_property avalon_streaming_sink readyLatency 0
set_interface_property avalon_streaming_sink ENABLED true
set_interface_property avalon_streaming_sink EXPORT_OF ""
set_interface_property avalon_streaming_sink PORT_NAME_MAP ""
set_interface_property avalon_streaming_sink CMSIS_SVD_VARIABLES ""
set_interface_property avalon_streaming_sink SVD_ADDRESS_GROUP ""

add_interface_port avalon_streaming_sink sink_data data Input 32
add_interface_port avalon_streaming_sink sink_ready ready Output 1
add_interface_port avalon_streaming_sink sink_valid valid Input 1


# 
# connection point start_mode_conduit
# 
add_interface start_mode_conduit conduit end
set_interface_property start_mode_conduit associatedClock clock
set_interface_property start_mode_conduit associatedReset reset
set_interface_property start_mode_conduit ENABLED true
set_interface_property start_mode_conduit EXPORT_OF ""
set_interface_property start_mode_conduit PORT_NAME_MAP ""
set_interface_property start_mode_conduit CMSIS_SVD_VARIABLES ""
set_interface_property start_mode_conduit SVD_ADDRESS_GROUP ""

add_interface_port start_mode_conduit mode mode Input 1
add_interface_port start_mode_conduit start start Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset rst reset Input 1


# 
# connection point round_key_conduit
# 
add_interface round_key_conduit conduit end
set_interface_property round_key_conduit associatedClock clock
set_interface_property round_key_conduit associatedReset reset
set_interface_property round_key_conduit ENABLED true
set_interface_property round_key_conduit EXPORT_OF ""
set_interface_property round_key_conduit PORT_NAME_MAP ""
set_interface_property round_key_conduit CMSIS_SVD_VARIABLES ""
set_interface_property round_key_conduit SVD_ADDRESS_GROUP ""

add_interface_port round_key_conduit round_key_addr round_key_addr Output 4
add_interface_port round_key_conduit round_key round_key Input 128

