$date
	Sat Sep 02 22:24:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PC_Control_tb $end
$var wire 32 ! PC [31:0] $end
$var reg 32 " Imm [31:0] $end
$var reg 2 # PC_Sel [1:0] $end
$var reg 32 $ R_rs1 [31:0] $end
$var reg 1 % branch $end
$var reg 1 & clk $end
$scope module _inst_PC_control $end
$var wire 32 ' Imm [31:0] $end
$var wire 2 ( PC_Sel [1:0] $end
$var wire 32 ) R_rs1 [31:0] $end
$var wire 1 & clk $end
$var wire 1 % s_branch $end
$var reg 32 * PC [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 *
b0 )
b0 (
b0 '
0&
0%
b0 $
b0 #
b0 "
b0 !
$end
#1
b100 !
b100 *
1&
#2
0&
#3
b1010 "
b1010 '
1%
b1 #
b1 (
#6
b1110 !
b1110 *
1&
#7
0&
#8
0%
b11111111111111111111111111110110 "
b11111111111111111111111111110110 '
b10 #
b10 (
#11
b100 !
b100 *
1&
#12
0&
#13
b1000000000000000 $
b1000000000000000 )
b0 "
b0 '
b11 #
b11 (
#16
b1000000000000000 !
b1000000000000000 *
1&
#17
0&
#18
b0 $
b0 )
b11111111111111111000000000000000 "
b11111111111111111000000000000000 '
b1 #
b1 (
#21
b1000000000000100 !
b1000000000000100 *
1&
#22
0&
#23
b10 #
b10 (
#26
b100 !
b100 *
1&
#27
0&
#31
b11111111111111111000000000000100 !
b11111111111111111000000000000100 *
1&
#32
0&
#36
b11111111111111110000000000000100 !
b11111111111111110000000000000100 *
1&
#37
0&
#41
b11111111111111101000000000000100 !
b11111111111111101000000000000100 *
1&
#42
0&
#46
b11111111111111100000000000000100 !
b11111111111111100000000000000100 *
1&
#47
0&
#51
b11111111111111011000000000000100 !
b11111111111111011000000000000100 *
1&
#52
0&
#56
b11111111111111010000000000000100 !
b11111111111111010000000000000100 *
1&
#57
0&
#61
b11111111111111001000000000000100 !
b11111111111111001000000000000100 *
1&
#62
0&
#1062
