<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn170615142037"></A><B><U><big>pn170615142037</big></U></B>
#Start recording tcl command: 6/15/2017 11:13:05
#Project Location: C:/Final_Array_Test/FPGA10; Project name: FPGA10
prj_project new -name "FPGA10" -impl "impl1" -dev LFE5U-85F-8BG756C -synthesis "synplify"
prj_project save
prj_src add "C:/Final_Array_Test/FPGA10/sys_pll/sys_pll.sbx"
sbp_design open -dsgn "C:/Final_Array_Test/FPGA10/sys_pll/sys_pll.sbx"
set currentPath [pwd];set tmp_autopath $auto_path
cd "C:/Final_Array_Test/FPGA10/sys_pll"
source "C:/Final_Array_Test/FPGA10/sys_pll/generate_core.tcl"
set auto_path $tmp_autopath;cd $currentPath
prj_src add "C:/Final_Array_Test/FPGA10/FPGA10.v"
launch_synplify_prj impl1
prj_run Translate -impl impl1
prj_run Translate -impl impl1
sbp_design open -dsgn "C:/Final_Array_Test/FPGA10/sys_pll/sys_pll.sbx"
sbp_design open -dsgn "C:/Final_Array_Test/FPGA10/sys_pll/sys_pll.sbx"
set currentPath [pwd];set tmp_autopath $auto_path
cd "C:/Final_Array_Test/FPGA10/sys_pll"
source "C:/Final_Array_Test/FPGA10/sys_pll/generate_core.tcl"
set auto_path $tmp_autopath;cd $currentPath
sbp_design open -dsgn "C:/Final_Array_Test/FPGA10/sys_pll/sys_pll.sbx"
set currentPath [pwd];set tmp_autopath $auto_path
cd "C:/Final_Array_Test/FPGA10/sys_pll"
source "C:/Final_Array_Test/FPGA10/sys_pll/generate_core.tcl"
set auto_path $tmp_autopath;cd $currentPath
prj_run Translate -impl impl1
prj_run Translate -impl impl1
prj_run Translate -impl impl1
#Stop recording: 6/15/2017 14:20:37



<A name="pn170627121707"></A><B><U><big>pn170627121707</big></U></B>
#Start recording tcl command: 6/27/2017 11:31:27
#Project Location: C:/Cu_Suicide_Heat_Test/FPGA10; Project name: FPGA10
prj_project open "C:/Cu_Suicide_Heat_Test/FPGA10/FPGA10.ldf"
sbp_design open -dsgn "C:/Cu_Suicide_Heat_Test/FPGA10/sys_pll/sys_pll.sbx"
set currentPath [pwd];set tmp_autopath $auto_path
cd "C:/Cu_Suicide_Heat_Test/FPGA10/sys_pll"
source "C:/Cu_Suicide_Heat_Test/FPGA10/sys_pll/generate_core.tcl"
set auto_path $tmp_autopath;cd $currentPath
sbp_design open -dsgn "C:/Cu_Suicide_Heat_Test/FPGA10/sys_pll/sys_pll.sbx"
#Stop recording: 6/27/2017 12:17:07



<A name="pn170627125437"></A><B><U><big>pn170627125437</big></U></B>
#Start recording tcl command: 6/27/2017 12:54:31
#Project Location: C:/Cu_Suicide_Heat_Test/FPGA10; Project name: FPGA10
prj_project open "C:/Cu_Suicide_Heat_Test/FPGA10/FPGA10.ldf"
#Stop recording: 6/27/2017 12:54:37



<A name="pn170627130643"></A><B><U><big>pn170627130643</big></U></B>
#Start recording tcl command: 6/27/2017 11:50:51
#Project Location: C:/Cu_Suicide_Heat_Test/FPGA10; Project name: FPGA10
prj_project open "C:/Cu_Suicide_Heat_Test/FPGA10/FPGA10.ldf"
prj_run Translate -impl impl1
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Translate -impl impl1
prj_run Translate -impl impl1
prj_run Map -impl impl1 -task MapTrace
prj_run Map -impl impl1 -task MapTrace
prj_run Map -impl impl1 -task MapTrace
prj_run Map -impl impl1 -task MapTrace
prj_run Map -impl impl1 -task MapTrace
prj_run PAR -impl impl1 -task IOTiming
prj_run PAR -impl impl1 -task IOTiming
prj_run Map -impl impl1 -task MapTrace
prj_run Map -impl impl1 -task MapTrace
prj_run PAR -impl impl1 -task IOTiming
prj_run Export -impl impl1 -task Bitgen
sbp_design open -dsgn "C:/Cu_Suicide_Heat_Test/FPGA10/sys_pll/sys_pll.sbx"
prj_run Translate -impl impl1
prj_run Map -impl impl1 -task MapTrace
sbp_design open -dsgn "C:/Cu_Suicide_Heat_Test/FPGA10/sys_pll/sys_pll.sbx"
sbp_design open -dsgn "C:/Cu_Suicide_Heat_Test/FPGA10/sys_pll/sys_pll.sbx"
set currentPath [pwd];set tmp_autopath $auto_path
cd "C:/Cu_Suicide_Heat_Test/FPGA10/sys_pll"
source "C:/Cu_Suicide_Heat_Test/FPGA10/sys_pll/generate_core.tcl"
set auto_path $tmp_autopath;cd $currentPath
sbp_design open -dsgn "C:/Cu_Suicide_Heat_Test/FPGA10/sys_pll/sys_pll.sbx"
set currentPath [pwd];set tmp_autopath $auto_path
cd "C:/Cu_Suicide_Heat_Test/FPGA10/sys_pll"
source "C:/Cu_Suicide_Heat_Test/FPGA10/sys_pll/generate_core.tcl"
set auto_path $tmp_autopath;cd $currentPath
prj_run Map -impl impl1 -task MapTrace
prj_run Export -impl impl1 -task Bitgen
#Stop recording: 6/27/2017 13:06:43



<A name="pn170627132657"></A><B><U><big>pn170627132657</big></U></B>
#Start recording tcl command: 6/27/2017 13:26:45
#Project Location: C:/Cu_Suicide_Heat_Test/FPGA10; Project name: FPGA10
prj_project open "C:/Cu_Suicide_Heat_Test/FPGA10/FPGA10.ldf"
#Stop recording: 6/27/2017 13:26:57



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
