
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Tue Oct 29 18:01:45 2024
| Design       : hsst_top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                                                          
*********************************************************************************************************************************************************************************************************************************************************
                                                                                                                                                  Clock   Non-clock                                                                                      
 Clock                                                                                          Period       Waveform       Type                  Loads       Loads  Sources                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 eth_rxc                                                                                        8.000        {0 4}          Declared                  0           2  {eth_rxc}                                                                           
   eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred  8.000        {0 4}          Generated (eth_rxc)       1           0  {eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT1} 
   eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred  8.000        {0 4}          Generated (eth_rxc)     919           1  {eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0} 
 hsst_top|free_clk                                                                              1000.000     {0 500}        Declared               4125           0  {free_clk}                                                                          
 pll_1|pll_1_inst/u_pll_e3/CLKOUT1                                                              1000.000     {0 500}        Declared                228           0  {pll_1_inst/u_pll_e3/goppll/CLKOUT1}                                                
 hsst_top|pixclk_in                                                                             1000.000     {0 500}        Declared                 51           0  {pixclk_in}                                                                         
 pll_1|pll_1_inst/u_pll_e3/CLKOUT0                                                              1000.000     {0 500}        Declared                 66           1  {pll_1_inst/u_pll_e3/goppll/CLKOUT0}                                                
 pll_1|pll_1_inst/u_pll_e3/CLKOUT2                                                              1000.000     {0 500}        Declared                 98           1  {pll_1_inst/u_pll_e3/goppll/CLKOUT2}                                                
 DebugCore_JCLK                                                                                 50.000       {0 25}         Declared                284           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER}                                     
 DebugCore_CAPTURE                                                                              100.000      {25 75}        Declared                 11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}                                        
=========================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               hsst_top|free_clk                         
 Inferred_clock_group_1        asynchronous               pll_1|pll_1_inst/u_pll_e3/CLKOUT1         
 Inferred_clock_group_2        asynchronous               hsst_top|pixclk_in                        
 Inferred_clock_group_3        asynchronous               pll_1|pll_1_inst/u_pll_e3/CLKOUT0         
 Inferred_clock_group_4        asynchronous               pll_1|pll_1_inst/u_pll_e3/CLKOUT2         
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 hsst_top|free_clk            1.000 MHz     122.684 MHz       1000.000          8.151        991.849
 pll_1|pll_1_inst/u_pll_e3/CLKOUT1
                              1.000 MHz     177.778 MHz       1000.000          5.625        994.375
 hsst_top|pixclk_in           1.000 MHz     225.581 MHz       1000.000          4.433        995.567
 pll_1|pll_1_inst/u_pll_e3/CLKOUT0
                              1.000 MHz      88.590 MHz       1000.000         11.288        988.712
 eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                            125.000 MHz     168.379 MHz          8.000          5.939          2.061
 pll_1|pll_1_inst/u_pll_e3/CLKOUT2
                              1.000 MHz     230.256 MHz       1000.000          4.343        995.657
 DebugCore_JCLK              20.000 MHz      88.417 MHz         50.000         11.310         38.690
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|free_clk      hsst_top|free_clk          991.849       0.000              0          14470
 pll_1|pll_1_inst/u_pll_e3/CLKOUT1
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT1
                                                   994.375       0.000              0           1069
 hsst_top|pixclk_in     hsst_top|pixclk_in         995.567       0.000              0            152
 pll_1|pll_1_inst/u_pll_e3/CLKOUT0
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT0
                                                   988.712       0.000              0            249
 eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.061       0.000              0           3041
 pll_1|pll_1_inst/u_pll_e3/CLKOUT2
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT2
                                                   995.657       0.000              0            463
 DebugCore_JCLK         DebugCore_JCLK              23.130       0.000              0           1674
 DebugCore_CAPTURE      DebugCore_JCLK              20.588       0.000              0            128
 DebugCore_JCLK         DebugCore_CAPTURE           47.843       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|free_clk      hsst_top|free_clk            0.282       0.000              0          14470
 pll_1|pll_1_inst/u_pll_e3/CLKOUT1
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT1
                                                     0.244       0.000              0           1069
 hsst_top|pixclk_in     hsst_top|pixclk_in           0.345       0.000              0            152
 pll_1|pll_1_inst/u_pll_e3/CLKOUT0
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT0
                                                     0.307       0.000              0            249
 eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.276       0.000              0           3041
 pll_1|pll_1_inst/u_pll_e3/CLKOUT2
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT2
                                                     0.374       0.000              0            463
 DebugCore_JCLK         DebugCore_JCLK               0.343       0.000              0           1674
 DebugCore_CAPTURE      DebugCore_JCLK              24.642       0.000              0            128
 DebugCore_JCLK         DebugCore_CAPTURE            0.290       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|free_clk      hsst_top|free_clk          997.113       0.000              0            259
 hsst_top|pixclk_in     hsst_top|pixclk_in         997.571       0.000              0             48
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|free_clk      hsst_top|free_clk            0.641       0.000              0            259
 hsst_top|pixclk_in     hsst_top|pixclk_in           0.975       0.000              0             48
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|free_clk                                 498.100       0.000              0           4125
 pll_1|pll_1_inst/u_pll_e3/CLKOUT1                 499.102       0.000              0            228
 hsst_top|pixclk_in                                499.102       0.000              0             51
 eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred
                                                     2.483       0.000              0              1
 pll_1|pll_1_inst/u_pll_e3/CLKOUT0                 499.102       0.000              0             66
 eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.483       0.000              0            919
 pll_1|pll_1_inst/u_pll_e3/CLKOUT2                 498.100       0.000              0             98
 DebugCore_JCLK                                     24.102       0.000              0            284
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|free_clk      hsst_top|free_clk          994.073       0.000              0          14470
 pll_1|pll_1_inst/u_pll_e3/CLKOUT1
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT1
                                                   996.040       0.000              0           1069
 hsst_top|pixclk_in     hsst_top|pixclk_in         996.867       0.000              0            152
 pll_1|pll_1_inst/u_pll_e3/CLKOUT0
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT0
                                                   992.045       0.000              0            249
 eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     3.678       0.000              0           3041
 pll_1|pll_1_inst/u_pll_e3/CLKOUT2
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT2
                                                   996.899       0.000              0            463
 DebugCore_JCLK         DebugCore_JCLK              23.639       0.000              0           1674
 DebugCore_CAPTURE      DebugCore_JCLK              21.934       0.000              0            128
 DebugCore_JCLK         DebugCore_CAPTURE           48.350       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|free_clk      hsst_top|free_clk            0.246       0.000              0          14470
 pll_1|pll_1_inst/u_pll_e3/CLKOUT1
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT1
                                                     0.178       0.000              0           1069
 hsst_top|pixclk_in     hsst_top|pixclk_in           0.254       0.000              0            152
 pll_1|pll_1_inst/u_pll_e3/CLKOUT0
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT0
                                                     0.264       0.000              0            249
 eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.199       0.000              0           3041
 pll_1|pll_1_inst/u_pll_e3/CLKOUT2
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT2
                                                     0.266       0.000              0            463
 DebugCore_JCLK         DebugCore_JCLK               0.266       0.000              0           1674
 DebugCore_CAPTURE      DebugCore_JCLK              24.893       0.000              0            128
 DebugCore_JCLK         DebugCore_CAPTURE            0.459       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|free_clk      hsst_top|free_clk          997.908       0.000              0            259
 hsst_top|pixclk_in     hsst_top|pixclk_in         998.260       0.000              0             48
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|free_clk      hsst_top|free_clk            0.487       0.000              0            259
 hsst_top|pixclk_in     hsst_top|pixclk_in           0.725       0.000              0             48
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|free_clk                                 498.480       0.000              0           4125
 pll_1|pll_1_inst/u_pll_e3/CLKOUT1                 499.282       0.000              0            228
 hsst_top|pixclk_in                                499.282       0.000              0             51
 eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred
                                                     2.787       0.000              0              1
 pll_1|pll_1_inst/u_pll_e3/CLKOUT0                 499.282       0.000              0             66
 eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.787       0.000              0            919
 pll_1|pll_1_inst/u_pll_e3/CLKOUT2                 498.480       0.000              0             98
 DebugCore_JCLK                                     24.282       0.000              0            284
 DebugCore_CAPTURE                                  49.504       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[12][15]/opit_0_L5Q_perm/CLK
Endpoint    : adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227/gopapm/X[11]
Path Group  : hsst_top|free_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.585       5.427         free_clk_g       
 CLMA_250_69/CLK                                                           r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[12][15]/opit_0_L5Q_perm/CLK

 CLMA_250_69/Q3                    tco                   0.288       5.715 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[12][15]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.630       6.345         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[12] [15]
 CLMA_262_56/Y1                    td                    0.304       6.649 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m1_m1_15/gateop_perm/Z
                                   net (fanout=4)        0.397       7.046         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N6731
 CLMA_262_60/COUT                  td                    0.507       7.553 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m1_a1_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.553         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10280
 CLMA_262_68/Y1                    td                    0.498       8.051 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m1_a1_1_5/gateop_A2/Y1
                                   net (fanout=2)        0.713       8.764         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N4764
                                   td                    0.474       9.238 f       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_2_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.238         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10227
 CLMS_262_53/Y3                    td                    0.501       9.739 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_2_6/gateop_A2/Y1
                                   net (fanout=1)        0.398      10.137         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N3742
 CLMA_262_56/Y0                    td                    0.320      10.457 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_8/gateop/Y
                                   net (fanout=1)        0.620      11.077         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N494
 CLMA_250_52/Y2                    td                    0.459      11.536 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N190.lt_15/gateop_perm/Y
                                   net (fanout=1)        0.396      11.932         _N15             
 CLMA_250_49/Y0                    td                    0.210      12.142 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[11][11]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.306      12.448         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N687 [11]
 APM_258_40/X[11]                                                          r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227/gopapm/X[11]

 Data arrival time                                                  12.448         Logic Levels: 7  
                                                                                   Logic: 3.561ns(50.719%), Route: 3.460ns(49.281%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.074    1000.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047    1001.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1001.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.564         _N59             
 USCM_84_108/CLK_USCM              td                    0.000    1003.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.531    1005.095         free_clk_g       
 APM_258_40/CLK                                                            r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227/gopapm/CLK
 clock pessimism                                         0.296    1005.391                          
 clock uncertainty                                      -0.050    1005.341                          

 Setup time                                             -1.044    1004.297                          

 Data required time                                               1004.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.297                          
 Data arrival time                                                  12.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.849                          
====================================================================================================

====================================================================================================

Startpoint  : adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[12][15]/opit_0_L5Q_perm/CLK
Endpoint    : adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227/gopapm/Y[11]
Path Group  : hsst_top|free_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.585       5.427         free_clk_g       
 CLMA_250_69/CLK                                                           r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[12][15]/opit_0_L5Q_perm/CLK

 CLMA_250_69/Q3                    tco                   0.288       5.715 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[12][15]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.630       6.345         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[12] [15]
 CLMA_262_56/Y1                    td                    0.304       6.649 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m1_m1_15/gateop_perm/Z
                                   net (fanout=4)        0.397       7.046         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N6731
 CLMA_262_60/COUT                  td                    0.507       7.553 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m1_a1_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.553         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10280
 CLMA_262_68/Y1                    td                    0.498       8.051 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m1_a1_1_5/gateop_A2/Y1
                                   net (fanout=2)        0.713       8.764         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N4764
                                   td                    0.474       9.238 f       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_2_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.238         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10227
 CLMS_262_53/Y3                    td                    0.501       9.739 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_2_6/gateop_A2/Y1
                                   net (fanout=1)        0.398      10.137         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N3742
 CLMA_262_56/Y0                    td                    0.320      10.457 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_8/gateop/Y
                                   net (fanout=1)        0.620      11.077         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N494
 CLMA_250_52/Y2                    td                    0.459      11.536 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N190.lt_15/gateop_perm/Y
                                   net (fanout=1)        0.396      11.932         _N15             
 CLMA_250_49/Y0                    td                    0.210      12.142 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[11][11]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.306      12.448         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N687 [11]
 APM_258_40/Y[11]                                                          r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227/gopapm/Y[11]

 Data arrival time                                                  12.448         Logic Levels: 7  
                                                                                   Logic: 3.561ns(50.719%), Route: 3.460ns(49.281%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.074    1000.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047    1001.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1001.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.564         _N59             
 USCM_84_108/CLK_USCM              td                    0.000    1003.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.531    1005.095         free_clk_g       
 APM_258_40/CLK                                                            r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227/gopapm/CLK
 clock pessimism                                         0.296    1005.391                          
 clock uncertainty                                      -0.050    1005.341                          

 Setup time                                             -1.008    1004.333                          

 Data required time                                               1004.333                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.333                          
 Data arrival time                                                  12.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.885                          
====================================================================================================

====================================================================================================

Startpoint  : adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[12][11]/opit_0/CLK
Endpoint    : adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227/gopapm/X[11]
Path Group  : hsst_top|free_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.585       5.427         free_clk_g       
 CLMA_222_192/CLK                                                          r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[12][11]/opit_0/CLK

 CLMA_222_192/Q0                   tco                   0.289       5.716 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[12][11]/opit_0/Q
                                   net (fanout=48)       1.043       6.759         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[12] [11]
 CLMA_254_172/Y3                   td                    0.210       6.969 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[11][15]/opit_0_L5Q_perm/Z
                                   net (fanout=4)        0.404       7.373         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N687 [15]
                                   td                    0.474       7.847 f       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.847         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N9166
 CLMA_250_177/Y3                   td                    0.501       8.348 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_2/gateop_A2/Y1
                                   net (fanout=1)        0.397       8.745         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N5459
                                   td                    0.327       9.072 f       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_1_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.072         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N10442
 CLMA_250_180/Y2                   td                    0.271       9.343 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_1_6/gateop_A2/Y0
                                   net (fanout=1)        0.402       9.745         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N4101
 CLMS_246_177/COUT                 td                    0.348      10.093 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.093         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N9682
 CLMS_246_181/Y0                   td                    0.269      10.362 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_8/gateop/Y
                                   net (fanout=1)        0.396      10.758         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N1167
 CLMA_242_180/Y2                   td                    0.459      11.217 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N190.lt_15/gateop_perm/Y
                                   net (fanout=1)        0.454      11.671         _N31             
 CLMA_254_180/Y1                   td                    0.304      11.975 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[11][11]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.400      12.375         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N687 [11]
 APM_258_176/X[11]                                                         r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227/gopapm/X[11]

 Data arrival time                                                  12.375         Logic Levels: 7  
                                                                                   Logic: 3.452ns(49.683%), Route: 3.496ns(50.317%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.074    1000.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047    1001.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1001.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.564         _N59             
 USCM_84_108/CLK_USCM              td                    0.000    1003.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.531    1005.095         free_clk_g       
 APM_258_176/CLK                                                           r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227/gopapm/CLK
 clock pessimism                                         0.296    1005.391                          
 clock uncertainty                                      -0.050    1005.341                          

 Setup time                                             -1.044    1004.297                          

 Data required time                                               1004.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.297                          
 Data arrival time                                                  12.375                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.922                          
====================================================================================================

====================================================================================================

Startpoint  : adc_fft_top_inst_1/fft_data_gen_inst/fft_working/opit_0_L5Q_perm/CLK
Endpoint    : adc_fft_top_inst_1/fft_data_gen_inst/data_in_5_2/ram32x1dp/WE
Path Group  : hsst_top|free_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.554  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.927
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.531       5.095         free_clk_g       
 CLMA_202_224/CLK                                                          r       adc_fft_top_inst_1/fft_data_gen_inst/fft_working/opit_0_L5Q_perm/CLK

 CLMA_202_224/Q2                   tco                   0.224       5.319 f       adc_fft_top_inst_1/fft_data_gen_inst/fft_working/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.394       5.713         adc_fft_top_inst_1/fft_data_gen_inst/fft_working
 CLMA_194_232/Y2                   td                    0.347       6.060 r       adc_fft_top_inst_1/fft_data_gen_inst/data_in_5_0_we/gateop_perm/Z
                                   net (fanout=8)        0.614       6.674         adc_fft_top_inst_1/fft_data_gen_inst/_N10597
 CLMS_198_241/RS                                                           r       adc_fft_top_inst_1/fft_data_gen_inst/data_in_5_2/ram32x1dp/WE

 Data arrival time                                                   6.674         Logic Levels: 1  
                                                                                   Logic: 0.571ns(36.162%), Route: 1.008ns(63.838%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.937       5.779         free_clk_g       
 CLMA_186_264/Y3                   td                    0.287       6.066 r       hsst_ad_inst/N20/gateop_perm/Z
                                   net (fanout=70)       0.861       6.927         ad_clk_1         
 CLMS_198_241/CLK                                                          r       adc_fft_top_inst_1/fft_data_gen_inst/data_in_5_2/ram32x1dp/WCLK
 clock pessimism                                        -0.278       6.649                          
 clock uncertainty                                       0.000       6.649                          

 Hold time                                              -0.257       6.392                          

 Data required time                                                  6.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.392                          
 Data arrival time                                                   6.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : adc_fft_top_inst_1/fft_data_gen_inst/fft_working/opit_0_L5Q_perm/CLK
Endpoint    : adc_fft_top_inst_1/fft_data_gen_inst/data_in_7_4/ram32x1dp/WE
Path Group  : hsst_top|free_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.807
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.531       5.095         free_clk_g       
 CLMA_202_224/CLK                                                          r       adc_fft_top_inst_1/fft_data_gen_inst/fft_working/opit_0_L5Q_perm/CLK

 CLMA_202_224/Q2                   tco                   0.228       5.323 r       adc_fft_top_inst_1/fft_data_gen_inst/fft_working/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.485       5.808         adc_fft_top_inst_1/fft_data_gen_inst/fft_working
 CLMA_194_241/Y1                   td                    0.330       6.138 r       adc_fft_top_inst_1/fft_data_gen_inst/data_in_7_0_we/gateop_perm/Z
                                   net (fanout=8)        0.445       6.583         adc_fft_top_inst_1/fft_data_gen_inst/_N10613
 CLMS_198_257/RS                                                           r       adc_fft_top_inst_1/fft_data_gen_inst/data_in_7_4/ram32x1dp/WE

 Data arrival time                                                   6.583         Logic Levels: 1  
                                                                                   Logic: 0.558ns(37.500%), Route: 0.930ns(62.500%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.937       5.779         free_clk_g       
 CLMA_186_264/Y3                   td                    0.287       6.066 r       hsst_ad_inst/N20/gateop_perm/Z
                                   net (fanout=70)       0.741       6.807         ad_clk_1         
 CLMS_198_257/CLK                                                          r       adc_fft_top_inst_1/fft_data_gen_inst/data_in_7_4/ram32x1dp/WCLK
 clock pessimism                                        -0.278       6.529                          
 clock uncertainty                                       0.000       6.529                          

 Hold time                                              -0.257       6.272                          

 Data required time                                                  6.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.272                          
 Data arrival time                                                   6.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.311                          
====================================================================================================

====================================================================================================

Startpoint  : adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[6][13]/opit_0_L5Q_perm/CLK
Endpoint    : adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[5][13]/opit_0_L5Q_perm/L4
Path Group  : hsst_top|free_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.531       5.095         free_clk_g       
 CLMS_214_37/CLK                                                           r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[6][13]/opit_0_L5Q_perm/CLK

 CLMS_214_37/Q1                    tco                   0.224       5.319 f       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[6][13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.085       5.404         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[6] [13]
 CLMA_214_36/C4                                                            f       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[5][13]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.404         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.585       5.427         free_clk_g       
 CLMA_214_36/CLK                                                           r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[5][13]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Hold time                                              -0.034       5.090                          

 Data required time                                                  5.090                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.090                          
 Data arrival time                                                   5.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl_inst/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       1.078         cfg_clk          
 USCM_84_113/CLK_USCM              td                    0.000       1.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.585       2.663         ntclkbufg_3      
 CLMS_314_133/CLK                                                          r       ms72xx_ctl_inst/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_314_133/Q1                   tco                   0.291       2.954 r       ms72xx_ctl_inst/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.547       3.501         ms72xx_ctl_inst/ms7200_ctl/dri_cnt [4]
 CLMA_318_140/Y3                   td                    0.287       3.788 r       ms72xx_ctl_inst/ms7200_ctl/dri_cnt[8:0]_254/gateop_perm/Z
                                   net (fanout=1)        0.264       4.052         ms72xx_ctl_inst/ms7200_ctl/_N20341
 CLMS_318_137/Y0                   td                    0.210       4.262 r       ms72xx_ctl_inst/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=6)        0.405       4.667         ms72xx_ctl_inst/ms7200_ctl/_N20437
 CLMA_314_140/Y1                   td                    0.212       4.879 r       ms72xx_ctl_inst/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=15)       0.578       5.457         ms72xx_ctl_inst/ms7200_ctl/N261
 CLMA_310_128/Y3                   td                    0.210       5.667 r       ms72xx_ctl_inst/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.461       6.128         ms72xx_ctl_inst/ms7200_ctl/N2093 [4]
 CLMS_310_141/Y3                   td                    0.459       6.587 r       ms72xx_ctl_inst/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.125       6.712         ms72xx_ctl_inst/ms7200_ctl/state_n [1]
 CLMA_310_140/Y3                   td                    0.197       6.909 f       ms72xx_ctl_inst/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.576       7.485         ms72xx_ctl_inst/ms7200_ctl/N8
 CLMA_302_129/CE                                                           f       ms72xx_ctl_inst/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   7.485         Logic Levels: 6  
                                                                                   Logic: 1.866ns(38.698%), Route: 2.956ns(61.302%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000    1000.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059    1001.059         cfg_clk          
 USCM_84_113/CLK_USCM              td                    0.000    1001.059 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.531    1002.590         ntclkbufg_3      
 CLMA_302_129/CLK                                                          r       ms72xx_ctl_inst/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.037    1002.627                          
 clock uncertainty                                      -0.150    1002.477                          

 Setup time                                             -0.617    1001.860                          

 Data required time                                               1001.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.860                          
 Data arrival time                                                   7.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.375                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl_inst/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       1.078         cfg_clk          
 USCM_84_113/CLK_USCM              td                    0.000       1.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.585       2.663         ntclkbufg_3      
 CLMS_314_133/CLK                                                          r       ms72xx_ctl_inst/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_314_133/Q1                   tco                   0.291       2.954 r       ms72xx_ctl_inst/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.547       3.501         ms72xx_ctl_inst/ms7200_ctl/dri_cnt [4]
 CLMA_318_140/Y3                   td                    0.287       3.788 r       ms72xx_ctl_inst/ms7200_ctl/dri_cnt[8:0]_254/gateop_perm/Z
                                   net (fanout=1)        0.264       4.052         ms72xx_ctl_inst/ms7200_ctl/_N20341
 CLMS_318_137/Y0                   td                    0.210       4.262 r       ms72xx_ctl_inst/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=6)        0.405       4.667         ms72xx_ctl_inst/ms7200_ctl/_N20437
 CLMA_314_140/Y1                   td                    0.212       4.879 r       ms72xx_ctl_inst/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=15)       0.578       5.457         ms72xx_ctl_inst/ms7200_ctl/N261
 CLMA_310_128/Y3                   td                    0.210       5.667 r       ms72xx_ctl_inst/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.461       6.128         ms72xx_ctl_inst/ms7200_ctl/N2093 [4]
 CLMS_310_141/Y3                   td                    0.459       6.587 r       ms72xx_ctl_inst/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.125       6.712         ms72xx_ctl_inst/ms7200_ctl/state_n [1]
 CLMA_310_140/Y3                   td                    0.197       6.909 f       ms72xx_ctl_inst/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.576       7.485         ms72xx_ctl_inst/ms7200_ctl/N8
 CLMA_302_129/CE                                                           f       ms72xx_ctl_inst/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   7.485         Logic Levels: 6  
                                                                                   Logic: 1.866ns(38.698%), Route: 2.956ns(61.302%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000    1000.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059    1001.059         cfg_clk          
 USCM_84_113/CLK_USCM              td                    0.000    1001.059 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.531    1002.590         ntclkbufg_3      
 CLMA_302_129/CLK                                                          r       ms72xx_ctl_inst/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.037    1002.627                          
 clock uncertainty                                      -0.150    1002.477                          

 Setup time                                             -0.617    1001.860                          

 Data required time                                               1001.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.860                          
 Data arrival time                                                   7.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.375                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl_inst/ms7200_ctl/addr[1]/opit_0_inv_L5Q_perm/CE
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       1.078         cfg_clk          
 USCM_84_113/CLK_USCM              td                    0.000       1.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.585       2.663         ntclkbufg_3      
 CLMS_314_133/CLK                                                          r       ms72xx_ctl_inst/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_314_133/Q1                   tco                   0.291       2.954 r       ms72xx_ctl_inst/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.547       3.501         ms72xx_ctl_inst/ms7200_ctl/dri_cnt [4]
 CLMA_318_140/Y3                   td                    0.287       3.788 r       ms72xx_ctl_inst/ms7200_ctl/dri_cnt[8:0]_254/gateop_perm/Z
                                   net (fanout=1)        0.264       4.052         ms72xx_ctl_inst/ms7200_ctl/_N20341
 CLMS_318_137/Y0                   td                    0.210       4.262 r       ms72xx_ctl_inst/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=6)        0.405       4.667         ms72xx_ctl_inst/ms7200_ctl/_N20437
 CLMA_314_140/Y1                   td                    0.212       4.879 r       ms72xx_ctl_inst/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=15)       0.578       5.457         ms72xx_ctl_inst/ms7200_ctl/N261
 CLMA_310_128/Y3                   td                    0.210       5.667 r       ms72xx_ctl_inst/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.255       5.922         ms72xx_ctl_inst/ms7200_ctl/N2093 [4]
 CLMA_310_128/Y2                   td                    0.210       6.132 r       ms72xx_ctl_inst/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=12)       0.531       6.663         ms72xx_ctl_inst/ms7200_ctl/N1955
 CLMA_302_136/CECO                 td                    0.184       6.847 r       ms72xx_ctl_inst/ms7200_ctl/data_in[7]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       6.847         ntR988           
 CLMA_302_140/CECO                 td                    0.184       7.031 r       ms72xx_ctl_inst/ms7200_ctl/data_in[3]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       7.031         ntR987           
 CLMA_302_144/CECI                                                         r       ms72xx_ctl_inst/ms7200_ctl/addr[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.031         Logic Levels: 7  
                                                                                   Logic: 1.788ns(40.934%), Route: 2.580ns(59.066%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000    1000.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059    1001.059         cfg_clk          
 USCM_84_113/CLK_USCM              td                    0.000    1001.059 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.531    1002.590         ntclkbufg_3      
 CLMA_302_144/CLK                                                          r       ms72xx_ctl_inst/ms7200_ctl/addr[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.037    1002.627                          
 clock uncertainty                                      -0.150    1002.477                          

 Setup time                                             -0.729    1001.748                          

 Data required time                                               1001.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.748                          
 Data arrival time                                                   7.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.717                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst/ms7200_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : ms72xx_ctl_inst/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[6]
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       1.059         cfg_clk          
 USCM_84_113/CLK_USCM              td                    0.000       1.059 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.531       2.590         ntclkbufg_3      
 CLMA_302_137/CLK                                                          r       ms72xx_ctl_inst/ms7200_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMA_302_137/Q1                   tco                   0.224       2.814 f       ms72xx_ctl_inst/ms7200_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.217       3.031         ms72xx_ctl_inst/ms7200_ctl/cmd_index [1]
 DRM_306_128/ADA0[6]                                                       f       ms72xx_ctl_inst/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[6]

 Data arrival time                                                   3.031         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.794%), Route: 0.217ns(49.206%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       1.078         cfg_clk          
 USCM_84_113/CLK_USCM              td                    0.000       1.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.585       2.663         ntclkbufg_3      
 DRM_306_128/CLKA[0]                                                       r       ms72xx_ctl_inst/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.037       2.626                          
 clock uncertainty                                       0.000       2.626                          

 Hold time                                               0.161       2.787                          

 Data required time                                                  2.787                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.787                          
 Data arrival time                                                   3.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst/iic_dri_rx/pluse_1d/opit_0_inv/CLK
Endpoint    : ms72xx_ctl_inst/iic_dri_rx/pluse_2d/opit_0_inv/D
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.073

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       1.059         cfg_clk          
 USCM_84_113/CLK_USCM              td                    0.000       1.059 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.531       2.590         ntclkbufg_3      
 CLMA_294_124/CLK                                                          r       ms72xx_ctl_inst/iic_dri_rx/pluse_1d/opit_0_inv/CLK

 CLMA_294_124/Q3                   tco                   0.221       2.811 f       ms72xx_ctl_inst/iic_dri_rx/pluse_1d/opit_0_inv/Q
                                   net (fanout=1)        0.084       2.895         ms72xx_ctl_inst/iic_dri_rx/pluse_1d
 CLMA_294_124/AD                                                           f       ms72xx_ctl_inst/iic_dri_rx/pluse_2d/opit_0_inv/D

 Data arrival time                                                   2.895         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       1.078         cfg_clk          
 USCM_84_113/CLK_USCM              td                    0.000       1.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.585       2.663         ntclkbufg_3      
 CLMA_294_124/CLK                                                          r       ms72xx_ctl_inst/iic_dri_rx/pluse_2d/opit_0_inv/CLK
 clock pessimism                                        -0.073       2.590                          
 clock uncertainty                                       0.000       2.590                          

 Hold time                                               0.053       2.643                          

 Data required time                                                  2.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.643                          
 Data arrival time                                                   2.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst/iic_dri_rx/receiv_data[3]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl_inst/iic_dri_rx/data_out[3]/opit_0/D
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       1.059         cfg_clk          
 USCM_84_113/CLK_USCM              td                    0.000       1.059 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.531       2.590         ntclkbufg_3      
 CLMS_298_133/CLK                                                          r       ms72xx_ctl_inst/iic_dri_rx/receiv_data[3]/opit_0_inv/CLK

 CLMS_298_133/Q1                   tco                   0.224       2.814 f       ms72xx_ctl_inst/iic_dri_rx/receiv_data[3]/opit_0_inv/Q
                                   net (fanout=2)        0.188       3.002         ms72xx_ctl_inst/iic_dri_rx/receiv_data [3]
 CLMA_298_132/CD                                                           f       ms72xx_ctl_inst/iic_dri_rx/data_out[3]/opit_0/D

 Data arrival time                                                   3.002         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.369%), Route: 0.188ns(45.631%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       1.078         cfg_clk          
 USCM_84_113/CLK_USCM              td                    0.000       1.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.585       2.663         ntclkbufg_3      
 CLMA_298_132/CLK                                                          r       ms72xx_ctl_inst/iic_dri_rx/data_out[3]/opit_0/CLK
 clock pessimism                                        -0.044       2.619                          
 clock uncertainty                                       0.000       2.619                          

 Hold time                                               0.053       2.672                          

 Data required time                                                  2.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.672                          
 Data arrival time                                                   3.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.330                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/CLK
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0
Path Group  : hsst_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.311
  Launch Clock Delay      :  5.646
  Clock Pessimism Removal :  0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.708       5.646         ntclkbufg_6      
 CLMA_118_332/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/CLK

 CLMA_118_332/Q1                   tco                   0.291       5.937 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/Q
                                   net (fanout=5)        0.420       6.357         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2 [11]
 CLMA_122_324/Y2                   td                    0.286       6.643 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_4/gateop_perm/Z
                                   net (fanout=5)        0.442       7.085         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [7]
 CLMA_122_316/Y0                   td                    0.320       7.405 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_6/gateop_perm/Z
                                   net (fanout=3)        0.400       7.805         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [5]
 CLMS_118_317/Y1                   td                    0.288       8.093 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_9/gateop_perm/Z
                                   net (fanout=1)        0.399       8.492         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [2]
                                   td                    0.477       8.969 f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.969         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.co [2]
 CLMS_122_317/COUT                 td                    0.058       9.027 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.027         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.co [6]
 CLMS_122_321/Y1                   td                    0.180       9.207 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.588       9.795         _N56             
 CLMA_126_328/B0                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0

 Data arrival time                                                   9.795         Logic Levels: 5  
                                                                                   Logic: 1.900ns(45.794%), Route: 2.249ns(54.206%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N57             
 USCM_84_111/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.652    1005.311         ntclkbufg_6      
 CLMA_126_328/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.299    1005.610                          
 clock uncertainty                                      -0.050    1005.560                          

 Setup time                                             -0.198    1005.362                          

 Data required time                                               1005.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.362                          
 Data arrival time                                                   9.795                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.567                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/L2
Path Group  : hsst_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.311
  Launch Clock Delay      :  5.646
  Clock Pessimism Removal :  0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.708       5.646         ntclkbufg_6      
 CLMA_126_317/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_126_317/Q1                   tco                   0.291       5.937 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        0.255       6.192         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [1]
                                   td                    0.474       6.666 f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.666         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9869
 CLMA_126_317/COUT                 td                    0.058       6.724 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.724         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9871
 CLMA_126_321/Y1                   td                    0.498       7.222 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.457       7.679         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [5]
 CLMS_122_333/A2                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/L2

 Data arrival time                                                   7.679         Logic Levels: 2  
                                                                                   Logic: 1.321ns(64.978%), Route: 0.712ns(35.022%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N57             
 USCM_84_111/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.652    1005.311         ntclkbufg_6      
 CLMS_122_333/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.299    1005.610                          
 clock uncertainty                                      -0.050    1005.560                          

 Setup time                                             -0.388    1005.172                          

 Data required time                                               1005.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.172                          
 Data arrival time                                                   7.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.493                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/L3
Path Group  : hsst_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.311
  Launch Clock Delay      :  5.646
  Clock Pessimism Removal :  0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.708       5.646         ntclkbufg_6      
 CLMA_126_317/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_126_317/Q1                   tco                   0.291       5.937 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        0.255       6.192         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [1]
                                   td                    0.474       6.666 f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.666         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9869
 CLMA_126_317/COUT                 td                    0.058       6.724 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.724         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9871
                                   td                    0.058       6.782 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.782         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9873
 CLMA_126_321/Y2                   td                    0.271       7.053 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.602       7.655         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [6]
 CLMS_122_333/C3                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/L3

 Data arrival time                                                   7.655         Logic Levels: 2  
                                                                                   Logic: 1.152ns(57.342%), Route: 0.857ns(42.658%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N57             
 USCM_84_111/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.652    1005.311         ntclkbufg_6      
 CLMS_122_333/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.299    1005.610                          
 clock uncertainty                                      -0.050    1005.560                          

 Setup time                                             -0.398    1005.162                          

 Data required time                                               1005.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.162                          
 Data arrival time                                                   7.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.507                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/D
Path Group  : hsst_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.646
  Launch Clock Delay      :  5.311
  Clock Pessimism Removal :  -0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.652       5.311         ntclkbufg_6      
 CLMA_126_324/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK

 CLMA_126_324/Q3                   tco                   0.221       5.532 f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/Q
                                   net (fanout=1)        0.213       5.745         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr1 [9]
 CLMA_122_324/AD                                                           f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/D

 Data arrival time                                                   5.745         Logic Levels: 0  
                                                                                   Logic: 0.221ns(50.922%), Route: 0.213ns(49.078%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.708       5.646         ntclkbufg_6      
 CLMA_122_324/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/CLK
 clock pessimism                                        -0.299       5.347                          
 clock uncertainty                                       0.000       5.347                          

 Hold time                                               0.053       5.400                          

 Data required time                                                  5.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.400                          
 Data arrival time                                                   5.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[10]
Path Group  : hsst_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.646
  Launch Clock Delay      :  5.311
  Clock Pessimism Removal :  -0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.652       5.311         ntclkbufg_6      
 CLMA_126_325/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_126_325/Q0                   tco                   0.226       5.537 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        0.347       5.884         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [8]
 DRM_142_316/ADA0[10]                                                      r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[10]

 Data arrival time                                                   5.884         Logic Levels: 0  
                                                                                   Logic: 0.226ns(39.442%), Route: 0.347ns(60.558%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.708       5.646         ntclkbufg_6      
 DRM_142_316/CLKA[0]                                                       r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.299       5.347                          
 clock uncertainty                                       0.000       5.347                          

 Hold time                                               0.165       5.512                          

 Data required time                                                  5.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.512                          
 Data arrival time                                                   5.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.372                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[12]/opit_0_inv_AQ/CLK
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L0
Path Group  : hsst_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.646
  Launch Clock Delay      :  5.311
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.652       5.311         ntclkbufg_6      
 CLMA_126_329/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[12]/opit_0_inv_AQ/CLK

 CLMA_126_329/Q0                   tco                   0.222       5.533 f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[12]/opit_0_inv_AQ/Q
                                   net (fanout=4)        0.087       5.620         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wbin [12]
 CLMA_126_328/A0                                                           f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.620         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.708       5.646         ntclkbufg_6      
 CLMA_126_328/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.306       5.340                          
 clock uncertainty                                       0.000       5.340                          

 Hold time                                              -0.094       5.246                          

 Data required time                                                  5.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.246                          
 Data arrival time                                                   5.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : dram_ctrl_inst/dram_rd_addr[6]/opit_0_A2Q21/CLK
Endpoint    : dram_ctrl_inst/dram_rd_addr[8]/opit_0_L5Q_perm/L1
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.786
  Clock Pessimism Removal :  0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_pix_clk       
 USCM_84_114/CLK_USCM              td                    0.000       1.078 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=64)       1.708       2.786         ntclkbufg_5      
 CLMA_166_256/CLK                                                          r       dram_ctrl_inst/dram_rd_addr[6]/opit_0_A2Q21/CLK

 CLMA_166_256/Q1                   tco                   0.289       3.075 f       dram_ctrl_inst/dram_rd_addr[6]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.816       3.891         dram_rd_addr[6]  
 CLMA_170_208/Y0                   td                    0.487       4.378 r       dram_ctrl_inst/N262_15/gateop_perm/Z
                                   net (fanout=3)        0.270       4.648         dram_ctrl_inst/_N24460
 CLMS_166_209/Y0                   td                    0.320       4.968 r       dram_ctrl_inst/N317_1/gateop_perm/Z
                                   net (fanout=8)        0.775       5.743         dram_ctrl_inst/_N20883
 CLMA_154_201/Y0                   td                    0.210       5.953 r       dram_ctrl_inst/N1073/gateop_perm/Z
                                   net (fanout=2)        0.528       6.481         dram_ctrl_inst/N1073
 CLMA_162_208/Y3                   td                    0.468       6.949 r       dram_ctrl_inst/N1081/gateop_perm/Z
                                   net (fanout=3)        0.548       7.497         dram_ctrl_inst/N1081
 CLMA_162_208/Y1                   td                    0.212       7.709 r       dram_ctrl_inst/N1096/gateop_perm/Z
                                   net (fanout=2)        0.298       8.007         dram_ctrl_inst/N1096
 CLMA_158_208/Y1                   td                    0.212       8.219 r       dram_ctrl_inst/N1099/gateop_perm/Z
                                   net (fanout=3)        0.255       8.474         dram_ctrl_inst/N1099
 CLMS_158_209/Y0                   td                    0.210       8.684 r       dram_ctrl_inst/N1114/gateop_perm/Z
                                   net (fanout=2)        0.445       9.129         dram_ctrl_inst/N1114
 CLMS_162_201/Y0                   td                    0.285       9.414 r       dram_ctrl_inst/N1144_3/gateop_perm/Z
                                   net (fanout=1)        0.607      10.021         dram_ctrl_inst/_N24487
 CLMS_162_209/Y1                   td                    0.290      10.311 f       dram_ctrl_inst/N1144_4/gateop_perm/Z
                                   net (fanout=11)       1.227      11.538         dram_ctrl_inst/N1144
 CLMA_166_252/COUT                 td                    0.502      12.040 r       dram_ctrl_inst/dram_rd_addr[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.040         dram_ctrl_inst/_N9631
                                   td                    0.058      12.098 r       dram_ctrl_inst/dram_rd_addr[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.098         dram_ctrl_inst/_N9633
 CLMA_166_256/Y3                   td                    0.501      12.599 r       dram_ctrl_inst/dram_rd_addr[7]/opit_0_A2Q0/Y1
                                   net (fanout=1)        0.917      13.516         dram_ctrl_inst/_N14703
 CLMA_166_208/A1                                                           r       dram_ctrl_inst/dram_rd_addr[8]/opit_0_L5Q_perm/L1

 Data arrival time                                                  13.516         Logic Levels: 11 
                                                                                   Logic: 4.044ns(37.689%), Route: 6.686ns(62.311%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000    1000.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    1001.059         nt_pix_clk       
 USCM_84_114/CLK_USCM              td                    0.000    1001.059 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=64)       1.531    1002.590         ntclkbufg_5      
 CLMA_166_208/CLK                                                          r       dram_ctrl_inst/dram_rd_addr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.019    1002.609                          
 clock uncertainty                                      -0.150    1002.459                          

 Setup time                                             -0.231    1002.228                          

 Data required time                                               1002.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.228                          
 Data arrival time                                                  13.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       988.712                          
====================================================================================================

====================================================================================================

Startpoint  : dram_ctrl_inst/dram_rd_addr[6]/opit_0_A2Q21/CLK
Endpoint    : dram_ctrl_inst/dram_rd_addr[9]/opit_0_L5Q_perm/L1
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.786
  Clock Pessimism Removal :  0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_pix_clk       
 USCM_84_114/CLK_USCM              td                    0.000       1.078 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=64)       1.708       2.786         ntclkbufg_5      
 CLMA_166_256/CLK                                                          r       dram_ctrl_inst/dram_rd_addr[6]/opit_0_A2Q21/CLK

 CLMA_166_256/Q1                   tco                   0.289       3.075 f       dram_ctrl_inst/dram_rd_addr[6]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.816       3.891         dram_rd_addr[6]  
 CLMA_170_208/Y0                   td                    0.487       4.378 r       dram_ctrl_inst/N262_15/gateop_perm/Z
                                   net (fanout=3)        0.270       4.648         dram_ctrl_inst/_N24460
 CLMS_166_209/Y0                   td                    0.320       4.968 r       dram_ctrl_inst/N317_1/gateop_perm/Z
                                   net (fanout=8)        0.775       5.743         dram_ctrl_inst/_N20883
 CLMA_154_201/Y0                   td                    0.210       5.953 r       dram_ctrl_inst/N1073/gateop_perm/Z
                                   net (fanout=2)        0.528       6.481         dram_ctrl_inst/N1073
 CLMA_162_208/Y3                   td                    0.468       6.949 r       dram_ctrl_inst/N1081/gateop_perm/Z
                                   net (fanout=3)        0.548       7.497         dram_ctrl_inst/N1081
 CLMA_162_208/Y1                   td                    0.212       7.709 r       dram_ctrl_inst/N1096/gateop_perm/Z
                                   net (fanout=2)        0.298       8.007         dram_ctrl_inst/N1096
 CLMA_158_208/Y1                   td                    0.212       8.219 r       dram_ctrl_inst/N1099/gateop_perm/Z
                                   net (fanout=3)        0.255       8.474         dram_ctrl_inst/N1099
 CLMS_158_209/Y0                   td                    0.210       8.684 r       dram_ctrl_inst/N1114/gateop_perm/Z
                                   net (fanout=2)        0.445       9.129         dram_ctrl_inst/N1114
 CLMS_162_201/Y0                   td                    0.285       9.414 r       dram_ctrl_inst/N1144_3/gateop_perm/Z
                                   net (fanout=1)        0.607      10.021         dram_ctrl_inst/_N24487
 CLMS_162_209/Y1                   td                    0.290      10.311 f       dram_ctrl_inst/N1144_4/gateop_perm/Z
                                   net (fanout=11)       1.227      11.538         dram_ctrl_inst/N1144
 CLMA_166_252/COUT                 td                    0.502      12.040 r       dram_ctrl_inst/dram_rd_addr[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.040         dram_ctrl_inst/_N9631
                                   td                    0.058      12.098 r       dram_ctrl_inst/dram_rd_addr[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.098         dram_ctrl_inst/_N9633
 CLMA_166_256/COUT                 td                    0.058      12.156 r       dram_ctrl_inst/dram_rd_addr[7]/opit_0_A2Q0/Cout
                                   net (fanout=1)        0.000      12.156         dram_ctrl_inst/_N9635
 CLMA_166_260/Y0                   td                    0.267      12.423 f       dram_ctrl_inst/dram_rd_addr[10]/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.930      13.353         dram_ctrl_inst/_N14708
 CLMS_162_213/A1                                                           f       dram_ctrl_inst/dram_rd_addr[9]/opit_0_L5Q_perm/L1

 Data arrival time                                                  13.353         Logic Levels: 12 
                                                                                   Logic: 3.868ns(36.605%), Route: 6.699ns(63.395%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000    1000.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    1001.059         nt_pix_clk       
 USCM_84_114/CLK_USCM              td                    0.000    1001.059 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=64)       1.531    1002.590         ntclkbufg_5      
 CLMS_162_213/CLK                                                          r       dram_ctrl_inst/dram_rd_addr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.019    1002.609                          
 clock uncertainty                                      -0.150    1002.459                          

 Setup time                                             -0.248    1002.211                          

 Data required time                                               1002.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.211                          
 Data arrival time                                                  13.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       988.858                          
====================================================================================================

====================================================================================================

Startpoint  : dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : pattern_vg_inst/o_data_0/opit_0_L5Q_perm/L1
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.710  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  4.306
  Clock Pessimism Removal :  0.006

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_pix_clk       
 USCM_84_154/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.814       2.892         ntR2558          
 CLMS_170_209/Y3                   td                    0.287       3.179 r       dram_ctrl_inst/N254/gateop_perm/Z
                                   net (fanout=2)        1.127       4.306         dram_rd_clk      
 DRM_178_272/CLKB[0]                                                       r       dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_178_272/QB0[1]                tco                   2.307       6.613 f       dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=8)        1.515       8.128         dram_rd_data[1]  
                                   td                    0.288       8.416 f       pattern_vg_inst/N696_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.416         pattern_vg_inst/N696_1.co [2]
 CLMA_182_213/COUT                 td                    0.058       8.474 r       pattern_vg_inst/N696_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.474         pattern_vg_inst/N696_1.co [4]
                                   td                    0.058       8.532 r       pattern_vg_inst/N696_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.532         pattern_vg_inst/N696_1.co [6]
 CLMA_182_217/Y3                   td                    0.501       9.033 r       pattern_vg_inst/N696_1.fsub_7/gateop_A2/Y1
                                   net (fanout=1)        0.580       9.613         pattern_vg_inst/N696 [8]
                                   td                    0.327       9.940 f       pattern_vg_inst/N697.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.940         pattern_vg_inst/N697.co [10]
 CLMA_182_229/Y2                   td                    0.158      10.098 r       pattern_vg_inst/N697.lt_6/gateop/Y
                                   net (fanout=1)        0.824      10.922         _N2              
 CLMA_170_196/Y1                   td                    0.460      11.382 r       pattern_vg_inst/N698_5/gateop_perm/Z
                                   net (fanout=2)        0.269      11.651         pattern_vg_inst/N6046 [23]
 CLMA_174_196/Y2                   td                    0.492      12.143 f       pattern_vg_inst/o_data_fsm[23:0]_10_22/gateop_perm/Z
                                   net (fanout=1)        0.256      12.399         pattern_vg_inst/_N23136_2
 CLMS_174_193/Y2                   td                    0.210      12.609 r       pattern_vg_inst/o_data_fsm[23:0]_10_42/gateop_perm/Z
                                   net (fanout=1)        0.119      12.728         pattern_vg_inst/_N24721
 CLMS_174_193/Y1                   td                    0.316      13.044 f       pattern_vg_inst/o_data_fsm[23:0]_10_43/gateop_perm/Z
                                   net (fanout=1)        0.254      13.298         pattern_vg_inst/_N24722
 CLMS_174_197/A1                                                           f       pattern_vg_inst/o_data_0/opit_0_L5Q_perm/L1

 Data arrival time                                                  13.298         Logic Levels: 7  
                                                                                   Logic: 5.175ns(57.551%), Route: 3.817ns(42.449%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000    1000.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    1001.059         nt_pix_clk       
 USCM_84_114/CLK_USCM              td                    0.000    1001.059 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=64)       1.531    1002.590         ntclkbufg_5      
 CLMS_174_197/CLK                                                          r       pattern_vg_inst/o_data_0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.006    1002.596                          
 clock uncertainty                                      -0.150    1002.446                          

 Setup time                                             -0.248    1002.198                          

 Data required time                                               1002.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.198                          
 Data arrival time                                                  13.298                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       988.900                          
====================================================================================================

====================================================================================================

Startpoint  : dram_ctrl_inst/dram_rd_addr[7]/opit_0_A2Q0/CLK
Endpoint    : dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADB0[10]
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  2.711
  Clock Pessimism Removal :  -0.006

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_pix_clk       
 USCM_84_114/CLK_USCM              td                    0.000       1.059 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=64)       1.652       2.711         ntclkbufg_5      
 CLMA_166_256/CLK                                                          r       dram_ctrl_inst/dram_rd_addr[7]/opit_0_A2Q0/CLK

 CLMA_166_256/Q2                   tco                   0.228       2.939 r       dram_ctrl_inst/dram_rd_addr[7]/opit_0_A2Q0/Q
                                   net (fanout=4)        1.207       4.146         dram_rd_addr[7]  
 DRM_178_192/ADB0[10]                                                      r       dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADB0[10]

 Data arrival time                                                   4.146         Logic Levels: 0  
                                                                                   Logic: 0.228ns(15.889%), Route: 1.207ns(84.111%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_pix_clk       
 USCM_84_154/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.814       2.892         ntR2558          
 CLMS_170_209/Y3                   td                    0.287       3.179 r       dram_ctrl_inst/N254/gateop_perm/Z
                                   net (fanout=2)        0.587       3.766         dram_rd_clk      
 DRM_178_192/CLKB[0]                                                       r       dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.006       3.760                          
 clock uncertainty                                       0.000       3.760                          

 Hold time                                               0.079       3.839                          

 Data required time                                                  3.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.839                          
 Data arrival time                                                   4.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : dram_ctrl_inst/dram_rd_addr[10]/opit_0_A2Q1/CLK
Endpoint    : dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADB_CAS
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  2.711
  Clock Pessimism Removal :  -0.006

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_pix_clk       
 USCM_84_114/CLK_USCM              td                    0.000       1.059 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=64)       1.652       2.711         ntclkbufg_5      
 CLMA_166_260/CLK                                                          r       dram_ctrl_inst/dram_rd_addr[10]/opit_0_A2Q1/CLK

 CLMA_166_260/Q1                   tco                   0.229       2.940 r       dram_ctrl_inst/dram_rd_addr[10]/opit_0_A2Q1/Q
                                   net (fanout=6)        1.146       4.086         dram_rd_addr[10] 
 DRM_178_192/ADB_CAS                                                       r       dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADB_CAS

 Data arrival time                                                   4.086         Logic Levels: 0  
                                                                                   Logic: 0.229ns(16.655%), Route: 1.146ns(83.345%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_pix_clk       
 USCM_84_154/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.814       2.892         ntR2558          
 CLMS_170_209/Y3                   td                    0.287       3.179 r       dram_ctrl_inst/N254/gateop_perm/Z
                                   net (fanout=2)        0.587       3.766         dram_rd_clk      
 DRM_178_192/CLKB[0]                                                       r       dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.006       3.760                          
 clock uncertainty                                       0.000       3.760                          

 Hold time                                              -0.015       3.745                          

 Data required time                                                  3.745                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.745                          
 Data arrival time                                                   4.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_inst/h_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : sync_vg_inst/h_count[0]/opit_0_L5Q_perm/L4
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.073

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_pix_clk       
 USCM_84_114/CLK_USCM              td                    0.000       1.059 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=64)       1.531       2.590         ntclkbufg_5      
 CLMS_198_205/CLK                                                          r       sync_vg_inst/h_count[0]/opit_0_L5Q_perm/CLK

 CLMS_198_205/Q3                   tco                   0.221       2.811 f       sync_vg_inst/h_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.088       2.899         sync_vg_inst/h_count [0]
 CLMS_198_205/D4                                                           f       sync_vg_inst/h_count[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.899         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_pix_clk       
 USCM_84_114/CLK_USCM              td                    0.000       1.078 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=64)       1.585       2.663         ntclkbufg_5      
 CLMS_198_205/CLK                                                          r       sync_vg_inst/h_count[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.073       2.590                          
 clock uncertainty                                       0.000       2.590                          

 Hold time                                              -0.034       2.556                          

 Data required time                                                  2.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.556                          
 Data arrival time                                                   2.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop/u_udp/u_udp_tx/data_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : eth_udp_loop/u_udp/u_udp_tx/data_cnt[14]/opit_0_A2Q21/CE
Path Group  : eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.752
  Launch Clock Delay      :  2.222
  Clock Pessimism Removal :  0.441

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N60             
 PLL_158_303/CLK_OUT0              td                   -3.308      -0.962 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       0.637         gmii_tx_clk      
 USCM_84_109/CLK_USCM              td                    0.000       0.637 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=920)      1.585       2.222         ntclkbufg_0      
 CLMA_246_236/CLK                                                          r       eth_udp_loop/u_udp/u_udp_tx/data_cnt[2]/opit_0_A2Q21/CLK

 CLMA_246_236/Q0                   tco                   0.289       2.511 r       eth_udp_loop/u_udp/u_udp_tx/data_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=8)        0.590       3.101         eth_udp_loop/u_udp/u_udp_tx/data_cnt [1]
                                   td                    0.477       3.578 f       eth_udp_loop/u_udp/u_udp_tx/N328_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.578         eth_udp_loop/u_udp/u_udp_tx/_N9718
 CLMA_254_240/COUT                 td                    0.058       3.636 r       eth_udp_loop/u_udp/u_udp_tx/N328_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.636         eth_udp_loop/u_udp/u_udp_tx/_N9720
                                   td                    0.058       3.694 r       eth_udp_loop/u_udp/u_udp_tx/N328_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.694         eth_udp_loop/u_udp/u_udp_tx/_N9722
 CLMA_254_244/Y3                   td                    0.501       4.195 r       eth_udp_loop/u_udp/u_udp_tx/N328_7/gateop_A2/Y1
                                   net (fanout=1)        0.582       4.777         eth_udp_loop/u_udp/u_udp_tx/N328 [7]
 CLMA_254_256/COUT                 td                    0.515       5.292 r       eth_udp_loop/u_udp/u_udp_tx/N331.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.292         eth_udp_loop/u_udp/u_udp_tx/N331.co [6]
                                   td                    0.058       5.350 r       eth_udp_loop/u_udp/u_udp_tx/N331.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.350         eth_udp_loop/u_udp/u_udp_tx/N331.co [12]
 CLMA_254_260/Y2                   td                    0.158       5.508 r       eth_udp_loop/u_udp/u_udp_tx/N331.lt_7/gateop/Y
                                   net (fanout=9)        0.402       5.910         _N47             
 CLMA_250_261/Y3                   td                    0.210       6.120 r       eth_udp_loop/u_udp/u_udp_tx/N1142_1/gateop_perm/Z
                                   net (fanout=3)        0.581       6.701         eth_udp_loop/u_udp/u_udp_tx/N1142
 CLMA_246_236/CECO                 td                    0.184       6.885 r       eth_udp_loop/u_udp/u_udp_tx/data_cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.885         ntR916           
 CLMA_246_240/CECO                 td                    0.184       7.069 r       eth_udp_loop/u_udp/u_udp_tx/data_cnt[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.069         ntR915           
 CLMA_246_244/CECO                 td                    0.184       7.253 r       eth_udp_loop/u_udp/u_udp_tx/data_cnt[12]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.253         ntR914           
 CLMA_246_248/CECI                                                         r       eth_udp_loop/u_udp/u_udp_tx/data_cnt[14]/opit_0_A2Q21/CE

 Data arrival time                                                   7.253         Logic Levels: 8  
                                                                                   Logic: 2.876ns(57.166%), Route: 2.155ns(42.834%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      10.079         _N60             
 PLL_158_303/CLK_OUT0              td                   -3.429       6.650 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       8.221         gmii_tx_clk      
 USCM_84_109/CLK_USCM              td                    0.000       8.221 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=920)      1.531       9.752         ntclkbufg_0      
 CLMA_246_248/CLK                                                          r       eth_udp_loop/u_udp/u_udp_tx/data_cnt[14]/opit_0_A2Q21/CLK
 clock pessimism                                         0.441      10.193                          
 clock uncertainty                                      -0.150      10.043                          

 Setup time                                             -0.729       9.314                          

 Data required time                                                  9.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.314                          
 Data arrival time                                                   7.253                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.061                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop/u_udp/u_udp_tx/data_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : eth_udp_loop/u_udp/u_udp_tx/data_cnt[15]/opit_0_AQ_perm/CE
Path Group  : eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.752
  Launch Clock Delay      :  2.222
  Clock Pessimism Removal :  0.441

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N60             
 PLL_158_303/CLK_OUT0              td                   -3.308      -0.962 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       0.637         gmii_tx_clk      
 USCM_84_109/CLK_USCM              td                    0.000       0.637 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=920)      1.585       2.222         ntclkbufg_0      
 CLMA_246_236/CLK                                                          r       eth_udp_loop/u_udp/u_udp_tx/data_cnt[2]/opit_0_A2Q21/CLK

 CLMA_246_236/Q0                   tco                   0.289       2.511 r       eth_udp_loop/u_udp/u_udp_tx/data_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=8)        0.590       3.101         eth_udp_loop/u_udp/u_udp_tx/data_cnt [1]
                                   td                    0.477       3.578 f       eth_udp_loop/u_udp/u_udp_tx/N328_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.578         eth_udp_loop/u_udp/u_udp_tx/_N9718
 CLMA_254_240/COUT                 td                    0.058       3.636 r       eth_udp_loop/u_udp/u_udp_tx/N328_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.636         eth_udp_loop/u_udp/u_udp_tx/_N9720
                                   td                    0.058       3.694 r       eth_udp_loop/u_udp/u_udp_tx/N328_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.694         eth_udp_loop/u_udp/u_udp_tx/_N9722
 CLMA_254_244/Y3                   td                    0.501       4.195 r       eth_udp_loop/u_udp/u_udp_tx/N328_7/gateop_A2/Y1
                                   net (fanout=1)        0.582       4.777         eth_udp_loop/u_udp/u_udp_tx/N328 [7]
 CLMA_254_256/COUT                 td                    0.515       5.292 r       eth_udp_loop/u_udp/u_udp_tx/N331.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.292         eth_udp_loop/u_udp/u_udp_tx/N331.co [6]
                                   td                    0.058       5.350 r       eth_udp_loop/u_udp/u_udp_tx/N331.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.350         eth_udp_loop/u_udp/u_udp_tx/N331.co [12]
 CLMA_254_260/Y2                   td                    0.158       5.508 r       eth_udp_loop/u_udp/u_udp_tx/N331.lt_7/gateop/Y
                                   net (fanout=9)        0.402       5.910         _N47             
 CLMA_250_261/Y3                   td                    0.210       6.120 r       eth_udp_loop/u_udp/u_udp_tx/N1142_1/gateop_perm/Z
                                   net (fanout=3)        0.581       6.701         eth_udp_loop/u_udp/u_udp_tx/N1142
 CLMA_246_236/CECO                 td                    0.184       6.885 r       eth_udp_loop/u_udp/u_udp_tx/data_cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.885         ntR916           
 CLMA_246_240/CECO                 td                    0.184       7.069 r       eth_udp_loop/u_udp/u_udp_tx/data_cnt[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.069         ntR915           
 CLMA_246_244/CECO                 td                    0.184       7.253 r       eth_udp_loop/u_udp/u_udp_tx/data_cnt[12]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.253         ntR914           
 CLMA_246_248/CECI                                                         r       eth_udp_loop/u_udp/u_udp_tx/data_cnt[15]/opit_0_AQ_perm/CE

 Data arrival time                                                   7.253         Logic Levels: 8  
                                                                                   Logic: 2.876ns(57.166%), Route: 2.155ns(42.834%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      10.079         _N60             
 PLL_158_303/CLK_OUT0              td                   -3.429       6.650 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       8.221         gmii_tx_clk      
 USCM_84_109/CLK_USCM              td                    0.000       8.221 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=920)      1.531       9.752         ntclkbufg_0      
 CLMA_246_248/CLK                                                          r       eth_udp_loop/u_udp/u_udp_tx/data_cnt[15]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.441      10.193                          
 clock uncertainty                                      -0.150      10.043                          

 Setup time                                             -0.729       9.314                          

 Data required time                                                  9.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.314                          
 Data arrival time                                                   7.253                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.061                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop/u_udp/u_udp_tx/data_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : eth_udp_loop/u_udp/u_udp_tx/data_cnt[10]/opit_0_A2Q21/CE
Path Group  : eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.752
  Launch Clock Delay      :  2.222
  Clock Pessimism Removal :  0.441

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N60             
 PLL_158_303/CLK_OUT0              td                   -3.308      -0.962 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       0.637         gmii_tx_clk      
 USCM_84_109/CLK_USCM              td                    0.000       0.637 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=920)      1.585       2.222         ntclkbufg_0      
 CLMA_246_236/CLK                                                          r       eth_udp_loop/u_udp/u_udp_tx/data_cnt[2]/opit_0_A2Q21/CLK

 CLMA_246_236/Q0                   tco                   0.289       2.511 r       eth_udp_loop/u_udp/u_udp_tx/data_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=8)        0.590       3.101         eth_udp_loop/u_udp/u_udp_tx/data_cnt [1]
                                   td                    0.477       3.578 f       eth_udp_loop/u_udp/u_udp_tx/N328_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.578         eth_udp_loop/u_udp/u_udp_tx/_N9718
 CLMA_254_240/COUT                 td                    0.058       3.636 r       eth_udp_loop/u_udp/u_udp_tx/N328_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.636         eth_udp_loop/u_udp/u_udp_tx/_N9720
                                   td                    0.058       3.694 r       eth_udp_loop/u_udp/u_udp_tx/N328_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.694         eth_udp_loop/u_udp/u_udp_tx/_N9722
 CLMA_254_244/Y3                   td                    0.501       4.195 r       eth_udp_loop/u_udp/u_udp_tx/N328_7/gateop_A2/Y1
                                   net (fanout=1)        0.582       4.777         eth_udp_loop/u_udp/u_udp_tx/N328 [7]
 CLMA_254_256/COUT                 td                    0.515       5.292 r       eth_udp_loop/u_udp/u_udp_tx/N331.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.292         eth_udp_loop/u_udp/u_udp_tx/N331.co [6]
                                   td                    0.058       5.350 r       eth_udp_loop/u_udp/u_udp_tx/N331.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.350         eth_udp_loop/u_udp/u_udp_tx/N331.co [12]
 CLMA_254_260/Y2                   td                    0.158       5.508 r       eth_udp_loop/u_udp/u_udp_tx/N331.lt_7/gateop/Y
                                   net (fanout=9)        0.402       5.910         _N47             
 CLMA_250_261/Y3                   td                    0.210       6.120 r       eth_udp_loop/u_udp/u_udp_tx/N1142_1/gateop_perm/Z
                                   net (fanout=3)        0.581       6.701         eth_udp_loop/u_udp/u_udp_tx/N1142
 CLMA_246_236/CECO                 td                    0.184       6.885 r       eth_udp_loop/u_udp/u_udp_tx/data_cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.885         ntR916           
 CLMA_246_240/CECO                 td                    0.184       7.069 r       eth_udp_loop/u_udp/u_udp_tx/data_cnt[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.069         ntR915           
 CLMA_246_244/CECI                                                         r       eth_udp_loop/u_udp/u_udp_tx/data_cnt[10]/opit_0_A2Q21/CE

 Data arrival time                                                   7.069         Logic Levels: 7  
                                                                                   Logic: 2.692ns(55.540%), Route: 2.155ns(44.460%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      10.079         _N60             
 PLL_158_303/CLK_OUT0              td                   -3.429       6.650 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       8.221         gmii_tx_clk      
 USCM_84_109/CLK_USCM              td                    0.000       8.221 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=920)      1.531       9.752         ntclkbufg_0      
 CLMA_246_244/CLK                                                          r       eth_udp_loop/u_udp/u_udp_tx/data_cnt[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.441      10.193                          
 clock uncertainty                                      -0.150      10.043                          

 Setup time                                             -0.729       9.314                          

 Data required time                                                  9.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.314                          
 Data arrival time                                                   7.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.245                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[5]
Path Group  : eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.222
  Launch Clock Delay      :  1.752
  Clock Pessimism Removal :  -0.434

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.079         _N60             
 PLL_158_303/CLK_OUT0              td                   -3.429      -1.350 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       0.221         gmii_tx_clk      
 USCM_84_109/CLK_USCM              td                    0.000       0.221 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=920)      1.531       1.752         ntclkbufg_0      
 CLMA_274_240/CLK                                                          r       hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_274_240/Q0                   tco                   0.226       1.978 r       hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.226       2.204         hsst_data_inst/U_ipml_fifo_fifo_eth/rd_addr [0]
 DRM_278_232/ADB0[5]                                                       r       hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[5]

 Data arrival time                                                   2.204         Logic Levels: 0  
                                                                                   Logic: 0.226ns(50.000%), Route: 0.226ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N60             
 PLL_158_303/CLK_OUT0              td                   -3.308      -0.962 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       0.637         gmii_tx_clk      
 USCM_84_109/CLK_USCM              td                    0.000       0.637 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=920)      1.585       2.222         ntclkbufg_0      
 DRM_278_232/CLKB[0]                                                       r       hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.434       1.788                          
 clock uncertainty                                       0.000       1.788                          

 Hold time                                               0.140       1.928                          

 Data required time                                                  1.928                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.928                          
 Data arrival time                                                   2.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[7]
Path Group  : eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.222
  Launch Clock Delay      :  1.752
  Clock Pessimism Removal :  -0.434

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.079         _N60             
 PLL_158_303/CLK_OUT0              td                   -3.429      -1.350 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       0.221         gmii_tx_clk      
 USCM_84_109/CLK_USCM              td                    0.000       0.221 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=920)      1.531       1.752         ntclkbufg_0      
 CLMA_274_240/CLK                                                          r       hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_274_240/Q2                   tco                   0.228       1.980 r       hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.228       2.208         hsst_data_inst/U_ipml_fifo_fifo_eth/rd_addr [2]
 DRM_278_232/ADB0[7]                                                       r       hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[7]

 Data arrival time                                                   2.208         Logic Levels: 0  
                                                                                   Logic: 0.228ns(50.000%), Route: 0.228ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N60             
 PLL_158_303/CLK_OUT0              td                   -3.308      -0.962 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       0.637         gmii_tx_clk      
 USCM_84_109/CLK_USCM              td                    0.000       0.637 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=920)      1.585       2.222         ntclkbufg_0      
 DRM_278_232/CLKB[0]                                                       r       hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.434       1.788                          
 clock uncertainty                                       0.000       1.788                          

 Hold time                                               0.140       1.928                          

 Data required time                                                  1.928                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.928                          
 Data arrival time                                                   2.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.280                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop/u_arp/u_arp_rx/src_ip_t[27]/opit_0_L5Q_perm/CLK
Endpoint    : eth_udp_loop/u_arp/u_arp_rx/src_ip[27]/opit_0/D
Path Group  : eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.345
  Launch Clock Delay      :  1.873
  Clock Pessimism Removal :  -0.443

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.079         _N60             
 PLL_158_303/CLK_OUT0              td                   -3.429      -1.350 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       0.221         gmii_tx_clk      
 USCM_84_109/CLK_USCM              td                    0.000       0.221 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=920)      1.652       1.873         ntclkbufg_0      
 CLMA_214_288/CLK                                                          r       eth_udp_loop/u_arp/u_arp_rx/src_ip_t[27]/opit_0_L5Q_perm/CLK

 CLMA_214_288/Q2                   tco                   0.228       2.101 r       eth_udp_loop/u_arp/u_arp_rx/src_ip_t[27]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.101       2.202         eth_udp_loop/u_arp/u_arp_rx/src_ip_t [27]
 CLMS_214_289/M1                                                           r       eth_udp_loop/u_arp/u_arp_rx/src_ip[27]/opit_0/D

 Data arrival time                                                   2.202         Logic Levels: 0  
                                                                                   Logic: 0.228ns(69.301%), Route: 0.101ns(30.699%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N60             
 PLL_158_303/CLK_OUT0              td                   -3.308      -0.962 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       0.637         gmii_tx_clk      
 USCM_84_109/CLK_USCM              td                    0.000       0.637 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=920)      1.708       2.345         ntclkbufg_0      
 CLMS_214_289/CLK                                                          r       eth_udp_loop/u_arp/u_arp_rx/src_ip[27]/opit_0/CLK
 clock pessimism                                        -0.443       1.902                          
 clock uncertainty                                       0.000       1.902                          

 Hold time                                              -0.014       1.888                          

 Data required time                                                  1.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.888                          
 Data arrival time                                                   2.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[7]/opit_0_A2Q0/CLK
Endpoint    : adc_fft_top_inst/fft_data_gen_inst/data_in_2_2/ram32x1dp/WE
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       1.078         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       1.078 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=98)       1.585       2.663         ntclkbufg_4      
 CLMA_202_88/CLK                                                           r       adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[7]/opit_0_A2Q0/CLK

 CLMA_202_88/Q2                    tco                   0.290       2.953 r       adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[7]/opit_0_A2Q0/Q
                                   net (fanout=10)       0.271       3.224         adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr [7]
 CLMA_202_92/Y1                    td                    0.460       3.684 r       adc_fft_top_inst/fft_data_gen_inst/N75_14/gateop_perm/Z
                                   net (fanout=1)        0.120       3.804         adc_fft_top_inst/fft_data_gen_inst/_N23713
 CLMA_202_92/Y2                    td                    0.210       4.014 r       adc_fft_top_inst/fft_data_gen_inst/N75_16/gateop_perm/Z
                                   net (fanout=6)        0.419       4.433         adc_fft_top_inst/fft_data_gen_inst/N75
 CLMS_198_89/Y3                    td                    0.303       4.736 r       adc_fft_top_inst/fft_data_gen_inst/N75_2/gateop_perm/Z
                                   net (fanout=4)        0.273       5.009         adc_fft_top_inst/fft_data_gen_inst/_N20188
 CLMS_198_85/Y2                    td                    0.494       5.503 f       adc_fft_top_inst/fft_data_gen_inst/data_in_2_0_we/gateop_perm/Z
                                   net (fanout=8)        0.883       6.386         adc_fft_top_inst/fft_data_gen_inst/_N10509
 CLMS_186_53/RS                                                            f       adc_fft_top_inst/fft_data_gen_inst/data_in_2_2/ram32x1dp/WE

 Data arrival time                                                   6.386         Logic Levels: 4  
                                                                                   Logic: 1.757ns(47.193%), Route: 1.966ns(52.807%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000    1000.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059    1001.059         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000    1001.059 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=98)       1.531    1002.590         ntclkbufg_4      
 CLMS_186_53/CLK                                                           r       adc_fft_top_inst/fft_data_gen_inst/data_in_2_2/ram32x1dp/WCLK
 clock pessimism                                         0.037    1002.627                          
 clock uncertainty                                      -0.150    1002.477                          

 Setup time                                             -0.434    1002.043                          

 Data required time                                               1002.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.043                          
 Data arrival time                                                   6.386                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.657                          
====================================================================================================

====================================================================================================

Startpoint  : adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[7]/opit_0_A2Q0/CLK
Endpoint    : adc_fft_top_inst/fft_data_gen_inst/data_in_2_3/ram32x1dp/WE
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       1.078         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       1.078 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=98)       1.585       2.663         ntclkbufg_4      
 CLMA_202_88/CLK                                                           r       adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[7]/opit_0_A2Q0/CLK

 CLMA_202_88/Q2                    tco                   0.290       2.953 r       adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[7]/opit_0_A2Q0/Q
                                   net (fanout=10)       0.271       3.224         adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr [7]
 CLMA_202_92/Y1                    td                    0.460       3.684 r       adc_fft_top_inst/fft_data_gen_inst/N75_14/gateop_perm/Z
                                   net (fanout=1)        0.120       3.804         adc_fft_top_inst/fft_data_gen_inst/_N23713
 CLMA_202_92/Y2                    td                    0.210       4.014 r       adc_fft_top_inst/fft_data_gen_inst/N75_16/gateop_perm/Z
                                   net (fanout=6)        0.419       4.433         adc_fft_top_inst/fft_data_gen_inst/N75
 CLMS_198_89/Y3                    td                    0.303       4.736 r       adc_fft_top_inst/fft_data_gen_inst/N75_2/gateop_perm/Z
                                   net (fanout=4)        0.273       5.009         adc_fft_top_inst/fft_data_gen_inst/_N20188
 CLMS_198_85/Y2                    td                    0.494       5.503 f       adc_fft_top_inst/fft_data_gen_inst/data_in_2_0_we/gateop_perm/Z
                                   net (fanout=8)        0.883       6.386         adc_fft_top_inst/fft_data_gen_inst/_N10509
 CLMS_186_53/RS                                                            f       adc_fft_top_inst/fft_data_gen_inst/data_in_2_3/ram32x1dp/WE

 Data arrival time                                                   6.386         Logic Levels: 4  
                                                                                   Logic: 1.757ns(47.193%), Route: 1.966ns(52.807%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000    1000.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059    1001.059         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000    1001.059 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=98)       1.531    1002.590         ntclkbufg_4      
 CLMS_186_53/CLK                                                           r       adc_fft_top_inst/fft_data_gen_inst/data_in_2_3/ram32x1dp/WCLK
 clock pessimism                                         0.037    1002.627                          
 clock uncertainty                                      -0.150    1002.477                          

 Setup time                                             -0.434    1002.043                          

 Data required time                                               1002.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.043                          
 Data arrival time                                                   6.386                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.657                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.711
  Launch Clock Delay      :  2.786
  Clock Pessimism Removal :  0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       1.078         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       1.078 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=98)       1.708       2.786         ntclkbufg_4      
 CLMA_282_256/CLK                                                          r       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_282_256/Q3                   tco                   0.288       3.074 r       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.554       3.628         ad_data_inst/U_ipml_fifo_fifo_eth/wr_addr [3]
 CLMA_282_256/COUT                 td                    0.348       3.976 r       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.976         ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/_N10111
                                   td                    0.058       4.034 r       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.034         ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/_N10113
 CLMA_282_260/Y3                   td                    0.501       4.535 r       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.403       4.938         ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N2 [7]
 CLMS_282_265/Y1                   td                    0.212       5.150 r       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.400       5.550         ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_286_260/Y3                   td                    0.607       6.157 r       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N128.eq_2/gateop_A2/Y1
                                   net (fanout=1)        0.541       6.698         _N10             
 CLMS_282_257/D4                                                           r       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.698         Logic Levels: 4  
                                                                                   Logic: 2.014ns(51.483%), Route: 1.898ns(48.517%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000    1000.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059    1001.059         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000    1001.059 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=98)       1.652    1002.711         ntclkbufg_4      
 CLMS_282_257/CLK                                                          r       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.046    1002.757                          
 clock uncertainty                                      -0.150    1002.607                          

 Setup time                                             -0.120    1002.487                          

 Data required time                                               1002.487                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.487                          
 Data arrival time                                                   6.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.789                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ/CLK
Endpoint    : ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L0
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.786
  Launch Clock Delay      :  2.711
  Clock Pessimism Removal :  -0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       1.059         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       1.059 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=98)       1.652       2.711         ntclkbufg_4      
 CLMA_282_264/CLK                                                          r       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ/CLK

 CLMA_282_264/Q0                   tco                   0.222       2.933 f       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ/Q
                                   net (fanout=4)        0.087       3.020         ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wbin [8]
 CLMS_282_265/A0                                                           f       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.020         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       1.078         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       1.078 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=98)       1.708       2.786         ntclkbufg_4      
 CLMS_282_265/CLK                                                          r       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.046       2.740                          
 clock uncertainty                                       0.000       2.740                          

 Hold time                                              -0.094       2.646                          

 Data required time                                                  2.646                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.646                          
 Data arrival time                                                   3.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[4]/opit_0_A2Q21/CLK
Endpoint    : adc_fft_top_inst/fft_data_gen_inst/data_in_4_0/ram32x1dp/WADM3
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       1.059         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       1.059 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=98)       1.531       2.590         ntclkbufg_4      
 CLMA_202_84/CLK                                                           r       adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[4]/opit_0_A2Q21/CLK

 CLMA_202_84/Q2                    tco                   0.224       2.814 f       adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[4]/opit_0_A2Q21/Q0
                                   net (fanout=66)       0.576       3.390         adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr [3]
 CLMS_186_69/M3                                                            f       adc_fft_top_inst/fft_data_gen_inst/data_in_4_0/ram32x1dp/WADM3

 Data arrival time                                                   3.390         Logic Levels: 0  
                                                                                   Logic: 0.224ns(28.000%), Route: 0.576ns(72.000%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       1.078         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       1.078 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=98)       1.585       2.663         ntclkbufg_4      
 CLMS_186_69/CLK                                                           r       adc_fft_top_inst/fft_data_gen_inst/data_in_4_0/ram32x1dp/WCLK
 clock pessimism                                        -0.037       2.626                          
 clock uncertainty                                       0.000       2.626                          

 Hold time                                               0.380       3.006                          

 Data required time                                                  3.006                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.006                          
 Data arrival time                                                   3.390                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.384                          
====================================================================================================

====================================================================================================

Startpoint  : adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[4]/opit_0_A2Q21/CLK
Endpoint    : adc_fft_top_inst/fft_data_gen_inst/data_in_4_2/ram32x1dp/WADM3
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       1.059         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       1.059 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=98)       1.531       2.590         ntclkbufg_4      
 CLMA_202_84/CLK                                                           r       adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[4]/opit_0_A2Q21/CLK

 CLMA_202_84/Q2                    tco                   0.224       2.814 f       adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[4]/opit_0_A2Q21/Q0
                                   net (fanout=66)       0.576       3.390         adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr [3]
 CLMS_186_69/M3                                                            f       adc_fft_top_inst/fft_data_gen_inst/data_in_4_2/ram32x1dp/WADM3

 Data arrival time                                                   3.390         Logic Levels: 0  
                                                                                   Logic: 0.224ns(28.000%), Route: 0.576ns(72.000%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       1.078         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       1.078 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=98)       1.585       2.663         ntclkbufg_4      
 CLMS_186_69/CLK                                                           r       adc_fft_top_inst/fft_data_gen_inst/data_in_4_2/ram32x1dp/WCLK
 clock pessimism                                        -0.037       2.626                          
 clock uncertainty                                       0.000       2.626                          

 Hold time                                               0.380       3.006                          

 Data required time                                                  3.006                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.006                          
 Data arrival time                                                   3.390                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.384                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.019
  Launch Clock Delay      :  5.333
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.748       3.748         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000       3.748 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      1.585       5.333         ntclkbufg_2      
 CLMA_198_52/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_198_52/Q0                    tco                   0.287       5.620 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.150       6.770         u_CORES/u_jtag_hub/data_ctrl
 CLMS_186_105/C2                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   6.770         Logic Levels: 0  
                                                                                   Logic: 0.287ns(19.972%), Route: 1.150ns(80.028%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.467      28.467         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000      28.467 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      1.552      30.019         ntclkbufg_2      
 CLMS_186_105/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.320                          
 clock uncertainty                                      -0.050      30.270                          

 Setup time                                             -0.370      29.900                          

 Data required time                                                 29.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.900                          
 Data arrival time                                                   6.770                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.130                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.019
  Launch Clock Delay      :  5.333
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.748       3.748         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000       3.748 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      1.585       5.333         ntclkbufg_2      
 CLMA_198_52/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_198_52/Q0                    tco                   0.287       5.620 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.179       6.799         u_CORES/u_jtag_hub/data_ctrl
 CLMS_190_105/A1                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.799         Logic Levels: 0  
                                                                                   Logic: 0.287ns(19.577%), Route: 1.179ns(80.423%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.467      28.467         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000      28.467 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      1.552      30.019         ntclkbufg_2      
 CLMS_190_105/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.320                          
 clock uncertainty                                      -0.050      30.270                          

 Setup time                                             -0.222      30.048                          

 Data required time                                                 30.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.048                          
 Data arrival time                                                   6.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.019
  Launch Clock Delay      :  5.333
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.748       3.748         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000       3.748 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      1.585       5.333         ntclkbufg_2      
 CLMA_198_52/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_198_52/Q0                    tco                   0.287       5.620 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.150       6.770         u_CORES/u_jtag_hub/data_ctrl
 CLMS_186_105/A1                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.770         Logic Levels: 0  
                                                                                   Logic: 0.287ns(19.972%), Route: 1.150ns(80.028%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.467      28.467         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000      28.467 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      1.552      30.019         ntclkbufg_2      
 CLMS_186_105/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.320                          
 clock uncertainty                                      -0.050      30.270                          

 Setup time                                             -0.222      30.048                          

 Data required time                                                 30.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.048                          
 Data arrival time                                                   6.770                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.278                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[36]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.333
  Launch Clock Delay      :  4.840
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.309       3.309         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000       3.309 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      1.531       4.840         ntclkbufg_2      
 CLMA_190_132/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[36]/opit_0_inv_L5Q_perm/CLK

 CLMA_190_132/Q0                   tco                   0.222       5.062 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[36]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.148         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [36]
 CLMA_190_132/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.148         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.748       3.748         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000       3.748 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      1.585       5.333         ntclkbufg_2      
 CLMA_190_132/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.493       4.840                          
 clock uncertainty                                       0.000       4.840                          

 Hold time                                              -0.035       4.805                          

 Data required time                                                  4.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.805                          
 Data arrival time                                                   5.148                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[85]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[84]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.333
  Launch Clock Delay      :  4.840
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.309       3.309         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000       3.309 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      1.531       4.840         ntclkbufg_2      
 CLMA_198_124/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[85]/opit_0_inv_L5Q_perm/CLK

 CLMA_198_124/Q0                   tco                   0.222       5.062 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[85]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.148         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [85]
 CLMA_198_124/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[84]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.148         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.748       3.748         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000       3.748 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      1.585       5.333         ntclkbufg_2      
 CLMA_198_124/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[84]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.493       4.840                          
 clock uncertainty                                       0.000       4.840                          

 Hold time                                              -0.035       4.805                          

 Data required time                                                  4.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.805                          
 Data arrival time                                                   5.148                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.333
  Launch Clock Delay      :  4.840
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.309       3.309         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000       3.309 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      1.531       4.840         ntclkbufg_2      
 CLMA_182_121/CLK                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_121/Q0                   tco                   0.222       5.062 f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.148         u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [1]
 CLMA_182_121/B4                                                           f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.148         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.748       3.748         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000       3.748 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      1.585       5.333         ntclkbufg_2      
 CLMA_182_121/CLK                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.493       4.840                          
 clock uncertainty                                       0.000       4.840                          

 Hold time                                              -0.035       4.805                          

 Data required time                                                  4.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.805                          
 Data arrival time                                                   5.148                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.243  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.840
  Launch Clock Delay      :  5.083
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.498      28.498         u_CORES/capt_o   
 USCM_84_117/CLK_USCM              td                    0.000      28.498 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.083         ntclkbufg_7      
 CLMA_190_116/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_190_116/Q0                   tco                   0.289      30.372 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=18)       0.672      31.044         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_174_128/Y0                   td                    0.285      31.329 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_8/gateop_perm/Z
                                   net (fanout=2)        0.257      31.586         u_CORES/u_debug_core_0/u_hub_data_decode/_N2169
 CLMA_174_128/Y3                   td                    0.210      31.796 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.587      32.383         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_162_128/Y3                   td                    0.303      32.686 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/gateop_perm/Z
                                   net (fanout=7)        0.419      33.105         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMA_162_128/CECO                 td                    0.184      33.289 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      33.289         ntR1028          
 CLMA_162_132/CECO                 td                    0.184      33.473 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      33.473         ntR1027          
 CLMA_162_136/CECI                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.473         Logic Levels: 5  
                                                                                   Logic: 1.455ns(42.920%), Route: 1.935ns(57.080%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.309      53.309         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000      53.309 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      1.531      54.840         ntclkbufg_2      
 CLMA_162_136/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.840                          
 clock uncertainty                                      -0.050      54.790                          

 Setup time                                             -0.729      54.061                          

 Data required time                                                 54.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.061                          
 Data arrival time                                                  33.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.588                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.243  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.840
  Launch Clock Delay      :  5.083
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.498      28.498         u_CORES/capt_o   
 USCM_84_117/CLK_USCM              td                    0.000      28.498 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.083         ntclkbufg_7      
 CLMA_190_116/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_190_116/Q0                   tco                   0.289      30.372 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=18)       0.672      31.044         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_174_128/Y0                   td                    0.285      31.329 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_8/gateop_perm/Z
                                   net (fanout=2)        0.257      31.586         u_CORES/u_debug_core_0/u_hub_data_decode/_N2169
 CLMA_174_128/Y3                   td                    0.210      31.796 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.587      32.383         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_162_128/Y3                   td                    0.303      32.686 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/gateop_perm/Z
                                   net (fanout=7)        0.419      33.105         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMA_162_128/CECO                 td                    0.184      33.289 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      33.289         ntR1028          
 CLMA_162_132/CECO                 td                    0.184      33.473 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      33.473         ntR1027          
 CLMA_162_136/CECI                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.473         Logic Levels: 5  
                                                                                   Logic: 1.455ns(42.920%), Route: 1.935ns(57.080%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.309      53.309         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000      53.309 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      1.531      54.840         ntclkbufg_2      
 CLMA_162_136/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.840                          
 clock uncertainty                                      -0.050      54.790                          

 Setup time                                             -0.729      54.061                          

 Data required time                                                 54.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.061                          
 Data arrival time                                                  33.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.588                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.243  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.840
  Launch Clock Delay      :  5.083
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.498      28.498         u_CORES/capt_o   
 USCM_84_117/CLK_USCM              td                    0.000      28.498 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.083         ntclkbufg_7      
 CLMA_190_116/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_190_116/Q0                   tco                   0.289      30.372 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=18)       0.672      31.044         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_174_128/Y0                   td                    0.285      31.329 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_8/gateop_perm/Z
                                   net (fanout=2)        0.257      31.586         u_CORES/u_debug_core_0/u_hub_data_decode/_N2169
 CLMA_174_128/Y3                   td                    0.210      31.796 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.587      32.383         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_162_128/Y3                   td                    0.303      32.686 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/gateop_perm/Z
                                   net (fanout=7)        0.419      33.105         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMA_162_128/CECO                 td                    0.184      33.289 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      33.289         ntR1028          
 CLMA_162_132/CECO                 td                    0.184      33.473 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      33.473         ntR1027          
 CLMA_162_136/CECI                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.473         Logic Levels: 5  
                                                                                   Logic: 1.455ns(42.920%), Route: 1.935ns(57.080%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.309      53.309         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000      53.309 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      1.531      54.840         ntclkbufg_2      
 CLMA_162_136/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.840                          
 clock uncertainty                                      -0.050      54.790                          

 Setup time                                             -0.729      54.061                          

 Data required time                                                 54.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.061                          
 Data arrival time                                                  33.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.588                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.663  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.333
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.139      28.139         u_CORES/capt_o   
 USCM_84_117/CLK_USCM              td                    0.000      28.139 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.670         ntclkbufg_7      
 CLMA_190_116/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_190_116/Q0                   tco                   0.222      29.892 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=18)       0.098      29.990         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_190_117/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.990         Logic Levels: 0  
                                                                                   Logic: 0.222ns(69.375%), Route: 0.098ns(30.625%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.748       3.748         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000       3.748 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      1.585       5.333         ntclkbufg_2      
 CLMS_190_117/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.333                          
 clock uncertainty                                       0.050       5.383                          

 Hold time                                              -0.035       5.348                          

 Data required time                                                  5.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.348                          
 Data arrival time                                                  29.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.642                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.663  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.333
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.139      28.139         u_CORES/capt_o   
 USCM_84_117/CLK_USCM              td                    0.000      28.139 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.670         ntclkbufg_7      
 CLMA_190_116/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_190_116/Q0                   tco                   0.222      29.892 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=18)       0.098      29.990         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_190_117/A0                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  29.990         Logic Levels: 0  
                                                                                   Logic: 0.222ns(69.375%), Route: 0.098ns(30.625%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.748       3.748         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000       3.748 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      1.585       5.333         ntclkbufg_2      
 CLMS_190_117/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.333                          
 clock uncertainty                                       0.050       5.383                          

 Hold time                                              -0.094       5.289                          

 Data required time                                                  5.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.289                          
 Data arrival time                                                  29.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.701                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.663  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.333
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.139      28.139         u_CORES/capt_o   
 USCM_84_117/CLK_USCM              td                    0.000      28.139 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.670         ntclkbufg_7      
 CLMA_190_116/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_190_116/Q2                   tco                   0.224      29.894 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=18)       0.095      29.989         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_190_117/B1                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  29.989         Logic Levels: 0  
                                                                                   Logic: 0.224ns(70.219%), Route: 0.095ns(29.781%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.748       3.748         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000       3.748 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      1.585       5.333         ntclkbufg_2      
 CLMS_190_117/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.333                          
 clock uncertainty                                       0.050       5.383                          

 Hold time                                              -0.106       5.277                          

 Data required time                                                  5.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.277                          
 Data arrival time                                                  29.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.712                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.776  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.670
  Launch Clock Delay      :  5.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.836      78.836         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000      78.836 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      1.610      80.446         ntclkbufg_2      
 CLMS_186_105/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_186_105/Q2                   tco                   0.289      80.735 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.425      81.160         u_CORES/conf_sel [0]
 CLMA_190_116/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.160         Logic Levels: 0  
                                                                                   Logic: 0.289ns(40.476%), Route: 0.425ns(59.524%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.139     128.139         u_CORES/capt_o   
 USCM_84_117/CLK_USCM              td                    0.000     128.139 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.670         ntclkbufg_7      
 CLMA_190_116/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.670                          
 clock uncertainty                                      -0.050     129.620                          

 Setup time                                             -0.617     129.003                          

 Data required time                                                129.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.003                          
 Data arrival time                                                  81.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.843                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.776  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.670
  Launch Clock Delay      :  5.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.836      78.836         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000      78.836 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      1.610      80.446         ntclkbufg_2      
 CLMS_186_105/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_186_105/Q2                   tco                   0.289      80.735 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.425      81.160         u_CORES/conf_sel [0]
 CLMA_190_116/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.160         Logic Levels: 0  
                                                                                   Logic: 0.289ns(40.476%), Route: 0.425ns(59.524%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.139     128.139         u_CORES/capt_o   
 USCM_84_117/CLK_USCM              td                    0.000     128.139 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.670         ntclkbufg_7      
 CLMA_190_116/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.670                          
 clock uncertainty                                      -0.050     129.620                          

 Setup time                                             -0.617     129.003                          

 Data required time                                                129.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.003                          
 Data arrival time                                                  81.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.843                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.776  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.670
  Launch Clock Delay      :  5.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.836      78.836         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000      78.836 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      1.610      80.446         ntclkbufg_2      
 CLMS_186_105/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_186_105/Q2                   tco                   0.289      80.735 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.425      81.160         u_CORES/conf_sel [0]
 CLMA_190_116/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.160         Logic Levels: 0  
                                                                                   Logic: 0.289ns(40.476%), Route: 0.425ns(59.524%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.139     128.139         u_CORES/capt_o   
 USCM_84_117/CLK_USCM              td                    0.000     128.139 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.670         ntclkbufg_7      
 CLMA_190_116/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.670                          
 clock uncertainty                                      -0.050     129.620                          

 Setup time                                             -0.617     129.003                          

 Data required time                                                129.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.003                          
 Data arrival time                                                  81.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.843                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.083
  Launch Clock Delay      :  5.019
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.467     128.467         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000     128.467 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      1.552     130.019         ntclkbufg_2      
 CLMS_186_105/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_186_105/Q3                   tco                   0.221     130.240 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.236     130.476         u_CORES/id_o [2] 
 CLMS_186_113/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 130.476         Logic Levels: 0  
                                                                                   Logic: 0.221ns(48.359%), Route: 0.236ns(51.641%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.498     128.498         u_CORES/capt_o   
 USCM_84_117/CLK_USCM              td                    0.000     128.498 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.083         ntclkbufg_7      
 CLMS_186_113/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.083                          
 clock uncertainty                                       0.050     130.133                          

 Hold time                                               0.053     130.186                          

 Data required time                                                130.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.186                          
 Data arrival time                                                 130.476                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.290                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.083
  Launch Clock Delay      :  5.019
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.467     128.467         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000     128.467 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      1.552     130.019         ntclkbufg_2      
 CLMS_186_105/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_186_105/Q1                   tco                   0.224     130.243 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.228     130.471         u_CORES/id_o [3] 
 CLMS_186_109/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 130.471         Logic Levels: 0  
                                                                                   Logic: 0.224ns(49.558%), Route: 0.228ns(50.442%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.498     128.498         u_CORES/capt_o   
 USCM_84_117/CLK_USCM              td                    0.000     128.498 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.083         ntclkbufg_7      
 CLMS_186_109/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.083                          
 clock uncertainty                                       0.050     130.133                          

 Hold time                                              -0.024     130.109                          

 Data required time                                                130.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.109                          
 Data arrival time                                                 130.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.362                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.083
  Launch Clock Delay      :  5.019
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.467     128.467         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000     128.467 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      1.552     130.019         ntclkbufg_2      
 CLMS_186_105/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_186_105/Q0                   tco                   0.222     130.241 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.256     130.497         u_CORES/id_o [4] 
 CLMS_186_113/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 130.497         Logic Levels: 0  
                                                                                   Logic: 0.222ns(46.444%), Route: 0.256ns(53.556%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.498     128.498         u_CORES/capt_o   
 USCM_84_117/CLK_USCM              td                    0.000     128.498 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.083         ntclkbufg_7      
 CLMS_186_113/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.083                          
 clock uncertainty                                       0.050     130.133                          

 Hold time                                              -0.024     130.109                          

 Data required time                                                130.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.109                          
 Data arrival time                                                 130.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.388                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm/RS
Path Group  : hsst_top|free_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.708       5.550         free_clk_g       
 CLMA_210_280/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK

 CLMA_210_280/Q0                   tco                   0.289       5.839 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/Q
                                   net (fanout=14)       0.722       6.561         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_202_289/Y0                   td                    0.341       6.902 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop_perm/Z
                                   net (fanout=8)        0.832       7.734         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMA_194_292/RS                                                           f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.734         Logic Levels: 1  
                                                                                   Logic: 0.630ns(28.846%), Route: 1.554ns(71.154%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.074    1000.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047    1001.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1001.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.564         _N59             
 USCM_84_108/CLK_USCM              td                    0.000    1003.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.652    1005.216         free_clk_g       
 CLMA_194_292/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.298    1005.514                          
 clock uncertainty                                      -0.050    1005.464                          

 Recovery time                                          -0.617    1004.847                          

 Data required time                                               1004.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.847                          
 Data arrival time                                                   7.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.113                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/opit_0_L5Q_perm/RS
Path Group  : hsst_top|free_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.708       5.550         free_clk_g       
 CLMA_210_280/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK

 CLMA_210_280/Q0                   tco                   0.289       5.839 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/Q
                                   net (fanout=14)       0.722       6.561         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_202_289/Y0                   td                    0.341       6.902 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop_perm/Z
                                   net (fanout=8)        0.832       7.734         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMA_194_292/RS                                                           f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.734         Logic Levels: 1  
                                                                                   Logic: 0.630ns(28.846%), Route: 1.554ns(71.154%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.074    1000.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047    1001.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1001.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.564         _N59             
 USCM_84_108/CLK_USCM              td                    0.000    1003.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.652    1005.216         free_clk_g       
 CLMA_194_292/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.298    1005.514                          
 clock uncertainty                                      -0.050    1005.464                          

 Recovery time                                          -0.617    1004.847                          

 Data required time                                               1004.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.847                          
 Data arrival time                                                   7.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.113                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[1]/opit_0_L5Q_perm/RS
Path Group  : hsst_top|free_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.708       5.550         free_clk_g       
 CLMA_170_308/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_170_308/Q1                   tco                   0.289       5.839 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       1.123       6.962         hsst_test_dut_top_inst/U_INST/P_LANE_RST_3
 CLMA_154_281/RSCO                 td                    0.147       7.109 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.109         ntR70            
 CLMA_154_285/RSCO                 td                    0.147       7.256 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_1/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.256         ntR69            
 CLMA_154_289/RSCO                 td                    0.147       7.403 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.403         ntR68            
 CLMA_154_293/RSCO                 td                    0.147       7.550 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.550         ntR67            
 CLMA_154_297/RSCO                 td                    0.147       7.697 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       7.697         ntR66            
 CLMA_154_301/RSCO                 td                    0.147       7.844 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[13]/opit_0_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       7.844         ntR65            
 CLMA_154_305/RSCO                 td                    0.147       7.991 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_8/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.991         ntR64            
 CLMA_154_309/RSCO                 td                    0.147       8.138 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.138         ntR63            
 CLMA_154_317/RSCO                 td                    0.147       8.285 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[0]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.285         ntR62            
 CLMA_154_321/RSCI                                                         f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.285         Logic Levels: 9  
                                                                                   Logic: 1.612ns(58.940%), Route: 1.123ns(41.060%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.074    1000.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047    1001.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1001.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.564         _N59             
 USCM_84_108/CLK_USCM              td                    0.000    1003.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.652    1005.216         free_clk_g       
 CLMA_154_321/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.278    1005.494                          
 clock uncertainty                                      -0.050    1005.444                          

 Recovery time                                           0.000    1005.444                          

 Data required time                                               1005.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.444                          
 Data arrival time                                                   8.285                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.159                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[8]/opit_0_inv_L5Q_perm/RS
Path Group  : hsst_top|free_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.652       5.216         free_clk_g       
 CLMA_210_280/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK

 CLMA_210_280/Q0                   tco                   0.222       5.438 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/Q
                                   net (fanout=14)       0.350       5.788         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMA_202_280/RSCO                 td                    0.105       5.893 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_sync/sig_synced/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.893         ntR121           
 CLMA_202_284/RSCI                                                         r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.893         Logic Levels: 1  
                                                                                   Logic: 0.327ns(48.301%), Route: 0.350ns(51.699%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.708       5.550         free_clk_g       
 CLMA_202_284/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.298       5.252                          
 clock uncertainty                                       0.000       5.252                          

 Removal time                                            0.000       5.252                          

 Data required time                                                  5.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.252                          
 Data arrival time                                                   5.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.641                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[9]/opit_0_inv_L5Q_perm/RS
Path Group  : hsst_top|free_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.652       5.216         free_clk_g       
 CLMA_210_280/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK

 CLMA_210_280/Q0                   tco                   0.222       5.438 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/Q
                                   net (fanout=14)       0.350       5.788         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMA_202_280/RSCO                 td                    0.105       5.893 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_sync/sig_synced/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.893         ntR121           
 CLMA_202_284/RSCI                                                         r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.893         Logic Levels: 1  
                                                                                   Logic: 0.327ns(48.301%), Route: 0.350ns(51.699%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.708       5.550         free_clk_g       
 CLMA_202_284/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.298       5.252                          
 clock uncertainty                                       0.000       5.252                          

 Removal time                                            0.000       5.252                          

 Data required time                                                  5.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.252                          
 Data arrival time                                                   5.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.641                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[10]/opit_0_inv_L5Q_perm/RS
Path Group  : hsst_top|free_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       1.169 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.652       5.216         free_clk_g       
 CLMA_210_280/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK

 CLMA_210_280/Q0                   tco                   0.222       5.438 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/Q
                                   net (fanout=14)       0.350       5.788         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMA_202_280/RSCO                 td                    0.105       5.893 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_sync/sig_synced/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.893         ntR121           
 CLMA_202_284/RSCI                                                         r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[10]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.893         Logic Levels: 1  
                                                                                   Logic: 0.327ns(48.301%), Route: 0.350ns(51.699%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       1.404 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.708       5.550         free_clk_g       
 CLMA_202_284/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.298       5.252                          
 clock uncertainty                                       0.000       5.252                          

 Removal time                                            0.000       5.252                          

 Data required time                                                  5.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.252                          
 Data arrival time                                                   5.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.641                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/vs_pclk_d1/opit_0/CLK
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hsst_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.311
  Launch Clock Delay      :  5.646
  Clock Pessimism Removal :  0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.708       5.646         ntclkbufg_6      
 CLMS_134_317/CLK                                                          r       hdmi_tx_inst/vs_pclk_d1/opit_0/CLK

 CLMS_134_317/Q1                   tco                   0.291       5.937 r       hdmi_tx_inst/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.251       6.188         hdmi_tx_inst/vs_pclk_d1
 CLMS_134_317/Y0                   td                    0.341       6.529 f       hdmi_tx_inst/N5/gateop_perm/Z
                                   net (fanout=43)       1.345       7.874         hdmi_tx_inst/N5  
 DRM_82_336/RSTA[0]                                                        f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   7.874         Logic Levels: 1  
                                                                                   Logic: 0.632ns(28.366%), Route: 1.596ns(71.634%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N57             
 USCM_84_111/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.652    1005.311         ntclkbufg_6      
 DRM_82_336/CLKA[0]                                                        r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.299    1005.610                          
 clock uncertainty                                      -0.050    1005.560                          

 Recovery time                                          -0.115    1005.445                          

 Data required time                                               1005.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.445                          
 Data arrival time                                                   7.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.571                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/vs_pclk_d1/opit_0/CLK
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : hsst_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.311
  Launch Clock Delay      :  5.646
  Clock Pessimism Removal :  0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.708       5.646         ntclkbufg_6      
 CLMS_134_317/CLK                                                          r       hdmi_tx_inst/vs_pclk_d1/opit_0/CLK

 CLMS_134_317/Q1                   tco                   0.291       5.937 r       hdmi_tx_inst/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.251       6.188         hdmi_tx_inst/vs_pclk_d1
 CLMS_134_317/Y0                   td                    0.341       6.529 f       hdmi_tx_inst/N5/gateop_perm/Z
                                   net (fanout=43)       0.565       7.094         hdmi_tx_inst/N5  
 CLMA_118_316/RS                                                           f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   7.094         Logic Levels: 1  
                                                                                   Logic: 0.632ns(43.646%), Route: 0.816ns(56.354%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N57             
 USCM_84_111/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.652    1005.311         ntclkbufg_6      
 CLMA_118_316/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.299    1005.610                          
 clock uncertainty                                      -0.050    1005.560                          

 Recovery time                                          -0.617    1004.943                          

 Data required time                                               1004.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.943                          
 Data arrival time                                                   7.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.849                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/vs_pclk_d1/opit_0/CLK
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS
Path Group  : hsst_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.311
  Launch Clock Delay      :  5.646
  Clock Pessimism Removal :  0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.708       5.646         ntclkbufg_6      
 CLMS_134_317/CLK                                                          r       hdmi_tx_inst/vs_pclk_d1/opit_0/CLK

 CLMS_134_317/Q1                   tco                   0.291       5.937 r       hdmi_tx_inst/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.251       6.188         hdmi_tx_inst/vs_pclk_d1
 CLMS_134_317/Y0                   td                    0.341       6.529 f       hdmi_tx_inst/N5/gateop_perm/Z
                                   net (fanout=43)       0.565       7.094         hdmi_tx_inst/N5  
 CLMS_118_317/RS                                                           f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS

 Data arrival time                                                   7.094         Logic Levels: 1  
                                                                                   Logic: 0.632ns(43.646%), Route: 0.816ns(56.354%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N57             
 USCM_84_111/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.652    1005.311         ntclkbufg_6      
 CLMS_118_317/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.299    1005.610                          
 clock uncertainty                                      -0.050    1005.560                          

 Recovery time                                          -0.617    1004.943                          

 Data required time                                               1004.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.943                          
 Data arrival time                                                   7.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.849                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/vs_pclk_d2/opit_0/CLK
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : hsst_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.646
  Launch Clock Delay      :  5.311
  Clock Pessimism Removal :  -0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.652       5.311         ntclkbufg_6      
 CLMS_134_317/CLK                                                          r       hdmi_tx_inst/vs_pclk_d2/opit_0/CLK

 CLMS_134_317/Q0                   tco                   0.222       5.533 f       hdmi_tx_inst/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.187       5.720         hdmi_tx_inst/vs_pclk_d2
 CLMS_134_317/Y0                   td                    0.155       5.875 f       hdmi_tx_inst/N5/gateop_perm/Z
                                   net (fanout=43)       0.332       6.207         hdmi_tx_inst/N5  
 CLMA_126_317/RSCO                 td                    0.115       6.322 f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.322         ntR33            
 CLMA_126_321/RSCI                                                         f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.322         Logic Levels: 2  
                                                                                   Logic: 0.492ns(48.665%), Route: 0.519ns(51.335%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.708       5.646         ntclkbufg_6      
 CLMA_126_321/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.299       5.347                          
 clock uncertainty                                       0.000       5.347                          

 Removal time                                            0.000       5.347                          

 Data required time                                                  5.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.347                          
 Data arrival time                                                   6.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.975                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/vs_pclk_d2/opit_0/CLK
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS
Path Group  : hsst_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.646
  Launch Clock Delay      :  5.311
  Clock Pessimism Removal :  -0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.652       5.311         ntclkbufg_6      
 CLMS_134_317/CLK                                                          r       hdmi_tx_inst/vs_pclk_d2/opit_0/CLK

 CLMS_134_317/Q0                   tco                   0.222       5.533 f       hdmi_tx_inst/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.187       5.720         hdmi_tx_inst/vs_pclk_d2
 CLMS_134_317/Y0                   td                    0.155       5.875 f       hdmi_tx_inst/N5/gateop_perm/Z
                                   net (fanout=43)       0.332       6.207         hdmi_tx_inst/N5  
 CLMA_126_317/RSCO                 td                    0.115       6.322 f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.322         ntR33            
 CLMA_126_321/RSCI                                                         f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.322         Logic Levels: 2  
                                                                                   Logic: 0.492ns(48.665%), Route: 0.519ns(51.335%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.708       5.646         ntclkbufg_6      
 CLMA_126_321/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.299       5.347                          
 clock uncertainty                                       0.000       5.347                          

 Removal time                                            0.000       5.347                          

 Data required time                                                  5.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.347                          
 Data arrival time                                                   6.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.975                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/vs_pclk_d2/opit_0/CLK
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hsst_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.646
  Launch Clock Delay      :  5.311
  Clock Pessimism Removal :  -0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.652       5.311         ntclkbufg_6      
 CLMS_134_317/CLK                                                          r       hdmi_tx_inst/vs_pclk_d2/opit_0/CLK

 CLMS_134_317/Q0                   tco                   0.222       5.533 f       hdmi_tx_inst/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.187       5.720         hdmi_tx_inst/vs_pclk_d2
 CLMS_134_317/Y0                   td                    0.155       5.875 f       hdmi_tx_inst/N5/gateop_perm/Z
                                   net (fanout=43)       0.429       6.304         hdmi_tx_inst/N5  
 DRM_142_316/RSTA[0]                                                       f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.304         Logic Levels: 1  
                                                                                   Logic: 0.377ns(37.966%), Route: 0.616ns(62.034%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.708       5.646         ntclkbufg_6      
 DRM_142_316/CLKA[0]                                                       r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.299       5.347                          
 clock uncertainty                                       0.000       5.347                          

 Removal time                                           -0.046       5.301                          

 Data required time                                                  5.301                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.301                          
 Data arrival time                                                   6.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.003                          
====================================================================================================

====================================================================================================

Startpoint  : free_clk (port)
Endpoint    : pix_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P20                                                     0.000       0.000 f       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.367       1.441 f       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.441         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.075       1.516 f       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.439       3.955         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       3.955 f       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.764       5.719         free_clk_g       
 PLL_158_179/CLK_OUT0              td                    0.104       5.823 f       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       6.901         nt_pix_clk       
 USCM_84_154/CLK_USCM              td                    0.000       6.901 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.780       8.681         ntR2558          
 IOL_327_201/DO                    td                    0.139       8.820 f       pix_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.820         pix_clk_obuf/ntO 
 IOBS_LR_328_200/PAD               td                    3.903      12.723 f       pix_clk_obuf/opit_0/O
                                   net (fanout=1)        0.104      12.827         pix_clk          
 M22                                                                       f       pix_clk (port)   

 Data arrival time                                                  12.827         Logic Levels: 7  
                                                                                   Logic: 5.588ns(43.564%), Route: 7.239ns(56.436%)
====================================================================================================

====================================================================================================

Startpoint  : free_clk (port)
Endpoint    : ad_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P20                                                     0.000       0.000 f       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    1.367       1.441 f       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.441         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.075       1.516 f       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.439       3.955         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       3.955 f       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.764       5.719         free_clk_g       
 PLL_158_179/CLK_OUT2              td                    0.102       5.821 f       pll_1_inst/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       6.899         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       6.899 f       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.779       8.678         ntR2557          
 IOL_123_5/DO                      td                    0.139       8.817 f       ad_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.817         ad_clk_obuf/ntO  
 IOBS_TB_120_0/PAD                 td                    3.853      12.670 f       ad_clk_obuf/opit_0/O
                                   net (fanout=1)        0.044      12.714         ad_clk           
 Y10                                                                       f       ad_clk (port)    

 Data arrival time                                                  12.714         Logic Levels: 7  
                                                                                   Logic: 5.536ns(43.543%), Route: 7.178ns(56.457%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : eth_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.056       0.056         rst_n            
 IOBS_LR_328_256/DIN               td                    1.367       1.423 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.423         rst_n_ibuf/ntD   
 IOL_327_257/RX_DATA_DD            td                    0.127       1.550 f       rst_n_ibuf/opit_1/OUT
                                   net (fanout=19)       2.479       4.029         nt_rst_n         
 CLMA_198_224/Y0                   td                    0.196       4.225 f       N0/gateop_perm/Z 
                                   net (fanout=7)        2.661       6.886         sys_rst_n        
 IOL_319_374/DO                    td                    0.139       7.025 f       eth_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.025         eth_rst_n_obuf/ntO
 IOBD_316_376/PAD                  td                    3.853      10.878 f       eth_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.123      11.001         eth_rst_n        
 B20                                                                       f       eth_rst_n (port) 

 Data arrival time                                                  11.001         Logic Levels: 5  
                                                                                   Logic: 5.682ns(51.650%), Route: 5.319ns(48.350%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rx_ctl (port)
Endpoint    : eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       eth_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         eth_rx_ctl       
 IOBS_TB_69_376/DIN                td                    1.047       1.110 r       eth_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.110         eth_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI

 Data arrival time                                                   1.110         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.324%), Route: 0.063ns(5.676%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       eth_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         eth_rxd[0]       
 IOBD_72_376/DIN                   td                    1.047       1.118 r       eth_rxd_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       1.118         eth_rxd_ibuf[0]/ntD
 IOL_75_374/DI                                                             r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       eth_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         eth_rxd[1]       
 IOBS_TB_73_376/DIN                td                    1.047       1.118 r       eth_rxd_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       1.118         eth_rxd_ibuf[1]/ntD
 IOL_75_373/DI                                                             r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

{hsst_top|free_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           High Pulse Width  CLMS_242_121/CLK        adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 498.100     500.000         1.900           Low Pulse Width   CLMS_242_121/CLK        adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 498.100     500.000         1.900           High Pulse Width  CLMS_242_113/CLK        adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d/WCLK
====================================================================================================

{pll_1|pll_1_inst/u_pll_e3/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           Low Pulse Width   DRM_306_128/CLKA[0]     ms72xx_ctl_inst/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 499.102     500.000         0.898           High Pulse Width  DRM_306_128/CLKA[0]     ms72xx_ctl_inst/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_306_128/CLKB[0]     ms72xx_ctl_inst/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{hsst_top|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width  DRM_82_336/CLKA[0]      hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_82_336/CLKA[0]      hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           High Pulse Width  DRM_142_316/CLKA[0]     hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           High Pulse Width  IOL_299_374/CLK_SYS     eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/opit_1_IOL/SYSCLK
 2.483       4.000           1.517           Low Pulse Width   IOL_299_374/CLK_SYS     eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/opit_1_IOL/SYSCLK
====================================================================================================

{pll_1|pll_1_inst/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           Low Pulse Width   DRM_178_272/CLKB[0]     dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 499.102     500.000         0.898           High Pulse Width  DRM_178_272/CLKB[0]     dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_178_192/CLKB[0]     dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           Low Pulse Width   IOL_75_374/CLK_SYS      eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           High Pulse Width  IOL_75_374/CLK_SYS      eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           High Pulse Width  IOL_75_373/CLK_SYS      eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/SYSCLK
====================================================================================================

{pll_1|pll_1_inst/u_pll_e3/CLKOUT2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           High Pulse Width  CLMS_190_73/CLK         adc_fft_top_inst/fft_data_gen_inst/data_in_0_0/ram32x1dp/WCLK
 498.100     500.000         1.900           Low Pulse Width   CLMS_190_73/CLK         adc_fft_top_inst/fft_data_gen_inst/data_in_0_0/ram32x1dp/WCLK
 498.100     500.000         1.900           High Pulse Width  CLMS_190_93/CLK         adc_fft_top_inst/fft_data_gen_inst/data_in_0_1/ram32x1dp/WCLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_278_68/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_278_68/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_142_168/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_1/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           Low Pulse Width   CLMS_186_109/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_186_109/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_186_113/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265/gopapm/CLK
Endpoint    : adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303/gopapm/X[9]
Path Group  : hsst_top|free_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     0.925       3.367         free_clk_g       
 APM_258_152/CLK                                                           r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265/gopapm/CLK

 APM_258_152/P[1]                  tco                   1.978       5.345 f       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265/gopapm/P[1]
                                   net (fanout=1)        0.396       5.741         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [1]
                                   td                    0.368       6.109 f       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.109         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.co [2]
 CLMS_254_153/COUT                 td                    0.044       6.153 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.153         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.co [6]
                                   td                    0.044       6.197 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.197         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.co [10]
 CLMS_254_157/COUT                 td                    0.044       6.241 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.241         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.co [14]
                                   td                    0.044       6.285 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.lt_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.285         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.co [18]
 CLMS_254_161/COUT                 td                    0.044       6.329 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.lt_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.329         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.co [22]
                                   td                    0.044       6.373 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.lt_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.373         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.co [26]
 CLMS_254_165/Y3                   td                    0.106       6.479 f       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.lt_14/gateop_A2/Y1
                                   net (fanout=1)        0.848       7.327         _N33             
 CLMA_198_136/Y1                   td                    0.151       7.478 f       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[9][9]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.931       8.409         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N715 [9]
 APM_206_52/X[9]                                                           f       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303/gopapm/X[9]

 Data arrival time                                                   8.409         Logic Levels: 5  
                                                                                   Logic: 2.867ns(56.862%), Route: 2.175ns(43.138%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.074    1000.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735    1000.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1000.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.270         _N59             
 USCM_84_108/CLK_USCM              td                    0.000    1002.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     0.895    1003.165         free_clk_g       
 APM_206_52/CLK                                                            r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303/gopapm/CLK
 clock pessimism                                         0.172    1003.337                          
 clock uncertainty                                      -0.050    1003.287                          

 Setup time                                             -0.805    1002.482                          

 Data required time                                               1002.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.482                          
 Data arrival time                                                   8.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.073                          
====================================================================================================

====================================================================================================

Startpoint  : adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265/gopapm/CLK
Endpoint    : adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303/gopapm/Y[9]
Path Group  : hsst_top|free_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     0.925       3.367         free_clk_g       
 APM_258_152/CLK                                                           r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265/gopapm/CLK

 APM_258_152/P[1]                  tco                   1.978       5.345 f       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265/gopapm/P[1]
                                   net (fanout=1)        0.396       5.741         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N265 [1]
                                   td                    0.368       6.109 f       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.109         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.co [2]
 CLMS_254_153/COUT                 td                    0.044       6.153 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.153         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.co [6]
                                   td                    0.044       6.197 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.197         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.co [10]
 CLMS_254_157/COUT                 td                    0.044       6.241 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.241         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.co [14]
                                   td                    0.044       6.285 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.lt_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.285         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.co [18]
 CLMS_254_161/COUT                 td                    0.044       6.329 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.lt_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.329         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.co [22]
                                   td                    0.044       6.373 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.lt_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.373         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.co [26]
 CLMS_254_165/Y3                   td                    0.106       6.479 f       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N266.lt_14/gateop_A2/Y1
                                   net (fanout=1)        0.848       7.327         _N33             
 CLMA_198_136/Y1                   td                    0.151       7.478 f       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_q[9][9]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.931       8.409         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N715 [9]
 APM_206_52/Y[9]                                                           f       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303/gopapm/Y[9]

 Data arrival time                                                   8.409         Logic Levels: 5  
                                                                                   Logic: 2.867ns(56.862%), Route: 2.175ns(43.138%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.074    1000.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735    1000.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1000.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.270         _N59             
 USCM_84_108/CLK_USCM              td                    0.000    1002.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     0.895    1003.165         free_clk_g       
 APM_206_52/CLK                                                            r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N303/gopapm/CLK
 clock pessimism                                         0.172    1003.337                          
 clock uncertainty                                      -0.050    1003.287                          

 Setup time                                             -0.778    1002.509                          

 Data required time                                               1002.509                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.509                          
 Data arrival time                                                   8.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.100                          
====================================================================================================

====================================================================================================

Startpoint  : adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[12][15]/opit_0_L5Q_perm/CLK
Endpoint    : adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227/gopapm/X[11]
Path Group  : hsst_top|free_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     0.925       3.367         free_clk_g       
 CLMA_250_69/CLK                                                           r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[12][15]/opit_0_L5Q_perm/CLK

 CLMA_250_69/Q3                    tco                   0.220       3.587 f       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[12][15]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.410       3.997         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[12] [15]
 CLMA_262_56/Y1                    td                    0.244       4.241 f       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m1_m1_15/gateop_perm/Z
                                   net (fanout=4)        0.250       4.491         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N6731
 CLMA_262_60/COUT                  td                    0.391       4.882 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m1_a1_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.882         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10280
 CLMA_262_68/Y1                    td                    0.366       5.248 f       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m1_a1_1_5/gateop_A2/Y1
                                   net (fanout=2)        0.463       5.711         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N4764
                                   td                    0.365       6.076 f       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_2_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.076         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10227
 CLMS_262_53/Y3                    td                    0.387       6.463 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_2_6/gateop_A2/Y1
                                   net (fanout=1)        0.237       6.700         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N3742
 CLMA_262_56/Y0                    td                    0.264       6.964 f       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_8/gateop/Y
                                   net (fanout=1)        0.381       7.345         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N494
 CLMA_250_52/Y2                    td                    0.354       7.699 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N190.lt_15/gateop_perm/Y
                                   net (fanout=1)        0.236       7.935         _N15             
 CLMA_250_49/Y0                    td                    0.162       8.097 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_q[11][11]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.184       8.281         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N687 [11]
 APM_258_40/X[11]                                                          r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227/gopapm/X[11]

 Data arrival time                                                   8.281         Logic Levels: 7  
                                                                                   Logic: 2.753ns(56.024%), Route: 2.161ns(43.976%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.074    1000.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735    1000.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1000.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.270         _N59             
 USCM_84_108/CLK_USCM              td                    0.000    1002.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     0.895    1003.165         free_clk_g       
 APM_258_40/CLK                                                            r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227/gopapm/CLK
 clock pessimism                                         0.183    1003.348                          
 clock uncertainty                                      -0.050    1003.298                          

 Setup time                                             -0.805    1002.493                          

 Data required time                                               1002.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.493                          
 Data arrival time                                                   8.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.212                          
====================================================================================================

====================================================================================================

Startpoint  : adc_fft_top_inst_1/fft_data_gen_inst/fft_working/opit_0_L5Q_perm/CLK
Endpoint    : adc_fft_top_inst_1/fft_data_gen_inst/data_in_1_2/ram32x1dp/WE
Path Group  : hsst_top|free_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.465
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     0.895       3.165         free_clk_g       
 CLMA_202_224/CLK                                                          r       adc_fft_top_inst_1/fft_data_gen_inst/fft_working/opit_0_L5Q_perm/CLK

 CLMA_202_224/Q2                   tco                   0.183       3.348 r       adc_fft_top_inst_1/fft_data_gen_inst/fft_working/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.354       3.702         adc_fft_top_inst_1/fft_data_gen_inst/fft_working
 CLMA_194_237/Y2                   td                    0.167       3.869 r       adc_fft_top_inst_1/fft_data_gen_inst/data_in_1_0_we/gateop_perm/Z
                                   net (fanout=8)        0.510       4.379         adc_fft_top_inst_1/fft_data_gen_inst/_N10565
 CLMS_198_229/RS                                                           r       adc_fft_top_inst_1/fft_data_gen_inst/data_in_1_2/ram32x1dp/WE

 Data arrival time                                                   4.379         Logic Levels: 1  
                                                                                   Logic: 0.350ns(28.830%), Route: 0.864ns(71.170%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.169       3.611         free_clk_g       
 CLMA_186_264/Y3                   td                    0.221       3.832 r       hsst_ad_inst/N20/gateop_perm/Z
                                   net (fanout=70)       0.633       4.465         ad_clk_1         
 CLMS_198_229/CLK                                                          r       adc_fft_top_inst_1/fft_data_gen_inst/data_in_1_2/ram32x1dp/WCLK
 clock pessimism                                        -0.172       4.293                          
 clock uncertainty                                       0.000       4.293                          

 Hold time                                              -0.160       4.133                          

 Data required time                                                  4.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.133                          
 Data arrival time                                                   4.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.246                          
====================================================================================================

====================================================================================================

Startpoint  : adc_fft_top_inst_1/fft_data_gen_inst/fft_working/opit_0_L5Q_perm/CLK
Endpoint    : adc_fft_top_inst_1/fft_data_gen_inst/data_in_1_3/ram32x1dp/WE
Path Group  : hsst_top|free_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.465
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     0.895       3.165         free_clk_g       
 CLMA_202_224/CLK                                                          r       adc_fft_top_inst_1/fft_data_gen_inst/fft_working/opit_0_L5Q_perm/CLK

 CLMA_202_224/Q2                   tco                   0.183       3.348 r       adc_fft_top_inst_1/fft_data_gen_inst/fft_working/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.354       3.702         adc_fft_top_inst_1/fft_data_gen_inst/fft_working
 CLMA_194_237/Y2                   td                    0.167       3.869 r       adc_fft_top_inst_1/fft_data_gen_inst/data_in_1_0_we/gateop_perm/Z
                                   net (fanout=8)        0.510       4.379         adc_fft_top_inst_1/fft_data_gen_inst/_N10565
 CLMS_198_229/RS                                                           r       adc_fft_top_inst_1/fft_data_gen_inst/data_in_1_3/ram32x1dp/WE

 Data arrival time                                                   4.379         Logic Levels: 1  
                                                                                   Logic: 0.350ns(28.830%), Route: 0.864ns(71.170%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.169       3.611         free_clk_g       
 CLMA_186_264/Y3                   td                    0.221       3.832 r       hsst_ad_inst/N20/gateop_perm/Z
                                   net (fanout=70)       0.633       4.465         ad_clk_1         
 CLMS_198_229/CLK                                                          r       adc_fft_top_inst_1/fft_data_gen_inst/data_in_1_3/ram32x1dp/WCLK
 clock pessimism                                        -0.172       4.293                          
 clock uncertainty                                       0.000       4.293                          

 Hold time                                              -0.160       4.133                          

 Data required time                                                  4.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.133                          
 Data arrival time                                                   4.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.246                          
====================================================================================================

====================================================================================================

Startpoint  : adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[7]/opit_0/CLK
Endpoint    : adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[7]/opit_0_L5Q_perm/L4
Path Group  : hsst_top|free_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     0.895       3.165         free_clk_g       
 CLMA_246_136/CLK                                                          r       adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[7]/opit_0/CLK

 CLMA_246_136/Q1                   tco                   0.180       3.345 f       adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1[7]/opit_0/Q
                                   net (fanout=3)        0.059       3.404         adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data2_re_d1 [7]
 CLMS_246_137/C4                                                           f       adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.404         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     0.925       3.367         free_clk_g       
 CLMS_246_137/CLK                                                          r       adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/data1_re_d1[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Hold time                                              -0.028       3.152                          

 Data required time                                                  3.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.152                          
 Data arrival time                                                   3.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl_inst/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       0.614         cfg_clk          
 USCM_84_113/CLK_USCM              td                    0.000       0.614 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=228)      0.925       1.539         ntclkbufg_3      
 CLMS_314_133/CLK                                                          r       ms72xx_ctl_inst/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_314_133/Q1                   tco                   0.223       1.762 f       ms72xx_ctl_inst/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.352       2.114         ms72xx_ctl_inst/ms7200_ctl/dri_cnt [4]
 CLMA_318_140/Y3                   td                    0.222       2.336 f       ms72xx_ctl_inst/ms7200_ctl/dri_cnt[8:0]_254/gateop_perm/Z
                                   net (fanout=1)        0.168       2.504         ms72xx_ctl_inst/ms7200_ctl/_N20341
 CLMS_318_137/Y0                   td                    0.162       2.666 r       ms72xx_ctl_inst/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=6)        0.245       2.911         ms72xx_ctl_inst/ms7200_ctl/_N20437
 CLMA_314_140/Y1                   td                    0.151       3.062 f       ms72xx_ctl_inst/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=15)       0.380       3.442         ms72xx_ctl_inst/ms7200_ctl/N261
 CLMA_310_128/Y3                   td                    0.162       3.604 r       ms72xx_ctl_inst/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.280       3.884         ms72xx_ctl_inst/ms7200_ctl/N2093 [4]
 CLMS_310_141/Y3                   td                    0.358       4.242 f       ms72xx_ctl_inst/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.073       4.315         ms72xx_ctl_inst/ms7200_ctl/state_n [1]
 CLMA_310_140/Y3                   td                    0.151       4.466 f       ms72xx_ctl_inst/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.388       4.854         ms72xx_ctl_inst/ms7200_ctl/N8
 CLMA_302_129/CE                                                           f       ms72xx_ctl_inst/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   4.854         Logic Levels: 6  
                                                                                   Logic: 1.429ns(43.107%), Route: 1.886ns(56.893%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000    1000.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603    1000.603         cfg_clk          
 USCM_84_113/CLK_USCM              td                    0.000    1000.603 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=228)      0.895    1001.498         ntclkbufg_3      
 CLMA_302_129/CLK                                                          r       ms72xx_ctl_inst/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.022    1001.520                          
 clock uncertainty                                      -0.150    1001.370                          

 Setup time                                             -0.476    1000.894                          

 Data required time                                               1000.894                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.894                          
 Data arrival time                                                   4.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.040                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl_inst/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       0.614         cfg_clk          
 USCM_84_113/CLK_USCM              td                    0.000       0.614 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=228)      0.925       1.539         ntclkbufg_3      
 CLMS_314_133/CLK                                                          r       ms72xx_ctl_inst/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_314_133/Q1                   tco                   0.223       1.762 f       ms72xx_ctl_inst/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.352       2.114         ms72xx_ctl_inst/ms7200_ctl/dri_cnt [4]
 CLMA_318_140/Y3                   td                    0.222       2.336 f       ms72xx_ctl_inst/ms7200_ctl/dri_cnt[8:0]_254/gateop_perm/Z
                                   net (fanout=1)        0.168       2.504         ms72xx_ctl_inst/ms7200_ctl/_N20341
 CLMS_318_137/Y0                   td                    0.162       2.666 r       ms72xx_ctl_inst/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=6)        0.245       2.911         ms72xx_ctl_inst/ms7200_ctl/_N20437
 CLMA_314_140/Y1                   td                    0.151       3.062 f       ms72xx_ctl_inst/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=15)       0.380       3.442         ms72xx_ctl_inst/ms7200_ctl/N261
 CLMA_310_128/Y3                   td                    0.162       3.604 r       ms72xx_ctl_inst/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.280       3.884         ms72xx_ctl_inst/ms7200_ctl/N2093 [4]
 CLMS_310_141/Y3                   td                    0.358       4.242 f       ms72xx_ctl_inst/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.073       4.315         ms72xx_ctl_inst/ms7200_ctl/state_n [1]
 CLMA_310_140/Y3                   td                    0.151       4.466 f       ms72xx_ctl_inst/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.388       4.854         ms72xx_ctl_inst/ms7200_ctl/N8
 CLMA_302_129/CE                                                           f       ms72xx_ctl_inst/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   4.854         Logic Levels: 6  
                                                                                   Logic: 1.429ns(43.107%), Route: 1.886ns(56.893%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000    1000.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603    1000.603         cfg_clk          
 USCM_84_113/CLK_USCM              td                    0.000    1000.603 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=228)      0.895    1001.498         ntclkbufg_3      
 CLMA_302_129/CLK                                                          r       ms72xx_ctl_inst/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.022    1001.520                          
 clock uncertainty                                      -0.150    1001.370                          

 Setup time                                             -0.476    1000.894                          

 Data required time                                               1000.894                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.894                          
 Data arrival time                                                   4.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.040                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl_inst/ms7200_ctl/addr[1]/opit_0_inv_L5Q_perm/CE
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       0.614         cfg_clk          
 USCM_84_113/CLK_USCM              td                    0.000       0.614 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=228)      0.925       1.539         ntclkbufg_3      
 CLMS_314_133/CLK                                                          r       ms72xx_ctl_inst/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_314_133/Q1                   tco                   0.223       1.762 f       ms72xx_ctl_inst/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.352       2.114         ms72xx_ctl_inst/ms7200_ctl/dri_cnt [4]
 CLMA_318_140/Y3                   td                    0.222       2.336 f       ms72xx_ctl_inst/ms7200_ctl/dri_cnt[8:0]_254/gateop_perm/Z
                                   net (fanout=1)        0.168       2.504         ms72xx_ctl_inst/ms7200_ctl/_N20341
 CLMS_318_137/Y0                   td                    0.162       2.666 r       ms72xx_ctl_inst/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=6)        0.245       2.911         ms72xx_ctl_inst/ms7200_ctl/_N20437
 CLMA_314_140/Y1                   td                    0.151       3.062 f       ms72xx_ctl_inst/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=15)       0.380       3.442         ms72xx_ctl_inst/ms7200_ctl/N261
 CLMA_310_128/Y3                   td                    0.162       3.604 r       ms72xx_ctl_inst/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.149       3.753         ms72xx_ctl_inst/ms7200_ctl/N2093 [4]
 CLMA_310_128/Y2                   td                    0.162       3.915 r       ms72xx_ctl_inst/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=12)       0.329       4.244         ms72xx_ctl_inst/ms7200_ctl/N1955
 CLMA_302_136/CECO                 td                    0.141       4.385 r       ms72xx_ctl_inst/ms7200_ctl/data_in[7]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       4.385         ntR988           
 CLMA_302_140/CECO                 td                    0.141       4.526 r       ms72xx_ctl_inst/ms7200_ctl/data_in[3]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       4.526         ntR987           
 CLMA_302_144/CECI                                                         r       ms72xx_ctl_inst/ms7200_ctl/addr[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   4.526         Logic Levels: 7  
                                                                                   Logic: 1.364ns(45.665%), Route: 1.623ns(54.335%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000    1000.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603    1000.603         cfg_clk          
 USCM_84_113/CLK_USCM              td                    0.000    1000.603 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=228)      0.895    1001.498         ntclkbufg_3      
 CLMA_302_144/CLK                                                          r       ms72xx_ctl_inst/ms7200_ctl/addr[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.022    1001.520                          
 clock uncertainty                                      -0.150    1001.370                          

 Setup time                                             -0.563    1000.807                          

 Data required time                                               1000.807                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.807                          
 Data arrival time                                                   4.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.281                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst/ms7200_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : ms72xx_ctl_inst/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[6]
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       0.603         cfg_clk          
 USCM_84_113/CLK_USCM              td                    0.000       0.603 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=228)      0.895       1.498         ntclkbufg_3      
 CLMA_302_137/CLK                                                          r       ms72xx_ctl_inst/ms7200_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMA_302_137/Q1                   tco                   0.184       1.682 r       ms72xx_ctl_inst/ms7200_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.140       1.822         ms72xx_ctl_inst/ms7200_ctl/cmd_index [1]
 DRM_306_128/ADA0[6]                                                       r       ms72xx_ctl_inst/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[6]

 Data arrival time                                                   1.822         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.790%), Route: 0.140ns(43.210%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       0.614         cfg_clk          
 USCM_84_113/CLK_USCM              td                    0.000       0.614 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=228)      0.925       1.539         ntclkbufg_3      
 DRM_306_128/CLKA[0]                                                       r       ms72xx_ctl_inst/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.022       1.517                          
 clock uncertainty                                       0.000       1.517                          

 Hold time                                               0.127       1.644                          

 Data required time                                                  1.644                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.644                          
 Data arrival time                                                   1.822                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.178                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst/iic_dri_rx/pluse_1d/opit_0_inv/CLK
Endpoint    : ms72xx_ctl_inst/iic_dri_rx/pluse_2d/opit_0_inv/D
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.040

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       0.603         cfg_clk          
 USCM_84_113/CLK_USCM              td                    0.000       0.603 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=228)      0.895       1.498         ntclkbufg_3      
 CLMA_294_124/CLK                                                          r       ms72xx_ctl_inst/iic_dri_rx/pluse_1d/opit_0_inv/CLK

 CLMA_294_124/Q3                   tco                   0.178       1.676 f       ms72xx_ctl_inst/iic_dri_rx/pluse_1d/opit_0_inv/Q
                                   net (fanout=1)        0.058       1.734         ms72xx_ctl_inst/iic_dri_rx/pluse_1d
 CLMA_294_124/AD                                                           f       ms72xx_ctl_inst/iic_dri_rx/pluse_2d/opit_0_inv/D

 Data arrival time                                                   1.734         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       0.614         cfg_clk          
 USCM_84_113/CLK_USCM              td                    0.000       0.614 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=228)      0.925       1.539         ntclkbufg_3      
 CLMA_294_124/CLK                                                          r       ms72xx_ctl_inst/iic_dri_rx/pluse_2d/opit_0_inv/CLK
 clock pessimism                                        -0.040       1.499                          
 clock uncertainty                                       0.000       1.499                          

 Hold time                                               0.040       1.539                          

 Data required time                                                  1.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.539                          
 Data arrival time                                                   1.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst/ms7200_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl_inst/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[8]
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       0.603         cfg_clk          
 USCM_84_113/CLK_USCM              td                    0.000       0.603 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=228)      0.895       1.498         ntclkbufg_3      
 CLMA_302_137/CLK                                                          r       ms72xx_ctl_inst/ms7200_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_302_137/Q3                   tco                   0.182       1.680 r       ms72xx_ctl_inst/ms7200_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.197       1.877         ms72xx_ctl_inst/ms7200_ctl/cmd_index [3]
 DRM_306_128/ADA0[8]                                                       r       ms72xx_ctl_inst/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[8]

 Data arrival time                                                   1.877         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.021%), Route: 0.197ns(51.979%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       0.614         cfg_clk          
 USCM_84_113/CLK_USCM              td                    0.000       0.614 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=228)      0.925       1.539         ntclkbufg_3      
 DRM_306_128/CLKA[0]                                                       r       ms72xx_ctl_inst/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.022       1.517                          
 clock uncertainty                                       0.000       1.517                          

 Hold time                                               0.127       1.644                          

 Data required time                                                  1.644                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.644                          
 Data arrival time                                                   1.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/CLK
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0
Path Group  : hsst_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  3.489
  Clock Pessimism Removal :  0.186

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.037       3.489         ntclkbufg_6      
 CLMA_122_324/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/CLK

 CLMA_122_324/Y0                   tco                   0.289       3.778 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/Q
                                   net (fanout=3)        0.073       3.851         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2 [9]
 CLMA_122_324/Y2                   td                    0.379       4.230 f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_4/gateop_perm/Z
                                   net (fanout=5)        0.269       4.499         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [7]
 CLMA_122_316/Y0                   td                    0.264       4.763 f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_6/gateop_perm/Z
                                   net (fanout=3)        0.254       5.017         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [5]
 CLMS_118_317/Y1                   td                    0.224       5.241 f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_9/gateop_perm/Z
                                   net (fanout=1)        0.256       5.497         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [2]
                                   td                    0.368       5.865 f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.865         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.co [2]
 CLMS_122_317/COUT                 td                    0.044       5.909 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.909         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.co [6]
 CLMS_122_321/Y1                   td                    0.127       6.036 f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.368       6.404         _N56             
 CLMA_126_328/B0                                                           f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.404         Logic Levels: 5  
                                                                                   Logic: 1.695ns(58.148%), Route: 1.220ns(41.852%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N57             
 USCM_84_111/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.005    1003.284         ntclkbufg_6      
 CLMA_126_328/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.186    1003.470                          
 clock uncertainty                                      -0.050    1003.420                          

 Setup time                                             -0.149    1003.271                          

 Data required time                                               1003.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.271                          
 Data arrival time                                                   6.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.867                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/L2
Path Group  : hsst_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  3.489
  Clock Pessimism Removal :  0.186

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.037       3.489         ntclkbufg_6      
 CLMA_126_317/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_126_317/Q1                   tco                   0.223       3.712 f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        0.154       3.866         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [1]
                                   td                    0.365       4.231 f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.231         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9869
 CLMA_126_317/COUT                 td                    0.044       4.275 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.275         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9871
 CLMA_126_321/Y1                   td                    0.383       4.658 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.273       4.931         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [5]
 CLMS_122_333/A2                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/L2

 Data arrival time                                                   4.931         Logic Levels: 2  
                                                                                   Logic: 1.015ns(70.388%), Route: 0.427ns(29.612%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N57             
 USCM_84_111/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.005    1003.284         ntclkbufg_6      
 CLMS_122_333/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.186    1003.470                          
 clock uncertainty                                      -0.050    1003.420                          

 Setup time                                             -0.299    1003.121                          

 Data required time                                               1003.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.121                          
 Data arrival time                                                   4.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.190                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L1
Path Group  : hsst_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  3.489
  Clock Pessimism Removal :  0.186

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.037       3.489         ntclkbufg_6      
 CLMA_126_317/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_126_317/Q1                   tco                   0.223       3.712 f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        0.154       3.866         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [1]
                                   td                    0.365       4.231 f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.231         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9869
 CLMA_126_317/COUT                 td                    0.044       4.275 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.275         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9871
                                   td                    0.044       4.319 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.319         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9873
 CLMA_126_321/COUT                 td                    0.044       4.363 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.363         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9875
                                   td                    0.044       4.407 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.407         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9877
 CLMA_126_325/Y3                   td                    0.365       4.772 f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.254       5.026         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [11]
 CLMA_122_328/A1                                                           f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.026         Logic Levels: 3  
                                                                                   Logic: 1.129ns(73.455%), Route: 0.408ns(26.545%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N57             
 USCM_84_111/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.005    1003.284         ntclkbufg_6      
 CLMA_122_328/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.186    1003.470                          
 clock uncertainty                                      -0.050    1003.420                          

 Setup time                                             -0.191    1003.229                          

 Data required time                                               1003.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.229                          
 Data arrival time                                                   5.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.203                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[10]
Path Group  : hsst_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.489
  Launch Clock Delay      :  3.284
  Clock Pessimism Removal :  -0.186

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.005       3.284         ntclkbufg_6      
 CLMA_126_325/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_126_325/Q0                   tco                   0.182       3.466 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        0.218       3.684         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [8]
 DRM_142_316/ADA0[10]                                                      r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[10]

 Data arrival time                                                   3.684         Logic Levels: 0  
                                                                                   Logic: 0.182ns(45.500%), Route: 0.218ns(54.500%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.037       3.489         ntclkbufg_6      
 DRM_142_316/CLKA[0]                                                       r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.186       3.303                          
 clock uncertainty                                       0.000       3.303                          

 Hold time                                               0.127       3.430                          

 Data required time                                                  3.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.430                          
 Data arrival time                                                   3.684                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[12]
Path Group  : hsst_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.489
  Launch Clock Delay      :  3.284
  Clock Pessimism Removal :  -0.186

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.005       3.284         ntclkbufg_6      
 CLMA_126_325/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/CLK

 CLMA_126_325/Q2                   tco                   0.183       3.467 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        0.219       3.686         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [10]
 DRM_142_316/ADA0[12]                                                      r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[12]

 Data arrival time                                                   3.686         Logic Levels: 0  
                                                                                   Logic: 0.183ns(45.522%), Route: 0.219ns(54.478%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.037       3.489         ntclkbufg_6      
 DRM_142_316/CLKA[0]                                                       r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.186       3.303                          
 clock uncertainty                                       0.000       3.303                          

 Hold time                                               0.127       3.430                          

 Data required time                                                  3.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.430                          
 Data arrival time                                                   3.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[6]
Path Group  : hsst_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.489
  Launch Clock Delay      :  3.284
  Clock Pessimism Removal :  -0.186

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.005       3.284         ntclkbufg_6      
 CLMA_126_321/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_126_321/Q0                   tco                   0.182       3.466 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        0.228       3.694         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [4]
 DRM_142_316/ADA0[6]                                                       r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[6]

 Data arrival time                                                   3.694         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.390%), Route: 0.228ns(55.610%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.037       3.489         ntclkbufg_6      
 DRM_142_316/CLKA[0]                                                       r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.186       3.303                          
 clock uncertainty                                       0.000       3.303                          

 Hold time                                               0.127       3.430                          

 Data required time                                                  3.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.430                          
 Data arrival time                                                   3.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : dram_ctrl_inst/dram_rd_addr[6]/opit_0_A2Q21/CLK
Endpoint    : dram_ctrl_inst/dram_rd_addr[8]/opit_0_L5Q_perm/L1
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.651
  Clock Pessimism Removal :  0.011

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_pix_clk       
 USCM_84_114/CLK_USCM              td                    0.000       0.614 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=64)       1.037       1.651         ntclkbufg_5      
 CLMA_166_256/CLK                                                          r       dram_ctrl_inst/dram_rd_addr[6]/opit_0_A2Q21/CLK

 CLMA_166_256/Q1                   tco                   0.223       1.874 f       dram_ctrl_inst/dram_rd_addr[6]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.573       2.447         dram_rd_addr[6]  
 CLMA_170_208/Y0                   td                    0.380       2.827 f       dram_ctrl_inst/N262_15/gateop_perm/Z
                                   net (fanout=3)        0.170       2.997         dram_ctrl_inst/_N24460
 CLMS_166_209/Y0                   td                    0.264       3.261 f       dram_ctrl_inst/N317_1/gateop_perm/Z
                                   net (fanout=8)        0.489       3.750         dram_ctrl_inst/_N20883
 CLMA_154_201/Y0                   td                    0.162       3.912 r       dram_ctrl_inst/N1073/gateop_perm/Z
                                   net (fanout=2)        0.326       4.238         dram_ctrl_inst/N1073
 CLMA_162_208/Y3                   td                    0.360       4.598 f       dram_ctrl_inst/N1081/gateop_perm/Z
                                   net (fanout=3)        0.344       4.942         dram_ctrl_inst/N1081
 CLMA_162_208/Y1                   td                    0.162       5.104 r       dram_ctrl_inst/N1096/gateop_perm/Z
                                   net (fanout=2)        0.184       5.288         dram_ctrl_inst/N1096
 CLMA_158_208/Y1                   td                    0.162       5.450 r       dram_ctrl_inst/N1099/gateop_perm/Z
                                   net (fanout=3)        0.149       5.599         dram_ctrl_inst/N1099
 CLMS_158_209/Y0                   td                    0.150       5.749 f       dram_ctrl_inst/N1114/gateop_perm/Z
                                   net (fanout=2)        0.287       6.036         dram_ctrl_inst/N1114
 CLMS_162_201/Y0                   td                    0.226       6.262 f       dram_ctrl_inst/N1144_3/gateop_perm/Z
                                   net (fanout=1)        0.390       6.652         dram_ctrl_inst/_N24487
 CLMS_162_209/Y1                   td                    0.224       6.876 f       dram_ctrl_inst/N1144_4/gateop_perm/Z
                                   net (fanout=11)       0.832       7.708         dram_ctrl_inst/N1144
 CLMA_166_252/COUT                 td                    0.387       8.095 r       dram_ctrl_inst/dram_rd_addr[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.095         dram_ctrl_inst/_N9631
                                   td                    0.044       8.139 r       dram_ctrl_inst/dram_rd_addr[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.139         dram_ctrl_inst/_N9633
 CLMA_166_256/Y3                   td                    0.365       8.504 f       dram_ctrl_inst/dram_rd_addr[7]/opit_0_A2Q0/Y1
                                   net (fanout=1)        0.619       9.123         dram_ctrl_inst/_N14703
 CLMA_166_208/A1                                                           f       dram_ctrl_inst/dram_rd_addr[8]/opit_0_L5Q_perm/L1

 Data arrival time                                                   9.123         Logic Levels: 11 
                                                                                   Logic: 3.109ns(41.609%), Route: 4.363ns(58.391%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000    1000.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    1000.603         nt_pix_clk       
 USCM_84_114/CLK_USCM              td                    0.000    1000.603 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=64)       0.895    1001.498         ntclkbufg_5      
 CLMA_166_208/CLK                                                          r       dram_ctrl_inst/dram_rd_addr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.011    1001.509                          
 clock uncertainty                                      -0.150    1001.359                          

 Setup time                                             -0.191    1001.168                          

 Data required time                                               1001.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.168                          
 Data arrival time                                                   9.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.045                          
====================================================================================================

====================================================================================================

Startpoint  : dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : pattern_vg_inst/o_data_0/opit_0_L5Q_perm/L1
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  2.587
  Clock Pessimism Removal :  0.004

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_pix_clk       
 USCM_84_154/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.057       1.671         ntR2558          
 CLMS_170_209/Y3                   td                    0.221       1.892 r       dram_ctrl_inst/N254/gateop_perm/Z
                                   net (fanout=2)        0.695       2.587         dram_rd_clk      
 DRM_178_272/CLKB[0]                                                       r       dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_178_272/QB0[1]                tco                   1.780       4.367 f       dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=8)        1.036       5.403         dram_rd_data[1]  
                                   td                    0.222       5.625 f       pattern_vg_inst/N696_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.625         pattern_vg_inst/N696_1.co [2]
 CLMA_182_213/COUT                 td                    0.044       5.669 r       pattern_vg_inst/N696_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.669         pattern_vg_inst/N696_1.co [4]
                                   td                    0.044       5.713 r       pattern_vg_inst/N696_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.713         pattern_vg_inst/N696_1.co [6]
 CLMA_182_217/Y3                   td                    0.387       6.100 r       pattern_vg_inst/N696_1.fsub_7/gateop_A2/Y1
                                   net (fanout=1)        0.347       6.447         pattern_vg_inst/N696 [8]
                                   td                    0.251       6.698 f       pattern_vg_inst/N697.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.698         pattern_vg_inst/N697.co [10]
 CLMA_182_229/Y2                   td                    0.105       6.803 f       pattern_vg_inst/N697.lt_6/gateop/Y
                                   net (fanout=1)        0.558       7.361         _N2              
 CLMA_170_196/Y1                   td                    0.359       7.720 f       pattern_vg_inst/N698_5/gateop_perm/Z
                                   net (fanout=2)        0.171       7.891         pattern_vg_inst/N6046 [23]
 CLMA_174_196/Y2                   td                    0.379       8.270 f       pattern_vg_inst/o_data_fsm[23:0]_10_22/gateop_perm/Z
                                   net (fanout=1)        0.172       8.442         pattern_vg_inst/_N23136_2
 CLMS_174_193/Y2                   td                    0.162       8.604 r       pattern_vg_inst/o_data_fsm[23:0]_10_42/gateop_perm/Z
                                   net (fanout=1)        0.072       8.676         pattern_vg_inst/_N24721
 CLMS_174_193/Y1                   td                    0.244       8.920 f       pattern_vg_inst/o_data_fsm[23:0]_10_43/gateop_perm/Z
                                   net (fanout=1)        0.172       9.092         pattern_vg_inst/_N24722
 CLMS_174_197/A1                                                           f       pattern_vg_inst/o_data_0/opit_0_L5Q_perm/L1

 Data arrival time                                                   9.092         Logic Levels: 7  
                                                                                   Logic: 3.977ns(61.138%), Route: 2.528ns(38.862%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000    1000.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    1000.603         nt_pix_clk       
 USCM_84_114/CLK_USCM              td                    0.000    1000.603 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=64)       0.895    1001.498         ntclkbufg_5      
 CLMS_174_197/CLK                                                          r       pattern_vg_inst/o_data_0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.004    1001.502                          
 clock uncertainty                                      -0.150    1001.352                          

 Setup time                                             -0.191    1001.161                          

 Data required time                                               1001.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.161                          
 Data arrival time                                                   9.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.069                          
====================================================================================================

====================================================================================================

Startpoint  : dram_ctrl_inst/dram_rd_addr[6]/opit_0_A2Q21/CLK
Endpoint    : dram_ctrl_inst/dram_rd_addr[9]/opit_0_L5Q_perm/L1
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.651
  Clock Pessimism Removal :  0.011

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_pix_clk       
 USCM_84_114/CLK_USCM              td                    0.000       0.614 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=64)       1.037       1.651         ntclkbufg_5      
 CLMA_166_256/CLK                                                          r       dram_ctrl_inst/dram_rd_addr[6]/opit_0_A2Q21/CLK

 CLMA_166_256/Q1                   tco                   0.223       1.874 f       dram_ctrl_inst/dram_rd_addr[6]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.573       2.447         dram_rd_addr[6]  
 CLMA_170_208/Y0                   td                    0.380       2.827 f       dram_ctrl_inst/N262_15/gateop_perm/Z
                                   net (fanout=3)        0.170       2.997         dram_ctrl_inst/_N24460
 CLMS_166_209/Y0                   td                    0.264       3.261 f       dram_ctrl_inst/N317_1/gateop_perm/Z
                                   net (fanout=8)        0.489       3.750         dram_ctrl_inst/_N20883
 CLMA_154_201/Y0                   td                    0.162       3.912 r       dram_ctrl_inst/N1073/gateop_perm/Z
                                   net (fanout=2)        0.326       4.238         dram_ctrl_inst/N1073
 CLMA_162_208/Y3                   td                    0.360       4.598 f       dram_ctrl_inst/N1081/gateop_perm/Z
                                   net (fanout=3)        0.344       4.942         dram_ctrl_inst/N1081
 CLMA_162_208/Y1                   td                    0.162       5.104 r       dram_ctrl_inst/N1096/gateop_perm/Z
                                   net (fanout=2)        0.184       5.288         dram_ctrl_inst/N1096
 CLMA_158_208/Y1                   td                    0.162       5.450 r       dram_ctrl_inst/N1099/gateop_perm/Z
                                   net (fanout=3)        0.149       5.599         dram_ctrl_inst/N1099
 CLMS_158_209/Y0                   td                    0.150       5.749 f       dram_ctrl_inst/N1114/gateop_perm/Z
                                   net (fanout=2)        0.287       6.036         dram_ctrl_inst/N1114
 CLMS_162_201/Y0                   td                    0.226       6.262 f       dram_ctrl_inst/N1144_3/gateop_perm/Z
                                   net (fanout=1)        0.390       6.652         dram_ctrl_inst/_N24487
 CLMS_162_209/Y1                   td                    0.224       6.876 f       dram_ctrl_inst/N1144_4/gateop_perm/Z
                                   net (fanout=11)       0.832       7.708         dram_ctrl_inst/N1144
 CLMA_166_252/COUT                 td                    0.387       8.095 r       dram_ctrl_inst/dram_rd_addr[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.095         dram_ctrl_inst/_N9631
                                   td                    0.044       8.139 r       dram_ctrl_inst/dram_rd_addr[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.139         dram_ctrl_inst/_N9633
 CLMA_166_256/COUT                 td                    0.044       8.183 r       dram_ctrl_inst/dram_rd_addr[7]/opit_0_A2Q0/Cout
                                   net (fanout=1)        0.000       8.183         dram_ctrl_inst/_N9635
 CLMA_166_260/Y0                   td                    0.206       8.389 f       dram_ctrl_inst/dram_rd_addr[10]/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.647       9.036         dram_ctrl_inst/_N14708
 CLMS_162_213/A1                                                           f       dram_ctrl_inst/dram_rd_addr[9]/opit_0_L5Q_perm/L1

 Data arrival time                                                   9.036         Logic Levels: 12 
                                                                                   Logic: 2.994ns(40.542%), Route: 4.391ns(59.458%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000    1000.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    1000.603         nt_pix_clk       
 USCM_84_114/CLK_USCM              td                    0.000    1000.603 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=64)       0.895    1001.498         ntclkbufg_5      
 CLMS_162_213/CLK                                                          r       dram_ctrl_inst/dram_rd_addr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.011    1001.509                          
 clock uncertainty                                      -0.150    1001.359                          

 Setup time                                             -0.191    1001.168                          

 Data required time                                               1001.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.168                          
 Data arrival time                                                   9.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.132                          
====================================================================================================

====================================================================================================

Startpoint  : dram_ctrl_inst/dram_rd_addr[7]/opit_0_A2Q0/CLK
Endpoint    : dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADB0[10]
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.632  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.244
  Launch Clock Delay      :  1.608
  Clock Pessimism Removal :  -0.004

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_pix_clk       
 USCM_84_114/CLK_USCM              td                    0.000       0.603 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=64)       1.005       1.608         ntclkbufg_5      
 CLMA_166_256/CLK                                                          r       dram_ctrl_inst/dram_rd_addr[7]/opit_0_A2Q0/CLK

 CLMA_166_256/Q2                   tco                   0.183       1.791 r       dram_ctrl_inst/dram_rd_addr[7]/opit_0_A2Q0/Q
                                   net (fanout=4)        0.774       2.565         dram_rd_addr[7]  
 DRM_178_192/ADB0[10]                                                      r       dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADB0[10]

 Data arrival time                                                   2.565         Logic Levels: 0  
                                                                                   Logic: 0.183ns(19.122%), Route: 0.774ns(80.878%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_pix_clk       
 USCM_84_154/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.057       1.671         ntR2558          
 CLMS_170_209/Y3                   td                    0.221       1.892 r       dram_ctrl_inst/N254/gateop_perm/Z
                                   net (fanout=2)        0.352       2.244         dram_rd_clk      
 DRM_178_192/CLKB[0]                                                       r       dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.004       2.240                          
 clock uncertainty                                       0.000       2.240                          

 Hold time                                               0.061       2.301                          

 Data required time                                                  2.301                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.301                          
 Data arrival time                                                   2.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_inst/h_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : sync_vg_inst/h_count[0]/opit_0_L5Q_perm/L4
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.041

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_pix_clk       
 USCM_84_114/CLK_USCM              td                    0.000       0.603 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=64)       0.895       1.498         ntclkbufg_5      
 CLMS_198_205/CLK                                                          r       sync_vg_inst/h_count[0]/opit_0_L5Q_perm/CLK

 CLMS_198_205/Q3                   tco                   0.178       1.676 f       sync_vg_inst/h_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.062       1.738         sync_vg_inst/h_count [0]
 CLMS_198_205/D4                                                           f       sync_vg_inst/h_count[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   1.738         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.167%), Route: 0.062ns(25.833%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_pix_clk       
 USCM_84_114/CLK_USCM              td                    0.000       0.614 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=64)       0.925       1.539         ntclkbufg_5      
 CLMS_198_205/CLK                                                          r       sync_vg_inst/h_count[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.041       1.498                          
 clock uncertainty                                       0.000       1.498                          

 Hold time                                              -0.028       1.470                          

 Data required time                                                  1.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.470                          
 Data arrival time                                                   1.738                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : pattern_vg_inst/cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : pattern_vg_inst/cnt[0]/opit_0_L5Q_perm/L4
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.040

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_pix_clk       
 USCM_84_114/CLK_USCM              td                    0.000       0.603 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=64)       0.895       1.498         ntclkbufg_5      
 CLMS_166_201/CLK                                                          r       pattern_vg_inst/cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_166_201/Q0                   tco                   0.179       1.677 f       pattern_vg_inst/cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.064       1.741         pattern_vg_inst/cnt [2]
 CLMS_166_201/B4                                                           f       pattern_vg_inst/cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   1.741         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.663%), Route: 0.064ns(26.337%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_pix_clk       
 USCM_84_114/CLK_USCM              td                    0.000       0.614 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=64)       0.925       1.539         ntclkbufg_5      
 CLMS_166_201/CLK                                                          r       pattern_vg_inst/cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.040       1.499                          
 clock uncertainty                                       0.000       1.499                          

 Hold time                                              -0.029       1.470                          

 Data required time                                                  1.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.470                          
 Data arrival time                                                   1.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop/u_udp/u_udp_tx/data_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : eth_udp_loop/u_udp/u_udp_tx/data_cnt[14]/opit_0_A2Q21/CE
Path Group  : eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.151
  Launch Clock Delay      :  1.540
  Clock Pessimism Removal :  0.247

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N60             
 PLL_158_303/CLK_OUT0              td                   -1.960      -0.429 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.503         gmii_tx_clk      
 USCM_84_109/CLK_USCM              td                    0.000       0.503 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=920)      1.037       1.540         ntclkbufg_0      
 CLMA_254_264/CLK                                                          r       eth_udp_loop/u_udp/u_udp_tx/data_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_254_264/Q2                   tco                   0.223       1.763 f       eth_udp_loop/u_udp/u_udp_tx/data_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.413       2.176         eth_udp_loop/u_udp/u_udp_tx/data_cnt [0]
                                   td                    0.251       2.427 f       eth_udp_loop/u_udp/u_udp_tx/N328_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.427         eth_udp_loop/u_udp/u_udp_tx/_N9718
 CLMA_254_240/COUT                 td                    0.044       2.471 r       eth_udp_loop/u_udp/u_udp_tx/N328_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.471         eth_udp_loop/u_udp/u_udp_tx/_N9720
                                   td                    0.044       2.515 r       eth_udp_loop/u_udp/u_udp_tx/N328_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.515         eth_udp_loop/u_udp/u_udp_tx/_N9722
 CLMA_254_244/Y3                   td                    0.387       2.902 r       eth_udp_loop/u_udp/u_udp_tx/N328_7/gateop_A2/Y1
                                   net (fanout=1)        0.347       3.249         eth_udp_loop/u_udp/u_udp_tx/N328 [7]
 CLMA_254_256/COUT                 td                    0.397       3.646 r       eth_udp_loop/u_udp/u_udp_tx/N331.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.646         eth_udp_loop/u_udp/u_udp_tx/N331.co [6]
                                   td                    0.044       3.690 r       eth_udp_loop/u_udp/u_udp_tx/N331.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.690         eth_udp_loop/u_udp/u_udp_tx/N331.co [12]
 CLMA_254_260/Y2                   td                    0.122       3.812 r       eth_udp_loop/u_udp/u_udp_tx/N331.lt_7/gateop/Y
                                   net (fanout=9)        0.239       4.051         _N47             
 CLMA_250_261/Y3                   td                    0.151       4.202 f       eth_udp_loop/u_udp/u_udp_tx/N1142_1/gateop_perm/Z
                                   net (fanout=3)        0.396       4.598         eth_udp_loop/u_udp/u_udp_tx/N1142
 CLMA_246_236/CECO                 td                    0.132       4.730 f       eth_udp_loop/u_udp/u_udp_tx/data_cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.730         ntR916           
 CLMA_246_240/CECO                 td                    0.132       4.862 f       eth_udp_loop/u_udp/u_udp_tx/data_cnt[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.862         ntR915           
 CLMA_246_244/CECO                 td                    0.132       4.994 f       eth_udp_loop/u_udp/u_udp_tx/data_cnt[12]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.994         ntR914           
 CLMA_246_248/CECI                                                         f       eth_udp_loop/u_udp/u_udp_tx/data_cnt[14]/opit_0_A2Q21/CE

 Data arrival time                                                   4.994         Logic Levels: 8  
                                                                                   Logic: 2.059ns(59.612%), Route: 1.395ns(40.388%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       9.368         _N60             
 PLL_158_303/CLK_OUT0              td                   -2.027       7.341 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       8.256         gmii_tx_clk      
 USCM_84_109/CLK_USCM              td                    0.000       8.256 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=920)      0.895       9.151         ntclkbufg_0      
 CLMA_246_248/CLK                                                          r       eth_udp_loop/u_udp/u_udp_tx/data_cnt[14]/opit_0_A2Q21/CLK
 clock pessimism                                         0.247       9.398                          
 clock uncertainty                                      -0.150       9.248                          

 Setup time                                             -0.576       8.672                          

 Data required time                                                  8.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.672                          
 Data arrival time                                                   4.994                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.678                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop/u_udp/u_udp_tx/data_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : eth_udp_loop/u_udp/u_udp_tx/data_cnt[15]/opit_0_AQ_perm/CE
Path Group  : eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.151
  Launch Clock Delay      :  1.540
  Clock Pessimism Removal :  0.247

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N60             
 PLL_158_303/CLK_OUT0              td                   -1.960      -0.429 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.503         gmii_tx_clk      
 USCM_84_109/CLK_USCM              td                    0.000       0.503 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=920)      1.037       1.540         ntclkbufg_0      
 CLMA_254_264/CLK                                                          r       eth_udp_loop/u_udp/u_udp_tx/data_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_254_264/Q2                   tco                   0.223       1.763 f       eth_udp_loop/u_udp/u_udp_tx/data_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.413       2.176         eth_udp_loop/u_udp/u_udp_tx/data_cnt [0]
                                   td                    0.251       2.427 f       eth_udp_loop/u_udp/u_udp_tx/N328_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.427         eth_udp_loop/u_udp/u_udp_tx/_N9718
 CLMA_254_240/COUT                 td                    0.044       2.471 r       eth_udp_loop/u_udp/u_udp_tx/N328_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.471         eth_udp_loop/u_udp/u_udp_tx/_N9720
                                   td                    0.044       2.515 r       eth_udp_loop/u_udp/u_udp_tx/N328_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.515         eth_udp_loop/u_udp/u_udp_tx/_N9722
 CLMA_254_244/Y3                   td                    0.387       2.902 r       eth_udp_loop/u_udp/u_udp_tx/N328_7/gateop_A2/Y1
                                   net (fanout=1)        0.347       3.249         eth_udp_loop/u_udp/u_udp_tx/N328 [7]
 CLMA_254_256/COUT                 td                    0.397       3.646 r       eth_udp_loop/u_udp/u_udp_tx/N331.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.646         eth_udp_loop/u_udp/u_udp_tx/N331.co [6]
                                   td                    0.044       3.690 r       eth_udp_loop/u_udp/u_udp_tx/N331.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.690         eth_udp_loop/u_udp/u_udp_tx/N331.co [12]
 CLMA_254_260/Y2                   td                    0.122       3.812 r       eth_udp_loop/u_udp/u_udp_tx/N331.lt_7/gateop/Y
                                   net (fanout=9)        0.239       4.051         _N47             
 CLMA_250_261/Y3                   td                    0.151       4.202 f       eth_udp_loop/u_udp/u_udp_tx/N1142_1/gateop_perm/Z
                                   net (fanout=3)        0.396       4.598         eth_udp_loop/u_udp/u_udp_tx/N1142
 CLMA_246_236/CECO                 td                    0.132       4.730 f       eth_udp_loop/u_udp/u_udp_tx/data_cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.730         ntR916           
 CLMA_246_240/CECO                 td                    0.132       4.862 f       eth_udp_loop/u_udp/u_udp_tx/data_cnt[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.862         ntR915           
 CLMA_246_244/CECO                 td                    0.132       4.994 f       eth_udp_loop/u_udp/u_udp_tx/data_cnt[12]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.994         ntR914           
 CLMA_246_248/CECI                                                         f       eth_udp_loop/u_udp/u_udp_tx/data_cnt[15]/opit_0_AQ_perm/CE

 Data arrival time                                                   4.994         Logic Levels: 8  
                                                                                   Logic: 2.059ns(59.612%), Route: 1.395ns(40.388%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       9.368         _N60             
 PLL_158_303/CLK_OUT0              td                   -2.027       7.341 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       8.256         gmii_tx_clk      
 USCM_84_109/CLK_USCM              td                    0.000       8.256 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=920)      0.895       9.151         ntclkbufg_0      
 CLMA_246_248/CLK                                                          r       eth_udp_loop/u_udp/u_udp_tx/data_cnt[15]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.247       9.398                          
 clock uncertainty                                      -0.150       9.248                          

 Setup time                                             -0.576       8.672                          

 Data required time                                                  8.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.672                          
 Data arrival time                                                   4.994                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.678                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop/u_udp/u_udp_tx/data_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : eth_udp_loop/u_udp/u_udp_tx/data_cnt[10]/opit_0_A2Q21/CE
Path Group  : eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.151
  Launch Clock Delay      :  1.540
  Clock Pessimism Removal :  0.247

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N60             
 PLL_158_303/CLK_OUT0              td                   -1.960      -0.429 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.503         gmii_tx_clk      
 USCM_84_109/CLK_USCM              td                    0.000       0.503 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=920)      1.037       1.540         ntclkbufg_0      
 CLMA_254_264/CLK                                                          r       eth_udp_loop/u_udp/u_udp_tx/data_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_254_264/Q2                   tco                   0.223       1.763 f       eth_udp_loop/u_udp/u_udp_tx/data_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.413       2.176         eth_udp_loop/u_udp/u_udp_tx/data_cnt [0]
                                   td                    0.251       2.427 f       eth_udp_loop/u_udp/u_udp_tx/N328_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.427         eth_udp_loop/u_udp/u_udp_tx/_N9718
 CLMA_254_240/COUT                 td                    0.044       2.471 r       eth_udp_loop/u_udp/u_udp_tx/N328_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.471         eth_udp_loop/u_udp/u_udp_tx/_N9720
                                   td                    0.044       2.515 r       eth_udp_loop/u_udp/u_udp_tx/N328_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.515         eth_udp_loop/u_udp/u_udp_tx/_N9722
 CLMA_254_244/Y3                   td                    0.387       2.902 r       eth_udp_loop/u_udp/u_udp_tx/N328_7/gateop_A2/Y1
                                   net (fanout=1)        0.347       3.249         eth_udp_loop/u_udp/u_udp_tx/N328 [7]
 CLMA_254_256/COUT                 td                    0.397       3.646 r       eth_udp_loop/u_udp/u_udp_tx/N331.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.646         eth_udp_loop/u_udp/u_udp_tx/N331.co [6]
                                   td                    0.044       3.690 r       eth_udp_loop/u_udp/u_udp_tx/N331.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.690         eth_udp_loop/u_udp/u_udp_tx/N331.co [12]
 CLMA_254_260/Y2                   td                    0.122       3.812 r       eth_udp_loop/u_udp/u_udp_tx/N331.lt_7/gateop/Y
                                   net (fanout=9)        0.239       4.051         _N47             
 CLMA_250_261/Y3                   td                    0.151       4.202 f       eth_udp_loop/u_udp/u_udp_tx/N1142_1/gateop_perm/Z
                                   net (fanout=3)        0.396       4.598         eth_udp_loop/u_udp/u_udp_tx/N1142
 CLMA_246_236/CECO                 td                    0.132       4.730 f       eth_udp_loop/u_udp/u_udp_tx/data_cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.730         ntR916           
 CLMA_246_240/CECO                 td                    0.132       4.862 f       eth_udp_loop/u_udp/u_udp_tx/data_cnt[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.862         ntR915           
 CLMA_246_244/CECI                                                         f       eth_udp_loop/u_udp/u_udp_tx/data_cnt[10]/opit_0_A2Q21/CE

 Data arrival time                                                   4.862         Logic Levels: 7  
                                                                                   Logic: 1.927ns(58.007%), Route: 1.395ns(41.993%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       9.368         _N60             
 PLL_158_303/CLK_OUT0              td                   -2.027       7.341 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       8.256         gmii_tx_clk      
 USCM_84_109/CLK_USCM              td                    0.000       8.256 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=920)      0.895       9.151         ntclkbufg_0      
 CLMA_246_244/CLK                                                          r       eth_udp_loop/u_udp/u_udp_tx/data_cnt[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.247       9.398                          
 clock uncertainty                                      -0.150       9.248                          

 Setup time                                             -0.576       8.672                          

 Data required time                                                  8.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.672                          
 Data arrival time                                                   4.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.810                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[5]
Path Group  : eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.428
  Launch Clock Delay      :  1.151
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.368         _N60             
 PLL_158_303/CLK_OUT0              td                   -2.027      -0.659 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       0.256         gmii_tx_clk      
 USCM_84_109/CLK_USCM              td                    0.000       0.256 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=920)      0.895       1.151         ntclkbufg_0      
 CLMA_274_240/CLK                                                          r       hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_274_240/Q0                   tco                   0.182       1.333 r       hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.143       1.476         hsst_data_inst/U_ipml_fifo_fifo_eth/rd_addr [0]
 DRM_278_232/ADB0[5]                                                       r       hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[5]

 Data arrival time                                                   1.476         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.000%), Route: 0.143ns(44.000%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N60             
 PLL_158_303/CLK_OUT0              td                   -1.960      -0.429 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.503         gmii_tx_clk      
 USCM_84_109/CLK_USCM              td                    0.000       0.503 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=920)      0.925       1.428         ntclkbufg_0      
 DRM_278_232/CLKB[0]                                                       r       hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.258       1.170                          
 clock uncertainty                                       0.000       1.170                          

 Hold time                                               0.107       1.277                          

 Data required time                                                  1.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.277                          
 Data arrival time                                                   1.476                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.199                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[7]
Path Group  : eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.428
  Launch Clock Delay      :  1.151
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.368         _N60             
 PLL_158_303/CLK_OUT0              td                   -2.027      -0.659 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       0.256         gmii_tx_clk      
 USCM_84_109/CLK_USCM              td                    0.000       0.256 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=920)      0.895       1.151         ntclkbufg_0      
 CLMA_274_240/CLK                                                          r       hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_274_240/Q2                   tco                   0.183       1.334 r       hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.146       1.480         hsst_data_inst/U_ipml_fifo_fifo_eth/rd_addr [2]
 DRM_278_232/ADB0[7]                                                       r       hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[7]

 Data arrival time                                                   1.480         Logic Levels: 0  
                                                                                   Logic: 0.183ns(55.623%), Route: 0.146ns(44.377%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N60             
 PLL_158_303/CLK_OUT0              td                   -1.960      -0.429 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.503         gmii_tx_clk      
 USCM_84_109/CLK_USCM              td                    0.000       0.503 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=920)      0.925       1.428         ntclkbufg_0      
 DRM_278_232/CLKB[0]                                                       r       hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.258       1.170                          
 clock uncertainty                                       0.000       1.170                          

 Hold time                                               0.107       1.277                          

 Data required time                                                  1.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.277                          
 Data arrival time                                                   1.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.203                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[12]
Path Group  : eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.540
  Launch Clock Delay      :  1.261
  Clock Pessimism Removal :  -0.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.368         _N60             
 PLL_158_303/CLK_OUT0              td                   -2.027      -0.659 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       0.256         gmii_tx_clk      
 USCM_84_109/CLK_USCM              td                    0.000       0.256 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=920)      1.005       1.261         ntclkbufg_0      
 CLMS_174_321/CLK                                                          r       eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK

 CLMS_174_321/Q3                   tco                   0.182       1.443 r       eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.202       1.645         eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/wr_addr [7]
 DRM_178_316/ADA0[12]                                                      r       eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[12]

 Data arrival time                                                   1.645         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.396%), Route: 0.202ns(52.604%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N60             
 PLL_158_303/CLK_OUT0              td                   -1.960      -0.429 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.503         gmii_tx_clk      
 USCM_84_109/CLK_USCM              td                    0.000       0.503 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=920)      1.037       1.540         ntclkbufg_0      
 DRM_178_316/CLKA[0]                                                       r       eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.260       1.280                          
 clock uncertainty                                       0.000       1.280                          

 Hold time                                               0.127       1.407                          

 Data required time                                                  1.407                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.407                          
 Data arrival time                                                   1.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.238                          
====================================================================================================

====================================================================================================

Startpoint  : adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[7]/opit_0_A2Q0/CLK
Endpoint    : adc_fft_top_inst/fft_data_gen_inst/data_in_2_2/ram32x1dp/WE
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       0.614         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       0.614 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=98)       0.925       1.539         ntclkbufg_4      
 CLMA_202_88/CLK                                                           r       adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[7]/opit_0_A2Q0/CLK

 CLMA_202_88/Q2                    tco                   0.223       1.762 f       adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[7]/opit_0_A2Q0/Q
                                   net (fanout=10)       0.174       1.936         adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr [7]
 CLMA_202_92/Y1                    td                    0.355       2.291 r       adc_fft_top_inst/fft_data_gen_inst/N75_14/gateop_perm/Z
                                   net (fanout=1)        0.072       2.363         adc_fft_top_inst/fft_data_gen_inst/_N23713
 CLMA_202_92/Y2                    td                    0.150       2.513 f       adc_fft_top_inst/fft_data_gen_inst/N75_16/gateop_perm/Z
                                   net (fanout=6)        0.274       2.787         adc_fft_top_inst/fft_data_gen_inst/N75
 CLMS_198_89/Y3                    td                    0.243       3.030 f       adc_fft_top_inst/fft_data_gen_inst/N75_2/gateop_perm/Z
                                   net (fanout=4)        0.174       3.204         adc_fft_top_inst/fft_data_gen_inst/_N20188
 CLMS_198_85/Y2                    td                    0.381       3.585 f       adc_fft_top_inst/fft_data_gen_inst/data_in_2_0_we/gateop_perm/Z
                                   net (fanout=8)        0.594       4.179         adc_fft_top_inst/fft_data_gen_inst/_N10509
 CLMS_186_53/RS                                                            f       adc_fft_top_inst/fft_data_gen_inst/data_in_2_2/ram32x1dp/WE

 Data arrival time                                                   4.179         Logic Levels: 4  
                                                                                   Logic: 1.352ns(51.212%), Route: 1.288ns(48.788%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000    1000.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603    1000.603         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000    1000.603 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=98)       0.895    1001.498         ntclkbufg_4      
 CLMS_186_53/CLK                                                           r       adc_fft_top_inst/fft_data_gen_inst/data_in_2_2/ram32x1dp/WCLK
 clock pessimism                                         0.022    1001.520                          
 clock uncertainty                                      -0.150    1001.370                          

 Setup time                                             -0.292    1001.078                          

 Data required time                                               1001.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.078                          
 Data arrival time                                                   4.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.899                          
====================================================================================================

====================================================================================================

Startpoint  : adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[7]/opit_0_A2Q0/CLK
Endpoint    : adc_fft_top_inst/fft_data_gen_inst/data_in_2_3/ram32x1dp/WE
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       0.614         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       0.614 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=98)       0.925       1.539         ntclkbufg_4      
 CLMA_202_88/CLK                                                           r       adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[7]/opit_0_A2Q0/CLK

 CLMA_202_88/Q2                    tco                   0.223       1.762 f       adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[7]/opit_0_A2Q0/Q
                                   net (fanout=10)       0.174       1.936         adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr [7]
 CLMA_202_92/Y1                    td                    0.355       2.291 r       adc_fft_top_inst/fft_data_gen_inst/N75_14/gateop_perm/Z
                                   net (fanout=1)        0.072       2.363         adc_fft_top_inst/fft_data_gen_inst/_N23713
 CLMA_202_92/Y2                    td                    0.150       2.513 f       adc_fft_top_inst/fft_data_gen_inst/N75_16/gateop_perm/Z
                                   net (fanout=6)        0.274       2.787         adc_fft_top_inst/fft_data_gen_inst/N75
 CLMS_198_89/Y3                    td                    0.243       3.030 f       adc_fft_top_inst/fft_data_gen_inst/N75_2/gateop_perm/Z
                                   net (fanout=4)        0.174       3.204         adc_fft_top_inst/fft_data_gen_inst/_N20188
 CLMS_198_85/Y2                    td                    0.381       3.585 f       adc_fft_top_inst/fft_data_gen_inst/data_in_2_0_we/gateop_perm/Z
                                   net (fanout=8)        0.594       4.179         adc_fft_top_inst/fft_data_gen_inst/_N10509
 CLMS_186_53/RS                                                            f       adc_fft_top_inst/fft_data_gen_inst/data_in_2_3/ram32x1dp/WE

 Data arrival time                                                   4.179         Logic Levels: 4  
                                                                                   Logic: 1.352ns(51.212%), Route: 1.288ns(48.788%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000    1000.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603    1000.603         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000    1000.603 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=98)       0.895    1001.498         ntclkbufg_4      
 CLMS_186_53/CLK                                                           r       adc_fft_top_inst/fft_data_gen_inst/data_in_2_3/ram32x1dp/WCLK
 clock pessimism                                         0.022    1001.520                          
 clock uncertainty                                      -0.150    1001.370                          

 Setup time                                             -0.292    1001.078                          

 Data required time                                               1001.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.078                          
 Data arrival time                                                   4.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.899                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.608
  Launch Clock Delay      :  1.651
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       0.614         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       0.614 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=98)       1.037       1.651         ntclkbufg_4      
 CLMA_282_256/CLK                                                          r       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_282_256/Q3                   tco                   0.220       1.871 f       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.349       2.220         ad_data_inst/U_ipml_fifo_fifo_eth/wr_addr [3]
 CLMA_282_256/COUT                 td                    0.268       2.488 r       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.488         ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/_N10111
                                   td                    0.044       2.532 r       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.532         ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/_N10113
 CLMA_282_260/Y3                   td                    0.387       2.919 r       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.236       3.155         ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N2 [7]
 CLMS_282_265/Y1                   td                    0.151       3.306 f       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.255       3.561         ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_286_260/Y3                   td                    0.468       4.029 r       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/N128.eq_2/gateop_A2/Y1
                                   net (fanout=1)        0.324       4.353         _N10             
 CLMS_282_257/D4                                                           r       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.353         Logic Levels: 4  
                                                                                   Logic: 1.538ns(56.921%), Route: 1.164ns(43.079%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000    1000.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603    1000.603         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000    1000.603 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=98)       1.005    1001.608         ntclkbufg_4      
 CLMS_282_257/CLK                                                          r       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.028    1001.636                          
 clock uncertainty                                      -0.150    1001.486                          

 Setup time                                             -0.092    1001.394                          

 Data required time                                               1001.394                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.394                          
 Data arrival time                                                   4.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.041                          
====================================================================================================

====================================================================================================

Startpoint  : adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[4]/opit_0_A2Q21/CLK
Endpoint    : adc_fft_top_inst/fft_data_gen_inst/data_in_4_0/ram32x1dp/WADM3
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       0.603         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       0.603 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=98)       0.895       1.498         ntclkbufg_4      
 CLMA_202_84/CLK                                                           r       adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[4]/opit_0_A2Q21/CLK

 CLMA_202_84/Q2                    tco                   0.180       1.678 f       adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[4]/opit_0_A2Q21/Q0
                                   net (fanout=66)       0.398       2.076         adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr [3]
 CLMS_186_69/M3                                                            f       adc_fft_top_inst/fft_data_gen_inst/data_in_4_0/ram32x1dp/WADM3

 Data arrival time                                                   2.076         Logic Levels: 0  
                                                                                   Logic: 0.180ns(31.142%), Route: 0.398ns(68.858%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       0.614         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       0.614 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=98)       0.925       1.539         ntclkbufg_4      
 CLMS_186_69/CLK                                                           r       adc_fft_top_inst/fft_data_gen_inst/data_in_4_0/ram32x1dp/WCLK
 clock pessimism                                        -0.022       1.517                          
 clock uncertainty                                       0.000       1.517                          

 Hold time                                               0.293       1.810                          

 Data required time                                                  1.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.810                          
 Data arrival time                                                   2.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[4]/opit_0_A2Q21/CLK
Endpoint    : adc_fft_top_inst/fft_data_gen_inst/data_in_4_2/ram32x1dp/WADM3
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       0.603         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       0.603 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=98)       0.895       1.498         ntclkbufg_4      
 CLMA_202_84/CLK                                                           r       adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[4]/opit_0_A2Q21/CLK

 CLMA_202_84/Q2                    tco                   0.180       1.678 f       adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[4]/opit_0_A2Q21/Q0
                                   net (fanout=66)       0.398       2.076         adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr [3]
 CLMS_186_69/M3                                                            f       adc_fft_top_inst/fft_data_gen_inst/data_in_4_2/ram32x1dp/WADM3

 Data arrival time                                                   2.076         Logic Levels: 0  
                                                                                   Logic: 0.180ns(31.142%), Route: 0.398ns(68.858%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       0.614         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       0.614 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=98)       0.925       1.539         ntclkbufg_4      
 CLMS_186_69/CLK                                                           r       adc_fft_top_inst/fft_data_gen_inst/data_in_4_2/ram32x1dp/WCLK
 clock pessimism                                        -0.022       1.517                          
 clock uncertainty                                       0.000       1.517                          

 Hold time                                               0.293       1.810                          

 Data required time                                                  1.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.810                          
 Data arrival time                                                   2.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[4]/opit_0_A2Q21/CLK
Endpoint    : adc_fft_top_inst/fft_data_gen_inst/data_in_0_1/ram32x1dp/WADM4
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       0.603         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       0.603 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=98)       0.895       1.498         ntclkbufg_4      
 CLMA_202_84/CLK                                                           r       adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[4]/opit_0_A2Q21/CLK

 CLMA_202_84/Q3                    tco                   0.182       1.680 r       adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[4]/opit_0_A2Q21/Q1
                                   net (fanout=66)       0.363       2.043         adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr [4]
 CLMS_190_93/CE                                                            r       adc_fft_top_inst/fft_data_gen_inst/data_in_0_1/ram32x1dp/WADM4

 Data arrival time                                                   2.043         Logic Levels: 0  
                                                                                   Logic: 0.182ns(33.394%), Route: 0.363ns(66.606%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       pll_1_inst/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       0.614         nt_ad_clk        
 USCM_84_115/CLK_USCM              td                    0.000       0.614 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=98)       0.925       1.539         ntclkbufg_4      
 CLMS_190_93/CLK                                                           r       adc_fft_top_inst/fft_data_gen_inst/data_in_0_1/ram32x1dp/WCLK
 clock pessimism                                        -0.022       1.517                          
 clock uncertainty                                       0.000       1.517                          

 Hold time                                               0.259       1.776                          

 Data required time                                                  1.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.776                          
 Data arrival time                                                   2.043                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.279
  Launch Clock Delay      :  3.209
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.284       2.284         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000       2.284 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      0.925       3.209         ntclkbufg_2      
 CLMA_198_52/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_198_52/Q0                    tco                   0.221       3.430 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.807       4.237         u_CORES/u_jtag_hub/data_ctrl
 CLMS_186_105/C2                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   4.237         Logic Levels: 0  
                                                                                   Logic: 0.221ns(21.498%), Route: 0.807ns(78.502%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.361      27.361         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000      27.361 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      0.918      28.279         ntclkbufg_2      
 CLMS_186_105/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.212                          
 clock uncertainty                                      -0.050      28.162                          

 Setup time                                             -0.286      27.876                          

 Data required time                                                 27.876                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.876                          
 Data arrival time                                                   4.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.639                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.279
  Launch Clock Delay      :  3.209
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.284       2.284         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000       2.284 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      0.925       3.209         ntclkbufg_2      
 CLMA_198_52/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_198_52/Q0                    tco                   0.221       3.430 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.827       4.257         u_CORES/u_jtag_hub/data_ctrl
 CLMS_190_105/A1                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.257         Logic Levels: 0  
                                                                                   Logic: 0.221ns(21.088%), Route: 0.827ns(78.912%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.361      27.361         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000      27.361 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      0.918      28.279         ntclkbufg_2      
 CLMS_190_105/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.212                          
 clock uncertainty                                      -0.050      28.162                          

 Setup time                                             -0.171      27.991                          

 Data required time                                                 27.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.991                          
 Data arrival time                                                   4.257                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.734                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.279
  Launch Clock Delay      :  3.209
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.284       2.284         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000       2.284 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      0.925       3.209         ntclkbufg_2      
 CLMA_198_52/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_198_52/Q0                    tco                   0.221       3.430 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.807       4.237         u_CORES/u_jtag_hub/data_ctrl
 CLMS_186_105/A1                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.237         Logic Levels: 0  
                                                                                   Logic: 0.221ns(21.498%), Route: 0.807ns(78.502%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.361      27.361         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000      27.361 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      0.918      28.279         ntclkbufg_2      
 CLMS_186_105/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.212                          
 clock uncertainty                                      -0.050      28.162                          

 Setup time                                             -0.171      27.991                          

 Data required time                                                 27.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.991                          
 Data arrival time                                                   4.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.754                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[36]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.209
  Launch Clock Delay      :  2.969
  Clock Pessimism Removal :  -0.239

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.074       2.074         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000       2.074 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      0.895       2.969         ntclkbufg_2      
 CLMA_190_132/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[36]/opit_0_inv_L5Q_perm/CLK

 CLMA_190_132/Q0                   tco                   0.179       3.148 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[36]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.207         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [36]
 CLMA_190_132/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.207         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.284       2.284         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000       2.284 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      0.925       3.209         ntclkbufg_2      
 CLMA_190_132/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.239       2.970                          
 clock uncertainty                                       0.000       2.970                          

 Hold time                                              -0.029       2.941                          

 Data required time                                                  2.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.941                          
 Data arrival time                                                   3.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[85]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[84]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.209
  Launch Clock Delay      :  2.969
  Clock Pessimism Removal :  -0.239

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.074       2.074         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000       2.074 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      0.895       2.969         ntclkbufg_2      
 CLMA_198_124/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[85]/opit_0_inv_L5Q_perm/CLK

 CLMA_198_124/Q0                   tco                   0.179       3.148 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[85]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.207         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [85]
 CLMA_198_124/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[84]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.207         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.284       2.284         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000       2.284 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      0.925       3.209         ntclkbufg_2      
 CLMA_198_124/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[84]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.239       2.970                          
 clock uncertainty                                       0.000       2.970                          

 Hold time                                              -0.029       2.941                          

 Data required time                                                  2.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.941                          
 Data arrival time                                                   3.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.209
  Launch Clock Delay      :  2.969
  Clock Pessimism Removal :  -0.239

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.074       2.074         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000       2.074 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      0.895       2.969         ntclkbufg_2      
 CLMA_182_121/CLK                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_121/Q0                   tco                   0.179       3.148 f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.207         u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [1]
 CLMA_182_121/B4                                                           f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.207         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.284       2.284         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000       2.284 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      0.925       3.209         ntclkbufg_2      
 CLMA_182_121/CLK                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.239       2.970                          
 clock uncertainty                                       0.000       2.970                          

 Hold time                                              -0.029       2.941                          

 Data required time                                                  2.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.941                          
 Data arrival time                                                   3.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.969
  Launch Clock Delay      :  3.070
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.145      27.145         u_CORES/capt_o   
 USCM_84_117/CLK_USCM              td                    0.000      27.145 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.070         ntclkbufg_7      
 CLMA_190_116/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_190_116/Q0                   tco                   0.221      28.291 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=18)       0.445      28.736         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_174_128/Y0                   td                    0.226      28.962 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_8/gateop_perm/Z
                                   net (fanout=2)        0.155      29.117         u_CORES/u_debug_core_0/u_hub_data_decode/_N2169
 CLMA_174_128/Y3                   td                    0.151      29.268 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.366      29.634         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_162_128/Y3                   td                    0.243      29.877 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/gateop_perm/Z
                                   net (fanout=7)        0.268      30.145         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMA_162_128/CECO                 td                    0.132      30.277 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      30.277         ntR1028          
 CLMA_162_132/CECO                 td                    0.132      30.409 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      30.409         ntR1027          
 CLMA_162_136/CECI                                                         f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.409         Logic Levels: 5  
                                                                                   Logic: 1.105ns(47.242%), Route: 1.234ns(52.758%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.074      52.074         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000      52.074 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      0.895      52.969         ntclkbufg_2      
 CLMA_162_136/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.969                          
 clock uncertainty                                      -0.050      52.919                          

 Setup time                                             -0.576      52.343                          

 Data required time                                                 52.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.343                          
 Data arrival time                                                  30.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.934                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.969
  Launch Clock Delay      :  3.070
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.145      27.145         u_CORES/capt_o   
 USCM_84_117/CLK_USCM              td                    0.000      27.145 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.070         ntclkbufg_7      
 CLMA_190_116/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_190_116/Q0                   tco                   0.221      28.291 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=18)       0.445      28.736         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_174_128/Y0                   td                    0.226      28.962 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_8/gateop_perm/Z
                                   net (fanout=2)        0.155      29.117         u_CORES/u_debug_core_0/u_hub_data_decode/_N2169
 CLMA_174_128/Y3                   td                    0.151      29.268 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.366      29.634         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_162_128/Y3                   td                    0.243      29.877 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/gateop_perm/Z
                                   net (fanout=7)        0.268      30.145         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMA_162_128/CECO                 td                    0.132      30.277 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      30.277         ntR1028          
 CLMA_162_132/CECO                 td                    0.132      30.409 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      30.409         ntR1027          
 CLMA_162_136/CECI                                                         f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.409         Logic Levels: 5  
                                                                                   Logic: 1.105ns(47.242%), Route: 1.234ns(52.758%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.074      52.074         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000      52.074 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      0.895      52.969         ntclkbufg_2      
 CLMA_162_136/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.969                          
 clock uncertainty                                      -0.050      52.919                          

 Setup time                                             -0.576      52.343                          

 Data required time                                                 52.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.343                          
 Data arrival time                                                  30.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.934                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.969
  Launch Clock Delay      :  3.070
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.145      27.145         u_CORES/capt_o   
 USCM_84_117/CLK_USCM              td                    0.000      27.145 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.070         ntclkbufg_7      
 CLMA_190_116/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_190_116/Q0                   tco                   0.221      28.291 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=18)       0.445      28.736         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_174_128/Y0                   td                    0.226      28.962 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_8/gateop_perm/Z
                                   net (fanout=2)        0.155      29.117         u_CORES/u_debug_core_0/u_hub_data_decode/_N2169
 CLMA_174_128/Y3                   td                    0.151      29.268 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.366      29.634         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_162_128/Y3                   td                    0.243      29.877 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/gateop_perm/Z
                                   net (fanout=7)        0.268      30.145         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMA_162_128/CECO                 td                    0.132      30.277 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      30.277         ntR1028          
 CLMA_162_132/CECO                 td                    0.132      30.409 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      30.409         ntR1027          
 CLMA_162_136/CECI                                                         f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.409         Logic Levels: 5  
                                                                                   Logic: 1.105ns(47.242%), Route: 1.234ns(52.758%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.074      52.074         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000      52.074 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      0.895      52.969         ntclkbufg_2      
 CLMA_162_136/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.969                          
 clock uncertainty                                      -0.050      52.919                          

 Setup time                                             -0.576      52.343                          

 Data required time                                                 52.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.343                          
 Data arrival time                                                  30.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.934                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.333  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.209
  Launch Clock Delay      :  2.876
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.981      26.981         u_CORES/capt_o   
 USCM_84_117/CLK_USCM              td                    0.000      26.981 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.876         ntclkbufg_7      
 CLMA_190_116/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_190_116/Q0                   tco                   0.179      28.055 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=18)       0.068      28.123         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_190_117/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.123         Logic Levels: 0  
                                                                                   Logic: 0.179ns(72.470%), Route: 0.068ns(27.530%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.284       2.284         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000       2.284 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      0.925       3.209         ntclkbufg_2      
 CLMS_190_117/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.209                          
 clock uncertainty                                       0.050       3.259                          

 Hold time                                              -0.029       3.230                          

 Data required time                                                  3.230                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.230                          
 Data arrival time                                                  28.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.333  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.209
  Launch Clock Delay      :  2.876
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.981      26.981         u_CORES/capt_o   
 USCM_84_117/CLK_USCM              td                    0.000      26.981 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.876         ntclkbufg_7      
 CLMA_190_116/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_190_116/Q0                   tco                   0.179      28.055 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=18)       0.068      28.123         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_190_117/A0                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  28.123         Logic Levels: 0  
                                                                                   Logic: 0.179ns(72.470%), Route: 0.068ns(27.530%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.284       2.284         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000       2.284 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      0.925       3.209         ntclkbufg_2      
 CLMS_190_117/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.209                          
 clock uncertainty                                       0.050       3.259                          

 Hold time                                              -0.078       3.181                          

 Data required time                                                  3.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.181                          
 Data arrival time                                                  28.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.942                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.333  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.209
  Launch Clock Delay      :  2.876
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.981      26.981         u_CORES/capt_o   
 USCM_84_117/CLK_USCM              td                    0.000      26.981 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.876         ntclkbufg_7      
 CLMA_190_116/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_190_116/Q2                   tco                   0.180      28.056 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=18)       0.066      28.122         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_190_117/B1                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  28.122         Logic Levels: 0  
                                                                                   Logic: 0.180ns(73.171%), Route: 0.066ns(26.829%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.284       2.284         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000       2.284 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      0.925       3.209         ntclkbufg_2      
 CLMS_190_117/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.209                          
 clock uncertainty                                       0.050       3.259                          

 Hold time                                              -0.087       3.172                          

 Data required time                                                  3.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.172                          
 Data arrival time                                                  28.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.950                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.622  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.876
  Launch Clock Delay      :  3.498
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.548      77.548         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000      77.548 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      0.950      78.498         ntclkbufg_2      
 CLMS_186_105/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_186_105/Q2                   tco                   0.223      78.721 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.279      79.000         u_CORES/conf_sel [0]
 CLMA_190_116/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.000         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.422%), Route: 0.279ns(55.578%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.981     126.981         u_CORES/capt_o   
 USCM_84_117/CLK_USCM              td                    0.000     126.981 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.876         ntclkbufg_7      
 CLMA_190_116/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.876                          
 clock uncertainty                                      -0.050     127.826                          

 Setup time                                             -0.476     127.350                          

 Data required time                                                127.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.350                          
 Data arrival time                                                  79.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.622  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.876
  Launch Clock Delay      :  3.498
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.548      77.548         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000      77.548 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      0.950      78.498         ntclkbufg_2      
 CLMS_186_105/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_186_105/Q2                   tco                   0.223      78.721 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.279      79.000         u_CORES/conf_sel [0]
 CLMA_190_116/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.000         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.422%), Route: 0.279ns(55.578%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.981     126.981         u_CORES/capt_o   
 USCM_84_117/CLK_USCM              td                    0.000     126.981 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.876         ntclkbufg_7      
 CLMA_190_116/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.876                          
 clock uncertainty                                      -0.050     127.826                          

 Setup time                                             -0.476     127.350                          

 Data required time                                                127.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.350                          
 Data arrival time                                                  79.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.622  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.876
  Launch Clock Delay      :  3.498
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.548      77.548         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000      77.548 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      0.950      78.498         ntclkbufg_2      
 CLMS_186_105/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_186_105/Q2                   tco                   0.223      78.721 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.279      79.000         u_CORES/conf_sel [0]
 CLMA_190_116/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  79.000         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.422%), Route: 0.279ns(55.578%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.981     126.981         u_CORES/capt_o   
 USCM_84_117/CLK_USCM              td                    0.000     126.981 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.876         ntclkbufg_7      
 CLMA_190_116/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.876                          
 clock uncertainty                                      -0.050     127.826                          

 Setup time                                             -0.476     127.350                          

 Data required time                                                127.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.350                          
 Data arrival time                                                  79.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.070
  Launch Clock Delay      :  3.279
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.361     127.361         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000     127.361 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      0.918     128.279         ntclkbufg_2      
 CLMS_186_105/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_186_105/Q3                   tco                   0.178     128.457 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.162     128.619         u_CORES/id_o [2] 
 CLMS_186_113/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 128.619         Logic Levels: 0  
                                                                                   Logic: 0.178ns(52.353%), Route: 0.162ns(47.647%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.145     127.145         u_CORES/capt_o   
 USCM_84_117/CLK_USCM              td                    0.000     127.145 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.070         ntclkbufg_7      
 CLMS_186_113/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.070                          
 clock uncertainty                                       0.050     128.120                          

 Hold time                                               0.040     128.160                          

 Data required time                                                128.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.160                          
 Data arrival time                                                 128.619                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.459                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.070
  Launch Clock Delay      :  3.279
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.361     127.361         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000     127.361 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      0.918     128.279         ntclkbufg_2      
 CLMS_186_105/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_186_105/Q1                   tco                   0.201     128.480 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.140     128.620         u_CORES/id_o [3] 
 CLMS_186_109/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 128.620         Logic Levels: 0  
                                                                                   Logic: 0.201ns(58.944%), Route: 0.140ns(41.056%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.145     127.145         u_CORES/capt_o   
 USCM_84_117/CLK_USCM              td                    0.000     127.145 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.070         ntclkbufg_7      
 CLMS_186_109/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.070                          
 clock uncertainty                                       0.050     128.120                          

 Hold time                                              -0.011     128.109                          

 Data required time                                                128.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.109                          
 Data arrival time                                                 128.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.511                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.070
  Launch Clock Delay      :  3.279
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.361     127.361         u_CORES/drck_o   
 USCM_84_116/CLK_USCM              td                    0.000     127.361 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=284)      0.918     128.279         ntclkbufg_2      
 CLMS_186_105/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_186_105/Q0                   tco                   0.179     128.458 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.172     128.630         u_CORES/id_o [4] 
 CLMS_186_113/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 128.630         Logic Levels: 0  
                                                                                   Logic: 0.179ns(50.997%), Route: 0.172ns(49.003%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.145     127.145         u_CORES/capt_o   
 USCM_84_117/CLK_USCM              td                    0.000     127.145 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.070         ntclkbufg_7      
 CLMS_186_113/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.070                          
 clock uncertainty                                       0.050     128.120                          

 Hold time                                              -0.020     128.100                          

 Data required time                                                128.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.100                          
 Data arrival time                                                 128.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.530                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[1]/opit_0_L5Q_perm/RS
Path Group  : hsst_top|free_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.037       3.479         free_clk_g       
 CLMA_170_308/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_170_308/Q1                   tco                   0.223       3.702 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       0.770       4.472         hsst_test_dut_top_inst/U_INST/P_LANE_RST_3
 CLMA_154_281/RSCO                 td                    0.113       4.585 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       4.585         ntR70            
 CLMA_154_285/RSCO                 td                    0.113       4.698 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_1/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.698         ntR69            
 CLMA_154_289/RSCO                 td                    0.113       4.811 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.811         ntR68            
 CLMA_154_293/RSCO                 td                    0.113       4.924 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.924         ntR67            
 CLMA_154_297/RSCO                 td                    0.113       5.037 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.037         ntR66            
 CLMA_154_301/RSCO                 td                    0.113       5.150 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[13]/opit_0_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       5.150         ntR65            
 CLMA_154_305/RSCO                 td                    0.113       5.263 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_8/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.263         ntR64            
 CLMA_154_309/RSCO                 td                    0.113       5.376 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.376         ntR63            
 CLMA_154_317/RSCO                 td                    0.113       5.489 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[0]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.489         ntR62            
 CLMA_154_321/RSCI                                                         f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.489         Logic Levels: 9  
                                                                                   Logic: 1.240ns(61.692%), Route: 0.770ns(38.308%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.074    1000.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735    1000.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1000.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.270         _N59             
 USCM_84_108/CLK_USCM              td                    0.000    1002.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.005    1003.275         free_clk_g       
 CLMA_154_321/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.172    1003.447                          
 clock uncertainty                                      -0.050    1003.397                          

 Recovery time                                           0.000    1003.397                          

 Data required time                                               1003.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.397                          
 Data arrival time                                                   5.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.908                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[2]/opit_0_L5Q_perm/RS
Path Group  : hsst_top|free_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.037       3.479         free_clk_g       
 CLMA_170_308/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_170_308/Q1                   tco                   0.223       3.702 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       0.770       4.472         hsst_test_dut_top_inst/U_INST/P_LANE_RST_3
 CLMA_154_281/RSCO                 td                    0.113       4.585 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       4.585         ntR70            
 CLMA_154_285/RSCO                 td                    0.113       4.698 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_1/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.698         ntR69            
 CLMA_154_289/RSCO                 td                    0.113       4.811 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.811         ntR68            
 CLMA_154_293/RSCO                 td                    0.113       4.924 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.924         ntR67            
 CLMA_154_297/RSCO                 td                    0.113       5.037 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.037         ntR66            
 CLMA_154_301/RSCO                 td                    0.113       5.150 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[13]/opit_0_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       5.150         ntR65            
 CLMA_154_305/RSCO                 td                    0.113       5.263 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_8/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.263         ntR64            
 CLMA_154_309/RSCO                 td                    0.113       5.376 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.376         ntR63            
 CLMA_154_317/RSCO                 td                    0.113       5.489 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[0]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.489         ntR62            
 CLMA_154_321/RSCI                                                         f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.489         Logic Levels: 9  
                                                                                   Logic: 1.240ns(61.692%), Route: 0.770ns(38.308%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.074    1000.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735    1000.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1000.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.270         _N59             
 USCM_84_108/CLK_USCM              td                    0.000    1002.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.005    1003.275         free_clk_g       
 CLMA_154_321/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.172    1003.447                          
 clock uncertainty                                      -0.050    1003.397                          

 Recovery time                                           0.000    1003.397                          

 Data required time                                               1003.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.397                          
 Data arrival time                                                   5.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.908                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[3]/opit_0_L5Q_perm/RS
Path Group  : hsst_top|free_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.037       3.479         free_clk_g       
 CLMA_170_308/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_170_308/Q1                   tco                   0.223       3.702 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       0.770       4.472         hsst_test_dut_top_inst/U_INST/P_LANE_RST_3
 CLMA_154_281/RSCO                 td                    0.113       4.585 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       4.585         ntR70            
 CLMA_154_285/RSCO                 td                    0.113       4.698 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_1/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.698         ntR69            
 CLMA_154_289/RSCO                 td                    0.113       4.811 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.811         ntR68            
 CLMA_154_293/RSCO                 td                    0.113       4.924 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.924         ntR67            
 CLMA_154_297/RSCO                 td                    0.113       5.037 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.037         ntR66            
 CLMA_154_301/RSCO                 td                    0.113       5.150 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[13]/opit_0_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       5.150         ntR65            
 CLMA_154_305/RSCO                 td                    0.113       5.263 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_8/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.263         ntR64            
 CLMA_154_309/RSCO                 td                    0.113       5.376 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.376         ntR63            
 CLMA_154_317/RSCO                 td                    0.113       5.489 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[0]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.489         ntR62            
 CLMA_154_321/RSCI                                                         f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.489         Logic Levels: 9  
                                                                                   Logic: 1.240ns(61.692%), Route: 0.770ns(38.308%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.074    1000.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735    1000.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1000.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.270         _N59             
 USCM_84_108/CLK_USCM              td                    0.000    1002.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.005    1003.275         free_clk_g       
 CLMA_154_321/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.172    1003.447                          
 clock uncertainty                                      -0.050    1003.397                          

 Recovery time                                           0.000    1003.397                          

 Data required time                                               1003.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.397                          
 Data arrival time                                                   5.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.908                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[8]/opit_0_inv_L5Q_perm/RS
Path Group  : hsst_top|free_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.005       3.275         free_clk_g       
 CLMA_210_280/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK

 CLMA_210_280/Q0                   tco                   0.179       3.454 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/Q
                                   net (fanout=14)       0.242       3.696         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMA_202_280/RSCO                 td                    0.085       3.781 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_sync/sig_synced/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.781         ntR121           
 CLMA_202_284/RSCI                                                         r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.781         Logic Levels: 1  
                                                                                   Logic: 0.264ns(52.174%), Route: 0.242ns(47.826%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.037       3.479         free_clk_g       
 CLMA_202_284/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.185       3.294                          
 clock uncertainty                                       0.000       3.294                          

 Removal time                                            0.000       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   3.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.487                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[9]/opit_0_inv_L5Q_perm/RS
Path Group  : hsst_top|free_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.005       3.275         free_clk_g       
 CLMA_210_280/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK

 CLMA_210_280/Q0                   tco                   0.179       3.454 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/Q
                                   net (fanout=14)       0.242       3.696         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMA_202_280/RSCO                 td                    0.085       3.781 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_sync/sig_synced/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.781         ntR121           
 CLMA_202_284/RSCI                                                         r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.781         Logic Levels: 1  
                                                                                   Logic: 0.264ns(52.174%), Route: 0.242ns(47.826%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.037       3.479         free_clk_g       
 CLMA_202_284/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.185       3.294                          
 clock uncertainty                                       0.000       3.294                          

 Removal time                                            0.000       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   3.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.487                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[10]/opit_0_inv_L5Q_perm/RS
Path Group  : hsst_top|free_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       0.847 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.005       3.275         free_clk_g       
 CLMA_210_280/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK

 CLMA_210_280/Q0                   tco                   0.179       3.454 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/Q
                                   net (fanout=14)       0.242       3.696         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMA_202_280/RSCO                 td                    0.085       3.781 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_sync/sig_synced/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.781         ntR121           
 CLMA_202_284/RSCI                                                         r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[10]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.781         Logic Levels: 1  
                                                                                   Logic: 0.264ns(52.174%), Route: 0.242ns(47.826%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       0.993 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.037       3.479         free_clk_g       
 CLMA_202_284/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.185       3.294                          
 clock uncertainty                                       0.000       3.294                          

 Removal time                                            0.000       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   3.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.487                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/vs_pclk_d1/opit_0/CLK
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hsst_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  3.489
  Clock Pessimism Removal :  0.186

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.037       3.489         ntclkbufg_6      
 CLMS_134_317/CLK                                                          r       hdmi_tx_inst/vs_pclk_d1/opit_0/CLK

 CLMS_134_317/Q1                   tco                   0.223       3.712 f       hdmi_tx_inst/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.151       3.863         hdmi_tx_inst/vs_pclk_d1
 CLMS_134_317/Y0                   td                    0.264       4.127 f       hdmi_tx_inst/N5/gateop_perm/Z
                                   net (fanout=43)       0.945       5.072         hdmi_tx_inst/N5  
 DRM_82_336/RSTA[0]                                                        f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.072         Logic Levels: 1  
                                                                                   Logic: 0.487ns(30.764%), Route: 1.096ns(69.236%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N57             
 USCM_84_111/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.005    1003.284         ntclkbufg_6      
 DRM_82_336/CLKA[0]                                                        r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.186    1003.470                          
 clock uncertainty                                      -0.050    1003.420                          

 Recovery time                                          -0.088    1003.332                          

 Data required time                                               1003.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.332                          
 Data arrival time                                                   5.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.260                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/vs_pclk_d1/opit_0/CLK
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : hsst_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  3.489
  Clock Pessimism Removal :  0.186

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.037       3.489         ntclkbufg_6      
 CLMS_134_317/CLK                                                          r       hdmi_tx_inst/vs_pclk_d1/opit_0/CLK

 CLMS_134_317/Q1                   tco                   0.223       3.712 f       hdmi_tx_inst/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.151       3.863         hdmi_tx_inst/vs_pclk_d1
 CLMS_134_317/Y0                   td                    0.264       4.127 f       hdmi_tx_inst/N5/gateop_perm/Z
                                   net (fanout=43)       0.375       4.502         hdmi_tx_inst/N5  
 CLMA_118_316/RS                                                           f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   4.502         Logic Levels: 1  
                                                                                   Logic: 0.487ns(48.075%), Route: 0.526ns(51.925%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N57             
 USCM_84_111/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.005    1003.284         ntclkbufg_6      
 CLMA_118_316/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.186    1003.470                          
 clock uncertainty                                      -0.050    1003.420                          

 Recovery time                                          -0.476    1002.944                          

 Data required time                                               1002.944                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.944                          
 Data arrival time                                                   4.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.442                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/vs_pclk_d1/opit_0/CLK
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS
Path Group  : hsst_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  3.489
  Clock Pessimism Removal :  0.186

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.037       3.489         ntclkbufg_6      
 CLMS_134_317/CLK                                                          r       hdmi_tx_inst/vs_pclk_d1/opit_0/CLK

 CLMS_134_317/Q1                   tco                   0.223       3.712 f       hdmi_tx_inst/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.151       3.863         hdmi_tx_inst/vs_pclk_d1
 CLMS_134_317/Y0                   td                    0.264       4.127 f       hdmi_tx_inst/N5/gateop_perm/Z
                                   net (fanout=43)       0.375       4.502         hdmi_tx_inst/N5  
 CLMS_118_317/RS                                                           f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS

 Data arrival time                                                   4.502         Logic Levels: 1  
                                                                                   Logic: 0.487ns(48.075%), Route: 0.526ns(51.925%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N57             
 USCM_84_111/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.005    1003.284         ntclkbufg_6      
 CLMS_118_317/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.186    1003.470                          
 clock uncertainty                                      -0.050    1003.420                          

 Recovery time                                          -0.476    1002.944                          

 Data required time                                               1002.944                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.944                          
 Data arrival time                                                   4.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.442                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/vs_pclk_d2/opit_0/CLK
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : hsst_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.489
  Launch Clock Delay      :  3.284
  Clock Pessimism Removal :  -0.186

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.005       3.284         ntclkbufg_6      
 CLMS_134_317/CLK                                                          r       hdmi_tx_inst/vs_pclk_d2/opit_0/CLK

 CLMS_134_317/Q0                   tco                   0.182       3.466 r       hdmi_tx_inst/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.125       3.591         hdmi_tx_inst/vs_pclk_d2
 CLMS_134_317/Y0                   td                    0.130       3.721 r       hdmi_tx_inst/N5/gateop_perm/Z
                                   net (fanout=43)       0.222       3.943         hdmi_tx_inst/N5  
 CLMA_126_317/RSCO                 td                    0.085       4.028 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.028         ntR33            
 CLMA_126_321/RSCI                                                         r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.028         Logic Levels: 2  
                                                                                   Logic: 0.397ns(53.360%), Route: 0.347ns(46.640%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.037       3.489         ntclkbufg_6      
 CLMA_126_321/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.186       3.303                          
 clock uncertainty                                       0.000       3.303                          

 Removal time                                            0.000       3.303                          

 Data required time                                                  3.303                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.303                          
 Data arrival time                                                   4.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/vs_pclk_d2/opit_0/CLK
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS
Path Group  : hsst_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.489
  Launch Clock Delay      :  3.284
  Clock Pessimism Removal :  -0.186

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.005       3.284         ntclkbufg_6      
 CLMS_134_317/CLK                                                          r       hdmi_tx_inst/vs_pclk_d2/opit_0/CLK

 CLMS_134_317/Q0                   tco                   0.182       3.466 r       hdmi_tx_inst/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.125       3.591         hdmi_tx_inst/vs_pclk_d2
 CLMS_134_317/Y0                   td                    0.130       3.721 r       hdmi_tx_inst/N5/gateop_perm/Z
                                   net (fanout=43)       0.222       3.943         hdmi_tx_inst/N5  
 CLMA_126_317/RSCO                 td                    0.085       4.028 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.028         ntR33            
 CLMA_126_321/RSCI                                                         r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.028         Logic Levels: 2  
                                                                                   Logic: 0.397ns(53.360%), Route: 0.347ns(46.640%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.037       3.489         ntclkbufg_6      
 CLMA_126_321/CLK                                                          r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.186       3.303                          
 clock uncertainty                                       0.000       3.303                          

 Removal time                                            0.000       3.303                          

 Data required time                                                  3.303                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.303                          
 Data arrival time                                                   4.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/vs_pclk_d2/opit_0/CLK
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hsst_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.489
  Launch Clock Delay      :  3.284
  Clock Pessimism Removal :  -0.186

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.005       3.284         ntclkbufg_6      
 CLMS_134_317/CLK                                                          r       hdmi_tx_inst/vs_pclk_d2/opit_0/CLK

 CLMS_134_317/Q0                   tco                   0.182       3.466 r       hdmi_tx_inst/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.125       3.591         hdmi_tx_inst/vs_pclk_d2
 CLMS_134_317/Y0                   td                    0.130       3.721 r       hdmi_tx_inst/N5/gateop_perm/Z
                                   net (fanout=43)       0.274       3.995         hdmi_tx_inst/N5  
 DRM_142_316/RSTA[0]                                                       r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.995         Logic Levels: 1  
                                                                                   Logic: 0.312ns(43.882%), Route: 0.399ns(56.118%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N57             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=51)       1.037       3.489         ntclkbufg_6      
 DRM_142_316/CLKA[0]                                                       r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.186       3.303                          
 clock uncertainty                                       0.000       3.303                          

 Removal time                                           -0.060       3.243                          

 Data required time                                                  3.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.243                          
 Data arrival time                                                   3.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.752                          
====================================================================================================

====================================================================================================

Startpoint  : free_clk (port)
Endpoint    : ad_clk (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P20                                                     0.000       0.000 f       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.918       0.992 f       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.992         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.057       1.049 f       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.434       2.483         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       2.483 f       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.045       3.528         free_clk_g       
 PLL_158_179/CLK_OUT2              td                    0.079       3.607 f       pll_1_inst/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.608       4.215         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       4.215 f       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.065       5.280         ntR2557          
 IOL_123_5/DO                      td                    0.106       5.386 f       ad_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.386         ad_clk_obuf/ntO  
 IOBS_TB_120_0/PAD                 td                    3.238       8.624 f       ad_clk_obuf/opit_0/O
                                   net (fanout=1)        0.044       8.668         ad_clk           
 Y10                                                                       f       ad_clk (port)    

 Data arrival time                                                   8.668         Logic Levels: 7  
                                                                                   Logic: 4.398ns(50.738%), Route: 4.270ns(49.262%)
====================================================================================================

====================================================================================================

Startpoint  : free_clk (port)
Endpoint    : pix_clk (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P20                                                     0.000       0.000 f       free_clk (port)  
                                   net (fanout=1)        0.074       0.074         free_clk         
 IOBS_LR_328_209/DIN               td                    0.918       0.992 f       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.992         free_clk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.057       1.049 f       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.434       2.483         _N59             
 USCM_84_108/CLK_USCM              td                    0.000       2.483 f       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=4041)     1.045       3.528         free_clk_g       
 PLL_158_179/CLK_OUT0              td                    0.081       3.609 f       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.608       4.217         nt_pix_clk       
 USCM_84_154/CLK_USCM              td                    0.000       4.217 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.067       5.284         ntR2558          
 IOL_327_201/DO                    td                    0.106       5.390 f       pix_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.390         pix_clk_obuf/ntO 
 IOBS_LR_328_200/PAD               td                    3.150       8.540 f       pix_clk_obuf/opit_0/O
                                   net (fanout=1)        0.104       8.644         pix_clk          
 M22                                                                       f       pix_clk (port)   

 Data arrival time                                                   8.644         Logic Levels: 7  
                                                                                   Logic: 4.312ns(49.884%), Route: 4.332ns(50.116%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : eth_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.056       0.056         rst_n            
 IOBS_LR_328_256/DIN               td                    0.918       0.974 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         rst_n_ibuf/ntD   
 IOL_327_257/RX_DATA_DD            td                    0.097       1.071 f       rst_n_ibuf/opit_1/OUT
                                   net (fanout=19)       1.705       2.776         nt_rst_n         
 CLMA_198_224/Y0                   td                    0.150       2.926 f       N0/gateop_perm/Z 
                                   net (fanout=7)        1.873       4.799         sys_rst_n        
 IOL_319_374/DO                    td                    0.106       4.905 f       eth_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       4.905         eth_rst_n_obuf/ntO
 IOBD_316_376/PAD                  td                    3.238       8.143 f       eth_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.123       8.266         eth_rst_n        
 B20                                                                       f       eth_rst_n (port) 

 Data arrival time                                                   8.266         Logic Levels: 5  
                                                                                   Logic: 4.509ns(54.549%), Route: 3.757ns(45.451%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rx_ctl (port)
Endpoint    : eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       eth_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         eth_rx_ctl       
 IOBS_TB_69_376/DIN                td                    0.735       0.798 r       eth_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.798         eth_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI

 Data arrival time                                                   0.798         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.105%), Route: 0.063ns(7.895%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       eth_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         eth_rxd[0]       
 IOBD_72_376/DIN                   td                    0.735       0.806 r       eth_rxd_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.806         eth_rxd_ibuf[0]/ntD
 IOL_75_374/DI                                                             r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       eth_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         eth_rxd[1]       
 IOBS_TB_73_376/DIN                td                    0.735       0.806 r       eth_rxd_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       0.806         eth_rxd_ibuf[1]/ntD
 IOL_75_373/DI                                                             r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

{hsst_top|free_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.480     500.000         1.520           High Pulse Width  CLMS_242_121/CLK        adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 498.480     500.000         1.520           Low Pulse Width   CLMS_242_121/CLK        adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 498.480     500.000         1.520           High Pulse Width  CLMS_242_113/CLK        adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d/WCLK
====================================================================================================

{pll_1|pll_1_inst/u_pll_e3/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           Low Pulse Width   DRM_306_128/CLKA[0]     ms72xx_ctl_inst/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 499.282     500.000         0.718           High Pulse Width  DRM_306_128/CLKA[0]     ms72xx_ctl_inst/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 499.282     500.000         0.718           Low Pulse Width   DRM_306_128/CLKB[0]     ms72xx_ctl_inst/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{hsst_top|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           High Pulse Width  DRM_82_336/CLKA[0]      hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           Low Pulse Width   DRM_82_336/CLKA[0]      hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           High Pulse Width  DRM_142_316/CLKA[0]     hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.787       4.000           1.213           High Pulse Width  IOL_299_374/CLK_SYS     eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/opit_1_IOL/SYSCLK
 2.787       4.000           1.213           Low Pulse Width   IOL_299_374/CLK_SYS     eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/opit_1_IOL/SYSCLK
====================================================================================================

{pll_1|pll_1_inst/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           Low Pulse Width   DRM_178_272/CLKB[0]     dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 499.282     500.000         0.718           High Pulse Width  DRM_178_272/CLKB[0]     dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 499.282     500.000         0.718           Low Pulse Width   DRM_178_192/CLKB[0]     dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.787       4.000           1.213           Low Pulse Width   IOL_75_374/CLK_SYS      eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           High Pulse Width  IOL_75_374/CLK_SYS      eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           High Pulse Width  IOL_75_373/CLK_SYS      eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/SYSCLK
====================================================================================================

{pll_1|pll_1_inst/u_pll_e3/CLKOUT2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.480     500.000         1.520           High Pulse Width  CLMS_190_73/CLK         adc_fft_top_inst/fft_data_gen_inst/data_in_0_0/ram32x1dp/WCLK
 498.480     500.000         1.520           Low Pulse Width   CLMS_190_73/CLK         adc_fft_top_inst/fft_data_gen_inst/data_in_0_0/ram32x1dp/WCLK
 498.480     500.000         1.520           High Pulse Width  CLMS_190_93/CLK         adc_fft_top_inst/fft_data_gen_inst/data_in_0_1/ram32x1dp/WCLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           High Pulse Width  DRM_278_68/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_278_68/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_142_168/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0_1/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           Low Pulse Width   CLMS_186_109/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_186_109/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_186_113/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                           
+-------------------------------------------------------------------------------------------------------------------+
| Input      | D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/place_route/hsst_top_pnr.adf       
| Output     | D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/report_timing/hsst_top_rtp.adf     
|            | D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/report_timing/hsst_top.rtr         
|            | D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/report_timing/rtr.db               
+-------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 957 MB
Total CPU  time to report_timing completion : 0h:0m:11s
Process Total CPU  time to report_timing completion : 0h:0m:11s
Total real time to report_timing completion : 0h:0m:16s
