set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/Users/Dide/.volare/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/Users/Dide/.volare/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/lab2"
set ::env(DESIGN_NAME) "lab2_behavE"
set ::env(VERILOG_FILES) "/openlane/designs/lab2/src/lab2.v"
set ::env(CLOCK_TREE_SYNTH) "0"
set ::env(CLOCK_PORT) ""
set ::env(PL_RANDOM_GLB_PLACEMENT) "1"
set ::env(FP_SIZING) "absolute"
set ::env(DIE_AREA) "0 0 100 100"
set ::env(FP_CORE_UTIL) "45"
