INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sim_1/new/tb_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mult
