-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity reversi_accel_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mat_dil_a_4236_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    mat_dil_a_4236_empty_n : IN STD_LOGIC;
    mat_dil_a_4236_read : OUT STD_LOGIC;
    mat_ero_4237_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    mat_ero_4237_full_n : IN STD_LOGIC;
    mat_ero_4237_write : OUT STD_LOGIC;
    op2_assign_1 : IN STD_LOGIC_VECTOR (16 downto 0);
    img_width : IN STD_LOGIC_VECTOR (15 downto 0);
    buf_V_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_0_ce0 : OUT STD_LOGIC;
    buf_V_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buf_V_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_0_ce1 : OUT STD_LOGIC;
    buf_V_0_we1 : OUT STD_LOGIC;
    buf_V_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_V_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_1_ce0 : OUT STD_LOGIC;
    buf_V_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buf_V_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_1_ce1 : OUT STD_LOGIC;
    buf_V_1_we1 : OUT STD_LOGIC;
    buf_V_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_V_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_2_ce0 : OUT STD_LOGIC;
    buf_V_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buf_V_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_2_ce1 : OUT STD_LOGIC;
    buf_V_2_we1 : OUT STD_LOGIC;
    buf_V_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_V_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_3_ce0 : OUT STD_LOGIC;
    buf_V_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buf_V_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_3_ce1 : OUT STD_LOGIC;
    buf_V_3_we1 : OUT STD_LOGIC;
    buf_V_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_V_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_4_ce0 : OUT STD_LOGIC;
    buf_V_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buf_V_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_4_ce1 : OUT STD_LOGIC;
    buf_V_4_we1 : OUT STD_LOGIC;
    buf_V_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_V_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_5_ce0 : OUT STD_LOGIC;
    buf_V_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buf_V_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_5_ce1 : OUT STD_LOGIC;
    buf_V_5_we1 : OUT STD_LOGIC;
    buf_V_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_V_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_6_ce0 : OUT STD_LOGIC;
    buf_V_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buf_V_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_6_ce1 : OUT STD_LOGIC;
    buf_V_6_we1 : OUT STD_LOGIC;
    buf_V_6_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    trunc_ln1 : IN STD_LOGIC_VECTOR (2 downto 0);
    trunc_ln138_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    trunc_ln138_2 : IN STD_LOGIC_VECTOR (2 downto 0);
    trunc_ln138_3 : IN STD_LOGIC_VECTOR (2 downto 0);
    trunc_ln138_4 : IN STD_LOGIC_VECTOR (2 downto 0);
    trunc_ln138_5 : IN STD_LOGIC_VECTOR (2 downto 0);
    trunc_ln : IN STD_LOGIC_VECTOR (2 downto 0);
    cmp_i_i127_i : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of reversi_accel_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln1057_reg_2380 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_2_reg_2384 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i127_i_read_reg_2334 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op170_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal icmp_ln1061_reg_2428 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1061_reg_2428_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln1057_fu_958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal mat_ero_4237_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal mat_dil_a_4236_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal cmp_i_i127_i_read_read_fu_282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_read_reg_2338 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_V_1_reg_2372 : STD_LOGIC_VECTOR (12 downto 0);
    signal col_V_1_reg_2372_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1057_reg_2380_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_reg_2380_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_reg_2380_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_reg_2380_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_reg_2380_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_reg_2380_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_reg_2380_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_reg_2380_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_reg_2380_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_reg_2380_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_reg_2380_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_reg_2380_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_reg_2380_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_reg_2380_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_reg_2380_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_reg_2380_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_reg_2380_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_reg_2380_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_reg_2380_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_2_fu_970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_2_reg_2384_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_2_reg_2384_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1061_fu_1011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1061_reg_2428_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1061_reg_2428_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1061_reg_2428_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1061_reg_2428_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1061_reg_2428_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1061_reg_2428_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1061_reg_2428_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1061_reg_2428_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1061_reg_2428_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1061_reg_2428_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1061_reg_2428_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1061_reg_2428_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1061_reg_2428_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1061_reg_2428_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1061_reg_2428_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1061_reg_2428_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1061_reg_2428_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1061_reg_2428_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1061_reg_2428_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_cop_V_0_fu_1016_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_cop_V_1_fu_1035_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_cop_V_2_fu_1054_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_cop_V_3_fu_1073_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_cop_V_4_fu_1092_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_1111_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_2_reg_2462 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_3_reg_2467 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_4_reg_2473 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_5_xfExtractPixels_1_1_0_s_fu_690_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_5_reg_2479 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_0_5_reg_2479_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_5_xfExtractPixels_1_1_0_s_fu_696_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_5_reg_2485 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_5_reg_2485_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_5_reg_2485_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_5_reg_2485_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_5_reg_2485_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_5_reg_2485_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_5_reg_2485_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_5_reg_2485_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_5_reg_2485_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_5_reg_2485_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_5_reg_2485_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_5_reg_2485_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_5_reg_2485_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_5_reg_2485_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_5_reg_2485_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_5_reg_2485_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_5_reg_2485_pp0_iter20_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_5_reg_2485_pp0_iter21_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_5_reg_2485_pp0_iter22_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_64_fu_1168_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_64_reg_2492 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_5_fu_1176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_5_reg_2497 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_76_fu_1234_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_76_reg_2502 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_0_reg_2508 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_1_reg_2513 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_2_reg_2519 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_3_reg_2525 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_3_reg_2525_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_4_reg_2531 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_4_reg_2531_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_5_xfExtractPixels_1_1_0_s_fu_702_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_5_reg_2537 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_5_reg_2537_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_5_reg_2537_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_78_fu_1275_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_78_reg_2543 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_10_fu_1283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_10_reg_2548 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_82_fu_1341_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_82_reg_2553 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_85_fu_1363_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_85_reg_2559 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_15_fu_1370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_15_reg_2564 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_buf_V_2_1_reg_2569 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_2_reg_2575 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_3_reg_2581 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_3_reg_2581_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_4_reg_2587 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_4_reg_2587_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_5_xfExtractPixels_1_1_0_s_fu_708_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_5_reg_2593 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_5_reg_2593_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_89_fu_1418_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_89_reg_2599 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_92_fu_1471_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_92_reg_2605 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_20_fu_1478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_20_reg_2610 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_97_fu_1505_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_97_reg_2615 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_3_1_reg_2621 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_3_2_reg_2626 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_3_3_reg_2632 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_3_4_reg_2638 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_3_4_reg_2638_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_3_5_xfExtractPixels_1_1_0_s_fu_714_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_3_5_reg_2644 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_3_5_reg_2644_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_99_fu_1548_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_99_reg_2650 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_25_fu_1556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_25_reg_2655 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_104_fu_1614_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_104_reg_2660 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_107_fu_1636_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_107_reg_2666 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_4_1_reg_2672 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_4_2_reg_2677 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_4_3_reg_2683 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_4_4_reg_2689 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_4_4_reg_2689_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_4_5_xfExtractPixels_1_1_0_s_fu_720_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_4_5_reg_2695 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_4_5_reg_2695_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_109_fu_1679_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_109_reg_2701 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_32_fu_1687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_32_reg_2706 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_114_fu_1745_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_114_reg_2711 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_5_0_reg_2717 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_5_1_reg_2723 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_5_2_reg_2729 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_5_2_reg_2729_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_5_3_reg_2735 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_5_3_reg_2735_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_5_4_reg_2741 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_5_4_reg_2741_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_5_4_reg_2741_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_11_load_reg_2747 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_5_5_xfExtractPixels_1_1_0_s_fu_726_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_5_5_reg_2752 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_5_5_reg_2752_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_5_5_reg_2752_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_117_fu_1785_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_117_reg_2758 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_37_fu_1792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_37_reg_2763 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_121_fu_1850_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_121_reg_2768 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_124_fu_1872_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_124_reg_2774 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_42_fu_1879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_42_reg_2779 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_buf_V_6_0_reg_2784 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_1_reg_2790 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_2_reg_2796 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_2_reg_2796_pp0_iter21_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_3_reg_2802 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_6_3_reg_2802_pp0_iter21_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_load_reg_2808 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_load_reg_2808_pp0_iter21_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_128_fu_1925_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_128_reg_2814 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_131_fu_1980_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_131_reg_2820 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_47_fu_1987_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_47_reg_2825 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_135_fu_2014_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_135_reg_2830 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_condition_exit_pp0_iter20_stage0 : STD_LOGIC;
    signal src_buf_V_0_5_xfExtractPixels_1_1_0_s_fu_690_ap_ready : STD_LOGIC;
    signal src_buf_V_6_5_xfExtractPixels_1_1_0_s_fu_696_ap_ready : STD_LOGIC;
    signal src_buf_V_1_5_xfExtractPixels_1_1_0_s_fu_702_ap_ready : STD_LOGIC;
    signal src_buf_V_2_5_xfExtractPixels_1_1_0_s_fu_708_ap_ready : STD_LOGIC;
    signal src_buf_V_3_5_xfExtractPixels_1_1_0_s_fu_714_ap_ready : STD_LOGIC;
    signal src_buf_V_4_5_xfExtractPixels_1_1_0_s_fu_720_ap_ready : STD_LOGIC;
    signal src_buf_V_5_5_xfExtractPixels_1_1_0_s_fu_726_ap_ready : STD_LOGIC;
    signal ap_phi_reg_pp0_iter0_arrayidx486_i182255_load_0_6_reg_600 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_arrayidx486_i182255_load_0_6_reg_600 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_arrayidx486_i182255_load_0_6_reg_600 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_arrayidx486_i182255_load_0_6_reg_600 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_buf_cop_V_0_0_reg_612 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_buf_cop_V_0_0_reg_612 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_buf_cop_V_0_0_reg_612 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_buf_cop_V_0_0_reg_612 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_buf_cop_V_0_0_reg_612 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_buf_cop_V_6_reg_623 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_buf_cop_V_6_reg_623 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_buf_cop_V_6_reg_623 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_buf_cop_V_6_reg_623 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_buf_cop_V_6_reg_623 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_buf_cop_V_1_0_reg_635 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_buf_cop_V_1_0_reg_635 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_buf_cop_V_1_0_reg_635 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_buf_cop_V_1_0_reg_635 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_buf_cop_V_1_0_reg_635 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_buf_cop_V_1_0_reg_635 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter6_buf_cop_V_1_0_reg_635 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_buf_cop_V_2_0_reg_646 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_buf_cop_V_2_0_reg_646 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_buf_cop_V_2_0_reg_646 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_buf_cop_V_2_0_reg_646 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_buf_cop_V_2_0_reg_646 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_buf_cop_V_2_0_reg_646 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter6_buf_cop_V_2_0_reg_646 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter7_buf_cop_V_2_0_reg_646 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter8_buf_cop_V_2_0_reg_646 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter9_buf_cop_V_2_0_reg_646 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_buf_cop_V_3_0_reg_657 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_buf_cop_V_3_0_reg_657 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_buf_cop_V_3_0_reg_657 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_buf_cop_V_3_0_reg_657 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_buf_cop_V_3_0_reg_657 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_buf_cop_V_3_0_reg_657 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter6_buf_cop_V_3_0_reg_657 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter7_buf_cop_V_3_0_reg_657 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter8_buf_cop_V_3_0_reg_657 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter9_buf_cop_V_3_0_reg_657 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter10_buf_cop_V_3_0_reg_657 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter11_buf_cop_V_3_0_reg_657 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter12_buf_cop_V_3_0_reg_657 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_buf_cop_V_4_0_reg_668 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_buf_cop_V_4_0_reg_668 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_buf_cop_V_4_0_reg_668 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_buf_cop_V_4_0_reg_668 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_buf_cop_V_4_0_reg_668 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_buf_cop_V_4_0_reg_668 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter6_buf_cop_V_4_0_reg_668 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter7_buf_cop_V_4_0_reg_668 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter8_buf_cop_V_4_0_reg_668 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter9_buf_cop_V_4_0_reg_668 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter10_buf_cop_V_4_0_reg_668 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter11_buf_cop_V_4_0_reg_668 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter12_buf_cop_V_4_0_reg_668 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter13_buf_cop_V_4_0_reg_668 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter14_buf_cop_V_4_0_reg_668 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter15_buf_cop_V_4_0_reg_668 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_buf_cop_V_5_reg_679 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_buf_cop_V_5_reg_679 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_buf_cop_V_5_reg_679 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_buf_cop_V_5_reg_679 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_buf_cop_V_5_reg_679 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_buf_cop_V_5_reg_679 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter6_buf_cop_V_5_reg_679 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter7_buf_cop_V_5_reg_679 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter8_buf_cop_V_5_reg_679 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter9_buf_cop_V_5_reg_679 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter10_buf_cop_V_5_reg_679 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter11_buf_cop_V_5_reg_679 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter12_buf_cop_V_5_reg_679 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter13_buf_cop_V_5_reg_679 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter14_buf_cop_V_5_reg_679 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter15_buf_cop_V_5_reg_679 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter16_buf_cop_V_5_reg_679 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter17_buf_cop_V_5_reg_679 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln573_1_fu_981_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln573_fu_991_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1795_fu_1001_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal col_V_fu_110 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_col_V_1 : STD_LOGIC_VECTOR (12 downto 0);
    signal col_V_2_fu_964_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_fu_114 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_fu_118 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_1_fu_122 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_2_fu_126 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_5_fu_130 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_8_fu_134 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_11_fu_138 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_14_fu_142 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_17_fu_146 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_1_fu_150 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_20_fu_154 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_2_fu_158 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_22_fu_162 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_3_fu_166 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_25_fu_170 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_4_fu_174 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_28_fu_178 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_5_fu_182 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_6_fu_186 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_31_fu_190 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_7_fu_194 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_33_fu_198 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_8_fu_202 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_9_fu_206 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_36_fu_210 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_10_fu_214 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_39_fu_218 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_11_fu_222 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_12_fu_226 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_42_fu_230 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_13_fu_234 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_44_fu_238 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_14_fu_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_15_fu_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_47_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_16_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_50_fu_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_17_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_18_fu_266 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_53_fu_270 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_19_fu_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_55_fu_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln1057_1_fu_954_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1057_fu_950_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1057_3_fu_1148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_61_fu_1154_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_4_fu_1162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_69_fu_1212_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_6_fu_1217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_72_fu_1222_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_7_fu_1229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_8_fu_1259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_77_fu_1263_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_9_fu_1269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_79_fu_1319_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_11_fu_1324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_81_fu_1329_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_12_fu_1336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_13_fu_1348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_84_fu_1352_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_14_fu_1358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_87_fu_1393_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_16_fu_1398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_88_fu_1404_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_17_fu_1412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_18_fu_1456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_91_fu_1460_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_19_fu_1466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_94_fu_1483_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_21_fu_1488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_95_fu_1493_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_22_fu_1500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_23_fu_1530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_98_fu_1535_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_24_fu_1542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_101_fu_1592_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_26_fu_1597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_102_fu_1602_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_27_fu_1609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_28_fu_1621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_105_fu_1625_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_29_fu_1631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_30_fu_1661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_108_fu_1666_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_31_fu_1673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_111_fu_1723_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_33_fu_1728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_112_fu_1733_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_34_fu_1740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_35_fu_1770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_115_fu_1774_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_36_fu_1780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_118_fu_1828_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_38_fu_1833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_119_fu_1838_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_39_fu_1845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_40_fu_1857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_122_fu_1861_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_41_fu_1867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_125_fu_1902_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_43_fu_1907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_127_fu_1912_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_44_fu_1919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_45_fu_1965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_129_fu_1969_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_46_fu_1975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_132_fu_1992_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_48_fu_1997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_134_fu_2002_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_49_fu_2009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_50_fu_2021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_1251 : BOOLEAN;
    signal ap_condition_1238 : BOOLEAN;
    signal ap_condition_109 : BOOLEAN;
    signal ap_condition_1240 : BOOLEAN;
    signal ap_condition_2248 : BOOLEAN;
    signal ap_condition_2251 : BOOLEAN;
    signal ap_condition_2254 : BOOLEAN;
    signal ap_condition_2257 : BOOLEAN;
    signal ap_condition_2260 : BOOLEAN;
    signal ap_condition_2263 : BOOLEAN;
    signal ap_condition_1591 : BOOLEAN;
    signal ap_condition_1596 : BOOLEAN;
    signal ap_condition_252 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component reversi_accel_xfExtractPixels_1_1_0_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component reversi_accel_mux_73_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component reversi_accel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    src_buf_V_0_5_xfExtractPixels_1_1_0_s_fu_690 : component reversi_accel_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => src_buf_V_0_5_xfExtractPixels_1_1_0_s_fu_690_ap_ready,
        p_read1 => ap_phi_reg_pp0_iter4_buf_cop_V_0_0_reg_612,
        ap_return => src_buf_V_0_5_xfExtractPixels_1_1_0_s_fu_690_ap_return);

    src_buf_V_6_5_xfExtractPixels_1_1_0_s_fu_696 : component reversi_accel_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => src_buf_V_6_5_xfExtractPixels_1_1_0_s_fu_696_ap_ready,
        p_read1 => ap_phi_reg_pp0_iter4_buf_cop_V_6_reg_623,
        ap_return => src_buf_V_6_5_xfExtractPixels_1_1_0_s_fu_696_ap_return);

    src_buf_V_1_5_xfExtractPixels_1_1_0_s_fu_702 : component reversi_accel_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => src_buf_V_1_5_xfExtractPixels_1_1_0_s_fu_702_ap_ready,
        p_read1 => ap_phi_reg_pp0_iter6_buf_cop_V_1_0_reg_635,
        ap_return => src_buf_V_1_5_xfExtractPixels_1_1_0_s_fu_702_ap_return);

    src_buf_V_2_5_xfExtractPixels_1_1_0_s_fu_708 : component reversi_accel_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => src_buf_V_2_5_xfExtractPixels_1_1_0_s_fu_708_ap_ready,
        p_read1 => ap_phi_reg_pp0_iter9_buf_cop_V_2_0_reg_646,
        ap_return => src_buf_V_2_5_xfExtractPixels_1_1_0_s_fu_708_ap_return);

    src_buf_V_3_5_xfExtractPixels_1_1_0_s_fu_714 : component reversi_accel_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => src_buf_V_3_5_xfExtractPixels_1_1_0_s_fu_714_ap_ready,
        p_read1 => ap_phi_reg_pp0_iter12_buf_cop_V_3_0_reg_657,
        ap_return => src_buf_V_3_5_xfExtractPixels_1_1_0_s_fu_714_ap_return);

    src_buf_V_4_5_xfExtractPixels_1_1_0_s_fu_720 : component reversi_accel_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => src_buf_V_4_5_xfExtractPixels_1_1_0_s_fu_720_ap_ready,
        p_read1 => ap_phi_reg_pp0_iter15_buf_cop_V_4_0_reg_668,
        ap_return => src_buf_V_4_5_xfExtractPixels_1_1_0_s_fu_720_ap_return);

    src_buf_V_5_5_xfExtractPixels_1_1_0_s_fu_726 : component reversi_accel_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => src_buf_V_5_5_xfExtractPixels_1_1_0_s_fu_726_ap_ready,
        p_read1 => ap_phi_reg_pp0_iter17_buf_cop_V_5_reg_679,
        ap_return => src_buf_V_5_5_xfExtractPixels_1_1_0_s_fu_726_ap_return);

    mux_73_8_1_1_U303 : component reversi_accel_mux_73_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => buf_V_0_q0,
        din1 => buf_V_1_q0,
        din2 => buf_V_2_q0,
        din3 => buf_V_3_q0,
        din4 => buf_V_4_q0,
        din5 => buf_V_5_q0,
        din6 => buf_V_6_q0,
        din7 => trunc_ln1,
        dout => buf_cop_V_0_fu_1016_p9);

    mux_73_8_1_1_U304 : component reversi_accel_mux_73_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => buf_V_0_q0,
        din1 => buf_V_1_q0,
        din2 => buf_V_2_q0,
        din3 => buf_V_3_q0,
        din4 => buf_V_4_q0,
        din5 => buf_V_5_q0,
        din6 => buf_V_6_q0,
        din7 => trunc_ln138_1,
        dout => buf_cop_V_1_fu_1035_p9);

    mux_73_8_1_1_U305 : component reversi_accel_mux_73_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => buf_V_0_q0,
        din1 => buf_V_1_q0,
        din2 => buf_V_2_q0,
        din3 => buf_V_3_q0,
        din4 => buf_V_4_q0,
        din5 => buf_V_5_q0,
        din6 => buf_V_6_q0,
        din7 => trunc_ln138_2,
        dout => buf_cop_V_2_fu_1054_p9);

    mux_73_8_1_1_U306 : component reversi_accel_mux_73_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => buf_V_0_q0,
        din1 => buf_V_1_q0,
        din2 => buf_V_2_q0,
        din3 => buf_V_3_q0,
        din4 => buf_V_4_q0,
        din5 => buf_V_5_q0,
        din6 => buf_V_6_q0,
        din7 => trunc_ln138_3,
        dout => buf_cop_V_3_fu_1073_p9);

    mux_73_8_1_1_U307 : component reversi_accel_mux_73_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => buf_V_0_q0,
        din1 => buf_V_1_q0,
        din2 => buf_V_2_q0,
        din3 => buf_V_3_q0,
        din4 => buf_V_4_q0,
        din5 => buf_V_5_q0,
        din6 => buf_V_6_q0,
        din7 => trunc_ln138_4,
        dout => buf_cop_V_4_fu_1092_p9);

    mux_73_8_1_1_U308 : component reversi_accel_mux_73_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => buf_V_0_q0,
        din1 => buf_V_1_q0,
        din2 => buf_V_2_q0,
        din3 => buf_V_3_q0,
        din4 => buf_V_4_q0,
        din5 => buf_V_5_q0,
        din6 => buf_V_6_q0,
        din7 => trunc_ln138_5,
        dout => tmp_fu_1111_p9);

    flow_control_loop_pipe_sequential_init_U : component reversi_accel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter22_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter20_stage0)) then 
                    ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_arrayidx486_i182255_load_0_6_reg_600_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1238)) then
                if ((ap_const_boolean_1 = ap_condition_1251)) then 
                    ap_phi_reg_pp0_iter1_arrayidx486_i182255_load_0_6_reg_600 <= ap_const_lv8_FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_arrayidx486_i182255_load_0_6_reg_600 <= ap_phi_reg_pp0_iter0_arrayidx486_i182255_load_0_6_reg_600;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_buf_cop_V_0_0_reg_612_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1238)) then
                if (((icmp_ln1057_2_fu_970_p2 = ap_const_lv1_0) and (icmp_ln1057_fu_958_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_0_0_reg_612 <= ap_const_lv8_FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_0_0_reg_612 <= ap_phi_reg_pp0_iter0_buf_cop_V_0_0_reg_612;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_buf_cop_V_1_0_reg_635_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1238)) then
                if (((icmp_ln1057_2_fu_970_p2 = ap_const_lv1_0) and (icmp_ln1057_fu_958_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_1_0_reg_635 <= ap_const_lv8_FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_1_0_reg_635 <= ap_phi_reg_pp0_iter0_buf_cop_V_1_0_reg_635;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_buf_cop_V_2_0_reg_646_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1238)) then
                if (((icmp_ln1057_2_fu_970_p2 = ap_const_lv1_0) and (icmp_ln1057_fu_958_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_2_0_reg_646 <= ap_const_lv8_FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_2_0_reg_646 <= ap_phi_reg_pp0_iter0_buf_cop_V_2_0_reg_646;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_buf_cop_V_3_0_reg_657_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1238)) then
                if (((icmp_ln1057_2_fu_970_p2 = ap_const_lv1_0) and (icmp_ln1057_fu_958_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_3_0_reg_657 <= ap_const_lv8_FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_3_0_reg_657 <= ap_phi_reg_pp0_iter0_buf_cop_V_3_0_reg_657;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_buf_cop_V_4_0_reg_668_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1238)) then
                if (((icmp_ln1057_2_fu_970_p2 = ap_const_lv1_0) and (icmp_ln1057_fu_958_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_4_0_reg_668 <= ap_const_lv8_FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter0_buf_cop_V_4_0_reg_668;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_buf_cop_V_5_reg_679_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1238)) then
                if (((icmp_ln1057_2_fu_970_p2 = ap_const_lv1_0) and (icmp_ln1057_fu_958_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_5_reg_679 <= ap_const_lv8_FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter0_buf_cop_V_5_reg_679;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_buf_cop_V_6_reg_623_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1238)) then
                if (((icmp_ln1057_2_fu_970_p2 = ap_const_lv1_0) and (icmp_ln1057_fu_958_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_6_reg_623 <= ap_const_lv8_FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_6_reg_623 <= ap_phi_reg_pp0_iter0_buf_cop_V_6_reg_623;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_arrayidx486_i182255_load_0_6_reg_600_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1240)) then
                if ((ap_const_boolean_1 = ap_condition_109)) then 
                    ap_phi_reg_pp0_iter2_arrayidx486_i182255_load_0_6_reg_600 <= mat_dil_a_4236_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_arrayidx486_i182255_load_0_6_reg_600 <= ap_phi_reg_pp0_iter1_arrayidx486_i182255_load_0_6_reg_600;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_buf_cop_V_0_0_reg_612_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln1057_2_reg_2384_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1057_reg_2380_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_0_0_reg_612 <= buf_cop_V_0_fu_1016_p9;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_0_0_reg_612 <= ap_phi_reg_pp0_iter3_buf_cop_V_0_0_reg_612;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_buf_cop_V_1_0_reg_635_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln1057_2_reg_2384_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1057_reg_2380_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_1_0_reg_635 <= buf_cop_V_1_fu_1035_p9;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_1_0_reg_635 <= ap_phi_reg_pp0_iter3_buf_cop_V_1_0_reg_635;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_buf_cop_V_2_0_reg_646_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln1057_2_reg_2384_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1057_reg_2380_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_2_0_reg_646 <= buf_cop_V_2_fu_1054_p9;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_2_0_reg_646 <= ap_phi_reg_pp0_iter3_buf_cop_V_2_0_reg_646;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_buf_cop_V_3_0_reg_657_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln1057_2_reg_2384_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1057_reg_2380_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_3_0_reg_657 <= buf_cop_V_3_fu_1073_p9;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_3_0_reg_657 <= ap_phi_reg_pp0_iter3_buf_cop_V_3_0_reg_657;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_buf_cop_V_4_0_reg_668_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln1057_2_reg_2384_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1057_reg_2380_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_4_0_reg_668 <= buf_cop_V_4_fu_1092_p9;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter3_buf_cop_V_4_0_reg_668;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_buf_cop_V_5_reg_679_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln1057_2_reg_2384_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1057_reg_2380_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_5_reg_679 <= tmp_fu_1111_p9;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter3_buf_cop_V_5_reg_679;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_buf_cop_V_6_reg_623_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln1057_2_reg_2384_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1057_reg_2380_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_6_reg_623 <= ap_phi_reg_pp0_iter3_arrayidx486_i182255_load_0_6_reg_600;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_6_reg_623 <= ap_phi_reg_pp0_iter3_buf_cop_V_6_reg_623;
                end if;
            end if; 
        end if;
    end process;

    col_V_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln1057_fu_958_p2 = ap_const_lv1_1))) then 
                    col_V_fu_110 <= col_V_2_fu_964_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    col_V_fu_110 <= ap_const_lv13_0;
                end if;
            end if; 
        end if;
    end process;

    max_V_11_fu_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_11_fu_138 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter16_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1))) then 
                    max_V_11_fu_138 <= ret_15_fu_246;
                end if;
            end if; 
        end if;
    end process;

    max_V_14_fu_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_14_fu_142 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter19_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1))) then 
                    max_V_14_fu_142 <= ret_18_fu_266;
                end if;
            end if; 
        end if;
    end process;

    max_V_17_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_17_fu_146 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    max_V_17_fu_146 <= ret_1_fu_150;
                end if;
            end if; 
        end if;
    end process;

    max_V_1_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_1_fu_122 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    max_V_1_fu_122 <= ret_3_fu_166;
                end if;
            end if; 
        end if;
    end process;

    max_V_20_fu_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_20_fu_154 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    max_V_20_fu_154 <= ret_2_fu_158;
                end if;
            end if; 
        end if;
    end process;

    max_V_22_fu_162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_22_fu_162 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    max_V_22_fu_162 <= src_buf_V_0_5_xfExtractPixels_1_1_0_s_fu_690_ap_return;
                end if;
            end if; 
        end if;
    end process;

    max_V_25_fu_170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_25_fu_170 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    max_V_25_fu_170 <= ret_4_fu_174;
                end if;
            end if; 
        end if;
    end process;

    max_V_28_fu_178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_28_fu_178 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    max_V_28_fu_178 <= ret_5_fu_182;
                end if;
            end if; 
        end if;
    end process;

    max_V_2_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_2_fu_126 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter8_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
                    max_V_2_fu_126 <= ret_6_fu_186;
                end if;
            end if; 
        end if;
    end process;

    max_V_31_fu_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_31_fu_190 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter8_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
                    max_V_31_fu_190 <= ret_7_fu_194;
                end if;
            end if; 
        end if;
    end process;

    max_V_33_fu_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_33_fu_198 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter8_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
                    max_V_33_fu_198 <= ret_8_fu_202;
                end if;
            end if; 
        end if;
    end process;

    max_V_36_fu_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_36_fu_210 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
                    max_V_36_fu_210 <= ret_10_fu_214;
                end if;
            end if; 
        end if;
    end process;

    max_V_39_fu_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_39_fu_218 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
                    max_V_39_fu_218 <= ret_11_fu_222;
                end if;
            end if; 
        end if;
    end process;

    max_V_42_fu_230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_42_fu_230 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter14_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                    max_V_42_fu_230 <= ret_13_fu_234;
                end if;
            end if; 
        end if;
    end process;

    max_V_44_fu_238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_44_fu_238 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter14_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                    max_V_44_fu_238 <= ret_14_fu_242;
                end if;
            end if; 
        end if;
    end process;

    max_V_47_fu_250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_47_fu_250 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter16_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1))) then 
                    max_V_47_fu_250 <= ret_16_fu_254;
                end if;
            end if; 
        end if;
    end process;

    max_V_50_fu_258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_50_fu_258 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter16_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1))) then 
                    max_V_50_fu_258 <= ret_17_fu_262;
                end if;
            end if; 
        end if;
    end process;

    max_V_53_fu_270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_53_fu_270 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter19_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1))) then 
                    max_V_53_fu_270 <= ret_19_fu_274;
                end if;
            end if; 
        end if;
    end process;

    max_V_55_fu_278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_55_fu_278 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter19_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1))) then 
                    max_V_55_fu_278 <= ret_fu_114;
                end if;
            end if; 
        end if;
    end process;

    max_V_5_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_5_fu_130 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
                    max_V_5_fu_130 <= ret_9_fu_206;
                end if;
            end if; 
        end if;
    end process;

    max_V_8_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_8_fu_134 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter14_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                    max_V_8_fu_134 <= ret_12_fu_226;
                end if;
            end if; 
        end if;
    end process;

    max_V_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_V_fu_118 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    max_V_fu_118 <= max_V_17_fu_146;
                end if;
            end if; 
        end if;
    end process;

    ret_10_fu_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_10_fu_214 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
                    ret_10_fu_214 <= max_V_39_fu_218;
                end if;
            end if; 
        end if;
    end process;

    ret_11_fu_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_11_fu_222 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
                    ret_11_fu_222 <= src_buf_V_3_5_xfExtractPixels_1_1_0_s_fu_714_ap_return;
                end if;
            end if; 
        end if;
    end process;

    ret_12_fu_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_12_fu_226 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter14_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                    ret_12_fu_226 <= max_V_42_fu_230;
                end if;
            end if; 
        end if;
    end process;

    ret_13_fu_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_13_fu_234 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter14_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                    ret_13_fu_234 <= max_V_44_fu_238;
                end if;
            end if; 
        end if;
    end process;

    ret_14_fu_242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_14_fu_242 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter14_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                    ret_14_fu_242 <= src_buf_V_4_5_xfExtractPixels_1_1_0_s_fu_720_ap_return;
                end if;
            end if; 
        end if;
    end process;

    ret_15_fu_246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_15_fu_246 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter16_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1))) then 
                    ret_15_fu_246 <= max_V_47_fu_250;
                end if;
            end if; 
        end if;
    end process;

    ret_16_fu_254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_16_fu_254 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter16_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1))) then 
                    ret_16_fu_254 <= max_V_50_fu_258;
                end if;
            end if; 
        end if;
    end process;

    ret_17_fu_262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_17_fu_262 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter16_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1))) then 
                    ret_17_fu_262 <= src_buf_V_5_5_xfExtractPixels_1_1_0_s_fu_726_ap_return;
                end if;
            end if; 
        end if;
    end process;

    ret_18_fu_266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_18_fu_266 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter19_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1))) then 
                    ret_18_fu_266 <= max_V_53_fu_270;
                end if;
            end if; 
        end if;
    end process;

    ret_19_fu_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_19_fu_274 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter19_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1))) then 
                    ret_19_fu_274 <= max_V_55_fu_278;
                end if;
            end if; 
        end if;
    end process;

    ret_1_fu_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_1_fu_150 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    ret_1_fu_150 <= max_V_20_fu_154;
                end if;
            end if; 
        end if;
    end process;

    ret_2_fu_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_2_fu_158 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    ret_2_fu_158 <= max_V_22_fu_162;
                end if;
            end if; 
        end if;
    end process;

    ret_3_fu_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_3_fu_166 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    ret_3_fu_166 <= max_V_25_fu_170;
                end if;
            end if; 
        end if;
    end process;

    ret_4_fu_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_4_fu_174 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    ret_4_fu_174 <= max_V_28_fu_178;
                end if;
            end if; 
        end if;
    end process;

    ret_5_fu_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_5_fu_182 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    ret_5_fu_182 <= src_buf_V_1_5_xfExtractPixels_1_1_0_s_fu_702_ap_return;
                end if;
            end if; 
        end if;
    end process;

    ret_6_fu_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_6_fu_186 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter8_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
                    ret_6_fu_186 <= max_V_31_fu_190;
                end if;
            end if; 
        end if;
    end process;

    ret_7_fu_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_7_fu_194 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter8_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
                    ret_7_fu_194 <= max_V_33_fu_198;
                end if;
            end if; 
        end if;
    end process;

    ret_8_fu_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_8_fu_202 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter8_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
                    ret_8_fu_202 <= src_buf_V_2_5_xfExtractPixels_1_1_0_s_fu_708_ap_return;
                end if;
            end if; 
        end if;
    end process;

    ret_9_fu_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_9_fu_206 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then 
                    ret_9_fu_206 <= max_V_36_fu_210;
                end if;
            end if; 
        end if;
    end process;

    ret_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    ret_fu_114 <= ap_const_lv8_FF;
                elsif (((icmp_ln1057_reg_2380_pp0_iter19_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1))) then 
                    ret_fu_114 <= src_buf_V_6_5_reg_2485_pp0_iter19_reg;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                icmp_ln1057_2_reg_2384_pp0_iter2_reg <= icmp_ln1057_2_reg_2384_pp0_iter1_reg;
                icmp_ln1057_47_reg_2825 <= icmp_ln1057_47_fu_1987_p2;
                icmp_ln1057_reg_2380_pp0_iter10_reg <= icmp_ln1057_reg_2380_pp0_iter9_reg;
                icmp_ln1057_reg_2380_pp0_iter11_reg <= icmp_ln1057_reg_2380_pp0_iter10_reg;
                icmp_ln1057_reg_2380_pp0_iter12_reg <= icmp_ln1057_reg_2380_pp0_iter11_reg;
                icmp_ln1057_reg_2380_pp0_iter13_reg <= icmp_ln1057_reg_2380_pp0_iter12_reg;
                icmp_ln1057_reg_2380_pp0_iter14_reg <= icmp_ln1057_reg_2380_pp0_iter13_reg;
                icmp_ln1057_reg_2380_pp0_iter15_reg <= icmp_ln1057_reg_2380_pp0_iter14_reg;
                icmp_ln1057_reg_2380_pp0_iter16_reg <= icmp_ln1057_reg_2380_pp0_iter15_reg;
                icmp_ln1057_reg_2380_pp0_iter17_reg <= icmp_ln1057_reg_2380_pp0_iter16_reg;
                icmp_ln1057_reg_2380_pp0_iter18_reg <= icmp_ln1057_reg_2380_pp0_iter17_reg;
                icmp_ln1057_reg_2380_pp0_iter19_reg <= icmp_ln1057_reg_2380_pp0_iter18_reg;
                icmp_ln1057_reg_2380_pp0_iter2_reg <= icmp_ln1057_reg_2380_pp0_iter1_reg;
                icmp_ln1057_reg_2380_pp0_iter3_reg <= icmp_ln1057_reg_2380_pp0_iter2_reg;
                icmp_ln1057_reg_2380_pp0_iter4_reg <= icmp_ln1057_reg_2380_pp0_iter3_reg;
                icmp_ln1057_reg_2380_pp0_iter5_reg <= icmp_ln1057_reg_2380_pp0_iter4_reg;
                icmp_ln1057_reg_2380_pp0_iter6_reg <= icmp_ln1057_reg_2380_pp0_iter5_reg;
                icmp_ln1057_reg_2380_pp0_iter7_reg <= icmp_ln1057_reg_2380_pp0_iter6_reg;
                icmp_ln1057_reg_2380_pp0_iter8_reg <= icmp_ln1057_reg_2380_pp0_iter7_reg;
                icmp_ln1057_reg_2380_pp0_iter9_reg <= icmp_ln1057_reg_2380_pp0_iter8_reg;
                icmp_ln1061_reg_2428_pp0_iter10_reg <= icmp_ln1061_reg_2428_pp0_iter9_reg;
                icmp_ln1061_reg_2428_pp0_iter11_reg <= icmp_ln1061_reg_2428_pp0_iter10_reg;
                icmp_ln1061_reg_2428_pp0_iter12_reg <= icmp_ln1061_reg_2428_pp0_iter11_reg;
                icmp_ln1061_reg_2428_pp0_iter13_reg <= icmp_ln1061_reg_2428_pp0_iter12_reg;
                icmp_ln1061_reg_2428_pp0_iter14_reg <= icmp_ln1061_reg_2428_pp0_iter13_reg;
                icmp_ln1061_reg_2428_pp0_iter15_reg <= icmp_ln1061_reg_2428_pp0_iter14_reg;
                icmp_ln1061_reg_2428_pp0_iter16_reg <= icmp_ln1061_reg_2428_pp0_iter15_reg;
                icmp_ln1061_reg_2428_pp0_iter17_reg <= icmp_ln1061_reg_2428_pp0_iter16_reg;
                icmp_ln1061_reg_2428_pp0_iter18_reg <= icmp_ln1061_reg_2428_pp0_iter17_reg;
                icmp_ln1061_reg_2428_pp0_iter19_reg <= icmp_ln1061_reg_2428_pp0_iter18_reg;
                icmp_ln1061_reg_2428_pp0_iter20_reg <= icmp_ln1061_reg_2428_pp0_iter19_reg;
                icmp_ln1061_reg_2428_pp0_iter21_reg <= icmp_ln1061_reg_2428_pp0_iter20_reg;
                icmp_ln1061_reg_2428_pp0_iter22_reg <= icmp_ln1061_reg_2428_pp0_iter21_reg;
                icmp_ln1061_reg_2428_pp0_iter3_reg <= icmp_ln1061_reg_2428;
                icmp_ln1061_reg_2428_pp0_iter4_reg <= icmp_ln1061_reg_2428_pp0_iter3_reg;
                icmp_ln1061_reg_2428_pp0_iter5_reg <= icmp_ln1061_reg_2428_pp0_iter4_reg;
                icmp_ln1061_reg_2428_pp0_iter6_reg <= icmp_ln1061_reg_2428_pp0_iter5_reg;
                icmp_ln1061_reg_2428_pp0_iter7_reg <= icmp_ln1061_reg_2428_pp0_iter6_reg;
                icmp_ln1061_reg_2428_pp0_iter8_reg <= icmp_ln1061_reg_2428_pp0_iter7_reg;
                icmp_ln1061_reg_2428_pp0_iter9_reg <= icmp_ln1061_reg_2428_pp0_iter8_reg;
                max_V_131_reg_2820 <= max_V_131_fu_1980_p3;
                max_V_135_reg_2830 <= max_V_135_fu_2014_p3;
                ret_load_reg_2808_pp0_iter21_reg <= ret_load_reg_2808;
                src_buf_V_0_2_reg_2462 <= max_V_20_fu_154;
                src_buf_V_0_3_reg_2467 <= ret_2_fu_158;
                src_buf_V_0_4_reg_2473 <= max_V_22_fu_162;
                src_buf_V_0_5_reg_2479_pp0_iter5_reg <= src_buf_V_0_5_reg_2479;
                src_buf_V_1_0_reg_2508 <= ret_3_fu_166;
                src_buf_V_1_1_reg_2513 <= max_V_25_fu_170;
                src_buf_V_1_2_reg_2519 <= ret_4_fu_174;
                src_buf_V_1_3_reg_2525 <= max_V_28_fu_178;
                src_buf_V_1_3_reg_2525_pp0_iter7_reg <= src_buf_V_1_3_reg_2525;
                src_buf_V_1_4_reg_2531 <= ret_5_fu_182;
                src_buf_V_1_4_reg_2531_pp0_iter7_reg <= src_buf_V_1_4_reg_2531;
                src_buf_V_1_5_reg_2537_pp0_iter7_reg <= src_buf_V_1_5_reg_2537;
                src_buf_V_1_5_reg_2537_pp0_iter8_reg <= src_buf_V_1_5_reg_2537_pp0_iter7_reg;
                src_buf_V_2_1_reg_2569 <= max_V_31_fu_190;
                src_buf_V_2_2_reg_2575 <= ret_7_fu_194;
                src_buf_V_2_3_reg_2581 <= max_V_33_fu_198;
                src_buf_V_2_3_reg_2581_pp0_iter10_reg <= src_buf_V_2_3_reg_2581;
                src_buf_V_2_4_reg_2587 <= ret_8_fu_202;
                src_buf_V_2_4_reg_2587_pp0_iter10_reg <= src_buf_V_2_4_reg_2587;
                src_buf_V_2_5_reg_2593_pp0_iter10_reg <= src_buf_V_2_5_reg_2593;
                src_buf_V_3_1_reg_2621 <= max_V_36_fu_210;
                src_buf_V_3_2_reg_2626 <= ret_10_fu_214;
                src_buf_V_3_3_reg_2632 <= max_V_39_fu_218;
                src_buf_V_3_4_reg_2638 <= ret_11_fu_222;
                src_buf_V_3_4_reg_2638_pp0_iter13_reg <= src_buf_V_3_4_reg_2638;
                src_buf_V_3_5_reg_2644_pp0_iter13_reg <= src_buf_V_3_5_reg_2644;
                src_buf_V_4_1_reg_2672 <= max_V_42_fu_230;
                src_buf_V_4_2_reg_2677 <= ret_13_fu_234;
                src_buf_V_4_3_reg_2683 <= max_V_44_fu_238;
                src_buf_V_4_4_reg_2689 <= ret_14_fu_242;
                src_buf_V_4_4_reg_2689_pp0_iter16_reg <= src_buf_V_4_4_reg_2689;
                src_buf_V_4_5_reg_2695_pp0_iter16_reg <= src_buf_V_4_5_reg_2695;
                src_buf_V_5_0_reg_2717 <= ret_15_fu_246;
                src_buf_V_5_1_reg_2723 <= max_V_47_fu_250;
                src_buf_V_5_2_reg_2729 <= ret_16_fu_254;
                src_buf_V_5_2_reg_2729_pp0_iter18_reg <= src_buf_V_5_2_reg_2729;
                src_buf_V_5_3_reg_2735 <= max_V_50_fu_258;
                src_buf_V_5_3_reg_2735_pp0_iter18_reg <= src_buf_V_5_3_reg_2735;
                src_buf_V_5_4_reg_2741 <= ret_17_fu_262;
                src_buf_V_5_4_reg_2741_pp0_iter18_reg <= src_buf_V_5_4_reg_2741;
                src_buf_V_5_4_reg_2741_pp0_iter19_reg <= src_buf_V_5_4_reg_2741_pp0_iter18_reg;
                src_buf_V_5_5_reg_2752_pp0_iter18_reg <= src_buf_V_5_5_reg_2752;
                src_buf_V_5_5_reg_2752_pp0_iter19_reg <= src_buf_V_5_5_reg_2752_pp0_iter18_reg;
                src_buf_V_6_0_reg_2784 <= ret_18_fu_266;
                src_buf_V_6_1_reg_2790 <= max_V_53_fu_270;
                src_buf_V_6_2_reg_2796 <= ret_19_fu_274;
                src_buf_V_6_2_reg_2796_pp0_iter21_reg <= src_buf_V_6_2_reg_2796;
                src_buf_V_6_3_reg_2802 <= max_V_55_fu_278;
                src_buf_V_6_3_reg_2802_pp0_iter21_reg <= src_buf_V_6_3_reg_2802;
                src_buf_V_6_5_reg_2485_pp0_iter10_reg <= src_buf_V_6_5_reg_2485_pp0_iter9_reg;
                src_buf_V_6_5_reg_2485_pp0_iter11_reg <= src_buf_V_6_5_reg_2485_pp0_iter10_reg;
                src_buf_V_6_5_reg_2485_pp0_iter12_reg <= src_buf_V_6_5_reg_2485_pp0_iter11_reg;
                src_buf_V_6_5_reg_2485_pp0_iter13_reg <= src_buf_V_6_5_reg_2485_pp0_iter12_reg;
                src_buf_V_6_5_reg_2485_pp0_iter14_reg <= src_buf_V_6_5_reg_2485_pp0_iter13_reg;
                src_buf_V_6_5_reg_2485_pp0_iter15_reg <= src_buf_V_6_5_reg_2485_pp0_iter14_reg;
                src_buf_V_6_5_reg_2485_pp0_iter16_reg <= src_buf_V_6_5_reg_2485_pp0_iter15_reg;
                src_buf_V_6_5_reg_2485_pp0_iter17_reg <= src_buf_V_6_5_reg_2485_pp0_iter16_reg;
                src_buf_V_6_5_reg_2485_pp0_iter18_reg <= src_buf_V_6_5_reg_2485_pp0_iter17_reg;
                src_buf_V_6_5_reg_2485_pp0_iter19_reg <= src_buf_V_6_5_reg_2485_pp0_iter18_reg;
                src_buf_V_6_5_reg_2485_pp0_iter20_reg <= src_buf_V_6_5_reg_2485_pp0_iter19_reg;
                src_buf_V_6_5_reg_2485_pp0_iter21_reg <= src_buf_V_6_5_reg_2485_pp0_iter20_reg;
                src_buf_V_6_5_reg_2485_pp0_iter22_reg <= src_buf_V_6_5_reg_2485_pp0_iter21_reg;
                src_buf_V_6_5_reg_2485_pp0_iter5_reg <= src_buf_V_6_5_reg_2485;
                src_buf_V_6_5_reg_2485_pp0_iter6_reg <= src_buf_V_6_5_reg_2485_pp0_iter5_reg;
                src_buf_V_6_5_reg_2485_pp0_iter7_reg <= src_buf_V_6_5_reg_2485_pp0_iter6_reg;
                src_buf_V_6_5_reg_2485_pp0_iter8_reg <= src_buf_V_6_5_reg_2485_pp0_iter7_reg;
                src_buf_V_6_5_reg_2485_pp0_iter9_reg <= src_buf_V_6_5_reg_2485_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                col_V_1_reg_2372 <= ap_sig_allocacmp_col_V_1;
                col_V_1_reg_2372_pp0_iter1_reg <= col_V_1_reg_2372;
                icmp_ln1057_2_reg_2384_pp0_iter1_reg <= icmp_ln1057_2_reg_2384;
                icmp_ln1057_reg_2380 <= icmp_ln1057_fu_958_p2;
                icmp_ln1057_reg_2380_pp0_iter1_reg <= icmp_ln1057_reg_2380;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter10_buf_cop_V_3_0_reg_657 <= ap_phi_reg_pp0_iter9_buf_cop_V_3_0_reg_657;
                ap_phi_reg_pp0_iter10_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter9_buf_cop_V_4_0_reg_668;
                ap_phi_reg_pp0_iter10_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter9_buf_cop_V_5_reg_679;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter11_buf_cop_V_3_0_reg_657 <= ap_phi_reg_pp0_iter10_buf_cop_V_3_0_reg_657;
                ap_phi_reg_pp0_iter11_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter10_buf_cop_V_4_0_reg_668;
                ap_phi_reg_pp0_iter11_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter10_buf_cop_V_5_reg_679;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter12_buf_cop_V_3_0_reg_657 <= ap_phi_reg_pp0_iter11_buf_cop_V_3_0_reg_657;
                ap_phi_reg_pp0_iter12_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter11_buf_cop_V_4_0_reg_668;
                ap_phi_reg_pp0_iter12_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter11_buf_cop_V_5_reg_679;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter13_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter12_buf_cop_V_4_0_reg_668;
                ap_phi_reg_pp0_iter13_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter12_buf_cop_V_5_reg_679;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter14_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter13_buf_cop_V_4_0_reg_668;
                ap_phi_reg_pp0_iter14_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter13_buf_cop_V_5_reg_679;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter15_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter14_buf_cop_V_4_0_reg_668;
                ap_phi_reg_pp0_iter15_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter14_buf_cop_V_5_reg_679;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter16_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter15_buf_cop_V_5_reg_679;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter17_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter16_buf_cop_V_5_reg_679;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_buf_cop_V_0_0_reg_612 <= ap_phi_reg_pp0_iter1_buf_cop_V_0_0_reg_612;
                ap_phi_reg_pp0_iter2_buf_cop_V_1_0_reg_635 <= ap_phi_reg_pp0_iter1_buf_cop_V_1_0_reg_635;
                ap_phi_reg_pp0_iter2_buf_cop_V_2_0_reg_646 <= ap_phi_reg_pp0_iter1_buf_cop_V_2_0_reg_646;
                ap_phi_reg_pp0_iter2_buf_cop_V_3_0_reg_657 <= ap_phi_reg_pp0_iter1_buf_cop_V_3_0_reg_657;
                ap_phi_reg_pp0_iter2_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter1_buf_cop_V_4_0_reg_668;
                ap_phi_reg_pp0_iter2_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter1_buf_cop_V_5_reg_679;
                ap_phi_reg_pp0_iter2_buf_cop_V_6_reg_623 <= ap_phi_reg_pp0_iter1_buf_cop_V_6_reg_623;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_arrayidx486_i182255_load_0_6_reg_600 <= ap_phi_reg_pp0_iter2_arrayidx486_i182255_load_0_6_reg_600;
                ap_phi_reg_pp0_iter3_buf_cop_V_0_0_reg_612 <= ap_phi_reg_pp0_iter2_buf_cop_V_0_0_reg_612;
                ap_phi_reg_pp0_iter3_buf_cop_V_1_0_reg_635 <= ap_phi_reg_pp0_iter2_buf_cop_V_1_0_reg_635;
                ap_phi_reg_pp0_iter3_buf_cop_V_2_0_reg_646 <= ap_phi_reg_pp0_iter2_buf_cop_V_2_0_reg_646;
                ap_phi_reg_pp0_iter3_buf_cop_V_3_0_reg_657 <= ap_phi_reg_pp0_iter2_buf_cop_V_3_0_reg_657;
                ap_phi_reg_pp0_iter3_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter2_buf_cop_V_4_0_reg_668;
                ap_phi_reg_pp0_iter3_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter2_buf_cop_V_5_reg_679;
                ap_phi_reg_pp0_iter3_buf_cop_V_6_reg_623 <= ap_phi_reg_pp0_iter2_buf_cop_V_6_reg_623;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter5_buf_cop_V_1_0_reg_635 <= ap_phi_reg_pp0_iter4_buf_cop_V_1_0_reg_635;
                ap_phi_reg_pp0_iter5_buf_cop_V_2_0_reg_646 <= ap_phi_reg_pp0_iter4_buf_cop_V_2_0_reg_646;
                ap_phi_reg_pp0_iter5_buf_cop_V_3_0_reg_657 <= ap_phi_reg_pp0_iter4_buf_cop_V_3_0_reg_657;
                ap_phi_reg_pp0_iter5_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter4_buf_cop_V_4_0_reg_668;
                ap_phi_reg_pp0_iter5_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter4_buf_cop_V_5_reg_679;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter6_buf_cop_V_1_0_reg_635 <= ap_phi_reg_pp0_iter5_buf_cop_V_1_0_reg_635;
                ap_phi_reg_pp0_iter6_buf_cop_V_2_0_reg_646 <= ap_phi_reg_pp0_iter5_buf_cop_V_2_0_reg_646;
                ap_phi_reg_pp0_iter6_buf_cop_V_3_0_reg_657 <= ap_phi_reg_pp0_iter5_buf_cop_V_3_0_reg_657;
                ap_phi_reg_pp0_iter6_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter5_buf_cop_V_4_0_reg_668;
                ap_phi_reg_pp0_iter6_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter5_buf_cop_V_5_reg_679;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter7_buf_cop_V_2_0_reg_646 <= ap_phi_reg_pp0_iter6_buf_cop_V_2_0_reg_646;
                ap_phi_reg_pp0_iter7_buf_cop_V_3_0_reg_657 <= ap_phi_reg_pp0_iter6_buf_cop_V_3_0_reg_657;
                ap_phi_reg_pp0_iter7_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter6_buf_cop_V_4_0_reg_668;
                ap_phi_reg_pp0_iter7_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter6_buf_cop_V_5_reg_679;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter8_buf_cop_V_2_0_reg_646 <= ap_phi_reg_pp0_iter7_buf_cop_V_2_0_reg_646;
                ap_phi_reg_pp0_iter8_buf_cop_V_3_0_reg_657 <= ap_phi_reg_pp0_iter7_buf_cop_V_3_0_reg_657;
                ap_phi_reg_pp0_iter8_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter7_buf_cop_V_4_0_reg_668;
                ap_phi_reg_pp0_iter8_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter7_buf_cop_V_5_reg_679;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter9_buf_cop_V_2_0_reg_646 <= ap_phi_reg_pp0_iter8_buf_cop_V_2_0_reg_646;
                ap_phi_reg_pp0_iter9_buf_cop_V_3_0_reg_657 <= ap_phi_reg_pp0_iter8_buf_cop_V_3_0_reg_657;
                ap_phi_reg_pp0_iter9_buf_cop_V_4_0_reg_668 <= ap_phi_reg_pp0_iter8_buf_cop_V_4_0_reg_668;
                ap_phi_reg_pp0_iter9_buf_cop_V_5_reg_679 <= ap_phi_reg_pp0_iter8_buf_cop_V_5_reg_679;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_reg_2380_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1057_10_reg_2548 <= icmp_ln1057_10_fu_1283_p2;
                max_V_78_reg_2543 <= max_V_78_fu_1275_p3;
                src_buf_V_1_5_reg_2537 <= src_buf_V_1_5_xfExtractPixels_1_1_0_s_fu_702_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_reg_2380_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1057_15_reg_2564 <= icmp_ln1057_15_fu_1370_p2;
                max_V_85_reg_2559 <= max_V_85_fu_1363_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_reg_2380_pp0_iter9_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1057_20_reg_2610 <= icmp_ln1057_20_fu_1478_p2;
                max_V_92_reg_2605 <= max_V_92_fu_1471_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_reg_2380_pp0_iter11_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1057_25_reg_2655 <= icmp_ln1057_25_fu_1556_p2;
                max_V_99_reg_2650 <= max_V_99_fu_1548_p3;
                src_buf_V_3_5_reg_2644 <= src_buf_V_3_5_xfExtractPixels_1_1_0_s_fu_714_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1057_fu_958_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1057_2_reg_2384 <= icmp_ln1057_2_fu_970_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_reg_2380_pp0_iter14_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1057_32_reg_2706 <= icmp_ln1057_32_fu_1687_p2;
                max_V_109_reg_2701 <= max_V_109_fu_1679_p3;
                src_buf_V_4_5_reg_2695 <= src_buf_V_4_5_xfExtractPixels_1_1_0_s_fu_720_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_reg_2380_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1057_37_reg_2763 <= icmp_ln1057_37_fu_1792_p2;
                max_V_117_reg_2758 <= max_V_117_fu_1785_p3;
                max_V_11_load_reg_2747 <= max_V_11_fu_138;
                src_buf_V_5_5_reg_2752 <= src_buf_V_5_5_xfExtractPixels_1_1_0_s_fu_726_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_reg_2380_pp0_iter18_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1057_42_reg_2779 <= icmp_ln1057_42_fu_1879_p2;
                max_V_124_reg_2774 <= max_V_124_fu_1872_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_reg_2380_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1057_5_reg_2497 <= icmp_ln1057_5_fu_1176_p2;
                max_V_64_reg_2492 <= max_V_64_fu_1168_p3;
                src_buf_V_0_5_reg_2479 <= src_buf_V_0_5_xfExtractPixels_1_1_0_s_fu_690_ap_return;
                src_buf_V_6_5_reg_2485 <= src_buf_V_6_5_xfExtractPixels_1_1_0_s_fu_696_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_reg_2380_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1061_reg_2428 <= icmp_ln1061_fu_1011_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_reg_2380_pp0_iter12_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                max_V_104_reg_2660 <= max_V_104_fu_1614_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_reg_2380_pp0_iter13_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                max_V_107_reg_2666 <= max_V_107_fu_1636_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_reg_2380_pp0_iter15_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                max_V_114_reg_2711 <= max_V_114_fu_1745_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_reg_2380_pp0_iter17_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                max_V_121_reg_2768 <= max_V_121_fu_1850_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_reg_2380_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                max_V_128_reg_2814 <= max_V_128_fu_1925_p3;
                ret_load_reg_2808 <= ret_fu_114;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_reg_2380_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                max_V_76_reg_2502 <= max_V_76_fu_1234_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_reg_2380_pp0_iter6_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                max_V_82_reg_2553 <= max_V_82_fu_1341_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_reg_2380_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                max_V_89_reg_2599 <= max_V_89_fu_1418_p3;
                src_buf_V_2_5_reg_2593 <= src_buf_V_2_5_xfExtractPixels_1_1_0_s_fu_708_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_reg_2380_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                max_V_97_reg_2615 <= max_V_97_fu_1505_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter23, mat_dil_a_4236_empty_n, ap_predicate_op170_read_state2, mat_ero_4237_full_n, icmp_ln1061_reg_2428_pp0_iter22_reg)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (icmp_ln1061_reg_2428_pp0_iter22_reg = ap_const_lv1_1) and (mat_ero_4237_full_n = ap_const_logic_0)) or ((mat_dil_a_4236_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op170_read_state2 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter23, mat_dil_a_4236_empty_n, ap_predicate_op170_read_state2, mat_ero_4237_full_n, icmp_ln1061_reg_2428_pp0_iter22_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (icmp_ln1061_reg_2428_pp0_iter22_reg = ap_const_lv1_1) and (mat_ero_4237_full_n = ap_const_logic_0)) or ((mat_dil_a_4236_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op170_read_state2 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter23, mat_dil_a_4236_empty_n, ap_predicate_op170_read_state2, mat_ero_4237_full_n, icmp_ln1061_reg_2428_pp0_iter22_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (icmp_ln1061_reg_2428_pp0_iter22_reg = ap_const_lv1_1) and (mat_ero_4237_full_n = ap_const_logic_0)) or ((mat_dil_a_4236_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op170_read_state2 = ap_const_boolean_1)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state24_pp0_stage0_iter23_assign_proc : process(mat_ero_4237_full_n, icmp_ln1061_reg_2428_pp0_iter22_reg)
    begin
                ap_block_state24_pp0_stage0_iter23 <= ((icmp_ln1061_reg_2428_pp0_iter22_reg = ap_const_lv1_1) and (mat_ero_4237_full_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(mat_dil_a_4236_empty_n, ap_predicate_op170_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((mat_dil_a_4236_empty_n = ap_const_logic_0) and (ap_predicate_op170_read_state2 = ap_const_boolean_1));
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_109_assign_proc : process(icmp_ln1057_reg_2380, icmp_ln1057_2_reg_2384, cmp_i_i127_i)
    begin
                ap_condition_109 <= ((cmp_i_i127_i = ap_const_lv1_1) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1));
    end process;


    ap_condition_1238_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_1238 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_1240_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_1240 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_1251_assign_proc : process(icmp_ln1057_fu_958_p2, cmp_i_i127_i_read_read_fu_282_p2, icmp_ln1057_2_fu_970_p2)
    begin
                ap_condition_1251 <= ((icmp_ln1057_2_fu_970_p2 = ap_const_lv1_1) and (cmp_i_i127_i_read_read_fu_282_p2 = ap_const_lv1_0) and (icmp_ln1057_fu_958_p2 = ap_const_lv1_1));
    end process;


    ap_condition_1591_assign_proc : process(icmp_ln1057_reg_2380, icmp_ln1057_2_reg_2384, cmp_i_i127_i_read_reg_2334, trunc_ln_read_reg_2338)
    begin
                ap_condition_1591 <= (((trunc_ln_read_reg_2338 = ap_const_lv3_6) and (cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)) or ((trunc_ln_read_reg_2338 = ap_const_lv3_7) and (cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)));
    end process;


    ap_condition_1596_assign_proc : process(icmp_ln1057_reg_2380, icmp_ln1057_2_reg_2384, cmp_i_i127_i, trunc_ln_read_reg_2338)
    begin
                ap_condition_1596 <= (((trunc_ln_read_reg_2338 = ap_const_lv3_6) and (cmp_i_i127_i = ap_const_lv1_1) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)) or ((trunc_ln_read_reg_2338 = ap_const_lv3_7) and (cmp_i_i127_i = ap_const_lv1_1) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)));
    end process;


    ap_condition_2248_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_2380, icmp_ln1057_2_reg_2384, ap_block_pp0_stage0, trunc_ln_read_reg_2338)
    begin
                ap_condition_2248 <= ((trunc_ln_read_reg_2338 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1));
    end process;


    ap_condition_2251_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_2380, icmp_ln1057_2_reg_2384, ap_block_pp0_stage0, trunc_ln_read_reg_2338)
    begin
                ap_condition_2251 <= ((trunc_ln_read_reg_2338 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1));
    end process;


    ap_condition_2254_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_2380, icmp_ln1057_2_reg_2384, ap_block_pp0_stage0, trunc_ln_read_reg_2338)
    begin
                ap_condition_2254 <= ((trunc_ln_read_reg_2338 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1));
    end process;


    ap_condition_2257_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_2380, icmp_ln1057_2_reg_2384, ap_block_pp0_stage0, trunc_ln_read_reg_2338)
    begin
                ap_condition_2257 <= ((trunc_ln_read_reg_2338 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1));
    end process;


    ap_condition_2260_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_2380, icmp_ln1057_2_reg_2384, ap_block_pp0_stage0, trunc_ln_read_reg_2338)
    begin
                ap_condition_2260 <= ((trunc_ln_read_reg_2338 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1));
    end process;


    ap_condition_2263_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_2380, icmp_ln1057_2_reg_2384, ap_block_pp0_stage0, trunc_ln_read_reg_2338)
    begin
                ap_condition_2263 <= ((trunc_ln_read_reg_2338 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1));
    end process;


    ap_condition_252_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_252 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln1057_fu_958_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1057_fu_958_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter20_stage0_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_subdone, icmp_ln1057_reg_2380_pp0_iter19_reg)
    begin
        if (((icmp_ln1057_reg_2380_pp0_iter19_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter20_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter20_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter22_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter22_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23)
    begin
        if (((ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_phi_reg_pp0_iter0_arrayidx486_i182255_load_0_6_reg_600 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_buf_cop_V_0_0_reg_612 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_buf_cop_V_1_0_reg_635 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_buf_cop_V_2_0_reg_646 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_buf_cop_V_3_0_reg_657 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_buf_cop_V_4_0_reg_668 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_buf_cop_V_5_reg_679 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_buf_cop_V_6_reg_623 <= "XXXXXXXX";

    ap_predicate_op170_read_state2_assign_proc : process(icmp_ln1057_reg_2380, icmp_ln1057_2_reg_2384, cmp_i_i127_i)
    begin
                ap_predicate_op170_read_state2 <= ((cmp_i_i127_i = ap_const_lv1_1) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_col_V_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, col_V_fu_110, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_col_V_1 <= ap_const_lv13_0;
        else 
            ap_sig_allocacmp_col_V_1 <= col_V_fu_110;
        end if; 
    end process;

    buf_V_0_address0 <= zext_ln1795_fu_1001_p1(10 - 1 downto 0);

    buf_V_0_address1_assign_proc : process(cmp_i_i127_i_read_reg_2334, cmp_i_i127_i, zext_ln573_1_fu_981_p1, zext_ln573_fu_991_p1, ap_condition_2248)
    begin
        if ((ap_const_boolean_1 = ap_condition_2248)) then
            if ((cmp_i_i127_i = ap_const_lv1_1)) then 
                buf_V_0_address1 <= zext_ln573_fu_991_p1(10 - 1 downto 0);
            elsif ((cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0)) then 
                buf_V_0_address1 <= zext_ln573_1_fu_981_p1(10 - 1 downto 0);
            else 
                buf_V_0_address1 <= "XXXXXXXXXX";
            end if;
        else 
            buf_V_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_V_0_ce0 <= ap_const_logic_1;
        else 
            buf_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_2380, icmp_ln1057_2_reg_2384, cmp_i_i127_i_read_reg_2334, cmp_i_i127_i, ap_block_pp0_stage0_11001, trunc_ln_read_reg_2338)
    begin
        if ((((trunc_ln_read_reg_2338 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)) or ((trunc_ln_read_reg_2338 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i127_i = ap_const_lv1_1) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)))) then 
            buf_V_0_ce1 <= ap_const_logic_1;
        else 
            buf_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_0_d1_assign_proc : process(mat_dil_a_4236_dout, cmp_i_i127_i_read_reg_2334, cmp_i_i127_i, ap_condition_2248)
    begin
        if ((ap_const_boolean_1 = ap_condition_2248)) then
            if ((cmp_i_i127_i = ap_const_lv1_1)) then 
                buf_V_0_d1 <= mat_dil_a_4236_dout;
            elsif ((cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0)) then 
                buf_V_0_d1 <= ap_const_lv8_FF;
            else 
                buf_V_0_d1 <= "XXXXXXXX";
            end if;
        else 
            buf_V_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_0_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_2380, icmp_ln1057_2_reg_2384, cmp_i_i127_i_read_reg_2334, cmp_i_i127_i, ap_block_pp0_stage0_11001, trunc_ln_read_reg_2338)
    begin
        if ((((trunc_ln_read_reg_2338 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)) or ((trunc_ln_read_reg_2338 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i127_i = ap_const_lv1_1) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)))) then 
            buf_V_0_we1 <= ap_const_logic_1;
        else 
            buf_V_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_1_address0 <= zext_ln1795_fu_1001_p1(10 - 1 downto 0);

    buf_V_1_address1_assign_proc : process(cmp_i_i127_i_read_reg_2334, cmp_i_i127_i, zext_ln573_1_fu_981_p1, zext_ln573_fu_991_p1, ap_condition_2251)
    begin
        if ((ap_const_boolean_1 = ap_condition_2251)) then
            if ((cmp_i_i127_i = ap_const_lv1_1)) then 
                buf_V_1_address1 <= zext_ln573_fu_991_p1(10 - 1 downto 0);
            elsif ((cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0)) then 
                buf_V_1_address1 <= zext_ln573_1_fu_981_p1(10 - 1 downto 0);
            else 
                buf_V_1_address1 <= "XXXXXXXXXX";
            end if;
        else 
            buf_V_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_V_1_ce0 <= ap_const_logic_1;
        else 
            buf_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_2380, icmp_ln1057_2_reg_2384, cmp_i_i127_i_read_reg_2334, cmp_i_i127_i, ap_block_pp0_stage0_11001, trunc_ln_read_reg_2338)
    begin
        if ((((trunc_ln_read_reg_2338 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)) or ((trunc_ln_read_reg_2338 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i127_i = ap_const_lv1_1) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)))) then 
            buf_V_1_ce1 <= ap_const_logic_1;
        else 
            buf_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_d1_assign_proc : process(mat_dil_a_4236_dout, cmp_i_i127_i_read_reg_2334, cmp_i_i127_i, ap_condition_2251)
    begin
        if ((ap_const_boolean_1 = ap_condition_2251)) then
            if ((cmp_i_i127_i = ap_const_lv1_1)) then 
                buf_V_1_d1 <= mat_dil_a_4236_dout;
            elsif ((cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0)) then 
                buf_V_1_d1 <= ap_const_lv8_FF;
            else 
                buf_V_1_d1 <= "XXXXXXXX";
            end if;
        else 
            buf_V_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_1_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_2380, icmp_ln1057_2_reg_2384, cmp_i_i127_i_read_reg_2334, cmp_i_i127_i, ap_block_pp0_stage0_11001, trunc_ln_read_reg_2338)
    begin
        if ((((trunc_ln_read_reg_2338 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)) or ((trunc_ln_read_reg_2338 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i127_i = ap_const_lv1_1) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)))) then 
            buf_V_1_we1 <= ap_const_logic_1;
        else 
            buf_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_2_address0 <= zext_ln1795_fu_1001_p1(10 - 1 downto 0);

    buf_V_2_address1_assign_proc : process(cmp_i_i127_i_read_reg_2334, cmp_i_i127_i, zext_ln573_1_fu_981_p1, zext_ln573_fu_991_p1, ap_condition_2254)
    begin
        if ((ap_const_boolean_1 = ap_condition_2254)) then
            if ((cmp_i_i127_i = ap_const_lv1_1)) then 
                buf_V_2_address1 <= zext_ln573_fu_991_p1(10 - 1 downto 0);
            elsif ((cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0)) then 
                buf_V_2_address1 <= zext_ln573_1_fu_981_p1(10 - 1 downto 0);
            else 
                buf_V_2_address1 <= "XXXXXXXXXX";
            end if;
        else 
            buf_V_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_V_2_ce0 <= ap_const_logic_1;
        else 
            buf_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_2380, icmp_ln1057_2_reg_2384, cmp_i_i127_i_read_reg_2334, cmp_i_i127_i, ap_block_pp0_stage0_11001, trunc_ln_read_reg_2338)
    begin
        if ((((trunc_ln_read_reg_2338 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)) or ((trunc_ln_read_reg_2338 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i127_i = ap_const_lv1_1) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)))) then 
            buf_V_2_ce1 <= ap_const_logic_1;
        else 
            buf_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_d1_assign_proc : process(mat_dil_a_4236_dout, cmp_i_i127_i_read_reg_2334, cmp_i_i127_i, ap_condition_2254)
    begin
        if ((ap_const_boolean_1 = ap_condition_2254)) then
            if ((cmp_i_i127_i = ap_const_lv1_1)) then 
                buf_V_2_d1 <= mat_dil_a_4236_dout;
            elsif ((cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0)) then 
                buf_V_2_d1 <= ap_const_lv8_FF;
            else 
                buf_V_2_d1 <= "XXXXXXXX";
            end if;
        else 
            buf_V_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_2_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_2380, icmp_ln1057_2_reg_2384, cmp_i_i127_i_read_reg_2334, cmp_i_i127_i, ap_block_pp0_stage0_11001, trunc_ln_read_reg_2338)
    begin
        if ((((trunc_ln_read_reg_2338 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)) or ((trunc_ln_read_reg_2338 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i127_i = ap_const_lv1_1) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)))) then 
            buf_V_2_we1 <= ap_const_logic_1;
        else 
            buf_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_3_address0 <= zext_ln1795_fu_1001_p1(10 - 1 downto 0);

    buf_V_3_address1_assign_proc : process(cmp_i_i127_i_read_reg_2334, cmp_i_i127_i, zext_ln573_1_fu_981_p1, zext_ln573_fu_991_p1, ap_condition_2257)
    begin
        if ((ap_const_boolean_1 = ap_condition_2257)) then
            if ((cmp_i_i127_i = ap_const_lv1_1)) then 
                buf_V_3_address1 <= zext_ln573_fu_991_p1(10 - 1 downto 0);
            elsif ((cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0)) then 
                buf_V_3_address1 <= zext_ln573_1_fu_981_p1(10 - 1 downto 0);
            else 
                buf_V_3_address1 <= "XXXXXXXXXX";
            end if;
        else 
            buf_V_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_V_3_ce0 <= ap_const_logic_1;
        else 
            buf_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_2380, icmp_ln1057_2_reg_2384, cmp_i_i127_i_read_reg_2334, cmp_i_i127_i, ap_block_pp0_stage0_11001, trunc_ln_read_reg_2338)
    begin
        if ((((trunc_ln_read_reg_2338 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)) or ((trunc_ln_read_reg_2338 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i127_i = ap_const_lv1_1) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)))) then 
            buf_V_3_ce1 <= ap_const_logic_1;
        else 
            buf_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_3_d1_assign_proc : process(mat_dil_a_4236_dout, cmp_i_i127_i_read_reg_2334, cmp_i_i127_i, ap_condition_2257)
    begin
        if ((ap_const_boolean_1 = ap_condition_2257)) then
            if ((cmp_i_i127_i = ap_const_lv1_1)) then 
                buf_V_3_d1 <= mat_dil_a_4236_dout;
            elsif ((cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0)) then 
                buf_V_3_d1 <= ap_const_lv8_FF;
            else 
                buf_V_3_d1 <= "XXXXXXXX";
            end if;
        else 
            buf_V_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_2380, icmp_ln1057_2_reg_2384, cmp_i_i127_i_read_reg_2334, cmp_i_i127_i, ap_block_pp0_stage0_11001, trunc_ln_read_reg_2338)
    begin
        if ((((trunc_ln_read_reg_2338 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)) or ((trunc_ln_read_reg_2338 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i127_i = ap_const_lv1_1) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)))) then 
            buf_V_3_we1 <= ap_const_logic_1;
        else 
            buf_V_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_4_address0 <= zext_ln1795_fu_1001_p1(10 - 1 downto 0);

    buf_V_4_address1_assign_proc : process(cmp_i_i127_i_read_reg_2334, cmp_i_i127_i, zext_ln573_1_fu_981_p1, zext_ln573_fu_991_p1, ap_condition_2260)
    begin
        if ((ap_const_boolean_1 = ap_condition_2260)) then
            if ((cmp_i_i127_i = ap_const_lv1_1)) then 
                buf_V_4_address1 <= zext_ln573_fu_991_p1(10 - 1 downto 0);
            elsif ((cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0)) then 
                buf_V_4_address1 <= zext_ln573_1_fu_981_p1(10 - 1 downto 0);
            else 
                buf_V_4_address1 <= "XXXXXXXXXX";
            end if;
        else 
            buf_V_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_V_4_ce0 <= ap_const_logic_1;
        else 
            buf_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_2380, icmp_ln1057_2_reg_2384, cmp_i_i127_i_read_reg_2334, cmp_i_i127_i, ap_block_pp0_stage0_11001, trunc_ln_read_reg_2338)
    begin
        if ((((trunc_ln_read_reg_2338 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)) or ((trunc_ln_read_reg_2338 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i127_i = ap_const_lv1_1) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)))) then 
            buf_V_4_ce1 <= ap_const_logic_1;
        else 
            buf_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_4_d1_assign_proc : process(mat_dil_a_4236_dout, cmp_i_i127_i_read_reg_2334, cmp_i_i127_i, ap_condition_2260)
    begin
        if ((ap_const_boolean_1 = ap_condition_2260)) then
            if ((cmp_i_i127_i = ap_const_lv1_1)) then 
                buf_V_4_d1 <= mat_dil_a_4236_dout;
            elsif ((cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0)) then 
                buf_V_4_d1 <= ap_const_lv8_FF;
            else 
                buf_V_4_d1 <= "XXXXXXXX";
            end if;
        else 
            buf_V_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_2380, icmp_ln1057_2_reg_2384, cmp_i_i127_i_read_reg_2334, cmp_i_i127_i, ap_block_pp0_stage0_11001, trunc_ln_read_reg_2338)
    begin
        if ((((trunc_ln_read_reg_2338 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)) or ((trunc_ln_read_reg_2338 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i127_i = ap_const_lv1_1) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)))) then 
            buf_V_4_we1 <= ap_const_logic_1;
        else 
            buf_V_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_5_address0 <= zext_ln1795_fu_1001_p1(10 - 1 downto 0);

    buf_V_5_address1_assign_proc : process(cmp_i_i127_i_read_reg_2334, cmp_i_i127_i, zext_ln573_1_fu_981_p1, zext_ln573_fu_991_p1, ap_condition_2263)
    begin
        if ((ap_const_boolean_1 = ap_condition_2263)) then
            if ((cmp_i_i127_i = ap_const_lv1_1)) then 
                buf_V_5_address1 <= zext_ln573_fu_991_p1(10 - 1 downto 0);
            elsif ((cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0)) then 
                buf_V_5_address1 <= zext_ln573_1_fu_981_p1(10 - 1 downto 0);
            else 
                buf_V_5_address1 <= "XXXXXXXXXX";
            end if;
        else 
            buf_V_5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_V_5_ce0 <= ap_const_logic_1;
        else 
            buf_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_2380, icmp_ln1057_2_reg_2384, cmp_i_i127_i_read_reg_2334, cmp_i_i127_i, ap_block_pp0_stage0_11001, trunc_ln_read_reg_2338)
    begin
        if ((((trunc_ln_read_reg_2338 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)) or ((trunc_ln_read_reg_2338 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i127_i = ap_const_lv1_1) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)))) then 
            buf_V_5_ce1 <= ap_const_logic_1;
        else 
            buf_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_5_d1_assign_proc : process(mat_dil_a_4236_dout, cmp_i_i127_i_read_reg_2334, cmp_i_i127_i, ap_condition_2263)
    begin
        if ((ap_const_boolean_1 = ap_condition_2263)) then
            if ((cmp_i_i127_i = ap_const_lv1_1)) then 
                buf_V_5_d1 <= mat_dil_a_4236_dout;
            elsif ((cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0)) then 
                buf_V_5_d1 <= ap_const_lv8_FF;
            else 
                buf_V_5_d1 <= "XXXXXXXX";
            end if;
        else 
            buf_V_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_2380, icmp_ln1057_2_reg_2384, cmp_i_i127_i_read_reg_2334, cmp_i_i127_i, ap_block_pp0_stage0_11001, trunc_ln_read_reg_2338)
    begin
        if ((((trunc_ln_read_reg_2338 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)) or ((trunc_ln_read_reg_2338 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i127_i = ap_const_lv1_1) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)))) then 
            buf_V_5_we1 <= ap_const_logic_1;
        else 
            buf_V_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_6_address0 <= zext_ln1795_fu_1001_p1(10 - 1 downto 0);

    buf_V_6_address1_assign_proc : process(zext_ln573_1_fu_981_p1, zext_ln573_fu_991_p1, ap_condition_1591, ap_condition_1596, ap_condition_252)
    begin
        if ((ap_const_boolean_1 = ap_condition_252)) then
            if ((ap_const_boolean_1 = ap_condition_1596)) then 
                buf_V_6_address1 <= zext_ln573_fu_991_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1591)) then 
                buf_V_6_address1 <= zext_ln573_1_fu_981_p1(10 - 1 downto 0);
            else 
                buf_V_6_address1 <= "XXXXXXXXXX";
            end if;
        else 
            buf_V_6_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_V_6_ce0 <= ap_const_logic_1;
        else 
            buf_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_6_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_2380, icmp_ln1057_2_reg_2384, cmp_i_i127_i_read_reg_2334, cmp_i_i127_i, ap_block_pp0_stage0_11001, trunc_ln_read_reg_2338)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((trunc_ln_read_reg_2338 = ap_const_lv3_6) and (cmp_i_i127_i = ap_const_lv1_1) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)) or ((trunc_ln_read_reg_2338 = ap_const_lv3_7) and (cmp_i_i127_i = ap_const_lv1_1) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((trunc_ln_read_reg_2338 = ap_const_lv3_6) and (cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)) or ((trunc_ln_read_reg_2338 = ap_const_lv3_7) and (cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)))))) then 
            buf_V_6_ce1 <= ap_const_logic_1;
        else 
            buf_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_6_d1_assign_proc : process(mat_dil_a_4236_dout, ap_condition_1591, ap_condition_1596, ap_condition_252)
    begin
        if ((ap_const_boolean_1 = ap_condition_252)) then
            if ((ap_const_boolean_1 = ap_condition_1596)) then 
                buf_V_6_d1 <= mat_dil_a_4236_dout;
            elsif ((ap_const_boolean_1 = ap_condition_1591)) then 
                buf_V_6_d1 <= ap_const_lv8_FF;
            else 
                buf_V_6_d1 <= "XXXXXXXX";
            end if;
        else 
            buf_V_6_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_6_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_2380, icmp_ln1057_2_reg_2384, cmp_i_i127_i_read_reg_2334, cmp_i_i127_i, ap_block_pp0_stage0_11001, trunc_ln_read_reg_2338)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((trunc_ln_read_reg_2338 = ap_const_lv3_6) and (cmp_i_i127_i = ap_const_lv1_1) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)) or ((trunc_ln_read_reg_2338 = ap_const_lv3_7) and (cmp_i_i127_i = ap_const_lv1_1) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((trunc_ln_read_reg_2338 = ap_const_lv3_6) and (cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)) or ((trunc_ln_read_reg_2338 = ap_const_lv3_7) and (cmp_i_i127_i_read_reg_2334 = ap_const_lv1_0) and (icmp_ln1057_2_reg_2384 = ap_const_lv1_1) and (icmp_ln1057_reg_2380 = ap_const_lv1_1)))))) then 
            buf_V_6_we1 <= ap_const_logic_1;
        else 
            buf_V_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i127_i_read_read_fu_282_p2 <= cmp_i_i127_i;
    cmp_i_i127_i_read_reg_2334 <= cmp_i_i127_i;
    col_V_2_fu_964_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_col_V_1) + unsigned(ap_const_lv13_1));
    icmp_ln1057_10_fu_1283_p2 <= "1" when (unsigned(ret_3_fu_166) < unsigned(max_V_78_fu_1275_p3)) else "0";
    icmp_ln1057_11_fu_1324_p2 <= "1" when (unsigned(src_buf_V_1_1_reg_2513) < unsigned(max_V_79_fu_1319_p3)) else "0";
    icmp_ln1057_12_fu_1336_p2 <= "1" when (unsigned(src_buf_V_1_2_reg_2519) < unsigned(max_V_81_fu_1329_p3)) else "0";
    icmp_ln1057_13_fu_1348_p2 <= "1" when (unsigned(src_buf_V_1_3_reg_2525_pp0_iter7_reg) < unsigned(max_V_82_reg_2553)) else "0";
    icmp_ln1057_14_fu_1358_p2 <= "1" when (unsigned(src_buf_V_1_4_reg_2531_pp0_iter7_reg) < unsigned(max_V_84_fu_1352_p3)) else "0";
    icmp_ln1057_15_fu_1370_p2 <= "1" when (unsigned(src_buf_V_1_5_reg_2537_pp0_iter7_reg) < unsigned(max_V_85_fu_1363_p3)) else "0";
    icmp_ln1057_16_fu_1398_p2 <= "1" when (unsigned(max_V_2_fu_126) < unsigned(max_V_87_fu_1393_p3)) else "0";
    icmp_ln1057_17_fu_1412_p2 <= "1" when (unsigned(ret_6_fu_186) < unsigned(max_V_88_fu_1404_p3)) else "0";
    icmp_ln1057_18_fu_1456_p2 <= "1" when (unsigned(src_buf_V_2_1_reg_2569) < unsigned(max_V_89_reg_2599)) else "0";
    icmp_ln1057_19_fu_1466_p2 <= "1" when (unsigned(src_buf_V_2_2_reg_2575) < unsigned(max_V_91_fu_1460_p3)) else "0";
    icmp_ln1057_20_fu_1478_p2 <= "1" when (unsigned(src_buf_V_2_3_reg_2581) < unsigned(max_V_92_fu_1471_p3)) else "0";
    icmp_ln1057_21_fu_1488_p2 <= "1" when (unsigned(src_buf_V_2_4_reg_2587_pp0_iter10_reg) < unsigned(max_V_94_fu_1483_p3)) else "0";
    icmp_ln1057_22_fu_1500_p2 <= "1" when (unsigned(src_buf_V_2_5_reg_2593_pp0_iter10_reg) < unsigned(max_V_95_fu_1493_p3)) else "0";
    icmp_ln1057_23_fu_1530_p2 <= "1" when (unsigned(max_V_5_fu_130) < unsigned(max_V_97_reg_2615)) else "0";
    icmp_ln1057_24_fu_1542_p2 <= "1" when (unsigned(ret_9_fu_206) < unsigned(max_V_98_fu_1535_p3)) else "0";
    icmp_ln1057_25_fu_1556_p2 <= "1" when (unsigned(max_V_36_fu_210) < unsigned(max_V_99_fu_1548_p3)) else "0";
    icmp_ln1057_26_fu_1597_p2 <= "1" when (unsigned(src_buf_V_3_2_reg_2626) < unsigned(max_V_101_fu_1592_p3)) else "0";
    icmp_ln1057_27_fu_1609_p2 <= "1" when (unsigned(src_buf_V_3_3_reg_2632) < unsigned(max_V_102_fu_1602_p3)) else "0";
    icmp_ln1057_28_fu_1621_p2 <= "1" when (unsigned(src_buf_V_3_4_reg_2638_pp0_iter13_reg) < unsigned(max_V_104_reg_2660)) else "0";
    icmp_ln1057_29_fu_1631_p2 <= "1" when (unsigned(src_buf_V_3_5_reg_2644_pp0_iter13_reg) < unsigned(max_V_105_fu_1625_p3)) else "0";
    icmp_ln1057_2_fu_970_p2 <= "1" when (unsigned(zext_ln1057_fu_950_p1) < unsigned(img_width)) else "0";
    icmp_ln1057_30_fu_1661_p2 <= "1" when (unsigned(max_V_8_fu_134) < unsigned(max_V_107_reg_2666)) else "0";
    icmp_ln1057_31_fu_1673_p2 <= "1" when (unsigned(ret_12_fu_226) < unsigned(max_V_108_fu_1666_p3)) else "0";
    icmp_ln1057_32_fu_1687_p2 <= "1" when (unsigned(max_V_42_fu_230) < unsigned(max_V_109_fu_1679_p3)) else "0";
    icmp_ln1057_33_fu_1728_p2 <= "1" when (unsigned(src_buf_V_4_2_reg_2677) < unsigned(max_V_111_fu_1723_p3)) else "0";
    icmp_ln1057_34_fu_1740_p2 <= "1" when (unsigned(src_buf_V_4_3_reg_2683) < unsigned(max_V_112_fu_1733_p3)) else "0";
    icmp_ln1057_35_fu_1770_p2 <= "1" when (unsigned(src_buf_V_4_4_reg_2689_pp0_iter16_reg) < unsigned(max_V_114_reg_2711)) else "0";
    icmp_ln1057_36_fu_1780_p2 <= "1" when (unsigned(src_buf_V_4_5_reg_2695_pp0_iter16_reg) < unsigned(max_V_115_fu_1774_p3)) else "0";
    icmp_ln1057_37_fu_1792_p2 <= "1" when (unsigned(max_V_11_fu_138) < unsigned(max_V_117_fu_1785_p3)) else "0";
    icmp_ln1057_38_fu_1833_p2 <= "1" when (unsigned(src_buf_V_5_0_reg_2717) < unsigned(max_V_118_fu_1828_p3)) else "0";
    icmp_ln1057_39_fu_1845_p2 <= "1" when (unsigned(src_buf_V_5_1_reg_2723) < unsigned(max_V_119_fu_1838_p3)) else "0";
    icmp_ln1057_3_fu_1148_p2 <= "1" when (unsigned(max_V_17_fu_146) < unsigned(max_V_fu_118)) else "0";
    icmp_ln1057_40_fu_1857_p2 <= "1" when (unsigned(src_buf_V_5_2_reg_2729_pp0_iter18_reg) < unsigned(max_V_121_reg_2768)) else "0";
    icmp_ln1057_41_fu_1867_p2 <= "1" when (unsigned(src_buf_V_5_3_reg_2735_pp0_iter18_reg) < unsigned(max_V_122_fu_1861_p3)) else "0";
    icmp_ln1057_42_fu_1879_p2 <= "1" when (unsigned(src_buf_V_5_4_reg_2741_pp0_iter18_reg) < unsigned(max_V_124_fu_1872_p3)) else "0";
    icmp_ln1057_43_fu_1907_p2 <= "1" when (unsigned(src_buf_V_5_5_reg_2752_pp0_iter19_reg) < unsigned(max_V_125_fu_1902_p3)) else "0";
    icmp_ln1057_44_fu_1919_p2 <= "1" when (unsigned(max_V_14_fu_142) < unsigned(max_V_127_fu_1912_p3)) else "0";
    icmp_ln1057_45_fu_1965_p2 <= "1" when (unsigned(src_buf_V_6_0_reg_2784) < unsigned(max_V_128_reg_2814)) else "0";
    icmp_ln1057_46_fu_1975_p2 <= "1" when (unsigned(src_buf_V_6_1_reg_2790) < unsigned(max_V_129_fu_1969_p3)) else "0";
    icmp_ln1057_47_fu_1987_p2 <= "1" when (unsigned(src_buf_V_6_2_reg_2796) < unsigned(max_V_131_fu_1980_p3)) else "0";
    icmp_ln1057_48_fu_1997_p2 <= "1" when (unsigned(src_buf_V_6_3_reg_2802_pp0_iter21_reg) < unsigned(max_V_132_fu_1992_p3)) else "0";
    icmp_ln1057_49_fu_2009_p2 <= "1" when (unsigned(ret_load_reg_2808_pp0_iter21_reg) < unsigned(max_V_134_fu_2002_p3)) else "0";
    icmp_ln1057_4_fu_1162_p2 <= "1" when (unsigned(ret_1_fu_150) < unsigned(max_V_61_fu_1154_p3)) else "0";
    icmp_ln1057_50_fu_2021_p2 <= "1" when (unsigned(src_buf_V_6_5_reg_2485_pp0_iter22_reg) < unsigned(max_V_135_reg_2830)) else "0";
    icmp_ln1057_5_fu_1176_p2 <= "1" when (unsigned(max_V_20_fu_154) < unsigned(max_V_64_fu_1168_p3)) else "0";
    icmp_ln1057_6_fu_1217_p2 <= "1" when (unsigned(src_buf_V_0_3_reg_2467) < unsigned(max_V_69_fu_1212_p3)) else "0";
    icmp_ln1057_7_fu_1229_p2 <= "1" when (unsigned(src_buf_V_0_4_reg_2473) < unsigned(max_V_72_fu_1222_p3)) else "0";
    icmp_ln1057_8_fu_1259_p2 <= "1" when (unsigned(src_buf_V_0_5_reg_2479_pp0_iter5_reg) < unsigned(max_V_76_reg_2502)) else "0";
    icmp_ln1057_9_fu_1269_p2 <= "1" when (unsigned(max_V_1_fu_122) < unsigned(max_V_77_fu_1263_p3)) else "0";
    icmp_ln1057_fu_958_p2 <= "1" when (unsigned(zext_ln1057_1_fu_954_p1) < unsigned(op2_assign_1)) else "0";
    icmp_ln1061_fu_1011_p2 <= "1" when (unsigned(col_V_1_reg_2372_pp0_iter1_reg) > unsigned(ap_const_lv13_2)) else "0";

    mat_dil_a_4236_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, mat_dil_a_4236_empty_n, ap_predicate_op170_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op170_read_state2 = ap_const_boolean_1))) then 
            mat_dil_a_4236_blk_n <= mat_dil_a_4236_empty_n;
        else 
            mat_dil_a_4236_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mat_dil_a_4236_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op170_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op170_read_state2 = ap_const_boolean_1))) then 
            mat_dil_a_4236_read <= ap_const_logic_1;
        else 
            mat_dil_a_4236_read <= ap_const_logic_0;
        end if; 
    end process;


    mat_ero_4237_blk_n_assign_proc : process(ap_enable_reg_pp0_iter23, mat_ero_4237_full_n, icmp_ln1061_reg_2428_pp0_iter22_reg, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1061_reg_2428_pp0_iter22_reg = ap_const_lv1_1))) then 
            mat_ero_4237_blk_n <= mat_ero_4237_full_n;
        else 
            mat_ero_4237_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    mat_ero_4237_din <= 
        src_buf_V_6_5_reg_2485_pp0_iter22_reg when (icmp_ln1057_50_fu_2021_p2(0) = '1') else 
        max_V_135_reg_2830;

    mat_ero_4237_write_assign_proc : process(ap_enable_reg_pp0_iter23, icmp_ln1061_reg_2428_pp0_iter22_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1061_reg_2428_pp0_iter22_reg = ap_const_lv1_1))) then 
            mat_ero_4237_write <= ap_const_logic_1;
        else 
            mat_ero_4237_write <= ap_const_logic_0;
        end if; 
    end process;

    max_V_101_fu_1592_p3 <= 
        src_buf_V_3_1_reg_2621 when (icmp_ln1057_25_reg_2655(0) = '1') else 
        max_V_99_reg_2650;
    max_V_102_fu_1602_p3 <= 
        src_buf_V_3_2_reg_2626 when (icmp_ln1057_26_fu_1597_p2(0) = '1') else 
        max_V_101_fu_1592_p3;
    max_V_104_fu_1614_p3 <= 
        src_buf_V_3_3_reg_2632 when (icmp_ln1057_27_fu_1609_p2(0) = '1') else 
        max_V_102_fu_1602_p3;
    max_V_105_fu_1625_p3 <= 
        src_buf_V_3_4_reg_2638_pp0_iter13_reg when (icmp_ln1057_28_fu_1621_p2(0) = '1') else 
        max_V_104_reg_2660;
    max_V_107_fu_1636_p3 <= 
        src_buf_V_3_5_reg_2644_pp0_iter13_reg when (icmp_ln1057_29_fu_1631_p2(0) = '1') else 
        max_V_105_fu_1625_p3;
    max_V_108_fu_1666_p3 <= 
        max_V_8_fu_134 when (icmp_ln1057_30_fu_1661_p2(0) = '1') else 
        max_V_107_reg_2666;
    max_V_109_fu_1679_p3 <= 
        ret_12_fu_226 when (icmp_ln1057_31_fu_1673_p2(0) = '1') else 
        max_V_108_fu_1666_p3;
    max_V_111_fu_1723_p3 <= 
        src_buf_V_4_1_reg_2672 when (icmp_ln1057_32_reg_2706(0) = '1') else 
        max_V_109_reg_2701;
    max_V_112_fu_1733_p3 <= 
        src_buf_V_4_2_reg_2677 when (icmp_ln1057_33_fu_1728_p2(0) = '1') else 
        max_V_111_fu_1723_p3;
    max_V_114_fu_1745_p3 <= 
        src_buf_V_4_3_reg_2683 when (icmp_ln1057_34_fu_1740_p2(0) = '1') else 
        max_V_112_fu_1733_p3;
    max_V_115_fu_1774_p3 <= 
        src_buf_V_4_4_reg_2689_pp0_iter16_reg when (icmp_ln1057_35_fu_1770_p2(0) = '1') else 
        max_V_114_reg_2711;
    max_V_117_fu_1785_p3 <= 
        src_buf_V_4_5_reg_2695_pp0_iter16_reg when (icmp_ln1057_36_fu_1780_p2(0) = '1') else 
        max_V_115_fu_1774_p3;
    max_V_118_fu_1828_p3 <= 
        max_V_11_load_reg_2747 when (icmp_ln1057_37_reg_2763(0) = '1') else 
        max_V_117_reg_2758;
    max_V_119_fu_1838_p3 <= 
        src_buf_V_5_0_reg_2717 when (icmp_ln1057_38_fu_1833_p2(0) = '1') else 
        max_V_118_fu_1828_p3;
    max_V_121_fu_1850_p3 <= 
        src_buf_V_5_1_reg_2723 when (icmp_ln1057_39_fu_1845_p2(0) = '1') else 
        max_V_119_fu_1838_p3;
    max_V_122_fu_1861_p3 <= 
        src_buf_V_5_2_reg_2729_pp0_iter18_reg when (icmp_ln1057_40_fu_1857_p2(0) = '1') else 
        max_V_121_reg_2768;
    max_V_124_fu_1872_p3 <= 
        src_buf_V_5_3_reg_2735_pp0_iter18_reg when (icmp_ln1057_41_fu_1867_p2(0) = '1') else 
        max_V_122_fu_1861_p3;
    max_V_125_fu_1902_p3 <= 
        src_buf_V_5_4_reg_2741_pp0_iter19_reg when (icmp_ln1057_42_reg_2779(0) = '1') else 
        max_V_124_reg_2774;
    max_V_127_fu_1912_p3 <= 
        src_buf_V_5_5_reg_2752_pp0_iter19_reg when (icmp_ln1057_43_fu_1907_p2(0) = '1') else 
        max_V_125_fu_1902_p3;
    max_V_128_fu_1925_p3 <= 
        max_V_14_fu_142 when (icmp_ln1057_44_fu_1919_p2(0) = '1') else 
        max_V_127_fu_1912_p3;
    max_V_129_fu_1969_p3 <= 
        src_buf_V_6_0_reg_2784 when (icmp_ln1057_45_fu_1965_p2(0) = '1') else 
        max_V_128_reg_2814;
    max_V_131_fu_1980_p3 <= 
        src_buf_V_6_1_reg_2790 when (icmp_ln1057_46_fu_1975_p2(0) = '1') else 
        max_V_129_fu_1969_p3;
    max_V_132_fu_1992_p3 <= 
        src_buf_V_6_2_reg_2796_pp0_iter21_reg when (icmp_ln1057_47_reg_2825(0) = '1') else 
        max_V_131_reg_2820;
    max_V_134_fu_2002_p3 <= 
        src_buf_V_6_3_reg_2802_pp0_iter21_reg when (icmp_ln1057_48_fu_1997_p2(0) = '1') else 
        max_V_132_fu_1992_p3;
    max_V_135_fu_2014_p3 <= 
        ret_load_reg_2808_pp0_iter21_reg when (icmp_ln1057_49_fu_2009_p2(0) = '1') else 
        max_V_134_fu_2002_p3;
    max_V_61_fu_1154_p3 <= 
        max_V_17_fu_146 when (icmp_ln1057_3_fu_1148_p2(0) = '1') else 
        max_V_fu_118;
    max_V_64_fu_1168_p3 <= 
        ret_1_fu_150 when (icmp_ln1057_4_fu_1162_p2(0) = '1') else 
        max_V_61_fu_1154_p3;
    max_V_69_fu_1212_p3 <= 
        src_buf_V_0_2_reg_2462 when (icmp_ln1057_5_reg_2497(0) = '1') else 
        max_V_64_reg_2492;
    max_V_72_fu_1222_p3 <= 
        src_buf_V_0_3_reg_2467 when (icmp_ln1057_6_fu_1217_p2(0) = '1') else 
        max_V_69_fu_1212_p3;
    max_V_76_fu_1234_p3 <= 
        src_buf_V_0_4_reg_2473 when (icmp_ln1057_7_fu_1229_p2(0) = '1') else 
        max_V_72_fu_1222_p3;
    max_V_77_fu_1263_p3 <= 
        src_buf_V_0_5_reg_2479_pp0_iter5_reg when (icmp_ln1057_8_fu_1259_p2(0) = '1') else 
        max_V_76_reg_2502;
    max_V_78_fu_1275_p3 <= 
        max_V_1_fu_122 when (icmp_ln1057_9_fu_1269_p2(0) = '1') else 
        max_V_77_fu_1263_p3;
    max_V_79_fu_1319_p3 <= 
        src_buf_V_1_0_reg_2508 when (icmp_ln1057_10_reg_2548(0) = '1') else 
        max_V_78_reg_2543;
    max_V_81_fu_1329_p3 <= 
        src_buf_V_1_1_reg_2513 when (icmp_ln1057_11_fu_1324_p2(0) = '1') else 
        max_V_79_fu_1319_p3;
    max_V_82_fu_1341_p3 <= 
        src_buf_V_1_2_reg_2519 when (icmp_ln1057_12_fu_1336_p2(0) = '1') else 
        max_V_81_fu_1329_p3;
    max_V_84_fu_1352_p3 <= 
        src_buf_V_1_3_reg_2525_pp0_iter7_reg when (icmp_ln1057_13_fu_1348_p2(0) = '1') else 
        max_V_82_reg_2553;
    max_V_85_fu_1363_p3 <= 
        src_buf_V_1_4_reg_2531_pp0_iter7_reg when (icmp_ln1057_14_fu_1358_p2(0) = '1') else 
        max_V_84_fu_1352_p3;
    max_V_87_fu_1393_p3 <= 
        src_buf_V_1_5_reg_2537_pp0_iter8_reg when (icmp_ln1057_15_reg_2564(0) = '1') else 
        max_V_85_reg_2559;
    max_V_88_fu_1404_p3 <= 
        max_V_2_fu_126 when (icmp_ln1057_16_fu_1398_p2(0) = '1') else 
        max_V_87_fu_1393_p3;
    max_V_89_fu_1418_p3 <= 
        ret_6_fu_186 when (icmp_ln1057_17_fu_1412_p2(0) = '1') else 
        max_V_88_fu_1404_p3;
    max_V_91_fu_1460_p3 <= 
        src_buf_V_2_1_reg_2569 when (icmp_ln1057_18_fu_1456_p2(0) = '1') else 
        max_V_89_reg_2599;
    max_V_92_fu_1471_p3 <= 
        src_buf_V_2_2_reg_2575 when (icmp_ln1057_19_fu_1466_p2(0) = '1') else 
        max_V_91_fu_1460_p3;
    max_V_94_fu_1483_p3 <= 
        src_buf_V_2_3_reg_2581_pp0_iter10_reg when (icmp_ln1057_20_reg_2610(0) = '1') else 
        max_V_92_reg_2605;
    max_V_95_fu_1493_p3 <= 
        src_buf_V_2_4_reg_2587_pp0_iter10_reg when (icmp_ln1057_21_fu_1488_p2(0) = '1') else 
        max_V_94_fu_1483_p3;
    max_V_97_fu_1505_p3 <= 
        src_buf_V_2_5_reg_2593_pp0_iter10_reg when (icmp_ln1057_22_fu_1500_p2(0) = '1') else 
        max_V_95_fu_1493_p3;
    max_V_98_fu_1535_p3 <= 
        max_V_5_fu_130 when (icmp_ln1057_23_fu_1530_p2(0) = '1') else 
        max_V_97_reg_2615;
    max_V_99_fu_1548_p3 <= 
        ret_9_fu_206 when (icmp_ln1057_24_fu_1542_p2(0) = '1') else 
        max_V_98_fu_1535_p3;
    trunc_ln_read_reg_2338 <= trunc_ln;
    zext_ln1057_1_fu_954_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_col_V_1),17));
    zext_ln1057_fu_950_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_col_V_1),16));
    zext_ln1795_fu_1001_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_V_1_reg_2372_pp0_iter1_reg),64));
    zext_ln573_1_fu_981_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_V_1_reg_2372),64));
    zext_ln573_fu_991_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_V_1_reg_2372),64));
end behav;
