{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1.13 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1.13 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 05 17:12:09 2007 " "Info: Processing started: Mon Nov 05 17:12:09 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off animation -c animation " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off animation -c animation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "W:/part3/animation.v " "Warning: Can't analyze file -- file W:/part3/animation.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Info: Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/part3/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Info: Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/part3/vga_adapter/vga_adapter.v" 72 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Info: Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/part3/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info: Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/part3/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "W:/part3/LMP_RAM_DQ.bdf " "Warning: Can't analyze file -- file W:/part3/LMP_RAM_DQ.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.v" "" { Text "W:/part3/counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Info: Found entity 1: comparator" {  } { { "comparator.v" "" { Text "W:/part3/comparator.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "offset.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file offset.v" { { "Info" "ISGN_ENTITY_NAME" "1 offset " "Info: Found entity 1: offset" {  } { { "offset.v" "" { Text "W:/part3/offset.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "offsetadder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file offsetadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 offsetadder " "Info: Found entity 1: offsetadder" {  } { { "offsetadder.v" "" { Text "W:/part3/offsetadder.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "directionff.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file directionff.v" { { "Info" "ISGN_ENTITY_NAME" "1 directionff " "Info: Found entity 1: directionff" {  } { { "directionff.v" "" { Text "W:/part3/directionff.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delayer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file delayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 delayer " "Info: Found entity 1: delayer" {  } { { "delayer.v" "" { Text "W:/part3/delayer.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm.v(27) " "Warning (10273): Verilog HDL warning at fsm.v(27): extended using \"x\" or \"z\"" {  } { { "fsm.v" "" { Text "W:/part3/fsm.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Info: Found entity 1: fsm" {  } { { "fsm.v" "" { Text "W:/part3/fsm.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "animation.bdf 1 1 " "Warning: Using design file animation.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 animation " "Info: Found entity 1: animation" {  } { { "animation.bdf" "" { Schematic "W:/part3/animation.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "animation " "Info: Elaborating entity \"animation\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:inst14 " "Info: Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:inst14\"" {  } { { "animation.bdf" "inst14" { Schematic "W:/part3/animation.bdf" { { 144 840 1328 336 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:inst14\|vga_address_translator:user_input_translator " "Info: Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:inst14\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "W:/part3/vga_adapter/vga_adapter.v" 186 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:inst14\|altsyncram:VideoMemory " "Info: Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:inst14\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "W:/part3/vga_adapter/vga_adapter.v" 207 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:inst14\|altsyncram:VideoMemory " "Info: Elaborated megafunction instantiation \"vga_adapter:inst14\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/part3/vga_adapter/vga_adapter.v" 207 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ncg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ncg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ncg1 " "Info: Found entity 1: altsyncram_ncg1" {  } { { "db/altsyncram_ncg1.tdf" "" { Text "W:/part3/db/altsyncram_ncg1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ncg1 vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated " "Info: Elaborating entity \"altsyncram_ncg1\" for hierarchy \"vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n6r1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n6r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n6r1 " "Info: Found entity 1: altsyncram_n6r1" {  } { { "db/altsyncram_n6r1.tdf" "" { Text "W:/part3/db/altsyncram_n6r1.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n6r1 vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1 " "Info: Elaborating entity \"altsyncram_n6r1\" for hierarchy \"vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\"" {  } { { "db/altsyncram_ncg1.tdf" "altsyncram1" { Text "W:/part3/db/altsyncram_ncg1.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Warning: Variable or input pin \"clocken1\" is defined but never used" {  } { { "db/altsyncram_n6r1.tdf" "" { Text "W:/part3/db/altsyncram_n6r1.tdf" 46 2 0 } } { "db/altsyncram_ncg1.tdf" "" { Text "W:/part3/db/altsyncram_ncg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "vga_adapter/vga_adapter.v" "" { Text "W:/part3/vga_adapter/vga_adapter.v" 207 0 0 } } { "animation.bdf" "" { Schematic "W:/part3/animation.bdf" { { 144 840 1328 336 "inst14" "" } } } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "W:/part3/background.mif " "Critical Warning: Can't find Memory Initialization File or Hexadecimal (Intel-Format) File W:/part3/background.mif -- setting all initial values to 0" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/part3/vga_adapter/vga_adapter.v" 207 0 0 } }  } 1 0 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6oa " "Info: Found entity 1: decode_6oa" {  } { { "db/decode_6oa.tdf" "" { Text "W:/part3/db/decode_6oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|decode_6oa:decode3 " "Info: Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|decode_6oa:decode3\"" {  } { { "db/altsyncram_n6r1.tdf" "decode3" { Text "W:/part3/db/altsyncram_n6r1.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|decode_6oa:decode_a " "Info: Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|decode_6oa:decode_a\"" {  } { { "db/altsyncram_n6r1.tdf" "decode_a" { Text "W:/part3/db/altsyncram_n6r1.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Info: Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "W:/part3/db/mux_hib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|mux_hib:mux5 " "Info: Elaborating entity \"mux_hib\" for hierarchy \"vga_adapter:inst14\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|mux_hib:mux5\"" {  } { { "db/altsyncram_n6r1.tdf" "mux5" { Text "W:/part3/db/altsyncram_n6r1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:inst14\|vga_pll:mypll " "Info: Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:inst14\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "W:/part3/vga_adapter/vga_adapter.v" 225 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Info: Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 462 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "W:/part3/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"vga_adapter:inst14\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/part3/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:inst14\|vga_controller:controller " "Info: Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:inst14\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "W:/part3/vga_adapter/vga_adapter.v" 246 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst " "Info: Elaborating entity \"counter\" for hierarchy \"counter:inst\"" {  } { { "animation.bdf" "inst" { Schematic "W:/part3/animation.bdf" { { 56 -96 40 184 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(37) " "Warning (10230): Verilog HDL assignment warning at counter.v(37): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "W:/part3/counter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 counter.v(46) " "Warning (10230): Verilog HDL assignment warning at counter.v(46): truncated value with size 32 to match size of target (7)" {  } { { "counter.v" "" { Text "W:/part3/counter.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(67) " "Warning (10230): Verilog HDL assignment warning at counter.v(67): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "W:/part3/counter.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 counter.v(76) " "Warning (10230): Verilog HDL assignment warning at counter.v(76): truncated value with size 32 to match size of target (7)" {  } { { "counter.v" "" { Text "W:/part3/counter.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(93) " "Warning (10230): Verilog HDL assignment warning at counter.v(93): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "W:/part3/counter.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_ram_dq1.v 1 1 " "Warning: Using design file lpm_ram_dq1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq1 " "Info: Found entity 1: lpm_ram_dq1" {  } { { "lpm_ram_dq1.v" "" { Text "W:/part3/lpm_ram_dq1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq1 counter:inst\|lpm_ram_dq1:lpm_ram_dq1_inst " "Info: Elaborating entity \"lpm_ram_dq1\" for hierarchy \"counter:inst\|lpm_ram_dq1:lpm_ram_dq1_inst\"" {  } { { "counter.v" "lpm_ram_dq1_inst" { Text "W:/part3/counter.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram counter:inst\|lpm_ram_dq1:lpm_ram_dq1_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"counter:inst\|lpm_ram_dq1:lpm_ram_dq1_inst\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq1.v" "altsyncram_component" { Text "W:/part3/lpm_ram_dq1.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:inst\|lpm_ram_dq1:lpm_ram_dq1_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"counter:inst\|lpm_ram_dq1:lpm_ram_dq1_inst\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq1.v" "" { Text "W:/part3/lpm_ram_dq1.v" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_33e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_33e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_33e1 " "Info: Found entity 1: altsyncram_33e1" {  } { { "db/altsyncram_33e1.tdf" "" { Text "W:/part3/db/altsyncram_33e1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_33e1 counter:inst\|lpm_ram_dq1:lpm_ram_dq1_inst\|altsyncram:altsyncram_component\|altsyncram_33e1:auto_generated " "Info: Elaborating entity \"altsyncram_33e1\" for hierarchy \"counter:inst\|lpm_ram_dq1:lpm_ram_dq1_inst\|altsyncram:altsyncram_component\|altsyncram_33e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 100 " "Critical Warning: Memory depth value (256) in design file differs from memory depth value (100) in Memory Initialization File -- setting initial value for remaining addresses to 0" {  } { { "lpm_ram_dq1.v" "" { Text "W:/part3/lpm_ram_dq1.v" 78 0 0 } }  } 1 0 "Memory depth value (%1!d!) in design file differs from memory depth value (%2!d!) in Memory Initialization File -- setting initial value for remaining addresses to 0" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:inst2 " "Info: Elaborating entity \"fsm\" for hierarchy \"fsm:inst2\"" {  } { { "animation.bdf" "inst2" { Schematic "W:/part3/animation.bdf" { { 232 -376 -192 392 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delayer delayer:inst1 " "Info: Elaborating entity \"delayer\" for hierarchy \"delayer:inst1\"" {  } { { "animation.bdf" "inst1" { Schematic "W:/part3/animation.bdf" { { 488 -328 -232 584 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 delayer.v(23) " "Warning (10230): Verilog HDL assignment warning at delayer.v(23): truncated value with size 32 to match size of target (25)" {  } { { "delayer.v" "" { Text "W:/part3/delayer.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offsetadder offsetadder:inst10 " "Info: Elaborating entity \"offsetadder\" for hierarchy \"offsetadder:inst10\"" {  } { { "animation.bdf" "inst10" { Schematic "W:/part3/animation.bdf" { { 176 552 704 272 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offset offset:inst4 " "Info: Elaborating entity \"offset\" for hierarchy \"offset:inst4\"" {  } { { "animation.bdf" "inst4" { Schematic "W:/part3/animation.bdf" { { 240 16 152 368 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 offset.v(16) " "Warning (10230): Verilog HDL assignment warning at offset.v(16): truncated value with size 32 to match size of target (8)" {  } { { "offset.v" "" { Text "W:/part3/offset.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 offset.v(26) " "Warning (10230): Verilog HDL assignment warning at offset.v(26): truncated value with size 32 to match size of target (8)" {  } { { "offset.v" "" { Text "W:/part3/offset.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 offset.v(30) " "Warning (10230): Verilog HDL assignment warning at offset.v(30): truncated value with size 32 to match size of target (8)" {  } { { "offset.v" "" { Text "W:/part3/offset.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "directionff directionff:inst6 " "Info: Elaborating entity \"directionff\" for hierarchy \"directionff:inst6\"" {  } { { "animation.bdf" "inst6" { Schematic "W:/part3/animation.bdf" { { 384 -144 -16 512 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:inst8 " "Info: Elaborating entity \"comparator\" for hierarchy \"comparator:inst8\"" {  } { { "animation.bdf" "inst8" { Schematic "W:/part3/animation.bdf" { { 352 280 400 448 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offsetadder offsetadder:inst11 " "Info: Elaborating entity \"offsetadder\" for hierarchy \"offsetadder:inst11\"" {  } { { "animation.bdf" "inst11" { Schematic "W:/part3/animation.bdf" { { 560 552 704 656 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offset offset:inst5 " "Info: Elaborating entity \"offset\" for hierarchy \"offset:inst5\"" {  } { { "animation.bdf" "inst5" { Schematic "W:/part3/animation.bdf" { { 560 16 152 688 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 offset.v(16) " "Warning (10230): Verilog HDL assignment warning at offset.v(16): truncated value with size 32 to match size of target (7)" {  } { { "offset.v" "" { Text "W:/part3/offset.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 offset.v(26) " "Warning (10230): Verilog HDL assignment warning at offset.v(26): truncated value with size 32 to match size of target (7)" {  } { { "offset.v" "" { Text "W:/part3/offset.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 offset.v(30) " "Warning (10230): Verilog HDL assignment warning at offset.v(30): truncated value with size 32 to match size of target (7)" {  } { { "offset.v" "" { Text "W:/part3/offset.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:inst9 " "Info: Elaborating entity \"comparator\" for hierarchy \"comparator:inst9\"" {  } { { "animation.bdf" "inst9" { Schematic "W:/part3/animation.bdf" { { 616 280 400 712 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "wren lpm_ram_dq1_inst 32 1 " "Warning: Port \"wren\" on the entity instantiation of \"lpm_ram_dq1_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  Extra bits will be ignored." {  } { { "counter.v" "lpm_ram_dq1_inst" { Text "W:/part3/counter.v" 100 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|animation\|fsm:inst2\|y_Q 4 " "Info: State machine \"\|animation\|fsm:inst2\|y_Q\" contains 4 states" {  } { { "fsm.v" "" { Text "W:/part3/fsm.v" 14 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|animation\|fsm:inst2\|y_Q " "Info: Selected Auto state machine encoding method for state machine \"\|animation\|fsm:inst2\|y_Q\"" {  } { { "fsm.v" "" { Text "W:/part3/fsm.v" 14 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|animation\|fsm:inst2\|y_Q " "Info: Encoding result for state machine \"\|animation\|fsm:inst2\|y_Q\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "fsm:inst2\|y_Q.B " "Info: Encoded state bit \"fsm:inst2\|y_Q.B\"" {  } { { "fsm.v" "" { Text "W:/part3/fsm.v" 14 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "fsm:inst2\|y_Q.C " "Info: Encoded state bit \"fsm:inst2\|y_Q.C\"" {  } { { "fsm.v" "" { Text "W:/part3/fsm.v" 14 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "fsm:inst2\|y_Q.D " "Info: Encoded state bit \"fsm:inst2\|y_Q.D\"" {  } { { "fsm.v" "" { Text "W:/part3/fsm.v" 14 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "fsm:inst2\|y_Q.A " "Info: Encoded state bit \"fsm:inst2\|y_Q.A\"" {  } { { "fsm.v" "" { Text "W:/part3/fsm.v" 14 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|animation\|fsm:inst2\|y_Q.A 0000 " "Info: State \"\|animation\|fsm:inst2\|y_Q.A\" uses code string \"0000\"" {  } { { "fsm.v" "" { Text "W:/part3/fsm.v" 14 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|animation\|fsm:inst2\|y_Q.D 0011 " "Info: State \"\|animation\|fsm:inst2\|y_Q.D\" uses code string \"0011\"" {  } { { "fsm.v" "" { Text "W:/part3/fsm.v" 14 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|animation\|fsm:inst2\|y_Q.C 0101 " "Info: State \"\|animation\|fsm:inst2\|y_Q.C\" uses code string \"0101\"" {  } { { "fsm.v" "" { Text "W:/part3/fsm.v" 14 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|animation\|fsm:inst2\|y_Q.B 1001 " "Info: State \"\|animation\|fsm:inst2\|y_Q.B\" uses code string \"1001\"" {  } { { "fsm.v" "" { Text "W:/part3/fsm.v" 14 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "fsm.v" "" { Text "W:/part3/fsm.v" 14 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "offset.v" "" { Text "W:/part3/offset.v" 18 -1 0 } } { "offset.v" "" { Text "W:/part3/offset.v" 18 -1 0 } } { "offset.v" "" { Text "W:/part3/offset.v" 18 -1 0 } } { "offset.v" "" { Text "W:/part3/offset.v" 18 -1 0 } } { "offset.v" "" { Text "W:/part3/offset.v" 18 -1 0 } } { "offset.v" "" { Text "W:/part3/offset.v" 18 -1 0 } } { "directionff.v" "" { Text "W:/part3/directionff.v" 7 -1 0 } } { "directionff.v" "" { Text "W:/part3/directionff.v" 7 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC VCC " "Warning: Pin \"VGA_SYNC\" stuck at VCC" {  } { { "animation.bdf" "" { Schematic "W:/part3/animation.bdf" { { 264 1344 1520 280 "VGA_SYNC" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 5 " "Info: 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst2/y_Q~14 " "Info: Register \"inst2/y_Q~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst2/y_Q~15 " "Info: Register \"inst2/y_Q~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst2/y_Q~16 " "Info: Register \"inst2/y_Q~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst2/y_Q~17 " "Info: Register \"inst2/y_Q~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst2/y_Q~18 " "Info: Register \"inst2/y_Q~18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/part3/animation.map.smsg " "Info: Generated suppressed messages file W:/part3/animation.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "319 " "Info: Implemented 319 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Info: Implemented 35 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "263 " "Info: Implemented 263 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Info: Implemented 18 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "150 " "Info: Allocated 150 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 05 17:12:28 2007 " "Info: Processing ended: Mon Nov 05 17:12:28 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
