# set DESIGN_NAME "c50"
# set VARIANT_NAME ""

# set RTL_SOURCE_FILES "../src/verilog/pair.v"
# set RTL_SOURCE_FILES "../src/cones/${DESIGN_NAME}.v"

set RTL_SOURCE_FILES ""

proc set_rtl_source_files {sub_folder} \
{
	global RTL_SOURCE_FILES
	set RTL_SOURCE_FILES [glob ../src/cones/${sub_folder}/*.v]
}

set_rtl_source_files out

# call a script which sets up Design Compiler (same as writing the same commands in .synopsys_dc.setup file)
source dc_setup.tcl

# call a script which compiles the design
source dc.tcl

# quit
