# *************************************************************************
#
# Copyright 2020 Xilinx, Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
#
# *************************************************************************
set_operating_conditions -design_power_budget 63

set_property CONFIG_VOLTAGE 1.8 [current_design]
set_property BITSTREAM.CONFIG.CONFIGFALLBACK Enable [current_design]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property CONFIG_MODE SPIx4 [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 63.8 [current_design]
set_property BITSTREAM.CONFIG.EXTMASTERCCLK_EN disable [current_design]
set_property BITSTREAM.CONFIG.SPI_FALL_EDGE YES [current_design]
set_property BITSTREAM.CONFIG.UNUSEDPIN Pullup [current_design]
set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR Yes [current_design]





















connect_debug_port u_ila_0/probe2 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[0]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[1]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[2]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[3]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[4]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[5]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[6]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[7]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[8]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[9]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[10]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[11]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[12]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[13]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[14]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[15]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[16]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[17]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[18]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[19]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[20]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[21]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[22]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[23]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[24]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[25]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[26]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[27]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[28]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[29]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[30]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[31]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[32]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[33]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[34]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[35]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[36]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[37]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[38]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[39]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[40]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[41]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[42]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[43]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[44]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[45]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[46]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[47]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[48]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[49]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[50]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[51]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[52]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[53]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[54]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[55]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[56]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[57]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[58]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[59]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[60]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[61]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[62]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_data[63]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[0]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[1]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[2]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[3]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[4]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[5]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[6]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[7]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[8]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[9]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[10]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[11]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[12]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[13]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[14]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[15]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[16]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[17]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[18]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[19]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[20]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[21]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[22]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[23]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[24]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[25]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[26]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[27]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[28]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[29]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[30]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[31]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[32]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[33]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[34]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[35]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[36]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[37]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[38]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[39]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[40]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[41]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[42]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[43]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[44]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[45]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[46]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_araddr[47]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[0]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[1]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[2]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[3]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[4]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[5]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[6]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[7]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[8]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[9]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[10]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[11]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[12]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[13]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[14]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[15]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[16]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[17]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[18]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[19]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[20]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[21]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[22]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[23]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[24]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[25]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[26]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[27]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[28]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[29]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[30]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[31]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[32]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[33]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[34]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[35]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[36]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[37]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[38]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[39]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[40]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[41]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[42]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[43]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[44]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[45]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[46]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_araddr[47]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[0]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[1]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[2]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[3]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[4]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[5]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[6]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[7]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[8]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[9]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[10]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[11]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[12]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[13]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[14]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[15]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[16]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[17]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[18]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[19]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[20]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[21]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[22]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[23]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[24]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[25]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[26]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[27]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[28]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[29]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[30]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[31]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[32]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[33]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[34]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[35]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[36]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[37]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[38]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[39]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[40]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[41]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[42]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[43]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[44]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[45]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[46]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[47]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[48]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[49]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[50]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[51]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[52]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[53]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[54]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[55]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[56]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[57]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[58]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[59]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[60]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[61]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[62]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rdata[63]}]]
connect_debug_port u_ila_0/probe6 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[0]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[1]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[2]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[3]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[4]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[5]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[6]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[7]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[8]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[9]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[10]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[11]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[12]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[13]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[14]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[15]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[16]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[17]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[18]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[19]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[20]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[21]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[22]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[23]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[24]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[25]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[26]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[27]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[28]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[29]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[30]} {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rdata[31]}]]
connect_debug_port u_ila_0/probe9 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_arready}]]
connect_debug_port u_ila_0/probe10 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_arvalid}]]
connect_debug_port u_ila_0/probe11 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rready}]]
connect_debug_port u_ila_0/probe12 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_colIndex_rvalid}]]
connect_debug_port u_ila_0/probe13 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_arready}]]
connect_debug_port u_ila_0/probe14 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_arvalid}]]
connect_debug_port u_ila_0/probe15 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rready}]]
connect_debug_port u_ila_0/probe16 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/m_axi_Xi_rvalid}]]
connect_debug_port u_ila_0/probe25 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_ready}]]
connect_debug_port u_ila_0/probe26 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk2[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_s_inst/Xi_valid}]]


set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets axil_aclk]
