/* VRNDF1 */
void allegrex_instruction_template_s< 0xd0220000, 0xffff7f00 >::interpret(processor_s &processor, u32 opcode)
{
}
