/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire [4:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_36z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire [17:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire [17:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = !(celloutsig_1_1z ? celloutsig_1_1z : celloutsig_1_2z[5]);
  assign celloutsig_1_11z = !(celloutsig_1_7z ? celloutsig_1_7z : celloutsig_1_9z[14]);
  assign celloutsig_0_12z = !(celloutsig_0_5z[12] ? celloutsig_0_10z[7] : celloutsig_0_11z);
  assign celloutsig_1_5z = ~(celloutsig_1_3z | celloutsig_1_1z);
  assign celloutsig_0_4z = ~((celloutsig_0_1z | celloutsig_0_1z) & _00_);
  assign celloutsig_0_69z = ~((celloutsig_0_14z[1] | celloutsig_0_41z) & celloutsig_0_36z[3]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[3] | celloutsig_0_0z[3]) & celloutsig_0_0z[1]);
  assign celloutsig_0_24z = ~((celloutsig_0_10z[1] | celloutsig_0_12z) & _01_);
  assign celloutsig_0_8z = ~((celloutsig_0_3z[4] | celloutsig_0_3z[2]) & (celloutsig_0_4z | celloutsig_0_3z[0]));
  assign celloutsig_1_6z = ~(celloutsig_1_4z[2] ^ in_data[117]);
  assign celloutsig_1_15z = ~(celloutsig_1_12z[1] ^ celloutsig_1_9z[9]);
  reg [2:0] _14_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _14_ <= 3'h0;
    else _14_ <= celloutsig_0_0z[2:0];
  assign { _02_[2], _00_, _01_ } = _14_;
  assign celloutsig_0_3z = { in_data[57:55], celloutsig_0_0z } / { 1'h1, in_data[27:24], _02_[2], _00_, _01_ };
  assign celloutsig_1_2z = { in_data[165:161], celloutsig_1_1z } / { 1'h1, in_data[155:152], celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z } >= { in_data[72:65], celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_28z = { celloutsig_0_0z[4:1], celloutsig_0_9z, celloutsig_0_9z } >= { celloutsig_0_18z[6:4], celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_17z };
  assign celloutsig_1_0z = in_data[130:127] && in_data[103:100];
  assign celloutsig_0_41z = { celloutsig_0_28z, celloutsig_0_21z, celloutsig_0_12z } || celloutsig_0_36z[4:2];
  assign celloutsig_1_1z = in_data[141] & ~(celloutsig_1_0z);
  assign celloutsig_0_36z = celloutsig_0_14z[5:1] % { 1'h1, celloutsig_0_10z[4:3], celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_5z = { in_data[81:67], _02_[2], _00_, _01_ } % { 1'h1, in_data[38:27], celloutsig_0_4z, celloutsig_0_1z, _02_[2], _00_, in_data[0] };
  assign celloutsig_1_12z = { celloutsig_1_8z[3], celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_6z } % { 1'h1, celloutsig_1_2z[4], celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[59:55] * in_data[16:12];
  assign celloutsig_0_10z = celloutsig_0_6z[7:0] * { celloutsig_0_5z[8:5], celloutsig_0_9z, _02_[2], _00_, _01_ };
  assign celloutsig_0_68z = - in_data[95:88];
  assign celloutsig_1_4z = - { celloutsig_1_2z[2:0], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_6z = - { celloutsig_0_3z[7:3], celloutsig_0_1z, _02_[2], _00_, _01_ };
  assign celloutsig_1_14z = - in_data[169:165];
  assign celloutsig_1_18z = { celloutsig_1_9z[8:7], celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_0z } | { celloutsig_1_4z[7:0], celloutsig_1_15z };
  assign celloutsig_0_15z = & celloutsig_0_10z[6:1];
  assign celloutsig_0_11z = | { celloutsig_0_5z[5:4], celloutsig_0_9z, _02_[2], _00_, _01_ };
  assign celloutsig_0_21z = | { celloutsig_0_14z[4:1], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_1_19z = | celloutsig_1_14z[4:1];
  assign celloutsig_0_17z = | { celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_18z = celloutsig_0_5z[12:6] >>> celloutsig_0_10z[7:1];
  assign celloutsig_1_8z = in_data[163:151] - { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_4z[7:0], celloutsig_1_4z } ^ in_data[141:124];
  assign celloutsig_0_14z = { celloutsig_0_8z, celloutsig_0_0z } ^ celloutsig_0_3z[6:1];
  assign celloutsig_1_7z = ~((celloutsig_1_0z & celloutsig_1_2z[1]) | (celloutsig_1_2z[5] & celloutsig_1_5z));
  assign _02_[1:0] = { _00_, _01_ };
  assign { out_data[136:128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
