From b3bb20988fd132c091d9d6fd17bfe8e35335603c Mon Sep 17 00:00:00 2001
From: meijjaa <jjmeijer88@gmail.com>
Date: Wed, 4 Nov 2015 22:48:22 +0100
Subject: [PATCH 038/107] x86/intel: force tsc to be reliable on Baytrail

Signed-off-by: youling257 <youling257@gmail.com>
---
 arch/x86/kernel/cpu/intel.c | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/arch/x86/kernel/cpu/intel.c b/arch/x86/kernel/cpu/intel.c
index 59a1e3ce3f14..899f3ed3adc6 100644
--- a/arch/x86/kernel/cpu/intel.c
+++ b/arch/x86/kernel/cpu/intel.c
@@ -256,6 +256,9 @@ static void early_init_intel(struct cpuinfo_x86 *c)
 	/* Penwell and Cloverview have the TSC which doesn't sleep on S3 */
 	if (c->x86 == 6) {
 		switch (c->x86_model) {
+		case INTEL_FAM6_ATOM_SILVERMONT:
+			set_cpu_cap(c, X86_FEATURE_TSC_RELIABLE);
+			/* Fall through */
 		case INTEL_FAM6_ATOM_SALTWELL_MID:
 		case INTEL_FAM6_ATOM_SALTWELL_TABLET:
 		case INTEL_FAM6_ATOM_SILVERMONT_MID:
-- 
2.17.1

