{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1486321907001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1486321907002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 05 17:11:46 2017 " "Processing started: Sun Feb 05 17:11:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1486321907002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1486321907002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uniciclo -c uniciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off uniciclo -c uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1486321907002 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1486321907581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uniciclo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uniciclo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uniciclo-rtl " "Found design unit 1: uniciclo-rtl" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908445 ""} { "Info" "ISGN_ENTITY_NAME" "1 uniciclo " "Found entity 1: uniciclo" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486321908445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-rtl " "Found design unit 1: somador-rtl" {  } { { "somador.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/somador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908447 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/somador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486321908447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uniciclo_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uniciclo_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uniciclo_tb-uniciclo_arch " "Found design unit 1: uniciclo_tb-uniciclo_arch" {  } { { "uniciclo_tb.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo_tb.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908450 ""} { "Info" "ISGN_ENTITY_NAME" "1 uniciclo_tb " "Found entity 1: uniciclo_tb" {  } { { "uniciclo_tb.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486321908450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mips_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_pkg " "Found design unit 1: mips_pkg" {  } { { "mips_pkg.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/mips_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486321908453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file breg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 breg-rtl " "Found design unit 1: breg-rtl" {  } { { "breg.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/breg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908455 ""} { "Info" "ISGN_ENTITY_NAME" "1 breg " "Found entity 1: breg" {  } { { "breg.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/breg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486321908455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breg_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file breg_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 breg_ula-rtl " "Found design unit 1: breg_ula-rtl" {  } { { "breg_ula.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/breg_ula.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908457 ""} { "Info" "ISGN_ENTITY_NAME" "1 breg_ula " "Found entity 1: breg_ula" {  } { { "breg_ula.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/breg_ula.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486321908457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c_ula-rtl " "Found design unit 1: c_ula-rtl" {  } { { "c_ula.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/c_ula.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908460 ""} { "Info" "ISGN_ENTITY_NAME" "1 c_ula " "Found entity 1: c_ula" {  } { { "c_ula.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/c_ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486321908460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-behavioral " "Found design unit 1: ula-behavioral" {  } { { "ula.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/ula.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908462 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/ula.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486321908462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-rtl " "Found design unit 1: pc-rtl" {  } { { "pc.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/pc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908465 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486321908465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador_5_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador_5_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador_5_bits-rtl " "Found design unit 1: multiplexador_5_bits-rtl" {  } { { "multiplexador_5_bits.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/multiplexador_5_bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908467 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador_5_bits " "Found entity 1: multiplexador_5_bits" {  } { { "multiplexador_5_bits.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/multiplexador_5_bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486321908467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_instruction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_instruction-SYN " "Found design unit 1: memory_instruction-SYN" {  } { { "memory_instruction.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/memory_instruction.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908471 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_instruction " "Found entity 1: memory_instruction" {  } { { "memory_instruction.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/memory_instruction.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486321908471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-SYN " "Found design unit 1: data_memory-SYN" {  } { { "data_memory.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/data_memory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908473 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/data_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486321908473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador_32_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador_32_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador_32_bits-rtl " "Found design unit 1: multiplexador_32_bits-rtl" {  } { { "multiplexador_32_bits.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/multiplexador_32_bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908476 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador_32_bits " "Found entity 1: multiplexador_32_bits" {  } { { "multiplexador_32_bits.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/multiplexador_32_bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486321908476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-rtl " "Found design unit 1: control-rtl" {  } { { "control.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/control.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908478 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486321908478 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uniciclo " "Elaborating entity \"uniciclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1486321908570 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BNE_and_not_zero_ula uniciclo.vhd(45) " "Verilog HDL or VHDL warning at uniciclo.vhd(45): object \"BNE_and_not_zero_ula\" assigned a value but never read" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486321908574 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegWrite uniciclo.vhd(56) " "VHDL Signal Declaration warning at uniciclo.vhd(56): used implicit default value for signal \"RegWrite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1486321908574 "|uniciclo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jump uniciclo.vhd(56) " "Verilog HDL or VHDL warning at uniciclo.vhd(56): object \"Jump\" assigned a value but never read" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486321908574 "|uniciclo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemRead uniciclo.vhd(56) " "Verilog HDL or VHDL warning at uniciclo.vhd(56): object \"MemRead\" assigned a value but never read" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486321908574 "|uniciclo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemtoReg uniciclo.vhd(56) " "Verilog HDL or VHDL warning at uniciclo.vhd(56): object \"MemtoReg\" assigned a value but never read" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486321908574 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_ins_out uniciclo.vhd(146) " "VHDL Process Statement warning at uniciclo.vhd(146): signal \"mem_ins_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486321908574 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_ins_out uniciclo.vhd(147) " "VHDL Process Statement warning at uniciclo.vhd(147): signal \"mem_ins_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486321908574 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_ins_out uniciclo.vhd(148) " "VHDL Process Statement warning at uniciclo.vhd(148): signal \"mem_ins_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486321908575 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_ins_out uniciclo.vhd(149) " "VHDL Process Statement warning at uniciclo.vhd(149): signal \"mem_ins_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486321908575 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address_mem_ins_in uniciclo.vhd(150) " "VHDL Process Statement warning at uniciclo.vhd(150): signal \"address_mem_ins_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486321908575 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_ins_out uniciclo.vhd(151) " "VHDL Process Statement warning at uniciclo.vhd(151): signal \"mem_ins_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486321908575 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "func_16 uniciclo.vhd(152) " "VHDL Process Statement warning at uniciclo.vhd(152): signal \"func_16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486321908575 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "func_32 uniciclo.vhd(153) " "VHDL Process Statement warning at uniciclo.vhd(153): signal \"func_32\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486321908575 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "func_16 uniciclo.vhd(154) " "VHDL Process Statement warning at uniciclo.vhd(154): signal \"func_16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486321908575 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_ins_out uniciclo.vhd(155) " "VHDL Process Statement warning at uniciclo.vhd(155): signal \"mem_ins_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486321908575 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_s1 uniciclo.vhd(155) " "VHDL Process Statement warning at uniciclo.vhd(155): signal \"result_s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486321908575 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Branch uniciclo.vhd(156) " "VHDL Process Statement warning at uniciclo.vhd(156): signal \"Branch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486321908575 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero uniciclo.vhd(156) " "VHDL Process Statement warning at uniciclo.vhd(156): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486321908575 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BNE uniciclo.vhd(157) " "VHDL Process Statement warning at uniciclo.vhd(157): signal \"BNE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486321908575 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero uniciclo.vhd(157) " "VHDL Process Statement warning at uniciclo.vhd(157): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486321908576 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "branch_and_zero_ula uniciclo.vhd(158) " "VHDL Process Statement warning at uniciclo.vhd(158): signal \"branch_and_zero_ula\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486321908576 "|uniciclo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address_in_pc uniciclo.vhd(160) " "VHDL Process Statement warning at uniciclo.vhd(160): signal \"address_in_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uniciclo.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486321908576 "|uniciclo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:s1 " "Elaborating entity \"somador\" for hierarchy \"somador:s1\"" {  } { { "uniciclo.vhd" "s1" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_instruction memory_instruction:mi " "Elaborating entity \"memory_instruction\" for hierarchy \"memory_instruction:mi\"" {  } { { "uniciclo.vhd" "mi" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_instruction:mi\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_instruction:mi\|altsyncram:altsyncram_component\"" {  } { { "memory_instruction.vhd" "altsyncram_component" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/memory_instruction.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_instruction:mi\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_instruction:mi\|altsyncram:altsyncram_component\"" {  } { { "memory_instruction.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/memory_instruction.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486321908646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_instruction:mi\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_instruction:mi\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instruction.mif " "Parameter \"init_file\" = \"instruction.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908646 ""}  } { { "memory_instruction.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/memory_instruction.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486321908646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qd81 " "Found entity 1: altsyncram_qd81" {  } { { "db/altsyncram_qd81.tdf" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/db/altsyncram_qd81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486321908742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qd81 memory_instruction:mi\|altsyncram:altsyncram_component\|altsyncram_qd81:auto_generated " "Elaborating entity \"altsyncram_qd81\" for hierarchy \"memory_instruction:mi\|altsyncram:altsyncram_component\|altsyncram_qd81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:md " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:md\"" {  } { { "uniciclo.vhd" "md" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory:md\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_memory:md\|altsyncram:altsyncram_component\"" {  } { { "data_memory.vhd" "altsyncram_component" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/data_memory.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:md\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_memory:md\|altsyncram:altsyncram_component\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/data_memory.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486321908764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:md\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_memory:md\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data.mif " "Parameter \"init_file\" = \"data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908764 ""}  } { { "data_memory.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/data_memory.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486321908764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lnc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lnc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lnc1 " "Found entity 1: altsyncram_lnc1" {  } { { "db/altsyncram_lnc1.tdf" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/db/altsyncram_lnc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486321908857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486321908857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lnc1 data_memory:md\|altsyncram:altsyncram_component\|altsyncram_lnc1:auto_generated " "Elaborating entity \"altsyncram_lnc1\" for hierarchy \"data_memory:md\|altsyncram:altsyncram_component\|altsyncram_lnc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:PC_P " "Elaborating entity \"pc\" for hierarchy \"pc:PC_P\"" {  } { { "uniciclo.vhd" "PC_P" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breg_ula breg_ula:bregula " "Elaborating entity \"breg_ula\" for hierarchy \"breg_ula:bregula\"" {  } { { "uniciclo.vhd" "bregula" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908868 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r2 breg_ula.vhd(60) " "VHDL Process Statement warning at breg_ula.vhd(60): signal \"r2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "breg_ula.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/breg_ula.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486321908870 "|uniciclo|breg_ula:bregula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula breg_ula:bregula\|ula:ula " "Elaborating entity \"ula\" for hierarchy \"breg_ula:bregula\|ula:ula\"" {  } { { "breg_ula.vhd" "ula" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/breg_ula.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breg breg_ula:bregula\|breg:breg " "Elaborating entity \"breg\" for hierarchy \"breg_ula:bregula\|breg:breg\"" {  } { { "breg_ula.vhd" "breg" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/breg_ula.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_ula breg_ula:bregula\|c_ula:c_ula " "Elaborating entity \"c_ula\" for hierarchy \"breg_ula:bregula\|c_ula:c_ula\"" {  } { { "breg_ula.vhd" "c_ula" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/breg_ula.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908879 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c4 c_ula.vhd(18) " "VHDL Process Statement warning at c_ula.vhd(18): inferring latch(es) for signal or variable \"c4\", which holds its previous value in one or more paths through the process" {  } { { "c_ula.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/c_ula.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1486321908880 "|uniciclo|breg_ula:bregula|c_ula:c_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c4\[0\] c_ula.vhd(18) " "Inferred latch for \"c4\[0\]\" at c_ula.vhd(18)" {  } { { "c_ula.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/c_ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486321908880 "|uniciclo|breg_ula:bregula|c_ula:c_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c4\[1\] c_ula.vhd(18) " "Inferred latch for \"c4\[1\]\" at c_ula.vhd(18)" {  } { { "c_ula.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/c_ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486321908880 "|uniciclo|breg_ula:bregula|c_ula:c_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c4\[2\] c_ula.vhd(18) " "Inferred latch for \"c4\[2\]\" at c_ula.vhd(18)" {  } { { "c_ula.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/c_ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486321908880 "|uniciclo|breg_ula:bregula|c_ula:c_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c4\[3\] c_ula.vhd(18) " "Inferred latch for \"c4\[3\]\" at c_ula.vhd(18)" {  } { { "c_ula.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/c_ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1486321908880 "|uniciclo|breg_ula:bregula|c_ula:c_ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador_32_bits breg_ula:bregula\|multiplexador_32_bits:mux " "Elaborating entity \"multiplexador_32_bits\" for hierarchy \"breg_ula:bregula\|multiplexador_32_bits:mux\"" {  } { { "breg_ula.vhd" "mux" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/breg_ula.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908882 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opt0 multiplexador_32_bits.vhd(20) " "VHDL Process Statement warning at multiplexador_32_bits.vhd(20): signal \"opt0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexador_32_bits.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/multiplexador_32_bits.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486321908883 "|uniciclo|breg_ula:bregula|multiplexador_32_bits:mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opt1 multiplexador_32_bits.vhd(21) " "VHDL Process Statement warning at multiplexador_32_bits.vhd(21): signal \"opt1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexador_32_bits.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/multiplexador_32_bits.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486321908883 "|uniciclo|breg_ula:bregula|multiplexador_32_bits:mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador_5_bits multiplexador_5_bits:mux1 " "Elaborating entity \"multiplexador_5_bits\" for hierarchy \"multiplexador_5_bits:mux1\"" {  } { { "uniciclo.vhd" "mux1" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908885 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opt0 multiplexador_5_bits.vhd(20) " "VHDL Process Statement warning at multiplexador_5_bits.vhd(20): signal \"opt0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexador_5_bits.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/multiplexador_5_bits.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486321908886 "|uniciclo|multiplexador_5_bits:mux1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opt1 multiplexador_5_bits.vhd(21) " "VHDL Process Statement warning at multiplexador_5_bits.vhd(21): signal \"opt1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexador_5_bits.vhd" "" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/multiplexador_5_bits.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486321908886 "|uniciclo|multiplexador_5_bits:mux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctrl " "Elaborating entity \"control\" for hierarchy \"control:ctrl\"" {  } { { "uniciclo.vhd" "ctrl" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/uniciclo.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486321908891 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "breg_ula:bregula\|breg:breg\|breg " "RAM logic \"breg_ula:bregula\|breg:breg\|breg\" is uninferred due to asynchronous read logic" {  } { { "breg.vhd" "breg" { Text "C:/Users/TEMP.W311918.000/Desktop/mips_uniciclo/breg.vhd" 24 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1486321909588 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1486321909588 ""}
