Analysis & Synthesis report for battleship
Sun Sep 30 20:41:57 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |topo|controle:CTRL|EA
  9. State Machine - |topo|button_sync:BS|btn3state
 10. State Machine - |topo|button_sync:BS|btn2state
 11. State Machine - |topo|button_sync:BS|btn1state
 12. State Machine - |topo|button_sync:BS|btn0state
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Port Connectivity Checks: "controle:CTRL"
 17. Port Connectivity Checks: "datapath:DP|mux4x1_7bit:DISP5"
 18. Port Connectivity Checks: "datapath:DP|mux4x1_7bit:DISP4"
 19. Port Connectivity Checks: "datapath:DP|mux4x1_7bit:DISP3"
 20. Port Connectivity Checks: "datapath:DP|mux4x1_7bit:DISP2"
 21. Port Connectivity Checks: "datapath:DP|mux4x1_7bit:DISP1"
 22. Port Connectivity Checks: "datapath:DP|decod_hexa:DECWIN"
 23. Port Connectivity Checks: "datapath:DP|decod_hexa:DEC6"
 24. Port Connectivity Checks: "datapath:DP|decod_hexa:DEC5"
 25. Port Connectivity Checks: "datapath:DP|decod_hexa:DEC3"
 26. Port Connectivity Checks: "datapath:DP|decod_hexa:DEC1"
 27. Port Connectivity Checks: "datapath:DP"
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+-------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status         ; Successful - Sun Sep 30 20:41:56 2018           ;
; Quartus II 64-Bit Version           ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                       ; battleship                                      ;
; Top-level Entity Name               ; topo                                            ;
; Family                              ; Cyclone V                                       ;
; Logic utilization (in ALMs)         ; N/A                                             ;
; Total registers                     ; 164                                             ;
; Total pins                          ; 67                                              ;
; Total virtual pins                  ; 0                                               ;
; Total block memory bits             ; 0                                               ;
; Total DSP Blocks                    ; 0                                               ;
; Total HSSI RX PCSs                  ; 0                                               ;
; Total HSSI PMA RX Deserializers     ; 0                                               ;
; Total HSSI PMA RX ATT Deserializers ; 0                                               ;
; Total HSSI TX PCSs                  ; 0                                               ;
; Total HSSI PMA TX Serializers       ; 0                                               ;
; Total HSSI PMA TX ATT Serializers   ; 0                                               ;
; Total PLLs                          ; 0                                               ;
; Total DLLs                          ; 0                                               ;
+-------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; topo               ; battleship         ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                              ;
+------------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                     ; Library ;
+------------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------+---------+
; BATTLESHIP/u2_map.vhd              ; yes             ; User VHDL File  ; C:/Users/phaqu/Documents/18-2/MONI/BATTLESHIP/BATTLESHIP/u2_map.vhd              ;         ;
; BATTLESHIP/u1_map.vhd              ; yes             ; User VHDL File  ; C:/Users/phaqu/Documents/18-2/MONI/BATTLESHIP/BATTLESHIP/u1_map.vhd              ;         ;
; BATTLESHIP/topo.vhd                ; yes             ; User VHDL File  ; C:/Users/phaqu/Documents/18-2/MONI/BATTLESHIP/BATTLESHIP/topo.vhd                ;         ;
; BATTLESHIP/timer.vhd               ; yes             ; User VHDL File  ; C:/Users/phaqu/Documents/18-2/MONI/BATTLESHIP/BATTLESHIP/timer.vhd               ;         ;
; BATTLESHIP/score.vhd               ; yes             ; User VHDL File  ; C:/Users/phaqu/Documents/18-2/MONI/BATTLESHIP/BATTLESHIP/score.vhd               ;         ;
; BATTLESHIP/round.vhd               ; yes             ; User VHDL File  ; C:/Users/phaqu/Documents/18-2/MONI/BATTLESHIP/BATTLESHIP/round.vhd               ;         ;
; BATTLESHIP/mux4x1.vhd              ; yes             ; User VHDL File  ; C:/Users/phaqu/Documents/18-2/MONI/BATTLESHIP/BATTLESHIP/mux4x1.vhd              ;         ;
; BATTLESHIP/mux2x1.vhd              ; yes             ; User VHDL File  ; C:/Users/phaqu/Documents/18-2/MONI/BATTLESHIP/BATTLESHIP/mux2x1.vhd              ;         ;
; BATTLESHIP/frequency_converter.vhd ; yes             ; User VHDL File  ; C:/Users/phaqu/Documents/18-2/MONI/BATTLESHIP/BATTLESHIP/frequency_converter.vhd ;         ;
; BATTLESHIP/ffd_10b.vhd             ; yes             ; User VHDL File  ; C:/Users/phaqu/Documents/18-2/MONI/BATTLESHIP/BATTLESHIP/ffd_10b.vhd             ;         ;
; BATTLESHIP/ffd_2b.vhd              ; yes             ; User VHDL File  ; C:/Users/phaqu/Documents/18-2/MONI/BATTLESHIP/BATTLESHIP/ffd_2b.vhd              ;         ;
; BATTLESHIP/decod_hexa.vhd          ; yes             ; User VHDL File  ; C:/Users/phaqu/Documents/18-2/MONI/BATTLESHIP/BATTLESHIP/decod_hexa.vhd          ;         ;
; BATTLESHIP/decod.vhd               ; yes             ; User VHDL File  ; C:/Users/phaqu/Documents/18-2/MONI/BATTLESHIP/BATTLESHIP/decod.vhd               ;         ;
; BATTLESHIP/datapath.vhd            ; yes             ; User VHDL File  ; C:/Users/phaqu/Documents/18-2/MONI/BATTLESHIP/BATTLESHIP/datapath.vhd            ;         ;
; BATTLESHIP/controle.vhd            ; yes             ; User VHDL File  ; C:/Users/phaqu/Documents/18-2/MONI/BATTLESHIP/BATTLESHIP/controle.vhd            ;         ;
; BATTLESHIP/button_sync.vhd         ; yes             ; User VHDL File  ; C:/Users/phaqu/Documents/18-2/MONI/BATTLESHIP/BATTLESHIP/button_sync.vhd         ;         ;
; BATTLESHIP/bit_comparator.vhd      ; yes             ; User VHDL File  ; C:/Users/phaqu/Documents/18-2/MONI/BATTLESHIP/BATTLESHIP/bit_comparator.vhd      ;         ;
; mux4x1_7bit.vhd                    ; yes             ; User VHDL File  ; C:/Users/phaqu/Documents/18-2/MONI/BATTLESHIP/mux4x1_7bit.vhd                    ;         ;
+------------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 113            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 200            ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 23             ;
;     -- 5 input functions                    ; 17             ;
;     -- 4 input functions                    ; 14             ;
;     -- <=3 input functions                  ; 146            ;
;                                             ;                ;
; Dedicated logic registers                   ; 164            ;
;                                             ;                ;
; I/O pins                                    ; 67             ;
; Total DSP Blocks                            ; 0              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 159            ;
; Total fan-out                               ; 1270           ;
; Average fan-out                             ; 2.55           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------+--------------+
; Compilation Hierarchy Node       ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                        ; Library Name ;
+----------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------+--------------+
; |topo                            ; 200 (0)           ; 164 (0)      ; 0                 ; 0          ; 67   ; 0            ; |topo                                      ; work         ;
;    |button_sync:BS|              ; 8 (8)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |topo|button_sync:BS                       ; work         ;
;    |controle:CTRL|               ; 11 (11)           ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |topo|controle:CTRL                        ; work         ;
;    |datapath:DP|                 ; 181 (5)           ; 149 (0)      ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:DP                          ; work         ;
;       |bit_comparator:COMP|      ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:DP|bit_comparator:COMP      ; work         ;
;       |decod:DEC2|               ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:DP|decod:DEC2               ; work         ;
;       |decod_hexa:DEC6|          ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:DP|decod_hexa:DEC6          ; work         ;
;       |ffd_10b:USERIN|           ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:DP|ffd_10b:USERIN           ; work         ;
;       |ffd_2b:SELLEVEL|          ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:DP|ffd_2b:SELLEVEL          ; work         ;
;       |frequency_converter:CONV| ; 136 (136)         ; 116 (116)    ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:DP|frequency_converter:CONV ; work         ;
;       |mux4x1:SELETOR|           ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:DP|mux4x1:SELETOR           ; work         ;
;       |round:RCOUNTER|           ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:DP|round:RCOUNTER           ; work         ;
;       |score:SC1|                ; 5 (5)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:DP|score:SC1                ; work         ;
;       |score:SC2|                ; 5 (5)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:DP|score:SC2                ; work         ;
;       |timer:COUNTER|            ; 5 (5)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:DP|timer:COUNTER            ; work         ;
+----------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |topo|controle:CTRL|EA                        ;
+-------+-------+-------+-------+-------+-------+-------+-------+
; Name  ; EA.S6 ; EA.S5 ; EA.S4 ; EA.S3 ; EA.S2 ; EA.S1 ; EA.S0 ;
+-------+-------+-------+-------+-------+-------+-------+-------+
; EA.S0 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; EA.S1 ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; EA.S2 ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; EA.S3 ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; EA.S4 ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; EA.S5 ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S6 ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+-------+-------+-------+-------+-------+-------+-------+-------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |topo|button_sync:BS|btn3state                                                    ;
+-------------------------+------------------------+----------------------+-------------------------+
; Name                    ; btn3state.EsperaSoltar ; btn3state.SaidaAtiva ; btn3state.EsperaApertar ;
+-------------------------+------------------------+----------------------+-------------------------+
; btn3state.EsperaApertar ; 0                      ; 0                    ; 0                       ;
; btn3state.SaidaAtiva    ; 0                      ; 1                    ; 1                       ;
; btn3state.EsperaSoltar  ; 1                      ; 0                    ; 1                       ;
+-------------------------+------------------------+----------------------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |topo|button_sync:BS|btn2state                                                    ;
+-------------------------+------------------------+----------------------+-------------------------+
; Name                    ; btn2state.EsperaSoltar ; btn2state.SaidaAtiva ; btn2state.EsperaApertar ;
+-------------------------+------------------------+----------------------+-------------------------+
; btn2state.EsperaApertar ; 0                      ; 0                    ; 0                       ;
; btn2state.SaidaAtiva    ; 0                      ; 1                    ; 1                       ;
; btn2state.EsperaSoltar  ; 1                      ; 0                    ; 1                       ;
+-------------------------+------------------------+----------------------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |topo|button_sync:BS|btn1state                                                    ;
+-------------------------+------------------------+----------------------+-------------------------+
; Name                    ; btn1state.EsperaSoltar ; btn1state.SaidaAtiva ; btn1state.EsperaApertar ;
+-------------------------+------------------------+----------------------+-------------------------+
; btn1state.EsperaApertar ; 0                      ; 0                    ; 0                       ;
; btn1state.SaidaAtiva    ; 0                      ; 1                    ; 1                       ;
; btn1state.EsperaSoltar  ; 1                      ; 0                    ; 1                       ;
+-------------------------+------------------------+----------------------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |topo|button_sync:BS|btn0state                                                    ;
+-------------------------+------------------------+----------------------+-------------------------+
; Name                    ; btn0state.EsperaSoltar ; btn0state.SaidaAtiva ; btn0state.EsperaApertar ;
+-------------------------+------------------------+----------------------+-------------------------+
; btn0state.EsperaApertar ; 0                      ; 0                    ; 0                       ;
; btn0state.SaidaAtiva    ; 0                      ; 1                    ; 1                       ;
; btn0state.EsperaSoltar  ; 1                      ; 0                    ; 1                       ;
+-------------------------+------------------------+----------------------+-------------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; button_sync:BS|btn3state.EsperaSoltar ; Lost fanout        ;
; button_sync:BS|btn2state.EsperaSoltar ; Lost fanout        ;
; button_sync:BS|btn1state.EsperaSoltar ; Lost fanout        ;
; button_sync:BS|btn0state.EsperaSoltar ; Lost fanout        ;
; Total Number of Removed Registers = 4 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 164   ;
; Number of registers using Synchronous Clear  ; 112   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 156   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 25    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |topo|datapath:DP|decod:DEC2|data_out[0] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |topo|datapath:DP|decod:DEC2|data_out[1] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controle:CTRL"                                                                                               ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; state    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; sel_disp ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|mux4x1_7bit:DISP5" ;
+-----------+-------+----------+----------------------------+
; Port      ; Type  ; Severity ; Details                    ;
+-----------+-------+----------+----------------------------+
; in0       ; Input ; Info     ; Stuck at VCC               ;
; in1[2..0] ; Input ; Info     ; Stuck at VCC               ;
; in1[6..3] ; Input ; Info     ; Stuck at GND               ;
; in2[3..0] ; Input ; Info     ; Stuck at VCC               ;
; in2[6]    ; Input ; Info     ; Stuck at GND               ;
; in2[5]    ; Input ; Info     ; Stuck at VCC               ;
; in2[4]    ; Input ; Info     ; Stuck at GND               ;
; in3[5..1] ; Input ; Info     ; Stuck at GND               ;
; in3[6]    ; Input ; Info     ; Stuck at VCC               ;
; in3[0]    ; Input ; Info     ; Stuck at VCC               ;
+-----------+-------+----------+----------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|mux4x1_7bit:DISP4" ;
+-----------+-------+----------+----------------------------+
; Port      ; Type  ; Severity ; Details                    ;
+-----------+-------+----------+----------------------------+
; in0       ; Input ; Info     ; Stuck at VCC               ;
; in2[4..1] ; Input ; Info     ; Stuck at GND               ;
; in2[6]    ; Input ; Info     ; Stuck at GND               ;
; in2[5]    ; Input ; Info     ; Stuck at VCC               ;
; in2[0]    ; Input ; Info     ; Stuck at VCC               ;
; in3[6..5] ; Input ; Info     ; Stuck at GND               ;
; in3[3..2] ; Input ; Info     ; Stuck at GND               ;
; in3[4]    ; Input ; Info     ; Stuck at VCC               ;
; in3[1]    ; Input ; Info     ; Stuck at VCC               ;
; in3[0]    ; Input ; Info     ; Stuck at GND               ;
+-----------+-------+----------+----------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|mux4x1_7bit:DISP3" ;
+-----------+-------+----------+----------------------------+
; Port      ; Type  ; Severity ; Details                    ;
+-----------+-------+----------+----------------------------+
; in0       ; Input ; Info     ; Stuck at VCC               ;
; in3[2..1] ; Input ; Info     ; Stuck at VCC               ;
; in3[6..3] ; Input ; Info     ; Stuck at GND               ;
; in3[0]    ; Input ; Info     ; Stuck at GND               ;
+-----------+-------+----------+----------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|mux4x1_7bit:DISP2" ;
+-----------+-------+----------+----------------------------+
; Port      ; Type  ; Severity ; Details                    ;
+-----------+-------+----------+----------------------------+
; in0       ; Input ; Info     ; Stuck at VCC               ;
; in3[3..0] ; Input ; Info     ; Stuck at VCC               ;
; in3[6]    ; Input ; Info     ; Stuck at GND               ;
; in3[5]    ; Input ; Info     ; Stuck at VCC               ;
; in3[4]    ; Input ; Info     ; Stuck at GND               ;
+-----------+-------+----------+----------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|mux4x1_7bit:DISP1" ;
+-----------+-------+----------+----------------------------+
; Port      ; Type  ; Severity ; Details                    ;
+-----------+-------+----------+----------------------------+
; in0[2..0] ; Input ; Info     ; Stuck at VCC               ;
; in0[5..3] ; Input ; Info     ; Stuck at GND               ;
; in0[6]    ; Input ; Info     ; Stuck at VCC               ;
; in1[5..1] ; Input ; Info     ; Stuck at GND               ;
; in1[6]    ; Input ; Info     ; Stuck at VCC               ;
; in1[0]    ; Input ; Info     ; Stuck at VCC               ;
; in2[5..1] ; Input ; Info     ; Stuck at GND               ;
; in2[6]    ; Input ; Info     ; Stuck at VCC               ;
; in2[0]    ; Input ; Info     ; Stuck at VCC               ;
; in3       ; Input ; Info     ; Stuck at VCC               ;
+-----------+-------+----------+----------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|decod_hexa:DECWIN" ;
+---------------+-------+----------+------------------------+
; Port          ; Type  ; Severity ; Details                ;
+---------------+-------+----------+------------------------+
; data_in[3..2] ; Input ; Info     ; Stuck at GND           ;
+---------------+-------+----------+------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|decod_hexa:DEC6" ;
+------------+-------+----------+-------------------------+
; Port       ; Type  ; Severity ; Details                 ;
+------------+-------+----------+-------------------------+
; data_in[3] ; Input ; Info     ; Stuck at GND            ;
+------------+-------+----------+-------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|decod_hexa:DEC5" ;
+---------------+-------+----------+----------------------+
; Port          ; Type  ; Severity ; Details              ;
+---------------+-------+----------+----------------------+
; data_in[3..2] ; Input ; Info     ; Stuck at GND         ;
+---------------+-------+----------+----------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|decod_hexa:DEC3" ;
+------------+-------+----------+-------------------------+
; Port       ; Type  ; Severity ; Details                 ;
+------------+-------+----------+-------------------------+
; data_in[3] ; Input ; Info     ; Stuck at GND            ;
+------------+-------+----------+-------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP|decod_hexa:DEC1" ;
+---------------+-------+----------+----------------------+
; Port          ; Type  ; Severity ; Details              ;
+---------------+-------+----------+----------------------+
; data_in[3..1] ; Input ; Info     ; Stuck at GND         ;
+---------------+-------+----------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DP"                                                                                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; sel_disp ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Sep 30 20:41:48 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off battleship -c battleship
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file battleship/u2_map.vhd
    Info (12022): Found design unit 1: u2_map-Rom_Arch
    Info (12023): Found entity 1: u2_map
Info (12021): Found 2 design units, including 1 entities, in source file battleship/u1_map.vhd
    Info (12022): Found design unit 1: u1_map-Rom_Arch
    Info (12023): Found entity 1: u1_map
Info (12021): Found 2 design units, including 1 entities, in source file battleship/topo.vhd
    Info (12022): Found design unit 1: topo-toplevel
    Info (12023): Found entity 1: topo
Info (12021): Found 2 design units, including 1 entities, in source file battleship/timer.vhd
    Info (12022): Found design unit 1: timer-bhv
    Info (12023): Found entity 1: timer
Info (12021): Found 2 design units, including 1 entities, in source file battleship/score.vhd
    Info (12022): Found design unit 1: score-bhv
    Info (12023): Found entity 1: score
Info (12021): Found 2 design units, including 1 entities, in source file battleship/round.vhd
    Info (12022): Found design unit 1: round-bhv
    Info (12023): Found entity 1: round
Info (12021): Found 2 design units, including 1 entities, in source file battleship/mux4x1.vhd
    Info (12022): Found design unit 1: mux4x1-bhv
    Info (12023): Found entity 1: mux4x1
Info (12021): Found 2 design units, including 1 entities, in source file battleship/mux2x1.vhd
    Info (12022): Found design unit 1: mux2x1-bhv
    Info (12023): Found entity 1: mux2x1
Info (12021): Found 2 design units, including 1 entities, in source file battleship/frequency_converter.vhd
    Info (12022): Found design unit 1: frequency_converter-bhv
    Info (12023): Found entity 1: frequency_converter
Info (12021): Found 2 design units, including 1 entities, in source file battleship/ffd_10b.vhd
    Info (12022): Found design unit 1: ffd_10b-bhv
    Info (12023): Found entity 1: ffd_10b
Info (12021): Found 2 design units, including 1 entities, in source file battleship/ffd_2b.vhd
    Info (12022): Found design unit 1: ffd_2b-bhv
    Info (12023): Found entity 1: ffd_2b
Info (12021): Found 2 design units, including 1 entities, in source file battleship/decod_hexa.vhd
    Info (12022): Found design unit 1: decod_hexa-arch
    Info (12023): Found entity 1: decod_hexa
Info (12021): Found 2 design units, including 1 entities, in source file battleship/decod.vhd
    Info (12022): Found design unit 1: decod-arch
    Info (12023): Found entity 1: decod
Info (12021): Found 2 design units, including 1 entities, in source file battleship/datapath.vhd
    Info (12022): Found design unit 1: datapath-arch
    Info (12023): Found entity 1: datapath
Info (12021): Found 2 design units, including 1 entities, in source file battleship/controle.vhd
    Info (12022): Found design unit 1: controle-fsm
    Info (12023): Found entity 1: controle
Info (12021): Found 2 design units, including 1 entities, in source file battleship/button_sync.vhd
    Info (12022): Found design unit 1: button_sync-implementation_BS
    Info (12023): Found entity 1: button_sync
Info (12021): Found 2 design units, including 1 entities, in source file battleship/bit_comparator.vhd
    Info (12022): Found design unit 1: bit_comparator-gate_logic
    Info (12023): Found entity 1: bit_comparator
Info (12021): Found 2 design units, including 1 entities, in source file mux4x1_7bit.vhd
    Info (12022): Found design unit 1: mux4x1_7bit-behv
    Info (12023): Found entity 1: mux4x1_7bit
Info (12021): Found 2 design units, including 1 entities, in source file mux4x1_4bit.vhd
    Info (12022): Found design unit 1: mux4x1_4bit-behv
    Info (12023): Found entity 1: mux4x1_4bit
Info (12127): Elaborating entity "topo" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at topo.vhd(58): object "state" assigned a value but never read
Info (12128): Elaborating entity "button_sync" for hierarchy "button_sync:BS"
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:DP"
Info (12128): Elaborating entity "ffd_2b" for hierarchy "datapath:DP|ffd_2b:SELLEVEL"
Info (12128): Elaborating entity "frequency_converter" for hierarchy "datapath:DP|frequency_converter:CONV"
Info (12128): Elaborating entity "mux4x1" for hierarchy "datapath:DP|mux4x1:SELETOR"
Info (12128): Elaborating entity "timer" for hierarchy "datapath:DP|timer:COUNTER"
Info (12128): Elaborating entity "ffd_10b" for hierarchy "datapath:DP|ffd_10b:USERIN"
Info (12128): Elaborating entity "u1_map" for hierarchy "datapath:DP|u1_map:MEM1"
Info (12128): Elaborating entity "u2_map" for hierarchy "datapath:DP|u2_map:MEM2"
Info (12128): Elaborating entity "mux2x1" for hierarchy "datapath:DP|mux2x1:SELMEM"
Info (12128): Elaborating entity "bit_comparator" for hierarchy "datapath:DP|bit_comparator:COMP"
Info (12128): Elaborating entity "score" for hierarchy "datapath:DP|score:SC1"
Info (12128): Elaborating entity "round" for hierarchy "datapath:DP|round:RCOUNTER"
Info (12128): Elaborating entity "decod_hexa" for hierarchy "datapath:DP|decod_hexa:DEC0"
Info (12128): Elaborating entity "decod" for hierarchy "datapath:DP|decod:DEC2"
Info (12128): Elaborating entity "mux4x1_7bit" for hierarchy "datapath:DP|mux4x1_7bit:DISP0"
Info (12128): Elaborating entity "controle" for hierarchy "controle:CTRL"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer datapath:DP|mux4x1:SELETOR|output
    Warning (19017): Found clock multiplexer datapath:DP|mux4x1:SELETOR|output~synth
    Warning (19017): Found clock multiplexer datapath:DP|mux4x1:SELETOR|output~synth
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at VCC
    Warning (13410): Pin "HEX1[1]" is stuck at VCC
    Warning (13410): Pin "HEX1[2]" is stuck at VCC
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at VCC
    Warning (13410): Pin "HEX2[1]" is stuck at VCC
    Warning (13410): Pin "HEX2[2]" is stuck at VCC
    Warning (13410): Pin "HEX2[3]" is stuck at VCC
    Warning (13410): Pin "HEX2[4]" is stuck at VCC
    Warning (13410): Pin "HEX2[5]" is stuck at VCC
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at VCC
    Warning (13410): Pin "HEX3[1]" is stuck at VCC
    Warning (13410): Pin "HEX3[2]" is stuck at VCC
    Warning (13410): Pin "HEX3[3]" is stuck at VCC
    Warning (13410): Pin "HEX3[4]" is stuck at VCC
    Warning (13410): Pin "HEX3[5]" is stuck at VCC
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[0]" is stuck at VCC
    Warning (13410): Pin "HEX4[1]" is stuck at VCC
    Warning (13410): Pin "HEX4[2]" is stuck at VCC
    Warning (13410): Pin "HEX4[3]" is stuck at VCC
    Warning (13410): Pin "HEX4[4]" is stuck at VCC
    Warning (13410): Pin "HEX4[5]" is stuck at VCC
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at VCC
    Warning (13410): Pin "HEX5[1]" is stuck at VCC
    Warning (13410): Pin "HEX5[2]" is stuck at VCC
    Warning (13410): Pin "HEX5[3]" is stuck at VCC
    Warning (13410): Pin "HEX5[4]" is stuck at VCC
    Warning (13410): Pin "HEX5[5]" is stuck at VCC
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 283 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 216 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 4697 megabytes
    Info: Processing ended: Sun Sep 30 20:41:57 2018
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:05


