
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000012  00800100  00000e06  00000e9a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000e06  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000002  00800112  00800112  00000eac  2**0
                  ALLOC
  3 .stab         00001488  00000000  00000000  00000eac  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000012dd  00000000  00000000  00002334  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  00003611  2**0
                  CONTENTS, READONLY
  6 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00003624  2**2
                  CONTENTS, READONLY
  7 .debug_info   00000780  00000000  00000000  00003660  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000718  00000000  00000000  00003de0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000001d  00000000  00000000  000044f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000027d  00000000  00000000  00004515  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 c3 00 	jmp	0x186	; 0x186 <__ctors_end>
   4:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
   8:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
   c:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  10:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  14:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  18:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  1c:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  20:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  24:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  28:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  2c:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  30:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  34:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  38:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  3c:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  40:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  44:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  48:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  4c:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  50:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  54:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  58:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  5c:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  60:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  64:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  68:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  6c:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  70:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  74:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  78:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  7c:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  80:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  84:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
  88:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>

0000008c <__trampolines_end>:
  8c:	00 40       	sbci	r16, 0x00	; 0
  8e:	7a 10       	cpse	r7, r10
  90:	f3 5a       	subi	r31, 0xA3	; 163
  92:	00 a0       	ldd	r0, Z+32	; 0x20
  94:	72 4e       	sbci	r23, 0xE2	; 226
  96:	18 09       	sbc	r17, r8
  98:	00 10       	cpse	r0, r0
  9a:	a5 d4       	rcall	.+2378   	; 0x9e6 <dtoa_prf+0x96>
  9c:	e8 00       	.word	0x00e8	; ????
  9e:	00 e8       	ldi	r16, 0x80	; 128
  a0:	76 48       	sbci	r23, 0x86	; 134
  a2:	17 00       	.word	0x0017	; ????
  a4:	00 e4       	ldi	r16, 0x40	; 64
  a6:	0b 54       	subi	r16, 0x4B	; 75
  a8:	02 00       	.word	0x0002	; ????
  aa:	00 ca       	rjmp	.-3072   	; 0xfffff4ac <__eeprom_end+0xff7ef4ac>
  ac:	9a 3b       	cpi	r25, 0xBA	; 186
  ae:	00 00       	nop
  b0:	00 e1       	ldi	r16, 0x10	; 16
  b2:	f5 05       	cpc	r31, r5
  b4:	00 00       	nop
  b6:	80 96       	adiw	r24, 0x20	; 32
  b8:	98 00       	.word	0x0098	; ????
  ba:	00 00       	nop
  bc:	40 42       	sbci	r20, 0x20	; 32
  be:	0f 00       	.word	0x000f	; ????
  c0:	00 00       	nop
  c2:	a0 86       	std	Z+8, r10	; 0x08
  c4:	01 00       	.word	0x0001	; ????
  c6:	00 00       	nop
  c8:	10 27       	eor	r17, r16
  ca:	00 00       	nop
  cc:	00 00       	nop
  ce:	e8 03       	fmulsu	r22, r16
  d0:	00 00       	nop
  d2:	00 00       	nop
  d4:	64 00       	.word	0x0064	; ????
  d6:	00 00       	nop
  d8:	00 00       	nop
  da:	0a 00       	.word	0x000a	; ????
  dc:	00 00       	nop
  de:	00 00       	nop
  e0:	01 00       	.word	0x0001	; ????
  e2:	00 00       	nop
  e4:	00 00       	nop
  e6:	2c 76       	andi	r18, 0x6C	; 108
  e8:	d8 88       	ldd	r13, Y+16	; 0x10
  ea:	dc 67       	ori	r29, 0x7C	; 124
  ec:	4f 08       	sbc	r4, r15
  ee:	23 df       	rcall	.-442    	; 0xffffff36 <__eeprom_end+0xff7eff36>
  f0:	c1 df       	rcall	.-126    	; 0x74 <__SREG__+0x35>
  f2:	ae 59       	subi	r26, 0x9E	; 158
  f4:	e1 b1       	in	r30, 0x01	; 1
  f6:	b7 96       	adiw	r30, 0x27	; 39
  f8:	e5 e3       	ldi	r30, 0x35	; 53
  fa:	e4 53       	subi	r30, 0x34	; 52
  fc:	c6 3a       	cpi	r28, 0xA6	; 166
  fe:	e6 51       	subi	r30, 0x16	; 22
 100:	99 76       	andi	r25, 0x69	; 105
 102:	96 e8       	ldi	r25, 0x86	; 134
 104:	e6 c2       	rjmp	.+1484   	; 0x6d2 <__divsf3_pse+0x6e>
 106:	84 26       	eor	r8, r20
 108:	eb 89       	ldd	r30, Y+19	; 0x13
 10a:	8c 9b       	sbis	0x11, 4	; 17
 10c:	62 ed       	ldi	r22, 0xD2	; 210
 10e:	40 7c       	andi	r20, 0xC0	; 192
 110:	6f fc       	.word	0xfc6f	; ????
 112:	ef bc       	out	0x2f, r14	; 47
 114:	9c 9f       	mul	r25, r28
 116:	40 f2       	brcs	.-112    	; 0xa8 <__trampolines_end+0x1c>
 118:	ba a5       	ldd	r27, Y+42	; 0x2a
 11a:	6f a5       	ldd	r22, Y+47	; 0x2f
 11c:	f4 90       	lpm	r15, Z
 11e:	05 5a       	subi	r16, 0xA5	; 165
 120:	2a f7       	brpl	.-54     	; 0xec <__trampolines_end+0x60>
 122:	5c 93       	st	X, r21
 124:	6b 6c       	ori	r22, 0xCB	; 203
 126:	f9 67       	ori	r31, 0x79	; 121
 128:	6d c1       	rjmp	.+730    	; 0x404 <print_distance+0x10>
 12a:	1b fc       	.word	0xfc1b	; ????
 12c:	e0 e4       	ldi	r30, 0x40	; 64
 12e:	0d 47       	sbci	r16, 0x7D	; 125
 130:	fe f5       	brtc	.+126    	; 0x1b0 <__do_clear_bss+0x4>
 132:	20 e6       	ldi	r18, 0x60	; 96
 134:	b5 00       	.word	0x00b5	; ????
 136:	d0 ed       	ldi	r29, 0xD0	; 208
 138:	90 2e       	mov	r9, r16
 13a:	03 00       	.word	0x0003	; ????
 13c:	94 35       	cpi	r25, 0x54	; 84
 13e:	77 05       	cpc	r23, r7
 140:	00 80       	ld	r0, Z
 142:	84 1e       	adc	r8, r20
 144:	08 00       	.word	0x0008	; ????
 146:	00 20       	and	r0, r0
 148:	4e 0a       	sbc	r4, r30
 14a:	00 00       	nop
 14c:	00 c8       	rjmp	.-4096   	; 0xfffff14e <__eeprom_end+0xff7ef14e>
 14e:	0c 33       	cpi	r16, 0x3C	; 60
 150:	33 33       	cpi	r19, 0x33	; 51
 152:	33 0f       	add	r19, r19
 154:	98 6e       	ori	r25, 0xE8	; 232
 156:	12 83       	std	Z+2, r17	; 0x02
 158:	11 41       	sbci	r17, 0x11	; 17
 15a:	ef 8d       	ldd	r30, Y+31	; 0x1f
 15c:	21 14       	cp	r2, r1
 15e:	89 3b       	cpi	r24, 0xB9	; 185
 160:	e6 55       	subi	r30, 0x56	; 86
 162:	16 cf       	rjmp	.-468    	; 0xffffff90 <__eeprom_end+0xff7eff90>
 164:	fe e6       	ldi	r31, 0x6E	; 110
 166:	db 18       	sub	r13, r11
 168:	d1 84       	ldd	r13, Z+9	; 0x09
 16a:	4b 38       	cpi	r20, 0x8B	; 139
 16c:	1b f7       	brvc	.-58     	; 0x134 <__trampolines_end+0xa8>
 16e:	7c 1d       	adc	r23, r12
 170:	90 1d       	adc	r25, r0
 172:	a4 bb       	out	0x14, r26	; 20
 174:	e4 24       	eor	r14, r4
 176:	20 32       	cpi	r18, 0x20	; 32
 178:	84 72       	andi	r24, 0x24	; 36
 17a:	5e 22       	and	r5, r30
 17c:	81 00       	.word	0x0081	; ????
 17e:	c9 f1       	breq	.+114    	; 0x1f2 <blink+0x2a>
 180:	24 ec       	ldi	r18, 0xC4	; 196
 182:	a1 e5       	ldi	r26, 0x51	; 81
 184:	3d 27       	eor	r19, r29

00000186 <__ctors_end>:
 186:	11 24       	eor	r1, r1
 188:	1f be       	out	0x3f, r1	; 63
 18a:	cf ef       	ldi	r28, 0xFF	; 255
 18c:	d0 e1       	ldi	r29, 0x10	; 16
 18e:	de bf       	out	0x3e, r29	; 62
 190:	cd bf       	out	0x3d, r28	; 61

00000192 <__do_copy_data>:
 192:	11 e0       	ldi	r17, 0x01	; 1
 194:	a0 e0       	ldi	r26, 0x00	; 0
 196:	b1 e0       	ldi	r27, 0x01	; 1
 198:	e6 e0       	ldi	r30, 0x06	; 6
 19a:	fe e0       	ldi	r31, 0x0E	; 14
 19c:	00 e0       	ldi	r16, 0x00	; 0
 19e:	0b bf       	out	0x3b, r16	; 59
 1a0:	02 c0       	rjmp	.+4      	; 0x1a6 <__do_copy_data+0x14>
 1a2:	07 90       	elpm	r0, Z+
 1a4:	0d 92       	st	X+, r0
 1a6:	a2 31       	cpi	r26, 0x12	; 18
 1a8:	b1 07       	cpc	r27, r17
 1aa:	d9 f7       	brne	.-10     	; 0x1a2 <__do_copy_data+0x10>

000001ac <__do_clear_bss>:
 1ac:	21 e0       	ldi	r18, 0x01	; 1
 1ae:	a2 e1       	ldi	r26, 0x12	; 18
 1b0:	b1 e0       	ldi	r27, 0x01	; 1
 1b2:	01 c0       	rjmp	.+2      	; 0x1b6 <.do_clear_bss_start>

000001b4 <.do_clear_bss_loop>:
 1b4:	1d 92       	st	X+, r1

000001b6 <.do_clear_bss_start>:
 1b6:	a4 31       	cpi	r26, 0x14	; 20
 1b8:	b2 07       	cpc	r27, r18
 1ba:	e1 f7       	brne	.-8      	; 0x1b4 <.do_clear_bss_loop>
 1bc:	0e 94 c4 02 	call	0x588	; 0x588 <main>
 1c0:	0c 94 01 07 	jmp	0xe02	; 0xe02 <_exit>

000001c4 <__bad_interrupt>:
 1c4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001c8 <blink>:

    return 0;
}


void blink(int led, int speed){
 1c8:	65 36       	cpi	r22, 0x65	; 101
 1ca:	71 05       	cpc	r23, r1
 1cc:	14 f0       	brlt	.+4      	; 0x1d2 <blink+0xa>
 1ce:	64 e6       	ldi	r22, 0x64	; 100
 1d0:	70 e0       	ldi	r23, 0x00	; 0
    }
    if (speed > 100){
        speed = 100;
    }
    int i;
    PORTB |= (1 << led);
 1d2:	98 b3       	in	r25, 0x18	; 24
 1d4:	41 e0       	ldi	r20, 0x01	; 1
 1d6:	50 e0       	ldi	r21, 0x00	; 0
 1d8:	01 c0       	rjmp	.+2      	; 0x1dc <blink+0x14>
 1da:	44 0f       	add	r20, r20
 1dc:	8a 95       	dec	r24
 1de:	ea f7       	brpl	.-6      	; 0x1da <blink+0x12>
 1e0:	89 2f       	mov	r24, r25
 1e2:	84 2b       	or	r24, r20
 1e4:	88 bb       	out	0x18, r24	; 24
    for (i = 0; i < (121-speed); ++i){
 1e6:	77 fd       	sbrc	r23, 7
 1e8:	15 c0       	rjmp	.+42     	; 0x214 <blink+0x4c>
 1ea:	29 e7       	ldi	r18, 0x79	; 121
 1ec:	30 e0       	ldi	r19, 0x00	; 0
 1ee:	26 1b       	sub	r18, r22
 1f0:	37 0b       	sbc	r19, r23
 1f2:	80 e0       	ldi	r24, 0x00	; 0
 1f4:	90 e0       	ldi	r25, 0x00	; 0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1f6:	ef e9       	ldi	r30, 0x9F	; 159
 1f8:	ff e0       	ldi	r31, 0x0F	; 15
 1fa:	31 97       	sbiw	r30, 0x01	; 1
 1fc:	f1 f7       	brne	.-4      	; 0x1fa <blink+0x32>
 1fe:	00 c0       	rjmp	.+0      	; 0x200 <blink+0x38>
 200:	00 00       	nop
 202:	01 96       	adiw	r24, 0x01	; 1
 204:	82 17       	cp	r24, r18
 206:	93 07       	cpc	r25, r19
 208:	b1 f7       	brne	.-20     	; 0x1f6 <blink+0x2e>
        _delay_ms(1);
    }
    PORTB &= ~(1 << led);
 20a:	88 b3       	in	r24, 0x18	; 24
 20c:	40 95       	com	r20
 20e:	48 23       	and	r20, r24
 210:	48 bb       	out	0x18, r20	; 24
 212:	08 95       	ret
    if (speed > 100){
        speed = 100;
    }
    int i;
    PORTB |= (1 << led);
    for (i = 0; i < (121-speed); ++i){
 214:	60 e0       	ldi	r22, 0x00	; 0
 216:	70 e0       	ldi	r23, 0x00	; 0
 218:	e8 cf       	rjmp	.-48     	; 0x1ea <blink+0x22>

0000021a <trigger>:
    string2lcd(str);
    return distance;
}

void trigger(unsigned int pin){
    PORTE |= pin;
 21a:	93 b1       	in	r25, 0x03	; 3
 21c:	98 2b       	or	r25, r24
 21e:	93 b9       	out	0x03, r25	; 3
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 220:	90 e5       	ldi	r25, 0x50	; 80
 222:	9a 95       	dec	r25
 224:	f1 f7       	brne	.-4      	; 0x222 <trigger+0x8>
    _delay_us(15);
    PORTE &= ~pin;
 226:	93 b1       	in	r25, 0x03	; 3
 228:	80 95       	com	r24
 22a:	89 23       	and	r24, r25
 22c:	83 b9       	out	0x03, r24	; 3
 22e:	08 95       	ret

00000230 <get_distance>:
    string2lcd(str);
    return distance;
}

void trigger(unsigned int pin){
    PORTE |= pin;
 230:	23 b1       	in	r18, 0x03	; 3
 232:	28 2b       	or	r18, r24
 234:	23 b9       	out	0x03, r18	; 3
 236:	20 e5       	ldi	r18, 0x50	; 80
 238:	2a 95       	dec	r18
 23a:	f1 f7       	brne	.-4      	; 0x238 <get_distance+0x8>
    _delay_us(15);
    PORTE &= ~pin;
 23c:	33 b1       	in	r19, 0x03	; 3
 23e:	28 2f       	mov	r18, r24
 240:	20 95       	com	r18
 242:	23 23       	and	r18, r19
 244:	23 b9       	out	0x03, r18	; 3
 246:	88 0f       	add	r24, r24
 248:	99 1f       	adc	r25, r25

double get_distance(unsigned int pin){
    double distance = 0;
    int count = 0;
    trigger(pin);
    while ((PINE & (pin << 1)) == 0); //while pinc port 1 is low, aka wait for echo to raise
 24a:	21 b1       	in	r18, 0x01	; 1
 24c:	30 e0       	ldi	r19, 0x00	; 0
 24e:	28 23       	and	r18, r24
 250:	39 23       	and	r19, r25
 252:	23 2b       	or	r18, r19
 254:	d1 f3       	breq	.-12     	; 0x24a <get_distance+0x1a>
    while (1){
        if ((PINE & (pin << 1)) != (pin << 1)){ //wait for pinc port 1 to go back to low
 256:	21 b1       	in	r18, 0x01	; 1
 258:	30 e0       	ldi	r19, 0x00	; 0
 25a:	28 23       	and	r18, r24
 25c:	39 23       	and	r19, r25
 25e:	82 17       	cp	r24, r18
 260:	93 07       	cpc	r25, r19
 262:	69 f5       	brne	.+90     	; 0x2be <get_distance+0x8e>
 264:	60 e0       	ldi	r22, 0x00	; 0
 266:	70 e0       	ldi	r23, 0x00	; 0
 268:	03 c0       	rjmp	.+6      	; 0x270 <get_distance+0x40>
            break;
        }
        if (count == 255){
 26a:	6f 3f       	cpi	r22, 0xFF	; 255
 26c:	71 05       	cpc	r23, r1
 26e:	11 f1       	breq	.+68     	; 0x2b4 <get_distance+0x84>
 270:	e7 ec       	ldi	r30, 0xC7	; 199
 272:	f0 e0       	ldi	r31, 0x00	; 0
 274:	31 97       	sbiw	r30, 0x01	; 1
 276:	f1 f7       	brne	.-4      	; 0x274 <get_distance+0x44>
 278:	00 c0       	rjmp	.+0      	; 0x27a <get_distance+0x4a>
 27a:	00 00       	nop
            break;
        }
        _delay_us(50);
        ++count;
 27c:	6f 5f       	subi	r22, 0xFF	; 255
 27e:	7f 4f       	sbci	r23, 0xFF	; 255
    double distance = 0;
    int count = 0;
    trigger(pin);
    while ((PINE & (pin << 1)) == 0); //while pinc port 1 is low, aka wait for echo to raise
    while (1){
        if ((PINE & (pin << 1)) != (pin << 1)){ //wait for pinc port 1 to go back to low
 280:	21 b1       	in	r18, 0x01	; 1
 282:	30 e0       	ldi	r19, 0x00	; 0
 284:	28 23       	and	r18, r24
 286:	39 23       	and	r19, r25
 288:	82 17       	cp	r24, r18
 28a:	93 07       	cpc	r25, r19
 28c:	71 f3       	breq	.-36     	; 0x26a <get_distance+0x3a>
 28e:	07 2e       	mov	r0, r23
 290:	00 0c       	add	r0, r0
 292:	88 0b       	sbc	r24, r24
 294:	99 0b       	sbc	r25, r25
 296:	0e 94 8f 03 	call	0x71e	; 0x71e <__floatsisf>
 29a:	20 e0       	ldi	r18, 0x00	; 0
 29c:	30 e0       	ldi	r19, 0x00	; 0
 29e:	40 e2       	ldi	r20, 0x20	; 32
 2a0:	52 e4       	ldi	r21, 0x42	; 66
 2a2:	0e 94 1b 04 	call	0x836	; 0x836 <__mulsf3>
 2a6:	20 e0       	ldi	r18, 0x00	; 0
 2a8:	30 e0       	ldi	r19, 0x00	; 0
 2aa:	48 e6       	ldi	r20, 0x68	; 104
 2ac:	52 e4       	ldi	r21, 0x42	; 66
 2ae:	0e 94 1b 03 	call	0x636	; 0x636 <__divsf3>
 2b2:	08 95       	ret
 2b4:	61 eb       	ldi	r22, 0xB1	; 177
 2b6:	7c ed       	ldi	r23, 0xDC	; 220
 2b8:	8f e2       	ldi	r24, 0x2F	; 47
 2ba:	93 e4       	ldi	r25, 0x43	; 67
    distance = (double)count * 40;
    distance /= 58;


    return distance;
}
 2bc:	08 95       	ret
    double distance = 0;
    int count = 0;
    trigger(pin);
    while ((PINE & (pin << 1)) == 0); //while pinc port 1 is low, aka wait for echo to raise
    while (1){
        if ((PINE & (pin << 1)) != (pin << 1)){ //wait for pinc port 1 to go back to low
 2be:	60 e0       	ldi	r22, 0x00	; 0
 2c0:	70 e0       	ldi	r23, 0x00	; 0
 2c2:	cb 01       	movw	r24, r22
 2c4:	08 95       	ret

000002c6 <USART_Init>:
}


void USART_Init( unsigned int ubrr ) {
    /* Set baud rate */
    UBRR1H = (unsigned char)(ubrr>>8);
 2c6:	90 93 98 00 	sts	0x0098, r25
    UBRR1L = (unsigned char)ubrr;
 2ca:	80 93 99 00 	sts	0x0099, r24
    /* Enable receiver and transmitter */ 
    UCSR1B = (1<<RXEN1)|(1<<TXEN1);
 2ce:	88 e1       	ldi	r24, 0x18	; 24
 2d0:	80 93 9a 00 	sts	0x009A, r24
    /* Set frame format: 8data, 2stop bit */ 
    UCSR1C = (3<<UCSZ01);
 2d4:	8c e0       	ldi	r24, 0x0C	; 12
 2d6:	80 93 9d 00 	sts	0x009D, r24
 2da:	08 95       	ret

000002dc <USART_Transmit>:
}
void USART_Transmit( unsigned char data ) {
    /* Wait for empty transmit buffer */ 
    while ( !( UCSR1A & (1<<UDRE1)) );
 2dc:	90 91 9b 00 	lds	r25, 0x009B
 2e0:	95 ff       	sbrs	r25, 5
 2e2:	fc cf       	rjmp	.-8      	; 0x2dc <USART_Transmit>
    /* Put data into buffer, sends the data */ 
    UDR1 = data;
 2e4:	80 93 9c 00 	sts	0x009C, r24
 2e8:	08 95       	ret

000002ea <USART_Receive>:
}

unsigned char USART_Receive(void){
    /* Wait for data to be received */ 
    while ( !(UCSR1A & (1<<RXC1)) );
 2ea:	80 91 9b 00 	lds	r24, 0x009B
 2ee:	87 ff       	sbrs	r24, 7
 2f0:	fc cf       	rjmp	.-8      	; 0x2ea <USART_Receive>
    /* Get and return received data from buffer */ 
    return UDR1;
 2f2:	80 91 9c 00 	lds	r24, 0x009C
}
 2f6:	08 95       	ret

000002f8 <strobe_lcd>:
//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
 2f8:	e2 e6       	ldi	r30, 0x62	; 98
 2fa:	f0 e0       	ldi	r31, 0x00	; 0
 2fc:	80 81       	ld	r24, Z
 2fe:	88 60       	ori	r24, 0x08	; 8
 300:	80 83       	st	Z, r24
    PORTF &= ~0x08;
 302:	80 81       	ld	r24, Z
 304:	87 7f       	andi	r24, 0xF7	; 247
 306:	80 83       	st	Z, r24
 308:	08 95       	ret

0000030a <clear_display>:
}

void clear_display(void){
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
 30a:	77 9b       	sbis	0x0e, 7	; 14
 30c:	fe cf       	rjmp	.-4      	; 0x30a <clear_display>
    SPDR = 0x00;    //command, not data
 30e:	1f b8       	out	0x0f, r1	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
 310:	77 9b       	sbis	0x0e, 7	; 14
 312:	fe cf       	rjmp	.-4      	; 0x310 <clear_display+0x6>
    SPDR = 0x01;    //clear display command
 314:	81 e0       	ldi	r24, 0x01	; 1
 316:	8f b9       	out	0x0f, r24	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
 318:	77 9b       	sbis	0x0e, 7	; 14
 31a:	fe cf       	rjmp	.-4      	; 0x318 <clear_display+0xe>
    /* Get and return received data from buffer */ 
    return UDR1;
}
//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
 31c:	80 91 62 00 	lds	r24, 0x0062
 320:	88 60       	ori	r24, 0x08	; 8
 322:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
 326:	80 91 62 00 	lds	r24, 0x0062
 32a:	87 7f       	andi	r24, 0xF7	; 247
 32c:	80 93 62 00 	sts	0x0062, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 330:	8f ef       	ldi	r24, 0xFF	; 255
 332:	98 e1       	ldi	r25, 0x18	; 24
 334:	01 97       	sbiw	r24, 0x01	; 1
 336:	f1 f7       	brne	.-4      	; 0x334 <clear_display+0x2a>
 338:	00 c0       	rjmp	.+0      	; 0x33a <clear_display+0x30>
 33a:	00 00       	nop
 33c:	08 95       	ret

0000033e <home_line2>:
    strobe_lcd();   //strobe the LCD enable pin
    _delay_ms(1.6);   //obligatory waiting for slow LCD
}

void home_line2(void){
    SPDR = 0x00;    //command, not data
 33e:	1f b8       	out	0x0f, r1	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
 340:	77 9b       	sbis	0x0e, 7	; 14
 342:	fe cf       	rjmp	.-4      	; 0x340 <home_line2+0x2>
    SPDR = 0xC0;   // cursor go home on line 2
 344:	80 ec       	ldi	r24, 0xC0	; 192
 346:	8f b9       	out	0x0f, r24	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
 348:	77 9b       	sbis	0x0e, 7	; 14
 34a:	fe cf       	rjmp	.-4      	; 0x348 <home_line2+0xa>
    /* Get and return received data from buffer */ 
    return UDR1;
}
//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
 34c:	80 91 62 00 	lds	r24, 0x0062
 350:	88 60       	ori	r24, 0x08	; 8
 352:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
 356:	80 91 62 00 	lds	r24, 0x0062
 35a:	87 7f       	andi	r24, 0xF7	; 247
 35c:	80 93 62 00 	sts	0x0062, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 360:	85 ec       	ldi	r24, 0xC5	; 197
 362:	8a 95       	dec	r24
 364:	f1 f7       	brne	.-4      	; 0x362 <home_line2+0x24>
 366:	00 00       	nop
 368:	08 95       	ret

0000036a <char2lcd>:

//sends a char to the LCD
void char2lcd(char a_char){
    //sends a char to the LCD
    //usage: char2lcd('H');  // send an H to the LCD
    SPDR = 0x01;   //set SR for data xfer with LSB=1
 36a:	91 e0       	ldi	r25, 0x01	; 1
 36c:	9f b9       	out	0x0f, r25	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
 36e:	77 9b       	sbis	0x0e, 7	; 14
 370:	fe cf       	rjmp	.-4      	; 0x36e <char2lcd+0x4>
    SPDR = a_char; //send the char to the SPI port
 372:	8f b9       	out	0x0f, r24	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
 374:	77 9b       	sbis	0x0e, 7	; 14
 376:	fe cf       	rjmp	.-4      	; 0x374 <char2lcd+0xa>
    /* Get and return received data from buffer */ 
    return UDR1;
}
//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
 378:	80 91 62 00 	lds	r24, 0x0062
 37c:	88 60       	ori	r24, 0x08	; 8
 37e:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
 382:	80 91 62 00 	lds	r24, 0x0062
 386:	87 7f       	andi	r24, 0xF7	; 247
 388:	80 93 62 00 	sts	0x0062, r24
 38c:	85 ec       	ldi	r24, 0xC5	; 197
 38e:	8a 95       	dec	r24
 390:	f1 f7       	brne	.-4      	; 0x38e <char2lcd+0x24>
 392:	00 00       	nop
 394:	08 95       	ret

00000396 <string2lcd>:
    strobe_lcd();  //toggle the enable bit
    _delay_us(37);
}

//sends a string in FLASH to LCD
void string2lcd(char *lcd_str){
 396:	cf 93       	push	r28
 398:	df 93       	push	r29
 39a:	fc 01       	movw	r30, r24
 39c:	dc 01       	movw	r26, r24
    int count;
    for (count=0; count<=(strlen(lcd_str)-1); count++){
 39e:	40 e0       	ldi	r20, 0x00	; 0
 3a0:	50 e0       	ldi	r21, 0x00	; 0
        while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
        SPDR = 0x01; //set SR for data
 3a2:	61 e0       	ldi	r22, 0x01	; 1

//sends a string in FLASH to LCD
void string2lcd(char *lcd_str){
    int count;
    for (count=0; count<=(strlen(lcd_str)-1); count++){
        while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
 3a4:	77 9b       	sbis	0x0e, 7	; 14
 3a6:	fe cf       	rjmp	.-4      	; 0x3a4 <string2lcd+0xe>
        SPDR = 0x01; //set SR for data
 3a8:	6f b9       	out	0x0f, r22	; 15
        while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
 3aa:	77 9b       	sbis	0x0e, 7	; 14
 3ac:	fe cf       	rjmp	.-4      	; 0x3aa <string2lcd+0x14>
        SPDR = lcd_str[count]; 
 3ae:	8d 91       	ld	r24, X+
 3b0:	8f b9       	out	0x0f, r24	; 15
        while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
 3b2:	77 9b       	sbis	0x0e, 7	; 14
 3b4:	fe cf       	rjmp	.-4      	; 0x3b2 <string2lcd+0x1c>
    /* Get and return received data from buffer */ 
    return UDR1;
}
//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
 3b6:	90 91 62 00 	lds	r25, 0x0062
 3ba:	98 60       	ori	r25, 0x08	; 8
 3bc:	90 93 62 00 	sts	0x0062, r25
    PORTF &= ~0x08;
 3c0:	90 91 62 00 	lds	r25, 0x0062
 3c4:	97 7f       	andi	r25, 0xF7	; 247
 3c6:	90 93 62 00 	sts	0x0062, r25
 3ca:	85 ec       	ldi	r24, 0xC5	; 197
 3cc:	8a 95       	dec	r24
 3ce:	f1 f7       	brne	.-4      	; 0x3cc <string2lcd+0x36>
 3d0:	00 00       	nop
}

//sends a string in FLASH to LCD
void string2lcd(char *lcd_str){
    int count;
    for (count=0; count<=(strlen(lcd_str)-1); count++){
 3d2:	4f 5f       	subi	r20, 0xFF	; 255
 3d4:	5f 4f       	sbci	r21, 0xFF	; 255
 3d6:	ef 01       	movw	r28, r30
 3d8:	09 90       	ld	r0, Y+
 3da:	00 20       	and	r0, r0
 3dc:	e9 f7       	brne	.-6      	; 0x3d8 <string2lcd+0x42>
 3de:	9e 01       	movw	r18, r28
 3e0:	2e 1b       	sub	r18, r30
 3e2:	3f 0b       	sbc	r19, r31
 3e4:	22 50       	subi	r18, 0x02	; 2
 3e6:	31 09       	sbc	r19, r1
 3e8:	24 17       	cp	r18, r20
 3ea:	35 07       	cpc	r19, r21
 3ec:	d8 f6       	brcc	.-74     	; 0x3a4 <string2lcd+0xe>
        SPDR = lcd_str[count]; 
        while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
        strobe_lcd();
        _delay_us(37);  // Max delay for this function is 48us
    }
}   
 3ee:	df 91       	pop	r29
 3f0:	cf 91       	pop	r28
 3f2:	08 95       	ret

000003f4 <print_distance>:
        _delay_ms(1);
    }
    PORTB &= ~(1 << led);

}
double print_distance(unsigned int pin){
 3f4:	cf 92       	push	r12
 3f6:	df 92       	push	r13
 3f8:	ef 92       	push	r14
 3fa:	ff 92       	push	r15
 3fc:	0f 93       	push	r16
 3fe:	1f 93       	push	r17
 400:	cf 93       	push	r28
 402:	df 93       	push	r29
 404:	cd b7       	in	r28, 0x3d	; 61
 406:	de b7       	in	r29, 0x3e	; 62
 408:	60 97       	sbiw	r28, 0x10	; 16
 40a:	0f b6       	in	r0, 0x3f	; 63
 40c:	f8 94       	cli
 40e:	de bf       	out	0x3e, r29	; 62
 410:	0f be       	out	0x3f, r0	; 63
 412:	cd bf       	out	0x3d, r28	; 61
    char str[16];
    double distance = 0;
    distance = get_distance(pin);
 414:	0e 94 18 01 	call	0x230	; 0x230 <get_distance>
 418:	6b 01       	movw	r12, r22
 41a:	7c 01       	movw	r14, r24
    dtostrf(distance,1,6,str);
 41c:	8e 01       	movw	r16, r28
 41e:	0f 5f       	subi	r16, 0xFF	; 255
 420:	1f 4f       	sbci	r17, 0xFF	; 255
 422:	26 e0       	ldi	r18, 0x06	; 6
 424:	41 e0       	ldi	r20, 0x01	; 1
 426:	0e 94 88 04 	call	0x910	; 0x910 <dtostrf>
    string2lcd(str);
 42a:	c8 01       	movw	r24, r16
 42c:	0e 94 cb 01 	call	0x396	; 0x396 <string2lcd>
    return distance;
}
 430:	c7 01       	movw	r24, r14
 432:	b6 01       	movw	r22, r12
 434:	60 96       	adiw	r28, 0x10	; 16
 436:	0f b6       	in	r0, 0x3f	; 63
 438:	f8 94       	cli
 43a:	de bf       	out	0x3e, r29	; 62
 43c:	0f be       	out	0x3f, r0	; 63
 43e:	cd bf       	out	0x3d, r28	; 61
 440:	df 91       	pop	r29
 442:	cf 91       	pop	r28
 444:	1f 91       	pop	r17
 446:	0f 91       	pop	r16
 448:	ff 90       	pop	r15
 44a:	ef 90       	pop	r14
 44c:	df 90       	pop	r13
 44e:	cf 90       	pop	r12
 450:	08 95       	ret

00000452 <spi_init>:
    }
}   

/* Run this code before attempting to write to the LCD.*/
void spi_init(void){
    DDRF |= 0x08;  //port F bit 3 is enable for LCD
 452:	e1 e6       	ldi	r30, 0x61	; 97
 454:	f0 e0       	ldi	r31, 0x00	; 0
 456:	80 81       	ld	r24, Z
 458:	88 60       	ori	r24, 0x08	; 8
 45a:	80 83       	st	Z, r24
    PORTB |= 0x00; //port B initalization for SPI
 45c:	88 b3       	in	r24, 0x18	; 24
 45e:	88 bb       	out	0x18, r24	; 24
    DDRB |= 0x07;  //Turn on SS, MOSI, SCLK 
 460:	87 b3       	in	r24, 0x17	; 23
 462:	87 60       	ori	r24, 0x07	; 7
 464:	87 bb       	out	0x17, r24	; 23
    //Master mode, Clock=clk/2, Cycle half phase, Low polarity, MSB first  
    SPCR = 0x50;
 466:	80 e5       	ldi	r24, 0x50	; 80
 468:	8d b9       	out	0x0d, r24	; 13
    SPSR = 0x01;
 46a:	81 e0       	ldi	r24, 0x01	; 1
 46c:	8e b9       	out	0x0e, r24	; 14
 46e:	08 95       	ret

00000470 <lcd_init>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 470:	8f e5       	ldi	r24, 0x5F	; 95
 472:	9a ee       	ldi	r25, 0xEA	; 234
 474:	01 97       	sbiw	r24, 0x01	; 1
 476:	f1 f7       	brne	.-4      	; 0x474 <lcd_init+0x4>
 478:	00 c0       	rjmp	.+0      	; 0x47a <lcd_init+0xa>
 47a:	00 00       	nop
 47c:	23 e0       	ldi	r18, 0x03	; 3
 47e:	30 e0       	ldi	r19, 0x00	; 0
    //initalize the LCD to receive data
    _delay_ms(15);   
    for(i=0; i<=2; i++){ //do funky initalize sequence 3 times
        SPDR = 0x00;
        while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
        SPDR = 0x30;
 480:	90 e3       	ldi	r25, 0x30	; 48
void lcd_init(void){
    int i;
    //initalize the LCD to receive data
    _delay_ms(15);   
    for(i=0; i<=2; i++){ //do funky initalize sequence 3 times
        SPDR = 0x00;
 482:	1f b8       	out	0x0f, r1	; 15
        while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
 484:	77 9b       	sbis	0x0e, 7	; 14
 486:	fe cf       	rjmp	.-4      	; 0x484 <lcd_init+0x14>
        SPDR = 0x30;
 488:	9f b9       	out	0x0f, r25	; 15
        while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
 48a:	77 9b       	sbis	0x0e, 7	; 14
 48c:	fe cf       	rjmp	.-4      	; 0x48a <lcd_init+0x1a>
    /* Get and return received data from buffer */ 
    return UDR1;
}
//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
 48e:	80 91 62 00 	lds	r24, 0x0062
 492:	88 60       	ori	r24, 0x08	; 8
 494:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
 498:	80 91 62 00 	lds	r24, 0x0062
 49c:	87 7f       	andi	r24, 0xF7	; 247
 49e:	80 93 62 00 	sts	0x0062, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 4a2:	85 ec       	ldi	r24, 0xC5	; 197
 4a4:	8a 95       	dec	r24
 4a6:	f1 f7       	brne	.-4      	; 0x4a4 <lcd_init+0x34>
 4a8:	00 00       	nop
 4aa:	21 50       	subi	r18, 0x01	; 1
 4ac:	31 09       	sbc	r19, r1
//initialize the LCD to receive data
void lcd_init(void){
    int i;
    //initalize the LCD to receive data
    _delay_ms(15);   
    for(i=0; i<=2; i++){ //do funky initalize sequence 3 times
 4ae:	49 f7       	brne	.-46     	; 0x482 <lcd_init+0x12>
        while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
        strobe_lcd();
        _delay_us(37);
    }

    SPDR = 0x00;
 4b0:	1f b8       	out	0x0f, r1	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
 4b2:	77 9b       	sbis	0x0e, 7	; 14
 4b4:	fe cf       	rjmp	.-4      	; 0x4b2 <lcd_init+0x42>
    SPDR = 0x38;
 4b6:	88 e3       	ldi	r24, 0x38	; 56
 4b8:	8f b9       	out	0x0f, r24	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
 4ba:	77 9b       	sbis	0x0e, 7	; 14
 4bc:	fe cf       	rjmp	.-4      	; 0x4ba <lcd_init+0x4a>
    /* Get and return received data from buffer */ 
    return UDR1;
}
//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
 4be:	80 91 62 00 	lds	r24, 0x0062
 4c2:	88 60       	ori	r24, 0x08	; 8
 4c4:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
 4c8:	80 91 62 00 	lds	r24, 0x0062
 4cc:	87 7f       	andi	r24, 0xF7	; 247
 4ce:	80 93 62 00 	sts	0x0062, r24
 4d2:	95 ec       	ldi	r25, 0xC5	; 197
 4d4:	9a 95       	dec	r25
 4d6:	f1 f7       	brne	.-4      	; 0x4d4 <lcd_init+0x64>
 4d8:	00 00       	nop
    SPDR = 0x38;
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
    strobe_lcd();
    _delay_us(37);

    SPDR = 0x00;
 4da:	1f b8       	out	0x0f, r1	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
 4dc:	77 9b       	sbis	0x0e, 7	; 14
 4de:	fe cf       	rjmp	.-4      	; 0x4dc <lcd_init+0x6c>
    SPDR = 0x08;
 4e0:	88 e0       	ldi	r24, 0x08	; 8
 4e2:	8f b9       	out	0x0f, r24	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
 4e4:	77 9b       	sbis	0x0e, 7	; 14
 4e6:	fe cf       	rjmp	.-4      	; 0x4e4 <lcd_init+0x74>
    /* Get and return received data from buffer */ 
    return UDR1;
}
//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
 4e8:	80 91 62 00 	lds	r24, 0x0062
 4ec:	88 60       	ori	r24, 0x08	; 8
 4ee:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
 4f2:	80 91 62 00 	lds	r24, 0x0062
 4f6:	87 7f       	andi	r24, 0xF7	; 247
 4f8:	80 93 62 00 	sts	0x0062, r24
 4fc:	85 ec       	ldi	r24, 0xC5	; 197
 4fe:	8a 95       	dec	r24
 500:	f1 f7       	brne	.-4      	; 0x4fe <lcd_init+0x8e>
 502:	00 00       	nop
    SPDR = 0x08;
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
    strobe_lcd();
    _delay_us(37);

    SPDR = 0x00;
 504:	1f b8       	out	0x0f, r1	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
 506:	77 9b       	sbis	0x0e, 7	; 14
 508:	fe cf       	rjmp	.-4      	; 0x506 <lcd_init+0x96>
    SPDR = 0x01;
 50a:	81 e0       	ldi	r24, 0x01	; 1
 50c:	8f b9       	out	0x0f, r24	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
 50e:	77 9b       	sbis	0x0e, 7	; 14
 510:	fe cf       	rjmp	.-4      	; 0x50e <lcd_init+0x9e>
    /* Get and return received data from buffer */ 
    return UDR1;
}
//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
 512:	80 91 62 00 	lds	r24, 0x0062
 516:	88 60       	ori	r24, 0x08	; 8
 518:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
 51c:	80 91 62 00 	lds	r24, 0x0062
 520:	87 7f       	andi	r24, 0xF7	; 247
 522:	80 93 62 00 	sts	0x0062, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 526:	8f ef       	ldi	r24, 0xFF	; 255
 528:	98 e1       	ldi	r25, 0x18	; 24
 52a:	01 97       	sbiw	r24, 0x01	; 1
 52c:	f1 f7       	brne	.-4      	; 0x52a <lcd_init+0xba>
 52e:	00 c0       	rjmp	.+0      	; 0x530 <lcd_init+0xc0>
 530:	00 00       	nop
    SPDR = 0x01;
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
    strobe_lcd();
    _delay_ms(1.6);

    SPDR = 0x00;
 532:	1f b8       	out	0x0f, r1	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
 534:	77 9b       	sbis	0x0e, 7	; 14
 536:	fe cf       	rjmp	.-4      	; 0x534 <lcd_init+0xc4>
    SPDR = 0x06;
 538:	86 e0       	ldi	r24, 0x06	; 6
 53a:	8f b9       	out	0x0f, r24	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
 53c:	77 9b       	sbis	0x0e, 7	; 14
 53e:	fe cf       	rjmp	.-4      	; 0x53c <lcd_init+0xcc>
    /* Get and return received data from buffer */ 
    return UDR1;
}
//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
 540:	80 91 62 00 	lds	r24, 0x0062
 544:	88 60       	ori	r24, 0x08	; 8
 546:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
 54a:	80 91 62 00 	lds	r24, 0x0062
 54e:	87 7f       	andi	r24, 0xF7	; 247
 550:	80 93 62 00 	sts	0x0062, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 554:	95 ec       	ldi	r25, 0xC5	; 197
 556:	9a 95       	dec	r25
 558:	f1 f7       	brne	.-4      	; 0x556 <lcd_init+0xe6>
 55a:	00 00       	nop
    SPDR = 0x06;
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
    strobe_lcd();
    _delay_us(37);

    SPDR = 0x00;
 55c:	1f b8       	out	0x0f, r1	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
 55e:	77 9b       	sbis	0x0e, 7	; 14
 560:	fe cf       	rjmp	.-4      	; 0x55e <lcd_init+0xee>
    SPDR = 0x0E;
 562:	8e e0       	ldi	r24, 0x0E	; 14
 564:	8f b9       	out	0x0f, r24	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
 566:	77 9b       	sbis	0x0e, 7	; 14
 568:	fe cf       	rjmp	.-4      	; 0x566 <lcd_init+0xf6>
    /* Get and return received data from buffer */ 
    return UDR1;
}
//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
 56a:	80 91 62 00 	lds	r24, 0x0062
 56e:	88 60       	ori	r24, 0x08	; 8
 570:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
 574:	80 91 62 00 	lds	r24, 0x0062
 578:	87 7f       	andi	r24, 0xF7	; 247
 57a:	80 93 62 00 	sts	0x0062, r24
 57e:	85 ec       	ldi	r24, 0xC5	; 197
 580:	8a 95       	dec	r24
 582:	f1 f7       	brne	.-4      	; 0x580 <lcd_init+0x110>
 584:	00 00       	nop
 586:	08 95       	ret

00000588 <main>:
    }
}   

/* Run this code before attempting to write to the LCD.*/
void spi_init(void){
    DDRF |= 0x08;  //port F bit 3 is enable for LCD
 588:	80 91 61 00 	lds	r24, 0x0061
 58c:	88 60       	ori	r24, 0x08	; 8
 58e:	80 93 61 00 	sts	0x0061, r24
    PORTB |= 0x00; //port B initalization for SPI
 592:	88 b3       	in	r24, 0x18	; 24
 594:	88 bb       	out	0x18, r24	; 24
    DDRB |= 0x07;  //Turn on SS, MOSI, SCLK 
 596:	87 b3       	in	r24, 0x17	; 23
 598:	87 60       	ori	r24, 0x07	; 7
 59a:	87 bb       	out	0x17, r24	; 23
    //Master mode, Clock=clk/2, Cycle half phase, Low polarity, MSB first  
    SPCR = 0x50;
 59c:	80 e5       	ldi	r24, 0x50	; 80
 59e:	8d b9       	out	0x0d, r24	; 13
    SPSR = 0x01;
 5a0:	81 e0       	ldi	r24, 0x01	; 1
 5a2:	8e b9       	out	0x0e, r24	; 14

int main(void){

    char buffer[16] = "Hello World";
    spi_init();
    lcd_init();
 5a4:	0e 94 38 02 	call	0x470	; 0x470 <lcd_init>

    clear_display();
 5a8:	0e 94 85 01 	call	0x30a	; 0x30a <clear_display>
    string2lcd("Starting Program");
 5ac:	80 e0       	ldi	r24, 0x00	; 0
 5ae:	91 e0       	ldi	r25, 0x01	; 1
 5b0:	0e 94 cb 01 	call	0x396	; 0x396 <string2lcd>
}


void USART_Init( unsigned int ubrr ) {
    /* Set baud rate */
    UBRR1H = (unsigned char)(ubrr>>8);
 5b4:	10 92 98 00 	sts	0x0098, r1
    UBRR1L = (unsigned char)ubrr;
 5b8:	87 e6       	ldi	r24, 0x67	; 103
 5ba:	80 93 99 00 	sts	0x0099, r24
    /* Enable receiver and transmitter */ 
    UCSR1B = (1<<RXEN1)|(1<<TXEN1);
 5be:	88 e1       	ldi	r24, 0x18	; 24
 5c0:	80 93 9a 00 	sts	0x009A, r24
    /* Set frame format: 8data, 2stop bit */ 
    UCSR1C = (3<<UCSZ01);
 5c4:	8c e0       	ldi	r24, 0x0C	; 12
 5c6:	80 93 9d 00 	sts	0x009D, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 5ca:	2f ef       	ldi	r18, 0xFF	; 255
 5cc:	89 e6       	ldi	r24, 0x69	; 105
 5ce:	98 e1       	ldi	r25, 0x18	; 24
 5d0:	21 50       	subi	r18, 0x01	; 1
 5d2:	80 40       	sbci	r24, 0x00	; 0
 5d4:	90 40       	sbci	r25, 0x00	; 0
 5d6:	e1 f7       	brne	.-8      	; 0x5d0 <main+0x48>
 5d8:	00 c0       	rjmp	.+0      	; 0x5da <main+0x52>
 5da:	00 00       	nop

//sends a char to the LCD
void char2lcd(char a_char){
    //sends a char to the LCD
    //usage: char2lcd('H');  // send an H to the LCD
    SPDR = 0x01;   //set SR for data xfer with LSB=1
 5dc:	c1 e0       	ldi	r28, 0x01	; 1

    USART_Init(MYUBRR);
    char c;
    _delay_ms(500);
    while(1){
        clear_display();
 5de:	0e 94 85 01 	call	0x30a	; 0x30a <clear_display>
    UDR1 = data;
}

unsigned char USART_Receive(void){
    /* Wait for data to be received */ 
    while ( !(UCSR1A & (1<<RXC1)) );
 5e2:	80 91 9b 00 	lds	r24, 0x009B
 5e6:	87 ff       	sbrs	r24, 7
 5e8:	fc cf       	rjmp	.-8      	; 0x5e2 <main+0x5a>
    /* Get and return received data from buffer */ 
    return UDR1;
 5ea:	90 91 9c 00 	lds	r25, 0x009C
    /* Set frame format: 8data, 2stop bit */ 
    UCSR1C = (3<<UCSZ01);
}
void USART_Transmit( unsigned char data ) {
    /* Wait for empty transmit buffer */ 
    while ( !( UCSR1A & (1<<UDRE1)) );
 5ee:	80 91 9b 00 	lds	r24, 0x009B
 5f2:	85 ff       	sbrs	r24, 5
 5f4:	fc cf       	rjmp	.-8      	; 0x5ee <main+0x66>
    /* Put data into buffer, sends the data */ 
    UDR1 = data;
 5f6:	90 93 9c 00 	sts	0x009C, r25

//sends a char to the LCD
void char2lcd(char a_char){
    //sends a char to the LCD
    //usage: char2lcd('H');  // send an H to the LCD
    SPDR = 0x01;   //set SR for data xfer with LSB=1
 5fa:	cf b9       	out	0x0f, r28	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
 5fc:	77 9b       	sbis	0x0e, 7	; 14
 5fe:	fe cf       	rjmp	.-4      	; 0x5fc <main+0x74>
    SPDR = a_char; //send the char to the SPI port
 600:	9f b9       	out	0x0f, r25	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
 602:	77 9b       	sbis	0x0e, 7	; 14
 604:	fe cf       	rjmp	.-4      	; 0x602 <main+0x7a>
    /* Get and return received data from buffer */ 
    return UDR1;
}
//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
 606:	80 91 62 00 	lds	r24, 0x0062
 60a:	88 60       	ori	r24, 0x08	; 8
 60c:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
 610:	80 91 62 00 	lds	r24, 0x0062
 614:	87 7f       	andi	r24, 0xF7	; 247
 616:	80 93 62 00 	sts	0x0062, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 61a:	25 ec       	ldi	r18, 0xC5	; 197
 61c:	2a 95       	dec	r18
 61e:	f1 f7       	brne	.-4      	; 0x61c <main+0x94>
 620:	00 00       	nop
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 622:	8f ef       	ldi	r24, 0xFF	; 255
 624:	9d ee       	ldi	r25, 0xED	; 237
 626:	22 e0       	ldi	r18, 0x02	; 2
 628:	81 50       	subi	r24, 0x01	; 1
 62a:	90 40       	sbci	r25, 0x00	; 0
 62c:	20 40       	sbci	r18, 0x00	; 0
 62e:	e1 f7       	brne	.-8      	; 0x628 <main+0xa0>
 630:	00 c0       	rjmp	.+0      	; 0x632 <main+0xaa>
 632:	00 00       	nop
 634:	d4 cf       	rjmp	.-88     	; 0x5de <main+0x56>

00000636 <__divsf3>:
 636:	0e 94 2f 03 	call	0x65e	; 0x65e <__divsf3x>
 63a:	0c 94 e1 03 	jmp	0x7c2	; 0x7c2 <__fp_round>
 63e:	0e 94 da 03 	call	0x7b4	; 0x7b4 <__fp_pscB>
 642:	58 f0       	brcs	.+22     	; 0x65a <__divsf3+0x24>
 644:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <__fp_pscA>
 648:	40 f0       	brcs	.+16     	; 0x65a <__divsf3+0x24>
 64a:	29 f4       	brne	.+10     	; 0x656 <__divsf3+0x20>
 64c:	5f 3f       	cpi	r21, 0xFF	; 255
 64e:	29 f0       	breq	.+10     	; 0x65a <__divsf3+0x24>
 650:	0c 94 ca 03 	jmp	0x794	; 0x794 <__fp_inf>
 654:	51 11       	cpse	r21, r1
 656:	0c 94 15 04 	jmp	0x82a	; 0x82a <__fp_szero>
 65a:	0c 94 d0 03 	jmp	0x7a0	; 0x7a0 <__fp_nan>

0000065e <__divsf3x>:
 65e:	0e 94 f2 03 	call	0x7e4	; 0x7e4 <__fp_split3>
 662:	68 f3       	brcs	.-38     	; 0x63e <__divsf3+0x8>

00000664 <__divsf3_pse>:
 664:	99 23       	and	r25, r25
 666:	b1 f3       	breq	.-20     	; 0x654 <__divsf3+0x1e>
 668:	55 23       	and	r21, r21
 66a:	91 f3       	breq	.-28     	; 0x650 <__divsf3+0x1a>
 66c:	95 1b       	sub	r25, r21
 66e:	55 0b       	sbc	r21, r21
 670:	bb 27       	eor	r27, r27
 672:	aa 27       	eor	r26, r26
 674:	62 17       	cp	r22, r18
 676:	73 07       	cpc	r23, r19
 678:	84 07       	cpc	r24, r20
 67a:	38 f0       	brcs	.+14     	; 0x68a <__divsf3_pse+0x26>
 67c:	9f 5f       	subi	r25, 0xFF	; 255
 67e:	5f 4f       	sbci	r21, 0xFF	; 255
 680:	22 0f       	add	r18, r18
 682:	33 1f       	adc	r19, r19
 684:	44 1f       	adc	r20, r20
 686:	aa 1f       	adc	r26, r26
 688:	a9 f3       	breq	.-22     	; 0x674 <__divsf3_pse+0x10>
 68a:	35 d0       	rcall	.+106    	; 0x6f6 <__divsf3_pse+0x92>
 68c:	0e 2e       	mov	r0, r30
 68e:	3a f0       	brmi	.+14     	; 0x69e <__divsf3_pse+0x3a>
 690:	e0 e8       	ldi	r30, 0x80	; 128
 692:	32 d0       	rcall	.+100    	; 0x6f8 <__divsf3_pse+0x94>
 694:	91 50       	subi	r25, 0x01	; 1
 696:	50 40       	sbci	r21, 0x00	; 0
 698:	e6 95       	lsr	r30
 69a:	00 1c       	adc	r0, r0
 69c:	ca f7       	brpl	.-14     	; 0x690 <__divsf3_pse+0x2c>
 69e:	2b d0       	rcall	.+86     	; 0x6f6 <__divsf3_pse+0x92>
 6a0:	fe 2f       	mov	r31, r30
 6a2:	29 d0       	rcall	.+82     	; 0x6f6 <__divsf3_pse+0x92>
 6a4:	66 0f       	add	r22, r22
 6a6:	77 1f       	adc	r23, r23
 6a8:	88 1f       	adc	r24, r24
 6aa:	bb 1f       	adc	r27, r27
 6ac:	26 17       	cp	r18, r22
 6ae:	37 07       	cpc	r19, r23
 6b0:	48 07       	cpc	r20, r24
 6b2:	ab 07       	cpc	r26, r27
 6b4:	b0 e8       	ldi	r27, 0x80	; 128
 6b6:	09 f0       	breq	.+2      	; 0x6ba <__divsf3_pse+0x56>
 6b8:	bb 0b       	sbc	r27, r27
 6ba:	80 2d       	mov	r24, r0
 6bc:	bf 01       	movw	r22, r30
 6be:	ff 27       	eor	r31, r31
 6c0:	93 58       	subi	r25, 0x83	; 131
 6c2:	5f 4f       	sbci	r21, 0xFF	; 255
 6c4:	3a f0       	brmi	.+14     	; 0x6d4 <__divsf3_pse+0x70>
 6c6:	9e 3f       	cpi	r25, 0xFE	; 254
 6c8:	51 05       	cpc	r21, r1
 6ca:	78 f0       	brcs	.+30     	; 0x6ea <__divsf3_pse+0x86>
 6cc:	0c 94 ca 03 	jmp	0x794	; 0x794 <__fp_inf>
 6d0:	0c 94 15 04 	jmp	0x82a	; 0x82a <__fp_szero>
 6d4:	5f 3f       	cpi	r21, 0xFF	; 255
 6d6:	e4 f3       	brlt	.-8      	; 0x6d0 <__divsf3_pse+0x6c>
 6d8:	98 3e       	cpi	r25, 0xE8	; 232
 6da:	d4 f3       	brlt	.-12     	; 0x6d0 <__divsf3_pse+0x6c>
 6dc:	86 95       	lsr	r24
 6de:	77 95       	ror	r23
 6e0:	67 95       	ror	r22
 6e2:	b7 95       	ror	r27
 6e4:	f7 95       	ror	r31
 6e6:	9f 5f       	subi	r25, 0xFF	; 255
 6e8:	c9 f7       	brne	.-14     	; 0x6dc <__divsf3_pse+0x78>
 6ea:	88 0f       	add	r24, r24
 6ec:	91 1d       	adc	r25, r1
 6ee:	96 95       	lsr	r25
 6f0:	87 95       	ror	r24
 6f2:	97 f9       	bld	r25, 7
 6f4:	08 95       	ret
 6f6:	e1 e0       	ldi	r30, 0x01	; 1
 6f8:	66 0f       	add	r22, r22
 6fa:	77 1f       	adc	r23, r23
 6fc:	88 1f       	adc	r24, r24
 6fe:	bb 1f       	adc	r27, r27
 700:	62 17       	cp	r22, r18
 702:	73 07       	cpc	r23, r19
 704:	84 07       	cpc	r24, r20
 706:	ba 07       	cpc	r27, r26
 708:	20 f0       	brcs	.+8      	; 0x712 <__divsf3_pse+0xae>
 70a:	62 1b       	sub	r22, r18
 70c:	73 0b       	sbc	r23, r19
 70e:	84 0b       	sbc	r24, r20
 710:	ba 0b       	sbc	r27, r26
 712:	ee 1f       	adc	r30, r30
 714:	88 f7       	brcc	.-30     	; 0x6f8 <__divsf3_pse+0x94>
 716:	e0 95       	com	r30
 718:	08 95       	ret

0000071a <__floatunsisf>:
 71a:	e8 94       	clt
 71c:	09 c0       	rjmp	.+18     	; 0x730 <__floatsisf+0x12>

0000071e <__floatsisf>:
 71e:	97 fb       	bst	r25, 7
 720:	3e f4       	brtc	.+14     	; 0x730 <__floatsisf+0x12>
 722:	90 95       	com	r25
 724:	80 95       	com	r24
 726:	70 95       	com	r23
 728:	61 95       	neg	r22
 72a:	7f 4f       	sbci	r23, 0xFF	; 255
 72c:	8f 4f       	sbci	r24, 0xFF	; 255
 72e:	9f 4f       	sbci	r25, 0xFF	; 255
 730:	99 23       	and	r25, r25
 732:	a9 f0       	breq	.+42     	; 0x75e <__floatsisf+0x40>
 734:	f9 2f       	mov	r31, r25
 736:	96 e9       	ldi	r25, 0x96	; 150
 738:	bb 27       	eor	r27, r27
 73a:	93 95       	inc	r25
 73c:	f6 95       	lsr	r31
 73e:	87 95       	ror	r24
 740:	77 95       	ror	r23
 742:	67 95       	ror	r22
 744:	b7 95       	ror	r27
 746:	f1 11       	cpse	r31, r1
 748:	f8 cf       	rjmp	.-16     	; 0x73a <__floatsisf+0x1c>
 74a:	fa f4       	brpl	.+62     	; 0x78a <__floatsisf+0x6c>
 74c:	bb 0f       	add	r27, r27
 74e:	11 f4       	brne	.+4      	; 0x754 <__floatsisf+0x36>
 750:	60 ff       	sbrs	r22, 0
 752:	1b c0       	rjmp	.+54     	; 0x78a <__floatsisf+0x6c>
 754:	6f 5f       	subi	r22, 0xFF	; 255
 756:	7f 4f       	sbci	r23, 0xFF	; 255
 758:	8f 4f       	sbci	r24, 0xFF	; 255
 75a:	9f 4f       	sbci	r25, 0xFF	; 255
 75c:	16 c0       	rjmp	.+44     	; 0x78a <__floatsisf+0x6c>
 75e:	88 23       	and	r24, r24
 760:	11 f0       	breq	.+4      	; 0x766 <__floatsisf+0x48>
 762:	96 e9       	ldi	r25, 0x96	; 150
 764:	11 c0       	rjmp	.+34     	; 0x788 <__floatsisf+0x6a>
 766:	77 23       	and	r23, r23
 768:	21 f0       	breq	.+8      	; 0x772 <__floatsisf+0x54>
 76a:	9e e8       	ldi	r25, 0x8E	; 142
 76c:	87 2f       	mov	r24, r23
 76e:	76 2f       	mov	r23, r22
 770:	05 c0       	rjmp	.+10     	; 0x77c <__floatsisf+0x5e>
 772:	66 23       	and	r22, r22
 774:	71 f0       	breq	.+28     	; 0x792 <__floatsisf+0x74>
 776:	96 e8       	ldi	r25, 0x86	; 134
 778:	86 2f       	mov	r24, r22
 77a:	70 e0       	ldi	r23, 0x00	; 0
 77c:	60 e0       	ldi	r22, 0x00	; 0
 77e:	2a f0       	brmi	.+10     	; 0x78a <__floatsisf+0x6c>
 780:	9a 95       	dec	r25
 782:	66 0f       	add	r22, r22
 784:	77 1f       	adc	r23, r23
 786:	88 1f       	adc	r24, r24
 788:	da f7       	brpl	.-10     	; 0x780 <__floatsisf+0x62>
 78a:	88 0f       	add	r24, r24
 78c:	96 95       	lsr	r25
 78e:	87 95       	ror	r24
 790:	97 f9       	bld	r25, 7
 792:	08 95       	ret

00000794 <__fp_inf>:
 794:	97 f9       	bld	r25, 7
 796:	9f 67       	ori	r25, 0x7F	; 127
 798:	80 e8       	ldi	r24, 0x80	; 128
 79a:	70 e0       	ldi	r23, 0x00	; 0
 79c:	60 e0       	ldi	r22, 0x00	; 0
 79e:	08 95       	ret

000007a0 <__fp_nan>:
 7a0:	9f ef       	ldi	r25, 0xFF	; 255
 7a2:	80 ec       	ldi	r24, 0xC0	; 192
 7a4:	08 95       	ret

000007a6 <__fp_pscA>:
 7a6:	00 24       	eor	r0, r0
 7a8:	0a 94       	dec	r0
 7aa:	16 16       	cp	r1, r22
 7ac:	17 06       	cpc	r1, r23
 7ae:	18 06       	cpc	r1, r24
 7b0:	09 06       	cpc	r0, r25
 7b2:	08 95       	ret

000007b4 <__fp_pscB>:
 7b4:	00 24       	eor	r0, r0
 7b6:	0a 94       	dec	r0
 7b8:	12 16       	cp	r1, r18
 7ba:	13 06       	cpc	r1, r19
 7bc:	14 06       	cpc	r1, r20
 7be:	05 06       	cpc	r0, r21
 7c0:	08 95       	ret

000007c2 <__fp_round>:
 7c2:	09 2e       	mov	r0, r25
 7c4:	03 94       	inc	r0
 7c6:	00 0c       	add	r0, r0
 7c8:	11 f4       	brne	.+4      	; 0x7ce <__fp_round+0xc>
 7ca:	88 23       	and	r24, r24
 7cc:	52 f0       	brmi	.+20     	; 0x7e2 <__fp_round+0x20>
 7ce:	bb 0f       	add	r27, r27
 7d0:	40 f4       	brcc	.+16     	; 0x7e2 <__fp_round+0x20>
 7d2:	bf 2b       	or	r27, r31
 7d4:	11 f4       	brne	.+4      	; 0x7da <__fp_round+0x18>
 7d6:	60 ff       	sbrs	r22, 0
 7d8:	04 c0       	rjmp	.+8      	; 0x7e2 <__fp_round+0x20>
 7da:	6f 5f       	subi	r22, 0xFF	; 255
 7dc:	7f 4f       	sbci	r23, 0xFF	; 255
 7de:	8f 4f       	sbci	r24, 0xFF	; 255
 7e0:	9f 4f       	sbci	r25, 0xFF	; 255
 7e2:	08 95       	ret

000007e4 <__fp_split3>:
 7e4:	57 fd       	sbrc	r21, 7
 7e6:	90 58       	subi	r25, 0x80	; 128
 7e8:	44 0f       	add	r20, r20
 7ea:	55 1f       	adc	r21, r21
 7ec:	59 f0       	breq	.+22     	; 0x804 <__fp_splitA+0x10>
 7ee:	5f 3f       	cpi	r21, 0xFF	; 255
 7f0:	71 f0       	breq	.+28     	; 0x80e <__fp_splitA+0x1a>
 7f2:	47 95       	ror	r20

000007f4 <__fp_splitA>:
 7f4:	88 0f       	add	r24, r24
 7f6:	97 fb       	bst	r25, 7
 7f8:	99 1f       	adc	r25, r25
 7fa:	61 f0       	breq	.+24     	; 0x814 <__fp_splitA+0x20>
 7fc:	9f 3f       	cpi	r25, 0xFF	; 255
 7fe:	79 f0       	breq	.+30     	; 0x81e <__fp_splitA+0x2a>
 800:	87 95       	ror	r24
 802:	08 95       	ret
 804:	12 16       	cp	r1, r18
 806:	13 06       	cpc	r1, r19
 808:	14 06       	cpc	r1, r20
 80a:	55 1f       	adc	r21, r21
 80c:	f2 cf       	rjmp	.-28     	; 0x7f2 <__fp_split3+0xe>
 80e:	46 95       	lsr	r20
 810:	f1 df       	rcall	.-30     	; 0x7f4 <__fp_splitA>
 812:	08 c0       	rjmp	.+16     	; 0x824 <__fp_splitA+0x30>
 814:	16 16       	cp	r1, r22
 816:	17 06       	cpc	r1, r23
 818:	18 06       	cpc	r1, r24
 81a:	99 1f       	adc	r25, r25
 81c:	f1 cf       	rjmp	.-30     	; 0x800 <__fp_splitA+0xc>
 81e:	86 95       	lsr	r24
 820:	71 05       	cpc	r23, r1
 822:	61 05       	cpc	r22, r1
 824:	08 94       	sec
 826:	08 95       	ret

00000828 <__fp_zero>:
 828:	e8 94       	clt

0000082a <__fp_szero>:
 82a:	bb 27       	eor	r27, r27
 82c:	66 27       	eor	r22, r22
 82e:	77 27       	eor	r23, r23
 830:	cb 01       	movw	r24, r22
 832:	97 f9       	bld	r25, 7
 834:	08 95       	ret

00000836 <__mulsf3>:
 836:	0e 94 2e 04 	call	0x85c	; 0x85c <__mulsf3x>
 83a:	0c 94 e1 03 	jmp	0x7c2	; 0x7c2 <__fp_round>
 83e:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <__fp_pscA>
 842:	38 f0       	brcs	.+14     	; 0x852 <__mulsf3+0x1c>
 844:	0e 94 da 03 	call	0x7b4	; 0x7b4 <__fp_pscB>
 848:	20 f0       	brcs	.+8      	; 0x852 <__mulsf3+0x1c>
 84a:	95 23       	and	r25, r21
 84c:	11 f0       	breq	.+4      	; 0x852 <__mulsf3+0x1c>
 84e:	0c 94 ca 03 	jmp	0x794	; 0x794 <__fp_inf>
 852:	0c 94 d0 03 	jmp	0x7a0	; 0x7a0 <__fp_nan>
 856:	11 24       	eor	r1, r1
 858:	0c 94 15 04 	jmp	0x82a	; 0x82a <__fp_szero>

0000085c <__mulsf3x>:
 85c:	0e 94 f2 03 	call	0x7e4	; 0x7e4 <__fp_split3>
 860:	70 f3       	brcs	.-36     	; 0x83e <__mulsf3+0x8>

00000862 <__mulsf3_pse>:
 862:	95 9f       	mul	r25, r21
 864:	c1 f3       	breq	.-16     	; 0x856 <__mulsf3+0x20>
 866:	95 0f       	add	r25, r21
 868:	50 e0       	ldi	r21, 0x00	; 0
 86a:	55 1f       	adc	r21, r21
 86c:	62 9f       	mul	r22, r18
 86e:	f0 01       	movw	r30, r0
 870:	72 9f       	mul	r23, r18
 872:	bb 27       	eor	r27, r27
 874:	f0 0d       	add	r31, r0
 876:	b1 1d       	adc	r27, r1
 878:	63 9f       	mul	r22, r19
 87a:	aa 27       	eor	r26, r26
 87c:	f0 0d       	add	r31, r0
 87e:	b1 1d       	adc	r27, r1
 880:	aa 1f       	adc	r26, r26
 882:	64 9f       	mul	r22, r20
 884:	66 27       	eor	r22, r22
 886:	b0 0d       	add	r27, r0
 888:	a1 1d       	adc	r26, r1
 88a:	66 1f       	adc	r22, r22
 88c:	82 9f       	mul	r24, r18
 88e:	22 27       	eor	r18, r18
 890:	b0 0d       	add	r27, r0
 892:	a1 1d       	adc	r26, r1
 894:	62 1f       	adc	r22, r18
 896:	73 9f       	mul	r23, r19
 898:	b0 0d       	add	r27, r0
 89a:	a1 1d       	adc	r26, r1
 89c:	62 1f       	adc	r22, r18
 89e:	83 9f       	mul	r24, r19
 8a0:	a0 0d       	add	r26, r0
 8a2:	61 1d       	adc	r22, r1
 8a4:	22 1f       	adc	r18, r18
 8a6:	74 9f       	mul	r23, r20
 8a8:	33 27       	eor	r19, r19
 8aa:	a0 0d       	add	r26, r0
 8ac:	61 1d       	adc	r22, r1
 8ae:	23 1f       	adc	r18, r19
 8b0:	84 9f       	mul	r24, r20
 8b2:	60 0d       	add	r22, r0
 8b4:	21 1d       	adc	r18, r1
 8b6:	82 2f       	mov	r24, r18
 8b8:	76 2f       	mov	r23, r22
 8ba:	6a 2f       	mov	r22, r26
 8bc:	11 24       	eor	r1, r1
 8be:	9f 57       	subi	r25, 0x7F	; 127
 8c0:	50 40       	sbci	r21, 0x00	; 0
 8c2:	9a f0       	brmi	.+38     	; 0x8ea <__mulsf3_pse+0x88>
 8c4:	f1 f0       	breq	.+60     	; 0x902 <__mulsf3_pse+0xa0>
 8c6:	88 23       	and	r24, r24
 8c8:	4a f0       	brmi	.+18     	; 0x8dc <__mulsf3_pse+0x7a>
 8ca:	ee 0f       	add	r30, r30
 8cc:	ff 1f       	adc	r31, r31
 8ce:	bb 1f       	adc	r27, r27
 8d0:	66 1f       	adc	r22, r22
 8d2:	77 1f       	adc	r23, r23
 8d4:	88 1f       	adc	r24, r24
 8d6:	91 50       	subi	r25, 0x01	; 1
 8d8:	50 40       	sbci	r21, 0x00	; 0
 8da:	a9 f7       	brne	.-22     	; 0x8c6 <__mulsf3_pse+0x64>
 8dc:	9e 3f       	cpi	r25, 0xFE	; 254
 8de:	51 05       	cpc	r21, r1
 8e0:	80 f0       	brcs	.+32     	; 0x902 <__mulsf3_pse+0xa0>
 8e2:	0c 94 ca 03 	jmp	0x794	; 0x794 <__fp_inf>
 8e6:	0c 94 15 04 	jmp	0x82a	; 0x82a <__fp_szero>
 8ea:	5f 3f       	cpi	r21, 0xFF	; 255
 8ec:	e4 f3       	brlt	.-8      	; 0x8e6 <__mulsf3_pse+0x84>
 8ee:	98 3e       	cpi	r25, 0xE8	; 232
 8f0:	d4 f3       	brlt	.-12     	; 0x8e6 <__mulsf3_pse+0x84>
 8f2:	86 95       	lsr	r24
 8f4:	77 95       	ror	r23
 8f6:	67 95       	ror	r22
 8f8:	b7 95       	ror	r27
 8fa:	f7 95       	ror	r31
 8fc:	e7 95       	ror	r30
 8fe:	9f 5f       	subi	r25, 0xFF	; 255
 900:	c1 f7       	brne	.-16     	; 0x8f2 <__mulsf3_pse+0x90>
 902:	fe 2b       	or	r31, r30
 904:	88 0f       	add	r24, r24
 906:	91 1d       	adc	r25, r1
 908:	96 95       	lsr	r25
 90a:	87 95       	ror	r24
 90c:	97 f9       	bld	r25, 7
 90e:	08 95       	ret

00000910 <dtostrf>:
 910:	ef 92       	push	r14
 912:	0f 93       	push	r16
 914:	1f 93       	push	r17
 916:	cf 93       	push	r28
 918:	df 93       	push	r29
 91a:	e8 01       	movw	r28, r16
 91c:	47 fd       	sbrc	r20, 7
 91e:	16 c0       	rjmp	.+44     	; 0x94c <dtostrf+0x3c>
 920:	34 e0       	ldi	r19, 0x04	; 4
 922:	04 2e       	mov	r0, r20
 924:	00 0c       	add	r0, r0
 926:	55 0b       	sbc	r21, r21
 928:	57 ff       	sbrs	r21, 7
 92a:	03 c0       	rjmp	.+6      	; 0x932 <dtostrf+0x22>
 92c:	51 95       	neg	r21
 92e:	41 95       	neg	r20
 930:	51 09       	sbc	r21, r1
 932:	e3 2e       	mov	r14, r19
 934:	02 2f       	mov	r16, r18
 936:	24 2f       	mov	r18, r20
 938:	ae 01       	movw	r20, r28
 93a:	0e 94 a8 04 	call	0x950	; 0x950 <dtoa_prf>
 93e:	ce 01       	movw	r24, r28
 940:	df 91       	pop	r29
 942:	cf 91       	pop	r28
 944:	1f 91       	pop	r17
 946:	0f 91       	pop	r16
 948:	ef 90       	pop	r14
 94a:	08 95       	ret
 94c:	34 e1       	ldi	r19, 0x14	; 20
 94e:	e9 cf       	rjmp	.-46     	; 0x922 <dtostrf+0x12>

00000950 <dtoa_prf>:
 950:	8f 92       	push	r8
 952:	9f 92       	push	r9
 954:	af 92       	push	r10
 956:	bf 92       	push	r11
 958:	cf 92       	push	r12
 95a:	df 92       	push	r13
 95c:	ef 92       	push	r14
 95e:	ff 92       	push	r15
 960:	0f 93       	push	r16
 962:	1f 93       	push	r17
 964:	cf 93       	push	r28
 966:	df 93       	push	r29
 968:	cd b7       	in	r28, 0x3d	; 61
 96a:	de b7       	in	r29, 0x3e	; 62
 96c:	29 97       	sbiw	r28, 0x09	; 9
 96e:	0f b6       	in	r0, 0x3f	; 63
 970:	f8 94       	cli
 972:	de bf       	out	0x3e, r29	; 62
 974:	0f be       	out	0x3f, r0	; 63
 976:	cd bf       	out	0x3d, r28	; 61
 978:	6a 01       	movw	r12, r20
 97a:	f2 2e       	mov	r15, r18
 97c:	b0 2e       	mov	r11, r16
 97e:	2b e3       	ldi	r18, 0x3B	; 59
 980:	20 17       	cp	r18, r16
 982:	08 f4       	brcc	.+2      	; 0x986 <dtoa_prf+0x36>
 984:	5f c0       	rjmp	.+190    	; 0xa44 <dtoa_prf+0xf4>
 986:	11 e0       	ldi	r17, 0x01	; 1
 988:	10 0f       	add	r17, r16
 98a:	01 2f       	mov	r16, r17
 98c:	27 e0       	ldi	r18, 0x07	; 7
 98e:	ae 01       	movw	r20, r28
 990:	4f 5f       	subi	r20, 0xFF	; 255
 992:	5f 4f       	sbci	r21, 0xFF	; 255
 994:	0e 94 29 06 	call	0xc52	; 0xc52 <__ftoa_engine>
 998:	bc 01       	movw	r22, r24
 99a:	39 81       	ldd	r19, Y+1	; 0x01
 99c:	83 2f       	mov	r24, r19
 99e:	89 70       	andi	r24, 0x09	; 9
 9a0:	81 30       	cpi	r24, 0x01	; 1
 9a2:	09 f4       	brne	.+2      	; 0x9a6 <dtoa_prf+0x56>
 9a4:	51 c0       	rjmp	.+162    	; 0xa48 <dtoa_prf+0xf8>
 9a6:	e1 fc       	sbrc	r14, 1
 9a8:	51 c0       	rjmp	.+162    	; 0xa4c <dtoa_prf+0xfc>
 9aa:	9e 2d       	mov	r25, r14
 9ac:	91 70       	andi	r25, 0x01	; 1
 9ae:	e0 fc       	sbrc	r14, 0
 9b0:	90 e2       	ldi	r25, 0x20	; 32
 9b2:	ae 2d       	mov	r26, r14
 9b4:	a0 71       	andi	r26, 0x10	; 16
 9b6:	83 2f       	mov	r24, r19
 9b8:	88 70       	andi	r24, 0x08	; 8
 9ba:	33 ff       	sbrs	r19, 3
 9bc:	5a c0       	rjmp	.+180    	; 0xa72 <dtoa_prf+0x122>
 9be:	91 11       	cpse	r25, r1
 9c0:	47 c0       	rjmp	.+142    	; 0xa50 <dtoa_prf+0x100>
 9c2:	83 e0       	ldi	r24, 0x03	; 3
 9c4:	8f 15       	cp	r24, r15
 9c6:	08 f0       	brcs	.+2      	; 0x9ca <dtoa_prf+0x7a>
 9c8:	45 c0       	rjmp	.+138    	; 0xa54 <dtoa_prf+0x104>
 9ca:	f8 1a       	sub	r15, r24
 9cc:	a1 11       	cpse	r26, r1
 9ce:	08 c0       	rjmp	.+16     	; 0x9e0 <dtoa_prf+0x90>
 9d0:	f6 01       	movw	r30, r12
 9d2:	8f 2d       	mov	r24, r15
 9d4:	20 e2       	ldi	r18, 0x20	; 32
 9d6:	81 11       	cpse	r24, r1
 9d8:	3f c0       	rjmp	.+126    	; 0xa58 <dtoa_prf+0x108>
 9da:	cf 0c       	add	r12, r15
 9dc:	d1 1c       	adc	r13, r1
 9de:	f1 2c       	mov	r15, r1
 9e0:	99 23       	and	r25, r25
 9e2:	29 f0       	breq	.+10     	; 0x9ee <dtoa_prf+0x9e>
 9e4:	d6 01       	movw	r26, r12
 9e6:	9c 93       	st	X, r25
 9e8:	f6 01       	movw	r30, r12
 9ea:	31 96       	adiw	r30, 0x01	; 1
 9ec:	6f 01       	movw	r12, r30
 9ee:	c6 01       	movw	r24, r12
 9f0:	03 96       	adiw	r24, 0x03	; 3
 9f2:	e2 fe       	sbrs	r14, 2
 9f4:	34 c0       	rjmp	.+104    	; 0xa5e <dtoa_prf+0x10e>
 9f6:	2e e4       	ldi	r18, 0x4E	; 78
 9f8:	d6 01       	movw	r26, r12
 9fa:	2c 93       	st	X, r18
 9fc:	31 e4       	ldi	r19, 0x41	; 65
 9fe:	11 96       	adiw	r26, 0x01	; 1
 a00:	3c 93       	st	X, r19
 a02:	11 97       	sbiw	r26, 0x01	; 1
 a04:	12 96       	adiw	r26, 0x02	; 2
 a06:	2c 93       	st	X, r18
 a08:	fc 01       	movw	r30, r24
 a0a:	2f 2d       	mov	r18, r15
 a0c:	30 e2       	ldi	r19, 0x20	; 32
 a0e:	21 11       	cpse	r18, r1
 a10:	2d c0       	rjmp	.+90     	; 0xa6c <dtoa_prf+0x11c>
 a12:	8f 0d       	add	r24, r15
 a14:	91 1d       	adc	r25, r1
 a16:	dc 01       	movw	r26, r24
 a18:	1c 92       	st	X, r1
 a1a:	8e ef       	ldi	r24, 0xFE	; 254
 a1c:	9f ef       	ldi	r25, 0xFF	; 255
 a1e:	29 96       	adiw	r28, 0x09	; 9
 a20:	0f b6       	in	r0, 0x3f	; 63
 a22:	f8 94       	cli
 a24:	de bf       	out	0x3e, r29	; 62
 a26:	0f be       	out	0x3f, r0	; 63
 a28:	cd bf       	out	0x3d, r28	; 61
 a2a:	df 91       	pop	r29
 a2c:	cf 91       	pop	r28
 a2e:	1f 91       	pop	r17
 a30:	0f 91       	pop	r16
 a32:	ff 90       	pop	r15
 a34:	ef 90       	pop	r14
 a36:	df 90       	pop	r13
 a38:	cf 90       	pop	r12
 a3a:	bf 90       	pop	r11
 a3c:	af 90       	pop	r10
 a3e:	9f 90       	pop	r9
 a40:	8f 90       	pop	r8
 a42:	08 95       	ret
 a44:	1c e3       	ldi	r17, 0x3C	; 60
 a46:	a1 cf       	rjmp	.-190    	; 0x98a <dtoa_prf+0x3a>
 a48:	9d e2       	ldi	r25, 0x2D	; 45
 a4a:	b3 cf       	rjmp	.-154    	; 0x9b2 <dtoa_prf+0x62>
 a4c:	9b e2       	ldi	r25, 0x2B	; 43
 a4e:	b1 cf       	rjmp	.-158    	; 0x9b2 <dtoa_prf+0x62>
 a50:	84 e0       	ldi	r24, 0x04	; 4
 a52:	b8 cf       	rjmp	.-144    	; 0x9c4 <dtoa_prf+0x74>
 a54:	f1 2c       	mov	r15, r1
 a56:	ba cf       	rjmp	.-140    	; 0x9cc <dtoa_prf+0x7c>
 a58:	21 93       	st	Z+, r18
 a5a:	81 50       	subi	r24, 0x01	; 1
 a5c:	bc cf       	rjmp	.-136    	; 0x9d6 <dtoa_prf+0x86>
 a5e:	2e e6       	ldi	r18, 0x6E	; 110
 a60:	f6 01       	movw	r30, r12
 a62:	20 83       	st	Z, r18
 a64:	31 e6       	ldi	r19, 0x61	; 97
 a66:	31 83       	std	Z+1, r19	; 0x01
 a68:	22 83       	std	Z+2, r18	; 0x02
 a6a:	ce cf       	rjmp	.-100    	; 0xa08 <dtoa_prf+0xb8>
 a6c:	31 93       	st	Z+, r19
 a6e:	21 50       	subi	r18, 0x01	; 1
 a70:	ce cf       	rjmp	.-100    	; 0xa0e <dtoa_prf+0xbe>
 a72:	23 2f       	mov	r18, r19
 a74:	24 70       	andi	r18, 0x04	; 4
 a76:	32 ff       	sbrs	r19, 2
 a78:	41 c0       	rjmp	.+130    	; 0xafc <dtoa_prf+0x1ac>
 a7a:	91 11       	cpse	r25, r1
 a7c:	2f c0       	rjmp	.+94     	; 0xadc <dtoa_prf+0x18c>
 a7e:	23 e0       	ldi	r18, 0x03	; 3
 a80:	2f 15       	cp	r18, r15
 a82:	10 f4       	brcc	.+4      	; 0xa88 <dtoa_prf+0x138>
 a84:	8f 2d       	mov	r24, r15
 a86:	82 1b       	sub	r24, r18
 a88:	a1 11       	cpse	r26, r1
 a8a:	08 c0       	rjmp	.+16     	; 0xa9c <dtoa_prf+0x14c>
 a8c:	f6 01       	movw	r30, r12
 a8e:	28 2f       	mov	r18, r24
 a90:	30 e2       	ldi	r19, 0x20	; 32
 a92:	21 11       	cpse	r18, r1
 a94:	25 c0       	rjmp	.+74     	; 0xae0 <dtoa_prf+0x190>
 a96:	c8 0e       	add	r12, r24
 a98:	d1 1c       	adc	r13, r1
 a9a:	80 e0       	ldi	r24, 0x00	; 0
 a9c:	99 23       	and	r25, r25
 a9e:	31 f0       	breq	.+12     	; 0xaac <dtoa_prf+0x15c>
 aa0:	f6 01       	movw	r30, r12
 aa2:	90 83       	st	Z, r25
 aa4:	96 01       	movw	r18, r12
 aa6:	2f 5f       	subi	r18, 0xFF	; 255
 aa8:	3f 4f       	sbci	r19, 0xFF	; 255
 aaa:	69 01       	movw	r12, r18
 aac:	96 01       	movw	r18, r12
 aae:	2d 5f       	subi	r18, 0xFD	; 253
 ab0:	3f 4f       	sbci	r19, 0xFF	; 255
 ab2:	e2 fe       	sbrs	r14, 2
 ab4:	18 c0       	rjmp	.+48     	; 0xae6 <dtoa_prf+0x196>
 ab6:	99 e4       	ldi	r25, 0x49	; 73
 ab8:	d6 01       	movw	r26, r12
 aba:	9c 93       	st	X, r25
 abc:	9e e4       	ldi	r25, 0x4E	; 78
 abe:	11 96       	adiw	r26, 0x01	; 1
 ac0:	9c 93       	st	X, r25
 ac2:	11 97       	sbiw	r26, 0x01	; 1
 ac4:	96 e4       	ldi	r25, 0x46	; 70
 ac6:	12 96       	adiw	r26, 0x02	; 2
 ac8:	9c 93       	st	X, r25
 aca:	f9 01       	movw	r30, r18
 acc:	98 2f       	mov	r25, r24
 ace:	40 e2       	ldi	r20, 0x20	; 32
 ad0:	91 11       	cpse	r25, r1
 ad2:	11 c0       	rjmp	.+34     	; 0xaf6 <dtoa_prf+0x1a6>
 ad4:	28 0f       	add	r18, r24
 ad6:	31 1d       	adc	r19, r1
 ad8:	d9 01       	movw	r26, r18
 ada:	9e cf       	rjmp	.-196    	; 0xa18 <dtoa_prf+0xc8>
 adc:	24 e0       	ldi	r18, 0x04	; 4
 ade:	d0 cf       	rjmp	.-96     	; 0xa80 <dtoa_prf+0x130>
 ae0:	31 93       	st	Z+, r19
 ae2:	21 50       	subi	r18, 0x01	; 1
 ae4:	d6 cf       	rjmp	.-84     	; 0xa92 <dtoa_prf+0x142>
 ae6:	99 e6       	ldi	r25, 0x69	; 105
 ae8:	f6 01       	movw	r30, r12
 aea:	90 83       	st	Z, r25
 aec:	9e e6       	ldi	r25, 0x6E	; 110
 aee:	91 83       	std	Z+1, r25	; 0x01
 af0:	96 e6       	ldi	r25, 0x66	; 102
 af2:	92 83       	std	Z+2, r25	; 0x02
 af4:	ea cf       	rjmp	.-44     	; 0xaca <dtoa_prf+0x17a>
 af6:	41 93       	st	Z+, r20
 af8:	91 50       	subi	r25, 0x01	; 1
 afa:	ea cf       	rjmp	.-44     	; 0xad0 <dtoa_prf+0x180>
 afc:	41 e0       	ldi	r20, 0x01	; 1
 afe:	50 e0       	ldi	r21, 0x00	; 0
 b00:	91 11       	cpse	r25, r1
 b02:	02 c0       	rjmp	.+4      	; 0xb08 <dtoa_prf+0x1b8>
 b04:	40 e0       	ldi	r20, 0x00	; 0
 b06:	50 e0       	ldi	r21, 0x00	; 0
 b08:	16 16       	cp	r1, r22
 b0a:	17 06       	cpc	r1, r23
 b0c:	0c f0       	brlt	.+2      	; 0xb10 <dtoa_prf+0x1c0>
 b0e:	75 c0       	rjmp	.+234    	; 0xbfa <dtoa_prf+0x2aa>
 b10:	fb 01       	movw	r30, r22
 b12:	31 96       	adiw	r30, 0x01	; 1
 b14:	e4 0f       	add	r30, r20
 b16:	f5 1f       	adc	r31, r21
 b18:	bb 20       	and	r11, r11
 b1a:	09 f4       	brne	.+2      	; 0xb1e <dtoa_prf+0x1ce>
 b1c:	71 c0       	rjmp	.+226    	; 0xc00 <dtoa_prf+0x2b0>
 b1e:	4b 2d       	mov	r20, r11
 b20:	50 e0       	ldi	r21, 0x00	; 0
 b22:	4f 5f       	subi	r20, 0xFF	; 255
 b24:	5f 4f       	sbci	r21, 0xFF	; 255
 b26:	4e 0f       	add	r20, r30
 b28:	5f 1f       	adc	r21, r31
 b2a:	ef 2d       	mov	r30, r15
 b2c:	f0 e0       	ldi	r31, 0x00	; 0
 b2e:	4e 17       	cp	r20, r30
 b30:	5f 07       	cpc	r21, r31
 b32:	14 f4       	brge	.+4      	; 0xb38 <dtoa_prf+0x1e8>
 b34:	2f 2d       	mov	r18, r15
 b36:	24 1b       	sub	r18, r20
 b38:	8e 2d       	mov	r24, r14
 b3a:	88 71       	andi	r24, 0x18	; 24
 b3c:	41 f4       	brne	.+16     	; 0xb4e <dtoa_prf+0x1fe>
 b3e:	f6 01       	movw	r30, r12
 b40:	82 2f       	mov	r24, r18
 b42:	40 e2       	ldi	r20, 0x20	; 32
 b44:	81 11       	cpse	r24, r1
 b46:	5f c0       	rjmp	.+190    	; 0xc06 <dtoa_prf+0x2b6>
 b48:	c2 0e       	add	r12, r18
 b4a:	d1 1c       	adc	r13, r1
 b4c:	20 e0       	ldi	r18, 0x00	; 0
 b4e:	99 23       	and	r25, r25
 b50:	29 f0       	breq	.+10     	; 0xb5c <dtoa_prf+0x20c>
 b52:	f6 01       	movw	r30, r12
 b54:	90 83       	st	Z, r25
 b56:	c6 01       	movw	r24, r12
 b58:	01 96       	adiw	r24, 0x01	; 1
 b5a:	6c 01       	movw	r12, r24
 b5c:	a1 11       	cpse	r26, r1
 b5e:	08 c0       	rjmp	.+16     	; 0xb70 <dtoa_prf+0x220>
 b60:	f6 01       	movw	r30, r12
 b62:	82 2f       	mov	r24, r18
 b64:	90 e3       	ldi	r25, 0x30	; 48
 b66:	81 11       	cpse	r24, r1
 b68:	51 c0       	rjmp	.+162    	; 0xc0c <dtoa_prf+0x2bc>
 b6a:	c2 0e       	add	r12, r18
 b6c:	d1 1c       	adc	r13, r1
 b6e:	20 e0       	ldi	r18, 0x00	; 0
 b70:	01 2f       	mov	r16, r17
 b72:	06 0f       	add	r16, r22
 b74:	9a 81       	ldd	r25, Y+2	; 0x02
 b76:	a3 2f       	mov	r26, r19
 b78:	a0 71       	andi	r26, 0x10	; 16
 b7a:	aa 2e       	mov	r10, r26
 b7c:	34 ff       	sbrs	r19, 4
 b7e:	03 c0       	rjmp	.+6      	; 0xb86 <dtoa_prf+0x236>
 b80:	91 33       	cpi	r25, 0x31	; 49
 b82:	09 f4       	brne	.+2      	; 0xb86 <dtoa_prf+0x236>
 b84:	01 50       	subi	r16, 0x01	; 1
 b86:	10 16       	cp	r1, r16
 b88:	0c f0       	brlt	.+2      	; 0xb8c <dtoa_prf+0x23c>
 b8a:	43 c0       	rjmp	.+134    	; 0xc12 <dtoa_prf+0x2c2>
 b8c:	09 30       	cpi	r16, 0x09	; 9
 b8e:	08 f0       	brcs	.+2      	; 0xb92 <dtoa_prf+0x242>
 b90:	08 e0       	ldi	r16, 0x08	; 8
 b92:	ab 01       	movw	r20, r22
 b94:	77 ff       	sbrs	r23, 7
 b96:	02 c0       	rjmp	.+4      	; 0xb9c <dtoa_prf+0x24c>
 b98:	40 e0       	ldi	r20, 0x00	; 0
 b9a:	50 e0       	ldi	r21, 0x00	; 0
 b9c:	fb 01       	movw	r30, r22
 b9e:	31 96       	adiw	r30, 0x01	; 1
 ba0:	e4 1b       	sub	r30, r20
 ba2:	f5 0b       	sbc	r31, r21
 ba4:	a1 e0       	ldi	r26, 0x01	; 1
 ba6:	b0 e0       	ldi	r27, 0x00	; 0
 ba8:	ac 0f       	add	r26, r28
 baa:	bd 1f       	adc	r27, r29
 bac:	ea 0f       	add	r30, r26
 bae:	fb 1f       	adc	r31, r27
 bb0:	3e e2       	ldi	r19, 0x2E	; 46
 bb2:	4b 01       	movw	r8, r22
 bb4:	80 1a       	sub	r8, r16
 bb6:	91 08       	sbc	r9, r1
 bb8:	0b 2d       	mov	r16, r11
 bba:	10 e0       	ldi	r17, 0x00	; 0
 bbc:	11 95       	neg	r17
 bbe:	01 95       	neg	r16
 bc0:	11 09       	sbc	r17, r1
 bc2:	4f 3f       	cpi	r20, 0xFF	; 255
 bc4:	bf ef       	ldi	r27, 0xFF	; 255
 bc6:	5b 07       	cpc	r21, r27
 bc8:	21 f4       	brne	.+8      	; 0xbd2 <dtoa_prf+0x282>
 bca:	d6 01       	movw	r26, r12
 bcc:	3c 93       	st	X, r19
 bce:	11 96       	adiw	r26, 0x01	; 1
 bd0:	6d 01       	movw	r12, r26
 bd2:	64 17       	cp	r22, r20
 bd4:	75 07       	cpc	r23, r21
 bd6:	fc f0       	brlt	.+62     	; 0xc16 <dtoa_prf+0x2c6>
 bd8:	84 16       	cp	r8, r20
 bda:	95 06       	cpc	r9, r21
 bdc:	e4 f4       	brge	.+56     	; 0xc16 <dtoa_prf+0x2c6>
 bde:	80 81       	ld	r24, Z
 be0:	41 50       	subi	r20, 0x01	; 1
 be2:	51 09       	sbc	r21, r1
 be4:	31 96       	adiw	r30, 0x01	; 1
 be6:	d6 01       	movw	r26, r12
 be8:	11 96       	adiw	r26, 0x01	; 1
 bea:	7d 01       	movw	r14, r26
 bec:	40 17       	cp	r20, r16
 bee:	51 07       	cpc	r21, r17
 bf0:	a4 f0       	brlt	.+40     	; 0xc1a <dtoa_prf+0x2ca>
 bf2:	d6 01       	movw	r26, r12
 bf4:	8c 93       	st	X, r24
 bf6:	67 01       	movw	r12, r14
 bf8:	e4 cf       	rjmp	.-56     	; 0xbc2 <dtoa_prf+0x272>
 bfa:	e1 e0       	ldi	r30, 0x01	; 1
 bfc:	f0 e0       	ldi	r31, 0x00	; 0
 bfe:	8a cf       	rjmp	.-236    	; 0xb14 <dtoa_prf+0x1c4>
 c00:	40 e0       	ldi	r20, 0x00	; 0
 c02:	50 e0       	ldi	r21, 0x00	; 0
 c04:	90 cf       	rjmp	.-224    	; 0xb26 <dtoa_prf+0x1d6>
 c06:	41 93       	st	Z+, r20
 c08:	81 50       	subi	r24, 0x01	; 1
 c0a:	9c cf       	rjmp	.-200    	; 0xb44 <dtoa_prf+0x1f4>
 c0c:	91 93       	st	Z+, r25
 c0e:	81 50       	subi	r24, 0x01	; 1
 c10:	aa cf       	rjmp	.-172    	; 0xb66 <dtoa_prf+0x216>
 c12:	01 e0       	ldi	r16, 0x01	; 1
 c14:	be cf       	rjmp	.-132    	; 0xb92 <dtoa_prf+0x242>
 c16:	80 e3       	ldi	r24, 0x30	; 48
 c18:	e3 cf       	rjmp	.-58     	; 0xbe0 <dtoa_prf+0x290>
 c1a:	64 17       	cp	r22, r20
 c1c:	75 07       	cpc	r23, r21
 c1e:	31 f4       	brne	.+12     	; 0xc2c <dtoa_prf+0x2dc>
 c20:	96 33       	cpi	r25, 0x36	; 54
 c22:	90 f4       	brcc	.+36     	; 0xc48 <dtoa_prf+0x2f8>
 c24:	95 33       	cpi	r25, 0x35	; 53
 c26:	11 f4       	brne	.+4      	; 0xc2c <dtoa_prf+0x2dc>
 c28:	aa 20       	and	r10, r10
 c2a:	71 f0       	breq	.+28     	; 0xc48 <dtoa_prf+0x2f8>
 c2c:	f6 01       	movw	r30, r12
 c2e:	80 83       	st	Z, r24
 c30:	f7 01       	movw	r30, r14
 c32:	82 2f       	mov	r24, r18
 c34:	90 e2       	ldi	r25, 0x20	; 32
 c36:	81 11       	cpse	r24, r1
 c38:	09 c0       	rjmp	.+18     	; 0xc4c <dtoa_prf+0x2fc>
 c3a:	f7 01       	movw	r30, r14
 c3c:	e2 0f       	add	r30, r18
 c3e:	f1 1d       	adc	r31, r1
 c40:	10 82       	st	Z, r1
 c42:	80 e0       	ldi	r24, 0x00	; 0
 c44:	90 e0       	ldi	r25, 0x00	; 0
 c46:	eb ce       	rjmp	.-554    	; 0xa1e <dtoa_prf+0xce>
 c48:	81 e3       	ldi	r24, 0x31	; 49
 c4a:	f0 cf       	rjmp	.-32     	; 0xc2c <dtoa_prf+0x2dc>
 c4c:	91 93       	st	Z+, r25
 c4e:	81 50       	subi	r24, 0x01	; 1
 c50:	f2 cf       	rjmp	.-28     	; 0xc36 <dtoa_prf+0x2e6>

00000c52 <__ftoa_engine>:
 c52:	28 30       	cpi	r18, 0x08	; 8
 c54:	08 f0       	brcs	.+2      	; 0xc58 <__ftoa_engine+0x6>
 c56:	27 e0       	ldi	r18, 0x07	; 7
 c58:	33 27       	eor	r19, r19
 c5a:	da 01       	movw	r26, r20
 c5c:	99 0f       	add	r25, r25
 c5e:	31 1d       	adc	r19, r1
 c60:	87 fd       	sbrc	r24, 7
 c62:	91 60       	ori	r25, 0x01	; 1
 c64:	00 96       	adiw	r24, 0x00	; 0
 c66:	61 05       	cpc	r22, r1
 c68:	71 05       	cpc	r23, r1
 c6a:	39 f4       	brne	.+14     	; 0xc7a <__ftoa_engine+0x28>
 c6c:	32 60       	ori	r19, 0x02	; 2
 c6e:	2e 5f       	subi	r18, 0xFE	; 254
 c70:	3d 93       	st	X+, r19
 c72:	30 e3       	ldi	r19, 0x30	; 48
 c74:	2a 95       	dec	r18
 c76:	e1 f7       	brne	.-8      	; 0xc70 <__ftoa_engine+0x1e>
 c78:	08 95       	ret
 c7a:	9f 3f       	cpi	r25, 0xFF	; 255
 c7c:	30 f0       	brcs	.+12     	; 0xc8a <__ftoa_engine+0x38>
 c7e:	80 38       	cpi	r24, 0x80	; 128
 c80:	71 05       	cpc	r23, r1
 c82:	61 05       	cpc	r22, r1
 c84:	09 f0       	breq	.+2      	; 0xc88 <__ftoa_engine+0x36>
 c86:	3c 5f       	subi	r19, 0xFC	; 252
 c88:	3c 5f       	subi	r19, 0xFC	; 252
 c8a:	3d 93       	st	X+, r19
 c8c:	91 30       	cpi	r25, 0x01	; 1
 c8e:	08 f0       	brcs	.+2      	; 0xc92 <__ftoa_engine+0x40>
 c90:	80 68       	ori	r24, 0x80	; 128
 c92:	91 1d       	adc	r25, r1
 c94:	df 93       	push	r29
 c96:	cf 93       	push	r28
 c98:	1f 93       	push	r17
 c9a:	0f 93       	push	r16
 c9c:	ff 92       	push	r15
 c9e:	ef 92       	push	r14
 ca0:	19 2f       	mov	r17, r25
 ca2:	98 7f       	andi	r25, 0xF8	; 248
 ca4:	96 95       	lsr	r25
 ca6:	e9 2f       	mov	r30, r25
 ca8:	96 95       	lsr	r25
 caa:	96 95       	lsr	r25
 cac:	e9 0f       	add	r30, r25
 cae:	ff 27       	eor	r31, r31
 cb0:	ea 51       	subi	r30, 0x1A	; 26
 cb2:	ff 4f       	sbci	r31, 0xFF	; 255
 cb4:	99 27       	eor	r25, r25
 cb6:	33 27       	eor	r19, r19
 cb8:	ee 24       	eor	r14, r14
 cba:	ff 24       	eor	r15, r15
 cbc:	a7 01       	movw	r20, r14
 cbe:	e7 01       	movw	r28, r14
 cc0:	05 90       	lpm	r0, Z+
 cc2:	08 94       	sec
 cc4:	07 94       	ror	r0
 cc6:	28 f4       	brcc	.+10     	; 0xcd2 <__ftoa_engine+0x80>
 cc8:	36 0f       	add	r19, r22
 cca:	e7 1e       	adc	r14, r23
 ccc:	f8 1e       	adc	r15, r24
 cce:	49 1f       	adc	r20, r25
 cd0:	51 1d       	adc	r21, r1
 cd2:	66 0f       	add	r22, r22
 cd4:	77 1f       	adc	r23, r23
 cd6:	88 1f       	adc	r24, r24
 cd8:	99 1f       	adc	r25, r25
 cda:	06 94       	lsr	r0
 cdc:	a1 f7       	brne	.-24     	; 0xcc6 <__ftoa_engine+0x74>
 cde:	05 90       	lpm	r0, Z+
 ce0:	07 94       	ror	r0
 ce2:	28 f4       	brcc	.+10     	; 0xcee <__ftoa_engine+0x9c>
 ce4:	e7 0e       	add	r14, r23
 ce6:	f8 1e       	adc	r15, r24
 ce8:	49 1f       	adc	r20, r25
 cea:	56 1f       	adc	r21, r22
 cec:	c1 1d       	adc	r28, r1
 cee:	77 0f       	add	r23, r23
 cf0:	88 1f       	adc	r24, r24
 cf2:	99 1f       	adc	r25, r25
 cf4:	66 1f       	adc	r22, r22
 cf6:	06 94       	lsr	r0
 cf8:	a1 f7       	brne	.-24     	; 0xce2 <__ftoa_engine+0x90>
 cfa:	05 90       	lpm	r0, Z+
 cfc:	07 94       	ror	r0
 cfe:	28 f4       	brcc	.+10     	; 0xd0a <__ftoa_engine+0xb8>
 d00:	f8 0e       	add	r15, r24
 d02:	49 1f       	adc	r20, r25
 d04:	56 1f       	adc	r21, r22
 d06:	c7 1f       	adc	r28, r23
 d08:	d1 1d       	adc	r29, r1
 d0a:	88 0f       	add	r24, r24
 d0c:	99 1f       	adc	r25, r25
 d0e:	66 1f       	adc	r22, r22
 d10:	77 1f       	adc	r23, r23
 d12:	06 94       	lsr	r0
 d14:	a1 f7       	brne	.-24     	; 0xcfe <__ftoa_engine+0xac>
 d16:	05 90       	lpm	r0, Z+
 d18:	07 94       	ror	r0
 d1a:	20 f4       	brcc	.+8      	; 0xd24 <__ftoa_engine+0xd2>
 d1c:	49 0f       	add	r20, r25
 d1e:	56 1f       	adc	r21, r22
 d20:	c7 1f       	adc	r28, r23
 d22:	d8 1f       	adc	r29, r24
 d24:	99 0f       	add	r25, r25
 d26:	66 1f       	adc	r22, r22
 d28:	77 1f       	adc	r23, r23
 d2a:	88 1f       	adc	r24, r24
 d2c:	06 94       	lsr	r0
 d2e:	a9 f7       	brne	.-22     	; 0xd1a <__ftoa_engine+0xc8>
 d30:	84 91       	lpm	r24, Z
 d32:	10 95       	com	r17
 d34:	17 70       	andi	r17, 0x07	; 7
 d36:	41 f0       	breq	.+16     	; 0xd48 <__ftoa_engine+0xf6>
 d38:	d6 95       	lsr	r29
 d3a:	c7 95       	ror	r28
 d3c:	57 95       	ror	r21
 d3e:	47 95       	ror	r20
 d40:	f7 94       	ror	r15
 d42:	e7 94       	ror	r14
 d44:	1a 95       	dec	r17
 d46:	c1 f7       	brne	.-16     	; 0xd38 <__ftoa_engine+0xe6>
 d48:	ec e8       	ldi	r30, 0x8C	; 140
 d4a:	f0 e0       	ldi	r31, 0x00	; 0
 d4c:	68 94       	set
 d4e:	15 90       	lpm	r1, Z+
 d50:	15 91       	lpm	r17, Z+
 d52:	35 91       	lpm	r19, Z+
 d54:	65 91       	lpm	r22, Z+
 d56:	95 91       	lpm	r25, Z+
 d58:	05 90       	lpm	r0, Z+
 d5a:	7f e2       	ldi	r23, 0x2F	; 47
 d5c:	73 95       	inc	r23
 d5e:	e1 18       	sub	r14, r1
 d60:	f1 0a       	sbc	r15, r17
 d62:	43 0b       	sbc	r20, r19
 d64:	56 0b       	sbc	r21, r22
 d66:	c9 0b       	sbc	r28, r25
 d68:	d0 09       	sbc	r29, r0
 d6a:	c0 f7       	brcc	.-16     	; 0xd5c <__ftoa_engine+0x10a>
 d6c:	e1 0c       	add	r14, r1
 d6e:	f1 1e       	adc	r15, r17
 d70:	43 1f       	adc	r20, r19
 d72:	56 1f       	adc	r21, r22
 d74:	c9 1f       	adc	r28, r25
 d76:	d0 1d       	adc	r29, r0
 d78:	7e f4       	brtc	.+30     	; 0xd98 <__ftoa_engine+0x146>
 d7a:	70 33       	cpi	r23, 0x30	; 48
 d7c:	11 f4       	brne	.+4      	; 0xd82 <__ftoa_engine+0x130>
 d7e:	8a 95       	dec	r24
 d80:	e6 cf       	rjmp	.-52     	; 0xd4e <__ftoa_engine+0xfc>
 d82:	e8 94       	clt
 d84:	01 50       	subi	r16, 0x01	; 1
 d86:	30 f0       	brcs	.+12     	; 0xd94 <__ftoa_engine+0x142>
 d88:	08 0f       	add	r16, r24
 d8a:	0a f4       	brpl	.+2      	; 0xd8e <__ftoa_engine+0x13c>
 d8c:	00 27       	eor	r16, r16
 d8e:	02 17       	cp	r16, r18
 d90:	08 f4       	brcc	.+2      	; 0xd94 <__ftoa_engine+0x142>
 d92:	20 2f       	mov	r18, r16
 d94:	23 95       	inc	r18
 d96:	02 2f       	mov	r16, r18
 d98:	7a 33       	cpi	r23, 0x3A	; 58
 d9a:	28 f0       	brcs	.+10     	; 0xda6 <__ftoa_engine+0x154>
 d9c:	79 e3       	ldi	r23, 0x39	; 57
 d9e:	7d 93       	st	X+, r23
 da0:	2a 95       	dec	r18
 da2:	e9 f7       	brne	.-6      	; 0xd9e <__ftoa_engine+0x14c>
 da4:	10 c0       	rjmp	.+32     	; 0xdc6 <__ftoa_engine+0x174>
 da6:	7d 93       	st	X+, r23
 da8:	2a 95       	dec	r18
 daa:	89 f6       	brne	.-94     	; 0xd4e <__ftoa_engine+0xfc>
 dac:	06 94       	lsr	r0
 dae:	97 95       	ror	r25
 db0:	67 95       	ror	r22
 db2:	37 95       	ror	r19
 db4:	17 95       	ror	r17
 db6:	17 94       	ror	r1
 db8:	e1 18       	sub	r14, r1
 dba:	f1 0a       	sbc	r15, r17
 dbc:	43 0b       	sbc	r20, r19
 dbe:	56 0b       	sbc	r21, r22
 dc0:	c9 0b       	sbc	r28, r25
 dc2:	d0 09       	sbc	r29, r0
 dc4:	98 f0       	brcs	.+38     	; 0xdec <__ftoa_engine+0x19a>
 dc6:	23 95       	inc	r18
 dc8:	7e 91       	ld	r23, -X
 dca:	73 95       	inc	r23
 dcc:	7a 33       	cpi	r23, 0x3A	; 58
 dce:	08 f0       	brcs	.+2      	; 0xdd2 <__ftoa_engine+0x180>
 dd0:	70 e3       	ldi	r23, 0x30	; 48
 dd2:	7c 93       	st	X, r23
 dd4:	20 13       	cpse	r18, r16
 dd6:	b8 f7       	brcc	.-18     	; 0xdc6 <__ftoa_engine+0x174>
 dd8:	7e 91       	ld	r23, -X
 dda:	70 61       	ori	r23, 0x10	; 16
 ddc:	7d 93       	st	X+, r23
 dde:	30 f0       	brcs	.+12     	; 0xdec <__ftoa_engine+0x19a>
 de0:	83 95       	inc	r24
 de2:	71 e3       	ldi	r23, 0x31	; 49
 de4:	7d 93       	st	X+, r23
 de6:	70 e3       	ldi	r23, 0x30	; 48
 de8:	2a 95       	dec	r18
 dea:	e1 f7       	brne	.-8      	; 0xde4 <__ftoa_engine+0x192>
 dec:	11 24       	eor	r1, r1
 dee:	ef 90       	pop	r14
 df0:	ff 90       	pop	r15
 df2:	0f 91       	pop	r16
 df4:	1f 91       	pop	r17
 df6:	cf 91       	pop	r28
 df8:	df 91       	pop	r29
 dfa:	99 27       	eor	r25, r25
 dfc:	87 fd       	sbrc	r24, 7
 dfe:	90 95       	com	r25
 e00:	08 95       	ret

00000e02 <_exit>:
 e02:	f8 94       	cli

00000e04 <__stop_program>:
 e04:	ff cf       	rjmp	.-2      	; 0xe04 <__stop_program>
