
---------- Begin Simulation Statistics ----------
final_tick                                22011227000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 214651                       # Simulator instruction rate (inst/s)
host_mem_usage                                4492092                       # Number of bytes of host memory used
host_op_rate                                   376949                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    71.86                       # Real time elapsed on the host
host_tick_rate                              306312504                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15424501                       # Number of instructions simulated
sim_ops                                      27087089                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022011                       # Number of seconds simulated
sim_ticks                                 22011227000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               85                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              277                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             55                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              55                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    277                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           41                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    5424501                       # Number of instructions committed
system.cpu0.committedOps                     10723628                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              8.115485                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2815429                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1337357                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        18048                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     775012                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          499                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       23865698                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.123221                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2659700                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          621                       # TLB misses on write requests
system.cpu0.numCycles                        44022454                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             267662      2.50%      2.50% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                8375287     78.10%     80.60% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   511      0.00%     80.60% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                  74419      0.69%     81.30% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                11826      0.11%     81.41% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.41% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.02%     81.43% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.43% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.43% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.43% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.43% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.43% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 11444      0.11%     81.53% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     81.53% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 39733      0.37%     81.90% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  1728      0.02%     81.92% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 36892      0.34%     82.26% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                34529      0.32%     82.59% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     82.59% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     82.59% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                2777      0.03%     82.61% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     82.61% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     82.61% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     82.61% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd              358      0.00%     82.61% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     82.61% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     82.61% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             3483      0.03%     82.65% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     82.65% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     82.65% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     82.65% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     82.65% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     82.65% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     82.65% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     82.65% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     82.65% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     82.65% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     82.65% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     82.65% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     82.65% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     82.65% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     82.65% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     82.65% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     82.65% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     82.65% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     82.65% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     82.65% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1054506      9.83%     92.48% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               702253      6.55%     99.03% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            68572      0.64%     99.67% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           35470      0.33%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                10723628                       # Class of committed instruction
system.cpu0.tickCycles                       20156756                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   85                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              4.402245                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5149653                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1469160                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2741                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     672208                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           95                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       11334663                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.227157                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4764053                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          280                       # TLB misses on write requests
system.cpu1.numCycles                        44022454                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16363461                       # Class of committed instruction
system.cpu1.tickCycles                       32687791                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158284                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        317592                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1115660                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2520                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2231384                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2520                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             132820                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45621                       # Transaction distribution
system.membus.trans_dist::CleanEvict           112663                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26488                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26488                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        132820                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       476900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       476900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 476900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     13115456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     13115456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13115456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159308                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159308    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              159308                       # Request fanout histogram
system.membus.reqLayer4.occupancy           538174500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          851714750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  22011227000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2144240                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2144240                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2144240                       # number of overall hits
system.cpu0.icache.overall_hits::total        2144240                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       515301                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        515301                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       515301                       # number of overall misses
system.cpu0.icache.overall_misses::total       515301                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  11058085000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  11058085000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  11058085000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  11058085000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2659541                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2659541                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2659541                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2659541                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.193756                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.193756                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.193756                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.193756                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 21459.467379                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21459.467379                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 21459.467379                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21459.467379                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       515285                       # number of writebacks
system.cpu0.icache.writebacks::total           515285                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       515301                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       515301                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       515301                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       515301                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  10542784000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  10542784000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  10542784000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  10542784000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.193756                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.193756                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.193756                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.193756                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 20459.467379                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 20459.467379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 20459.467379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 20459.467379                       # average overall mshr miss latency
system.cpu0.icache.replacements                515285                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2144240                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2144240                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       515301                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       515301                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  11058085000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  11058085000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2659541                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2659541                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.193756                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.193756                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 21459.467379                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21459.467379                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       515301                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       515301                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  10542784000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  10542784000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.193756                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.193756                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 20459.467379                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 20459.467379                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  22011227000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999339                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2659541                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           515301                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.161141                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999339                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999959                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999959                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         21791629                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        21791629                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22011227000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  22011227000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  22011227000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22011227000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  22011227000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22011227000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1726331                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1726331                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1727232                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1727232                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       301958                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        301958                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       303111                       # number of overall misses
system.cpu0.dcache.overall_misses::total       303111                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   8686589999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8686589999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   8686589999                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8686589999                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2028289                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2028289                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2030343                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2030343                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.148873                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.148873                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149291                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.149291                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28767.543827                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28767.543827                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28658.115341                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28658.115341                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           53                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    26.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       112690                       # number of writebacks
system.cpu0.dcache.writebacks::total           112690                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        54011                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        54011                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        54011                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        54011                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       247947                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       247947                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       248985                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       248985                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   6665971000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6665971000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   6722362000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6722362000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.122244                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.122244                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.122632                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.122632                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 26884.660835                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26884.660835                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 26999.064201                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26999.064201                       # average overall mshr miss latency
system.cpu0.dcache.replacements                248969                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1102694                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1102694                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       187724                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       187724                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   4937681500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4937681500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1290418                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1290418                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.145475                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.145475                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26302.878162                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26302.878162                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         6824                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6824                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       180900                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       180900                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   4587128500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4587128500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.140187                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.140187                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 25357.260918                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25357.260918                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       623637                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        623637                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       114234                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       114234                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   3748908499                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3748908499                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       737871                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       737871                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.154816                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.154816                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32817.799420                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32817.799420                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        47187                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        47187                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        67047                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        67047                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2078842500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2078842500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.090865                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.090865                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 31005.749698                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31005.749698                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          901                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          901                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1153                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1153                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.561344                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.561344                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     56391000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     56391000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 54326.589595                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 54326.589595                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  22011227000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999379                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1976217                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           248985                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.937093                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999379                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999961                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999961                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         16491729                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        16491729                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22011227000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  22011227000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  22011227000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4692923                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4692923                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4692923                       # number of overall hits
system.cpu1.icache.overall_hits::total        4692923                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        71066                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         71066                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        71066                       # number of overall misses
system.cpu1.icache.overall_misses::total        71066                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1308520000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1308520000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1308520000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1308520000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4763989                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4763989                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4763989                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4763989                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.014917                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.014917                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.014917                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.014917                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18412.743084                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18412.743084                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18412.743084                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18412.743084                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        71050                       # number of writebacks
system.cpu1.icache.writebacks::total            71050                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        71066                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        71066                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        71066                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        71066                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1237454000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1237454000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1237454000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1237454000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.014917                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.014917                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.014917                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.014917                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17412.743084                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17412.743084                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17412.743084                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17412.743084                       # average overall mshr miss latency
system.cpu1.icache.replacements                 71050                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4692923                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4692923                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        71066                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        71066                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1308520000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1308520000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4763989                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4763989                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.014917                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.014917                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18412.743084                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18412.743084                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        71066                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        71066                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1237454000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1237454000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.014917                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.014917                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17412.743084                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17412.743084                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  22011227000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999323                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4763989                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            71066                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            67.036121                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999323                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999958                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999958                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38182978                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38182978                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22011227000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  22011227000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  22011227000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22011227000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  22011227000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22011227000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1809682                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1809682                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1809739                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1809739                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       290917                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        290917                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       290974                       # number of overall misses
system.cpu1.dcache.overall_misses::total       290974                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   6776972000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6776972000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   6776972000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6776972000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2100599                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2100599                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2100713                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2100713                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.138492                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.138492                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.138512                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.138512                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 23295.207912                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 23295.207912                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 23290.644525                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 23290.644525                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       245601                       # number of writebacks
system.cpu1.dcache.writebacks::total           245601                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        10602                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10602                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        10602                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10602                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       280315                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       280315                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       280372                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       280372                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   6004973000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6004973000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   6005904000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6005904000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.133445                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.133445                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.133465                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.133465                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 21422.232132                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21422.232132                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 21421.197552                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21421.197552                       # average overall mshr miss latency
system.cpu1.dcache.replacements                280356                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1192492                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1192492                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       269895                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       269895                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   5733086000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5733086000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1462387                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1462387                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.184558                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.184558                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 21241.912596                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 21241.912596                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1466                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1466                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       268429                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       268429                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   5409696000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5409696000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.183555                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.183555                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 20153.172720                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20153.172720                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       617190                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        617190                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        21022                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        21022                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1043886000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1043886000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032939                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032939                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 49656.835696                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 49656.835696                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         9136                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         9136                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        11886                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11886                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    595277000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    595277000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.018624                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.018624                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 50082.197543                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 50082.197543                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data       931000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       931000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 16333.333333                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 16333.333333                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  22011227000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999359                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2090111                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           280372                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.454778                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999359                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999960                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999960                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17086076                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17086076                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22011227000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  22011227000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  22011227000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              455036                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              198265                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               66520                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              236595                       # number of demand (read+write) hits
system.l2.demand_hits::total                   956416                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             455036                       # number of overall hits
system.l2.overall_hits::.cpu0.data             198265                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              66520                       # number of overall hits
system.l2.overall_hits::.cpu1.data             236595                       # number of overall hits
system.l2.overall_hits::total                  956416                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             60265                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             50720                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4546                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             43777                       # number of demand (read+write) misses
system.l2.demand_misses::total                 159308                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            60265                       # number of overall misses
system.l2.overall_misses::.cpu0.data            50720                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4546                       # number of overall misses
system.l2.overall_misses::.cpu1.data            43777                       # number of overall misses
system.l2.overall_misses::total                159308                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4903412000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   4221454500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    376285000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3088074000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12589225500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4903412000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   4221454500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    376285000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3088074000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12589225500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          515301                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          248985                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           71066                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          280372                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1115724                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         515301                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         248985                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          71066                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         280372                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1115724                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.116951                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.203707                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.063969                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.156139                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.142784                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.116951                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.203707                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.063969                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.156139                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.142784                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81364.174894                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83230.569795                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82772.767268                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 70541.014688                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79024.440078                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81364.174894                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83230.569795                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82772.767268                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 70541.014688                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79024.440078                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               45621                       # number of writebacks
system.l2.writebacks::total                     45621                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        60265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        50720                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4546                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        43777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            159308                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        60265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        50720                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        43777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           159308                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4300762000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3714254500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    330825000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   2650304000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10996145500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4300762000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3714254500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    330825000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   2650304000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10996145500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.116951                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.203707                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.063969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.156139                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.142784                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.116951                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.203707                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.063969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.156139                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.142784                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71364.174894                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73230.569795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 72772.767268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 60541.014688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69024.440078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71364.174894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73230.569795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 72772.767268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 60541.014688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69024.440078                       # average overall mshr miss latency
system.l2.replacements                         160169                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       358291                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           358291                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       358291                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       358291                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       586335                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           586335                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       586335                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       586335                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          635                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           635                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            48101                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             4375                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 52476                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          18977                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           7511                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26488                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1452621500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    529305500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1981927000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        67078                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        11886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             78964                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.282909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.631920                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.335444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 76546.424619                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 70470.709626                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74823.580489                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        18977                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         7511                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26488                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1262851500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    454195500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1717047000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.282909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.631920                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.335444                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 66546.424619                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 60470.709626                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64823.580489                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        455036                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         66520                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             521556                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        60265                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4546                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            64811                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4903412000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    376285000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5279697000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       515301                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        71066                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         586367                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.116951                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.063969                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.110530                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81364.174894                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82772.767268                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81462.976964                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        60265                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4546                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        64811                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4300762000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    330825000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4631587000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.116951                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.063969                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.110530                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71364.174894                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 72772.767268                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71462.976964                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       150164                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       232220                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            382384                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        31743                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        36266                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           68009                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   2768833000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   2558768500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5327601500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       181907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       268486                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        450393                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.174501                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.135076                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.150999                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87226.569637                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 70555.575470                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78336.712788                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        31743                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        36266                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        68009                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   2451403000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   2196108500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4647511500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.174501                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.135076                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.150999                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 77226.569637                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 60555.575470                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68336.712788                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  22011227000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.892341                       # Cycle average of tags in use
system.l2.tags.total_refs                     2230749                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    161193                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.838994                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.393894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      180.049334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      238.493488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       49.290280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      523.665345                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.030658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.175829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.232904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.048135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.511392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998918                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          185                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          434                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          175                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  18012265                       # Number of tag accesses
system.l2.tags.data_accesses                 18012265                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22011227000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst       3856960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       3246080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        290944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2801728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10195712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3856960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       290944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4147904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2919744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2919744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          60265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          50720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          43777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        45621                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              45621                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        175226942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        147473832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         13217982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        127286316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             463205073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    175226942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     13217982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        188444924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      132647944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            132647944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      132647944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       175226942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       147473832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        13217982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       127286316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            595853016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     42682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     60265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     46949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     32656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000762523750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2543                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2543                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              335838                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              40167                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159308                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45621                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159308                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45621                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  14892                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2939                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1593                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1885956500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  722080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4593756500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13059.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31809.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    90725                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34351                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159308                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45621                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  126880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        61980                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    193.137915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.623045                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.455835                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        31387     50.64%     50.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16376     26.42%     77.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5080      8.20%     85.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2866      4.62%     89.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1923      3.10%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1050      1.69%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          705      1.14%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          458      0.74%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2135      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        61980                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.773889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     80.586215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1285     50.53%     50.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           681     26.78%     77.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           245      9.63%     86.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          110      4.33%     91.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           59      2.32%     93.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           43      1.69%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           23      0.90%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           20      0.79%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           17      0.67%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           11      0.43%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           10      0.39%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            6      0.24%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            5      0.20%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            4      0.16%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            3      0.12%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            5      0.20%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.04%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            3      0.12%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            5      0.20%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.04%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.04%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::928-959            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2543                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2543                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.771530                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.740414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.038643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1581     62.17%     62.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               75      2.95%     65.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              801     31.50%     96.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               65      2.56%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.63%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.16%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2543                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9242624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  953088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2729600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10195712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2919744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       419.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       124.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    463.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    132.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22011212000                       # Total gap between requests
system.mem_ctrls.avgGap                     107408.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3856960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      3004736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       290944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2089984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2729600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 175226942.141844242811                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 136509245.940719246864                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 13217981.896238677204                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 94950817.598673611879                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 124009442.999247610569                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        60265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        50720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4546                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        43777                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        45621                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1827207750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1660522250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    144445500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    961581000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 532320003250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30319.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32739.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31774.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     21965.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11668310.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            217634340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            115656420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           509838840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          107584200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1736972640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9356793390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        572906400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12617386230                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        573.225029                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1401445250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    734760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  19875021750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            224974260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            119557680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           521291400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          115048800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1736972640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9173039070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        727646880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12618530730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        573.277025                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1809823750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    734760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  19466643250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  22011227000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1036760                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       403912                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       586335                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          285582                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            78964                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           78964                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        586367                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       450393                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1545887                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       746939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       213182                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       841100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3347108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     65957504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     23147200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9095424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     33662272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              131862400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          160169                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2919744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1275893                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001975                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.044398                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1273373     99.80%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2520      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1275893                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2060318000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         421047020                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         106658381                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         373735982                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         773171060                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  22011227000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
