Analysis & Synthesis report for RV12LP
Thu Oct 11 00:18:00 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_div:div|state
 11. State Machine - |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_lsu:lsu|state
 12. Logic Cells Representing Combinational Loops
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Added for RAM Pass-Through Logic
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for riscv_core:core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][1]__1|altsyncram_eug1:auto_generated
 21. Source assignments for riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_0|altsyncram_sng1:auto_generated
 22. Source assignments for riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_1|altsyncram_sng1:auto_generated
 23. Source assignments for riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_2|altsyncram_sng1:auto_generated
 24. Parameter Settings for User Entity Instance: Top-level Entity: |riscv_top_ahb3lite
 25. Parameter Settings for User Entity Instance: riscv_core:core
 26. Parameter Settings for User Entity Instance: riscv_core:core|riscv_if:if_unit
 27. Parameter Settings for User Entity Instance: riscv_core:core|riscv_id:id_unit
 28. Parameter Settings for User Entity Instance: riscv_core:core|riscv_ex:ex_units
 29. Parameter Settings for User Entity Instance: riscv_core:core|riscv_ex:ex_units|riscv_alu:alu
 30. Parameter Settings for User Entity Instance: riscv_core:core|riscv_ex:ex_units|riscv_lsu:lsu
 31. Parameter Settings for User Entity Instance: riscv_core:core|riscv_ex:ex_units|riscv_bu:bu
 32. Parameter Settings for User Entity Instance: riscv_core:core|riscv_ex:ex_units|riscv_mul:mul
 33. Parameter Settings for User Entity Instance: riscv_core:core|riscv_ex:ex_units|riscv_div:div
 34. Parameter Settings for User Entity Instance: riscv_core:core|riscv_mem:mem_unit
 35. Parameter Settings for User Entity Instance: riscv_core:core|riscv_wb:wb_unit
 36. Parameter Settings for User Entity Instance: riscv_core:core|riscv_state1_10:cpu_state
 37. Parameter Settings for User Entity Instance: riscv_core:core|riscv_rf:int_rf
 38. Parameter Settings for User Entity Instance: riscv_core:core|riscv_bp:bp_unit
 39. Parameter Settings for User Entity Instance: riscv_core:core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst
 40. Parameter Settings for User Entity Instance: riscv_core:core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst|rl_ram_1r1w_generic:ram_inst
 41. Parameter Settings for User Entity Instance: riscv_core:core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][1]__1
 42. Parameter Settings for User Entity Instance: riscv_core:core|riscv_du:du_unit
 43. Parameter Settings for User Entity Instance: riscv_imem_ctrl:imem_ctrl_inst
 44. Parameter Settings for User Entity Instance: riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst
 45. Parameter Settings for User Entity Instance: riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst|rl_queue:rl_queue_inst
 46. Parameter Settings for User Entity Instance: riscv_imem_ctrl:imem_ctrl_inst|riscv_memmisaligned:misaligned_inst
 47. Parameter Settings for User Entity Instance: riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst
 48. Parameter Settings for User Entity Instance: riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst
 49. Parameter Settings for User Entity Instance: riscv_imem_ctrl:imem_ctrl_inst|riscv_pmpchk:pmpchk_inst
 50. Parameter Settings for User Entity Instance: riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst
 51. Parameter Settings for User Entity Instance: riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst
 52. Parameter Settings for User Entity Instance: riscv_imem_ctrl:imem_ctrl_inst|biu_mux:biu_mux_inst
 53. Parameter Settings for User Entity Instance: riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst
 54. Parameter Settings for User Entity Instance: riscv_dmem_ctrl:dmem_ctrl_inst
 55. Parameter Settings for User Entity Instance: riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst
 56. Parameter Settings for User Entity Instance: riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst
 57. Parameter Settings for User Entity Instance: riscv_dmem_ctrl:dmem_ctrl_inst|riscv_memmisaligned:misaligned_inst
 58. Parameter Settings for User Entity Instance: riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst
 59. Parameter Settings for User Entity Instance: riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst
 60. Parameter Settings for User Entity Instance: riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst
 61. Parameter Settings for User Entity Instance: riscv_dmem_ctrl:dmem_ctrl_inst|riscv_dext:dext_inst
 62. Parameter Settings for User Entity Instance: riscv_dmem_ctrl:dmem_ctrl_inst|biu_mux:biu_mux_inst
 63. Parameter Settings for User Entity Instance: biu_ahb3lite:ibiu_inst
 64. Parameter Settings for User Entity Instance: biu_ahb3lite:dbiu_inst
 65. Parameter Settings for Inferred Entity Instance: riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_0
 66. Parameter Settings for Inferred Entity Instance: riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_1
 67. Parameter Settings for Inferred Entity Instance: riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_2
 68. Parameter Settings for Inferred Entity Instance: riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|lpm_mult:Mult0
 69. altsyncram Parameter Settings by Entity Instance
 70. lpm_mult Parameter Settings by Entity Instance
 71. Port Connectivity Checks: "riscv_dmem_ctrl:dmem_ctrl_inst|biu_mux:biu_mux_inst"
 72. Port Connectivity Checks: "riscv_dmem_ctrl:dmem_ctrl_inst|riscv_dext:dext_inst"
 73. Port Connectivity Checks: "riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst"
 74. Port Connectivity Checks: "riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst"
 75. Port Connectivity Checks: "riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst"
 76. Port Connectivity Checks: "riscv_dmem_ctrl:dmem_ctrl_inst|riscv_memmisaligned:misaligned_inst"
 77. Port Connectivity Checks: "riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst"
 78. Port Connectivity Checks: "riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst"
 79. Port Connectivity Checks: "riscv_dmem_ctrl:dmem_ctrl_inst"
 80. Port Connectivity Checks: "riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst"
 81. Port Connectivity Checks: "riscv_imem_ctrl:imem_ctrl_inst|biu_mux:biu_mux_inst"
 82. Port Connectivity Checks: "riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst"
 83. Port Connectivity Checks: "riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst"
 84. Port Connectivity Checks: "riscv_imem_ctrl:imem_ctrl_inst|riscv_pmpchk:pmpchk_inst"
 85. Port Connectivity Checks: "riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst"
 86. Port Connectivity Checks: "riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst"
 87. Port Connectivity Checks: "riscv_imem_ctrl:imem_ctrl_inst|riscv_memmisaligned:misaligned_inst"
 88. Port Connectivity Checks: "riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst|rl_queue:rl_queue_inst"
 89. Port Connectivity Checks: "riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst"
 90. Port Connectivity Checks: "riscv_imem_ctrl:imem_ctrl_inst"
 91. Port Connectivity Checks: "riscv_core:core|riscv_du:du_unit"
 92. Port Connectivity Checks: "riscv_core:core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst"
 93. Port Connectivity Checks: "riscv_core:core|riscv_state1_10:cpu_state"
 94. Port Connectivity Checks: "riscv_core:core|riscv_ex:ex_units|riscv_lsu:lsu"
 95. Elapsed Time Per Partition
 96. Analysis & Synthesis Messages
 97. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 11 00:17:59 2018            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; RV12LP                                           ;
; Top-level Entity Name              ; riscv_top_ahb3lite                               ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; 23,989                                           ;
;     Total combinational functions  ; 22,509                                           ;
;     Dedicated logic registers      ; 3,921                                            ;
; Total registers                    ; 3921                                             ;
; Total pins                         ; 458                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 11,264                                           ;
; Embedded Multiplier 9-bit elements ; 8                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C70F896C6       ;                    ;
; Top-level entity name                                                      ; riscv_top_ahb3lite ; RV12LP             ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+-----------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+-----------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; proc/ahb3lite/riscv_top_ahb3lite.sv     ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/riscv_top_ahb3lite.sv     ;         ;
; proc/ahb3lite/biu_ahb3lite.sv           ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/ahb3lite/biu_ahb3lite.sv           ;         ;
; proc/core/memory/riscv_pmpchk.sv        ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_pmpchk.sv        ;         ;
; proc/core/memory/riscv_pmachk.sv        ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_pmachk.sv        ;         ;
; proc/core/memory/riscv_mmu.sv           ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_mmu.sv           ;         ;
; proc/core/memory/riscv_memmisaligned.sv ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_memmisaligned.sv ;         ;
; proc/core/memory/riscv_membuf.sv        ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_membuf.sv        ;         ;
; proc/core/memory/riscv_imem_ctrl.sv     ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_imem_ctrl.sv     ;         ;
; proc/core/memory/riscv_dmem_ctrl.sv     ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/riscv_dmem_ctrl.sv     ;         ;
; proc/core/memory/biu_mux.sv             ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/core/memory/biu_mux.sv             ;         ;
; proc/core/cache/riscv_dext.sv           ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/core/cache/riscv_dext.sv           ;         ;
; ram/rl_ram_1r1w.sv                      ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_ram_1r1w.sv                      ;         ;
; ram/rl_ram_1r1w_generic.sv              ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_ram_1r1w_generic.sv              ;         ;
; ram/rl_queue.sv                         ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/ram/rl_queue.sv                         ;         ;
; proc/pkg/riscv_state1.10_pkg.sv         ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/pkg/riscv_state1.10_pkg.sv         ;         ;
; proc/pkg/riscv_rv12_pkg.sv              ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/pkg/riscv_rv12_pkg.sv              ;         ;
; proc/pkg/riscv_pma_pkg.sv               ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/pkg/riscv_pma_pkg.sv               ;         ;
; proc/pkg/riscv_opcodes_pkg.sv           ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/pkg/riscv_opcodes_pkg.sv           ;         ;
; proc/pkg/riscv_du_pkg.sv                ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/pkg/riscv_du_pkg.sv                ;         ;
; proc/pkg/biu_constants_pkg.sv           ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/pkg/biu_constants_pkg.sv           ;         ;
; proc/core/ex/riscv_mul.sv               ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_mul.sv               ;         ;
; proc/core/ex/riscv_lsu.sv               ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_lsu.sv               ;         ;
; proc/core/ex/riscv_div.sv               ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_div.sv               ;         ;
; proc/core/ex/riscv_bu.sv                ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_bu.sv                ;         ;
; proc/core/ex/riscv_alu.sv               ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/core/ex/riscv_alu.sv               ;         ;
; proc/core/riscv_wb.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_wb.sv                   ;         ;
; proc/core/riscv_state1.10.sv            ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_state1.10.sv            ;         ;
; proc/core/riscv_rf.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_rf.sv                   ;         ;
; proc/core/riscv_mem.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_mem.sv                  ;         ;
; proc/core/riscv_if.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_if.sv                   ;         ;
; proc/core/riscv_id.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_id.sv                   ;         ;
; proc/core/riscv_ex.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_ex.sv                   ;         ;
; proc/core/riscv_du.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_du.sv                   ;         ;
; proc/core/riscv_core.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_core.sv                 ;         ;
; proc/core/riscv_bp.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/core/riscv_bp.sv                   ;         ;
; proc/pkg/ahb3lite_pkg.sv                ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/UFMG/Matérias/ArqComp/proc/pkg/ahb3lite_pkg.sv                ;         ;
; altsyncram.tdf                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf            ;         ;
; stratix_ram_block.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc     ;         ;
; lpm_mux.inc                             ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc               ;         ;
; lpm_decode.inc                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc            ;         ;
; aglobal130.inc                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc            ;         ;
; a_rdenreg.inc                           ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc             ;         ;
; altrom.inc                              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                ;         ;
; altram.inc                              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                ;         ;
; altdpram.inc                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc              ;         ;
; db/altsyncram_eug1.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Documentos/UFMG/Matérias/ArqComp/db/altsyncram_eug1.tdf                  ;         ;
; db/altsyncram_sng1.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Documentos/UFMG/Matérias/ArqComp/db/altsyncram_sng1.tdf                  ;         ;
; lpm_mult.tdf                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf              ;         ;
; lpm_add_sub.inc                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc           ;         ;
; multcore.inc                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc              ;         ;
; bypassff.inc                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc              ;         ;
; altshift.inc                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc              ;         ;
; db/mult_l8t.tdf                         ; yes             ; Auto-Generated Megafunction  ; D:/Documentos/UFMG/Matérias/ArqComp/db/mult_l8t.tdf                         ;         ;
+-----------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 23,989 ;
;                                             ;        ;
; Total combinational functions               ; 22509  ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 11154  ;
;     -- 3 input functions                    ; 7981   ;
;     -- <=2 input functions                  ; 3374   ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 17073  ;
;     -- arithmetic mode                      ; 5436   ;
;                                             ;        ;
; Total registers                             ; 3921   ;
;     -- Dedicated logic registers            ; 3921   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 458    ;
; Total memory bits                           ; 11264  ;
; Embedded Multiplier 9-bit elements          ; 8      ;
; Maximum fan-out node                        ; HCLK   ;
; Maximum fan-out                             ; 4019   ;
; Total fan-out                               ; 92514  ;
; Average fan-out                             ; 3.43   ;
+---------------------------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                    ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |riscv_top_ahb3lite                                ; 22509 (1)         ; 3921 (0)     ; 11264       ; 8            ; 0       ; 4         ; 458  ; 0            ; |riscv_top_ahb3lite                                                                                                                                                    ; work         ;
;    |biu_ahb3lite:dbiu_inst|                        ; 80 (80)           ; 109 (109)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|biu_ahb3lite:dbiu_inst                                                                                                                             ; work         ;
;    |biu_ahb3lite:ibiu_inst|                        ; 79 (79)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|biu_ahb3lite:ibiu_inst                                                                                                                             ; work         ;
;    |riscv_core:core|                               ; 5747 (0)          ; 2553 (0)     ; 11264       ; 8            ; 0       ; 4         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_core:core                                                                                                                                    ; work         ;
;       |riscv_bp:bp_unit|                           ; 25 (13)           ; 13 (10)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_core:core|riscv_bp:bp_unit                                                                                                                   ; work         ;
;          |rl_ram_1r1w:bp_ram_inst|                 ; 12 (12)           ; 3 (3)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_core:core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst                                                                                           ; work         ;
;             |rl_ram_1r1w_generic:ram_inst|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_core:core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst|rl_ram_1r1w_generic:ram_inst                                                              ; work         ;
;                |altsyncram:mem_array[0][1]__1|     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_core:core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][1]__1                                ; work         ;
;                   |altsyncram_eug1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_core:core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][1]__1|altsyncram_eug1:auto_generated ; work         ;
;       |riscv_du:du_unit|                           ; 545 (545)         ; 259 (259)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_core:core|riscv_du:du_unit                                                                                                                   ; work         ;
;       |riscv_ex:ex_units|                          ; 2208 (266)        ; 419 (62)     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units                                                                                                                  ; work         ;
;          |riscv_alu:alu|                           ; 785 (785)         ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_alu:alu                                                                                                    ; work         ;
;          |riscv_bu:bu|                             ; 243 (243)         ; 82 (82)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_bu:bu                                                                                                      ; work         ;
;          |riscv_div:div|                           ; 434 (434)         ; 140 (140)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_div:div                                                                                                    ; work         ;
;          |riscv_lsu:lsu|                           ; 132 (132)         ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_lsu:lsu                                                                                                    ; work         ;
;          |riscv_mul:mul|                           ; 348 (269)         ; 33 (33)      ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_mul:mul                                                                                                    ; work         ;
;             |lpm_mult:Mult0|                       ; 79 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|lpm_mult:Mult0                                                                                     ; work         ;
;                |mult_l8t:auto_generated|           ; 79 (79)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|lpm_mult:Mult0|mult_l8t:auto_generated                                                             ; work         ;
;       |riscv_id:id_unit|                           ; 371 (371)         ; 146 (146)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_core:core|riscv_id:id_unit                                                                                                                   ; work         ;
;       |riscv_if:if_unit|                           ; 450 (450)         ; 187 (187)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_core:core|riscv_if:if_unit                                                                                                                   ; work         ;
;       |riscv_mem:mem_unit|                         ; 9 (9)             ; 135 (135)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_core:core|riscv_mem:mem_unit                                                                                                                 ; work         ;
;       |riscv_rf:int_rf|                            ; 9 (9)             ; 45 (45)      ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_core:core|riscv_rf:int_rf                                                                                                                    ; work         ;
;          |altsyncram:rf_rtl_0|                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_0                                                                                                ; work         ;
;             |altsyncram_sng1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_0|altsyncram_sng1:auto_generated                                                                 ; work         ;
;          |altsyncram:rf_rtl_1|                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_1                                                                                                ; work         ;
;             |altsyncram_sng1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_1|altsyncram_sng1:auto_generated                                                                 ; work         ;
;          |altsyncram:rf_rtl_2|                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_2                                                                                                ; work         ;
;             |altsyncram_sng1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_2|altsyncram_sng1:auto_generated                                                                 ; work         ;
;       |riscv_state1_10:cpu_state|                  ; 1967 (1967)       ; 1204 (1204)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_core:core|riscv_state1_10:cpu_state                                                                                                          ; work         ;
;       |riscv_wb:wb_unit|                           ; 163 (163)         ; 145 (145)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_core:core|riscv_wb:wb_unit                                                                                                                   ; work         ;
;    |riscv_dmem_ctrl:dmem_ctrl_inst|                ; 15340 (6)         ; 279 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst                                                                                                                     ; work         ;
;       |riscv_dext:dext_inst|                       ; 49 (49)           ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_dext:dext_inst                                                                                                ; work         ;
;       |riscv_membuf:membuf_inst|                   ; 216 (75)          ; 138 (2)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst                                                                                            ; work         ;
;          |rl_queue:rl_queue_inst|                  ; 141 (141)         ; 136 (136)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst                                                                     ; work         ;
;       |riscv_memmisaligned:misaligned_inst|        ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_memmisaligned:misaligned_inst                                                                                 ; work         ;
;       |riscv_mmu:mmu_inst|                         ; 0 (0)             ; 68 (68)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst                                                                                                  ; work         ;
;       |riscv_pmachk:pmachk_inst|                   ; 4648 (4648)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst                                                                                            ; work         ;
;       |riscv_pmpchk:pmpchk_inst|                   ; 10418 (10418)     ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst                                                                                            ; work         ;
;    |riscv_imem_ctrl:imem_ctrl_inst|                ; 1262 (51)         ; 937 (32)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst                                                                                                                     ; work         ;
;       |riscv_dext:dext_inst|                       ; 15 (15)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst                                                                                                ; work         ;
;       |riscv_membuf:nxt_pc_queue_inst|             ; 112 (40)          ; 69 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst                                                                                      ; work         ;
;          |rl_queue:rl_queue_inst|                  ; 72 (72)           ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst|rl_queue:rl_queue_inst                                                               ; work         ;
;       |riscv_memmisaligned:misaligned_inst|        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_memmisaligned:misaligned_inst                                                                                 ; work         ;
;       |riscv_mmu:mmu_inst|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst                                                                                                  ; work         ;
;       |riscv_pmachk:pmachk_inst|                   ; 228 (228)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst                                                                                            ; work         ;
;       |rl_queue:ext_vadr_queue_inst|               ; 285 (285)         ; 259 (259)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst                                                                                        ; work         ;
;       |rl_queue:parcel_queue_inst|                 ; 570 (570)         ; 538 (538)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst                                                                                          ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; riscv_core:core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][1]__1|altsyncram_eug1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 2            ; 4096         ; 2            ; 8192 ; None ;
; riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_0|altsyncram_sng1:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_1|altsyncram_sng1:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_2|altsyncram_sng1:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_div:div|state ;
+--------------+--------------+--------------+----------------------------------------------+
; Name         ; state.ST_CHK ; state.ST_RES ; state.ST_DIV                                 ;
+--------------+--------------+--------------+----------------------------------------------+
; state.ST_CHK ; 0            ; 0            ; 0                                            ;
; state.ST_DIV ; 1            ; 0            ; 1                                            ;
; state.ST_RES ; 1            ; 1            ; 0                                            ;
+--------------+--------------+--------------+----------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_lsu:lsu|state ;
+-------------------------------------------------------------------------------------------+
; Name                                                                                      ;
+-------------------------------------------------------------------------------------------+
; state.IDLE                                                                                ;
+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; riscv_dmem_ctrl:dmem_ctrl_inst|mem_err_o~0             ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Register name                                                                                    ; Reason for Removal                                                                                           ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; riscv_dmem_ctrl:dmem_ctrl_inst|riscv_dext:dext_inst|hold_mem_type[0..2]                          ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[0..31]                            ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_we                                  ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_type[0..2]                          ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|plock_o                                        ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|psize_o[0]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|psize_o[1]                                     ; Stuck at VCC due to stuck port data_in                                                                       ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|psize_o[2]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_du:du_unit|du_we_rf                                                        ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mstatus.sxl[1]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mstatus.hie                                        ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mnmivec[0,1]                                       ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mtvec[1]                                           ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mcounteren[3..31]                                  ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.medeleg[16..31]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mip.heip                                           ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mip.ueip                                           ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mip.htip                                           ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mip.utip                                           ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mip.hsip                                           ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mie.heie                                           ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mie.htie                                           ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mie.hsie                                           ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.uepc[0,1]                                          ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.stvec[1]                                           ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.scounteren[3..31]                                  ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.sedeleg[0..7,10..31]                               ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_ex:ex_units|riscv_lsu:lsu|lsu_stall                                        ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_lock                                ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_size[0]                             ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_size[1]                             ; Stuck at VCC due to stuck port data_in                                                                       ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_size[2]                             ; Stuck at GND due to stuck port data_in                                                                       ;
; biu_ahb3lite:ibiu_inst|biu_di_dly[0]                                                             ; Stuck at GND due to stuck port data_in                                                                       ;
; biu_ahb3lite:ibiu_inst|HWDATA[0]                                                                 ; Stuck at GND due to stuck port data_in                                                                       ;
; biu_ahb3lite:ibiu_inst|biu_di_dly[1..18]                                                         ; Stuck at GND due to stuck port data_in                                                                       ;
; biu_ahb3lite:ibiu_inst|HWDATA[1..18]                                                             ; Stuck at GND due to stuck port data_in                                                                       ;
; biu_ahb3lite:ibiu_inst|biu_di_dly[19..31]                                                        ; Stuck at GND due to stuck port data_in                                                                       ;
; biu_ahb3lite:ibiu_inst|HWDATA[19..31]                                                            ; Stuck at GND due to stuck port data_in                                                                       ;
; biu_ahb3lite:dbiu_inst|HSIZE[2]                                                                  ; Stuck at GND due to stuck port data_in                                                                       ;
; biu_ahb3lite:dbiu_inst|HBURST[0..2]                                                              ; Stuck at GND due to stuck port data_in                                                                       ;
; biu_ahb3lite:dbiu_inst|HPROT[2,3]                                                                ; Stuck at GND due to stuck port data_in                                                                       ;
; biu_ahb3lite:ibiu_inst|HWRITE                                                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; biu_ahb3lite:ibiu_inst|HSIZE[0,2]                                                                ; Stuck at GND due to stuck port data_in                                                                       ;
; biu_ahb3lite:ibiu_inst|HBURST[0..2]                                                              ; Stuck at GND due to stuck port data_in                                                                       ;
; biu_ahb3lite:ibiu_inst|HPROT[2,3]                                                                ; Stuck at GND due to stuck port data_in                                                                       ;
; biu_ahb3lite:ibiu_inst|HMASTLOCK                                                                 ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[0].reserved[0,1]                            ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[1].reserved[0,1]                            ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[2].reserved[0,1]                            ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[3].reserved[0,1]                            ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[4].reserved[0,1]                            ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[5].reserved[0,1]                            ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[6].reserved[0,1]                            ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[7].reserved[0,1]                            ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[8].reserved[0,1]                            ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[9].reserved[0,1]                            ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[10].reserved[0,1]                           ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[11].reserved[0,1]                           ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[12].reserved[0,1]                           ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[13].reserved[0,1]                           ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[14].reserved[0,1]                           ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[15].reserved[0,1]                           ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_ex:ex_units|riscv_lsu:lsu|dmem_size[2]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; biu_ahb3lite:ibiu_inst|HTRANS[1]                                                                 ; Merged with biu_ahb3lite:ibiu_inst|data_ena                                                                  ;
; riscv_dmem_ctrl:dmem_ctrl_inst|biu_mux:biu_mux_inst|selected_port[0]                             ; Merged with riscv_dmem_ctrl:dmem_ctrl_inst|biu_mux:biu_mux_inst|selected_port[-1]                            ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[0]                                      ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[0]                                                    ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[1]                                      ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[1]                                                    ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[2]                                      ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[2]                                                    ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[3]                                      ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[3]                                                    ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[4]                                      ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[4]                                                    ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[5]                                      ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[5]                                                    ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[6]                                      ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[6]                                                    ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[7]                                      ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[7]                                                    ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[8]                                      ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[8]                                                    ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[9]                                      ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[9]                                                    ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[10]                                     ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[10]                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[11]                                     ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[11]                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[12]                                     ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[12]                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[13]                                     ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[13]                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[14]                                     ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[14]                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[15]                                     ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[15]                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[16]                                     ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[16]                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[17]                                     ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[17]                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[18]                                     ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[18]                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[19]                                     ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[19]                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[20]                                     ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[20]                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[21]                                     ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[21]                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[22]                                     ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[22]                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[23]                                     ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[23]                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[24]                                     ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[24]                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[25]                                     ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[25]                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[26]                                     ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[26]                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[27]                                     ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[27]                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[28]                                     ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[28]                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[29]                                     ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[29]                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[30]                                     ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[30]                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[31]                                     ; Merged with riscv_imem_ctrl:imem_ctrl_inst|buf_adr_dly[31]                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|biu_mux:biu_mux_inst|selected_port[0]                             ; Merged with riscv_imem_ctrl:imem_ctrl_inst|biu_mux:biu_mux_inst|selected_port[-1]                            ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mstatus.xs[0]                                      ; Merged with riscv_core:core|riscv_state1_10:cpu_state|csr.mstatus.uxl[1]                                     ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mstatus.fs[0]                                      ; Merged with riscv_core:core|riscv_state1_10:cpu_state|csr.mstatus.uxl[1]                                     ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mstatus.xs[1]                                      ; Merged with riscv_core:core|riscv_state1_10:cpu_state|csr.mstatus.uxl[1]                                     ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mstatus.fs[1]                                      ; Merged with riscv_core:core|riscv_state1_10:cpu_state|csr.mstatus.uxl[1]                                     ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mie.utie                                           ; Merged with riscv_core:core|riscv_state1_10:cpu_state|csr.mie.ueie                                           ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mie.usie                                           ; Merged with riscv_core:core|riscv_state1_10:cpu_state|csr.mie.ueie                                           ;
; riscv_core:core|riscv_ex:ex_units|riscv_div:div|div_instr[2]                                     ; Merged with riscv_core:core|riscv_ex:ex_units|ex_instr[2]                                                    ;
; riscv_core:core|riscv_ex:ex_units|riscv_div:div|div_instr[3]                                     ; Merged with riscv_core:core|riscv_ex:ex_units|ex_instr[3]                                                    ;
; riscv_core:core|riscv_ex:ex_units|riscv_div:div|div_instr[4]                                     ; Merged with riscv_core:core|riscv_ex:ex_units|ex_instr[4]                                                    ;
; riscv_core:core|riscv_ex:ex_units|riscv_div:div|div_instr[5]                                     ; Merged with riscv_core:core|riscv_ex:ex_units|ex_instr[5]                                                    ;
; riscv_core:core|riscv_ex:ex_units|riscv_div:div|div_instr[6]                                     ; Merged with riscv_core:core|riscv_ex:ex_units|ex_instr[6]                                                    ;
; riscv_core:core|riscv_ex:ex_units|riscv_div:div|div_instr[12]                                    ; Merged with riscv_core:core|riscv_ex:ex_units|ex_instr[12]                                                   ;
; riscv_core:core|riscv_ex:ex_units|riscv_div:div|div_instr[13]                                    ; Merged with riscv_core:core|riscv_ex:ex_units|ex_instr[13]                                                   ;
; riscv_core:core|riscv_ex:ex_units|riscv_div:div|div_instr[14]                                    ; Merged with riscv_core:core|riscv_ex:ex_units|ex_instr[14]                                                   ;
; riscv_core:core|riscv_ex:ex_units|riscv_div:div|div_instr[25]                                    ; Merged with riscv_core:core|riscv_ex:ex_units|ex_instr[25]                                                   ;
; riscv_core:core|riscv_ex:ex_units|riscv_div:div|div_instr[26]                                    ; Merged with riscv_core:core|riscv_ex:ex_units|ex_instr[26]                                                   ;
; riscv_core:core|riscv_ex:ex_units|riscv_div:div|div_instr[27]                                    ; Merged with riscv_core:core|riscv_ex:ex_units|ex_instr[27]                                                   ;
; riscv_core:core|riscv_ex:ex_units|riscv_div:div|div_instr[28]                                    ; Merged with riscv_core:core|riscv_ex:ex_units|ex_instr[28]                                                   ;
; riscv_core:core|riscv_ex:ex_units|riscv_div:div|div_instr[29]                                    ; Merged with riscv_core:core|riscv_ex:ex_units|ex_instr[29]                                                   ;
; riscv_core:core|riscv_ex:ex_units|riscv_div:div|div_instr[30]                                    ; Merged with riscv_core:core|riscv_ex:ex_units|ex_instr[30]                                                   ;
; riscv_core:core|riscv_ex:ex_units|riscv_div:div|div_instr[31]                                    ; Merged with riscv_core:core|riscv_ex:ex_units|ex_instr[31]                                                   ;
; riscv_core:core|riscv_if:if_unit|parcel_exception[5,6,14]                                        ; Merged with riscv_core:core|riscv_if:if_unit|parcel_exception[15]                                            ;
; riscv_core:core|riscv_if:if_unit|parcel_exception[4,7,12]                                        ; Merged with riscv_core:core|riscv_if:if_unit|parcel_exception[13]                                            ;
; biu_ahb3lite:dbiu_inst|HTRANS[1]                                                                 ; Merged with biu_ahb3lite:dbiu_inst|data_ena                                                                  ;
; riscv_core:core|riscv_if:if_unit|pd_exception[14]                                                ; Merged with riscv_core:core|riscv_if:if_unit|pd_exception[15]                                                ;
; riscv_core:core|riscv_if:if_unit|pd_exception[12]                                                ; Merged with riscv_core:core|riscv_if:if_unit|pd_exception[13]                                                ;
; riscv_core:core|riscv_if:if_unit|pd_exception[4]                                                 ; Merged with riscv_core:core|riscv_if:if_unit|pd_exception[7]                                                 ;
; riscv_core:core|riscv_if:if_unit|pd_exception[5]                                                 ; Merged with riscv_core:core|riscv_if:if_unit|pd_exception[6]                                                 ;
; riscv_core:core|riscv_if:if_unit|pd_exception[6]                                                 ; Merged with riscv_core:core|riscv_if:if_unit|pd_exception[15]                                                ;
; riscv_core:core|riscv_if:if_unit|if_exception[14]                                                ; Merged with riscv_core:core|riscv_if:if_unit|if_exception[15]                                                ;
; riscv_core:core|riscv_if:if_unit|if_exception[4]                                                 ; Merged with riscv_core:core|riscv_if:if_unit|if_exception[7]                                                 ;
; riscv_core:core|riscv_if:if_unit|pd_exception[7]                                                 ; Merged with riscv_core:core|riscv_if:if_unit|pd_exception[13]                                                ;
; riscv_core:core|riscv_if:if_unit|if_exception[5,6]                                               ; Merged with riscv_core:core|riscv_if:if_unit|if_exception[15]                                                ;
; riscv_core:core|riscv_if:if_unit|if_exception[12]                                                ; Merged with riscv_core:core|riscv_if:if_unit|if_exception[13]                                                ;
; riscv_core:core|riscv_id:id_unit|id_exception[5,6,14]                                            ; Merged with riscv_core:core|riscv_id:id_unit|id_exception[15]                                                ;
; riscv_core:core|riscv_id:id_unit|id_exception[4]                                                 ; Merged with riscv_core:core|riscv_id:id_unit|id_exception[7]                                                 ;
; riscv_core:core|riscv_if:if_unit|if_exception[7]                                                 ; Merged with riscv_core:core|riscv_if:if_unit|if_exception[13]                                                ;
; riscv_core:core|riscv_ex:ex_units|riscv_bu:bu|bu_exception[5,6,14]                               ; Merged with riscv_core:core|riscv_ex:ex_units|riscv_bu:bu|bu_exception[15]                                   ;
; riscv_core:core|riscv_ex:ex_units|riscv_bu:bu|bu_exception[4]                                    ; Merged with riscv_core:core|riscv_ex:ex_units|riscv_bu:bu|bu_exception[7]                                    ;
; riscv_core:core|riscv_id:id_unit|id_exception[7,12]                                              ; Merged with riscv_core:core|riscv_id:id_unit|id_exception[13]                                                ;
; riscv_core:core|riscv_if:if_unit|parcel_exception[13]                                            ; Merged with riscv_core:core|riscv_if:if_unit|parcel_exception[15]                                            ;
; riscv_core:core|riscv_mem:mem_unit|mem_exception[6,14]                                           ; Merged with riscv_core:core|riscv_mem:mem_unit|mem_exception[15]                                             ;
; riscv_core:core|riscv_ex:ex_units|riscv_bu:bu|bu_exception[7,12]                                 ; Merged with riscv_core:core|riscv_ex:ex_units|riscv_bu:bu|bu_exception[13]                                   ;
; riscv_core:core|riscv_mem:mem_unit|mem_exception[5]                                              ; Merged with riscv_core:core|riscv_mem:mem_unit|mem_exception[15]                                             ;
; riscv_core:core|riscv_mem:mem_unit|mem_exception[4]                                              ; Merged with riscv_core:core|riscv_mem:mem_unit|mem_exception[13]                                             ;
; riscv_core:core|riscv_mem:mem_unit|mem_exception[7]                                              ; Merged with riscv_core:core|riscv_mem:mem_unit|mem_exception[12]                                             ;
; riscv_core:core|riscv_if:if_unit|pd_exception[13]                                                ; Merged with riscv_core:core|riscv_if:if_unit|pd_exception[15]                                                ;
; riscv_core:core|riscv_if:if_unit|if_exception[13]                                                ; Merged with riscv_core:core|riscv_if:if_unit|if_exception[15]                                                ;
; riscv_core:core|riscv_mem:mem_unit|mem_exception[12]                                             ; Merged with riscv_core:core|riscv_mem:mem_unit|mem_exception[13]                                             ;
; riscv_core:core|riscv_id:id_unit|id_exception[13]                                                ; Merged with riscv_core:core|riscv_id:id_unit|id_exception[15]                                                ;
; riscv_core:core|riscv_ex:ex_units|riscv_bu:bu|bu_exception[13]                                   ; Merged with riscv_core:core|riscv_ex:ex_units|riscv_bu:bu|bu_exception[15]                                   ;
; riscv_core:core|riscv_mem:mem_unit|mem_exception[13]                                             ; Merged with riscv_core:core|riscv_mem:mem_unit|mem_exception[15]                                             ;
; riscv_core:core|riscv_wb:wb_unit|wb_exception_o[12]                                              ; Merged with riscv_core:core|riscv_wb:wb_unit|wb_exception_o[14]                                              ;
; riscv_dmem_ctrl:dmem_ctrl_inst|riscv_dext:dext_inst|hold_mem_size[2]                             ; Merged with riscv_dmem_ctrl:dmem_ctrl_inst|riscv_dext:dext_inst|hold_mem_lock                                ;
; riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|psize_o[2]                                     ; Merged with riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|plock_o                                        ;
; riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst|queue_data[0][36] ; Merged with riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst|queue_data[0][33] ;
; riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst|queue_data[1][36] ; Merged with riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst|queue_data[1][33] ;
; riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[0][4]                       ; Merged with riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[0][3]                       ;
; riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[1][4]                       ; Merged with riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[1][3]                       ;
; riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[2][4]                       ; Merged with riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[2][3]                       ;
; riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[3][4]                       ; Merged with riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[3][3]                       ;
; riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[4][4]                       ; Merged with riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[4][3]                       ;
; riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[5][4]                       ; Merged with riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[5][3]                       ;
; riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[6][4]                       ; Merged with riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[6][3]                       ;
; riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[7][4]                       ; Merged with riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[7][3]                       ;
; riscv_dmem_ctrl:dmem_ctrl_inst|biu_mux:biu_mux_inst|fsm_state                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_dmem_ctrl:dmem_ctrl_inst|biu_mux:biu_mux_inst|selected_port[-1]                            ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_imem_ctrl:imem_ctrl_inst|biu_mux:biu_mux_inst|fsm_state                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_imem_ctrl:imem_ctrl_inst|biu_mux:biu_mux_inst|selected_port[-1]                            ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mstatus.uxl[1]                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mideleg[0]                                         ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mip.usip                                           ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mie.ueie                                           ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|state                                            ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|cnt[0,1]                                         ; Stuck at GND due to stuck port clock_enable                                                                  ;
; riscv_core:core|riscv_if:if_unit|parcel_exception[15]                                            ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_dmem_ctrl:dmem_ctrl_inst|biu_mux:biu_mux_inst|burst_cnt[0..3]                              ; Stuck at GND due to stuck port clock_enable                                                                  ;
; riscv_imem_ctrl:imem_ctrl_inst|biu_mux:biu_mux_inst|burst_cnt[0..3]                              ; Stuck at GND due to stuck port clock_enable                                                                  ;
; riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|mul_stall                                        ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_if:if_unit|pd_exception[15]                                                ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_if:if_unit|if_exception[15]                                                ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_id:id_unit|id_exception[15]                                                ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_ex:ex_units|riscv_bu:bu|bu_exception[15]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_mem:mem_unit|mem_exception[15]                                             ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_wb:wb_unit|wb_exception_o[13..15]                                          ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[7][1]                       ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_if:if_unit|if_instr[0,1]                                                   ; Stuck at VCC due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_id:id_unit|id_instr[0,1]                                                   ; Stuck at VCC due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_ex:ex_units|ex_instr[0,1]                                                  ; Stuck at VCC due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_mem:mem_unit|mem_instr[0,1]                                                ; Stuck at VCC due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_wb:wb_unit|wb_instr_o[0,1]                                                 ; Stuck at VCC due to stuck port data_in                                                                       ;
; riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst|queue_data[1][33] ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst|queue_data[0][33] ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|plock_o                                        ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_dmem_ctrl:dmem_ctrl_inst|riscv_dext:dext_inst|hold_mem_lock                                ; Stuck at GND due to stuck port data_in                                                                       ;
; biu_ahb3lite:dbiu_inst|HMASTLOCK                                                                 ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_core:core|riscv_du:du_unit|du_addr[0]                                                      ; Merged with riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[2]                                               ;
; riscv_core:core|riscv_du:du_unit|du_addr[1]                                                      ; Merged with riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[4]                                               ;
; riscv_core:core|riscv_du:du_unit|du_addr[2]                                                      ; Merged with riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[6]                                               ;
; riscv_core:core|riscv_du:du_unit|du_addr[3]                                                      ; Merged with riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[8]                                               ;
; riscv_core:core|riscv_du:du_unit|du_addr[4]                                                      ; Merged with riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[10]                                              ;
; riscv_core:core|riscv_ex:ex_units|riscv_lsu:lsu|state~5                                          ; Lost fanout                                                                                                  ;
; riscv_core:core|riscv_ex:ex_units|riscv_lsu:lsu|state~6                                          ; Lost fanout                                                                                                  ;
; riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[6][1]                       ; Stuck at GND due to stuck port data_in                                                                       ;
; riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[5][1]                       ; Stuck at GND due to stuck port data_in                                                                       ;
; biu_ahb3lite:ibiu_inst|burst_cnt[3]                                                              ; Stuck at GND due to stuck port data_in                                                                       ;
; biu_ahb3lite:dbiu_inst|burst_cnt[3]                                                              ; Stuck at GND due to stuck port data_in                                                                       ;
; Total Number of Removed Registers = 449                                                          ;                                                                                                              ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------+
; Register name                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                            ;
+--------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------+
; riscv_dmem_ctrl:dmem_ctrl_inst|biu_mux:biu_mux_inst|selected_port[-1]                            ; Stuck at GND              ; riscv_core:core|riscv_wb:wb_unit|wb_exception_o[15],                                              ;
;                                                                                                  ; due to stuck port data_in ; riscv_core:core|riscv_wb:wb_unit|wb_exception_o[14],                                              ;
;                                                                                                  ;                           ; riscv_core:core|riscv_wb:wb_unit|wb_exception_o[13],                                              ;
;                                                                                                  ;                           ; riscv_core:core|riscv_mem:mem_unit|mem_instr[0],                                                  ;
;                                                                                                  ;                           ; riscv_core:core|riscv_mem:mem_unit|mem_instr[1],                                                  ;
;                                                                                                  ;                           ; riscv_core:core|riscv_wb:wb_unit|wb_instr_o[0],                                                   ;
;                                                                                                  ;                           ; riscv_core:core|riscv_wb:wb_unit|wb_instr_o[1]                                                    ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mstatus.sxl[1]                                     ; Stuck at GND              ; riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|mul_stall,                                        ;
;                                                                                                  ; due to stuck port data_in ; riscv_core:core|riscv_id:id_unit|id_exception[15],                                                ;
;                                                                                                  ;                           ; riscv_core:core|riscv_id:id_unit|id_instr[0],                                                     ;
;                                                                                                  ;                           ; riscv_core:core|riscv_id:id_unit|id_instr[1],                                                     ;
;                                                                                                  ;                           ; riscv_core:core|riscv_ex:ex_units|ex_instr[0],                                                    ;
;                                                                                                  ;                           ; riscv_core:core|riscv_ex:ex_units|ex_instr[1]                                                     ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mip.heip                                           ; Stuck at GND              ; riscv_core:core|riscv_if:if_unit|parcel_exception[15],                                            ;
;                                                                                                  ; due to stuck port data_in ; riscv_core:core|riscv_if:if_unit|pd_exception[15],                                                ;
;                                                                                                  ;                           ; riscv_core:core|riscv_if:if_unit|if_exception[15],                                                ;
;                                                                                                  ;                           ; riscv_core:core|riscv_if:if_unit|if_instr[1],                                                     ;
;                                                                                                  ;                           ; riscv_core:core|riscv_if:if_unit|if_instr[0]                                                      ;
; riscv_dmem_ctrl:dmem_ctrl_inst|riscv_dext:dext_inst|hold_mem_type[0]                             ; Stuck at GND              ; biu_ahb3lite:dbiu_inst|HBURST[1], biu_ahb3lite:dbiu_inst|HBURST[0],                               ;
;                                                                                                  ; due to stuck port data_in ; riscv_dmem_ctrl:dmem_ctrl_inst|biu_mux:biu_mux_inst|burst_cnt[1],                                 ;
;                                                                                                  ;                           ; riscv_dmem_ctrl:dmem_ctrl_inst|biu_mux:biu_mux_inst|burst_cnt[0]                                  ;
; riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst|queue_data[1][33] ; Stuck at GND              ; riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst|queue_data[0][33], ;
;                                                                                                  ; due to stuck port data_in ; riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|plock_o,                                        ;
;                                                                                                  ;                           ; riscv_dmem_ctrl:dmem_ctrl_inst|riscv_dext:dext_inst|hold_mem_lock,                                ;
;                                                                                                  ;                           ; biu_ahb3lite:dbiu_inst|HMASTLOCK                                                                  ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_type[0]                             ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|HBURST[1], biu_ahb3lite:ibiu_inst|HBURST[0],                               ;
;                                                                                                  ; due to stuck port data_in ; riscv_imem_ctrl:imem_ctrl_inst|biu_mux:biu_mux_inst|burst_cnt[1],                                 ;
;                                                                                                  ;                           ; riscv_imem_ctrl:imem_ctrl_inst|biu_mux:biu_mux_inst|burst_cnt[0]                                  ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[11]                               ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[11], biu_ahb3lite:ibiu_inst|HWDATA[11],                         ;
;                                                                                                  ; due to stuck port data_in ; biu_ahb3lite:ibiu_inst|HBURST[2]                                                                  ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[19]                               ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[19], biu_ahb3lite:ibiu_inst|HWDATA[19],                         ;
;                                                                                                  ; due to stuck port data_in ; biu_ahb3lite:ibiu_inst|HPROT[2]                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[17]                               ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[17], biu_ahb3lite:ibiu_inst|HWDATA[17],                         ;
;                                                                                                  ; due to stuck port data_in ; biu_ahb3lite:ibiu_inst|HPROT[3]                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[5]                                ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[5], biu_ahb3lite:ibiu_inst|HWDATA[5],                           ;
;                                                                                                  ; due to stuck port data_in ; biu_ahb3lite:ibiu_inst|HSIZE[2]                                                                   ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mip.htip                                           ; Stuck at GND              ; riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[7][1],                       ;
;                                                                                                  ; due to stuck port data_in ; riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[6][1],                       ;
;                                                                                                  ;                           ; riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[5][1]                        ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[12]                               ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[12], biu_ahb3lite:ibiu_inst|HWDATA[12]                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[10]                               ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[10], biu_ahb3lite:ibiu_inst|HWDATA[10]                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[9]                                ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[9], biu_ahb3lite:ibiu_inst|HWDATA[9]                            ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[8]                                ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[8], biu_ahb3lite:ibiu_inst|HWDATA[8]                            ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[7]                                ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[7], biu_ahb3lite:ibiu_inst|HWDATA[7]                            ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[6]                                ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[6], biu_ahb3lite:ibiu_inst|HWDATA[6]                            ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[4]                                ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[4], biu_ahb3lite:ibiu_inst|HWDATA[4]                            ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[3]                                ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[3], biu_ahb3lite:ibiu_inst|HWDATA[3]                            ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[2]                                ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[2], biu_ahb3lite:ibiu_inst|HWDATA[2]                            ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[1]                                ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[1], biu_ahb3lite:ibiu_inst|HWDATA[1]                            ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[20]                               ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[20], biu_ahb3lite:ibiu_inst|HWDATA[20]                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[15]                               ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[15], biu_ahb3lite:ibiu_inst|HWDATA[15]                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[22]                               ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[22], biu_ahb3lite:ibiu_inst|HWDATA[22]                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[23]                               ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[23], biu_ahb3lite:ibiu_inst|HWDATA[23]                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[24]                               ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[24], biu_ahb3lite:ibiu_inst|HWDATA[24]                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[25]                               ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[25], biu_ahb3lite:ibiu_inst|HWDATA[25]                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[26]                               ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[26], biu_ahb3lite:ibiu_inst|HWDATA[26]                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[27]                               ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[27], biu_ahb3lite:ibiu_inst|HWDATA[27]                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[28]                               ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[28], biu_ahb3lite:ibiu_inst|HWDATA[28]                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[29]                               ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[29], biu_ahb3lite:ibiu_inst|HWDATA[29]                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[30]                               ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[30], biu_ahb3lite:ibiu_inst|HWDATA[30]                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[31]                               ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[31], biu_ahb3lite:ibiu_inst|HWDATA[31]                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[0]                                ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[0], biu_ahb3lite:ibiu_inst|HWDATA[0]                            ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[18]                               ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[18], biu_ahb3lite:ibiu_inst|HWDATA[18]                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[16]                               ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[16], biu_ahb3lite:ibiu_inst|HWDATA[16]                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[21]                               ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[21], biu_ahb3lite:ibiu_inst|HWDATA[21]                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[14]                               ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[14], biu_ahb3lite:ibiu_inst|HWDATA[14]                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_d[13]                               ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|biu_di_dly[13], biu_ahb3lite:ibiu_inst|HWDATA[13]                          ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|plock_o                                        ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|HMASTLOCK                                                                  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_dmem_ctrl:dmem_ctrl_inst|biu_mux:biu_mux_inst|fsm_state                                    ; Stuck at GND              ; biu_ahb3lite:dbiu_inst|burst_cnt[3]                                                               ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst|psize_o[0]                                     ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|HSIZE[0]                                                                   ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|biu_mux:biu_mux_inst|fsm_state                                    ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|burst_cnt[3]                                                               ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_we                                  ; Stuck at GND              ; biu_ahb3lite:ibiu_inst|HWRITE                                                                     ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                   ;
+--------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3921  ;
; Number of registers using Synchronous Clear  ; 805   ;
; Number of registers using Synchronous Load   ; 384   ;
; Number of registers using Asynchronous Clear ; 2998  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3436  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                           ;
+----------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                            ; Fan out ;
+----------------------------------------------------------------------------------------------+---------+
; biu_ahb3lite:ibiu_inst|HPROT[0]                                                              ; 1       ;
; biu_ahb3lite:ibiu_inst|HPROT[1]                                                              ; 1       ;
; biu_ahb3lite:dbiu_inst|HPROT[0]                                                              ; 1       ;
; biu_ahb3lite:dbiu_inst|HPROT[1]                                                              ; 1       ;
; riscv_core:core|riscv_ex:ex_units|riscv_bu:bu|bu_flush                                       ; 39      ;
; riscv_core:core|riscv_state1_10:cpu_state|st_flush                                           ; 80      ;
; riscv_core:core|riscv_if:if_unit|parcel_shift_register[4]                                    ; 3       ;
; riscv_core:core|riscv_if:if_unit|parcel_shift_register[1]                                    ; 36      ;
; riscv_core:core|riscv_if:if_unit|parcel_shift_register[0]                                    ; 36      ;
; riscv_core:core|riscv_state1_10:cpu_state|st_prv[1]                                          ; 15      ;
; riscv_core:core|riscv_state1_10:cpu_state|st_prv[0]                                          ; 16      ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mnmivec[2]                                     ; 2       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mnmivec[3]                                     ; 2       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mnmivec[4]                                     ; 2       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mnmivec[5]                                     ; 2       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mtvec[6]                                       ; 3       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.stvec[6]                                       ; 2       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mnmivec[6]                                     ; 2       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mtvec[7]                                       ; 3       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mnmivec[7]                                     ; 2       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mstatus.spp                                    ; 3       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mtvec[8]                                       ; 3       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.stvec[8]                                       ; 2       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mnmivec[8]                                     ; 2       ;
; riscv_core:core|riscv_ex:ex_units|riscv_bu:bu|bu_nxt_pc[9]                                   ; 2       ;
; riscv_core:core|riscv_id:id_unit|id_pc[9]                                                    ; 8       ;
; riscv_core:core|riscv_ex:ex_units|ex_pc[9]                                                   ; 4       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mstatus.mpp[0]                                 ; 2       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mstatus.mpp[1]                                 ; 2       ;
; riscv_core:core|riscv_mem:mem_unit|mem_bubble                                                ; 9       ;
; riscv_core:core|riscv_id:id_unit|id_bubble_r                                                 ; 12      ;
; riscv_core:core|riscv_ex:ex_units|riscv_div:div|div_bubble                                   ; 34      ;
; riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|mul_bubble                                   ; 34      ;
; riscv_core:core|riscv_ex:ex_units|riscv_lsu:lsu|lsu_bubble                                   ; 2       ;
; riscv_core:core|riscv_if:if_unit|parcel_shift_register[36]                                   ; 2       ;
; riscv_core:core|riscv_if:if_unit|if_instr[4]                                                 ; 23      ;
; riscv_core:core|riscv_ex:ex_units|riscv_alu:alu|alu_bubble                                   ; 1       ;
; riscv_core:core|riscv_if:if_unit|if_bubble                                                   ; 9       ;
; riscv_core:core|riscv_if:if_unit|parcel_shift_register[33]                                   ; 2       ;
; riscv_core:core|riscv_if:if_unit|parcel_shift_register[32]                                   ; 2       ;
; riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|empty_o                            ; 6       ;
; riscv_core:core|riscv_bp:bp_unit|if_parcel_pc_dly[9]                                         ; 2       ;
; riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst|rl_queue:rl_queue_inst|empty_o ; 36      ;
; riscv_core:core|riscv_if:if_unit|if_nxt_pc[9]                                                ; 5       ;
; riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst|empty_o       ; 73      ;
; riscv_core:core|riscv_wb:wb_unit|wb_bubble_o                                                 ; 2       ;
; riscv_core:core|riscv_wb:wb_unit|wb_instr_o[4]                                               ; 3       ;
; riscv_core:core|riscv_if:if_unit|if_pc[9]                                                    ; 6       ;
; riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[9]                                       ; 5       ;
; riscv_core:core|riscv_wb:wb_unit|wb_pc_o[9]                                                  ; 2       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mstatus.sxl[0]                                 ; 1       ;
; riscv_core:core|riscv_state1_10:cpu_state|csr.mstatus.uxl[0]                                 ; 2       ;
; riscv_core:core|riscv_if:if_unit|pd_pc[9]                                                    ; 4       ;
; riscv_core:core|riscv_mem:mem_unit|mem_pc[9]                                                 ; 2       ;
; Total number of inverted registers = 54                                                      ;         ;
+----------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                     ;
+-----------------------------------------------------+------------------------------------------+
; Register Name                                       ; RAM Name                                 ;
+-----------------------------------------------------+------------------------------------------+
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[0]  ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[1]  ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[2]  ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[3]  ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[4]  ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[5]  ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[6]  ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[7]  ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[8]  ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[9]  ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[10] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[11] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[12] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[13] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[14] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[15] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[16] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[17] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[18] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[19] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[20] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[21] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[22] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[23] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[24] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[25] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[26] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[27] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[28] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[29] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[30] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[31] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[32] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[33] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[34] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[35] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[36] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[37] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[38] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[39] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[40] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[41] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
; riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[42] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_0 ;
+-----------------------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                       ;
+--------------------------------------------------+------------------------------------------+------+
; Register Name                                    ; Megafunction                             ; Type ;
+--------------------------------------------------+------------------------------------------+------+
; riscv_core:core|riscv_rf:int_rf|dout1[0][0..31]  ; riscv_core:core|riscv_rf:int_rf|rf_rtl_1 ; RAM  ;
; riscv_core:core|riscv_rf:int_rf|dout2[0][0..31]  ; riscv_core:core|riscv_rf:int_rf|rf_rtl_2 ; RAM  ;
; riscv_core:core|riscv_rf:int_rf|rf[0..31][0..31] ; riscv_core:core|riscv_rf:int_rf|rf_rtl_2 ; RAM  ;
+--------------------------------------------------+------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|mul_r[18]                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_state1_10:cpu_state|csr.mstatus.sum                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_state1_10:cpu_state|csr.mie.seie                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_state1_10:cpu_state|csr.mcycle.l[0]                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.l[8]                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_if:if_unit|if_exception[1]                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_bu:bu|bu_exception[1]                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_mem:mem_unit|mem_exception[3]                                                    ;
; 3:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_if:if_unit|if_instr[9]                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |riscv_top_ahb3lite|biu_ahb3lite:dbiu_inst|HADDR[1]                                                                        ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |riscv_top_ahb3lite|biu_ahb3lite:dbiu_inst|HADDR[5]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_if:if_unit|if_nxt_pc[1]                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |riscv_top_ahb3lite|biu_ahb3lite:ibiu_inst|HADDR[1]                                                                        ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |riscv_top_ahb3lite|biu_ahb3lite:ibiu_inst|HADDR[29]                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_dext:dext_inst|discard[0]                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_id:id_unit|id_exception[10]                                                      ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_du:du_unit|dbg.cause[19]                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_du:du_unit|dbg.cause[2]                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_lsu:lsu|dmem_d[3]                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|discard[1]                                         ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_if:if_unit|if_pc[2]                                                              ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_id:id_unit|id_pc[4]                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |riscv_top_ahb3lite|biu_ahb3lite:ibiu_inst|burst_cnt[0]                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |riscv_top_ahb3lite|biu_ahb3lite:dbiu_inst|burst_cnt[0]                                                                    ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_if:if_unit|pd_pc[16]                                                             ;
; 5:1                ; 29 bits   ; 87 LEs        ; 58 LEs               ; 29 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_if:if_unit|if_nxt_pc[21]                                                         ;
; 5:1                ; 67 bits   ; 201 LEs       ; 134 LEs              ; 67 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst|queue_data[1][27]       ;
; 5:1                ; 67 bits   ; 201 LEs       ; 134 LEs              ; 67 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst|queue_data[0][31]       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_wadr[2]                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst|rl_queue:rl_queue_inst|queue_data[1][1]  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst|rl_queue:rl_queue_inst|queue_data[0][11] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_wadr[2]                              ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_wb:wb_unit|wb_r_o[0]                                                             ;
; 32:1               ; 4 bits    ; 84 LEs        ; 16 LEs               ; 68 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_id:id_unit|id_bypwb_opA                                                          ;
; 7:1                ; 66 bits   ; 264 LEs       ; 66 LEs               ; 198 LEs                ; Yes        ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[7][31]                            ;
; 7:1                ; 66 bits   ; 264 LEs       ; 132 LEs              ; 132 LEs                ; Yes        ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[6][48]                            ;
; 7:1                ; 66 bits   ; 264 LEs       ; 132 LEs              ; 132 LEs                ; Yes        ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[5][35]                            ;
; 7:1                ; 66 bits   ; 264 LEs       ; 132 LEs              ; 132 LEs                ; Yes        ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[4][8]                             ;
; 7:1                ; 66 bits   ; 264 LEs       ; 132 LEs              ; 132 LEs                ; Yes        ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[3][12]                            ;
; 7:1                ; 66 bits   ; 264 LEs       ; 132 LEs              ; 132 LEs                ; Yes        ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[2][42]                            ;
; 7:1                ; 66 bits   ; 264 LEs       ; 132 LEs              ; 132 LEs                ; Yes        ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[1][63]                            ;
; 7:1                ; 66 bits   ; 264 LEs       ; 132 LEs              ; 132 LEs                ; Yes        ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[0][2]                             ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data[7][21]                          ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data[6][0]                           ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data[5][25]                          ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data[4][1]                           ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data[3][16]                          ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data[2][22]                          ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data[1][0]                           ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data[0][31]                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_state1_10:cpu_state|csr.sepc[0]                                                  ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_state1_10:cpu_state|csr.sepc[8]                                                  ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_state1_10:cpu_state|csr.scause[8]                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_state1_10:cpu_state|csr.scause[2]                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_state1_10:cpu_state|csr.mepc[1]                                                  ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_state1_10:cpu_state|csr.mepc[26]                                                 ;
; 5:1                ; 28 bits   ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_state1_10:cpu_state|csr.mcause[16]                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_state1_10:cpu_state|csr.mcause[2]                                                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_wb:wb_unit|wb_r_o[25]                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[25]                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_state1_10:cpu_state|csr.mtval[5]                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_lsu:lsu|dmem_d[28]                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_lsu:lsu|dmem_d[15]                                             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_lsu:lsu|dmem_d[23]                                             ;
; 12:1               ; 13 bits   ; 104 LEs       ; 26 LEs               ; 78 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_if:if_unit|parcel_shift_register[43]                                             ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_wb:wb_unit|wb_r_o[11]                                                            ;
; 14:1               ; 13 bits   ; 117 LEs       ; 26 LEs               ; 91 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_if:if_unit|parcel_shift_register[15]                                             ;
; 14:1               ; 16 bits   ; 144 LEs       ; 32 LEs               ; 112 LEs                ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_if:if_unit|parcel_shift_register[20]                                             ;
; 10:1               ; 29 bits   ; 174 LEs       ; 145 LEs              ; 29 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[13]                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_div:div|neg_s                                                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_div:div|b[15]                                                  ;
; 14:1               ; 7 bits    ; 63 LEs        ; 14 LEs               ; 49 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_id:id_unit|id_opB[8]                                                             ;
; 14:1               ; 5 bits    ; 45 LEs        ; 10 LEs               ; 35 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_id:id_unit|id_opB[3]                                                             ;
; 14:1               ; 32 bits   ; 288 LEs       ; 64 LEs               ; 224 LEs                ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_id:id_unit|id_opA[1]                                                             ;
; 14:1               ; 19 bits   ; 171 LEs       ; 38 LEs               ; 133 LEs                ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_id:id_unit|id_opB[17]                                                            ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_div:div|cnt[0]                                                 ;
; 9:1                ; 32 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_div:div|pa.a[16]                                               ;
; 17:1               ; 29 bits   ; 319 LEs       ; 87 LEs               ; 232 LEs                ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_bu:bu|bu_nxt_pc[7]                                             ;
; 10:1               ; 32 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_div:div|pa.p[24]                                               ;
; 19:1               ; 19 bits   ; 228 LEs       ; 228 LEs              ; 0 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_du:du_unit|dbg_dato[30]                                                          ;
; 20:1               ; 5 bits    ; 65 LEs        ; 65 LEs               ; 0 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_du:du_unit|dbg_dato[15]                                                          ;
; 20:1               ; 3 bits    ; 39 LEs        ; 39 LEs               ; 0 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_du:du_unit|dbg_dato[10]                                                          ;
; 17:1               ; 31 bits   ; 341 LEs       ; 155 LEs              ; 186 LEs                ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_div:div|div_r[26]                                              ;
; 27:1               ; 3 bits    ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_du:du_unit|dbg_dato[6]                                                           ;
; 25:1               ; 7 bits    ; 112 LEs       ; 70 LEs               ; 42 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_alu:alu|alu_r[22]                                              ;
; 24:1               ; 8 bits    ; 128 LEs       ; 80 LEs               ; 48 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_alu:alu|alu_r[14]                                              ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_alu:alu|alu_r[27]                                              ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_alu:alu|alu_r[7]                                               ;
; 27:1               ; 2 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_alu:alu|alu_r[29]                                              ;
; 26:1               ; 2 bits    ; 34 LEs        ; 22 LEs               ; 12 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_alu:alu|alu_r[3]                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_if:if_unit|if_instr[0]                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_state1_10:cpu_state|csr.mstatus.mpp[0]                                           ;
; 12:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_if:if_unit|parcel_shift_register[33]                                             ;
; 14:1               ; 3 bits    ; 27 LEs        ; 6 LEs                ; 21 LEs                 ; Yes        ; |riscv_top_ahb3lite|riscv_core:core|riscv_if:if_unit|parcel_shift_register[4]                                              ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|ShiftLeft3                                     ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|ShiftLeft3                                     ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|ShiftLeft4                                     ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|ShiftLeft4                                     ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|ShiftLeft1                                     ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|ShiftLeft1                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Mux1                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Mux2                                           ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_core:core|riscv_if:if_unit|immJ[19]                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst|Mux1                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst|Mux2                                           ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector771                                    ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector525                                    ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector285                                    ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector8                                      ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector44                                     ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector836                                    ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector575                                    ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector330                                    ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector113                                    ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector870                                    ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector648                                    ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector393                                    ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector152                                    ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector934                                    ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector691                                    ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector464                                    ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector212                                    ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft28                                    ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft29                                    ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft30                                    ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft30                                    ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft27                                    ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft27                                    ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft24                                    ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft24                                    ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft23                                    ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft22                                    ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft20                                    ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft21                                    ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft19                                    ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft18                                    ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft16                                    ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft16                                    ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft15                                    ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft15                                    ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft12                                    ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft12                                    ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft10                                    ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft11                                    ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft9                                     ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft8                                     ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft7                                     ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft6                                     ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft5                                     ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft5                                     ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft2                                     ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft2                                     ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft1                                     ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft1                                     ;
; 3:1                ; 67 bits   ; 134 LEs       ; 67 LEs               ; 67 LEs                 ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst|Mux40                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst|rl_queue:rl_queue_inst|Mux16             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; No         ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|Mux79                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|ShiftLeft3                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|ShiftLeft4                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|ShiftLeft0                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft28                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft31                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft27                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft24                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft22                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft21                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft18                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft16                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft15                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft13                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft10                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft8                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft7                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft4                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft3                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft1                                     ;
; 3:1                ; 60 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector137                                    ;
; 3:1                ; 60 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector77                                     ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector921                                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector842                                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector802                                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector749                                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector671                                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector616                                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector559                                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector500                                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector430                                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector385                                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector316                                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector268                                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector194                                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector139                                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector78                                     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Mux4                                           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|Mux13                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|Mux43                                                                ;
; 7:1                ; 27 bits   ; 108 LEs       ; 108 LEs              ; 0 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_core:core|riscv_state1_10:cpu_state|csr_wval[27]                                                 ;
; 7:1                ; 5 bits    ; 20 LEs        ; 25 LEs               ; -5 LEs                 ; No         ; |riscv_top_ahb3lite|riscv_core:core|riscv_state1_10:cpu_state|csr_wval[3]                                                  ;
; 13:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|matched_pmp[3]                                 ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; No         ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_lsu:lsu|Add0                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_core:core|riscv_ex:ex_units|riscv_div:div|state                                                  ;
; 30:1               ; 2 bits    ; 40 LEs        ; 38 LEs               ; 2 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n                                              ;
; 30:1               ; 2 bits    ; 40 LEs        ; 38 LEs               ; 2 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n                                              ;
; 30:1               ; 2 bits    ; 40 LEs        ; 38 LEs               ; 2 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n                                              ;
; 30:1               ; 2 bits    ; 40 LEs        ; 38 LEs               ; 2 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n                                              ;
; 30:1               ; 2 bits    ; 40 LEs        ; 38 LEs               ; 2 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n                                              ;
; 30:1               ; 2 bits    ; 40 LEs        ; 38 LEs               ; 2 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n                                              ;
; 30:1               ; 2 bits    ; 40 LEs        ; 38 LEs               ; 2 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n                                              ;
; 30:1               ; 2 bits    ; 40 LEs        ; 38 LEs               ; 2 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n                                              ;
; 30:1               ; 2 bits    ; 40 LEs        ; 38 LEs               ; 2 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n                                              ;
; 30:1               ; 2 bits    ; 40 LEs        ; 38 LEs               ; 2 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n                                              ;
; 30:1               ; 2 bits    ; 40 LEs        ; 38 LEs               ; 2 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n                                              ;
; 30:1               ; 2 bits    ; 40 LEs        ; 38 LEs               ; 2 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n                                              ;
; 30:1               ; 2 bits    ; 40 LEs        ; 38 LEs               ; 2 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n                                              ;
; 30:1               ; 2 bits    ; 40 LEs        ; 38 LEs               ; 2 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n                                              ;
; 30:1               ; 2 bits    ; 40 LEs        ; 38 LEs               ; 2 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n                                              ;
; 30:1               ; 2 bits    ; 40 LEs        ; 38 LEs               ; 2 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n                                              ;
; 31:1               ; 2 bits    ; 40 LEs        ; 38 LEs               ; 2 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n                                              ;
; 31:1               ; 2 bits    ; 40 LEs        ; 38 LEs               ; 2 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n                                              ;
; 31:1               ; 2 bits    ; 40 LEs        ; 38 LEs               ; 2 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n                                              ;
; 53:1               ; 3 bits    ; 105 LEs       ; 102 LEs              ; 3 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_core:core|riscv_state1_10:cpu_state|Selector3                                                    ;
; 54:1               ; 2 bits    ; 72 LEs        ; 68 LEs               ; 4 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_core:core|riscv_state1_10:cpu_state|Selector15                                                   ;
; 54:1               ; 2 bits    ; 72 LEs        ; 68 LEs               ; 4 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_core:core|riscv_state1_10:cpu_state|Selector12                                                   ;
; 54:1               ; 2 bits    ; 72 LEs        ; 68 LEs               ; 4 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_core:core|riscv_state1_10:cpu_state|Selector10                                                   ;
; 54:1               ; 3 bits    ; 108 LEs       ; 102 LEs              ; 6 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_core:core|riscv_state1_10:cpu_state|Selector6                                                    ;
; 54:1               ; 2 bits    ; 72 LEs        ; 68 LEs               ; 4 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_core:core|riscv_state1_10:cpu_state|Selector11                                                   ;
; 55:1               ; 2 bits    ; 72 LEs        ; 70 LEs               ; 2 LEs                  ; No         ; |riscv_top_ahb3lite|riscv_core:core|riscv_state1_10:cpu_state|Selector17                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_core:core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][1]__1|altsyncram_eug1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_0|altsyncram_sng1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_1|altsyncram_sng1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_2|altsyncram_sng1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |riscv_top_ahb3lite ;
+-----------------------+----------------------------------+-------------------------+
; Parameter Name        ; Value                            ; Type                    ;
+-----------------------+----------------------------------+-------------------------+
; XLEN                  ; 32                               ; Signed Integer          ;
; PLEN                  ; 32                               ; Signed Integer          ;
; PC_INIT               ; 00000000000000000000001000000000 ; Unsigned Binary         ;
; HAS_USER              ; 1                                ; Signed Integer          ;
; HAS_SUPER             ; 1                                ; Signed Integer          ;
; HAS_HYPER             ; 1                                ; Signed Integer          ;
; HAS_BPU               ; 1                                ; Signed Integer          ;
; HAS_FPU               ; 0                                ; Signed Integer          ;
; HAS_MMU               ; 0                                ; Signed Integer          ;
; HAS_RVM               ; 1                                ; Signed Integer          ;
; HAS_RVA               ; 1                                ; Signed Integer          ;
; HAS_RVC               ; 1                                ; Signed Integer          ;
; IS_RV32E              ; 1                                ; Signed Integer          ;
; MULT_LATENCY          ; 0                                ; Signed Integer          ;
; BREAKPOINTS           ; 3                                ; Signed Integer          ;
; PMA_CNT               ; 3                                ; Signed Integer          ;
; PMP_CNT               ; 16                               ; Signed Integer          ;
; BP_GLOBAL_BITS        ; 2                                ; Signed Integer          ;
; BP_LOCAL_BITS         ; 10                               ; Signed Integer          ;
; ICACHE_SIZE           ; 0                                ; Signed Integer          ;
; ICACHE_BLOCK_SIZE     ; 32                               ; Signed Integer          ;
; ICACHE_WAYS           ; 2                                ; Signed Integer          ;
; ICACHE_REPLACE_ALG    ; 0                                ; Signed Integer          ;
; ITCM_SIZE             ; 0                                ; Signed Integer          ;
; DCACHE_SIZE           ; 0                                ; Signed Integer          ;
; DCACHE_BLOCK_SIZE     ; 32                               ; Signed Integer          ;
; DCACHE_WAYS           ; 2                                ; Signed Integer          ;
; DCACHE_REPLACE_ALG    ; 0                                ; Signed Integer          ;
; DTCM_SIZE             ; 0                                ; Signed Integer          ;
; WRITEBUFFER_SIZE      ; 8                                ; Signed Integer          ;
; TECHNOLOGY            ; GENERIC                          ; String                  ;
; MNMIVEC_DEFAULT       ; 00000000000000000000000111111100 ; Unsigned Binary         ;
; MTVEC_DEFAULT         ; 00000000000000000000000111000000 ; Unsigned Binary         ;
; HTVEC_DEFAULT         ; 00000000000000000000000110000000 ; Unsigned Binary         ;
; STVEC_DEFAULT         ; 00000000000000000000000101000000 ; Unsigned Binary         ;
; UTVEC_DEFAULT         ; 00000000000000000000000100000000 ; Unsigned Binary         ;
; JEDEC_BANK            ; 10                               ; Signed Integer          ;
; JEDEC_MANUFACTURER_ID ; 00000000000000000000000001101110 ; Unsigned Binary         ;
; HARTID                ; 0                                ; Signed Integer          ;
; PARCEL_SIZE           ; 32                               ; Signed Integer          ;
+-----------------------+----------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:core               ;
+-----------------------+----------------------------------+-----------------+
; Parameter Name        ; Value                            ; Type            ;
+-----------------------+----------------------------------+-----------------+
; XLEN                  ; 32                               ; Signed Integer  ;
; PC_INIT               ; 00000000000000000000001000000000 ; Unsigned Binary ;
; HAS_USER              ; 1                                ; Signed Integer  ;
; HAS_SUPER             ; 1                                ; Signed Integer  ;
; HAS_HYPER             ; 1                                ; Signed Integer  ;
; HAS_BPU               ; 1                                ; Signed Integer  ;
; HAS_FPU               ; 0                                ; Signed Integer  ;
; HAS_MMU               ; 0                                ; Signed Integer  ;
; HAS_RVA               ; 1                                ; Signed Integer  ;
; HAS_RVM               ; 1                                ; Signed Integer  ;
; HAS_RVC               ; 1                                ; Signed Integer  ;
; IS_RV32E              ; 1                                ; Signed Integer  ;
; MULT_LATENCY          ; 0                                ; Signed Integer  ;
; BREAKPOINTS           ; 3                                ; Signed Integer  ;
; PMP_CNT               ; 16                               ; Signed Integer  ;
; BP_GLOBAL_BITS        ; 2                                ; Signed Integer  ;
; BP_LOCAL_BITS         ; 10                               ; Signed Integer  ;
; TECHNOLOGY            ; GENERIC                          ; String          ;
; MNMIVEC_DEFAULT       ; 00000000000000000000000111111100 ; Unsigned Binary ;
; MTVEC_DEFAULT         ; 00000000000000000000000111000000 ; Unsigned Binary ;
; HTVEC_DEFAULT         ; 00000000000000000000000110000000 ; Unsigned Binary ;
; STVEC_DEFAULT         ; 00000000000000000000000101000000 ; Unsigned Binary ;
; UTVEC_DEFAULT         ; 00000000000000000000000100000000 ; Unsigned Binary ;
; JEDEC_BANK            ; 10                               ; Signed Integer  ;
; JEDEC_MANUFACTURER_ID ; 00000000000000000000000001101110 ; Unsigned Binary ;
; HARTID                ; 0                                ; Signed Integer  ;
; PARCEL_SIZE           ; 32                               ; Signed Integer  ;
+-----------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:core|riscv_if:if_unit ;
+----------------+----------------------------------+---------------------------+
; Parameter Name ; Value                            ; Type                      ;
+----------------+----------------------------------+---------------------------+
; XLEN           ; 32                               ; Signed Integer            ;
; PC_INIT        ; 00000000000000000000001000000000 ; Unsigned Binary           ;
; PARCEL_SIZE    ; 32                               ; Signed Integer            ;
; HAS_BPU        ; 1                                ; Signed Integer            ;
; HAS_RVC        ; 0                                ; Signed Integer            ;
+----------------+----------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:core|riscv_id:id_unit ;
+----------------+----------------------------------+---------------------------+
; Parameter Name ; Value                            ; Type                      ;
+----------------+----------------------------------+---------------------------+
; XLEN           ; 32                               ; Signed Integer            ;
; PC_INIT        ; 00000000000000000000001000000000 ; Unsigned Binary           ;
; HAS_HYPER      ; 1                                ; Signed Integer            ;
; HAS_SUPER      ; 1                                ; Signed Integer            ;
; HAS_USER       ; 1                                ; Signed Integer            ;
; HAS_FPU        ; 0                                ; Signed Integer            ;
; HAS_RVA        ; 1                                ; Signed Integer            ;
; HAS_RVM        ; 1                                ; Signed Integer            ;
; MULT_LATENCY   ; 0                                ; Signed Integer            ;
+----------------+----------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:core|riscv_ex:ex_units ;
+----------------+----------------------------------+----------------------------+
; Parameter Name ; Value                            ; Type                       ;
+----------------+----------------------------------+----------------------------+
; XLEN           ; 32                               ; Signed Integer             ;
; PC_INIT        ; 00000000000000000000001000000000 ; Unsigned Binary            ;
; BP_GLOBAL_BITS ; 2                                ; Signed Integer             ;
; HAS_RVC        ; 1                                ; Signed Integer             ;
; HAS_RVA        ; 1                                ; Signed Integer             ;
; HAS_RVM        ; 1                                ; Signed Integer             ;
; MULT_LATENCY   ; 0                                ; Signed Integer             ;
+----------------+----------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:core|riscv_ex:ex_units|riscv_alu:alu ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; XLEN           ; 32    ; Signed Integer                                                      ;
; HAS_RVC        ; 0     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:core|riscv_ex:ex_units|riscv_lsu:lsu ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; XLEN           ; 32    ; Signed Integer                                                      ;
; HAS_A          ; 0     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:core|riscv_ex:ex_units|riscv_bu:bu ;
+----------------+----------------------------------+----------------------------------------+
; Parameter Name ; Value                            ; Type                                   ;
+----------------+----------------------------------+----------------------------------------+
; XLEN           ; 32                               ; Signed Integer                         ;
; PC_INIT        ; 00000000000000000000001000000000 ; Unsigned Binary                        ;
; BP_GLOBAL_BITS ; 2                                ; Signed Integer                         ;
; HAS_RVC        ; 0                                ; Signed Integer                         ;
+----------------+----------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:core|riscv_ex:ex_units|riscv_mul:mul ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; XLEN           ; 32    ; Signed Integer                                                      ;
; MULT_LATENCY   ; 0     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:core|riscv_ex:ex_units|riscv_div:div ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; XLEN           ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:core|riscv_mem:mem_unit ;
+----------------+----------------------------------+-----------------------------+
; Parameter Name ; Value                            ; Type                        ;
+----------------+----------------------------------+-----------------------------+
; XLEN           ; 32                               ; Signed Integer              ;
; PC_INIT        ; 00000000000000000000001000000000 ; Unsigned Binary             ;
+----------------+----------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:core|riscv_wb:wb_unit ;
+----------------+----------------------------------+---------------------------+
; Parameter Name ; Value                            ; Type                      ;
+----------------+----------------------------------+---------------------------+
; XLEN           ; 32                               ; Signed Integer            ;
; PC_INIT        ; 00000000000000000000001000000000 ; Unsigned Binary           ;
+----------------+----------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:core|riscv_state1_10:cpu_state ;
+-----------------------+----------------------------------+-----------------------------+
; Parameter Name        ; Value                            ; Type                        ;
+-----------------------+----------------------------------+-----------------------------+
; XLEN                  ; 32                               ; Signed Integer              ;
; FLEN                  ; 64                               ; Signed Integer              ;
; PC_INIT               ; 00000000000000000000001000000000 ; Unsigned Binary             ;
; IS_RV32E              ; 0                                ; Signed Integer              ;
; HAS_RVN               ; 0                                ; Signed Integer              ;
; HAS_RVC               ; 0                                ; Signed Integer              ;
; HAS_FPU               ; 0                                ; Signed Integer              ;
; HAS_MMU               ; 0                                ; Signed Integer              ;
; HAS_RVM               ; 0                                ; Signed Integer              ;
; HAS_RVA               ; 0                                ; Signed Integer              ;
; HAS_RVB               ; 0                                ; Signed Integer              ;
; HAS_RVT               ; 0                                ; Signed Integer              ;
; HAS_RVP               ; 0                                ; Signed Integer              ;
; HAS_EXT               ; 0                                ; Signed Integer              ;
; HAS_USER              ; 1                                ; Signed Integer              ;
; HAS_SUPER             ; 1                                ; Signed Integer              ;
; HAS_HYPER             ; 1                                ; Signed Integer              ;
; MNMIVEC_DEFAULT       ; 00000000000000000000000111111100 ; Unsigned Binary             ;
; MTVEC_DEFAULT         ; 00000000000000000000000111000000 ; Unsigned Binary             ;
; HTVEC_DEFAULT         ; 00000000000000000000000110000000 ; Unsigned Binary             ;
; STVEC_DEFAULT         ; 00000000000000000000000101000000 ; Unsigned Binary             ;
; UTVEC_DEFAULT         ; 00000000000000000000000100000000 ; Unsigned Binary             ;
; JEDEC_BANK            ; 10                               ; Signed Integer              ;
; JEDEC_MANUFACTURER_ID ; 00000000000000000000000001101110 ; Unsigned Binary             ;
; PMP_CNT               ; 16                               ; Signed Integer              ;
; HARTID                ; 0                                ; Signed Integer              ;
+-----------------------+----------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:core|riscv_rf:int_rf ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; XLEN           ; 32    ; Signed Integer                                      ;
; RDPORTS        ; 1     ; Signed Integer                                      ;
; WRPORTS        ; 1     ; Signed Integer                                      ;
; AR_BITS        ; 5     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:core|riscv_bp:bp_unit ;
+-------------------+----------------------------------+------------------------+
; Parameter Name    ; Value                            ; Type                   ;
+-------------------+----------------------------------+------------------------+
; XLEN              ; 32                               ; Signed Integer         ;
; PC_INIT           ; 00000000000000000000001000000000 ; Unsigned Binary        ;
; HAS_BPU           ; 0                                ; Signed Integer         ;
; BP_GLOBAL_BITS    ; 2                                ; Signed Integer         ;
; BP_LOCAL_BITS     ; 10                               ; Signed Integer         ;
; BP_LOCAL_BITS_LSB ; 2                                ; Signed Integer         ;
; TECHNOLOGY        ; GENERIC                          ; String                 ;
; AVOID_X           ; 0                                ; Signed Integer         ;
+-------------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst ;
+----------------+---------+----------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                       ;
+----------------+---------+----------------------------------------------------------------------------+
; ABITS          ; 12      ; Signed Integer                                                             ;
; DBITS          ; 2       ; Signed Integer                                                             ;
; TECHNOLOGY     ; GENERIC ; String                                                                     ;
+----------------+---------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst|rl_ram_1r1w_generic:ram_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ABITS          ; 12    ; Signed Integer                                                                                            ;
; DBITS          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][1]__1 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                              ;
; WIDTH_A                            ; 2                    ; Untyped                                                                                              ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                              ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 2                    ; Untyped                                                                                              ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                              ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_eug1      ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:core|riscv_du:du_unit ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; XLEN           ; 32    ; Signed Integer                                       ;
; BREAKPOINTS    ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_imem_ctrl:imem_ctrl_inst ;
+------------------+---------+------------------------------------------------+
; Parameter Name   ; Value   ; Type                                           ;
+------------------+---------+------------------------------------------------+
; XLEN             ; 32      ; Signed Integer                                 ;
; PLEN             ; 32      ; Signed Integer                                 ;
; PARCEL_SIZE      ; 32      ; Signed Integer                                 ;
; HAS_RVC          ; 0       ; Signed Integer                                 ;
; PMA_CNT          ; 3       ; Signed Integer                                 ;
; PMP_CNT          ; 16      ; Signed Integer                                 ;
; CACHE_SIZE       ; 0       ; Signed Integer                                 ;
; CACHE_BLOCK_SIZE ; 32      ; Signed Integer                                 ;
; CACHE_WAYS       ; 2       ; Signed Integer                                 ;
; TCM_SIZE         ; 0       ; Signed Integer                                 ;
; PIPELINE_SIZE    ; 8       ; Signed Integer                                 ;
; TECHNOLOGY       ; GENERIC ; String                                         ;
+------------------+---------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DEPTH          ; 2     ; Signed Integer                                                                    ;
; DBITS          ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst|rl_queue:rl_queue_inst ;
+------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                             ;
+------------------------+-------+--------------------------------------------------------------------------------------------------+
; DEPTH                  ; 2     ; Signed Integer                                                                                   ;
; DBITS                  ; 32    ; Signed Integer                                                                                   ;
; ALMOST_EMPTY_THRESHOLD ; 0     ; Signed Integer                                                                                   ;
; ALMOST_FULL_THRESHOLD  ; 2     ; Signed Integer                                                                                   ;
+------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_imem_ctrl:imem_ctrl_inst|riscv_memmisaligned:misaligned_inst ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; XLEN           ; 32    ; Signed Integer                                                                         ;
; HAS_RVC        ; 0     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; XLEN           ; 32    ; Signed Integer                                                        ;
; PLEN           ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; XLEN           ; 32    ; Signed Integer                                                              ;
; PLEN           ; 32    ; Signed Integer                                                              ;
; HAS_RVC        ; 0     ; Signed Integer                                                              ;
; PMA_CNT        ; 3     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_imem_ctrl:imem_ctrl_inst|riscv_pmpchk:pmpchk_inst ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; XLEN           ; 32    ; Signed Integer                                                              ;
; PLEN           ; 32    ; Signed Integer                                                              ;
; PMP_CNT        ; 16    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; XLEN           ; 32    ; Signed Integer                                                          ;
; PLEN           ; 32    ; Signed Integer                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst ;
+------------------------+-------+-------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                    ;
+------------------------+-------+-------------------------------------------------------------------------+
; DEPTH                  ; 8     ; Signed Integer                                                          ;
; DBITS                  ; 32    ; Signed Integer                                                          ;
; ALMOST_EMPTY_THRESHOLD ; 0     ; Signed Integer                                                          ;
; ALMOST_FULL_THRESHOLD  ; 8     ; Signed Integer                                                          ;
+------------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_imem_ctrl:imem_ctrl_inst|biu_mux:biu_mux_inst ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; ADDR_SIZE      ; 32    ; Signed Integer                                                          ;
; DATA_SIZE      ; 32    ; Signed Integer                                                          ;
; PORTS          ; 1     ; Signed Integer                                                          ;
; QUEUE_DEPTH    ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst ;
+------------------------+-------+-----------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                  ;
+------------------------+-------+-----------------------------------------------------------------------+
; DEPTH                  ; 8     ; Signed Integer                                                        ;
; DBITS                  ; 69    ; Signed Integer                                                        ;
; ALMOST_EMPTY_THRESHOLD ; 0     ; Signed Integer                                                        ;
; ALMOST_FULL_THRESHOLD  ; 4     ; Signed Integer                                                        ;
+------------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_dmem_ctrl:dmem_ctrl_inst ;
+------------------+---------+------------------------------------------------+
; Parameter Name   ; Value   ; Type                                           ;
+------------------+---------+------------------------------------------------+
; XLEN             ; 32      ; Signed Integer                                 ;
; PLEN             ; 32      ; Signed Integer                                 ;
; HAS_RVC          ; 0       ; Signed Integer                                 ;
; PMA_CNT          ; 3       ; Signed Integer                                 ;
; PMP_CNT          ; 16      ; Signed Integer                                 ;
; CACHE_SIZE       ; 0       ; Signed Integer                                 ;
; CACHE_BLOCK_SIZE ; 32      ; Signed Integer                                 ;
; CACHE_WAYS       ; 2       ; Signed Integer                                 ;
; TCM_SIZE         ; 0       ; Signed Integer                                 ;
; WRITEBUFFER_SIZE ; 8       ; Signed Integer                                 ;
; TECHNOLOGY       ; GENERIC ; String                                         ;
+------------------+---------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DEPTH          ; 2     ; Signed Integer                                                              ;
; DBITS          ; 69    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst ;
+------------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                       ;
+------------------------+-------+--------------------------------------------------------------------------------------------+
; DEPTH                  ; 2     ; Signed Integer                                                                             ;
; DBITS                  ; 69    ; Signed Integer                                                                             ;
; ALMOST_EMPTY_THRESHOLD ; 0     ; Signed Integer                                                                             ;
; ALMOST_FULL_THRESHOLD  ; 2     ; Signed Integer                                                                             ;
+------------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_dmem_ctrl:dmem_ctrl_inst|riscv_memmisaligned:misaligned_inst ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; XLEN           ; 32    ; Signed Integer                                                                         ;
; HAS_RVC        ; 0     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; XLEN           ; 32    ; Signed Integer                                                        ;
; PLEN           ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; XLEN           ; 32    ; Signed Integer                                                              ;
; PLEN           ; 32    ; Signed Integer                                                              ;
; HAS_RVC        ; 0     ; Signed Integer                                                              ;
; PMA_CNT        ; 3     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; XLEN           ; 32    ; Signed Integer                                                              ;
; PLEN           ; 32    ; Signed Integer                                                              ;
; PMP_CNT        ; 16    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_dmem_ctrl:dmem_ctrl_inst|riscv_dext:dext_inst ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; XLEN           ; 32    ; Signed Integer                                                          ;
; PLEN           ; 32    ; Signed Integer                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_dmem_ctrl:dmem_ctrl_inst|biu_mux:biu_mux_inst ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; ADDR_SIZE      ; 32    ; Signed Integer                                                          ;
; DATA_SIZE      ; 32    ; Signed Integer                                                          ;
; PORTS          ; 1     ; Signed Integer                                                          ;
; QUEUE_DEPTH    ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: biu_ahb3lite:ibiu_inst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATA_SIZE      ; 32    ; Signed Integer                             ;
; ADDR_SIZE      ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: biu_ahb3lite:dbiu_inst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATA_SIZE      ; 32    ; Signed Integer                             ;
; ADDR_SIZE      ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                  ;
; WIDTHAD_A                          ; 5                    ; Untyped                                  ;
; NUMWORDS_A                         ; 32                   ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 32                   ; Untyped                                  ;
; WIDTHAD_B                          ; 5                    ; Untyped                                  ;
; NUMWORDS_B                         ; 32                   ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_sng1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_1 ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                  ;
; WIDTHAD_A                          ; 5                    ; Untyped                                  ;
; NUMWORDS_A                         ; 32                   ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 32                   ; Untyped                                  ;
; WIDTHAD_B                          ; 5                    ; Untyped                                  ;
; NUMWORDS_B                         ; 32                   ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_sng1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_2 ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                  ;
; WIDTHAD_A                          ; 5                    ; Untyped                                  ;
; NUMWORDS_A                         ; 32                   ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 32                   ; Untyped                                  ;
; WIDTHAD_B                          ; 5                    ; Untyped                                  ;
; NUMWORDS_B                         ; 32                   ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_sng1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|lpm_mult:Mult0 ;
+------------------------------------------------+------------+---------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                              ;
+------------------------------------------------+------------+---------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                    ;
; LPM_WIDTHA                                     ; 32         ; Untyped                                           ;
; LPM_WIDTHB                                     ; 32         ; Untyped                                           ;
; LPM_WIDTHP                                     ; 64         ; Untyped                                           ;
; LPM_WIDTHR                                     ; 64         ; Untyped                                           ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                           ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                           ;
; LATENCY                                        ; 0          ; Untyped                                           ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                           ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                           ;
; USE_EAB                                        ; OFF        ; Untyped                                           ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                           ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                           ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                           ;
; CBXI_PARAMETER                                 ; mult_l8t   ; Untyped                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                           ;
+------------------------------------------------+------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                   ;
; Entity Instance                           ; riscv_core:core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][1]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 2                                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                        ;
;     -- WIDTH_B                            ; 2                                                                                                                   ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                            ;
; Entity Instance                           ; riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_0                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                            ;
; Entity Instance                           ; riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_1                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                            ;
; Entity Instance                           ; riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_2                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                         ;
+---------------------------------------+----------------------------------------------------------------+
; Name                                  ; Value                                                          ;
+---------------------------------------+----------------------------------------------------------------+
; Number of entity instances            ; 1                                                              ;
; Entity Instance                       ; riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                             ;
;     -- LPM_WIDTHB                     ; 32                                                             ;
;     -- LPM_WIDTHP                     ; 64                                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
+---------------------------------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_dmem_ctrl:dmem_ctrl_inst|biu_mux:biu_mux_inst"                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; biu_d_ack_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; biu_adro_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_dmem_ctrl:dmem_ctrl_inst|riscv_dext:dext_inst"                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; mem_type_i    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; mem_adr_ack_o ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; mem_adr_o     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; biu_adro_i    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst" ;
+---------------+-------+----------+--------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                          ;
+---------------+-------+----------+--------------------------------------------------+
; instruction_i ; Input ; Info     ; Stuck at GND                                     ;
+---------------+-------+----------+--------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst" ;
+---------------+--------+----------+-------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                         ;
+---------------+--------+----------+-------------------------------------------------+
; instruction_i ; Input  ; Info     ; Stuck at GND                                    ;
; pma_o         ; Output ; Info     ; Explicitly unconnected                          ;
+---------------+--------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst" ;
+---------+-------+----------+--------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                          ;
+---------+-------+----------+--------------------------------------------------+
; vprot_i ; Input ; Info     ; Stuck at GND                                     ;
; pq_i    ; Input ; Info     ; Stuck at GND                                     ;
; pack_i  ; Input ; Info     ; Stuck at GND                                     ;
+---------+-------+----------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_dmem_ctrl:dmem_ctrl_inst|riscv_memmisaligned:misaligned_inst" ;
+---------------+-------+----------+-------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                     ;
+---------------+-------+----------+-------------------------------------------------------------+
; instruction_i ; Input ; Info     ; Stuck at GND                                                ;
+---------------+-------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst" ;
+----------------+--------+----------+-----------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                               ;
+----------------+--------+----------+-----------------------------------------------------------------------+
; almost_empty_o ; Output ; Info     ; Explicitly unconnected                                                ;
; almost_full_o  ; Output ; Info     ; Explicitly unconnected                                                ;
+----------------+--------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst" ;
+---------+--------+----------+-------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                               ;
+---------+--------+----------+-------------------------------------------------------+
; ena_i   ; Input  ; Info     ; Stuck at VCC                                          ;
; empty_o ; Output ; Info     ; Explicitly unconnected                                ;
; full_o  ; Output ; Info     ; Explicitly unconnected                                ;
+---------+--------+----------+-------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "riscv_dmem_ctrl:dmem_ctrl_inst" ;
+------------+-------+----------+----------------------------+
; Port       ; Type  ; Severity ; Details                    ;
+------------+-------+----------+----------------------------+
; mem_lock_i ; Input ; Info     ; Stuck at GND               ;
+------------+-------+----------+----------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst" ;
+----------------+--------+----------+--------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                          ;
+----------------+--------+----------+--------------------------------------------------+
; ena_i          ; Input  ; Info     ; Stuck at VCC                                     ;
; almost_empty_o ; Output ; Info     ; Explicitly unconnected                           ;
; full_o         ; Output ; Info     ; Explicitly unconnected                           ;
+----------------+--------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_imem_ctrl:imem_ctrl_inst|biu_mux:biu_mux_inst"                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; biu_d_ack_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; biu_adro_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst" ;
+----------------+--------+----------+----------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                            ;
+----------------+--------+----------+----------------------------------------------------+
; ena_i          ; Input  ; Info     ; Stuck at VCC                                       ;
; almost_empty_o ; Output ; Info     ; Explicitly unconnected                             ;
; almost_full_o  ; Output ; Info     ; Explicitly unconnected                             ;
; empty_o        ; Output ; Info     ; Explicitly unconnected                             ;
; full_o         ; Output ; Info     ; Explicitly unconnected                             ;
+----------------+--------+----------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst"                                                                                               ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; mem_type_i ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; mem_we_i   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; mem_d_i    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; mem_adr_o  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; biu_adro_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_imem_ctrl:imem_ctrl_inst|riscv_pmpchk:pmpchk_inst" ;
+---------------+-------+----------+--------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                          ;
+---------------+-------+----------+--------------------------------------------------+
; instruction_i ; Input ; Info     ; Stuck at VCC                                     ;
; we_i          ; Input ; Info     ; Stuck at GND                                     ;
+---------------+-------+----------+--------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst" ;
+---------------+--------+----------+-------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                         ;
+---------------+--------+----------+-------------------------------------------------+
; instruction_i ; Input  ; Info     ; Stuck at VCC                                    ;
; we_i          ; Input  ; Info     ; Stuck at GND                                    ;
; pma_o         ; Output ; Info     ; Explicitly unconnected                          ;
+---------------+--------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst" ;
+------------+--------+----------+----------------------------------------------+
; Port       ; Type   ; Severity ; Details                                      ;
+------------+--------+----------+----------------------------------------------+
; vsize_i[2] ; Input  ; Info     ; Stuck at GND                                 ;
; vsize_i[1] ; Input  ; Info     ; Stuck at VCC                                 ;
; vsize_i[0] ; Input  ; Info     ; Stuck at GND                                 ;
; vlock_i    ; Input  ; Info     ; Stuck at GND                                 ;
; vprot_i    ; Input  ; Info     ; Stuck at GND                                 ;
; vwe_i      ; Input  ; Info     ; Stuck at GND                                 ;
; vd_i       ; Input  ; Info     ; Stuck at GND                                 ;
; pwe_o      ; Output ; Info     ; Explicitly unconnected                       ;
; pd_o       ; Output ; Info     ; Explicitly unconnected                       ;
; pq_i       ; Input  ; Info     ; Stuck at GND                                 ;
; pack_i     ; Input  ; Info     ; Stuck at GND                                 ;
+------------+--------+----------+----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_imem_ctrl:imem_ctrl_inst|riscv_memmisaligned:misaligned_inst" ;
+---------------+-------+----------+-------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                     ;
+---------------+-------+----------+-------------------------------------------------------------+
; instruction_i ; Input ; Info     ; Stuck at VCC                                                ;
; size_i[2]     ; Input ; Info     ; Stuck at GND                                                ;
; size_i[1]     ; Input ; Info     ; Stuck at VCC                                                ;
; size_i[0]     ; Input ; Info     ; Stuck at GND                                                ;
+---------------+-------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst|rl_queue:rl_queue_inst" ;
+----------------+--------+----------+-----------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                     ;
+----------------+--------+----------+-----------------------------------------------------------------------------+
; almost_empty_o ; Output ; Info     ; Explicitly unconnected                                                      ;
; almost_full_o  ; Output ; Info     ; Explicitly unconnected                                                      ;
+----------------+--------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst" ;
+---------+--------+----------+-------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                     ;
+---------+--------+----------+-------------------------------------------------------------+
; ena_i   ; Input  ; Info     ; Stuck at VCC                                                ;
; empty_o ; Output ; Info     ; Explicitly unconnected                                      ;
+---------+--------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_imem_ctrl:imem_ctrl_inst"                                                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; err_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:core|riscv_du:du_unit"                                                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; du_we_frf   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; du_dati_frf ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; be_i ; Input ; Info     ; Stuck at VCC                                               ;
; re_i ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:core|riscv_state1_10:cpu_state"                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; st_interrupt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:core|riscv_ex:ex_units|riscv_lsu:lsu"                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; lsu_exception ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:57     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Oct 11 00:15:55 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RV12LP -c RV12LP
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file proc/ahb3lite/riscv_top_ahb3lite.sv
    Info (12023): Found entity 1: riscv_top_ahb3lite
Warning (10275): Verilog HDL Module Instantiation warning at riscv_icache_ahb3lite.sv(165): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file proc/ahb3lite/riscv_icache_ahb3lite.sv
    Info (12023): Found entity 1: riscv_icache_ahb3lite
Info (12021): Found 1 design units, including 1 entities, in source file proc/ahb3lite/biu_ahb3lite.sv
    Info (12023): Found entity 1: biu_ahb3lite
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/memory/riscv_wbuf.sv
    Info (12023): Found entity 1: riscv_wbuf
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/memory/riscv_pmpchk.sv
    Info (12023): Found entity 1: riscv_pmpchk
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/memory/riscv_pmachk.sv
    Info (12023): Found entity 1: riscv_pmachk
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/memory/riscv_mmu.sv
    Info (12023): Found entity 1: riscv_mmu
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/memory/riscv_memmisaligned.sv
    Info (12023): Found entity 1: riscv_memmisaligned
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/memory/riscv_membuf.sv
    Info (12023): Found entity 1: riscv_membuf
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/memory/riscv_imem_ctrl.sv
    Info (12023): Found entity 1: riscv_imem_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/memory/riscv_dmem_ctrl.sv
    Info (12023): Found entity 1: riscv_dmem_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/memory/biu_mux.sv
    Info (12023): Found entity 1: biu_mux
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/cache/riscv_noicache_core.sv
    Info (12023): Found entity 1: riscv_noicache_core
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/cache/riscv_icache_core.sv
    Info (12023): Found entity 1: riscv_icache_core
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/cache/riscv_dext.sv
    Info (12023): Found entity 1: riscv_dext
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/cache/riscv_dcache_core.sv
    Info (12023): Found entity 1: riscv_dcache_core
Info (12021): Found 1 design units, including 1 entities, in source file ram/rl_ram_1r1w.sv
    Info (12023): Found entity 1: rl_ram_1r1w
Info (12021): Found 1 design units, including 1 entities, in source file ram/rl_ram_1r1w_generic.sv
    Info (12023): Found entity 1: rl_ram_1r1w_generic
Info (12021): Found 1 design units, including 1 entities, in source file ram/rl_queue.sv
    Info (12023): Found entity 1: rl_queue
Info (12021): Found 1 design units, including 0 entities, in source file proc/pkg/riscv_state1.10_pkg.sv
    Info (12022): Found design unit 1: riscv_state_pkg (SystemVerilog)
Info (12021): Found 1 design units, including 0 entities, in source file proc/pkg/riscv_rv12_pkg.sv
    Info (12022): Found design unit 1: riscv_rv12_pkg (SystemVerilog)
Info (12021): Found 1 design units, including 0 entities, in source file proc/pkg/riscv_pma_pkg.sv
    Info (12022): Found design unit 1: riscv_pma_pkg (SystemVerilog)
Info (12021): Found 1 design units, including 0 entities, in source file proc/pkg/riscv_opcodes_pkg.sv
    Info (12022): Found design unit 1: riscv_opcodes_pkg (SystemVerilog)
Info (12021): Found 1 design units, including 0 entities, in source file proc/pkg/riscv_du_pkg.sv
    Info (12022): Found design unit 1: riscv_du_pkg (SystemVerilog)
Info (12021): Found 1 design units, including 0 entities, in source file proc/pkg/biu_constants_pkg.sv
    Info (12022): Found design unit 1: biu_constants_pkg (SystemVerilog)
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/ex/riscv_mul.sv
    Info (12023): Found entity 1: riscv_mul
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/ex/riscv_lsu.sv
    Info (12023): Found entity 1: riscv_lsu
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/ex/riscv_div.sv
    Info (12023): Found entity 1: riscv_div
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/ex/riscv_bu.sv
    Info (12023): Found entity 1: riscv_bu
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/ex/riscv_alu.sv
    Info (12023): Found entity 1: riscv_alu
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/riscv_wb.sv
    Info (12023): Found entity 1: riscv_wb
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/riscv_state1.10.sv
    Info (12023): Found entity 1: riscv_state1_10
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/riscv_rf.sv
    Info (12023): Found entity 1: riscv_rf
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/riscv_mem.sv
    Info (12023): Found entity 1: riscv_mem
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/riscv_if.sv
    Info (12023): Found entity 1: riscv_if
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/riscv_id.sv
    Info (12023): Found entity 1: riscv_id
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/riscv_ex.sv
    Info (12023): Found entity 1: riscv_ex
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/riscv_du.sv
    Info (12023): Found entity 1: riscv_du
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/riscv_core.sv
    Info (12023): Found entity 1: riscv_core
Info (12021): Found 1 design units, including 1 entities, in source file proc/core/riscv_bp.sv
    Info (12023): Found entity 1: riscv_bp
Info (12021): Found 3 design units, including 2 entities, in source file proc/pkg/ahb3lite_pkg.sv
    Info (12022): Found design unit 1: ahb3lite_pkg (SystemVerilog)
    Info (12023): Found entity 1: ahb3lite_bus
    Info (12023): Found entity 2: apb_bus
Warning (10236): Verilog HDL Implicit Net warning at riscv_top_ahb3lite.sv(292): created implicit net for "if_parcel_error"
Warning (10236): Verilog HDL Implicit Net warning at riscv_top_ahb3lite.sv(344): created implicit net for "dmem_lock"
Info (12127): Elaborating entity "riscv_top_ahb3lite" for the top level hierarchy
Warning (10030): Net "dmem_lock" at riscv_top_ahb3lite.sv(344) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "riscv_core" for hierarchy "riscv_core:core"
Warning (10030): Net "du_dati_frf" at riscv_core.sv(237) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "riscv_if" for hierarchy "riscv_core:core|riscv_if:if_unit"
Warning (10230): Verilog HDL assignment warning at riscv_if.sv(130): truncated value with size 2 to match size of target (1)
Warning (10762): Verilog HDL Case Statement warning at riscv_if.sv(215): can't check case statement for completeness because the case expression has too many possible states
Info (12128): Elaborating entity "riscv_id" for hierarchy "riscv_core:core|riscv_id:id_unit"
Warning (10036): Verilog HDL or VHDL warning at riscv_id.sv(150): object "xlen64" assigned a value but never read
Warning (10762): Verilog HDL Case Statement warning at riscv_id.sv(675): can't check case statement for completeness because the case expression has too many possible states
Info (12128): Elaborating entity "riscv_ex" for hierarchy "riscv_core:core|riscv_ex:ex_units"
Info (12128): Elaborating entity "riscv_alu" for hierarchy "riscv_core:core|riscv_ex:ex_units|riscv_alu:alu"
Warning (10036): Verilog HDL or VHDL warning at riscv_alu.sv(95): object "has_rvc" assigned a value but never read
Info (12128): Elaborating entity "riscv_lsu" for hierarchy "riscv_core:core|riscv_ex:ex_units|riscv_lsu:lsu"
Info (12128): Elaborating entity "riscv_bu" for hierarchy "riscv_core:core|riscv_ex:ex_units|riscv_bu:bu"
Warning (10762): Verilog HDL Case Statement warning at riscv_bu.sv(225): can't check case statement for completeness because the case expression has too many possible states
Info (12128): Elaborating entity "riscv_mul" for hierarchy "riscv_core:core|riscv_ex:ex_units|riscv_mul:mul"
Warning (10230): Verilog HDL assignment warning at riscv_mul.sv(203): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at riscv_mul.sv(321): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at riscv_mul.sv(350): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at riscv_mul.sv(354): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "riscv_div" for hierarchy "riscv_core:core|riscv_ex:ex_units|riscv_div:div"
Warning (10230): Verilog HDL assignment warning at riscv_div.sv(385): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "riscv_mem" for hierarchy "riscv_core:core|riscv_mem:mem_unit"
Info (12128): Elaborating entity "riscv_wb" for hierarchy "riscv_core:core|riscv_wb:wb_unit"
Warning (10230): Verilog HDL assignment warning at riscv_wb.sv(198): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at riscv_wb.sv(199): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "riscv_state1_10" for hierarchy "riscv_core:core|riscv_state1_10:cpu_state"
Warning (10230): Verilog HDL assignment warning at riscv_state1.10.sv(465): truncated value with size 32 to match size of target (8)
Warning (10259): Verilog HDL error at riscv_state1.10.sv(467): constant value overflow
Warning (10230): Verilog HDL assignment warning at riscv_state1.10.sv(468): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at riscv_state1.10.sv(469): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at riscv_state1.10.sv(470): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at riscv_state1.10.sv(471): truncated value with size 32 to match size of target (8)
Warning (10762): Verilog HDL Case Statement warning at riscv_state1.10.sv(595): can't check case statement for completeness because the case expression has too many possible states
Warning (10230): Verilog HDL assignment warning at riscv_state1.10.sv(138): truncated value with size 32 to match size of target (4)
Warning (10030): Net "csr.fcsr.rm" at riscv_state1.10.sv(234) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "csr.fcsr.flags" at riscv_state1.10.sv(234) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "csr.mideleg[2]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[3]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[4]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[5]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[6]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[7]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[8]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[9]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[10]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[11]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[12]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[13]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[14]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[15]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[16]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[17]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[18]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[19]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[20]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[21]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[22]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[23]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[24]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[25]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[26]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[27]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[28]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[29]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[30]" at riscv_state1.10.sv(868)
Info (10041): Inferred latch for "csr.mideleg[31]" at riscv_state1.10.sv(868)
Info (12128): Elaborating entity "riscv_rf" for hierarchy "riscv_core:core|riscv_rf:int_rf"
Info (12128): Elaborating entity "riscv_bp" for hierarchy "riscv_core:core|riscv_bp:bp_unit"
Info (12128): Elaborating entity "rl_ram_1r1w" for hierarchy "riscv_core:core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst"
Info (10648): Verilog HDL Display System Task info at rl_ram_1r1w.sv(155): INFO   : No memory technology specified. Using generic inferred memory (...|rl_ram_1r1w)
Info (12128): Elaborating entity "rl_ram_1r1w_generic" for hierarchy "riscv_core:core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst|rl_ram_1r1w_generic:ram_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "riscv_core:core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][1]__1"
Info (12130): Elaborated megafunction instantiation "riscv_core:core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][1]__1"
Info (12133): Instantiated megafunction "riscv_core:core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][1]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "2"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eug1.tdf
    Info (12023): Found entity 1: altsyncram_eug1
Info (12128): Elaborating entity "altsyncram_eug1" for hierarchy "riscv_core:core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][1]__1|altsyncram_eug1:auto_generated"
Info (12128): Elaborating entity "riscv_du" for hierarchy "riscv_core:core|riscv_du:du_unit"
Info (12128): Elaborating entity "riscv_imem_ctrl" for hierarchy "riscv_imem_ctrl:imem_ctrl_inst"
Warning (10036): Verilog HDL or VHDL warning at riscv_imem_ctrl.sv(203): object "biu_d_ack" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at riscv_imem_ctrl.sv(204): object "biu_adro" assigned a value but never read
Info (10264): Verilog HDL Case Statement information at riscv_imem_ctrl.sv(601): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "riscv_membuf" for hierarchy "riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst"
Warning (10230): Verilog HDL assignment warning at riscv_membuf.sv(103): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at riscv_membuf.sv(104): truncated value with size 32 to match size of target (2)
Info (10264): Verilog HDL Case Statement information at riscv_membuf.sv(102): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "rl_queue" for hierarchy "riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst|rl_queue:rl_queue_inst"
Warning (10230): Verilog HDL assignment warning at rl_queue.sv(134): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rl_queue.sv(135): truncated value with size 32 to match size of target (1)
Info (10264): Verilog HDL Case Statement information at rl_queue.sv(133): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at rl_queue.sv(177): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at rl_queue.sv(189): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at rl_queue.sv(201): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at rl_queue.sv(213): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "riscv_memmisaligned" for hierarchy "riscv_imem_ctrl:imem_ctrl_inst|riscv_memmisaligned:misaligned_inst"
Info (12128): Elaborating entity "riscv_mmu" for hierarchy "riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst"
Info (12128): Elaborating entity "riscv_pmachk" for hierarchy "riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst"
Warning (10036): Verilog HDL or VHDL warning at riscv_pmachk.sv(199): object "pma_match" assigned a value but never read
Warning (10764): Verilog HDL warning at riscv_pmachk.sv(113): converting signed shift amount to unsigned
Warning (10764): Verilog HDL warning at riscv_pmachk.sv(144): converting signed shift amount to unsigned
Warning (10764): Verilog HDL warning at riscv_pmachk.sv(145): converting signed shift amount to unsigned
Info (12128): Elaborating entity "riscv_pmpchk" for hierarchy "riscv_imem_ctrl:imem_ctrl_inst|riscv_pmpchk:pmpchk_inst"
Warning (10230): Verilog HDL assignment warning at riscv_pmpchk.sv(217): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at riscv_pmpchk.sv(103): truncated value with size 32 to match size of target (30)
Warning (10764): Verilog HDL warning at riscv_pmpchk.sv(103): converting signed shift amount to unsigned
Warning (10230): Verilog HDL assignment warning at riscv_pmpchk.sv(220): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at riscv_pmpchk.sv(134): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at riscv_pmpchk.sv(135): truncated value with size 32 to match size of target (30)
Warning (10764): Verilog HDL warning at riscv_pmpchk.sv(134): converting signed shift amount to unsigned
Warning (10764): Verilog HDL warning at riscv_pmpchk.sv(135): converting signed shift amount to unsigned
Warning (10230): Verilog HDL assignment warning at riscv_pmpchk.sv(229): truncated value with size 32 to match size of target (30)
Warning (10241): Verilog HDL Function Declaration warning at riscv_pmpchk.sv(167): function "highest_priority_match" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function
Warning (10030): Net "highest_priority_match[3..0]" at riscv_pmpchk.sv(167) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "riscv_dext" for hierarchy "riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst"
Warning (10858): Verilog HDL warning at riscv_dext.sv(88): object hold_mem_prot used but never assigned
Warning (10230): Verilog HDL assignment warning at riscv_dext.sv(125): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at riscv_dext.sv(126): truncated value with size 32 to match size of target (2)
Info (10264): Verilog HDL Case Statement information at riscv_dext.sv(124): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at riscv_dext.sv(135): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at riscv_dext.sv(138): truncated value with size 32 to match size of target (2)
Warning (10030): Net "hold_mem_prot" at riscv_dext.sv(88) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "rl_queue" for hierarchy "riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst"
Warning (10230): Verilog HDL assignment warning at rl_queue.sv(134): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at rl_queue.sv(135): truncated value with size 32 to match size of target (3)
Info (10264): Verilog HDL Case Statement information at rl_queue.sv(133): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at rl_queue.sv(177): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at rl_queue.sv(189): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at rl_queue.sv(201): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at rl_queue.sv(213): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "biu_mux" for hierarchy "riscv_imem_ctrl:imem_ctrl_inst|biu_mux:biu_mux_inst"
Warning (10036): Verilog HDL or VHDL warning at biu_mux.sv(141): object "pending_size" assigned a value but never read
Warning (10270): Verilog HDL Case Statement warning at biu_mux.sv(97): incomplete case statement has no default case item
Warning (10776): Verilog HDL warning at biu_mux.sv(94): variable biu_type2cnt in static task or function biu_type2cnt may have unintended latch behavior
Warning (10241): Verilog HDL Function Declaration warning at biu_mux.sv(94): function "biu_type2cnt" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function
Warning (10230): Verilog HDL assignment warning at biu_mux.sv(181): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at biu_mux.sv(233): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at biu_mux.sv(237): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at biu_mux.sv(238): truncated value with size 32 to match size of target (1)
Warning (10030): Net "biu_type2cnt" at biu_mux.sv(94) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "biu_prot_o" at biu_mux.sv(72) has no driver
Info (12128): Elaborating entity "rl_queue" for hierarchy "riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst"
Warning (10230): Verilog HDL assignment warning at rl_queue.sv(134): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at rl_queue.sv(135): truncated value with size 32 to match size of target (3)
Info (10264): Verilog HDL Case Statement information at rl_queue.sv(133): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at rl_queue.sv(177): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at rl_queue.sv(189): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at rl_queue.sv(201): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at rl_queue.sv(213): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "riscv_dmem_ctrl" for hierarchy "riscv_dmem_ctrl:dmem_ctrl_inst"
Warning (10036): Verilog HDL or VHDL warning at riscv_dmem_ctrl.sv(198): object "biu_d_ack" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at riscv_dmem_ctrl.sv(199): object "biu_adro" assigned a value but never read
Info (10264): Verilog HDL Case Statement information at riscv_dmem_ctrl.sv(569): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "riscv_membuf" for hierarchy "riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst"
Warning (10230): Verilog HDL assignment warning at riscv_membuf.sv(103): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at riscv_membuf.sv(104): truncated value with size 32 to match size of target (2)
Info (10264): Verilog HDL Case Statement information at riscv_membuf.sv(102): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "rl_queue" for hierarchy "riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst"
Warning (10230): Verilog HDL assignment warning at rl_queue.sv(134): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rl_queue.sv(135): truncated value with size 32 to match size of target (1)
Info (10264): Verilog HDL Case Statement information at rl_queue.sv(133): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at rl_queue.sv(177): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at rl_queue.sv(189): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at rl_queue.sv(201): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at rl_queue.sv(213): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "biu_ahb3lite" for hierarchy "biu_ahb3lite:ibiu_inst"
Warning (10230): Verilog HDL assignment warning at biu_ahb3lite.sv(239): truncated value with size 32 to match size of target (4)
Warning (276020): Inferred RAM node "riscv_core:core|riscv_rf:int_rf|rf_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riscv_core:core|riscv_rf:int_rf|rf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riscv_core:core|riscv_rf:int_rf|rf_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riscv_core:core|riscv_rf:int_rf|rf_rtl_2" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|Mult0"
Info (12130): Elaborated megafunction instantiation "riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_0"
Info (12133): Instantiated megafunction "riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sng1.tdf
    Info (12023): Found entity 1: altsyncram_sng1
Info (12130): Elaborated megafunction instantiation "riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf
    Info (12023): Found entity 1: mult_l8t
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 222 buffer(s)
    Info (13019): Ignored 222 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ins_HWDATA[0]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[1]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[2]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[3]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[4]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[5]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[6]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[7]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[8]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[9]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[10]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[11]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[12]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[13]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[14]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[15]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[16]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[17]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[18]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[19]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[20]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[21]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[22]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[23]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[24]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[25]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[26]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[27]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[28]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[29]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[30]" is stuck at GND
    Warning (13410): Pin "ins_HWDATA[31]" is stuck at GND
    Warning (13410): Pin "ins_HWRITE" is stuck at GND
    Warning (13410): Pin "ins_HSIZE[0]" is stuck at GND
    Warning (13410): Pin "ins_HSIZE[2]" is stuck at GND
    Warning (13410): Pin "ins_HBURST[0]" is stuck at GND
    Warning (13410): Pin "ins_HBURST[1]" is stuck at GND
    Warning (13410): Pin "ins_HBURST[2]" is stuck at GND
    Warning (13410): Pin "ins_HPROT[2]" is stuck at GND
    Warning (13410): Pin "ins_HPROT[3]" is stuck at GND
    Warning (13410): Pin "ins_HMASTLOCK" is stuck at GND
    Warning (13410): Pin "dat_HSIZE[2]" is stuck at GND
    Warning (13410): Pin "dat_HBURST[0]" is stuck at GND
    Warning (13410): Pin "dat_HBURST[1]" is stuck at GND
    Warning (13410): Pin "dat_HBURST[2]" is stuck at GND
    Warning (13410): Pin "dat_HPROT[2]" is stuck at GND
    Warning (13410): Pin "dat_HPROT[3]" is stuck at GND
    Warning (13410): Pin "dat_HMASTLOCK" is stuck at GND
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Documentos/UFMG/Matérias/ArqComp/output_files/RV12LP.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 26 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "pma_cfg_i[2].amo_type[0]"
    Warning (15610): No output dependent on input pin "pma_cfg_i[2].amo_type[1]"
    Warning (15610): No output dependent on input pin "pma_cfg_i[2].wi"
    Warning (15610): No output dependent on input pin "pma_cfg_i[2].ri"
    Warning (15610): No output dependent on input pin "pma_cfg_i[2].cc"
    Warning (15610): No output dependent on input pin "pma_cfg_i[1].amo_type[0]"
    Warning (15610): No output dependent on input pin "pma_cfg_i[1].amo_type[1]"
    Warning (15610): No output dependent on input pin "pma_cfg_i[1].wi"
    Warning (15610): No output dependent on input pin "pma_cfg_i[1].ri"
    Warning (15610): No output dependent on input pin "pma_cfg_i[1].cc"
    Warning (15610): No output dependent on input pin "pma_cfg_i[0].amo_type[0]"
    Warning (15610): No output dependent on input pin "pma_cfg_i[0].amo_type[1]"
    Warning (15610): No output dependent on input pin "pma_cfg_i[0].wi"
    Warning (15610): No output dependent on input pin "pma_cfg_i[0].ri"
    Warning (15610): No output dependent on input pin "pma_cfg_i[0].cc"
    Warning (15610): No output dependent on input pin "pma_adr_i[2][30]"
    Warning (15610): No output dependent on input pin "pma_adr_i[2][31]"
    Warning (15610): No output dependent on input pin "pma_adr_i[1][30]"
    Warning (15610): No output dependent on input pin "pma_adr_i[1][31]"
    Warning (15610): No output dependent on input pin "pma_adr_i[0][30]"
    Warning (15610): No output dependent on input pin "pma_adr_i[0][31]"
    Warning (15610): No output dependent on input pin "ext_int[0]"
    Warning (15610): No output dependent on input pin "ext_int[2]"
    Warning (15610): No output dependent on input pin "pma_cfg_i[0].c"
    Warning (15610): No output dependent on input pin "pma_cfg_i[1].c"
    Warning (15610): No output dependent on input pin "pma_cfg_i[2].c"
Info (21057): Implemented 24716 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 266 input pins
    Info (21059): Implemented 192 output pins
    Info (21061): Implemented 24152 logic cells
    Info (21064): Implemented 98 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 154 warnings
    Info: Peak virtual memory: 4747 megabytes
    Info: Processing ended: Thu Oct 11 00:18:00 2018
    Info: Elapsed time: 00:02:05
    Info: Total CPU time (on all processors): 00:02:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Documentos/UFMG/Matérias/ArqComp/output_files/RV12LP.map.smsg.


