

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3'
================================================================
* Date:           Mon Jan 29 11:40:06 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        line_buffer_code_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.66 ns|  4.279 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1210|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|      645|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      645|     1264|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln118_fu_179_p2       |         +|   0|  0|  139|         132|           1|
    |add_ln119_1_fu_298_p2     |         +|   0|  0|  135|         128|           1|
    |add_ln119_fu_231_p2       |         +|   0|  0|   71|          64|           2|
    |add_ln120_fu_292_p2       |         +|   0|  0|   71|          64|           2|
    |and_ln126_fu_283_p2       |       and|   0|  0|    2|           1|           1|
    |cmp17_i_fu_169_p2         |      icmp|   0|  0|   29|          64|          64|
    |cmp17_i_mid1_fu_251_p2    |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln118_fu_174_p2      |      icmp|   0|  0|   51|         132|         132|
    |icmp_ln119_fu_191_p2      |      icmp|   0|  0|   50|         128|         128|
    |icmp_ln120_fu_219_p2      |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln126_fu_278_p2      |      icmp|   0|  0|   29|          64|          64|
    |empty_36_fu_163_p2        |        or|   0|  0|   64|          64|           1|
    |or_ln126_fu_272_p2        |        or|   0|  0|   64|          64|           1|
    |p_mid1_fu_245_p2          |        or|   0|  0|   64|           1|          64|
    |select_ln118_1_fu_204_p3  |    select|   0|  0|   63|           1|           1|
    |select_ln118_2_fu_212_p3  |    select|   0|  0|    2|           1|           1|
    |select_ln118_3_fu_224_p3  |    select|   0|  0|    2|           1|           1|
    |select_ln118_fu_196_p3    |    select|   0|  0|   63|           1|           1|
    |select_ln119_1_fu_256_p3  |    select|   0|  0|    2|           1|           1|
    |select_ln119_2_fu_264_p3  |    select|   0|  0|   63|           1|          64|
    |select_ln119_3_fu_304_p3  |    select|   0|  0|  123|           1|           1|
    |select_ln119_fu_237_p3    |    select|   0|  0|   63|           1|          64|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 1210|        1043|         725|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_64                  |   9|          2|   64|        128|
    |indvar_flatten20_fu_72   |   9|          2|  132|        264|
    |indvar_flatten_fu_68     |   9|          2|  128|        256|
    |j_fu_60                  |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  390|        780|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                  |    1|   0|    1|          0|
    |ap_done_reg                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |    1|   0|    1|          0|
    |bound_cast_reg_387         |  126|   0|  128|          2|
    |i_fu_64                    |   64|   0|   64|          0|
    |indvar_flatten20_fu_72     |  132|   0|  132|          0|
    |indvar_flatten_fu_68       |  128|   0|  128|          0|
    |j_fu_60                    |   64|   0|   64|          0|
    |sext_ln118_1_cast_reg_392  |   64|   0|   64|          0|
    |sext_ln118_cast_reg_381    |   64|   0|   64|          0|
    +---------------------------+-----+----+-----+-----------+
    |Total                      |  645|   0|  647|          2|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                          Source Object                          |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3|  return value|
|sext_ln118_1            |   in|   32|     ap_none|                                                     sext_ln118_1|        scalar|
|bound7                  |   in|  132|     ap_none|                                                           bound7|        scalar|
|bound                   |   in|  126|     ap_none|                                                            bound|        scalar|
|cmp17_i_mid116          |   in|    1|     ap_none|                                                   cmp17_i_mid116|        scalar|
|sext_ln118              |   in|   32|     ap_none|                                                       sext_ln118|        scalar|
|empty                   |   in|    1|     ap_none|                                                            empty|        scalar|
|output_conv1_load       |   in|   64|     ap_none|                                                output_conv1_load|        scalar|
|output_pooling1         |  out|   64|      ap_vld|                                                  output_pooling1|       pointer|
|output_pooling1_ap_vld  |  out|    1|      ap_vld|                                                  output_pooling1|       pointer|
+------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+

