# Details of the peripherals interconnect matrix for D2 and D3 domains

**Source**: Page 72, Chunk 316  
**Category**: Details of the peripherals interconnect matrix for D2 and D3 domains  
**Chunk Index**: 316

---

Table 96. Peripherals interconnect matrix (D2 domain) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 576
Table 97. Peripherals interconnect matrix (D3 domain) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 577
Table 98. Peripherals interconnect matrix details. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 578

---

**AI Reasoning**: The content pertains to the interconnect matrix of peripherals, which is a technical specification of the microcontroller's architecture. Grouping it under 'specifications' makes it easily accessible for users looking for detailed technical information. The filename captures the essence of the tables described, focusing on the interconnect matrix.
