
*** Running vivado
    with args -log Project_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Project_top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Project_top.tcl -notrace
Command: synth_design -top Project_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12548 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 703.672 ; gain = 176.715
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Project_top' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Project_top.vhd:32]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Debouncer.vhd:34' bound to instance 'rst_button' of component 'debouncer' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Project_top.vhd:143]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Debouncer.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (1#1) [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Debouncer.vhd:40]
INFO: [Synth 8-3491] module 'audio_top' declared at 'C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/audio_top.vhd:45' bound to instance 'i_audio' of component 'audio_top' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Project_top.vhd:149]
INFO: [Synth 8-638] synthesizing module 'audio_top' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/audio_top.vhd:74]
INFO: [Synth 8-3491] module 'clocking' declared at 'C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/clocking.vhd:30' bound to instance 'i_clocking' of component 'clocking' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/audio_top.vhd:124]
INFO: [Synth 8-638] synthesizing module 'clocking' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/clocking.vhd:42]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clkin1_buf' to cell 'IBUFG' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/clocking.vhd:60]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 49.500000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.625000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/clocking.vhd:71]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/clocking.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'clocking' (2#1) [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/clocking.vhd:42]
INFO: [Synth 8-3491] module 'adau1761_izedboard' declared at 'C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/adau1761_izedboard.vhd:26' bound to instance 'Inst_adau1761_izedboard' of component 'adau1761_izedboard' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/audio_top.vhd:131]
INFO: [Synth 8-638] synthesizing module 'adau1761_izedboard' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/adau1761_izedboard.vhd:47]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'i_i2s_sda_obuf' to cell 'IOBUF' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/adau1761_izedboard.vhd:132]
INFO: [Synth 8-3491] module 'i2c' declared at 'C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/i2c.vhd:9' bound to instance 'Inst_i2c' of component 'i2c' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/adau1761_izedboard.vhd:140]
INFO: [Synth 8-638] synthesizing module 'i2c' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/i2c.vhd:19]
INFO: [Synth 8-3491] module 'adau1761_configuraiton_data' declared at 'C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/adau1761_configuraiton_data.vhd:13' bound to instance 'Inst_adau1761_configuraiton_data' of component 'adau1761_configuraiton_data' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/i2c.vhd:56]
INFO: [Synth 8-638] synthesizing module 'adau1761_configuraiton_data' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/adau1761_configuraiton_data.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'adau1761_configuraiton_data' (3#1) [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/adau1761_configuraiton_data.vhd:19]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-3491] module 'i3c2' declared at 'C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/i3c2.vhd:18' bound to instance 'Inst_i3c2' of component 'i3c2' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/i2c.vhd:62]
INFO: [Synth 8-638] synthesizing module 'i3c2' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/i3c2.vhd:38]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-256] done synthesizing module 'i3c2' (4#1) [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/i3c2.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'i2c' (5#1) [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/i2c.vhd:19]
INFO: [Synth 8-3491] module 'ADAU1761_interface' declared at 'C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/ADAU1761_interface.vhd:11' bound to instance 'i_ADAU1761_interface' of component 'ADAU1761_interface' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/adau1761_izedboard.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ADAU1761_interface' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/ADAU1761_interface.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ADAU1761_interface' (6#1) [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/ADAU1761_interface.vhd:16]
INFO: [Synth 8-3491] module 'i2s_data_interface' declared at 'C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/i2s_data_interface.vhd:13' bound to instance 'Inst_i2s_data_interface' of component 'i2s_data_interface' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/adau1761_izedboard.vhd:155]
INFO: [Synth 8-638] synthesizing module 'i2s_data_interface' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'i2s_data_interface' (7#1) [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'adau1761_izedboard' (8#1) [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/adau1761_izedboard.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'audio_top' (9#1) [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/audio_top.vhd:74]
	Parameter TAPS bound to: 199 - type: integer 
	Parameter IO_WIDTH bound to: 24 - type: integer 
	Parameter COEFF_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Transpose_FIR' declared at 'C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:34' bound to instance 'filter1' of component 'Transpose_FIR' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Project_top.vhd:173]
INFO: [Synth 8-638] synthesizing module 'Transpose_FIR' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:49]
	Parameter TAPS bound to: 199 - type: integer 
	Parameter IO_WIDTH bound to: 24 - type: integer 
	Parameter COEFF_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Transpose_FIR' (10#1) [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:49]
	Parameter RAM_WIDTH bound to: 48 - type: integer 
	Parameter RAM_DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-3491] module 'project_8' declared at 'C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/project_8.vhd:4' bound to instance 'sm' of component 'project_8' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Project_top.vhd:181]
INFO: [Synth 8-638] synthesizing module 'project_8' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/project_8.vhd:19]
	Parameter RAM_WIDTH bound to: 48 - type: integer 
	Parameter RAM_DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-3491] module 'ring_buffer' declared at 'C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/ring_buffer.vhd:4' bound to instance 'ring_buffer_1' of component 'ring_buffer' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/project_8.vhd:146]
INFO: [Synth 8-638] synthesizing module 'ring_buffer' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/ring_buffer.vhd:33]
	Parameter RAM_WIDTH bound to: 48 - type: integer 
	Parameter RAM_DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ring_buffer' (11#1) [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/ring_buffer.vhd:33]
INFO: [Synth 8-3491] module 'square' declared at 'C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/square.vhd:5' bound to instance 'square_1' of component 'square' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/project_8.vhd:163]
INFO: [Synth 8-638] synthesizing module 'square' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/square.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'square' (12#1) [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/square.vhd:16]
INFO: [Synth 8-3491] module 'add_new_sample' declared at 'C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/add_newest_sample.vhd:5' bound to instance 'add_new_sample_1' of component 'add_new_sample' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/project_8.vhd:173]
INFO: [Synth 8-638] synthesizing module 'add_new_sample' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/add_newest_sample.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'add_new_sample' (13#1) [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/add_newest_sample.vhd:17]
INFO: [Synth 8-3491] module 'remove_oldest_sample' declared at 'C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/remove_oldest_sample.vhd:5' bound to instance 'remove_oldest_sample_1' of component 'remove_oldest_sample' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/project_8.vhd:184]
INFO: [Synth 8-638] synthesizing module 'remove_oldest_sample' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/remove_oldest_sample.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'remove_oldest_sample' (14#1) [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/remove_oldest_sample.vhd:17]
INFO: [Synth 8-3491] module 'avg' declared at 'C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/average.vhd:13' bound to instance 'avg_1' of component 'avg' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/project_8.vhd:195]
INFO: [Synth 8-638] synthesizing module 'avg' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/average.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'avg' (15#1) [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/average.vhd:21]
	Parameter input_width bound to: 48 - type: integer 
	Parameter output_width bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'sqrt' declared at 'C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/sqrt.vhd:34' bound to instance 'sqrt_1' of component 'sqrt' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/project_8.vhd:205]
INFO: [Synth 8-638] synthesizing module 'sqrt' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/sqrt.vhd:50]
	Parameter input_width bound to: 48 - type: integer 
	Parameter output_width bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sqrt' (16#1) [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/sqrt.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'project_8' (17#1) [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/project_8.vhd:19]
INFO: [Synth 8-3491] module 'Threshold_detection' declared at 'C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Threshold_detection.vhd:34' bound to instance 'td' of component 'Threshold_detection' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Project_top.vhd:189]
INFO: [Synth 8-638] synthesizing module 'Threshold_detection' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Threshold_detection.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Threshold_detection' (18#1) [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Threshold_detection.vhd:40]
INFO: [Synth 8-3491] module 'state_machine' declared at 'C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/clap_detect_sm.vhd:5' bound to instance 'clp_dtct' of component 'state_machine' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Project_top.vhd:195]
INFO: [Synth 8-638] synthesizing module 'state_machine' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/clap_detect_sm.vhd:13]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/counter.vhd:6' bound to instance 'counter_1' of component 'counter' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/clap_detect_sm.vhd:34]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/counter.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'counter' (19#1) [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/counter.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'state_machine' (20#1) [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/clap_detect_sm.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Project_top' (21#1) [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Project_top.vhd:32]
WARNING: [Synth 8-3331] design Threshold_detection has unconnected port clk
WARNING: [Synth 8-3331] design avg has unconnected port input_a[8]
WARNING: [Synth 8-3331] design avg has unconnected port input_a[7]
WARNING: [Synth 8-3331] design avg has unconnected port input_a[6]
WARNING: [Synth 8-3331] design avg has unconnected port input_a[5]
WARNING: [Synth 8-3331] design avg has unconnected port input_a[4]
WARNING: [Synth 8-3331] design avg has unconnected port input_a[3]
WARNING: [Synth 8-3331] design avg has unconnected port input_a[2]
WARNING: [Synth 8-3331] design avg has unconnected port input_a[1]
WARNING: [Synth 8-3331] design avg has unconnected port input_a[0]
WARNING: [Synth 8-3331] design audio_top has unconnected port hphone_r_valid_dummy
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 784.176 ; gain = 257.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 784.176 ; gain = 257.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 784.176 ; gain = 257.219
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'i_audio/i_clocking/clkin1_buf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/constrs_1/new/Project_top_constraint.xdc]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/constrs_1/new/Project_top_constraint.xdc:4]
Finished Parsing XDC File [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/constrs_1/new/Project_top_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/constrs_1/new/Project_top_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Project_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Project_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 978.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 978.742 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 978.742 ; gain = 451.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 978.742 ; gain = 451.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 978.742 ; gain = 451.785
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'debug_scl_reg' into 'i2c_scl_reg' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/i3c2.vhd:129]
INFO: [Synth 8-4471] merging register 'A_reg[1][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[2][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[3][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[4][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[5][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[6][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[7][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[8][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[9][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[10][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[11][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[12][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[13][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[14][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[15][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[16][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[17][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[18][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[19][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[20][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[21][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[22][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[23][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[24][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[25][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[26][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[27][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[28][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[29][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[30][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[31][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[32][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[33][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[34][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[35][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[36][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[37][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[38][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[39][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[40][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[41][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[42][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[43][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[44][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[45][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[46][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[47][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[48][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[49][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[50][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[51][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[52][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[53][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[54][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[55][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[56][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[57][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[58][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[59][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[60][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[61][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[62][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[63][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[64][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[65][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[66][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[67][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[68][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[69][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[70][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[71][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[72][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[73][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[74][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[75][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[76][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[77][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[78][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[79][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[80][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[81][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[82][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[83][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[84][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[85][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[86][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[87][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[88][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[89][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[90][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[91][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[92][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[93][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[94][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[95][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[96][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[97][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[98][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Synth 8-4471] merging register 'A_reg[99][23:0]' into 'A_reg[0][23:0]' [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:146]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/square.vhd:22]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'project_8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                          0000001 |                              000
                      s1 |                          0000010 |                              001
                      s2 |                          0000100 |                              010
                      s3 |                          0001000 |                              011
                      s4 |                          0010000 |                              100
                      s5 |                          0100000 |                              101
                      s6 |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'project_8'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 978.742 ; gain = 451.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     57 Bit       Adders := 1     
	   3 Input     57 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 2     
	   3 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              127 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               57 Bit    Registers := 3     
	               48 Bit    Registers := 7     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 211   
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 44    
+---RAMs : 
	              24K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   7 Input     57 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 4     
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 1     
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   6 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 44    
	  13 Input      1 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 14    
	  14 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Project_top 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module Debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module adau1761_configuraiton_data 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module i3c2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   6 Input      1 Bit        Muxes := 14    
	  14 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ADAU1761_interface 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module i2s_data_interface 
Detailed RTL Component Info : 
+---Registers : 
	              127 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module audio_top 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 4     
	                1 Bit    Registers := 9     
Module Transpose_FIR 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 199   
Module ring_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              24K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module square 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module add_new_sample 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     57 Bit       Adders := 1     
+---Registers : 
	               57 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module remove_oldest_sample 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     57 Bit       Adders := 1     
+---Registers : 
	               57 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module avg 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sqrt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 4     
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module project_8 
Detailed RTL Component Info : 
+---Registers : 
	               57 Bit    Registers := 1     
	               48 Bit    Registers := 3     
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   7 Input     57 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 15    
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module state_machine 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5861] Detected DSP filter cascade chain of length 199 exceeding device column height 60. Will break cascade connection in order to fit filter chain onto device [C:/Users/soere/OneDrive/Desktop/Uni/4/SPROE/SPROE4/SPROE4.srcs/sources_1/new/Transpose_FIR.vhd:138]
DSP Report: Generating DSP P_reg[198], operation Mode is: (A2*(B:0x3ff32))'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[198].
DSP Report: register P_reg[198] is absorbed into DSP P_reg[198].
DSP Report: register M_reg[0] is absorbed into DSP P_reg[198].
DSP Report: operator M_reg[0]0 is absorbed into DSP P_reg[198].
DSP Report: Generating DSP P_reg[197], operation Mode is: (PCIN+(A2*(B:0x3fffa))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[197].
DSP Report: register P_reg[197] is absorbed into DSP P_reg[197].
DSP Report: register M_reg[1] is absorbed into DSP P_reg[197].
DSP Report: operator P_reg[197]0 is absorbed into DSP P_reg[197].
DSP Report: operator M_reg[1]0 is absorbed into DSP P_reg[197].
DSP Report: Generating DSP P_reg[196], operation Mode is: (PCIN+(A2*(B:0x3fffe))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[196].
DSP Report: register P_reg[196] is absorbed into DSP P_reg[196].
DSP Report: register M_reg[2] is absorbed into DSP P_reg[196].
DSP Report: operator P_reg[196]0 is absorbed into DSP P_reg[196].
DSP Report: operator M_reg[2]0 is absorbed into DSP P_reg[196].
DSP Report: Generating DSP P_reg[195], operation Mode is: (PCIN+(A2*(B:0x5))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[195].
DSP Report: register P_reg[195] is absorbed into DSP P_reg[195].
DSP Report: register M_reg[3] is absorbed into DSP P_reg[195].
DSP Report: operator P_reg[195]0 is absorbed into DSP P_reg[195].
DSP Report: operator M_reg[3]0 is absorbed into DSP P_reg[195].
DSP Report: Generating DSP P_reg[194], operation Mode is: (PCIN+A2:B2)'.
DSP Report: register M_reg[4] is absorbed into DSP P_reg[194].
DSP Report: register P_reg[194] is absorbed into DSP P_reg[194].
DSP Report: register P_reg[194] is absorbed into DSP P_reg[194].
DSP Report: operator P_reg[194]0 is absorbed into DSP P_reg[194].
DSP Report: Generating DSP P_reg[193], operation Mode is: (PCIN+(A2*(B:0x1d))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[193].
DSP Report: register P_reg[193] is absorbed into DSP P_reg[193].
DSP Report: register M_reg[5] is absorbed into DSP P_reg[193].
DSP Report: operator P_reg[193]0 is absorbed into DSP P_reg[193].
DSP Report: operator M_reg[5]0 is absorbed into DSP P_reg[193].
DSP Report: Generating DSP P_reg[192], operation Mode is: (PCIN+(A2*(B:0x2c))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[192].
DSP Report: register P_reg[192] is absorbed into DSP P_reg[192].
DSP Report: register M_reg[6] is absorbed into DSP P_reg[192].
DSP Report: operator P_reg[192]0 is absorbed into DSP P_reg[192].
DSP Report: operator M_reg[6]0 is absorbed into DSP P_reg[192].
DSP Report: Generating DSP P_reg[191], operation Mode is: (PCIN+(A2*(B:0x3c))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[191].
DSP Report: register P_reg[191] is absorbed into DSP P_reg[191].
DSP Report: register M_reg[7] is absorbed into DSP P_reg[191].
DSP Report: operator P_reg[191]0 is absorbed into DSP P_reg[191].
DSP Report: operator M_reg[7]0 is absorbed into DSP P_reg[191].
DSP Report: Generating DSP P_reg[190], operation Mode is: (PCIN+(A2*(B:0x4d))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[190].
DSP Report: register P_reg[190] is absorbed into DSP P_reg[190].
DSP Report: register M_reg[8] is absorbed into DSP P_reg[190].
DSP Report: operator P_reg[190]0 is absorbed into DSP P_reg[190].
DSP Report: operator M_reg[8]0 is absorbed into DSP P_reg[190].
DSP Report: Generating DSP P_reg[189], operation Mode is: (PCIN+(A2*(B:0x5d))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[189].
DSP Report: register P_reg[189] is absorbed into DSP P_reg[189].
DSP Report: register M_reg[9] is absorbed into DSP P_reg[189].
DSP Report: operator P_reg[189]0 is absorbed into DSP P_reg[189].
DSP Report: operator M_reg[9]0 is absorbed into DSP P_reg[189].
DSP Report: Generating DSP P_reg[188], operation Mode is: (PCIN+(A2*(B:0x6c))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[188].
DSP Report: register P_reg[188] is absorbed into DSP P_reg[188].
DSP Report: register M_reg[10] is absorbed into DSP P_reg[188].
DSP Report: operator P_reg[188]0 is absorbed into DSP P_reg[188].
DSP Report: operator M_reg[10]0 is absorbed into DSP P_reg[188].
DSP Report: Generating DSP P_reg[187], operation Mode is: (PCIN+(A2*(B:0x79))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[187].
DSP Report: register P_reg[187] is absorbed into DSP P_reg[187].
DSP Report: register M_reg[11] is absorbed into DSP P_reg[187].
DSP Report: operator P_reg[187]0 is absorbed into DSP P_reg[187].
DSP Report: operator M_reg[11]0 is absorbed into DSP P_reg[187].
DSP Report: Generating DSP P_reg[186], operation Mode is: (PCIN+(A2*(B:0x82))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[186].
DSP Report: register P_reg[186] is absorbed into DSP P_reg[186].
DSP Report: register M_reg[12] is absorbed into DSP P_reg[186].
DSP Report: operator P_reg[186]0 is absorbed into DSP P_reg[186].
DSP Report: operator M_reg[12]0 is absorbed into DSP P_reg[186].
DSP Report: Generating DSP P_reg[185], operation Mode is: (PCIN+(A2*(B:0x87))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[185].
DSP Report: register P_reg[185] is absorbed into DSP P_reg[185].
DSP Report: register M_reg[13] is absorbed into DSP P_reg[185].
DSP Report: operator P_reg[185]0 is absorbed into DSP P_reg[185].
DSP Report: operator M_reg[13]0 is absorbed into DSP P_reg[185].
DSP Report: Generating DSP P_reg[184], operation Mode is: (PCIN+(A2*(B:0x87))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[184].
DSP Report: register P_reg[184] is absorbed into DSP P_reg[184].
DSP Report: register M_reg[13] is absorbed into DSP P_reg[184].
DSP Report: operator P_reg[184]0 is absorbed into DSP P_reg[184].
DSP Report: operator M_reg[13]0 is absorbed into DSP P_reg[184].
DSP Report: Generating DSP P_reg[183], operation Mode is: (PCIN+(A2*(B:0x82))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[183].
DSP Report: register P_reg[183] is absorbed into DSP P_reg[183].
DSP Report: register M_reg[12] is absorbed into DSP P_reg[183].
DSP Report: operator P_reg[183]0 is absorbed into DSP P_reg[183].
DSP Report: operator M_reg[12]0 is absorbed into DSP P_reg[183].
DSP Report: Generating DSP P_reg[182], operation Mode is: (PCIN+(A2*(B:0x77))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[182].
DSP Report: register P_reg[182] is absorbed into DSP P_reg[182].
DSP Report: register M_reg[16] is absorbed into DSP P_reg[182].
DSP Report: operator P_reg[182]0 is absorbed into DSP P_reg[182].
DSP Report: operator M_reg[16]0 is absorbed into DSP P_reg[182].
DSP Report: Generating DSP P_reg[181], operation Mode is: (PCIN+(A2*(B:0x67))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[181].
DSP Report: register P_reg[181] is absorbed into DSP P_reg[181].
DSP Report: register M_reg[17] is absorbed into DSP P_reg[181].
DSP Report: operator P_reg[181]0 is absorbed into DSP P_reg[181].
DSP Report: operator M_reg[17]0 is absorbed into DSP P_reg[181].
DSP Report: Generating DSP P_reg[180], operation Mode is: (PCIN+(A2*(B:0x52))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[180].
DSP Report: register P_reg[180] is absorbed into DSP P_reg[180].
DSP Report: register M_reg[18] is absorbed into DSP P_reg[180].
DSP Report: operator P_reg[180]0 is absorbed into DSP P_reg[180].
DSP Report: operator M_reg[18]0 is absorbed into DSP P_reg[180].
DSP Report: Generating DSP P_reg[179], operation Mode is: (PCIN+(A2*(B:0x38))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[179].
DSP Report: register P_reg[179] is absorbed into DSP P_reg[179].
DSP Report: register M_reg[19] is absorbed into DSP P_reg[179].
DSP Report: operator P_reg[179]0 is absorbed into DSP P_reg[179].
DSP Report: operator M_reg[19]0 is absorbed into DSP P_reg[179].
DSP Report: Generating DSP P_reg[178], operation Mode is: (PCIN+(A2*(B:0x1a))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[178].
DSP Report: register P_reg[178] is absorbed into DSP P_reg[178].
DSP Report: register M_reg[20] is absorbed into DSP P_reg[178].
DSP Report: operator P_reg[178]0 is absorbed into DSP P_reg[178].
DSP Report: operator M_reg[20]0 is absorbed into DSP P_reg[178].
DSP Report: Generating DSP P_reg[177], operation Mode is: (PCIN+(A2*(B:0x3fffb))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[177].
DSP Report: register P_reg[177] is absorbed into DSP P_reg[177].
DSP Report: register M_reg[21] is absorbed into DSP P_reg[177].
DSP Report: operator P_reg[177]0 is absorbed into DSP P_reg[177].
DSP Report: operator M_reg[21]0 is absorbed into DSP P_reg[177].
DSP Report: Generating DSP P_reg[176], operation Mode is: (PCIN+(A2*(B:0x3ffd9))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[176].
DSP Report: register P_reg[176] is absorbed into DSP P_reg[176].
DSP Report: register M_reg[22] is absorbed into DSP P_reg[176].
DSP Report: operator P_reg[176]0 is absorbed into DSP P_reg[176].
DSP Report: operator M_reg[22]0 is absorbed into DSP P_reg[176].
DSP Report: Generating DSP P_reg[175], operation Mode is: (PCIN+(A2*(B:0x3ffb7))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[175].
DSP Report: register P_reg[175] is absorbed into DSP P_reg[175].
DSP Report: register M_reg[23] is absorbed into DSP P_reg[175].
DSP Report: operator P_reg[175]0 is absorbed into DSP P_reg[175].
DSP Report: operator M_reg[23]0 is absorbed into DSP P_reg[175].
DSP Report: Generating DSP P_reg[174], operation Mode is: (PCIN+(A2*(B:0x3ff96))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[174].
DSP Report: register P_reg[174] is absorbed into DSP P_reg[174].
DSP Report: register M_reg[24] is absorbed into DSP P_reg[174].
DSP Report: operator P_reg[174]0 is absorbed into DSP P_reg[174].
DSP Report: operator M_reg[24]0 is absorbed into DSP P_reg[174].
DSP Report: Generating DSP P_reg[173], operation Mode is: (PCIN+(A2*(B:0x3ff79))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[173].
DSP Report: register P_reg[173] is absorbed into DSP P_reg[173].
DSP Report: register M_reg[25] is absorbed into DSP P_reg[173].
DSP Report: operator P_reg[173]0 is absorbed into DSP P_reg[173].
DSP Report: operator M_reg[25]0 is absorbed into DSP P_reg[173].
DSP Report: Generating DSP P_reg[172], operation Mode is: (PCIN+(A2*(B:0x3ff60))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[172].
DSP Report: register P_reg[172] is absorbed into DSP P_reg[172].
DSP Report: register M_reg[26] is absorbed into DSP P_reg[172].
DSP Report: operator P_reg[172]0 is absorbed into DSP P_reg[172].
DSP Report: operator M_reg[26]0 is absorbed into DSP P_reg[172].
DSP Report: Generating DSP P_reg[171], operation Mode is: (PCIN+(A2*(B:0x3ff4c))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[171].
DSP Report: register P_reg[171] is absorbed into DSP P_reg[171].
DSP Report: register M_reg[27] is absorbed into DSP P_reg[171].
DSP Report: operator P_reg[171]0 is absorbed into DSP P_reg[171].
DSP Report: operator M_reg[27]0 is absorbed into DSP P_reg[171].
DSP Report: Generating DSP P_reg[170], operation Mode is: (PCIN+(A2*(B:0x3ff3f))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[170].
DSP Report: register P_reg[170] is absorbed into DSP P_reg[170].
DSP Report: register M_reg[28] is absorbed into DSP P_reg[170].
DSP Report: operator P_reg[170]0 is absorbed into DSP P_reg[170].
DSP Report: operator M_reg[28]0 is absorbed into DSP P_reg[170].
DSP Report: Generating DSP P_reg[169], operation Mode is: (PCIN+(A2*(B:0x3ff38))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[169].
DSP Report: register P_reg[169] is absorbed into DSP P_reg[169].
DSP Report: register M_reg[29] is absorbed into DSP P_reg[169].
DSP Report: operator P_reg[169]0 is absorbed into DSP P_reg[169].
DSP Report: operator M_reg[29]0 is absorbed into DSP P_reg[169].
DSP Report: Generating DSP P_reg[168], operation Mode is: (PCIN+(A2*(B:0x3ff3a))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[168].
DSP Report: register P_reg[168] is absorbed into DSP P_reg[168].
DSP Report: register M_reg[30] is absorbed into DSP P_reg[168].
DSP Report: operator P_reg[168]0 is absorbed into DSP P_reg[168].
DSP Report: operator M_reg[30]0 is absorbed into DSP P_reg[168].
DSP Report: Generating DSP P_reg[167], operation Mode is: (PCIN+(A2*(B:0x3ff42))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[167].
DSP Report: register P_reg[167] is absorbed into DSP P_reg[167].
DSP Report: register M_reg[31] is absorbed into DSP P_reg[167].
DSP Report: operator P_reg[167]0 is absorbed into DSP P_reg[167].
DSP Report: operator M_reg[31]0 is absorbed into DSP P_reg[167].
DSP Report: Generating DSP P_reg[166], operation Mode is: (PCIN+(A2*(B:0x3ff52))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[166].
DSP Report: register P_reg[166] is absorbed into DSP P_reg[166].
DSP Report: register M_reg[32] is absorbed into DSP P_reg[166].
DSP Report: operator P_reg[166]0 is absorbed into DSP P_reg[166].
DSP Report: operator M_reg[32]0 is absorbed into DSP P_reg[166].
DSP Report: Generating DSP P_reg[165], operation Mode is: (PCIN+(A2*(B:0x3ff67))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[165].
DSP Report: register P_reg[165] is absorbed into DSP P_reg[165].
DSP Report: register M_reg[33] is absorbed into DSP P_reg[165].
DSP Report: operator P_reg[165]0 is absorbed into DSP P_reg[165].
DSP Report: operator M_reg[33]0 is absorbed into DSP P_reg[165].
DSP Report: Generating DSP P_reg[164], operation Mode is: (PCIN+(A2*(B:0x3ff82))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[164].
DSP Report: register P_reg[164] is absorbed into DSP P_reg[164].
DSP Report: register M_reg[34] is absorbed into DSP P_reg[164].
DSP Report: operator P_reg[164]0 is absorbed into DSP P_reg[164].
DSP Report: operator M_reg[34]0 is absorbed into DSP P_reg[164].
DSP Report: Generating DSP P_reg[163], operation Mode is: (PCIN+(A2*(B:0x3ffa0))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[163].
DSP Report: register P_reg[163] is absorbed into DSP P_reg[163].
DSP Report: register M_reg[35] is absorbed into DSP P_reg[163].
DSP Report: operator P_reg[163]0 is absorbed into DSP P_reg[163].
DSP Report: operator M_reg[35]0 is absorbed into DSP P_reg[163].
DSP Report: Generating DSP P_reg[162], operation Mode is: (PCIN+(A2*(B:0x3ffbf))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[162].
DSP Report: register P_reg[162] is absorbed into DSP P_reg[162].
DSP Report: register M_reg[36] is absorbed into DSP P_reg[162].
DSP Report: operator P_reg[162]0 is absorbed into DSP P_reg[162].
DSP Report: operator M_reg[36]0 is absorbed into DSP P_reg[162].
DSP Report: Generating DSP P_reg[161], operation Mode is: (PCIN+(A2*(B:0x3ffe0))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[161].
DSP Report: register P_reg[161] is absorbed into DSP P_reg[161].
DSP Report: register M_reg[37] is absorbed into DSP P_reg[161].
DSP Report: operator P_reg[161]0 is absorbed into DSP P_reg[161].
DSP Report: operator M_reg[37]0 is absorbed into DSP P_reg[161].
DSP Report: Generating DSP P_reg[160], operation Mode is: (PCIN+(A2*(B:0x3fffe))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[160].
DSP Report: register P_reg[160] is absorbed into DSP P_reg[160].
DSP Report: register M_reg[2] is absorbed into DSP P_reg[160].
DSP Report: operator P_reg[160]0 is absorbed into DSP P_reg[160].
DSP Report: operator M_reg[2]0 is absorbed into DSP P_reg[160].
DSP Report: Generating DSP P_reg[159], operation Mode is: (PCIN+(A2*(B:0x18))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[159].
DSP Report: register P_reg[159] is absorbed into DSP P_reg[159].
DSP Report: register M_reg[39] is absorbed into DSP P_reg[159].
DSP Report: operator P_reg[159]0 is absorbed into DSP P_reg[159].
DSP Report: operator M_reg[39]0 is absorbed into DSP P_reg[159].
DSP Report: Generating DSP P_reg[158], operation Mode is: (PCIN+(A2*(B:0x2f))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[158].
DSP Report: register P_reg[158] is absorbed into DSP P_reg[158].
DSP Report: register M_reg[40] is absorbed into DSP P_reg[158].
DSP Report: operator P_reg[158]0 is absorbed into DSP P_reg[158].
DSP Report: operator M_reg[40]0 is absorbed into DSP P_reg[158].
DSP Report: Generating DSP P_reg[157], operation Mode is: (PCIN+A2:B2)'.
DSP Report: register M_reg[41] is absorbed into DSP P_reg[157].
DSP Report: register P_reg[157] is absorbed into DSP P_reg[157].
DSP Report: register P_reg[157] is absorbed into DSP P_reg[157].
DSP Report: operator P_reg[157]0 is absorbed into DSP P_reg[157].
DSP Report: Generating DSP P_reg[156], operation Mode is: (PCIN+(A2*(B:0x4a))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[156].
DSP Report: register P_reg[156] is absorbed into DSP P_reg[156].
DSP Report: register M_reg[42] is absorbed into DSP P_reg[156].
DSP Report: operator P_reg[156]0 is absorbed into DSP P_reg[156].
DSP Report: operator M_reg[42]0 is absorbed into DSP P_reg[156].
DSP Report: Generating DSP P_reg[155], operation Mode is: (PCIN+(A2*(B:0x4d))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[155].
DSP Report: register P_reg[155] is absorbed into DSP P_reg[155].
DSP Report: register M_reg[8] is absorbed into DSP P_reg[155].
DSP Report: operator P_reg[155]0 is absorbed into DSP P_reg[155].
DSP Report: operator M_reg[8]0 is absorbed into DSP P_reg[155].
DSP Report: Generating DSP P_reg[154], operation Mode is: (PCIN+(A2*(B:0x49))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[154].
DSP Report: register P_reg[154] is absorbed into DSP P_reg[154].
DSP Report: register M_reg[44] is absorbed into DSP P_reg[154].
DSP Report: operator P_reg[154]0 is absorbed into DSP P_reg[154].
DSP Report: operator M_reg[44]0 is absorbed into DSP P_reg[154].
DSP Report: Generating DSP P_reg[153], operation Mode is: (PCIN+(A2*(B:0x3f))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[153].
DSP Report: register P_reg[153] is absorbed into DSP P_reg[153].
DSP Report: register M_reg[45] is absorbed into DSP P_reg[153].
DSP Report: operator P_reg[153]0 is absorbed into DSP P_reg[153].
DSP Report: operator M_reg[45]0 is absorbed into DSP P_reg[153].
DSP Report: Generating DSP P_reg[152], operation Mode is: (PCIN+(A2*(B:0x30))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[152].
DSP Report: register P_reg[152] is absorbed into DSP P_reg[152].
DSP Report: register M_reg[46] is absorbed into DSP P_reg[152].
DSP Report: operator P_reg[152]0 is absorbed into DSP P_reg[152].
DSP Report: operator M_reg[46]0 is absorbed into DSP P_reg[152].
DSP Report: Generating DSP P_reg[151], operation Mode is: (PCIN+(A2*(B:0x1d))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[151].
DSP Report: register P_reg[151] is absorbed into DSP P_reg[151].
DSP Report: register M_reg[5] is absorbed into DSP P_reg[151].
DSP Report: operator P_reg[151]0 is absorbed into DSP P_reg[151].
DSP Report: operator M_reg[5]0 is absorbed into DSP P_reg[151].
DSP Report: Generating DSP P_reg[150], operation Mode is: (PCIN+A2:B2)'.
DSP Report: register M_reg[48] is absorbed into DSP P_reg[150].
DSP Report: register P_reg[150] is absorbed into DSP P_reg[150].
DSP Report: register P_reg[150] is absorbed into DSP P_reg[150].
DSP Report: operator P_reg[150]0 is absorbed into DSP P_reg[150].
DSP Report: Generating DSP P_reg[149], operation Mode is: (PCIN+(A2*(B:0x3fff4))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[149].
DSP Report: register P_reg[149] is absorbed into DSP P_reg[149].
DSP Report: register M_reg[49] is absorbed into DSP P_reg[149].
DSP Report: operator P_reg[149]0 is absorbed into DSP P_reg[149].
DSP Report: operator M_reg[49]0 is absorbed into DSP P_reg[149].
DSP Report: Generating DSP P_reg[148], operation Mode is: (PCIN+(A2*(B:0x3ffe2))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[148].
DSP Report: register P_reg[148] is absorbed into DSP P_reg[148].
DSP Report: register M_reg[50] is absorbed into DSP P_reg[148].
DSP Report: operator P_reg[148]0 is absorbed into DSP P_reg[148].
DSP Report: operator M_reg[50]0 is absorbed into DSP P_reg[148].
DSP Report: Generating DSP P_reg[147], operation Mode is: (PCIN+(A2*(B:0x3ffd4))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[147].
DSP Report: register P_reg[147] is absorbed into DSP P_reg[147].
DSP Report: register M_reg[51] is absorbed into DSP P_reg[147].
DSP Report: operator P_reg[147]0 is absorbed into DSP P_reg[147].
DSP Report: operator M_reg[51]0 is absorbed into DSP P_reg[147].
DSP Report: Generating DSP P_reg[146], operation Mode is: (PCIN+(A2*(B:0x3ffcd))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[146].
DSP Report: register P_reg[146] is absorbed into DSP P_reg[146].
DSP Report: register M_reg[52] is absorbed into DSP P_reg[146].
DSP Report: operator P_reg[146]0 is absorbed into DSP P_reg[146].
DSP Report: operator M_reg[52]0 is absorbed into DSP P_reg[146].
DSP Report: Generating DSP P_reg[145], operation Mode is: (PCIN+(A2*(B:0x3ffcf))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[145].
DSP Report: register P_reg[145] is absorbed into DSP P_reg[145].
DSP Report: register M_reg[53] is absorbed into DSP P_reg[145].
DSP Report: operator P_reg[145]0 is absorbed into DSP P_reg[145].
DSP Report: operator M_reg[53]0 is absorbed into DSP P_reg[145].
DSP Report: Generating DSP P_reg[144], operation Mode is: (PCIN+(A2*(B:0x3ffda))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[144].
DSP Report: register P_reg[144] is absorbed into DSP P_reg[144].
DSP Report: register M_reg[54] is absorbed into DSP P_reg[144].
DSP Report: operator P_reg[144]0 is absorbed into DSP P_reg[144].
DSP Report: operator M_reg[54]0 is absorbed into DSP P_reg[144].
DSP Report: Generating DSP P_reg[143], operation Mode is: (PCIN+(A2*(B:0x3ffef))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[143].
DSP Report: register P_reg[143] is absorbed into DSP P_reg[143].
DSP Report: register M_reg[55] is absorbed into DSP P_reg[143].
DSP Report: operator P_reg[143]0 is absorbed into DSP P_reg[143].
DSP Report: operator M_reg[55]0 is absorbed into DSP P_reg[143].
DSP Report: Generating DSP P_reg[142], operation Mode is: (PCIN+(A2*(B:0xe))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[142].
DSP Report: register P_reg[142] is absorbed into DSP P_reg[142].
DSP Report: register M_reg[56] is absorbed into DSP P_reg[142].
DSP Report: operator P_reg[142]0 is absorbed into DSP P_reg[142].
DSP Report: operator M_reg[56]0 is absorbed into DSP P_reg[142].
DSP Report: Generating DSP P_reg[141], operation Mode is: (PCIN+(A2*(B:0x38))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[141].
DSP Report: register P_reg[141] is absorbed into DSP P_reg[141].
DSP Report: register M_reg[19] is absorbed into DSP P_reg[141].
DSP Report: operator P_reg[141]0 is absorbed into DSP P_reg[141].
DSP Report: operator M_reg[19]0 is absorbed into DSP P_reg[141].
DSP Report: Generating DSP P_reg[140], operation Mode is: (PCIN+(A2*(B:0x6b))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[140].
DSP Report: register P_reg[140] is absorbed into DSP P_reg[140].
DSP Report: register M_reg[58] is absorbed into DSP P_reg[140].
DSP Report: operator P_reg[140]0 is absorbed into DSP P_reg[140].
DSP Report: operator M_reg[58]0 is absorbed into DSP P_reg[140].
DSP Report: Generating DSP P_reg[139], operation Mode is: (PCIN+(A2*(B:0xa5))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[139].
DSP Report: register P_reg[139] is absorbed into DSP P_reg[139].
DSP Report: register M_reg[59] is absorbed into DSP P_reg[139].
DSP Report: operator P_reg[139]0 is absorbed into DSP P_reg[139].
DSP Report: operator M_reg[59]0 is absorbed into DSP P_reg[139].
DSP Report: Generating DSP P_reg[138], operation Mode is: (PCIN+(A2*(B:0xe3))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[138].
DSP Report: register P_reg[138] is absorbed into DSP P_reg[138].
DSP Report: register M_reg[60] is absorbed into DSP P_reg[138].
DSP Report: operator P_reg[138]0 is absorbed into DSP P_reg[138].
DSP Report: operator M_reg[60]0 is absorbed into DSP P_reg[138].
DSP Report: Generating DSP P_reg[137], operation Mode is: (PCIN+(A2*(B:0x122))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[137].
DSP Report: register P_reg[137] is absorbed into DSP P_reg[137].
DSP Report: register M_reg[61] is absorbed into DSP P_reg[137].
DSP Report: operator P_reg[137]0 is absorbed into DSP P_reg[137].
DSP Report: operator M_reg[61]0 is absorbed into DSP P_reg[137].
DSP Report: Generating DSP P_reg[136], operation Mode is: (PCIN+(A2*(B:0x15f))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[136].
DSP Report: register P_reg[136] is absorbed into DSP P_reg[136].
DSP Report: register M_reg[62] is absorbed into DSP P_reg[136].
DSP Report: operator P_reg[136]0 is absorbed into DSP P_reg[136].
DSP Report: operator M_reg[62]0 is absorbed into DSP P_reg[136].
DSP Report: Generating DSP P_reg[135], operation Mode is: (PCIN+(A2*(B:0x195))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[135].
DSP Report: register P_reg[135] is absorbed into DSP P_reg[135].
DSP Report: register M_reg[63] is absorbed into DSP P_reg[135].
DSP Report: operator P_reg[135]0 is absorbed into DSP P_reg[135].
DSP Report: operator M_reg[63]0 is absorbed into DSP P_reg[135].
DSP Report: Generating DSP P_reg[134], operation Mode is: (PCIN+(A2*(B:0x1c1))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[134].
DSP Report: register P_reg[134] is absorbed into DSP P_reg[134].
DSP Report: register M_reg[64] is absorbed into DSP P_reg[134].
DSP Report: operator P_reg[134]0 is absorbed into DSP P_reg[134].
DSP Report: operator M_reg[64]0 is absorbed into DSP P_reg[134].
DSP Report: Generating DSP P_reg[133], operation Mode is: (PCIN+(A2*(B:0x1df))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[133].
DSP Report: register P_reg[133] is absorbed into DSP P_reg[133].
DSP Report: register M_reg[65] is absorbed into DSP P_reg[133].
DSP Report: operator P_reg[133]0 is absorbed into DSP P_reg[133].
DSP Report: operator M_reg[65]0 is absorbed into DSP P_reg[133].
DSP Report: Generating DSP P_reg[132], operation Mode is: (PCIN+(A2*(B:0x1ec))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[132].
DSP Report: register P_reg[132] is absorbed into DSP P_reg[132].
DSP Report: register M_reg[66] is absorbed into DSP P_reg[132].
DSP Report: operator P_reg[132]0 is absorbed into DSP P_reg[132].
DSP Report: operator M_reg[66]0 is absorbed into DSP P_reg[132].
DSP Report: Generating DSP P_reg[131], operation Mode is: (PCIN+(A2*(B:0x1e5))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[131].
DSP Report: register P_reg[131] is absorbed into DSP P_reg[131].
DSP Report: register M_reg[67] is absorbed into DSP P_reg[131].
DSP Report: operator P_reg[131]0 is absorbed into DSP P_reg[131].
DSP Report: operator M_reg[67]0 is absorbed into DSP P_reg[131].
DSP Report: Generating DSP P_reg[130], operation Mode is: (PCIN+(A2*(B:0x1c9))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[130].
DSP Report: register P_reg[130] is absorbed into DSP P_reg[130].
DSP Report: register M_reg[68] is absorbed into DSP P_reg[130].
DSP Report: operator P_reg[130]0 is absorbed into DSP P_reg[130].
DSP Report: operator M_reg[68]0 is absorbed into DSP P_reg[130].
DSP Report: Generating DSP P_reg[129], operation Mode is: (PCIN+(A2*(B:0x196))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[129].
DSP Report: register P_reg[129] is absorbed into DSP P_reg[129].
DSP Report: register M_reg[69] is absorbed into DSP P_reg[129].
DSP Report: operator P_reg[129]0 is absorbed into DSP P_reg[129].
DSP Report: operator M_reg[69]0 is absorbed into DSP P_reg[129].
DSP Report: Generating DSP P_reg[128], operation Mode is: (PCIN+(A2*(B:0x14b))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[128].
DSP Report: register P_reg[128] is absorbed into DSP P_reg[128].
DSP Report: register M_reg[70] is absorbed into DSP P_reg[128].
DSP Report: operator P_reg[128]0 is absorbed into DSP P_reg[128].
DSP Report: operator M_reg[70]0 is absorbed into DSP P_reg[128].
DSP Report: Generating DSP P_reg[127], operation Mode is: (PCIN+(A2*(B:0xeb))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[127].
DSP Report: register P_reg[127] is absorbed into DSP P_reg[127].
DSP Report: register M_reg[71] is absorbed into DSP P_reg[127].
DSP Report: operator P_reg[127]0 is absorbed into DSP P_reg[127].
DSP Report: operator M_reg[71]0 is absorbed into DSP P_reg[127].
DSP Report: Generating DSP P_reg[126], operation Mode is: (PCIN+(A2*(B:0x78))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[126].
DSP Report: register P_reg[126] is absorbed into DSP P_reg[126].
DSP Report: register M_reg[72] is absorbed into DSP P_reg[126].
DSP Report: operator P_reg[126]0 is absorbed into DSP P_reg[126].
DSP Report: operator M_reg[72]0 is absorbed into DSP P_reg[126].
DSP Report: Generating DSP P_reg[125], operation Mode is: (PCIN+(A2*(B:0x3fff5))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[125].
DSP Report: register P_reg[125] is absorbed into DSP P_reg[125].
DSP Report: register M_reg[73] is absorbed into DSP P_reg[125].
DSP Report: operator P_reg[125]0 is absorbed into DSP P_reg[125].
DSP Report: operator M_reg[73]0 is absorbed into DSP P_reg[125].
DSP Report: Generating DSP P_reg[124], operation Mode is: (PCIN+(A2*(B:0x3ff65))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[124].
DSP Report: register P_reg[124] is absorbed into DSP P_reg[124].
DSP Report: register M_reg[74] is absorbed into DSP P_reg[124].
DSP Report: operator P_reg[124]0 is absorbed into DSP P_reg[124].
DSP Report: operator M_reg[74]0 is absorbed into DSP P_reg[124].
DSP Report: Generating DSP P_reg[123], operation Mode is: (PCIN+(A2*(B:0x3fecf))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[123].
DSP Report: register P_reg[123] is absorbed into DSP P_reg[123].
DSP Report: register M_reg[75] is absorbed into DSP P_reg[123].
DSP Report: operator P_reg[123]0 is absorbed into DSP P_reg[123].
DSP Report: operator M_reg[75]0 is absorbed into DSP P_reg[123].
DSP Report: Generating DSP P_reg[122], operation Mode is: (PCIN+(A2*(B:0x3fe37))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[122].
DSP Report: register P_reg[122] is absorbed into DSP P_reg[122].
DSP Report: register M_reg[76] is absorbed into DSP P_reg[122].
DSP Report: operator P_reg[122]0 is absorbed into DSP P_reg[122].
DSP Report: operator M_reg[76]0 is absorbed into DSP P_reg[122].
DSP Report: Generating DSP P_reg[121], operation Mode is: (PCIN+(A2*(B:0x3fda5))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[121].
DSP Report: register P_reg[121] is absorbed into DSP P_reg[121].
DSP Report: register M_reg[77] is absorbed into DSP P_reg[121].
DSP Report: operator P_reg[121]0 is absorbed into DSP P_reg[121].
DSP Report: operator M_reg[77]0 is absorbed into DSP P_reg[121].
DSP Report: Generating DSP P_reg[120], operation Mode is: (PCIN+(A2*(B:0x3fd1e))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[120].
DSP Report: register P_reg[120] is absorbed into DSP P_reg[120].
DSP Report: register M_reg[78] is absorbed into DSP P_reg[120].
DSP Report: operator P_reg[120]0 is absorbed into DSP P_reg[120].
DSP Report: operator M_reg[78]0 is absorbed into DSP P_reg[120].
DSP Report: Generating DSP P_reg[119], operation Mode is: (PCIN+(A2*(B:0x3fca9))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[119].
DSP Report: register P_reg[119] is absorbed into DSP P_reg[119].
DSP Report: register M_reg[79] is absorbed into DSP P_reg[119].
DSP Report: operator P_reg[119]0 is absorbed into DSP P_reg[119].
DSP Report: operator M_reg[79]0 is absorbed into DSP P_reg[119].
DSP Report: Generating DSP P_reg[118], operation Mode is: (PCIN+(A2*(B:0x3fc4c))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[118].
DSP Report: register P_reg[118] is absorbed into DSP P_reg[118].
DSP Report: register M_reg[80] is absorbed into DSP P_reg[118].
DSP Report: operator P_reg[118]0 is absorbed into DSP P_reg[118].
DSP Report: operator M_reg[80]0 is absorbed into DSP P_reg[118].
DSP Report: Generating DSP P_reg[117], operation Mode is: (PCIN+(A2*(B:0x3fc0c))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[117].
DSP Report: register P_reg[117] is absorbed into DSP P_reg[117].
DSP Report: register M_reg[81] is absorbed into DSP P_reg[117].
DSP Report: operator P_reg[117]0 is absorbed into DSP P_reg[117].
DSP Report: operator M_reg[81]0 is absorbed into DSP P_reg[117].
DSP Report: Generating DSP P_reg[116], operation Mode is: (PCIN+(A2*(B:0x3fbec))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[116].
DSP Report: register P_reg[116] is absorbed into DSP P_reg[116].
DSP Report: register M_reg[82] is absorbed into DSP P_reg[116].
DSP Report: operator P_reg[116]0 is absorbed into DSP P_reg[116].
DSP Report: operator M_reg[82]0 is absorbed into DSP P_reg[116].
DSP Report: Generating DSP P_reg[115], operation Mode is: (PCIN+(A2*(B:0x3fbf1))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[115].
DSP Report: register P_reg[115] is absorbed into DSP P_reg[115].
DSP Report: register M_reg[83] is absorbed into DSP P_reg[115].
DSP Report: operator P_reg[115]0 is absorbed into DSP P_reg[115].
DSP Report: operator M_reg[83]0 is absorbed into DSP P_reg[115].
DSP Report: Generating DSP P_reg[114], operation Mode is: (PCIN+(A2*(B:0x3fc1a))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[114].
DSP Report: register P_reg[114] is absorbed into DSP P_reg[114].
DSP Report: register M_reg[84] is absorbed into DSP P_reg[114].
DSP Report: operator P_reg[114]0 is absorbed into DSP P_reg[114].
DSP Report: operator M_reg[84]0 is absorbed into DSP P_reg[114].
DSP Report: Generating DSP P_reg[113], operation Mode is: (PCIN+(A2*(B:0x3fc69))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[113].
DSP Report: register P_reg[113] is absorbed into DSP P_reg[113].
DSP Report: register M_reg[85] is absorbed into DSP P_reg[113].
DSP Report: operator P_reg[113]0 is absorbed into DSP P_reg[113].
DSP Report: operator M_reg[85]0 is absorbed into DSP P_reg[113].
DSP Report: Generating DSP P_reg[112], operation Mode is: (PCIN+(A2*(B:0x3fcdc))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[112].
DSP Report: register P_reg[112] is absorbed into DSP P_reg[112].
DSP Report: register M_reg[86] is absorbed into DSP P_reg[112].
DSP Report: operator P_reg[112]0 is absorbed into DSP P_reg[112].
DSP Report: operator M_reg[86]0 is absorbed into DSP P_reg[112].
DSP Report: Generating DSP P_reg[111], operation Mode is: (PCIN+(A2*(B:0x3fd70))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[111].
DSP Report: register P_reg[111] is absorbed into DSP P_reg[111].
DSP Report: register M_reg[87] is absorbed into DSP P_reg[111].
DSP Report: operator P_reg[111]0 is absorbed into DSP P_reg[111].
DSP Report: operator M_reg[87]0 is absorbed into DSP P_reg[111].
DSP Report: Generating DSP P_reg[110], operation Mode is: (PCIN+(A2*(B:0x3fe20))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[110].
DSP Report: register P_reg[110] is absorbed into DSP P_reg[110].
DSP Report: register M_reg[88] is absorbed into DSP P_reg[110].
DSP Report: operator P_reg[110]0 is absorbed into DSP P_reg[110].
DSP Report: operator M_reg[88]0 is absorbed into DSP P_reg[110].
DSP Report: Generating DSP P_reg[109], operation Mode is: (PCIN+(A2*(B:0x3fee7))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[109].
DSP Report: register P_reg[109] is absorbed into DSP P_reg[109].
DSP Report: register M_reg[89] is absorbed into DSP P_reg[109].
DSP Report: operator P_reg[109]0 is absorbed into DSP P_reg[109].
DSP Report: operator M_reg[89]0 is absorbed into DSP P_reg[109].
DSP Report: Generating DSP P_reg[108], operation Mode is: (PCIN+(A2*(B:0x3ffbd))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[108].
DSP Report: register P_reg[108] is absorbed into DSP P_reg[108].
DSP Report: register M_reg[90] is absorbed into DSP P_reg[108].
DSP Report: operator P_reg[108]0 is absorbed into DSP P_reg[108].
DSP Report: operator M_reg[90]0 is absorbed into DSP P_reg[108].
DSP Report: Generating DSP P_reg[107], operation Mode is: (PCIN+(A2*(B:0x9b))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[107].
DSP Report: register P_reg[107] is absorbed into DSP P_reg[107].
DSP Report: register M_reg[91] is absorbed into DSP P_reg[107].
DSP Report: operator P_reg[107]0 is absorbed into DSP P_reg[107].
DSP Report: operator M_reg[91]0 is absorbed into DSP P_reg[107].
DSP Report: Generating DSP P_reg[106], operation Mode is: (PCIN+(A2*(B:0x179))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[106].
DSP Report: register P_reg[106] is absorbed into DSP P_reg[106].
DSP Report: register M_reg[92] is absorbed into DSP P_reg[106].
DSP Report: operator P_reg[106]0 is absorbed into DSP P_reg[106].
DSP Report: operator M_reg[92]0 is absorbed into DSP P_reg[106].
DSP Report: Generating DSP P_reg[105], operation Mode is: (PCIN+(A2*(B:0x24f))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[105].
DSP Report: register P_reg[105] is absorbed into DSP P_reg[105].
DSP Report: register M_reg[93] is absorbed into DSP P_reg[105].
DSP Report: operator P_reg[105]0 is absorbed into DSP P_reg[105].
DSP Report: operator M_reg[93]0 is absorbed into DSP P_reg[105].
DSP Report: Generating DSP P_reg[104], operation Mode is: (PCIN+(A2*(B:0x314))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[104].
DSP Report: register P_reg[104] is absorbed into DSP P_reg[104].
DSP Report: register M_reg[94] is absorbed into DSP P_reg[104].
DSP Report: operator P_reg[104]0 is absorbed into DSP P_reg[104].
DSP Report: operator M_reg[94]0 is absorbed into DSP P_reg[104].
DSP Report: Generating DSP P_reg[103], operation Mode is: (PCIN+(A2*(B:0x3c1))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[103].
DSP Report: register P_reg[103] is absorbed into DSP P_reg[103].
DSP Report: register M_reg[95] is absorbed into DSP P_reg[103].
DSP Report: operator P_reg[103]0 is absorbed into DSP P_reg[103].
DSP Report: operator M_reg[95]0 is absorbed into DSP P_reg[103].
DSP Report: Generating DSP P_reg[102], operation Mode is: (PCIN+(A2*(B:0x450))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[102].
DSP Report: register P_reg[102] is absorbed into DSP P_reg[102].
DSP Report: register M_reg[96] is absorbed into DSP P_reg[102].
DSP Report: operator P_reg[102]0 is absorbed into DSP P_reg[102].
DSP Report: operator M_reg[96]0 is absorbed into DSP P_reg[102].
DSP Report: Generating DSP P_reg[101], operation Mode is: (PCIN+(A2*(B:0x4b9))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[101].
DSP Report: register P_reg[101] is absorbed into DSP P_reg[101].
DSP Report: register M_reg[97] is absorbed into DSP P_reg[101].
DSP Report: operator P_reg[101]0 is absorbed into DSP P_reg[101].
DSP Report: operator M_reg[97]0 is absorbed into DSP P_reg[101].
DSP Report: Generating DSP P_reg[100], operation Mode is: (PCIN+(A2*(B:0x4fb))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[100].
DSP Report: register P_reg[100] is absorbed into DSP P_reg[100].
DSP Report: register M_reg[98] is absorbed into DSP P_reg[100].
DSP Report: operator P_reg[100]0 is absorbed into DSP P_reg[100].
DSP Report: operator M_reg[98]0 is absorbed into DSP P_reg[100].
DSP Report: Generating DSP P_reg[99], operation Mode is: (PCIN+(A2*(B:0x511))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[99].
DSP Report: register P_reg[99] is absorbed into DSP P_reg[99].
DSP Report: register M_reg[99] is absorbed into DSP P_reg[99].
DSP Report: operator P_reg[99]0 is absorbed into DSP P_reg[99].
DSP Report: operator M_reg[99]0 is absorbed into DSP P_reg[99].
DSP Report: Generating DSP P_reg[98], operation Mode is: (PCIN+(A2*(B:0x4fb))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[98].
DSP Report: register P_reg[98] is absorbed into DSP P_reg[98].
DSP Report: register M_reg[98] is absorbed into DSP P_reg[98].
DSP Report: operator P_reg[98]0 is absorbed into DSP P_reg[98].
DSP Report: operator M_reg[98]0 is absorbed into DSP P_reg[98].
DSP Report: Generating DSP P_reg[97], operation Mode is: (PCIN+(A2*(B:0x4b9))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[97].
DSP Report: register P_reg[97] is absorbed into DSP P_reg[97].
DSP Report: register M_reg[97] is absorbed into DSP P_reg[97].
DSP Report: operator P_reg[97]0 is absorbed into DSP P_reg[97].
DSP Report: operator M_reg[97]0 is absorbed into DSP P_reg[97].
DSP Report: Generating DSP P_reg[96], operation Mode is: (PCIN+(A2*(B:0x450))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[96].
DSP Report: register P_reg[96] is absorbed into DSP P_reg[96].
DSP Report: register M_reg[96] is absorbed into DSP P_reg[96].
DSP Report: operator P_reg[96]0 is absorbed into DSP P_reg[96].
DSP Report: operator M_reg[96]0 is absorbed into DSP P_reg[96].
DSP Report: Generating DSP P_reg[95], operation Mode is: (PCIN+(A2*(B:0x3c1))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[95].
DSP Report: register P_reg[95] is absorbed into DSP P_reg[95].
DSP Report: register M_reg[95] is absorbed into DSP P_reg[95].
DSP Report: operator P_reg[95]0 is absorbed into DSP P_reg[95].
DSP Report: operator M_reg[95]0 is absorbed into DSP P_reg[95].
DSP Report: Generating DSP P_reg[94], operation Mode is: (PCIN+(A2*(B:0x314))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[94].
DSP Report: register P_reg[94] is absorbed into DSP P_reg[94].
DSP Report: register M_reg[94] is absorbed into DSP P_reg[94].
DSP Report: operator P_reg[94]0 is absorbed into DSP P_reg[94].
DSP Report: operator M_reg[94]0 is absorbed into DSP P_reg[94].
DSP Report: Generating DSP P_reg[93], operation Mode is: (PCIN+(A2*(B:0x24f))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[93].
DSP Report: register P_reg[93] is absorbed into DSP P_reg[93].
DSP Report: register M_reg[93] is absorbed into DSP P_reg[93].
DSP Report: operator P_reg[93]0 is absorbed into DSP P_reg[93].
DSP Report: operator M_reg[93]0 is absorbed into DSP P_reg[93].
DSP Report: Generating DSP P_reg[92], operation Mode is: (PCIN+(A2*(B:0x179))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[92].
DSP Report: register P_reg[92] is absorbed into DSP P_reg[92].
DSP Report: register M_reg[92] is absorbed into DSP P_reg[92].
DSP Report: operator P_reg[92]0 is absorbed into DSP P_reg[92].
DSP Report: operator M_reg[92]0 is absorbed into DSP P_reg[92].
DSP Report: Generating DSP P_reg[91], operation Mode is: (PCIN+(A2*(B:0x9b))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[91].
DSP Report: register P_reg[91] is absorbed into DSP P_reg[91].
DSP Report: register M_reg[91] is absorbed into DSP P_reg[91].
DSP Report: operator P_reg[91]0 is absorbed into DSP P_reg[91].
DSP Report: operator M_reg[91]0 is absorbed into DSP P_reg[91].
DSP Report: Generating DSP P_reg[90], operation Mode is: (PCIN+(A2*(B:0x3ffbd))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[90].
DSP Report: register P_reg[90] is absorbed into DSP P_reg[90].
DSP Report: register M_reg[90] is absorbed into DSP P_reg[90].
DSP Report: operator P_reg[90]0 is absorbed into DSP P_reg[90].
DSP Report: operator M_reg[90]0 is absorbed into DSP P_reg[90].
DSP Report: Generating DSP P_reg[89], operation Mode is: (PCIN+(A2*(B:0x3fee7))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[89].
DSP Report: register P_reg[89] is absorbed into DSP P_reg[89].
DSP Report: register M_reg[89] is absorbed into DSP P_reg[89].
DSP Report: operator P_reg[89]0 is absorbed into DSP P_reg[89].
DSP Report: operator M_reg[89]0 is absorbed into DSP P_reg[89].
DSP Report: Generating DSP P_reg[88], operation Mode is: (PCIN+(A2*(B:0x3fe20))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[88].
DSP Report: register P_reg[88] is absorbed into DSP P_reg[88].
DSP Report: register M_reg[88] is absorbed into DSP P_reg[88].
DSP Report: operator P_reg[88]0 is absorbed into DSP P_reg[88].
DSP Report: operator M_reg[88]0 is absorbed into DSP P_reg[88].
DSP Report: Generating DSP P_reg[87], operation Mode is: (PCIN+(A2*(B:0x3fd70))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[87].
DSP Report: register P_reg[87] is absorbed into DSP P_reg[87].
DSP Report: register M_reg[87] is absorbed into DSP P_reg[87].
DSP Report: operator P_reg[87]0 is absorbed into DSP P_reg[87].
DSP Report: operator M_reg[87]0 is absorbed into DSP P_reg[87].
DSP Report: Generating DSP P_reg[86], operation Mode is: (PCIN+(A2*(B:0x3fcdc))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[86].
DSP Report: register P_reg[86] is absorbed into DSP P_reg[86].
DSP Report: register M_reg[86] is absorbed into DSP P_reg[86].
DSP Report: operator P_reg[86]0 is absorbed into DSP P_reg[86].
DSP Report: operator M_reg[86]0 is absorbed into DSP P_reg[86].
DSP Report: Generating DSP P_reg[85], operation Mode is: (PCIN+(A2*(B:0x3fc69))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[85].
DSP Report: register P_reg[85] is absorbed into DSP P_reg[85].
DSP Report: register M_reg[85] is absorbed into DSP P_reg[85].
DSP Report: operator P_reg[85]0 is absorbed into DSP P_reg[85].
DSP Report: operator M_reg[85]0 is absorbed into DSP P_reg[85].
DSP Report: Generating DSP P_reg[84], operation Mode is: (PCIN+(A2*(B:0x3fc1a))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[84].
DSP Report: register P_reg[84] is absorbed into DSP P_reg[84].
DSP Report: register M_reg[84] is absorbed into DSP P_reg[84].
DSP Report: operator P_reg[84]0 is absorbed into DSP P_reg[84].
DSP Report: operator M_reg[84]0 is absorbed into DSP P_reg[84].
DSP Report: Generating DSP P_reg[83], operation Mode is: (PCIN+(A2*(B:0x3fbf1))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[83].
DSP Report: register P_reg[83] is absorbed into DSP P_reg[83].
DSP Report: register M_reg[83] is absorbed into DSP P_reg[83].
DSP Report: operator P_reg[83]0 is absorbed into DSP P_reg[83].
DSP Report: operator M_reg[83]0 is absorbed into DSP P_reg[83].
DSP Report: Generating DSP P_reg[82], operation Mode is: (PCIN+(A2*(B:0x3fbec))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[82].
DSP Report: register P_reg[82] is absorbed into DSP P_reg[82].
DSP Report: register M_reg[82] is absorbed into DSP P_reg[82].
DSP Report: operator P_reg[82]0 is absorbed into DSP P_reg[82].
DSP Report: operator M_reg[82]0 is absorbed into DSP P_reg[82].
DSP Report: Generating DSP P_reg[81], operation Mode is: (PCIN+(A2*(B:0x3fc0c))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[81].
DSP Report: register P_reg[81] is absorbed into DSP P_reg[81].
DSP Report: register M_reg[81] is absorbed into DSP P_reg[81].
DSP Report: operator P_reg[81]0 is absorbed into DSP P_reg[81].
DSP Report: operator M_reg[81]0 is absorbed into DSP P_reg[81].
DSP Report: Generating DSP P_reg[80], operation Mode is: (PCIN+(A2*(B:0x3fc4c))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[80].
DSP Report: register P_reg[80] is absorbed into DSP P_reg[80].
DSP Report: register M_reg[80] is absorbed into DSP P_reg[80].
DSP Report: operator P_reg[80]0 is absorbed into DSP P_reg[80].
DSP Report: operator M_reg[80]0 is absorbed into DSP P_reg[80].
DSP Report: Generating DSP P_reg[79], operation Mode is: (PCIN+(A2*(B:0x3fca9))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[79].
DSP Report: register P_reg[79] is absorbed into DSP P_reg[79].
DSP Report: register M_reg[79] is absorbed into DSP P_reg[79].
DSP Report: operator P_reg[79]0 is absorbed into DSP P_reg[79].
DSP Report: operator M_reg[79]0 is absorbed into DSP P_reg[79].
DSP Report: Generating DSP P_reg[78], operation Mode is: (PCIN+(A2*(B:0x3fd1e))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[78].
DSP Report: register P_reg[78] is absorbed into DSP P_reg[78].
DSP Report: register M_reg[78] is absorbed into DSP P_reg[78].
DSP Report: operator P_reg[78]0 is absorbed into DSP P_reg[78].
DSP Report: operator M_reg[78]0 is absorbed into DSP P_reg[78].
DSP Report: Generating DSP P_reg[77], operation Mode is: (PCIN+(A2*(B:0x3fda5))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[77].
DSP Report: register P_reg[77] is absorbed into DSP P_reg[77].
DSP Report: register M_reg[77] is absorbed into DSP P_reg[77].
DSP Report: operator P_reg[77]0 is absorbed into DSP P_reg[77].
DSP Report: operator M_reg[77]0 is absorbed into DSP P_reg[77].
DSP Report: Generating DSP P_reg[76], operation Mode is: (PCIN+(A2*(B:0x3fe37))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[76].
DSP Report: register P_reg[76] is absorbed into DSP P_reg[76].
DSP Report: register M_reg[76] is absorbed into DSP P_reg[76].
DSP Report: operator P_reg[76]0 is absorbed into DSP P_reg[76].
DSP Report: operator M_reg[76]0 is absorbed into DSP P_reg[76].
DSP Report: Generating DSP P_reg[75], operation Mode is: (PCIN+(A2*(B:0x3fecf))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[75].
DSP Report: register P_reg[75] is absorbed into DSP P_reg[75].
DSP Report: register M_reg[75] is absorbed into DSP P_reg[75].
DSP Report: operator P_reg[75]0 is absorbed into DSP P_reg[75].
DSP Report: operator M_reg[75]0 is absorbed into DSP P_reg[75].
DSP Report: Generating DSP P_reg[74], operation Mode is: (PCIN+(A2*(B:0x3ff65))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[74].
DSP Report: register P_reg[74] is absorbed into DSP P_reg[74].
DSP Report: register M_reg[74] is absorbed into DSP P_reg[74].
DSP Report: operator P_reg[74]0 is absorbed into DSP P_reg[74].
DSP Report: operator M_reg[74]0 is absorbed into DSP P_reg[74].
DSP Report: Generating DSP P_reg[73], operation Mode is: (PCIN+(A2*(B:0x3fff5))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[73].
DSP Report: register P_reg[73] is absorbed into DSP P_reg[73].
DSP Report: register M_reg[73] is absorbed into DSP P_reg[73].
DSP Report: operator P_reg[73]0 is absorbed into DSP P_reg[73].
DSP Report: operator M_reg[73]0 is absorbed into DSP P_reg[73].
DSP Report: Generating DSP P_reg[72], operation Mode is: (PCIN+(A2*(B:0x78))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[72].
DSP Report: register P_reg[72] is absorbed into DSP P_reg[72].
DSP Report: register M_reg[72] is absorbed into DSP P_reg[72].
DSP Report: operator P_reg[72]0 is absorbed into DSP P_reg[72].
DSP Report: operator M_reg[72]0 is absorbed into DSP P_reg[72].
DSP Report: Generating DSP P_reg[71], operation Mode is: (PCIN+(A2*(B:0xeb))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[71].
DSP Report: register P_reg[71] is absorbed into DSP P_reg[71].
DSP Report: register M_reg[71] is absorbed into DSP P_reg[71].
DSP Report: operator P_reg[71]0 is absorbed into DSP P_reg[71].
DSP Report: operator M_reg[71]0 is absorbed into DSP P_reg[71].
DSP Report: Generating DSP P_reg[70], operation Mode is: (PCIN+(A2*(B:0x14b))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[70].
DSP Report: register P_reg[70] is absorbed into DSP P_reg[70].
DSP Report: register M_reg[70] is absorbed into DSP P_reg[70].
DSP Report: operator P_reg[70]0 is absorbed into DSP P_reg[70].
DSP Report: operator M_reg[70]0 is absorbed into DSP P_reg[70].
DSP Report: Generating DSP P_reg[69], operation Mode is: (PCIN+(A2*(B:0x196))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[69].
DSP Report: register P_reg[69] is absorbed into DSP P_reg[69].
DSP Report: register M_reg[69] is absorbed into DSP P_reg[69].
DSP Report: operator P_reg[69]0 is absorbed into DSP P_reg[69].
DSP Report: operator M_reg[69]0 is absorbed into DSP P_reg[69].
DSP Report: Generating DSP P_reg[68], operation Mode is: (PCIN+(A2*(B:0x1c9))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[68].
DSP Report: register P_reg[68] is absorbed into DSP P_reg[68].
DSP Report: register M_reg[68] is absorbed into DSP P_reg[68].
DSP Report: operator P_reg[68]0 is absorbed into DSP P_reg[68].
DSP Report: operator M_reg[68]0 is absorbed into DSP P_reg[68].
DSP Report: Generating DSP P_reg[67], operation Mode is: (PCIN+(A2*(B:0x1e5))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[67].
DSP Report: register P_reg[67] is absorbed into DSP P_reg[67].
DSP Report: register M_reg[67] is absorbed into DSP P_reg[67].
DSP Report: operator P_reg[67]0 is absorbed into DSP P_reg[67].
DSP Report: operator M_reg[67]0 is absorbed into DSP P_reg[67].
DSP Report: Generating DSP P_reg[66], operation Mode is: (PCIN+(A2*(B:0x1ec))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[66].
DSP Report: register P_reg[66] is absorbed into DSP P_reg[66].
DSP Report: register M_reg[66] is absorbed into DSP P_reg[66].
DSP Report: operator P_reg[66]0 is absorbed into DSP P_reg[66].
DSP Report: operator M_reg[66]0 is absorbed into DSP P_reg[66].
DSP Report: Generating DSP P_reg[65], operation Mode is: (PCIN+(A2*(B:0x1df))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[65].
DSP Report: register P_reg[65] is absorbed into DSP P_reg[65].
DSP Report: register M_reg[65] is absorbed into DSP P_reg[65].
DSP Report: operator P_reg[65]0 is absorbed into DSP P_reg[65].
DSP Report: operator M_reg[65]0 is absorbed into DSP P_reg[65].
DSP Report: Generating DSP P_reg[64], operation Mode is: (PCIN+(A2*(B:0x1c1))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[64].
DSP Report: register P_reg[64] is absorbed into DSP P_reg[64].
DSP Report: register M_reg[64] is absorbed into DSP P_reg[64].
DSP Report: operator P_reg[64]0 is absorbed into DSP P_reg[64].
DSP Report: operator M_reg[64]0 is absorbed into DSP P_reg[64].
DSP Report: Generating DSP P_reg[63], operation Mode is: (PCIN+(A2*(B:0x195))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[63].
DSP Report: register P_reg[63] is absorbed into DSP P_reg[63].
DSP Report: register M_reg[63] is absorbed into DSP P_reg[63].
DSP Report: operator P_reg[63]0 is absorbed into DSP P_reg[63].
DSP Report: operator M_reg[63]0 is absorbed into DSP P_reg[63].
DSP Report: Generating DSP P_reg[62], operation Mode is: (PCIN+(A2*(B:0x15f))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[62].
DSP Report: register P_reg[62] is absorbed into DSP P_reg[62].
DSP Report: register M_reg[62] is absorbed into DSP P_reg[62].
DSP Report: operator P_reg[62]0 is absorbed into DSP P_reg[62].
DSP Report: operator M_reg[62]0 is absorbed into DSP P_reg[62].
DSP Report: Generating DSP P_reg[61], operation Mode is: (PCIN+(A2*(B:0x122))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[61].
DSP Report: register P_reg[61] is absorbed into DSP P_reg[61].
DSP Report: register M_reg[61] is absorbed into DSP P_reg[61].
DSP Report: operator P_reg[61]0 is absorbed into DSP P_reg[61].
DSP Report: operator M_reg[61]0 is absorbed into DSP P_reg[61].
DSP Report: Generating DSP P_reg[60], operation Mode is: (PCIN+(A2*(B:0xe3))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[60].
DSP Report: register P_reg[60] is absorbed into DSP P_reg[60].
DSP Report: register M_reg[60] is absorbed into DSP P_reg[60].
DSP Report: operator P_reg[60]0 is absorbed into DSP P_reg[60].
DSP Report: operator M_reg[60]0 is absorbed into DSP P_reg[60].
DSP Report: Generating DSP P_reg[59], operation Mode is: (PCIN+(A2*(B:0xa5))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[59].
DSP Report: register P_reg[59] is absorbed into DSP P_reg[59].
DSP Report: register M_reg[59] is absorbed into DSP P_reg[59].
DSP Report: operator P_reg[59]0 is absorbed into DSP P_reg[59].
DSP Report: operator M_reg[59]0 is absorbed into DSP P_reg[59].
DSP Report: Generating DSP P_reg[58], operation Mode is: (PCIN+(A2*(B:0x6b))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[58].
DSP Report: register P_reg[58] is absorbed into DSP P_reg[58].
DSP Report: register M_reg[58] is absorbed into DSP P_reg[58].
DSP Report: operator P_reg[58]0 is absorbed into DSP P_reg[58].
DSP Report: operator M_reg[58]0 is absorbed into DSP P_reg[58].
DSP Report: Generating DSP P_reg[57], operation Mode is: (PCIN+(A2*(B:0x38))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[57].
DSP Report: register P_reg[57] is absorbed into DSP P_reg[57].
DSP Report: register M_reg[19] is absorbed into DSP P_reg[57].
DSP Report: operator P_reg[57]0 is absorbed into DSP P_reg[57].
DSP Report: operator M_reg[19]0 is absorbed into DSP P_reg[57].
DSP Report: Generating DSP P_reg[56], operation Mode is: (PCIN+(A2*(B:0xe))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[56].
DSP Report: register P_reg[56] is absorbed into DSP P_reg[56].
DSP Report: register M_reg[56] is absorbed into DSP P_reg[56].
DSP Report: operator P_reg[56]0 is absorbed into DSP P_reg[56].
DSP Report: operator M_reg[56]0 is absorbed into DSP P_reg[56].
DSP Report: Generating DSP P_reg[55], operation Mode is: (PCIN+(A2*(B:0x3ffef))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[55].
DSP Report: register P_reg[55] is absorbed into DSP P_reg[55].
DSP Report: register M_reg[55] is absorbed into DSP P_reg[55].
DSP Report: operator P_reg[55]0 is absorbed into DSP P_reg[55].
DSP Report: operator M_reg[55]0 is absorbed into DSP P_reg[55].
DSP Report: Generating DSP P_reg[54], operation Mode is: (PCIN+(A2*(B:0x3ffda))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[54].
DSP Report: register P_reg[54] is absorbed into DSP P_reg[54].
DSP Report: register M_reg[54] is absorbed into DSP P_reg[54].
DSP Report: operator P_reg[54]0 is absorbed into DSP P_reg[54].
DSP Report: operator M_reg[54]0 is absorbed into DSP P_reg[54].
DSP Report: Generating DSP P_reg[53], operation Mode is: (PCIN+(A2*(B:0x3ffcf))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[53].
DSP Report: register P_reg[53] is absorbed into DSP P_reg[53].
DSP Report: register M_reg[53] is absorbed into DSP P_reg[53].
DSP Report: operator P_reg[53]0 is absorbed into DSP P_reg[53].
DSP Report: operator M_reg[53]0 is absorbed into DSP P_reg[53].
DSP Report: Generating DSP P_reg[52], operation Mode is: (PCIN+(A2*(B:0x3ffcd))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[52].
DSP Report: register P_reg[52] is absorbed into DSP P_reg[52].
DSP Report: register M_reg[52] is absorbed into DSP P_reg[52].
DSP Report: operator P_reg[52]0 is absorbed into DSP P_reg[52].
DSP Report: operator M_reg[52]0 is absorbed into DSP P_reg[52].
DSP Report: Generating DSP P_reg[51], operation Mode is: (PCIN+(A2*(B:0x3ffd4))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[51].
DSP Report: register P_reg[51] is absorbed into DSP P_reg[51].
DSP Report: register M_reg[51] is absorbed into DSP P_reg[51].
DSP Report: operator P_reg[51]0 is absorbed into DSP P_reg[51].
DSP Report: operator M_reg[51]0 is absorbed into DSP P_reg[51].
DSP Report: Generating DSP P_reg[50], operation Mode is: (PCIN+(A2*(B:0x3ffe2))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[50].
DSP Report: register P_reg[50] is absorbed into DSP P_reg[50].
DSP Report: register M_reg[50] is absorbed into DSP P_reg[50].
DSP Report: operator P_reg[50]0 is absorbed into DSP P_reg[50].
DSP Report: operator M_reg[50]0 is absorbed into DSP P_reg[50].
DSP Report: Generating DSP P_reg[49], operation Mode is: (PCIN+(A2*(B:0x3fff4))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[49].
DSP Report: register P_reg[49] is absorbed into DSP P_reg[49].
DSP Report: register M_reg[49] is absorbed into DSP P_reg[49].
DSP Report: operator P_reg[49]0 is absorbed into DSP P_reg[49].
DSP Report: operator M_reg[49]0 is absorbed into DSP P_reg[49].
DSP Report: Generating DSP P_reg[48], operation Mode is: (PCIN+A2:B2)'.
DSP Report: register M_reg[48] is absorbed into DSP P_reg[48].
DSP Report: register P_reg[48] is absorbed into DSP P_reg[48].
DSP Report: register P_reg[48] is absorbed into DSP P_reg[48].
DSP Report: operator P_reg[48]0 is absorbed into DSP P_reg[48].
DSP Report: Generating DSP P_reg[47], operation Mode is: (PCIN+(A2*(B:0x1d))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[47].
DSP Report: register P_reg[47] is absorbed into DSP P_reg[47].
DSP Report: register M_reg[5] is absorbed into DSP P_reg[47].
DSP Report: operator P_reg[47]0 is absorbed into DSP P_reg[47].
DSP Report: operator M_reg[5]0 is absorbed into DSP P_reg[47].
DSP Report: Generating DSP P_reg[46], operation Mode is: (PCIN+(A2*(B:0x30))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[46].
DSP Report: register P_reg[46] is absorbed into DSP P_reg[46].
DSP Report: register M_reg[46] is absorbed into DSP P_reg[46].
DSP Report: operator P_reg[46]0 is absorbed into DSP P_reg[46].
DSP Report: operator M_reg[46]0 is absorbed into DSP P_reg[46].
DSP Report: Generating DSP P_reg[45], operation Mode is: (PCIN+(A2*(B:0x3f))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[45].
DSP Report: register P_reg[45] is absorbed into DSP P_reg[45].
DSP Report: register M_reg[45] is absorbed into DSP P_reg[45].
DSP Report: operator P_reg[45]0 is absorbed into DSP P_reg[45].
DSP Report: operator M_reg[45]0 is absorbed into DSP P_reg[45].
DSP Report: Generating DSP P_reg[44], operation Mode is: (PCIN+(A2*(B:0x49))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[44].
DSP Report: register P_reg[44] is absorbed into DSP P_reg[44].
DSP Report: register M_reg[44] is absorbed into DSP P_reg[44].
DSP Report: operator P_reg[44]0 is absorbed into DSP P_reg[44].
DSP Report: operator M_reg[44]0 is absorbed into DSP P_reg[44].
DSP Report: Generating DSP P_reg[43], operation Mode is: (PCIN+(A2*(B:0x4d))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[43].
DSP Report: register P_reg[43] is absorbed into DSP P_reg[43].
DSP Report: register M_reg[8] is absorbed into DSP P_reg[43].
DSP Report: operator P_reg[43]0 is absorbed into DSP P_reg[43].
DSP Report: operator M_reg[8]0 is absorbed into DSP P_reg[43].
DSP Report: Generating DSP P_reg[42], operation Mode is: (PCIN+(A2*(B:0x4a))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[42].
DSP Report: register P_reg[42] is absorbed into DSP P_reg[42].
DSP Report: register M_reg[42] is absorbed into DSP P_reg[42].
DSP Report: operator P_reg[42]0 is absorbed into DSP P_reg[42].
DSP Report: operator M_reg[42]0 is absorbed into DSP P_reg[42].
DSP Report: Generating DSP P_reg[41], operation Mode is: (PCIN+A2:B2)'.
DSP Report: register M_reg[41] is absorbed into DSP P_reg[41].
DSP Report: register P_reg[41] is absorbed into DSP P_reg[41].
DSP Report: register P_reg[41] is absorbed into DSP P_reg[41].
DSP Report: operator P_reg[41]0 is absorbed into DSP P_reg[41].
DSP Report: Generating DSP P_reg[40], operation Mode is: (PCIN+(A2*(B:0x2f))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[40].
DSP Report: register P_reg[40] is absorbed into DSP P_reg[40].
DSP Report: register M_reg[40] is absorbed into DSP P_reg[40].
DSP Report: operator P_reg[40]0 is absorbed into DSP P_reg[40].
DSP Report: operator M_reg[40]0 is absorbed into DSP P_reg[40].
DSP Report: Generating DSP P_reg[39], operation Mode is: (PCIN+(A2*(B:0x18))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[39].
DSP Report: register P_reg[39] is absorbed into DSP P_reg[39].
DSP Report: register M_reg[39] is absorbed into DSP P_reg[39].
DSP Report: operator P_reg[39]0 is absorbed into DSP P_reg[39].
DSP Report: operator M_reg[39]0 is absorbed into DSP P_reg[39].
DSP Report: Generating DSP P_reg[38], operation Mode is: (PCIN+(A2*(B:0x3fffe))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[38].
DSP Report: register P_reg[38] is absorbed into DSP P_reg[38].
DSP Report: register M_reg[2] is absorbed into DSP P_reg[38].
DSP Report: operator P_reg[38]0 is absorbed into DSP P_reg[38].
DSP Report: operator M_reg[2]0 is absorbed into DSP P_reg[38].
DSP Report: Generating DSP P_reg[37], operation Mode is: (PCIN+(A2*(B:0x3ffe0))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[37].
DSP Report: register P_reg[37] is absorbed into DSP P_reg[37].
DSP Report: register M_reg[37] is absorbed into DSP P_reg[37].
DSP Report: operator P_reg[37]0 is absorbed into DSP P_reg[37].
DSP Report: operator M_reg[37]0 is absorbed into DSP P_reg[37].
DSP Report: Generating DSP P_reg[36], operation Mode is: (PCIN+(A2*(B:0x3ffbf))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[36].
DSP Report: register P_reg[36] is absorbed into DSP P_reg[36].
DSP Report: register M_reg[36] is absorbed into DSP P_reg[36].
DSP Report: operator P_reg[36]0 is absorbed into DSP P_reg[36].
DSP Report: operator M_reg[36]0 is absorbed into DSP P_reg[36].
DSP Report: Generating DSP P_reg[35], operation Mode is: (PCIN+(A2*(B:0x3ffa0))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[35].
DSP Report: register P_reg[35] is absorbed into DSP P_reg[35].
DSP Report: register M_reg[35] is absorbed into DSP P_reg[35].
DSP Report: operator P_reg[35]0 is absorbed into DSP P_reg[35].
DSP Report: operator M_reg[35]0 is absorbed into DSP P_reg[35].
DSP Report: Generating DSP P_reg[34], operation Mode is: (PCIN+(A2*(B:0x3ff82))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[34].
DSP Report: register P_reg[34] is absorbed into DSP P_reg[34].
DSP Report: register M_reg[34] is absorbed into DSP P_reg[34].
DSP Report: operator P_reg[34]0 is absorbed into DSP P_reg[34].
DSP Report: operator M_reg[34]0 is absorbed into DSP P_reg[34].
DSP Report: Generating DSP P_reg[33], operation Mode is: (PCIN+(A2*(B:0x3ff67))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[33].
DSP Report: register P_reg[33] is absorbed into DSP P_reg[33].
DSP Report: register M_reg[33] is absorbed into DSP P_reg[33].
DSP Report: operator P_reg[33]0 is absorbed into DSP P_reg[33].
DSP Report: operator M_reg[33]0 is absorbed into DSP P_reg[33].
DSP Report: Generating DSP P_reg[32], operation Mode is: (PCIN+(A2*(B:0x3ff52))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[32].
DSP Report: register P_reg[32] is absorbed into DSP P_reg[32].
DSP Report: register M_reg[32] is absorbed into DSP P_reg[32].
DSP Report: operator P_reg[32]0 is absorbed into DSP P_reg[32].
DSP Report: operator M_reg[32]0 is absorbed into DSP P_reg[32].
DSP Report: Generating DSP P_reg[31], operation Mode is: (PCIN+(A2*(B:0x3ff42))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[31].
DSP Report: register P_reg[31] is absorbed into DSP P_reg[31].
DSP Report: register M_reg[31] is absorbed into DSP P_reg[31].
DSP Report: operator P_reg[31]0 is absorbed into DSP P_reg[31].
DSP Report: operator M_reg[31]0 is absorbed into DSP P_reg[31].
DSP Report: Generating DSP P_reg[30], operation Mode is: (PCIN+(A2*(B:0x3ff3a))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[30].
DSP Report: register P_reg[30] is absorbed into DSP P_reg[30].
DSP Report: register M_reg[30] is absorbed into DSP P_reg[30].
DSP Report: operator P_reg[30]0 is absorbed into DSP P_reg[30].
DSP Report: operator M_reg[30]0 is absorbed into DSP P_reg[30].
DSP Report: Generating DSP P_reg[29], operation Mode is: (PCIN+(A2*(B:0x3ff38))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[29].
DSP Report: register P_reg[29] is absorbed into DSP P_reg[29].
DSP Report: register M_reg[29] is absorbed into DSP P_reg[29].
DSP Report: operator P_reg[29]0 is absorbed into DSP P_reg[29].
DSP Report: operator M_reg[29]0 is absorbed into DSP P_reg[29].
DSP Report: Generating DSP P_reg[28], operation Mode is: (PCIN+(A2*(B:0x3ff3f))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[28].
DSP Report: register P_reg[28] is absorbed into DSP P_reg[28].
DSP Report: register M_reg[28] is absorbed into DSP P_reg[28].
DSP Report: operator P_reg[28]0 is absorbed into DSP P_reg[28].
DSP Report: operator M_reg[28]0 is absorbed into DSP P_reg[28].
DSP Report: Generating DSP P_reg[27], operation Mode is: (PCIN+(A2*(B:0x3ff4c))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[27].
DSP Report: register P_reg[27] is absorbed into DSP P_reg[27].
DSP Report: register M_reg[27] is absorbed into DSP P_reg[27].
DSP Report: operator P_reg[27]0 is absorbed into DSP P_reg[27].
DSP Report: operator M_reg[27]0 is absorbed into DSP P_reg[27].
DSP Report: Generating DSP P_reg[26], operation Mode is: (PCIN+(A2*(B:0x3ff60))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[26].
DSP Report: register P_reg[26] is absorbed into DSP P_reg[26].
DSP Report: register M_reg[26] is absorbed into DSP P_reg[26].
DSP Report: operator P_reg[26]0 is absorbed into DSP P_reg[26].
DSP Report: operator M_reg[26]0 is absorbed into DSP P_reg[26].
DSP Report: Generating DSP P_reg[25], operation Mode is: (PCIN+(A2*(B:0x3ff79))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[25].
DSP Report: register P_reg[25] is absorbed into DSP P_reg[25].
DSP Report: register M_reg[25] is absorbed into DSP P_reg[25].
DSP Report: operator P_reg[25]0 is absorbed into DSP P_reg[25].
DSP Report: operator M_reg[25]0 is absorbed into DSP P_reg[25].
DSP Report: Generating DSP P_reg[24], operation Mode is: (PCIN+(A2*(B:0x3ff96))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[24].
DSP Report: register P_reg[24] is absorbed into DSP P_reg[24].
DSP Report: register M_reg[24] is absorbed into DSP P_reg[24].
DSP Report: operator P_reg[24]0 is absorbed into DSP P_reg[24].
DSP Report: operator M_reg[24]0 is absorbed into DSP P_reg[24].
DSP Report: Generating DSP P_reg[23], operation Mode is: (PCIN+(A2*(B:0x3ffb7))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[23].
DSP Report: register P_reg[23] is absorbed into DSP P_reg[23].
DSP Report: register M_reg[23] is absorbed into DSP P_reg[23].
DSP Report: operator P_reg[23]0 is absorbed into DSP P_reg[23].
DSP Report: operator M_reg[23]0 is absorbed into DSP P_reg[23].
DSP Report: Generating DSP P_reg[22], operation Mode is: (PCIN+(A2*(B:0x3ffd9))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[22].
DSP Report: register P_reg[22] is absorbed into DSP P_reg[22].
DSP Report: register M_reg[22] is absorbed into DSP P_reg[22].
DSP Report: operator P_reg[22]0 is absorbed into DSP P_reg[22].
DSP Report: operator M_reg[22]0 is absorbed into DSP P_reg[22].
DSP Report: Generating DSP P_reg[21], operation Mode is: (PCIN+(A2*(B:0x3fffb))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[21].
DSP Report: register P_reg[21] is absorbed into DSP P_reg[21].
DSP Report: register M_reg[21] is absorbed into DSP P_reg[21].
DSP Report: operator P_reg[21]0 is absorbed into DSP P_reg[21].
DSP Report: operator M_reg[21]0 is absorbed into DSP P_reg[21].
DSP Report: Generating DSP P_reg[20], operation Mode is: (PCIN+(A2*(B:0x1a))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[20].
DSP Report: register P_reg[20] is absorbed into DSP P_reg[20].
DSP Report: register M_reg[20] is absorbed into DSP P_reg[20].
DSP Report: operator P_reg[20]0 is absorbed into DSP P_reg[20].
DSP Report: operator M_reg[20]0 is absorbed into DSP P_reg[20].
DSP Report: Generating DSP P_reg[19], operation Mode is: (PCIN+(A2*(B:0x38))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[19].
DSP Report: register P_reg[19] is absorbed into DSP P_reg[19].
DSP Report: register M_reg[19] is absorbed into DSP P_reg[19].
DSP Report: operator P_reg[19]0 is absorbed into DSP P_reg[19].
DSP Report: operator M_reg[19]0 is absorbed into DSP P_reg[19].
DSP Report: Generating DSP P_reg[18], operation Mode is: (PCIN+(A2*(B:0x52))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[18].
DSP Report: register P_reg[18] is absorbed into DSP P_reg[18].
DSP Report: register M_reg[18] is absorbed into DSP P_reg[18].
DSP Report: operator P_reg[18]0 is absorbed into DSP P_reg[18].
DSP Report: operator M_reg[18]0 is absorbed into DSP P_reg[18].
DSP Report: Generating DSP P_reg[17], operation Mode is: (PCIN+(A2*(B:0x67))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[17].
DSP Report: register P_reg[17] is absorbed into DSP P_reg[17].
DSP Report: register M_reg[17] is absorbed into DSP P_reg[17].
DSP Report: operator P_reg[17]0 is absorbed into DSP P_reg[17].
DSP Report: operator M_reg[17]0 is absorbed into DSP P_reg[17].
DSP Report: Generating DSP P_reg[16], operation Mode is: (PCIN+(A2*(B:0x77))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[16].
DSP Report: register P_reg[16] is absorbed into DSP P_reg[16].
DSP Report: register M_reg[16] is absorbed into DSP P_reg[16].
DSP Report: operator P_reg[16]0 is absorbed into DSP P_reg[16].
DSP Report: operator M_reg[16]0 is absorbed into DSP P_reg[16].
DSP Report: Generating DSP P_reg[15], operation Mode is: (PCIN+(A2*(B:0x82))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[15].
DSP Report: register P_reg[15] is absorbed into DSP P_reg[15].
DSP Report: register M_reg[12] is absorbed into DSP P_reg[15].
DSP Report: operator P_reg[15]0 is absorbed into DSP P_reg[15].
DSP Report: operator M_reg[12]0 is absorbed into DSP P_reg[15].
DSP Report: Generating DSP P_reg[14], operation Mode is: (PCIN+(A2*(B:0x87))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[14].
DSP Report: register P_reg[14] is absorbed into DSP P_reg[14].
DSP Report: register M_reg[13] is absorbed into DSP P_reg[14].
DSP Report: operator P_reg[14]0 is absorbed into DSP P_reg[14].
DSP Report: operator M_reg[13]0 is absorbed into DSP P_reg[14].
DSP Report: Generating DSP P_reg[13], operation Mode is: (PCIN+(A2*(B:0x87))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[13].
DSP Report: register P_reg[13] is absorbed into DSP P_reg[13].
DSP Report: register M_reg[13] is absorbed into DSP P_reg[13].
DSP Report: operator P_reg[13]0 is absorbed into DSP P_reg[13].
DSP Report: operator M_reg[13]0 is absorbed into DSP P_reg[13].
DSP Report: Generating DSP P_reg[12], operation Mode is: (PCIN+(A2*(B:0x82))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[12].
DSP Report: register P_reg[12] is absorbed into DSP P_reg[12].
DSP Report: register M_reg[12] is absorbed into DSP P_reg[12].
DSP Report: operator P_reg[12]0 is absorbed into DSP P_reg[12].
DSP Report: operator M_reg[12]0 is absorbed into DSP P_reg[12].
DSP Report: Generating DSP P_reg[11], operation Mode is: (PCIN+(A2*(B:0x79))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[11].
DSP Report: register P_reg[11] is absorbed into DSP P_reg[11].
DSP Report: register M_reg[11] is absorbed into DSP P_reg[11].
DSP Report: operator P_reg[11]0 is absorbed into DSP P_reg[11].
DSP Report: operator M_reg[11]0 is absorbed into DSP P_reg[11].
DSP Report: Generating DSP P_reg[10], operation Mode is: (PCIN+(A2*(B:0x6c))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[10].
DSP Report: register P_reg[10] is absorbed into DSP P_reg[10].
DSP Report: register M_reg[10] is absorbed into DSP P_reg[10].
DSP Report: operator P_reg[10]0 is absorbed into DSP P_reg[10].
DSP Report: operator M_reg[10]0 is absorbed into DSP P_reg[10].
DSP Report: Generating DSP P_reg[9], operation Mode is: (PCIN+(A2*(B:0x5d))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[9].
DSP Report: register P_reg[9] is absorbed into DSP P_reg[9].
DSP Report: register M_reg[9] is absorbed into DSP P_reg[9].
DSP Report: operator P_reg[9]0 is absorbed into DSP P_reg[9].
DSP Report: operator M_reg[9]0 is absorbed into DSP P_reg[9].
DSP Report: Generating DSP P_reg[8], operation Mode is: (PCIN+(A2*(B:0x4d))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[8].
DSP Report: register P_reg[8] is absorbed into DSP P_reg[8].
DSP Report: register M_reg[8] is absorbed into DSP P_reg[8].
DSP Report: operator P_reg[8]0 is absorbed into DSP P_reg[8].
DSP Report: operator M_reg[8]0 is absorbed into DSP P_reg[8].
DSP Report: Generating DSP P_reg[7], operation Mode is: (PCIN+(A2*(B:0x3c))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[7].
DSP Report: register P_reg[7] is absorbed into DSP P_reg[7].
DSP Report: register M_reg[7] is absorbed into DSP P_reg[7].
DSP Report: operator P_reg[7]0 is absorbed into DSP P_reg[7].
DSP Report: operator M_reg[7]0 is absorbed into DSP P_reg[7].
DSP Report: Generating DSP P_reg[6], operation Mode is: (PCIN+(A2*(B:0x2c))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[6].
DSP Report: register P_reg[6] is absorbed into DSP P_reg[6].
DSP Report: register M_reg[6] is absorbed into DSP P_reg[6].
DSP Report: operator P_reg[6]0 is absorbed into DSP P_reg[6].
DSP Report: operator M_reg[6]0 is absorbed into DSP P_reg[6].
DSP Report: Generating DSP P_reg[5], operation Mode is: (PCIN+(A2*(B:0x1d))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[5].
DSP Report: register P_reg[5] is absorbed into DSP P_reg[5].
DSP Report: register M_reg[5] is absorbed into DSP P_reg[5].
DSP Report: operator P_reg[5]0 is absorbed into DSP P_reg[5].
DSP Report: operator M_reg[5]0 is absorbed into DSP P_reg[5].
DSP Report: Generating DSP P_reg[4], operation Mode is: (PCIN+A2:B2)'.
DSP Report: register M_reg[4] is absorbed into DSP P_reg[4].
DSP Report: register P_reg[4] is absorbed into DSP P_reg[4].
DSP Report: register P_reg[4] is absorbed into DSP P_reg[4].
DSP Report: operator P_reg[4]0 is absorbed into DSP P_reg[4].
DSP Report: Generating DSP P_reg[3], operation Mode is: (PCIN+(A2*(B:0x5))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[3].
DSP Report: register P_reg[3] is absorbed into DSP P_reg[3].
DSP Report: register M_reg[3] is absorbed into DSP P_reg[3].
DSP Report: operator P_reg[3]0 is absorbed into DSP P_reg[3].
DSP Report: operator M_reg[3]0 is absorbed into DSP P_reg[3].
DSP Report: Generating DSP P_reg[2], operation Mode is: (PCIN+(A2*(B:0x3fffe))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[2].
DSP Report: register P_reg[2] is absorbed into DSP P_reg[2].
DSP Report: register M_reg[2] is absorbed into DSP P_reg[2].
DSP Report: operator P_reg[2]0 is absorbed into DSP P_reg[2].
DSP Report: operator M_reg[2]0 is absorbed into DSP P_reg[2].
DSP Report: Generating DSP P_reg[1], operation Mode is: (PCIN+(A2*(B:0x3fffa))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[1].
DSP Report: register P_reg[1] is absorbed into DSP P_reg[1].
DSP Report: register M_reg[1] is absorbed into DSP P_reg[1].
DSP Report: operator P_reg[1]0 is absorbed into DSP P_reg[1].
DSP Report: operator M_reg[1]0 is absorbed into DSP P_reg[1].
DSP Report: Generating DSP P_reg[0], operation Mode is: (PCIN+(A2*(B:0x3ff32))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[0].
DSP Report: register P_reg[0] is absorbed into DSP P_reg[0].
DSP Report: register M_reg[0] is absorbed into DSP P_reg[0].
DSP Report: operator P_reg[0]0 is absorbed into DSP P_reg[0].
DSP Report: operator M_reg[0]0 is absorbed into DSP P_reg[0].
WARNING: [Synth 8-6040] Register i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
DSP Report: Generating DSP sm/square_1/squared_sample_signed, operation Mode is: A2*B2.
DSP Report: register sm/square_1/squared_sample_signed is absorbed into DSP sm/square_1/squared_sample_signed.
DSP Report: register i_rms_data_reg is absorbed into DSP sm/square_1/squared_sample_signed.
DSP Report: operator sm/square_1/squared_sample_signed is absorbed into DSP sm/square_1/squared_sample_signed.
DSP Report: operator sm/square_1/squared_sample_signed is absorbed into DSP sm/square_1/squared_sample_signed.
DSP Report: Generating DSP sm/square_1/newest_sample_squared_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register i_rms_data_reg is absorbed into DSP sm/square_1/newest_sample_squared_reg.
DSP Report: register i_rms_data_reg is absorbed into DSP sm/square_1/newest_sample_squared_reg.
DSP Report: register sm/square_1/newest_sample_squared_reg is absorbed into DSP sm/square_1/newest_sample_squared_reg.
DSP Report: operator sm/square_1/squared_sample_signed is absorbed into DSP sm/square_1/newest_sample_squared_reg.
DSP Report: operator sm/square_1/squared_sample_signed is absorbed into DSP sm/square_1/newest_sample_squared_reg.
WARNING: [Synth 8-3917] design Project_top has port AC_ADR0 driven by constant 1
WARNING: [Synth 8-3917] design Project_top has port AC_ADR1 driven by constant 1
WARNING: [Synth 8-3917] design Project_top has port LED[5] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'sm/ring_buffer_1/tail_reg_rep[0]' (FDRE) to 'sm/ring_buffer_1/tail_reg[0]'
INFO: [Synth 8-3886] merging instance 'sm/ring_buffer_1/tail_reg_rep[1]' (FDRE) to 'sm/ring_buffer_1/tail_reg[1]'
INFO: [Synth 8-3886] merging instance 'sm/ring_buffer_1/tail_reg_rep[2]' (FDRE) to 'sm/ring_buffer_1/tail_reg[2]'
INFO: [Synth 8-3886] merging instance 'sm/ring_buffer_1/tail_reg_rep[3]' (FDRE) to 'sm/ring_buffer_1/tail_reg[3]'
INFO: [Synth 8-3886] merging instance 'sm/ring_buffer_1/tail_reg_rep[4]' (FDRE) to 'sm/ring_buffer_1/tail_reg[4]'
INFO: [Synth 8-3886] merging instance 'sm/ring_buffer_1/tail_reg_rep[5]' (FDRE) to 'sm/ring_buffer_1/tail_reg[5]'
INFO: [Synth 8-3886] merging instance 'sm/ring_buffer_1/tail_reg_rep[6]' (FDRE) to 'sm/ring_buffer_1/tail_reg[6]'
INFO: [Synth 8-3886] merging instance 'sm/ring_buffer_1/tail_reg_rep[7]' (FDRE) to 'sm/ring_buffer_1/tail_reg[7]'
INFO: [Synth 8-3886] merging instance 'sm/ring_buffer_1/tail_reg_rep[8]' (FDRE) to 'sm/ring_buffer_1/tail_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_audio/hphone_l_freeze_100_reg[0]' (FDE) to 'i_audio/hphone_l_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_audio/hphone_l_freeze_100_reg[1]' (FDE) to 'i_audio/hphone_l_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_audio/hphone_l_freeze_100_reg[2]' (FDE) to 'i_audio/hphone_l_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_audio/hphone_l_freeze_100_reg[3]' (FDE) to 'i_audio/hphone_l_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_audio/hphone_l_freeze_100_reg[4]' (FDE) to 'i_audio/hphone_l_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_audio/hphone_l_freeze_100_reg[5]' (FDE) to 'i_audio/hphone_l_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_audio/hphone_l_freeze_100_reg[6]' (FDE) to 'i_audio/hphone_l_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_audio/hphone_l_freeze_100_reg[7]' (FDE) to 'i_audio/hphone_l_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_audio/hphone_l_freeze_100_reg[8]' (FDE) to 'i_audio/hphone_l_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_audio/hphone_l_freeze_100_reg[9]' (FDE) to 'i_audio/hphone_l_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_audio/hphone_l_freeze_100_reg[10]' (FDE) to 'i_audio/hphone_l_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_audio/hphone_l_freeze_100_reg[11]' (FDE) to 'i_audio/hphone_l_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_audio/hphone_l_freeze_100_reg[12]' (FDE) to 'i_audio/hphone_l_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_audio/hphone_l_freeze_100_reg[13]' (FDE) to 'i_audio/hphone_l_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_audio/hphone_l_freeze_100_reg[14]' (FDE) to 'i_audio/hphone_l_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_audio/hphone_l_freeze_100_reg[15]' (FDE) to 'i_audio/hphone_l_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_audio/hphone_l_freeze_100_reg[16]' (FDE) to 'i_audio/hphone_l_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_audio/hphone_l_freeze_100_reg[17]' (FDE) to 'i_audio/hphone_l_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_audio/hphone_l_freeze_100_reg[18]' (FDE) to 'i_audio/hphone_l_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_audio/hphone_l_freeze_100_reg[19]' (FDE) to 'i_audio/hphone_l_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_audio/hphone_l_freeze_100_reg[20]' (FDE) to 'i_audio/hphone_l_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_audio/hphone_l_freeze_100_reg[21]' (FDE) to 'i_audio/hphone_l_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_audio/hphone_l_freeze_100_reg[22]' (FDE) to 'i_audio/hphone_l_freeze_100_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/hphone_l_freeze_100_reg[23] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[0]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[7]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[8] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[8]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[9] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[9]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[10] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[10]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[11] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[11]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[12]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[13] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[13]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[14]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[15]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[16] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[16]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[17] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[17]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[18] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[18]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[19] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[19]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[20] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[20]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[21] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[21]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[23] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[23]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[24] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[24]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[25] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[25]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[26] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[26]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[27] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[27]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[28] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[28]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[29] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[29]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[30] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[30]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[31]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[32]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[32] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[32]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[33]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[33] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[33]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[34]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[34] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[34]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[35]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[35] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[35]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[36]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[36] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[36]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[37]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[37] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[37]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[38]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[38] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[38]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[39]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[39] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[39]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[40]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[40] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[40]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[41]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[41] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[41]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[42]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[42] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[42]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[43]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[43] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[43]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[44]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[44] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[44]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[45]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[45] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[45]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[46] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[46]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[47] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[47]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[48]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[48] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[48]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[49]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[49] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[49]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[50]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[50] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[50]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[51]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[51] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[51]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[52]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[52] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[52]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[53]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[53] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[53]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[54]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[54] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[54]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[55]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[55] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[55]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[56]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[56] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[56]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[57]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[57] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[57]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[58]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[58] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[58]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[59]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[59] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[59]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[60]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[60] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[60]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[61]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[61] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[61]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[62]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[62] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[62]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_out_reg )
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[47]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[46]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[45]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[44]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[43]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[42]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[41]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[40]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[39]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[38]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[37]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[36]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[35]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[34]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[33]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[32]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[31]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[30]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[29]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[28]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[27]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[26]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[25]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[24]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[23]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[22]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[21]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[20]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[19]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[18]) is unused and will be removed from module Project_top.
WARNING: [Synth 8-3332] Sequential element (sm/square_1/newest_sample_squared_reg[17]) is unused and will be removed from module Project_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 978.742 ; gain = 451.785
---------------------------------------------------------------------------------
DSP Report: Generating DSP P_reg[198], operation Mode is (post resource management): (A2*(B:0x3ff32))'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[198].
DSP Report: register P_reg[198] is absorbed into DSP P_reg[198].
DSP Report: register M_reg[0] is absorbed into DSP P_reg[198].
DSP Report: operator M_reg[0]0 is absorbed into DSP P_reg[198].
DSP Report: Generating DSP P_reg[197], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fffa))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[197].
DSP Report: register P_reg[197] is absorbed into DSP P_reg[197].
DSP Report: register M_reg[1] is absorbed into DSP P_reg[197].
DSP Report: operator P_reg[197]0 is absorbed into DSP P_reg[197].
DSP Report: operator M_reg[1]0 is absorbed into DSP P_reg[197].
DSP Report: Generating DSP P_reg[196], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fffe))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[196].
DSP Report: register P_reg[196] is absorbed into DSP P_reg[196].
DSP Report: register M_reg[2] is absorbed into DSP P_reg[196].
DSP Report: operator P_reg[196]0 is absorbed into DSP P_reg[196].
DSP Report: operator M_reg[2]0 is absorbed into DSP P_reg[196].
DSP Report: Generating DSP P_reg[195], operation Mode is (post resource management): (PCIN+(A2*(B:0x5))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[195].
DSP Report: register P_reg[195] is absorbed into DSP P_reg[195].
DSP Report: register M_reg[3] is absorbed into DSP P_reg[195].
DSP Report: operator P_reg[195]0 is absorbed into DSP P_reg[195].
DSP Report: operator M_reg[3]0 is absorbed into DSP P_reg[195].
DSP Report: Generating DSP P_reg[194], operation Mode is (post resource management): (PCIN+A2:B2)'.
DSP Report: register P_reg[194] is absorbed into DSP P_reg[194].
DSP Report: register P_reg[194] is absorbed into DSP P_reg[194].
DSP Report: register P_reg[194] is absorbed into DSP P_reg[194].
DSP Report: operator P_reg[194]0 is absorbed into DSP P_reg[194].
DSP Report: Generating DSP P_reg[193], operation Mode is (post resource management): (PCIN+(A2*(B:0x1d))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[193].
DSP Report: register P_reg[193] is absorbed into DSP P_reg[193].
DSP Report: register M_reg[5] is absorbed into DSP P_reg[193].
DSP Report: operator P_reg[193]0 is absorbed into DSP P_reg[193].
DSP Report: operator M_reg[5]0 is absorbed into DSP P_reg[193].
DSP Report: Generating DSP P_reg[192], operation Mode is (post resource management): (PCIN+(A2*(B:0x2c))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[192].
DSP Report: register P_reg[192] is absorbed into DSP P_reg[192].
DSP Report: register M_reg[6] is absorbed into DSP P_reg[192].
DSP Report: operator P_reg[192]0 is absorbed into DSP P_reg[192].
DSP Report: operator M_reg[6]0 is absorbed into DSP P_reg[192].
DSP Report: Generating DSP P_reg[191], operation Mode is (post resource management): (PCIN+(A2*(B:0x3c))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[191].
DSP Report: register P_reg[191] is absorbed into DSP P_reg[191].
DSP Report: register M_reg[7] is absorbed into DSP P_reg[191].
DSP Report: operator P_reg[191]0 is absorbed into DSP P_reg[191].
DSP Report: operator M_reg[7]0 is absorbed into DSP P_reg[191].
DSP Report: Generating DSP P_reg[190], operation Mode is (post resource management): (PCIN+(A2*(B:0x4d))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[190].
DSP Report: register P_reg[190] is absorbed into DSP P_reg[190].
DSP Report: register M_reg[8] is absorbed into DSP P_reg[190].
DSP Report: operator P_reg[190]0 is absorbed into DSP P_reg[190].
DSP Report: operator M_reg[8]0 is absorbed into DSP P_reg[190].
DSP Report: Generating DSP P_reg[189], operation Mode is (post resource management): (PCIN+(A2*(B:0x5d))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[189].
DSP Report: register P_reg[189] is absorbed into DSP P_reg[189].
DSP Report: register M_reg[9] is absorbed into DSP P_reg[189].
DSP Report: operator P_reg[189]0 is absorbed into DSP P_reg[189].
DSP Report: operator M_reg[9]0 is absorbed into DSP P_reg[189].
DSP Report: Generating DSP P_reg[188], operation Mode is (post resource management): (PCIN+(A2*(B:0x6c))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[188].
DSP Report: register P_reg[188] is absorbed into DSP P_reg[188].
DSP Report: register M_reg[10] is absorbed into DSP P_reg[188].
DSP Report: operator P_reg[188]0 is absorbed into DSP P_reg[188].
DSP Report: operator M_reg[10]0 is absorbed into DSP P_reg[188].
DSP Report: Generating DSP P_reg[187], operation Mode is (post resource management): (PCIN+(A2*(B:0x79))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[187].
DSP Report: register P_reg[187] is absorbed into DSP P_reg[187].
DSP Report: register M_reg[11] is absorbed into DSP P_reg[187].
DSP Report: operator P_reg[187]0 is absorbed into DSP P_reg[187].
DSP Report: operator M_reg[11]0 is absorbed into DSP P_reg[187].
DSP Report: Generating DSP P_reg[186], operation Mode is (post resource management): (PCIN+(A2*(B:0x82))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[186].
DSP Report: register P_reg[186] is absorbed into DSP P_reg[186].
DSP Report: register M_reg[12] is absorbed into DSP P_reg[186].
DSP Report: operator P_reg[186]0 is absorbed into DSP P_reg[186].
DSP Report: operator M_reg[12]0 is absorbed into DSP P_reg[186].
DSP Report: Generating DSP P_reg[185], operation Mode is (post resource management): (PCIN+(A2*(B:0x87))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[185].
DSP Report: register P_reg[185] is absorbed into DSP P_reg[185].
DSP Report: register M_reg[13] is absorbed into DSP P_reg[185].
DSP Report: operator P_reg[185]0 is absorbed into DSP P_reg[185].
DSP Report: operator M_reg[13]0 is absorbed into DSP P_reg[185].
DSP Report: Generating DSP P_reg[184], operation Mode is (post resource management): (PCIN+(A2*(B:0x87))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[184].
DSP Report: register P_reg[184] is absorbed into DSP P_reg[184].
DSP Report: register M_reg[13] is absorbed into DSP P_reg[184].
DSP Report: operator P_reg[184]0 is absorbed into DSP P_reg[184].
DSP Report: operator M_reg[13]0 is absorbed into DSP P_reg[184].
DSP Report: Generating DSP P_reg[183], operation Mode is (post resource management): (PCIN+(A2*(B:0x82))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[183].
DSP Report: register P_reg[183] is absorbed into DSP P_reg[183].
DSP Report: register M_reg[12] is absorbed into DSP P_reg[183].
DSP Report: operator P_reg[183]0 is absorbed into DSP P_reg[183].
DSP Report: operator M_reg[12]0 is absorbed into DSP P_reg[183].
DSP Report: Generating DSP P_reg[182], operation Mode is (post resource management): (PCIN+(A2*(B:0x77))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[182].
DSP Report: register P_reg[182] is absorbed into DSP P_reg[182].
DSP Report: register M_reg[16] is absorbed into DSP P_reg[182].
DSP Report: operator P_reg[182]0 is absorbed into DSP P_reg[182].
DSP Report: operator M_reg[16]0 is absorbed into DSP P_reg[182].
DSP Report: Generating DSP P_reg[181], operation Mode is (post resource management): (PCIN+(A2*(B:0x67))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[181].
DSP Report: register P_reg[181] is absorbed into DSP P_reg[181].
DSP Report: register M_reg[17] is absorbed into DSP P_reg[181].
DSP Report: operator P_reg[181]0 is absorbed into DSP P_reg[181].
DSP Report: operator M_reg[17]0 is absorbed into DSP P_reg[181].
DSP Report: Generating DSP P_reg[180], operation Mode is (post resource management): (PCIN+(A2*(B:0x52))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[180].
DSP Report: register P_reg[180] is absorbed into DSP P_reg[180].
DSP Report: register M_reg[18] is absorbed into DSP P_reg[180].
DSP Report: operator P_reg[180]0 is absorbed into DSP P_reg[180].
DSP Report: operator M_reg[18]0 is absorbed into DSP P_reg[180].
DSP Report: Generating DSP P_reg[179], operation Mode is (post resource management): (PCIN+(A2*(B:0x38))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[179].
DSP Report: register P_reg[179] is absorbed into DSP P_reg[179].
DSP Report: register M_reg[19] is absorbed into DSP P_reg[179].
DSP Report: operator P_reg[179]0 is absorbed into DSP P_reg[179].
DSP Report: operator M_reg[19]0 is absorbed into DSP P_reg[179].
DSP Report: Generating DSP P_reg[178], operation Mode is (post resource management): (PCIN+(A2*(B:0x1a))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[178].
DSP Report: register P_reg[178] is absorbed into DSP P_reg[178].
DSP Report: register M_reg[20] is absorbed into DSP P_reg[178].
DSP Report: operator P_reg[178]0 is absorbed into DSP P_reg[178].
DSP Report: operator M_reg[20]0 is absorbed into DSP P_reg[178].
DSP Report: Generating DSP P_reg[177], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fffb))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[177].
DSP Report: register P_reg[177] is absorbed into DSP P_reg[177].
DSP Report: register M_reg[21] is absorbed into DSP P_reg[177].
DSP Report: operator P_reg[177]0 is absorbed into DSP P_reg[177].
DSP Report: operator M_reg[21]0 is absorbed into DSP P_reg[177].
DSP Report: Generating DSP P_reg[176], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ffd9))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[176].
DSP Report: register P_reg[176] is absorbed into DSP P_reg[176].
DSP Report: register M_reg[22] is absorbed into DSP P_reg[176].
DSP Report: operator P_reg[176]0 is absorbed into DSP P_reg[176].
DSP Report: operator M_reg[22]0 is absorbed into DSP P_reg[176].
DSP Report: Generating DSP P_reg[175], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ffb7))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[175].
DSP Report: register P_reg[175] is absorbed into DSP P_reg[175].
DSP Report: register M_reg[23] is absorbed into DSP P_reg[175].
DSP Report: operator P_reg[175]0 is absorbed into DSP P_reg[175].
DSP Report: operator M_reg[23]0 is absorbed into DSP P_reg[175].
DSP Report: Generating DSP P_reg[174], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ff96))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[174].
DSP Report: register P_reg[174] is absorbed into DSP P_reg[174].
DSP Report: register M_reg[24] is absorbed into DSP P_reg[174].
DSP Report: operator P_reg[174]0 is absorbed into DSP P_reg[174].
DSP Report: operator M_reg[24]0 is absorbed into DSP P_reg[174].
DSP Report: Generating DSP P_reg[173], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ff79))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[173].
DSP Report: register P_reg[173] is absorbed into DSP P_reg[173].
DSP Report: register M_reg[25] is absorbed into DSP P_reg[173].
DSP Report: operator P_reg[173]0 is absorbed into DSP P_reg[173].
DSP Report: operator M_reg[25]0 is absorbed into DSP P_reg[173].
DSP Report: Generating DSP P_reg[172], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ff60))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[172].
DSP Report: register P_reg[172] is absorbed into DSP P_reg[172].
DSP Report: register M_reg[26] is absorbed into DSP P_reg[172].
DSP Report: operator P_reg[172]0 is absorbed into DSP P_reg[172].
DSP Report: operator M_reg[26]0 is absorbed into DSP P_reg[172].
DSP Report: Generating DSP P_reg[171], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ff4c))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[171].
DSP Report: register P_reg[171] is absorbed into DSP P_reg[171].
DSP Report: register M_reg[27] is absorbed into DSP P_reg[171].
DSP Report: operator P_reg[171]0 is absorbed into DSP P_reg[171].
DSP Report: operator M_reg[27]0 is absorbed into DSP P_reg[171].
DSP Report: Generating DSP P_reg[170], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ff3f))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[170].
DSP Report: register P_reg[170] is absorbed into DSP P_reg[170].
DSP Report: register M_reg[28] is absorbed into DSP P_reg[170].
DSP Report: operator P_reg[170]0 is absorbed into DSP P_reg[170].
DSP Report: operator M_reg[28]0 is absorbed into DSP P_reg[170].
DSP Report: Generating DSP P_reg[169], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ff38))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[169].
DSP Report: register P_reg[169] is absorbed into DSP P_reg[169].
DSP Report: register M_reg[29] is absorbed into DSP P_reg[169].
DSP Report: operator P_reg[169]0 is absorbed into DSP P_reg[169].
DSP Report: operator M_reg[29]0 is absorbed into DSP P_reg[169].
DSP Report: Generating DSP P_reg[168], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ff3a))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[168].
DSP Report: register P_reg[168] is absorbed into DSP P_reg[168].
DSP Report: register M_reg[30] is absorbed into DSP P_reg[168].
DSP Report: operator P_reg[168]0 is absorbed into DSP P_reg[168].
DSP Report: operator M_reg[30]0 is absorbed into DSP P_reg[168].
DSP Report: Generating DSP P_reg[167], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ff42))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[167].
DSP Report: register P_reg[167] is absorbed into DSP P_reg[167].
DSP Report: register M_reg[31] is absorbed into DSP P_reg[167].
DSP Report: operator P_reg[167]0 is absorbed into DSP P_reg[167].
DSP Report: operator M_reg[31]0 is absorbed into DSP P_reg[167].
DSP Report: Generating DSP P_reg[166], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ff52))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[166].
DSP Report: register P_reg[166] is absorbed into DSP P_reg[166].
DSP Report: register M_reg[32] is absorbed into DSP P_reg[166].
DSP Report: operator P_reg[166]0 is absorbed into DSP P_reg[166].
DSP Report: operator M_reg[32]0 is absorbed into DSP P_reg[166].
DSP Report: Generating DSP P_reg[165], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ff67))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[165].
DSP Report: register P_reg[165] is absorbed into DSP P_reg[165].
DSP Report: register M_reg[33] is absorbed into DSP P_reg[165].
DSP Report: operator P_reg[165]0 is absorbed into DSP P_reg[165].
DSP Report: operator M_reg[33]0 is absorbed into DSP P_reg[165].
DSP Report: Generating DSP P_reg[164], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ff82))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[164].
DSP Report: register P_reg[164] is absorbed into DSP P_reg[164].
DSP Report: register M_reg[34] is absorbed into DSP P_reg[164].
DSP Report: operator P_reg[164]0 is absorbed into DSP P_reg[164].
DSP Report: operator M_reg[34]0 is absorbed into DSP P_reg[164].
DSP Report: Generating DSP P_reg[163], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ffa0))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[163].
DSP Report: register P_reg[163] is absorbed into DSP P_reg[163].
DSP Report: register M_reg[35] is absorbed into DSP P_reg[163].
DSP Report: operator P_reg[163]0 is absorbed into DSP P_reg[163].
DSP Report: operator M_reg[35]0 is absorbed into DSP P_reg[163].
DSP Report: Generating DSP P_reg[162], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ffbf))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[162].
DSP Report: register P_reg[162] is absorbed into DSP P_reg[162].
DSP Report: register M_reg[36] is absorbed into DSP P_reg[162].
DSP Report: operator P_reg[162]0 is absorbed into DSP P_reg[162].
DSP Report: operator M_reg[36]0 is absorbed into DSP P_reg[162].
DSP Report: Generating DSP P_reg[161], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ffe0))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[161].
DSP Report: register P_reg[161] is absorbed into DSP P_reg[161].
DSP Report: register M_reg[37] is absorbed into DSP P_reg[161].
DSP Report: operator P_reg[161]0 is absorbed into DSP P_reg[161].
DSP Report: operator M_reg[37]0 is absorbed into DSP P_reg[161].
DSP Report: Generating DSP P_reg[160], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fffe))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[160].
DSP Report: register P_reg[160] is absorbed into DSP P_reg[160].
DSP Report: register M_reg[2] is absorbed into DSP P_reg[160].
DSP Report: operator P_reg[160]0 is absorbed into DSP P_reg[160].
DSP Report: operator M_reg[2]0 is absorbed into DSP P_reg[160].
DSP Report: Generating DSP P_reg[159], operation Mode is (post resource management): (PCIN+(A2*(B:0x18))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[159].
DSP Report: register P_reg[159] is absorbed into DSP P_reg[159].
DSP Report: register M_reg[39] is absorbed into DSP P_reg[159].
DSP Report: operator P_reg[159]0 is absorbed into DSP P_reg[159].
DSP Report: operator M_reg[39]0 is absorbed into DSP P_reg[159].
DSP Report: Generating DSP P_reg[158], operation Mode is (post resource management): (PCIN+(A2*(B:0x2f))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[158].
DSP Report: register P_reg[158] is absorbed into DSP P_reg[158].
DSP Report: register M_reg[40] is absorbed into DSP P_reg[158].
DSP Report: operator P_reg[158]0 is absorbed into DSP P_reg[158].
DSP Report: operator M_reg[40]0 is absorbed into DSP P_reg[158].
DSP Report: Generating DSP P_reg[157], operation Mode is (post resource management): (PCIN+A2:B2)'.
DSP Report: register P_reg[157] is absorbed into DSP P_reg[157].
DSP Report: register P_reg[157] is absorbed into DSP P_reg[157].
DSP Report: register P_reg[157] is absorbed into DSP P_reg[157].
DSP Report: operator P_reg[157]0 is absorbed into DSP P_reg[157].
DSP Report: Generating DSP P_reg[156], operation Mode is (post resource management): (PCIN+(A2*(B:0x4a))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[156].
DSP Report: register P_reg[156] is absorbed into DSP P_reg[156].
DSP Report: register M_reg[42] is absorbed into DSP P_reg[156].
DSP Report: operator P_reg[156]0 is absorbed into DSP P_reg[156].
DSP Report: operator M_reg[42]0 is absorbed into DSP P_reg[156].
DSP Report: Generating DSP P_reg[155], operation Mode is (post resource management): (PCIN+(A2*(B:0x4d))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[155].
DSP Report: register P_reg[155] is absorbed into DSP P_reg[155].
DSP Report: register M_reg[8] is absorbed into DSP P_reg[155].
DSP Report: operator P_reg[155]0 is absorbed into DSP P_reg[155].
DSP Report: operator M_reg[8]0 is absorbed into DSP P_reg[155].
DSP Report: Generating DSP P_reg[154], operation Mode is (post resource management): (PCIN+(A2*(B:0x49))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[154].
DSP Report: register P_reg[154] is absorbed into DSP P_reg[154].
DSP Report: register M_reg[44] is absorbed into DSP P_reg[154].
DSP Report: operator P_reg[154]0 is absorbed into DSP P_reg[154].
DSP Report: operator M_reg[44]0 is absorbed into DSP P_reg[154].
DSP Report: Generating DSP P_reg[153], operation Mode is (post resource management): (PCIN+(A2*(B:0x3f))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[153].
DSP Report: register P_reg[153] is absorbed into DSP P_reg[153].
DSP Report: register M_reg[45] is absorbed into DSP P_reg[153].
DSP Report: operator P_reg[153]0 is absorbed into DSP P_reg[153].
DSP Report: operator M_reg[45]0 is absorbed into DSP P_reg[153].
DSP Report: Generating DSP P_reg[152], operation Mode is (post resource management): (PCIN+(A2*(B:0x30))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[152].
DSP Report: register P_reg[152] is absorbed into DSP P_reg[152].
DSP Report: register M_reg[46] is absorbed into DSP P_reg[152].
DSP Report: operator P_reg[152]0 is absorbed into DSP P_reg[152].
DSP Report: operator M_reg[46]0 is absorbed into DSP P_reg[152].
DSP Report: Generating DSP P_reg[151], operation Mode is (post resource management): (PCIN+(A2*(B:0x1d))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[151].
DSP Report: register P_reg[151] is absorbed into DSP P_reg[151].
DSP Report: register M_reg[5] is absorbed into DSP P_reg[151].
DSP Report: operator P_reg[151]0 is absorbed into DSP P_reg[151].
DSP Report: operator M_reg[5]0 is absorbed into DSP P_reg[151].
DSP Report: Generating DSP P_reg[150], operation Mode is (post resource management): (PCIN+A2:B2)'.
DSP Report: register P_reg[150] is absorbed into DSP P_reg[150].
DSP Report: register P_reg[150] is absorbed into DSP P_reg[150].
DSP Report: register P_reg[150] is absorbed into DSP P_reg[150].
DSP Report: operator P_reg[150]0 is absorbed into DSP P_reg[150].
DSP Report: Generating DSP P_reg[149], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fff4))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[149].
DSP Report: register P_reg[149] is absorbed into DSP P_reg[149].
DSP Report: register M_reg[49] is absorbed into DSP P_reg[149].
DSP Report: operator P_reg[149]0 is absorbed into DSP P_reg[149].
DSP Report: operator M_reg[49]0 is absorbed into DSP P_reg[149].
DSP Report: Generating DSP P_reg[148], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ffe2))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[148].
DSP Report: register P_reg[148] is absorbed into DSP P_reg[148].
DSP Report: register M_reg[50] is absorbed into DSP P_reg[148].
DSP Report: operator P_reg[148]0 is absorbed into DSP P_reg[148].
DSP Report: operator M_reg[50]0 is absorbed into DSP P_reg[148].
DSP Report: Generating DSP P_reg[147], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ffd4))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[147].
DSP Report: register P_reg[147] is absorbed into DSP P_reg[147].
DSP Report: register M_reg[51] is absorbed into DSP P_reg[147].
DSP Report: operator P_reg[147]0 is absorbed into DSP P_reg[147].
DSP Report: operator M_reg[51]0 is absorbed into DSP P_reg[147].
DSP Report: Generating DSP P_reg[146], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ffcd))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[146].
DSP Report: register P_reg[146] is absorbed into DSP P_reg[146].
DSP Report: register M_reg[52] is absorbed into DSP P_reg[146].
DSP Report: operator P_reg[146]0 is absorbed into DSP P_reg[146].
DSP Report: operator M_reg[52]0 is absorbed into DSP P_reg[146].
DSP Report: Generating DSP P_reg[145], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ffcf))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[145].
DSP Report: register P_reg[145] is absorbed into DSP P_reg[145].
DSP Report: register M_reg[53] is absorbed into DSP P_reg[145].
DSP Report: operator P_reg[145]0 is absorbed into DSP P_reg[145].
DSP Report: operator M_reg[53]0 is absorbed into DSP P_reg[145].
DSP Report: Generating DSP P_reg[144], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ffda))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[144].
DSP Report: register P_reg[144] is absorbed into DSP P_reg[144].
DSP Report: register M_reg[54] is absorbed into DSP P_reg[144].
DSP Report: operator P_reg[144]0 is absorbed into DSP P_reg[144].
DSP Report: operator M_reg[54]0 is absorbed into DSP P_reg[144].
DSP Report: Generating DSP P_reg[143], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ffef))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[143].
DSP Report: register P_reg[143] is absorbed into DSP P_reg[143].
DSP Report: register M_reg[55] is absorbed into DSP P_reg[143].
DSP Report: operator P_reg[143]0 is absorbed into DSP P_reg[143].
DSP Report: operator M_reg[55]0 is absorbed into DSP P_reg[143].
DSP Report: Generating DSP P_reg[142], operation Mode is (post resource management): (PCIN+(A2*(B:0xe))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[142].
DSP Report: register P_reg[142] is absorbed into DSP P_reg[142].
DSP Report: register M_reg[56] is absorbed into DSP P_reg[142].
DSP Report: operator P_reg[142]0 is absorbed into DSP P_reg[142].
DSP Report: operator M_reg[56]0 is absorbed into DSP P_reg[142].
DSP Report: Generating DSP P_reg[141], operation Mode is (post resource management): (PCIN+(A2*(B:0x38))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[141].
DSP Report: register P_reg[141] is absorbed into DSP P_reg[141].
DSP Report: register M_reg[19] is absorbed into DSP P_reg[141].
DSP Report: operator P_reg[141]0 is absorbed into DSP P_reg[141].
DSP Report: operator M_reg[19]0 is absorbed into DSP P_reg[141].
DSP Report: Generating DSP P_reg[140], operation Mode is (post resource management): (PCIN+(A2*(B:0x6b))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[140].
DSP Report: register P_reg[140] is absorbed into DSP P_reg[140].
DSP Report: register M_reg[58] is absorbed into DSP P_reg[140].
DSP Report: operator P_reg[140]0 is absorbed into DSP P_reg[140].
DSP Report: operator M_reg[58]0 is absorbed into DSP P_reg[140].
DSP Report: Generating DSP P_reg[139], operation Mode is (post resource management): (PCIN+(A2*(B:0xa5))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[139].
DSP Report: register P_reg[139] is absorbed into DSP P_reg[139].
DSP Report: register M_reg[59] is absorbed into DSP P_reg[139].
DSP Report: operator P_reg[139]0 is absorbed into DSP P_reg[139].
DSP Report: operator M_reg[59]0 is absorbed into DSP P_reg[139].
DSP Report: Generating DSP P_reg[138], operation Mode is (post resource management): (C+(A2*(B:0xe3))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[138].
DSP Report: register P_reg[138] is absorbed into DSP P_reg[138].
DSP Report: register M_reg[60] is absorbed into DSP P_reg[138].
DSP Report: operator P_reg[138]0 is absorbed into DSP P_reg[138].
DSP Report: operator M_reg[60]0 is absorbed into DSP P_reg[138].
DSP Report: Generating DSP P_reg[137], operation Mode is (post resource management): (PCIN+(A2*(B:0x122))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[137].
DSP Report: register P_reg[137] is absorbed into DSP P_reg[137].
DSP Report: register M_reg[61] is absorbed into DSP P_reg[137].
DSP Report: operator P_reg[137]0 is absorbed into DSP P_reg[137].
DSP Report: operator M_reg[61]0 is absorbed into DSP P_reg[137].
DSP Report: Generating DSP P_reg[136], operation Mode is (post resource management): (PCIN+(A2*(B:0x15f))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[136].
DSP Report: register P_reg[136] is absorbed into DSP P_reg[136].
DSP Report: register M_reg[62] is absorbed into DSP P_reg[136].
DSP Report: operator P_reg[136]0 is absorbed into DSP P_reg[136].
DSP Report: operator M_reg[62]0 is absorbed into DSP P_reg[136].
DSP Report: Generating DSP P_reg[135], operation Mode is (post resource management): (PCIN+(A2*(B:0x195))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[135].
DSP Report: register P_reg[135] is absorbed into DSP P_reg[135].
DSP Report: register M_reg[63] is absorbed into DSP P_reg[135].
DSP Report: operator P_reg[135]0 is absorbed into DSP P_reg[135].
DSP Report: operator M_reg[63]0 is absorbed into DSP P_reg[135].
DSP Report: Generating DSP P_reg[134], operation Mode is (post resource management): (PCIN+(A2*(B:0x1c1))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[134].
DSP Report: register P_reg[134] is absorbed into DSP P_reg[134].
DSP Report: register M_reg[64] is absorbed into DSP P_reg[134].
DSP Report: operator P_reg[134]0 is absorbed into DSP P_reg[134].
DSP Report: operator M_reg[64]0 is absorbed into DSP P_reg[134].
DSP Report: Generating DSP P_reg[133], operation Mode is (post resource management): (PCIN+(A2*(B:0x1df))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[133].
DSP Report: register P_reg[133] is absorbed into DSP P_reg[133].
DSP Report: register M_reg[65] is absorbed into DSP P_reg[133].
DSP Report: operator P_reg[133]0 is absorbed into DSP P_reg[133].
DSP Report: operator M_reg[65]0 is absorbed into DSP P_reg[133].
DSP Report: Generating DSP P_reg[132], operation Mode is (post resource management): (PCIN+(A2*(B:0x1ec))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[132].
DSP Report: register P_reg[132] is absorbed into DSP P_reg[132].
DSP Report: register M_reg[66] is absorbed into DSP P_reg[132].
DSP Report: operator P_reg[132]0 is absorbed into DSP P_reg[132].
DSP Report: operator M_reg[66]0 is absorbed into DSP P_reg[132].
DSP Report: Generating DSP P_reg[131], operation Mode is (post resource management): (PCIN+(A2*(B:0x1e5))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[131].
DSP Report: register P_reg[131] is absorbed into DSP P_reg[131].
DSP Report: register M_reg[67] is absorbed into DSP P_reg[131].
DSP Report: operator P_reg[131]0 is absorbed into DSP P_reg[131].
DSP Report: operator M_reg[67]0 is absorbed into DSP P_reg[131].
DSP Report: Generating DSP P_reg[130], operation Mode is (post resource management): (PCIN+(A2*(B:0x1c9))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[130].
DSP Report: register P_reg[130] is absorbed into DSP P_reg[130].
DSP Report: register M_reg[68] is absorbed into DSP P_reg[130].
DSP Report: operator P_reg[130]0 is absorbed into DSP P_reg[130].
DSP Report: operator M_reg[68]0 is absorbed into DSP P_reg[130].
DSP Report: Generating DSP P_reg[129], operation Mode is (post resource management): (PCIN+(A2*(B:0x196))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[129].
DSP Report: register P_reg[129] is absorbed into DSP P_reg[129].
DSP Report: register M_reg[69] is absorbed into DSP P_reg[129].
DSP Report: operator P_reg[129]0 is absorbed into DSP P_reg[129].
DSP Report: operator M_reg[69]0 is absorbed into DSP P_reg[129].
DSP Report: Generating DSP P_reg[128], operation Mode is (post resource management): (PCIN+(A2*(B:0x14b))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[128].
DSP Report: register P_reg[128] is absorbed into DSP P_reg[128].
DSP Report: register M_reg[70] is absorbed into DSP P_reg[128].
DSP Report: operator P_reg[128]0 is absorbed into DSP P_reg[128].
DSP Report: operator M_reg[70]0 is absorbed into DSP P_reg[128].
DSP Report: Generating DSP P_reg[127], operation Mode is (post resource management): (PCIN+(A2*(B:0xeb))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[127].
DSP Report: register P_reg[127] is absorbed into DSP P_reg[127].
DSP Report: register M_reg[71] is absorbed into DSP P_reg[127].
DSP Report: operator P_reg[127]0 is absorbed into DSP P_reg[127].
DSP Report: operator M_reg[71]0 is absorbed into DSP P_reg[127].
DSP Report: Generating DSP P_reg[126], operation Mode is (post resource management): (PCIN+(A2*(B:0x78))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[126].
DSP Report: register P_reg[126] is absorbed into DSP P_reg[126].
DSP Report: register M_reg[72] is absorbed into DSP P_reg[126].
DSP Report: operator P_reg[126]0 is absorbed into DSP P_reg[126].
DSP Report: operator M_reg[72]0 is absorbed into DSP P_reg[126].
DSP Report: Generating DSP P_reg[125], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fff5))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[125].
DSP Report: register P_reg[125] is absorbed into DSP P_reg[125].
DSP Report: register M_reg[73] is absorbed into DSP P_reg[125].
DSP Report: operator P_reg[125]0 is absorbed into DSP P_reg[125].
DSP Report: operator M_reg[73]0 is absorbed into DSP P_reg[125].
DSP Report: Generating DSP P_reg[124], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ff65))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[124].
DSP Report: register P_reg[124] is absorbed into DSP P_reg[124].
DSP Report: register M_reg[74] is absorbed into DSP P_reg[124].
DSP Report: operator P_reg[124]0 is absorbed into DSP P_reg[124].
DSP Report: operator M_reg[74]0 is absorbed into DSP P_reg[124].
DSP Report: Generating DSP P_reg[123], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fecf))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[123].
DSP Report: register P_reg[123] is absorbed into DSP P_reg[123].
DSP Report: register M_reg[75] is absorbed into DSP P_reg[123].
DSP Report: operator P_reg[123]0 is absorbed into DSP P_reg[123].
DSP Report: operator M_reg[75]0 is absorbed into DSP P_reg[123].
DSP Report: Generating DSP P_reg[122], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fe37))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[122].
DSP Report: register P_reg[122] is absorbed into DSP P_reg[122].
DSP Report: register M_reg[76] is absorbed into DSP P_reg[122].
DSP Report: operator P_reg[122]0 is absorbed into DSP P_reg[122].
DSP Report: operator M_reg[76]0 is absorbed into DSP P_reg[122].
DSP Report: Generating DSP P_reg[121], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fda5))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[121].
DSP Report: register P_reg[121] is absorbed into DSP P_reg[121].
DSP Report: register M_reg[77] is absorbed into DSP P_reg[121].
DSP Report: operator P_reg[121]0 is absorbed into DSP P_reg[121].
DSP Report: operator M_reg[77]0 is absorbed into DSP P_reg[121].
DSP Report: Generating DSP P_reg[120], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fd1e))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[120].
DSP Report: register P_reg[120] is absorbed into DSP P_reg[120].
DSP Report: register M_reg[78] is absorbed into DSP P_reg[120].
DSP Report: operator P_reg[120]0 is absorbed into DSP P_reg[120].
DSP Report: operator M_reg[78]0 is absorbed into DSP P_reg[120].
DSP Report: Generating DSP P_reg[119], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fca9))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[119].
DSP Report: register P_reg[119] is absorbed into DSP P_reg[119].
DSP Report: register M_reg[79] is absorbed into DSP P_reg[119].
DSP Report: operator P_reg[119]0 is absorbed into DSP P_reg[119].
DSP Report: operator M_reg[79]0 is absorbed into DSP P_reg[119].
DSP Report: Generating DSP P_reg[118], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fc4c))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[118].
DSP Report: register P_reg[118] is absorbed into DSP P_reg[118].
DSP Report: register M_reg[80] is absorbed into DSP P_reg[118].
DSP Report: operator P_reg[118]0 is absorbed into DSP P_reg[118].
DSP Report: operator M_reg[80]0 is absorbed into DSP P_reg[118].
DSP Report: Generating DSP P_reg[117], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fc0c))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[117].
DSP Report: register P_reg[117] is absorbed into DSP P_reg[117].
DSP Report: register M_reg[81] is absorbed into DSP P_reg[117].
DSP Report: operator P_reg[117]0 is absorbed into DSP P_reg[117].
DSP Report: operator M_reg[81]0 is absorbed into DSP P_reg[117].
DSP Report: Generating DSP P_reg[116], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fbec))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[116].
DSP Report: register P_reg[116] is absorbed into DSP P_reg[116].
DSP Report: register M_reg[82] is absorbed into DSP P_reg[116].
DSP Report: operator P_reg[116]0 is absorbed into DSP P_reg[116].
DSP Report: operator M_reg[82]0 is absorbed into DSP P_reg[116].
DSP Report: Generating DSP P_reg[115], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fbf1))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[115].
DSP Report: register P_reg[115] is absorbed into DSP P_reg[115].
DSP Report: register M_reg[83] is absorbed into DSP P_reg[115].
DSP Report: operator P_reg[115]0 is absorbed into DSP P_reg[115].
DSP Report: operator M_reg[83]0 is absorbed into DSP P_reg[115].
DSP Report: Generating DSP P_reg[114], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fc1a))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[114].
DSP Report: register P_reg[114] is absorbed into DSP P_reg[114].
DSP Report: register M_reg[84] is absorbed into DSP P_reg[114].
DSP Report: operator P_reg[114]0 is absorbed into DSP P_reg[114].
DSP Report: operator M_reg[84]0 is absorbed into DSP P_reg[114].
DSP Report: Generating DSP P_reg[113], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fc69))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[113].
DSP Report: register P_reg[113] is absorbed into DSP P_reg[113].
DSP Report: register M_reg[85] is absorbed into DSP P_reg[113].
DSP Report: operator P_reg[113]0 is absorbed into DSP P_reg[113].
DSP Report: operator M_reg[85]0 is absorbed into DSP P_reg[113].
DSP Report: Generating DSP P_reg[112], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fcdc))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[112].
DSP Report: register P_reg[112] is absorbed into DSP P_reg[112].
DSP Report: register M_reg[86] is absorbed into DSP P_reg[112].
DSP Report: operator P_reg[112]0 is absorbed into DSP P_reg[112].
DSP Report: operator M_reg[86]0 is absorbed into DSP P_reg[112].
DSP Report: Generating DSP P_reg[111], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fd70))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[111].
DSP Report: register P_reg[111] is absorbed into DSP P_reg[111].
DSP Report: register M_reg[87] is absorbed into DSP P_reg[111].
DSP Report: operator P_reg[111]0 is absorbed into DSP P_reg[111].
DSP Report: operator M_reg[87]0 is absorbed into DSP P_reg[111].
DSP Report: Generating DSP P_reg[110], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fe20))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[110].
DSP Report: register P_reg[110] is absorbed into DSP P_reg[110].
DSP Report: register M_reg[88] is absorbed into DSP P_reg[110].
DSP Report: operator P_reg[110]0 is absorbed into DSP P_reg[110].
DSP Report: operator M_reg[88]0 is absorbed into DSP P_reg[110].
DSP Report: Generating DSP P_reg[109], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fee7))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[109].
DSP Report: register P_reg[109] is absorbed into DSP P_reg[109].
DSP Report: register M_reg[89] is absorbed into DSP P_reg[109].
DSP Report: operator P_reg[109]0 is absorbed into DSP P_reg[109].
DSP Report: operator M_reg[89]0 is absorbed into DSP P_reg[109].
DSP Report: Generating DSP P_reg[108], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ffbd))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[108].
DSP Report: register P_reg[108] is absorbed into DSP P_reg[108].
DSP Report: register M_reg[90] is absorbed into DSP P_reg[108].
DSP Report: operator P_reg[108]0 is absorbed into DSP P_reg[108].
DSP Report: operator M_reg[90]0 is absorbed into DSP P_reg[108].
DSP Report: Generating DSP P_reg[107], operation Mode is (post resource management): (PCIN+(A2*(B:0x9b))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[107].
DSP Report: register P_reg[107] is absorbed into DSP P_reg[107].
DSP Report: register M_reg[91] is absorbed into DSP P_reg[107].
DSP Report: operator P_reg[107]0 is absorbed into DSP P_reg[107].
DSP Report: operator M_reg[91]0 is absorbed into DSP P_reg[107].
DSP Report: Generating DSP P_reg[106], operation Mode is (post resource management): (PCIN+(A2*(B:0x179))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[106].
DSP Report: register P_reg[106] is absorbed into DSP P_reg[106].
DSP Report: register M_reg[92] is absorbed into DSP P_reg[106].
DSP Report: operator P_reg[106]0 is absorbed into DSP P_reg[106].
DSP Report: operator M_reg[92]0 is absorbed into DSP P_reg[106].
DSP Report: Generating DSP P_reg[105], operation Mode is (post resource management): (PCIN+(A2*(B:0x24f))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[105].
DSP Report: register P_reg[105] is absorbed into DSP P_reg[105].
DSP Report: register M_reg[93] is absorbed into DSP P_reg[105].
DSP Report: operator P_reg[105]0 is absorbed into DSP P_reg[105].
DSP Report: operator M_reg[93]0 is absorbed into DSP P_reg[105].
DSP Report: Generating DSP P_reg[104], operation Mode is (post resource management): (PCIN+(A2*(B:0x314))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[104].
DSP Report: register P_reg[104] is absorbed into DSP P_reg[104].
DSP Report: register M_reg[94] is absorbed into DSP P_reg[104].
DSP Report: operator P_reg[104]0 is absorbed into DSP P_reg[104].
DSP Report: operator M_reg[94]0 is absorbed into DSP P_reg[104].
DSP Report: Generating DSP P_reg[103], operation Mode is (post resource management): (PCIN+(A2*(B:0x3c1))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[103].
DSP Report: register P_reg[103] is absorbed into DSP P_reg[103].
DSP Report: register M_reg[95] is absorbed into DSP P_reg[103].
DSP Report: operator P_reg[103]0 is absorbed into DSP P_reg[103].
DSP Report: operator M_reg[95]0 is absorbed into DSP P_reg[103].
DSP Report: Generating DSP P_reg[102], operation Mode is (post resource management): (PCIN+(A2*(B:0x450))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[102].
DSP Report: register P_reg[102] is absorbed into DSP P_reg[102].
DSP Report: register M_reg[96] is absorbed into DSP P_reg[102].
DSP Report: operator P_reg[102]0 is absorbed into DSP P_reg[102].
DSP Report: operator M_reg[96]0 is absorbed into DSP P_reg[102].
DSP Report: Generating DSP P_reg[101], operation Mode is (post resource management): (PCIN+(A2*(B:0x4b9))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[101].
DSP Report: register P_reg[101] is absorbed into DSP P_reg[101].
DSP Report: register M_reg[97] is absorbed into DSP P_reg[101].
DSP Report: operator P_reg[101]0 is absorbed into DSP P_reg[101].
DSP Report: operator M_reg[97]0 is absorbed into DSP P_reg[101].
DSP Report: Generating DSP P_reg[100], operation Mode is (post resource management): (PCIN+(A2*(B:0x4fb))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[100].
DSP Report: register P_reg[100] is absorbed into DSP P_reg[100].
DSP Report: register M_reg[98] is absorbed into DSP P_reg[100].
DSP Report: operator P_reg[100]0 is absorbed into DSP P_reg[100].
DSP Report: operator M_reg[98]0 is absorbed into DSP P_reg[100].
DSP Report: Generating DSP P_reg[99], operation Mode is (post resource management): (PCIN+(A2*(B:0x511))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[99].
DSP Report: register P_reg[99] is absorbed into DSP P_reg[99].
DSP Report: register M_reg[99] is absorbed into DSP P_reg[99].
DSP Report: operator P_reg[99]0 is absorbed into DSP P_reg[99].
DSP Report: operator M_reg[99]0 is absorbed into DSP P_reg[99].
DSP Report: Generating DSP P_reg[98], operation Mode is (post resource management): (PCIN+(A2*(B:0x4fb))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[98].
DSP Report: register P_reg[98] is absorbed into DSP P_reg[98].
DSP Report: register M_reg[98] is absorbed into DSP P_reg[98].
DSP Report: operator P_reg[98]0 is absorbed into DSP P_reg[98].
DSP Report: operator M_reg[98]0 is absorbed into DSP P_reg[98].
DSP Report: Generating DSP P_reg[97], operation Mode is (post resource management): (PCIN+(A2*(B:0x4b9))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[97].
DSP Report: register P_reg[97] is absorbed into DSP P_reg[97].
DSP Report: register M_reg[97] is absorbed into DSP P_reg[97].
DSP Report: operator P_reg[97]0 is absorbed into DSP P_reg[97].
DSP Report: operator M_reg[97]0 is absorbed into DSP P_reg[97].
DSP Report: Generating DSP P_reg[96], operation Mode is (post resource management): (PCIN+(A2*(B:0x450))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[96].
DSP Report: register P_reg[96] is absorbed into DSP P_reg[96].
DSP Report: register M_reg[96] is absorbed into DSP P_reg[96].
DSP Report: operator P_reg[96]0 is absorbed into DSP P_reg[96].
DSP Report: operator M_reg[96]0 is absorbed into DSP P_reg[96].
DSP Report: Generating DSP P_reg[95], operation Mode is (post resource management): (PCIN+(A2*(B:0x3c1))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[95].
DSP Report: register P_reg[95] is absorbed into DSP P_reg[95].
DSP Report: register M_reg[95] is absorbed into DSP P_reg[95].
DSP Report: operator P_reg[95]0 is absorbed into DSP P_reg[95].
DSP Report: operator M_reg[95]0 is absorbed into DSP P_reg[95].
DSP Report: Generating DSP P_reg[94], operation Mode is (post resource management): (PCIN+(A2*(B:0x314))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[94].
DSP Report: register P_reg[94] is absorbed into DSP P_reg[94].
DSP Report: register M_reg[94] is absorbed into DSP P_reg[94].
DSP Report: operator P_reg[94]0 is absorbed into DSP P_reg[94].
DSP Report: operator M_reg[94]0 is absorbed into DSP P_reg[94].
DSP Report: Generating DSP P_reg[93], operation Mode is (post resource management): (PCIN+(A2*(B:0x24f))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[93].
DSP Report: register P_reg[93] is absorbed into DSP P_reg[93].
DSP Report: register M_reg[93] is absorbed into DSP P_reg[93].
DSP Report: operator P_reg[93]0 is absorbed into DSP P_reg[93].
DSP Report: operator M_reg[93]0 is absorbed into DSP P_reg[93].
DSP Report: Generating DSP P_reg[92], operation Mode is (post resource management): (PCIN+(A2*(B:0x179))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[92].
DSP Report: register P_reg[92] is absorbed into DSP P_reg[92].
DSP Report: register M_reg[92] is absorbed into DSP P_reg[92].
DSP Report: operator P_reg[92]0 is absorbed into DSP P_reg[92].
DSP Report: operator M_reg[92]0 is absorbed into DSP P_reg[92].
DSP Report: Generating DSP P_reg[91], operation Mode is (post resource management): (PCIN+(A2*(B:0x9b))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[91].
DSP Report: register P_reg[91] is absorbed into DSP P_reg[91].
DSP Report: register M_reg[91] is absorbed into DSP P_reg[91].
DSP Report: operator P_reg[91]0 is absorbed into DSP P_reg[91].
DSP Report: operator M_reg[91]0 is absorbed into DSP P_reg[91].
DSP Report: Generating DSP P_reg[90], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ffbd))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[90].
DSP Report: register P_reg[90] is absorbed into DSP P_reg[90].
DSP Report: register M_reg[90] is absorbed into DSP P_reg[90].
DSP Report: operator P_reg[90]0 is absorbed into DSP P_reg[90].
DSP Report: operator M_reg[90]0 is absorbed into DSP P_reg[90].
DSP Report: Generating DSP P_reg[89], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fee7))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[89].
DSP Report: register P_reg[89] is absorbed into DSP P_reg[89].
DSP Report: register M_reg[89] is absorbed into DSP P_reg[89].
DSP Report: operator P_reg[89]0 is absorbed into DSP P_reg[89].
DSP Report: operator M_reg[89]0 is absorbed into DSP P_reg[89].
DSP Report: Generating DSP P_reg[88], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fe20))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[88].
DSP Report: register P_reg[88] is absorbed into DSP P_reg[88].
DSP Report: register M_reg[88] is absorbed into DSP P_reg[88].
DSP Report: operator P_reg[88]0 is absorbed into DSP P_reg[88].
DSP Report: operator M_reg[88]0 is absorbed into DSP P_reg[88].
DSP Report: Generating DSP P_reg[87], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fd70))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[87].
DSP Report: register P_reg[87] is absorbed into DSP P_reg[87].
DSP Report: register M_reg[87] is absorbed into DSP P_reg[87].
DSP Report: operator P_reg[87]0 is absorbed into DSP P_reg[87].
DSP Report: operator M_reg[87]0 is absorbed into DSP P_reg[87].
DSP Report: Generating DSP P_reg[86], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fcdc))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[86].
DSP Report: register P_reg[86] is absorbed into DSP P_reg[86].
DSP Report: register M_reg[86] is absorbed into DSP P_reg[86].
DSP Report: operator P_reg[86]0 is absorbed into DSP P_reg[86].
DSP Report: operator M_reg[86]0 is absorbed into DSP P_reg[86].
DSP Report: Generating DSP P_reg[85], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fc69))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[85].
DSP Report: register P_reg[85] is absorbed into DSP P_reg[85].
DSP Report: register M_reg[85] is absorbed into DSP P_reg[85].
DSP Report: operator P_reg[85]0 is absorbed into DSP P_reg[85].
DSP Report: operator M_reg[85]0 is absorbed into DSP P_reg[85].
DSP Report: Generating DSP P_reg[84], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fc1a))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[84].
DSP Report: register P_reg[84] is absorbed into DSP P_reg[84].
DSP Report: register M_reg[84] is absorbed into DSP P_reg[84].
DSP Report: operator P_reg[84]0 is absorbed into DSP P_reg[84].
DSP Report: operator M_reg[84]0 is absorbed into DSP P_reg[84].
DSP Report: Generating DSP P_reg[83], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fbf1))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[83].
DSP Report: register P_reg[83] is absorbed into DSP P_reg[83].
DSP Report: register M_reg[83] is absorbed into DSP P_reg[83].
DSP Report: operator P_reg[83]0 is absorbed into DSP P_reg[83].
DSP Report: operator M_reg[83]0 is absorbed into DSP P_reg[83].
DSP Report: Generating DSP P_reg[82], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fbec))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[82].
DSP Report: register P_reg[82] is absorbed into DSP P_reg[82].
DSP Report: register M_reg[82] is absorbed into DSP P_reg[82].
DSP Report: operator P_reg[82]0 is absorbed into DSP P_reg[82].
DSP Report: operator M_reg[82]0 is absorbed into DSP P_reg[82].
DSP Report: Generating DSP P_reg[81], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fc0c))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[81].
DSP Report: register P_reg[81] is absorbed into DSP P_reg[81].
DSP Report: register M_reg[81] is absorbed into DSP P_reg[81].
DSP Report: operator P_reg[81]0 is absorbed into DSP P_reg[81].
DSP Report: operator M_reg[81]0 is absorbed into DSP P_reg[81].
DSP Report: Generating DSP P_reg[80], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fc4c))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[80].
DSP Report: register P_reg[80] is absorbed into DSP P_reg[80].
DSP Report: register M_reg[80] is absorbed into DSP P_reg[80].
DSP Report: operator P_reg[80]0 is absorbed into DSP P_reg[80].
DSP Report: operator M_reg[80]0 is absorbed into DSP P_reg[80].
DSP Report: Generating DSP P_reg[79], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fca9))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[79].
DSP Report: register P_reg[79] is absorbed into DSP P_reg[79].
DSP Report: register M_reg[79] is absorbed into DSP P_reg[79].
DSP Report: operator P_reg[79]0 is absorbed into DSP P_reg[79].
DSP Report: operator M_reg[79]0 is absorbed into DSP P_reg[79].
DSP Report: Generating DSP P_reg[78], operation Mode is (post resource management): (C+(A2*(B:0x3fd1e))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[78].
DSP Report: register P_reg[78] is absorbed into DSP P_reg[78].
DSP Report: register M_reg[78] is absorbed into DSP P_reg[78].
DSP Report: operator P_reg[78]0 is absorbed into DSP P_reg[78].
DSP Report: operator M_reg[78]0 is absorbed into DSP P_reg[78].
DSP Report: Generating DSP P_reg[77], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fda5))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[77].
DSP Report: register P_reg[77] is absorbed into DSP P_reg[77].
DSP Report: register M_reg[77] is absorbed into DSP P_reg[77].
DSP Report: operator P_reg[77]0 is absorbed into DSP P_reg[77].
DSP Report: operator M_reg[77]0 is absorbed into DSP P_reg[77].
DSP Report: Generating DSP P_reg[76], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fe37))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[76].
DSP Report: register P_reg[76] is absorbed into DSP P_reg[76].
DSP Report: register M_reg[76] is absorbed into DSP P_reg[76].
DSP Report: operator P_reg[76]0 is absorbed into DSP P_reg[76].
DSP Report: operator M_reg[76]0 is absorbed into DSP P_reg[76].
DSP Report: Generating DSP P_reg[75], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fecf))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[75].
DSP Report: register P_reg[75] is absorbed into DSP P_reg[75].
DSP Report: register M_reg[75] is absorbed into DSP P_reg[75].
DSP Report: operator P_reg[75]0 is absorbed into DSP P_reg[75].
DSP Report: operator M_reg[75]0 is absorbed into DSP P_reg[75].
DSP Report: Generating DSP P_reg[74], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ff65))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[74].
DSP Report: register P_reg[74] is absorbed into DSP P_reg[74].
DSP Report: register M_reg[74] is absorbed into DSP P_reg[74].
DSP Report: operator P_reg[74]0 is absorbed into DSP P_reg[74].
DSP Report: operator M_reg[74]0 is absorbed into DSP P_reg[74].
DSP Report: Generating DSP P_reg[73], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fff5))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[73].
DSP Report: register P_reg[73] is absorbed into DSP P_reg[73].
DSP Report: register M_reg[73] is absorbed into DSP P_reg[73].
DSP Report: operator P_reg[73]0 is absorbed into DSP P_reg[73].
DSP Report: operator M_reg[73]0 is absorbed into DSP P_reg[73].
DSP Report: Generating DSP P_reg[72], operation Mode is (post resource management): (PCIN+(A2*(B:0x78))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[72].
DSP Report: register P_reg[72] is absorbed into DSP P_reg[72].
DSP Report: register M_reg[72] is absorbed into DSP P_reg[72].
DSP Report: operator P_reg[72]0 is absorbed into DSP P_reg[72].
DSP Report: operator M_reg[72]0 is absorbed into DSP P_reg[72].
DSP Report: Generating DSP P_reg[71], operation Mode is (post resource management): (PCIN+(A2*(B:0xeb))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[71].
DSP Report: register P_reg[71] is absorbed into DSP P_reg[71].
DSP Report: register M_reg[71] is absorbed into DSP P_reg[71].
DSP Report: operator P_reg[71]0 is absorbed into DSP P_reg[71].
DSP Report: operator M_reg[71]0 is absorbed into DSP P_reg[71].
DSP Report: Generating DSP P_reg[70], operation Mode is (post resource management): (PCIN+(A2*(B:0x14b))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[70].
DSP Report: register P_reg[70] is absorbed into DSP P_reg[70].
DSP Report: register M_reg[70] is absorbed into DSP P_reg[70].
DSP Report: operator P_reg[70]0 is absorbed into DSP P_reg[70].
DSP Report: operator M_reg[70]0 is absorbed into DSP P_reg[70].
DSP Report: Generating DSP P_reg[69], operation Mode is (post resource management): (PCIN+(A2*(B:0x196))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[69].
DSP Report: register P_reg[69] is absorbed into DSP P_reg[69].
DSP Report: register M_reg[69] is absorbed into DSP P_reg[69].
DSP Report: operator P_reg[69]0 is absorbed into DSP P_reg[69].
DSP Report: operator M_reg[69]0 is absorbed into DSP P_reg[69].
DSP Report: Generating DSP P_reg[68], operation Mode is (post resource management): (PCIN+(A2*(B:0x1c9))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[68].
DSP Report: register P_reg[68] is absorbed into DSP P_reg[68].
DSP Report: register M_reg[68] is absorbed into DSP P_reg[68].
DSP Report: operator P_reg[68]0 is absorbed into DSP P_reg[68].
DSP Report: operator M_reg[68]0 is absorbed into DSP P_reg[68].
DSP Report: Generating DSP P_reg[67], operation Mode is (post resource management): (PCIN+(A2*(B:0x1e5))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[67].
DSP Report: register P_reg[67] is absorbed into DSP P_reg[67].
DSP Report: register M_reg[67] is absorbed into DSP P_reg[67].
DSP Report: operator P_reg[67]0 is absorbed into DSP P_reg[67].
DSP Report: operator M_reg[67]0 is absorbed into DSP P_reg[67].
DSP Report: Generating DSP P_reg[66], operation Mode is (post resource management): (PCIN+(A2*(B:0x1ec))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[66].
DSP Report: register P_reg[66] is absorbed into DSP P_reg[66].
DSP Report: register M_reg[66] is absorbed into DSP P_reg[66].
DSP Report: operator P_reg[66]0 is absorbed into DSP P_reg[66].
DSP Report: operator M_reg[66]0 is absorbed into DSP P_reg[66].
DSP Report: Generating DSP P_reg[65], operation Mode is (post resource management): (PCIN+(A2*(B:0x1df))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[65].
DSP Report: register P_reg[65] is absorbed into DSP P_reg[65].
DSP Report: register M_reg[65] is absorbed into DSP P_reg[65].
DSP Report: operator P_reg[65]0 is absorbed into DSP P_reg[65].
DSP Report: operator M_reg[65]0 is absorbed into DSP P_reg[65].
DSP Report: Generating DSP P_reg[64], operation Mode is (post resource management): (PCIN+(A2*(B:0x1c1))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[64].
DSP Report: register P_reg[64] is absorbed into DSP P_reg[64].
DSP Report: register M_reg[64] is absorbed into DSP P_reg[64].
DSP Report: operator P_reg[64]0 is absorbed into DSP P_reg[64].
DSP Report: operator M_reg[64]0 is absorbed into DSP P_reg[64].
DSP Report: Generating DSP P_reg[63], operation Mode is (post resource management): (PCIN+(A2*(B:0x195))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[63].
DSP Report: register P_reg[63] is absorbed into DSP P_reg[63].
DSP Report: register M_reg[63] is absorbed into DSP P_reg[63].
DSP Report: operator P_reg[63]0 is absorbed into DSP P_reg[63].
DSP Report: operator M_reg[63]0 is absorbed into DSP P_reg[63].
DSP Report: Generating DSP P_reg[62], operation Mode is (post resource management): (PCIN+(A2*(B:0x15f))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[62].
DSP Report: register P_reg[62] is absorbed into DSP P_reg[62].
DSP Report: register M_reg[62] is absorbed into DSP P_reg[62].
DSP Report: operator P_reg[62]0 is absorbed into DSP P_reg[62].
DSP Report: operator M_reg[62]0 is absorbed into DSP P_reg[62].
DSP Report: Generating DSP P_reg[61], operation Mode is (post resource management): (PCIN+(A2*(B:0x122))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[61].
DSP Report: register P_reg[61] is absorbed into DSP P_reg[61].
DSP Report: register M_reg[61] is absorbed into DSP P_reg[61].
DSP Report: operator P_reg[61]0 is absorbed into DSP P_reg[61].
DSP Report: operator M_reg[61]0 is absorbed into DSP P_reg[61].
DSP Report: Generating DSP P_reg[60], operation Mode is (post resource management): (PCIN+(A2*(B:0xe3))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[60].
DSP Report: register P_reg[60] is absorbed into DSP P_reg[60].
DSP Report: register M_reg[60] is absorbed into DSP P_reg[60].
DSP Report: operator P_reg[60]0 is absorbed into DSP P_reg[60].
DSP Report: operator M_reg[60]0 is absorbed into DSP P_reg[60].
DSP Report: Generating DSP P_reg[59], operation Mode is (post resource management): (PCIN+(A2*(B:0xa5))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[59].
DSP Report: register P_reg[59] is absorbed into DSP P_reg[59].
DSP Report: register M_reg[59] is absorbed into DSP P_reg[59].
DSP Report: operator P_reg[59]0 is absorbed into DSP P_reg[59].
DSP Report: operator M_reg[59]0 is absorbed into DSP P_reg[59].
DSP Report: Generating DSP P_reg[58], operation Mode is (post resource management): (PCIN+(A2*(B:0x6b))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[58].
DSP Report: register P_reg[58] is absorbed into DSP P_reg[58].
DSP Report: register M_reg[58] is absorbed into DSP P_reg[58].
DSP Report: operator P_reg[58]0 is absorbed into DSP P_reg[58].
DSP Report: operator M_reg[58]0 is absorbed into DSP P_reg[58].
DSP Report: Generating DSP P_reg[57], operation Mode is (post resource management): (PCIN+(A2*(B:0x38))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[57].
DSP Report: register P_reg[57] is absorbed into DSP P_reg[57].
DSP Report: register M_reg[19] is absorbed into DSP P_reg[57].
DSP Report: operator P_reg[57]0 is absorbed into DSP P_reg[57].
DSP Report: operator M_reg[19]0 is absorbed into DSP P_reg[57].
DSP Report: Generating DSP P_reg[56], operation Mode is (post resource management): (PCIN+(A2*(B:0xe))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[56].
DSP Report: register P_reg[56] is absorbed into DSP P_reg[56].
DSP Report: register M_reg[56] is absorbed into DSP P_reg[56].
DSP Report: operator P_reg[56]0 is absorbed into DSP P_reg[56].
DSP Report: operator M_reg[56]0 is absorbed into DSP P_reg[56].
DSP Report: Generating DSP P_reg[55], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ffef))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[55].
DSP Report: register P_reg[55] is absorbed into DSP P_reg[55].
DSP Report: register M_reg[55] is absorbed into DSP P_reg[55].
DSP Report: operator P_reg[55]0 is absorbed into DSP P_reg[55].
DSP Report: operator M_reg[55]0 is absorbed into DSP P_reg[55].
DSP Report: Generating DSP P_reg[54], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ffda))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[54].
DSP Report: register P_reg[54] is absorbed into DSP P_reg[54].
DSP Report: register M_reg[54] is absorbed into DSP P_reg[54].
DSP Report: operator P_reg[54]0 is absorbed into DSP P_reg[54].
DSP Report: operator M_reg[54]0 is absorbed into DSP P_reg[54].
DSP Report: Generating DSP P_reg[53], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ffcf))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[53].
DSP Report: register P_reg[53] is absorbed into DSP P_reg[53].
DSP Report: register M_reg[53] is absorbed into DSP P_reg[53].
DSP Report: operator P_reg[53]0 is absorbed into DSP P_reg[53].
DSP Report: operator M_reg[53]0 is absorbed into DSP P_reg[53].
DSP Report: Generating DSP P_reg[52], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ffcd))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[52].
DSP Report: register P_reg[52] is absorbed into DSP P_reg[52].
DSP Report: register M_reg[52] is absorbed into DSP P_reg[52].
DSP Report: operator P_reg[52]0 is absorbed into DSP P_reg[52].
DSP Report: operator M_reg[52]0 is absorbed into DSP P_reg[52].
DSP Report: Generating DSP P_reg[51], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ffd4))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[51].
DSP Report: register P_reg[51] is absorbed into DSP P_reg[51].
DSP Report: register M_reg[51] is absorbed into DSP P_reg[51].
DSP Report: operator P_reg[51]0 is absorbed into DSP P_reg[51].
DSP Report: operator M_reg[51]0 is absorbed into DSP P_reg[51].
DSP Report: Generating DSP P_reg[50], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ffe2))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[50].
DSP Report: register P_reg[50] is absorbed into DSP P_reg[50].
DSP Report: register M_reg[50] is absorbed into DSP P_reg[50].
DSP Report: operator P_reg[50]0 is absorbed into DSP P_reg[50].
DSP Report: operator M_reg[50]0 is absorbed into DSP P_reg[50].
DSP Report: Generating DSP P_reg[49], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fff4))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[49].
DSP Report: register P_reg[49] is absorbed into DSP P_reg[49].
DSP Report: register M_reg[49] is absorbed into DSP P_reg[49].
DSP Report: operator P_reg[49]0 is absorbed into DSP P_reg[49].
DSP Report: operator M_reg[49]0 is absorbed into DSP P_reg[49].
DSP Report: Generating DSP P_reg[48], operation Mode is (post resource management): (PCIN+A2:B2)'.
DSP Report: register P_reg[48] is absorbed into DSP P_reg[48].
DSP Report: register P_reg[48] is absorbed into DSP P_reg[48].
DSP Report: register P_reg[48] is absorbed into DSP P_reg[48].
DSP Report: operator P_reg[48]0 is absorbed into DSP P_reg[48].
DSP Report: Generating DSP P_reg[47], operation Mode is (post resource management): (PCIN+(A2*(B:0x1d))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[47].
DSP Report: register P_reg[47] is absorbed into DSP P_reg[47].
DSP Report: register M_reg[5] is absorbed into DSP P_reg[47].
DSP Report: operator P_reg[47]0 is absorbed into DSP P_reg[47].
DSP Report: operator M_reg[5]0 is absorbed into DSP P_reg[47].
DSP Report: Generating DSP P_reg[46], operation Mode is (post resource management): (PCIN+(A2*(B:0x30))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[46].
DSP Report: register P_reg[46] is absorbed into DSP P_reg[46].
DSP Report: register M_reg[46] is absorbed into DSP P_reg[46].
DSP Report: operator P_reg[46]0 is absorbed into DSP P_reg[46].
DSP Report: operator M_reg[46]0 is absorbed into DSP P_reg[46].
DSP Report: Generating DSP P_reg[45], operation Mode is (post resource management): (PCIN+(A2*(B:0x3f))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[45].
DSP Report: register P_reg[45] is absorbed into DSP P_reg[45].
DSP Report: register M_reg[45] is absorbed into DSP P_reg[45].
DSP Report: operator P_reg[45]0 is absorbed into DSP P_reg[45].
DSP Report: operator M_reg[45]0 is absorbed into DSP P_reg[45].
DSP Report: Generating DSP P_reg[44], operation Mode is (post resource management): (PCIN+(A2*(B:0x49))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[44].
DSP Report: register P_reg[44] is absorbed into DSP P_reg[44].
DSP Report: register M_reg[44] is absorbed into DSP P_reg[44].
DSP Report: operator P_reg[44]0 is absorbed into DSP P_reg[44].
DSP Report: operator M_reg[44]0 is absorbed into DSP P_reg[44].
DSP Report: Generating DSP P_reg[43], operation Mode is (post resource management): (PCIN+(A2*(B:0x4d))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[43].
DSP Report: register P_reg[43] is absorbed into DSP P_reg[43].
DSP Report: register M_reg[8] is absorbed into DSP P_reg[43].
DSP Report: operator P_reg[43]0 is absorbed into DSP P_reg[43].
DSP Report: operator M_reg[8]0 is absorbed into DSP P_reg[43].
DSP Report: Generating DSP P_reg[42], operation Mode is (post resource management): (PCIN+(A2*(B:0x4a))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[42].
DSP Report: register P_reg[42] is absorbed into DSP P_reg[42].
DSP Report: register M_reg[42] is absorbed into DSP P_reg[42].
DSP Report: operator P_reg[42]0 is absorbed into DSP P_reg[42].
DSP Report: operator M_reg[42]0 is absorbed into DSP P_reg[42].
DSP Report: Generating DSP P_reg[41], operation Mode is (post resource management): (PCIN+A2:B2)'.
DSP Report: register P_reg[41] is absorbed into DSP P_reg[41].
DSP Report: register P_reg[41] is absorbed into DSP P_reg[41].
DSP Report: register P_reg[41] is absorbed into DSP P_reg[41].
DSP Report: operator P_reg[41]0 is absorbed into DSP P_reg[41].
DSP Report: Generating DSP P_reg[40], operation Mode is (post resource management): (PCIN+(A2*(B:0x2f))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[40].
DSP Report: register P_reg[40] is absorbed into DSP P_reg[40].
DSP Report: register M_reg[40] is absorbed into DSP P_reg[40].
DSP Report: operator P_reg[40]0 is absorbed into DSP P_reg[40].
DSP Report: operator M_reg[40]0 is absorbed into DSP P_reg[40].
DSP Report: Generating DSP P_reg[39], operation Mode is (post resource management): (PCIN+(A2*(B:0x18))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[39].
DSP Report: register P_reg[39] is absorbed into DSP P_reg[39].
DSP Report: register M_reg[39] is absorbed into DSP P_reg[39].
DSP Report: operator P_reg[39]0 is absorbed into DSP P_reg[39].
DSP Report: operator M_reg[39]0 is absorbed into DSP P_reg[39].
DSP Report: Generating DSP P_reg[38], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fffe))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[38].
DSP Report: register P_reg[38] is absorbed into DSP P_reg[38].
DSP Report: register M_reg[2] is absorbed into DSP P_reg[38].
DSP Report: operator P_reg[38]0 is absorbed into DSP P_reg[38].
DSP Report: operator M_reg[2]0 is absorbed into DSP P_reg[38].
DSP Report: Generating DSP P_reg[37], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ffe0))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[37].
DSP Report: register P_reg[37] is absorbed into DSP P_reg[37].
DSP Report: register M_reg[37] is absorbed into DSP P_reg[37].
DSP Report: operator P_reg[37]0 is absorbed into DSP P_reg[37].
DSP Report: operator M_reg[37]0 is absorbed into DSP P_reg[37].
DSP Report: Generating DSP P_reg[36], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ffbf))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[36].
DSP Report: register P_reg[36] is absorbed into DSP P_reg[36].
DSP Report: register M_reg[36] is absorbed into DSP P_reg[36].
DSP Report: operator P_reg[36]0 is absorbed into DSP P_reg[36].
DSP Report: operator M_reg[36]0 is absorbed into DSP P_reg[36].
DSP Report: Generating DSP P_reg[35], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ffa0))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[35].
DSP Report: register P_reg[35] is absorbed into DSP P_reg[35].
DSP Report: register M_reg[35] is absorbed into DSP P_reg[35].
DSP Report: operator P_reg[35]0 is absorbed into DSP P_reg[35].
DSP Report: operator M_reg[35]0 is absorbed into DSP P_reg[35].
DSP Report: Generating DSP P_reg[34], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ff82))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[34].
DSP Report: register P_reg[34] is absorbed into DSP P_reg[34].
DSP Report: register M_reg[34] is absorbed into DSP P_reg[34].
DSP Report: operator P_reg[34]0 is absorbed into DSP P_reg[34].
DSP Report: operator M_reg[34]0 is absorbed into DSP P_reg[34].
DSP Report: Generating DSP P_reg[33], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ff67))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[33].
DSP Report: register P_reg[33] is absorbed into DSP P_reg[33].
DSP Report: register M_reg[33] is absorbed into DSP P_reg[33].
DSP Report: operator P_reg[33]0 is absorbed into DSP P_reg[33].
DSP Report: operator M_reg[33]0 is absorbed into DSP P_reg[33].
DSP Report: Generating DSP P_reg[32], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ff52))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[32].
DSP Report: register P_reg[32] is absorbed into DSP P_reg[32].
DSP Report: register M_reg[32] is absorbed into DSP P_reg[32].
DSP Report: operator P_reg[32]0 is absorbed into DSP P_reg[32].
DSP Report: operator M_reg[32]0 is absorbed into DSP P_reg[32].
DSP Report: Generating DSP P_reg[31], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ff42))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[31].
DSP Report: register P_reg[31] is absorbed into DSP P_reg[31].
DSP Report: register M_reg[31] is absorbed into DSP P_reg[31].
DSP Report: operator P_reg[31]0 is absorbed into DSP P_reg[31].
DSP Report: operator M_reg[31]0 is absorbed into DSP P_reg[31].
DSP Report: Generating DSP P_reg[30], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ff3a))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[30].
DSP Report: register P_reg[30] is absorbed into DSP P_reg[30].
DSP Report: register M_reg[30] is absorbed into DSP P_reg[30].
DSP Report: operator P_reg[30]0 is absorbed into DSP P_reg[30].
DSP Report: operator M_reg[30]0 is absorbed into DSP P_reg[30].
DSP Report: Generating DSP P_reg[29], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ff38))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[29].
DSP Report: register P_reg[29] is absorbed into DSP P_reg[29].
DSP Report: register M_reg[29] is absorbed into DSP P_reg[29].
DSP Report: operator P_reg[29]0 is absorbed into DSP P_reg[29].
DSP Report: operator M_reg[29]0 is absorbed into DSP P_reg[29].
DSP Report: Generating DSP P_reg[28], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ff3f))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[28].
DSP Report: register P_reg[28] is absorbed into DSP P_reg[28].
DSP Report: register M_reg[28] is absorbed into DSP P_reg[28].
DSP Report: operator P_reg[28]0 is absorbed into DSP P_reg[28].
DSP Report: operator M_reg[28]0 is absorbed into DSP P_reg[28].
DSP Report: Generating DSP P_reg[27], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ff4c))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[27].
DSP Report: register P_reg[27] is absorbed into DSP P_reg[27].
DSP Report: register M_reg[27] is absorbed into DSP P_reg[27].
DSP Report: operator P_reg[27]0 is absorbed into DSP P_reg[27].
DSP Report: operator M_reg[27]0 is absorbed into DSP P_reg[27].
DSP Report: Generating DSP P_reg[26], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ff60))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[26].
DSP Report: register P_reg[26] is absorbed into DSP P_reg[26].
DSP Report: register M_reg[26] is absorbed into DSP P_reg[26].
DSP Report: operator P_reg[26]0 is absorbed into DSP P_reg[26].
DSP Report: operator M_reg[26]0 is absorbed into DSP P_reg[26].
DSP Report: Generating DSP P_reg[25], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ff79))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[25].
DSP Report: register P_reg[25] is absorbed into DSP P_reg[25].
DSP Report: register M_reg[25] is absorbed into DSP P_reg[25].
DSP Report: operator P_reg[25]0 is absorbed into DSP P_reg[25].
DSP Report: operator M_reg[25]0 is absorbed into DSP P_reg[25].
DSP Report: Generating DSP P_reg[24], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ff96))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[24].
DSP Report: register P_reg[24] is absorbed into DSP P_reg[24].
DSP Report: register M_reg[24] is absorbed into DSP P_reg[24].
DSP Report: operator P_reg[24]0 is absorbed into DSP P_reg[24].
DSP Report: operator M_reg[24]0 is absorbed into DSP P_reg[24].
DSP Report: Generating DSP P_reg[23], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ffb7))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[23].
DSP Report: register P_reg[23] is absorbed into DSP P_reg[23].
DSP Report: register M_reg[23] is absorbed into DSP P_reg[23].
DSP Report: operator P_reg[23]0 is absorbed into DSP P_reg[23].
DSP Report: operator M_reg[23]0 is absorbed into DSP P_reg[23].
DSP Report: Generating DSP P_reg[22], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ffd9))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[22].
DSP Report: register P_reg[22] is absorbed into DSP P_reg[22].
DSP Report: register M_reg[22] is absorbed into DSP P_reg[22].
DSP Report: operator P_reg[22]0 is absorbed into DSP P_reg[22].
DSP Report: operator M_reg[22]0 is absorbed into DSP P_reg[22].
DSP Report: Generating DSP P_reg[21], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fffb))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[21].
DSP Report: register P_reg[21] is absorbed into DSP P_reg[21].
DSP Report: register M_reg[21] is absorbed into DSP P_reg[21].
DSP Report: operator P_reg[21]0 is absorbed into DSP P_reg[21].
DSP Report: operator M_reg[21]0 is absorbed into DSP P_reg[21].
DSP Report: Generating DSP P_reg[20], operation Mode is (post resource management): (PCIN+(A2*(B:0x1a))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[20].
DSP Report: register P_reg[20] is absorbed into DSP P_reg[20].
DSP Report: register M_reg[20] is absorbed into DSP P_reg[20].
DSP Report: operator P_reg[20]0 is absorbed into DSP P_reg[20].
DSP Report: operator M_reg[20]0 is absorbed into DSP P_reg[20].
DSP Report: Generating DSP P_reg[19], operation Mode is (post resource management): (PCIN+(A2*(B:0x38))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[19].
DSP Report: register P_reg[19] is absorbed into DSP P_reg[19].
DSP Report: register M_reg[19] is absorbed into DSP P_reg[19].
DSP Report: operator P_reg[19]0 is absorbed into DSP P_reg[19].
DSP Report: operator M_reg[19]0 is absorbed into DSP P_reg[19].
DSP Report: Generating DSP P_reg[18], operation Mode is (post resource management): (C+(A2*(B:0x52))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[18].
DSP Report: register P_reg[18] is absorbed into DSP P_reg[18].
DSP Report: register M_reg[18] is absorbed into DSP P_reg[18].
DSP Report: operator P_reg[18]0 is absorbed into DSP P_reg[18].
DSP Report: operator M_reg[18]0 is absorbed into DSP P_reg[18].
DSP Report: Generating DSP P_reg[17], operation Mode is (post resource management): (PCIN+(A2*(B:0x67))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[17].
DSP Report: register P_reg[17] is absorbed into DSP P_reg[17].
DSP Report: register M_reg[17] is absorbed into DSP P_reg[17].
DSP Report: operator P_reg[17]0 is absorbed into DSP P_reg[17].
DSP Report: operator M_reg[17]0 is absorbed into DSP P_reg[17].
DSP Report: Generating DSP P_reg[16], operation Mode is (post resource management): (PCIN+(A2*(B:0x77))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[16].
DSP Report: register P_reg[16] is absorbed into DSP P_reg[16].
DSP Report: register M_reg[16] is absorbed into DSP P_reg[16].
DSP Report: operator P_reg[16]0 is absorbed into DSP P_reg[16].
DSP Report: operator M_reg[16]0 is absorbed into DSP P_reg[16].
DSP Report: Generating DSP P_reg[15], operation Mode is (post resource management): (PCIN+(A2*(B:0x82))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[15].
DSP Report: register P_reg[15] is absorbed into DSP P_reg[15].
DSP Report: register M_reg[12] is absorbed into DSP P_reg[15].
DSP Report: operator P_reg[15]0 is absorbed into DSP P_reg[15].
DSP Report: operator M_reg[12]0 is absorbed into DSP P_reg[15].
DSP Report: Generating DSP P_reg[14], operation Mode is (post resource management): (PCIN+(A2*(B:0x87))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[14].
DSP Report: register P_reg[14] is absorbed into DSP P_reg[14].
DSP Report: register M_reg[13] is absorbed into DSP P_reg[14].
DSP Report: operator P_reg[14]0 is absorbed into DSP P_reg[14].
DSP Report: operator M_reg[13]0 is absorbed into DSP P_reg[14].
DSP Report: Generating DSP P_reg[13], operation Mode is (post resource management): (PCIN+(A2*(B:0x87))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[13].
DSP Report: register P_reg[13] is absorbed into DSP P_reg[13].
DSP Report: register M_reg[13] is absorbed into DSP P_reg[13].
DSP Report: operator P_reg[13]0 is absorbed into DSP P_reg[13].
DSP Report: operator M_reg[13]0 is absorbed into DSP P_reg[13].
DSP Report: Generating DSP P_reg[12], operation Mode is (post resource management): (PCIN+(A2*(B:0x82))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[12].
DSP Report: register P_reg[12] is absorbed into DSP P_reg[12].
DSP Report: register M_reg[12] is absorbed into DSP P_reg[12].
DSP Report: operator P_reg[12]0 is absorbed into DSP P_reg[12].
DSP Report: operator M_reg[12]0 is absorbed into DSP P_reg[12].
DSP Report: Generating DSP P_reg[11], operation Mode is (post resource management): (PCIN+(A2*(B:0x79))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[11].
DSP Report: register P_reg[11] is absorbed into DSP P_reg[11].
DSP Report: register M_reg[11] is absorbed into DSP P_reg[11].
DSP Report: operator P_reg[11]0 is absorbed into DSP P_reg[11].
DSP Report: operator M_reg[11]0 is absorbed into DSP P_reg[11].
DSP Report: Generating DSP P_reg[10], operation Mode is (post resource management): (PCIN+(A2*(B:0x6c))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[10].
DSP Report: register P_reg[10] is absorbed into DSP P_reg[10].
DSP Report: register M_reg[10] is absorbed into DSP P_reg[10].
DSP Report: operator P_reg[10]0 is absorbed into DSP P_reg[10].
DSP Report: operator M_reg[10]0 is absorbed into DSP P_reg[10].
DSP Report: Generating DSP P_reg[9], operation Mode is (post resource management): (PCIN+(A2*(B:0x5d))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[9].
DSP Report: register P_reg[9] is absorbed into DSP P_reg[9].
DSP Report: register M_reg[9] is absorbed into DSP P_reg[9].
DSP Report: operator P_reg[9]0 is absorbed into DSP P_reg[9].
DSP Report: operator M_reg[9]0 is absorbed into DSP P_reg[9].
DSP Report: Generating DSP P_reg[8], operation Mode is (post resource management): (PCIN+(A2*(B:0x4d))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[8].
DSP Report: register P_reg[8] is absorbed into DSP P_reg[8].
DSP Report: register M_reg[8] is absorbed into DSP P_reg[8].
DSP Report: operator P_reg[8]0 is absorbed into DSP P_reg[8].
DSP Report: operator M_reg[8]0 is absorbed into DSP P_reg[8].
DSP Report: Generating DSP P_reg[7], operation Mode is (post resource management): (PCIN+(A2*(B:0x3c))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[7].
DSP Report: register P_reg[7] is absorbed into DSP P_reg[7].
DSP Report: register M_reg[7] is absorbed into DSP P_reg[7].
DSP Report: operator P_reg[7]0 is absorbed into DSP P_reg[7].
DSP Report: operator M_reg[7]0 is absorbed into DSP P_reg[7].
DSP Report: Generating DSP P_reg[6], operation Mode is (post resource management): (PCIN+(A2*(B:0x2c))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[6].
DSP Report: register P_reg[6] is absorbed into DSP P_reg[6].
DSP Report: register M_reg[6] is absorbed into DSP P_reg[6].
DSP Report: operator P_reg[6]0 is absorbed into DSP P_reg[6].
DSP Report: operator M_reg[6]0 is absorbed into DSP P_reg[6].
DSP Report: Generating DSP P_reg[5], operation Mode is (post resource management): (PCIN+(A2*(B:0x1d))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[5].
DSP Report: register P_reg[5] is absorbed into DSP P_reg[5].
DSP Report: register M_reg[5] is absorbed into DSP P_reg[5].
DSP Report: operator P_reg[5]0 is absorbed into DSP P_reg[5].
DSP Report: operator M_reg[5]0 is absorbed into DSP P_reg[5].
DSP Report: Generating DSP P_reg[4], operation Mode is (post resource management): (PCIN+A2:B2)'.
DSP Report: register P_reg[4] is absorbed into DSP P_reg[4].
DSP Report: register P_reg[4] is absorbed into DSP P_reg[4].
DSP Report: register P_reg[4] is absorbed into DSP P_reg[4].
DSP Report: operator P_reg[4]0 is absorbed into DSP P_reg[4].
DSP Report: Generating DSP P_reg[3], operation Mode is (post resource management): (PCIN+(A2*(B:0x5))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[3].
DSP Report: register P_reg[3] is absorbed into DSP P_reg[3].
DSP Report: register M_reg[3] is absorbed into DSP P_reg[3].
DSP Report: operator P_reg[3]0 is absorbed into DSP P_reg[3].
DSP Report: operator M_reg[3]0 is absorbed into DSP P_reg[3].
DSP Report: Generating DSP P_reg[2], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fffe))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[2].
DSP Report: register P_reg[2] is absorbed into DSP P_reg[2].
DSP Report: register M_reg[2] is absorbed into DSP P_reg[2].
DSP Report: operator P_reg[2]0 is absorbed into DSP P_reg[2].
DSP Report: operator M_reg[2]0 is absorbed into DSP P_reg[2].
DSP Report: Generating DSP P_reg[1], operation Mode is (post resource management): (PCIN+(A2*(B:0x3fffa))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[1].
DSP Report: register P_reg[1] is absorbed into DSP P_reg[1].
DSP Report: register M_reg[1] is absorbed into DSP P_reg[1].
DSP Report: operator P_reg[1]0 is absorbed into DSP P_reg[1].
DSP Report: operator M_reg[1]0 is absorbed into DSP P_reg[1].
DSP Report: Generating DSP P_reg[0], operation Mode is (post resource management): (PCIN+(A2*(B:0x3ff32))')'.
DSP Report: register A_reg[0] is absorbed into DSP P_reg[0].
DSP Report: register P_reg[0] is absorbed into DSP P_reg[0].
DSP Report: register M_reg[0] is absorbed into DSP P_reg[0].
DSP Report: operator P_reg[0]0 is absorbed into DSP P_reg[0].
DSP Report: operator M_reg[0]0 is absorbed into DSP P_reg[0].
DSP Report: Generating DSP sm/square_1/squared_sample_signed, operation Mode is (post resource management): A2*B2.
DSP Report: register sm/square_1/squared_sample_signed is absorbed into DSP sm/square_1/squared_sample_signed.
DSP Report: register i_rms_data_reg is absorbed into DSP sm/square_1/squared_sample_signed.
DSP Report: operator sm/square_1/squared_sample_signed is absorbed into DSP sm/square_1/squared_sample_signed.
DSP Report: operator sm/square_1/squared_sample_signed is absorbed into DSP sm/square_1/squared_sample_signed.
DSP Report: Generating DSP sm/square_1/newest_sample_squared_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register i_rms_data_reg is absorbed into DSP sm/square_1/newest_sample_squared_reg.
DSP Report: register i_rms_data_reg is absorbed into DSP sm/square_1/newest_sample_squared_reg.
DSP Report: register sm/square_1/newest_sample_squared_reg is absorbed into DSP sm/square_1/newest_sample_squared_reg.
DSP Report: operator sm/square_1/squared_sample_signed is absorbed into DSP sm/square_1/newest_sample_squared_reg.
DSP Report: operator sm/square_1/squared_sample_signed is absorbed into DSP sm/square_1/newest_sample_squared_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------------------------------------------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                                                         | Depth x Width | Implemented As | 
+------------+------------------------------------------------------------------------------------+---------------+----------------+
|Project_top | i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg | 1024x9        | Block RAM      | 
+------------+------------------------------------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ring_buffer: | ram_reg    | 512 x 48(READ_FIRST)   | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+--------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Transpose_FIR | (A2*(B:0x3ff32))'         | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fffa))')' | 24     | 4      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fffe))')' | 24     | 2      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x5))')'     | 24     | 4      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+A2:B2)'             | 12     | 18     | -      | -      | 40     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x1d))')'    | 24     | 6      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x2c))')'    | 24     | 7      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3c))')'    | 24     | 7      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x4d))')'    | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x5d))')'    | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x6c))')'    | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x79))')'    | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x82))')'    | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x87))')'    | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x87))')'    | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x82))')'    | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x77))')'    | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x67))')'    | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x52))')'    | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x38))')'    | 24     | 7      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x1a))')'    | 24     | 6      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fffb))')' | 24     | 4      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ffd9))')' | 24     | 7      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ffb7))')' | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ff96))')' | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ff79))')' | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ff60))')' | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ff4c))')' | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ff3f))')' | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ff38))')' | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ff3a))')' | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ff42))')' | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ff52))')' | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ff67))')' | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ff82))')' | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ffa0))')' | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ffbf))')' | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ffe0))')' | 24     | 6      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fffe))')' | 24     | 2      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x18))')'    | 24     | 6      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x2f))')'    | 24     | 7      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+A2:B2)'             | 14     | 18     | -      | -      | 40     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x4a))')'    | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x4d))')'    | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x49))')'    | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3f))')'    | 24     | 7      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x30))')'    | 24     | 7      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x1d))')'    | 24     | 6      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+A2:B2)'             | 11     | 18     | -      | -      | 40     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fff4))')' | 24     | 5      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ffe2))')' | 24     | 6      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ffd4))')' | 24     | 7      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ffcd))')' | 24     | 7      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ffcf))')' | 24     | 7      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ffda))')' | 24     | 7      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ffef))')' | 24     | 6      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0xe))')'     | 24     | 5      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x38))')'    | 24     | 7      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x6b))')'    | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0xa5))')'    | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0xe3))')'    | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x122))')'   | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x15f))')'   | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x195))')'   | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x1c1))')'   | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x1df))')'   | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x1ec))')'   | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x1e5))')'   | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x1c9))')'   | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x196))')'   | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x14b))')'   | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0xeb))')'    | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x78))')'    | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fff5))')' | 24     | 5      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ff65))')' | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fecf))')' | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fe37))')' | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fda5))')' | 24     | 11     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fd1e))')' | 24     | 11     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fca9))')' | 24     | 11     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fc4c))')' | 24     | 11     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fc0c))')' | 24     | 11     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fbec))')' | 24     | 12     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fbf1))')' | 24     | 12     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fc1a))')' | 24     | 11     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fc69))')' | 24     | 11     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fcdc))')' | 24     | 11     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fd70))')' | 24     | 11     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fe20))')' | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fee7))')' | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ffbd))')' | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x9b))')'    | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x179))')'   | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x24f))')'   | 24     | 11     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x314))')'   | 24     | 11     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3c1))')'   | 24     | 11     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x450))')'   | 24     | 12     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x4b9))')'   | 24     | 12     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x4fb))')'   | 24     | 12     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x511))')'   | 24     | 12     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x4fb))')'   | 24     | 12     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x4b9))')'   | 24     | 12     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x450))')'   | 24     | 12     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3c1))')'   | 24     | 11     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x314))')'   | 24     | 11     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x24f))')'   | 24     | 11     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x179))')'   | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x9b))')'    | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ffbd))')' | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fee7))')' | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fe20))')' | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fd70))')' | 24     | 11     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fcdc))')' | 24     | 11     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fc69))')' | 24     | 11     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fc1a))')' | 24     | 11     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fbf1))')' | 24     | 12     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fbec))')' | 24     | 12     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fc0c))')' | 24     | 11     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fc4c))')' | 24     | 11     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fca9))')' | 24     | 11     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fd1e))')' | 24     | 11     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fda5))')' | 24     | 11     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fe37))')' | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fecf))')' | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ff65))')' | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fff5))')' | 24     | 5      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x78))')'    | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0xeb))')'    | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x14b))')'   | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x196))')'   | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x1c9))')'   | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x1e5))')'   | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x1ec))')'   | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x1df))')'   | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x1c1))')'   | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x195))')'   | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x15f))')'   | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x122))')'   | 24     | 10     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0xe3))')'    | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0xa5))')'    | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x6b))')'    | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x38))')'    | 24     | 7      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0xe))')'     | 24     | 5      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ffef))')' | 24     | 6      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ffda))')' | 24     | 7      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ffcf))')' | 24     | 7      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ffcd))')' | 24     | 7      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ffd4))')' | 24     | 7      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ffe2))')' | 24     | 6      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fff4))')' | 24     | 5      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+A2:B2)'             | 11     | 18     | -      | -      | 40     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x1d))')'    | 24     | 6      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x30))')'    | 24     | 7      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3f))')'    | 24     | 7      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x49))')'    | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x4d))')'    | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x4a))')'    | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+A2:B2)'             | 14     | 18     | -      | -      | 40     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x2f))')'    | 24     | 7      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x18))')'    | 24     | 6      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fffe))')' | 24     | 2      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ffe0))')' | 24     | 6      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ffbf))')' | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ffa0))')' | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ff82))')' | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ff67))')' | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ff52))')' | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ff42))')' | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ff3a))')' | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ff38))')' | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ff3f))')' | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ff4c))')' | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ff60))')' | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ff79))')' | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ff96))')' | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ffb7))')' | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ffd9))')' | 24     | 7      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fffb))')' | 24     | 4      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x1a))')'    | 24     | 6      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x38))')'    | 24     | 7      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x52))')'    | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x67))')'    | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x77))')'    | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x82))')'    | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x87))')'    | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x87))')'    | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x82))')'    | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x79))')'    | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x6c))')'    | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x5d))')'    | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x4d))')'    | 24     | 8      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3c))')'    | 24     | 7      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x2c))')'    | 24     | 7      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x1d))')'    | 24     | 6      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+A2:B2)'             | 12     | 18     | -      | -      | 40     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x5))')'     | 24     | 4      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fffe))')' | 24     | 2      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3fffa))')' | 24     | 4      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Transpose_FIR | (PCIN+(A2*(B:0x3ff32))')' | 24     | 9      | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Project_top   | A2*B2                     | 24     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Project_top   | (PCIN>>17)+A2*B2          | 24     | 7      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+--------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_1/sm/ring_buffer_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_12/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 978.742 ; gain = 451.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 978.742 ; gain = 451.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ring_buffer: | ram_reg    | 512 x 48(READ_FIRST)   | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance sm/ring_buffer_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1019.363 ; gain = 492.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \filter1/A [23] is driving 124 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net new_sample is driving 790 big block pins (URAM, BRAM and DSP loads). Created 79 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
ERROR: [Synth 8-5535] port <clk_100> has illegal connections. It is illegal to have a port connected to an input buffer and other components. The following are the port connections :
Input Buffer:
	Port I of instance \i_audio/i_clocking/clkin1_buf (IBUFG) in module <Project_top>
Other Components:
	Port C of instance \i_audio/new_sample_reg_rep__78 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__77 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__76 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__75 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__74 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__73 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__72 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__71 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__70 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__69 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__68 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__67 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__66 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__65 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__64 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__63 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__62 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__61 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__60 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__59 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__58 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__57 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__56 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__55 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__54 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__53 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__52 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__51 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__50 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__49 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__48 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__47 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__46 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__45 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__44 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__43 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__42 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__41 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__40 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__39 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__38 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__37 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__36 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__35 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__34 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__33 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__32 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__31 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__30 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__29 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__28 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__27 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__26 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__25 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__24 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__23 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__22 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__21 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__20 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__19 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__18 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__17 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__16 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__15 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__14 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__13 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__12 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__11 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__10 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__9 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__8 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__7 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__6 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__5 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__4 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__3 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__2 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__1 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep__0 (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg_rep (FD) in module Project_top
	Port C of instance \filter1/A_reg[0][23]_rep__11 (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][23]_rep__10 (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][23]_rep__9 (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][23]_rep__8 (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][23]_rep__7 (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][23]_rep__6 (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][23]_rep__5 (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][23]_rep__4 (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][23]_rep__3 (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][23]_rep__2 (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][23]_rep__1 (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][23]_rep__0 (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][23]_rep (FDRE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[0]_rep__4 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[0]_rep__3 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[0]_rep__2 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[0]_rep__1 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[0]_rep__0 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[0]_rep (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[1]_rep__4 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[1]_rep__3 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[1]_rep__2 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[1]_rep__1 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[1]_rep__0 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[1]_rep (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[2]_rep__4 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[2]_rep__3 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[2]_rep__2 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[2]_rep__1 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[2]_rep__0 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[2]_rep (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[3]_rep__4 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[3]_rep__3 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[3]_rep__2 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[3]_rep__1 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[3]_rep__0 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[3]_rep (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[4]_rep__4 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[4]_rep__3 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[4]_rep__2 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[4]_rep__1 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[4]_rep__0 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[4]_rep (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[5]_rep__4 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[5]_rep__3 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[5]_rep__2 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[5]_rep__1 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[5]_rep__0 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[5]_rep (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[6]_rep__4 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[6]_rep__3 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[6]_rep__2 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[6]_rep__1 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[6]_rep__0 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[6]_rep (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[7]_rep__4 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[7]_rep__3 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[7]_rep__2 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[7]_rep__1 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[7]_rep__0 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[7]_rep (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[8]_rep__4 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[8]_rep__3 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[8]_rep__2 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[8]_rep__1 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[8]_rep__0 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[8]_rep (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[9]_rep__4 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[9]_rep__3 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[9]_rep__2 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[9]_rep__1 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[9]_rep__0 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[9]_rep (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[10]_rep__4 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[10]_rep__3 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[10]_rep__2 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[10]_rep__1 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[10]_rep__0 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[10]_rep (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[11]_rep__4 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[11]_rep__3 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[11]_rep__2 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[11]_rep__1 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[11]_rep__0 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[11]_rep (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[12]_rep__4 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[12]_rep__3 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[12]_rep__2 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[12]_rep__1 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[12]_rep__0 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[12]_rep (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[13]_rep__4 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[13]_rep__3 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[13]_rep__2 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[13]_rep__1 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[13]_rep__0 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[13]_rep (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[14]_rep__4 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[14]_rep__3 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[14]_rep__2 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[14]_rep__1 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[14]_rep__0 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[14]_rep (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[15]_rep__4 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[15]_rep__3 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[15]_rep__2 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[15]_rep__1 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[15]_rep__0 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[15]_rep (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[16]_rep__4 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[16]_rep__3 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[16]_rep__2 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[16]_rep__1 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[16]_rep__0 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[16]_rep (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[17]_rep__4 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[17]_rep__3 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[17]_rep__2 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[17]_rep__1 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[17]_rep__0 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[17]_rep (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[18]_rep__4 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[18]_rep__3 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[18]_rep__2 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[18]_rep__1 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[18]_rep__0 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[18]_rep (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[19]_rep__4 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[19]_rep__3 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[19]_rep__2 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[19]_rep__1 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[19]_rep__0 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[19]_rep (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[20]_rep__4 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[20]_rep__3 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[20]_rep__2 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[20]_rep__1 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[20]_rep__0 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[20]_rep (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[21]_rep__4 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[21]_rep__3 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[21]_rep__2 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[21]_rep__1 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[21]_rep__0 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[21]_rep (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[22]_rep__4 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[22]_rep__3 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[22]_rep__2 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[22]_rep__1 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[22]_rep__0 (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[22]_rep (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[0] (FDSE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[1] (FDSE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[2] (FDSE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[4] (FDSE) in module Project_top
	Port C of instance \sm/sqrt_1/result_reg[0] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/result_reg[1] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/result_reg[2] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/result_reg[3] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/result_reg[4] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/result_reg[5] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/result_reg[6] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/result_reg[7] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/result_reg[8] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/result_reg[9] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/result_reg[10] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/result_reg[11] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/result_reg[12] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/result_reg[13] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/result_reg[14] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/result_reg[15] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/result_reg[16] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/result_reg[17] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/result_reg[18] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/result_reg[19] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/result_reg[20] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/result_reg[21] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/result_reg[22] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/result_reg[23] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/partialq_reg[2] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[3] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[5] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[6] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[7] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[8] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[9] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[10] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[11] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[12] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[13] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[14] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[15] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[16] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[17] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[18] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[19] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[20] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[21] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[22] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[23] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[24] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[25] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[26] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[27] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[28] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[29] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[30] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/part_count_reg[31] (FDRE) in module Project_top
	Port C of instance i_clap_sm_data_reg(FDE) in module Project_top
	Port CLK of instance \filter1/P_reg[0] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[2] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[4] (DSP48E1_1) in module Project_top
	Port CLK of instance \filter1/P_reg[6] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[8] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[10] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[12] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[14] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[16] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[18] (DSP48E1_6) in module Project_top
	Port CLK of instance \filter1/P_reg[20] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[22] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[24] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[26] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[28] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[30] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[32] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[34] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[36] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[38] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[40] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[42] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[44] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[46] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[48] (DSP48E1_1) in module Project_top
	Port CLK of instance \filter1/P_reg[50] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[52] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[54] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[56] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[58] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[60] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[62] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[64] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[66] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[68] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[70] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[72] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[74] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[76] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[78] (DSP48E1_6) in module Project_top
	Port CLK of instance \filter1/P_reg[80] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[82] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[84] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[86] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[88] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[90] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[92] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[94] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[96] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[98] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[100] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[102] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[104] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[106] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[108] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[110] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[112] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[114] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[116] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[118] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[120] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[122] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[124] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[126] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[128] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[130] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[132] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[134] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[136] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[138] (DSP48E1_6) in module Project_top
	Port CLK of instance \filter1/P_reg[140] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[142] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[144] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[146] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[148] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[150] (DSP48E1_1) in module Project_top
	Port CLK of instance \filter1/P_reg[152] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[154] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[156] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[158] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[160] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[162] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[164] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[166] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[168] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[170] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[172] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[174] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[176] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[178] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[180] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[182] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[184] (DSP48E1_7) in module Project_top
	Port CLK of instance \filter1/P_reg[186] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[188] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[190] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[192] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[194] (DSP48E1_1) in module Project_top
	Port CLK of instance \filter1/P_reg[196] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[198] (DSP48E1_5) in module Project_top
	Port C of instance \filter1/A_reg[0][22] (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][21] (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][20] (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][19] (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][18] (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][17] (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][16] (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][15] (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][14] (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][13] (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][12] (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][11] (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][10] (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][9] (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][8] (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][7] (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][6] (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][5] (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][4] (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][3] (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][2] (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][1] (FDRE) in module Project_top
	Port C of instance \filter1/A_reg[0][0] (FDRE) in module Project_top
	Port CLK of instance \filter1/P_reg[197] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[195] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[193] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[191] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[189] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[187] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[185] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[183] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[181] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[179] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[177] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[175] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[173] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[171] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[169] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[167] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[165] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[163] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[161] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[159] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[157] (DSP48E1_1) in module Project_top
	Port CLK of instance \filter1/P_reg[155] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[153] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[151] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[149] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[147] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[145] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[143] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[141] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[139] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[137] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[135] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[133] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[131] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[129] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[127] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[125] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[123] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[121] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[119] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[117] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[115] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[113] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[111] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[109] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[107] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[105] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[103] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[101] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[99] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[97] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[95] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[93] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[91] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[89] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[87] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[85] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[83] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[81] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[79] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[77] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[75] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[73] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[71] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[69] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[67] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[65] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[63] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[61] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[59] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[57] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[55] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[53] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[51] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[49] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[47] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[45] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[43] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[41] (DSP48E1_1) in module Project_top
	Port CLK of instance \filter1/P_reg[39] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[37] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[35] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[33] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[31] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[29] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[27] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[25] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[23] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[21] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[19] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[17] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[15] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[13] (DSP48E1_7) in module Project_top
	Port CLK of instance \filter1/P_reg[11] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[9] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[7] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[5] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[3] (DSP48E1_5) in module Project_top
	Port CLK of instance \filter1/P_reg[1] (DSP48E1_5) in module Project_top
	Port CLK of instance \sm/square_1/squared_sample_signed (DSP48E1_3) in module Project_top
	Port C of instance \sm/avg_1/valid_reg (FD) in module Project_top
	Port C of instance \sm/add_new_sample_1/valid_reg (FD) in module Project_top
	Port C of instance \i_filter_data_reg[23] (FDRE) in module Project_top
	Port C of instance \i_filter_data_reg[22] (FDRE) in module Project_top
	Port C of instance \i_filter_data_reg[21] (FDRE) in module Project_top
	Port C of instance \i_filter_data_reg[20] (FDRE) in module Project_top
	Port C of instance \i_filter_data_reg[19] (FDRE) in module Project_top
	Port C of instance \i_filter_data_reg[18] (FDRE) in module Project_top
	Port C of instance \i_filter_data_reg[17] (FDRE) in module Project_top
	Port C of instance \i_filter_data_reg[16] (FDRE) in module Project_top
	Port C of instance \i_filter_data_reg[15] (FDRE) in module Project_top
	Port C of instance \i_filter_data_reg[14] (FDRE) in module Project_top
	Port C of instance \i_filter_data_reg[13] (FDRE) in module Project_top
	Port C of instance \i_filter_data_reg[12] (FDRE) in module Project_top
	Port C of instance \i_filter_data_reg[11] (FDRE) in module Project_top
	Port C of instance \i_filter_data_reg[10] (FDRE) in module Project_top
	Port C of instance \i_filter_data_reg[9] (FDRE) in module Project_top
	Port C of instance \i_filter_data_reg[8] (FDRE) in module Project_top
	Port C of instance \i_filter_data_reg[7] (FDRE) in module Project_top
	Port C of instance \i_filter_data_reg[6] (FDRE) in module Project_top
	Port C of instance \i_filter_data_reg[5] (FDRE) in module Project_top
	Port C of instance \i_filter_data_reg[4] (FDRE) in module Project_top
	Port C of instance \i_filter_data_reg[3] (FDRE) in module Project_top
	Port C of instance \i_filter_data_reg[2] (FDRE) in module Project_top
	Port C of instance \i_filter_data_reg[1] (FDRE) in module Project_top
	Port C of instance \i_filter_data_reg[0] (FDRE) in module Project_top
	Port C of instance LED1_reg(FD) in module Project_top
	Port C of instance \LED3_reg[0] (FD) in module Project_top
	Port C of instance \clp_dtct/T_reg (FD) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[30] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[29] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[28] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[27] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[26] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[25] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[24] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[23] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[22] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[21] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[20] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[19] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[18] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[17] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[16] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[15] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[14] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[13] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[12] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[11] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[10] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[9] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[8] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[7] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[6] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[5] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[4] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[3] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[2] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[1] (FDRE) in module Project_top
	Port C of instance \clp_dtct/counter_1/cnt28b_reg[0] (FDRE) in module Project_top
	Port C of instance \i_threshold_data_reg[23] (FDE) in module Project_top
	Port C of instance \i_threshold_data_reg[22] (FDE) in module Project_top
	Port C of instance \i_threshold_data_reg[21] (FDE) in module Project_top
	Port C of instance \i_threshold_data_reg[20] (FDE) in module Project_top
	Port C of instance \i_threshold_data_reg[19] (FDE) in module Project_top
	Port C of instance \i_threshold_data_reg[18] (FDE) in module Project_top
	Port C of instance \i_threshold_data_reg[17] (FDE) in module Project_top
	Port C of instance \i_threshold_data_reg[16] (FDE) in module Project_top
	Port C of instance \sm/RMS_reg[23] (FDE) in module Project_top
	Port C of instance \sm/RMS_reg[22] (FDE) in module Project_top
	Port C of instance \sm/RMS_reg[21] (FDE) in module Project_top
	Port C of instance \sm/RMS_reg[20] (FDE) in module Project_top
	Port C of instance \sm/RMS_reg[19] (FDE) in module Project_top
	Port C of instance \sm/RMS_reg[18] (FDE) in module Project_top
	Port C of instance \sm/RMS_reg[17] (FDE) in module Project_top
	Port C of instance \sm/RMS_reg[16] (FDE) in module Project_top
	Port C of instance \sm/average_reg[47] (FDE) in module Project_top
	Port C of instance \sm/average_reg[46] (FDE) in module Project_top
	Port C of instance \sm/average_reg[45] (FDE) in module Project_top
	Port C of instance \sm/average_reg[44] (FDE) in module Project_top
	Port C of instance \sm/average_reg[43] (FDE) in module Project_top
	Port C of instance \sm/average_reg[42] (FDE) in module Project_top
	Port C of instance \sm/average_reg[41] (FDE) in module Project_top
	Port C of instance \sm/average_reg[40] (FDE) in module Project_top
	Port C of instance \sm/average_reg[39] (FDE) in module Project_top
	Port C of instance \sm/average_reg[38] (FDE) in module Project_top
	Port C of instance \sm/average_reg[37] (FDE) in module Project_top
	Port C of instance \sm/average_reg[36] (FDE) in module Project_top
	Port C of instance \sm/average_reg[35] (FDE) in module Project_top
	Port C of instance \sm/average_reg[34] (FDE) in module Project_top
	Port C of instance \sm/average_reg[33] (FDE) in module Project_top
	Port C of instance \sm/average_reg[32] (FDE) in module Project_top
	Port C of instance \sm/average_reg[31] (FDE) in module Project_top
	Port C of instance \sm/average_reg[30] (FDE) in module Project_top
	Port C of instance \sm/average_reg[29] (FDE) in module Project_top
	Port C of instance \sm/average_reg[28] (FDE) in module Project_top
	Port C of instance \sm/average_reg[27] (FDE) in module Project_top
	Port C of instance \sm/average_reg[26] (FDE) in module Project_top
	Port C of instance \sm/average_reg[25] (FDE) in module Project_top
	Port C of instance \sm/average_reg[24] (FDE) in module Project_top
	Port C of instance \sm/average_reg[23] (FDE) in module Project_top
	Port C of instance \sm/average_reg[22] (FDE) in module Project_top
	Port C of instance \sm/average_reg[21] (FDE) in module Project_top
	Port C of instance \sm/average_reg[20] (FDE) in module Project_top
	Port C of instance \sm/average_reg[19] (FDE) in module Project_top
	Port C of instance \sm/average_reg[18] (FDE) in module Project_top
	Port C of instance \sm/average_reg[17] (FDE) in module Project_top
	Port C of instance \sm/average_reg[16] (FDE) in module Project_top
	Port C of instance \sm/average_reg[15] (FDE) in module Project_top
	Port C of instance \sm/average_reg[14] (FDE) in module Project_top
	Port C of instance \sm/average_reg[13] (FDE) in module Project_top
	Port C of instance \sm/average_reg[12] (FDE) in module Project_top
	Port C of instance \sm/average_reg[11] (FDE) in module Project_top
	Port C of instance \sm/average_reg[10] (FDE) in module Project_top
	Port C of instance \sm/average_reg[9] (FDE) in module Project_top
	Port C of instance \sm/average_reg[8] (FDE) in module Project_top
	Port C of instance \sm/average_reg[7] (FDE) in module Project_top
	Port C of instance \sm/average_reg[6] (FDE) in module Project_top
	Port C of instance \sm/average_reg[5] (FDE) in module Project_top
	Port C of instance \sm/average_reg[4] (FDE) in module Project_top
	Port C of instance \sm/average_reg[3] (FDE) in module Project_top
	Port C of instance \sm/average_reg[2] (FDE) in module Project_top
	Port C of instance \sm/average_reg[1] (FDE) in module Project_top
	Port C of instance \sm/average_reg[0] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[56] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[55] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[54] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[53] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[52] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[51] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[50] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[49] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[48] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[47] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[46] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[45] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[44] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[43] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[42] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[41] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[40] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[39] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[38] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[37] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[36] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[35] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[34] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[33] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[32] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[31] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[30] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[29] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[28] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[27] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[26] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[25] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[24] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[23] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[22] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[21] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[20] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[19] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[18] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[17] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[16] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[15] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[14] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[13] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[12] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[11] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[10] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[9] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[8] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[7] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[6] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[5] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[4] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[3] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[2] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[1] (FDE) in module Project_top
	Port C of instance \sm/add_new_sample_1/new_accumulator_reg[0] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[56] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[55] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[54] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[53] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[52] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[51] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[50] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[49] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[48] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[47] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[46] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[45] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[44] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[43] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[42] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[41] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[40] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[39] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[38] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[37] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[36] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[35] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[34] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[33] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[32] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[31] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[30] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[29] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[28] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[27] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[26] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[25] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[24] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[23] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[22] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[21] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[20] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[19] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[18] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[17] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[16] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[15] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[14] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[13] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[12] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[11] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[10] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[9] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[8] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[7] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[6] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[5] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[4] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[3] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[2] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[1] (FDE) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/new_accumulator_reg[0] (FDE) in module Project_top
	Port C of instance \sm/enable_add_reg (FD) in module Project_top
	Port C of instance \sm/rd_en_reg (FD) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[47] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[46] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[45] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[44] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[43] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[42] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[41] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[40] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[39] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[38] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[37] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[36] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[35] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[34] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[33] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[32] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[31] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[30] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[29] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[28] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[27] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[26] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[25] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[24] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[23] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[22] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[21] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[20] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[19] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[18] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[17] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[16] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[15] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[14] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[13] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[12] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[11] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[10] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[9] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[8] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[7] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[6] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[5] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[4] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[3] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[2] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[1] (FDE) in module Project_top
	Port C of instance \sm/new_sample_squared_reg[0] (FDE) in module Project_top
	Port C of instance \sm/enable_square_reg (FD) in module Project_top
	Port C of instance \sm/sqrt_1/valid_reg (FD) in module Project_top
	Port C of instance \sm/sqrt_1/part_done_reg (FD) in module Project_top
	Port C of instance \sm/enable_sqrt_reg (FD) in module Project_top
	Port C of instance \i_audio/new_sample_reg (FD) in module Project_top
	Port C of instance \i_audio/sample_clk_48k_d6_100_reg (FD) in module Project_top
	Port C of instance \i_audio/sample_clk_48k_d4_100_reg (FD) in module Project_top
	Port C of instance \rst_button/FF_reg[2] (FD) in module Project_top
	Port C of instance \rst_button/FF_reg[1] (FD) in module Project_top
	Port C of instance \sm/ring_buffer_1/head_reg[0] (FDRE) in module Project_top
	Port C of instance \sm/ring_buffer_1/head_reg[1] (FDRE) in module Project_top
	Port C of instance \sm/ring_buffer_1/head_reg[2] (FDRE) in module Project_top
	Port C of instance \sm/ring_buffer_1/head_reg[3] (FDRE) in module Project_top
	Port C of instance \sm/ring_buffer_1/head_reg[4] (FDRE) in module Project_top
	Port C of instance \sm/ring_buffer_1/head_reg[5] (FDRE) in module Project_top
	Port C of instance \sm/ring_buffer_1/head_reg[6] (FDRE) in module Project_top
	Port C of instance \sm/ring_buffer_1/head_reg[7] (FDRE) in module Project_top
	Port C of instance \sm/ring_buffer_1/head_reg[8] (FDRE) in module Project_top
	Port C of instance \sm/FSM_onehot_state_reg[0] (FDP) in module Project_top
	Port C of instance \sm/FSM_onehot_state_reg[1] (FDC) in module Project_top
	Port C of instance \sm/FSM_onehot_state_reg[2] (FDC) in module Project_top
	Port C of instance \sm/FSM_onehot_state_reg[3] (FDC) in module Project_top
	Port C of instance \sm/FSM_onehot_state_reg[4] (FDC) in module Project_top
	Port C of instance \sm/FSM_onehot_state_reg[5] (FDC) in module Project_top
	Port C of instance \sm/FSM_onehot_state_reg[6] (FDC) in module Project_top
	Port C of instance \rst_button/count_reg[0] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[1] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[2] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[3] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[4] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[5] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[6] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[7] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[8] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[9] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[10] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[11] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[12] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[13] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[14] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[15] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[16] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[17] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[18] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[19] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[20] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[21] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[22] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[23] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[24] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[25] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[26] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[27] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[28] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[29] (FDRE) in module Project_top
	Port C of instance \rst_button/count_reg[30] (FDRE) in module Project_top
	Port C of instance \i_audio/sample_clk_48k_d5_100_reg (FD) in module Project_top
	Port C of instance \i_audio/new_sample_100_reg (FD) in module Project_top
	Port C of instance \sm/ring_buffer_1/tail_reg[0] (FDRE) in module Project_top
	Port C of instance \sm/ring_buffer_1/tail_reg[1] (FDRE) in module Project_top
	Port C of instance \sm/ring_buffer_1/tail_reg[2] (FDRE) in module Project_top
	Port C of instance \sm/ring_buffer_1/tail_reg[3] (FDRE) in module Project_top
	Port C of instance \sm/ring_buffer_1/tail_reg[4] (FDRE) in module Project_top
	Port C of instance \sm/ring_buffer_1/tail_reg[5] (FDRE) in module Project_top
	Port C of instance \sm/ring_buffer_1/tail_reg[6] (FDRE) in module Project_top
	Port C of instance \sm/ring_buffer_1/tail_reg[7] (FDRE) in module Project_top
	Port C of instance \sm/ring_buffer_1/tail_reg[8] (FDRE) in module Project_top
	Port C of instance \sm/sqrt_1/restart_reg (FD) in module Project_top
	Port C of instance \sm/wr_en_reg (FD) in module Project_top
	Port C of instance \sm/square_1/newest_sample_squared_reg[0] (FDE) in module Project_top
	Port C of instance \sm/square_1/newest_sample_squared_reg[1] (FDE) in module Project_top
	Port C of instance \sm/square_1/newest_sample_squared_reg[2] (FDE) in module Project_top
	Port C of instance \sm/square_1/newest_sample_squared_reg[3] (FDE) in module Project_top
	Port C of instance \sm/square_1/newest_sample_squared_reg[4] (FDE) in module Project_top
	Port C of instance \sm/square_1/newest_sample_squared_reg[5] (FDE) in module Project_top
	Port C of instance \sm/square_1/newest_sample_squared_reg[6] (FDE) in module Project_top
	Port C of instance \sm/square_1/newest_sample_squared_reg[7] (FDE) in module Project_top
	Port C of instance \sm/square_1/newest_sample_squared_reg[8] (FDE) in module Project_top
	Port C of instance \sm/square_1/newest_sample_squared_reg[9] (FDE) in module Project_top
	Port C of instance \sm/square_1/newest_sample_squared_reg[10] (FDE) in module Project_top
	Port C of instance \sm/square_1/newest_sample_squared_reg[11] (FDE) in module Project_top
	Port C of instance \sm/square_1/newest_sample_squared_reg[12] (FDE) in module Project_top
	Port C of instance \sm/square_1/newest_sample_squared_reg[13] (FDE) in module Project_top
	Port C of instance \sm/square_1/newest_sample_squared_reg[14] (FDE) in module Project_top
	Port C of instance \sm/square_1/newest_sample_squared_reg[15] (FDE) in module Project_top
	Port C of instance \sm/square_1/newest_sample_squared_reg[16] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[0] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[1] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[2] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[3] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[4] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[5] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[6] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[7] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[8] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[9] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[10] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[11] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[12] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[13] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[14] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[15] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[16] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[17] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[18] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[19] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[20] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[21] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[22] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[23] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[24] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[25] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[26] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[27] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[28] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[29] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[30] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[31] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[32] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[33] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[34] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[35] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[36] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[37] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[38] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[39] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[40] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[41] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[42] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[43] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[44] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[45] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[46] (FDE) in module Project_top
	Port C of instance \sm/wr_data_reg[47] (FDE) in module Project_top
	Port C of instance \sm/enable_avg_reg (FD) in module Project_top
	Port C of instance \sm/enable_remove_reg (FD) in module Project_top
	Port C of instance \sm/accumulator_reg[0] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[1] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[2] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[3] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[4] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[5] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[6] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[7] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[8] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[9] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[10] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[11] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[12] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[13] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[14] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[15] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[16] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[17] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[18] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[19] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[20] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[21] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[22] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[23] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[24] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[25] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[26] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[27] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[28] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[29] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[30] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[31] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[32] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[33] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[34] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[35] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[36] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[37] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[38] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[39] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[40] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[41] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[42] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[43] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[44] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[45] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[46] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[47] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[48] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[49] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[50] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[51] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[52] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[53] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[54] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[55] (FDCE) in module Project_top
	Port C of instance \sm/accumulator_reg[56] (FDCE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[0] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[1] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[2] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[3] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[4] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[5] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[6] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[7] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[8] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[9] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[10] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[11] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[12] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[13] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[14] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[15] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[16] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[17] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[18] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[19] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[20] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[21] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[22] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[23] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[24] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[25] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[26] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[27] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[28] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[29] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[30] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[31] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[32] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[33] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[34] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[35] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[36] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[37] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[38] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[39] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[40] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[41] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[42] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[43] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[44] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[45] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[46] (FDE) in module Project_top
	Port C of instance \sm/avg_1/output_reg[47] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/partialq_reg[0] (FD) in module Project_top
	Port C of instance \sm/sqrt_1/partialq_reg[1] (FD) in module Project_top
	Port C of instance \sm/sqrt_1/partialq_reg[3] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/partialq_reg[4] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/partialq_reg[5] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/partialq_reg[6] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/partialq_reg[7] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/partialq_reg[8] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/partialq_reg[9] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/partialq_reg[10] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/partialq_reg[11] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/partialq_reg[12] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/partialq_reg[13] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/partialq_reg[14] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/partialq_reg[15] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/partialq_reg[16] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/partialq_reg[17] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/partialq_reg[18] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/partialq_reg[19] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/partialq_reg[20] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/partialq_reg[21] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/partialq_reg[22] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/partialq_reg[23] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/partialq_reg[24] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/partialq_reg[25] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/out_data_reg[16] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/out_data_reg[17] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/out_data_reg[18] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/out_data_reg[19] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/out_data_reg[20] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/out_data_reg[21] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/out_data_reg[22] (FDE) in module Project_top
	Port C of instance \sm/sqrt_1/out_data_reg[23] (FDE) in module Project_top
	Port C of instance \sm/output_rms_reg[16] (FDE) in module Project_top
	Port C of instance \sm/output_rms_reg[17] (FDE) in module Project_top
	Port C of instance \sm/output_rms_reg[18] (FDE) in module Project_top
	Port C of instance \sm/output_rms_reg[19] (FDE) in module Project_top
	Port C of instance \sm/output_rms_reg[20] (FDE) in module Project_top
	Port C of instance \sm/output_rms_reg[21] (FDE) in module Project_top
	Port C of instance \sm/output_rms_reg[22] (FDE) in module Project_top
	Port C of instance \sm/output_rms_reg[23] (FDE) in module Project_top
	Port C of instance \clp_dtct/counter_1/done_reg (FDRE) in module Project_top
	Port C of instance \clp_dtct/current_state_reg[0] (FDC) in module Project_top
	Port C of instance \clp_dtct/current_state_reg[1] (FDC) in module Project_top
	Port C of instance \clp_dtct/current_state_reg[2] (FDC) in module Project_top
	Port C of instance LED2_reg(FD) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[0] (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[1] (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[2] (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[3] (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[4] (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[5] (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[6] (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[7] (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[8] (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[9] (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[10] (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[11] (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[12] (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[13] (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[14] (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[15] (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[16] (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[17] (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[18] (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[19] (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[20] (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[21] (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[22] (FDE) in module Project_top
	Port C of instance \i_audio/line_in_l_reg[23] (FDE) in module Project_top
	Port C of instance \sm/square_1/valid_reg (FD) in module Project_top
	Port C of instance \sm/remove_oldest_sample_1/valid_reg (FD) in module Project_top
	Port CLK of instance \sm/square_1/newest_sample_squared_reg (DSP48E1_4) in module Project_top
	Port CLKARDCLK of instance \sm/ring_buffer_1/ram_reg (RAMB36E1) in module Project_top
	Port CLKBWRCLK of instance \sm/ring_buffer_1/ram_reg (RAMB36E1) in module Project_top

ERROR: [Synth 8-2918] Failing due to illegal port connections
ERROR: synthesis optimization failed, fatal insert_io failure.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 1024.094 ; gain = 302.570
INFO: [Common 17-83] Releasing license: Synthesis
347 Infos, 47 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed May 25 12:59:29 2022...
