{"children":[{"children":[{"data":[16,13,0,0,1],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 160 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"160b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 16 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"16b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"data":[0,0,0,0,410],"details":[{"Additional information":"Requested size 1024 bytes, implemented size 1024 bytes, stall-free, 1 read and 1 write. ","Bank depth":"1 word","Bank width":"8192 bits","Implemented size":"1024 bytes","Memory system":"Stall-Free","Number of banks":1,"Requested size":"1024 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n1024B requested,\n1024B implemented.","type":"brief"}],"name":"sigmoid_table.tb:14 (sigmoid_table)","type":"resource"},{"children":[{"count":1,"data":[188,8108,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[188,8108,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":25}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":25}]],"name":"firmware/myproject.cpp:25","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":65,"data":[986,0,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":43}]],"name":"32-bit Integer Add","type":"resource"}],"data":[986,0,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":43},{"filename":"firmware/nnet_utils/nnet_dense.h","line":64},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_fixed.h","line":603},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_int.h","line":646}]],"name":"myproject.cpp:43 > nnet_dense.h:64 > \nac_fixed.h:603 > ac_int.h:646","replace_name":true,"type":"resource"},{"children":[{"count":65,"data":[986,0,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":43}]],"name":"32-bit Integer Add","type":"resource"},{"count":277,"data":[21803,4531,0,48.5,0],"debug":[[{"filename":"firmware/myproject.cpp","line":43}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[22789,4531,0,48.5,0],"debug":[[{"filename":"firmware/myproject.cpp","line":43},{"filename":"firmware/nnet_utils/nnet_dense.h","line":64},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_fixed.h","line":603},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_int.h","line":647}]],"name":"myproject.cpp:43 > nnet_dense.h:64 > \nac_fixed.h:603 > ac_int.h:647","replace_name":true,"type":"resource"},{"children":[{"count":319,"data":[5104,0,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":43}]],"name":"16-bit Integer Add","type":"resource"}],"data":[5104,0,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":43},{"filename":"firmware/nnet_utils/nnet_dense.h","line":65},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_fixed.h","line":656},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_fixed.h","line":612},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_int.h","line":652}]],"name":"myproject.cpp:43 > nnet_dense.h:65 > \nac_fixed.h:656 > ac_fixed.h:612 > \nac_int.h:652","replace_name":true,"type":"resource"}],"data":[28879,4531,0,48.5,0],"debug":[[{"filename":"firmware/myproject.cpp","line":43}]],"name":"firmware/myproject.cpp:43","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":32,"data":[608,32,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":46}]],"name":"16-bit Integer Compare","type":"resource"}],"data":[608,32,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":46},{"filename":"firmware/nnet_utils/nnet_activation.h","line":64},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_fixed.h","line":1349},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_fixed.h","line":896},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_int.h","line":820}]],"name":"myproject.cpp:46 > nnet_activation.h:64 > \nac_fixed.h:1349 > ac_fixed.h:896 > \nac_int.h:820","replace_name":true,"type":"resource"},{"children":[{"count":32,"data":[256,0,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":46}]],"name":"16-bit Select","type":"resource"}],"data":[256,0,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":46},{"filename":"firmware/nnet_utils/nnet_activation.h","line":65}]],"name":"myproject.cpp:46 > nnet_activation.h:65","replace_name":true,"type":"resource"}],"data":[864,32,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":46}]],"name":"firmware/myproject.cpp:46","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":32,"data":[1721,321,0,8.5,0],"debug":[[{"filename":"firmware/myproject.cpp","line":49}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[1721,321,0,8.5,0],"debug":[[{"filename":"firmware/myproject.cpp","line":49},{"filename":"firmware/nnet_utils/nnet_dense.h","line":64},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_fixed.h","line":603},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_int.h","line":647}]],"name":"myproject.cpp:49 > nnet_dense.h:64 > \nac_fixed.h:603 > ac_int.h:647","replace_name":true,"type":"resource"},{"children":[{"count":32,"data":[512,0,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":49}]],"name":"16-bit Integer Add","type":"resource"}],"data":[512,0,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":49},{"filename":"firmware/nnet_utils/nnet_dense.h","line":65},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_fixed.h","line":656},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_fixed.h","line":612},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_int.h","line":652}]],"name":"myproject.cpp:49 > nnet_dense.h:65 > \nac_fixed.h:656 > ac_fixed.h:612 > \nac_int.h:652","replace_name":true,"type":"resource"}],"data":[2233,321,0,8.5,0],"debug":[[{"filename":"firmware/myproject.cpp","line":49}]],"name":"firmware/myproject.cpp:49","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[19,1,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":52}]],"name":"16-bit Integer Compare","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":52}]],"name":"16-bit Select","type":"resource"}],"data":[27,1,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":52},{"filename":"firmware/nnet_utils/nnet_activation.h","line":110}]],"name":"myproject.cpp:52 > nnet_activation.h:110","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[19,1,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":52}]],"name":"16-bit Integer Compare","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":52}]],"name":"16-bit Select","type":"resource"}],"data":[24,1,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":52},{"filename":"firmware/nnet_utils/nnet_activation.h","line":111}]],"name":"myproject.cpp:52 > nnet_activation.h:111","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[18,25,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":52}]],"name":"Load","type":"resource"}],"data":[18,25,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":52},{"filename":"firmware/nnet_utils/nnet_activation.h","line":112},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_fixed.h","line":277}]],"name":"myproject.cpp:52 > nnet_activation.h:112 > \nac_fixed.h:277","replace_name":true,"type":"resource"},{"children":[{"count":512,"data":[34,24,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":52}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":52},{"filename":"firmware/nnet_utils/sigmoid_table.tb","line":14},{"filename":"/data/ntran/intelFPGA_pro/19.2/hls/include/HLS/ac_fixed.h","line":443}]],"name":"myproject.cpp:52 > sigmoid_table.tb:14 > \nac_fixed.h:443","replace_name":true,"type":"resource"}],"data":[103,51,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":52}]],"name":"firmware/myproject.cpp:52","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":55}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"firmware/myproject.cpp","line":55}]],"name":"firmware/myproject.cpp:55","replace_name":"true","type":"resource"}],"compute_units":1,"data":[32287,13058,0,57,411],"debug":[[{"filename":"firmware/nnet_utils/sigmoid_table.tb","line":14}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"myproject","total_kernel_resources":[32287,13058,0,57,411],"total_percent":[4.83249,4.74099,0.764162,0,3.75494],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[32287,13058,0,57,411],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"System","total":[32287,13058,0,57,411],"total_percent":[4.83249,4.74099,0.764162,0,3.75494],"type":"module"}