$date
        2023-Dec-02 11:54:29
$end
$version
        Vivado v2020.2 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 1 " design_1_i/probe0_0_1 $end
$var reg 1 # design_1_i/Rx_0_1 $end
$var reg 8 $ design_1_i/connect_UART_RX_0_data_out [7:0] $end
$var reg 1 , _TRIGGER $end
$var reg 1 - _WINDOW $end
$var reg 1 . _GAP $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
1#
b0 $
0,
1-
0.
$end
#512
1,
