ARM GAS  C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.MPU_Config,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MPU_Config:
  25              	.LFB146:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "crc.h"
  22:Core/Src/main.c **** #include "dma.h"
  23:Core/Src/main.c **** #include "fdcan.h"
  24:Core/Src/main.c **** #include "memorymap.h"
  25:Core/Src/main.c **** #include "rng.h"
  26:Core/Src/main.c **** #include "rtc.h"
  27:Core/Src/main.c **** #include "tim.h"
  28:Core/Src/main.c **** #include "usart.h"
  29:Core/Src/main.c **** #include "gpio.h"
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  32:Core/Src/main.c **** /* USER CODE BEGIN Includes */
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s 			page 2


  33:Core/Src/main.c **** #include "lidar.h"
  34:Core/Src/main.c **** static LD_data_t *ld_data;
  35:Core/Src/main.c **** /* USER CODE END Includes */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PTD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PD */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PD */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  48:Core/Src/main.c **** /* USER CODE BEGIN PM */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE END PM */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE BEGIN PV */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE END PV */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  59:Core/Src/main.c **** void SystemClock_Config(void);
  60:Core/Src/main.c **** static void MPU_Config(void);
  61:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE END PFP */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  66:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* USER CODE END 0 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /**
  71:Core/Src/main.c ****  * @brief  The application entry point.
  72:Core/Src/main.c ****  * @retval int
  73:Core/Src/main.c ****  */
  74:Core/Src/main.c **** int main(void)
  75:Core/Src/main.c **** {
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE END 1 */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* MPU Configuration--------------------------------------------------------*/
  82:Core/Src/main.c ****   MPU_Config();
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  87:Core/Src/main.c ****   HAL_Init();
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* USER CODE BEGIN Init */
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s 			page 3


  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* USER CODE END Init */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* Configure the system clock */
  94:Core/Src/main.c ****   SystemClock_Config();
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE END SysInit */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* Initialize all configured peripherals */
 101:Core/Src/main.c ****   MX_GPIO_Init();
 102:Core/Src/main.c ****   MX_DMA_Init();
 103:Core/Src/main.c ****   MX_USART1_UART_Init();
 104:Core/Src/main.c ****   MX_USART2_UART_Init();
 105:Core/Src/main.c ****   MX_USART3_UART_Init();
 106:Core/Src/main.c ****   MX_UART4_Init();
 107:Core/Src/main.c ****   MX_UART5_Init();
 108:Core/Src/main.c ****   MX_TIM13_Init();
 109:Core/Src/main.c ****   MX_TIM14_Init();
 110:Core/Src/main.c ****   MX_FDCAN1_Init();
 111:Core/Src/main.c ****   MX_FDCAN2_Init();
 112:Core/Src/main.c ****   MX_CRC_Init();
 113:Core/Src/main.c ****   MX_RNG_Init();
 114:Core/Src/main.c ****   MX_RTC_Init();
 115:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 116:Core/Src/main.c ****   ld_data = Lidar_Init(&huart2);
 117:Core/Src/main.c ****   ld_data = Lidar_Init(&huart4);
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   /* USER CODE END 2 */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /* Infinite loop */
 122:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 123:Core/Src/main.c ****   while (1)
 124:Core/Src/main.c ****   {
 125:Core/Src/main.c ****     /* USER CODE END WHILE */
 126:Core/Src/main.c **** 
 127:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 128:Core/Src/main.c ****   }
 129:Core/Src/main.c ****   /* USER CODE END 3 */
 130:Core/Src/main.c **** }
 131:Core/Src/main.c **** 
 132:Core/Src/main.c **** /**
 133:Core/Src/main.c ****  * @brief System Clock Configuration
 134:Core/Src/main.c ****  * @retval None
 135:Core/Src/main.c ****  */
 136:Core/Src/main.c **** void SystemClock_Config(void)
 137:Core/Src/main.c **** {
 138:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 139:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /** Supply configuration update enable
 142:Core/Src/main.c ****    */
 143:Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 146:Core/Src/main.c ****    */
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s 			page 4


 147:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****   while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY))
 150:Core/Src/main.c ****   {
 151:Core/Src/main.c ****   }
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 154:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY))
 157:Core/Src/main.c ****   {
 158:Core/Src/main.c ****   }
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 161:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
 162:Core/Src/main.c ****    */
 163:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48 | RCC_OSCILLATORTYPE_HSI | RCC_OSCILL
 164:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 165:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 166:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 167:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 168:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 169:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 170:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 8;
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 178:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 179:Core/Src/main.c ****   {
 180:Core/Src/main.c ****     Error_Handler();
 181:Core/Src/main.c ****   }
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 184:Core/Src/main.c ****    */
 185:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 186:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 187:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 188:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 189:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 190:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 191:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 192:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 195:Core/Src/main.c ****   {
 196:Core/Src/main.c ****     Error_Handler();
 197:Core/Src/main.c ****   }
 198:Core/Src/main.c **** }
 199:Core/Src/main.c **** 
 200:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 201:Core/Src/main.c **** 
 202:Core/Src/main.c **** /* USER CODE END 4 */
 203:Core/Src/main.c **** 
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s 			page 5


 204:Core/Src/main.c **** /* MPU Configuration */
 205:Core/Src/main.c **** 
 206:Core/Src/main.c **** void MPU_Config(void)
 207:Core/Src/main.c **** {
  27              		.loc 1 207 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  36 0002 84B0     		sub	sp, sp, #16
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 24
 208:Core/Src/main.c ****   MPU_Region_InitTypeDef MPU_InitStruct = {0};
  39              		.loc 1 208 3 view .LVU1
  40              		.loc 1 208 26 is_stmt 0 view .LVU2
  41 0004 0024     		movs	r4, #0
  42 0006 0094     		str	r4, [sp]
  43 0008 0194     		str	r4, [sp, #4]
  44 000a 0294     		str	r4, [sp, #8]
  45 000c 0394     		str	r4, [sp, #12]
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****   /* Disables the MPU */
 211:Core/Src/main.c ****   HAL_MPU_Disable();
  46              		.loc 1 211 3 is_stmt 1 view .LVU3
  47 000e FFF7FEFF 		bl	HAL_MPU_Disable
  48              	.LVL0:
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   /** Initializes and configures the Region and the memory to be protected
 214:Core/Src/main.c ****    */
 215:Core/Src/main.c ****   MPU_InitStruct.Enable = MPU_REGION_ENABLE;
  49              		.loc 1 215 3 view .LVU4
  50              		.loc 1 215 25 is_stmt 0 view .LVU5
  51 0012 0123     		movs	r3, #1
  52 0014 8DF80030 		strb	r3, [sp]
 216:Core/Src/main.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER0;
  53              		.loc 1 216 3 is_stmt 1 view .LVU6
  54              		.loc 1 216 25 is_stmt 0 view .LVU7
  55 0018 8DF80140 		strb	r4, [sp, #1]
 217:Core/Src/main.c ****   MPU_InitStruct.BaseAddress = 0x0;
  56              		.loc 1 217 3 is_stmt 1 view .LVU8
  57              		.loc 1 217 30 is_stmt 0 view .LVU9
  58 001c 0194     		str	r4, [sp, #4]
 218:Core/Src/main.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
  59              		.loc 1 218 3 is_stmt 1 view .LVU10
  60              		.loc 1 218 23 is_stmt 0 view .LVU11
  61 001e 1F22     		movs	r2, #31
  62 0020 8DF80820 		strb	r2, [sp, #8]
 219:Core/Src/main.c ****   MPU_InitStruct.SubRegionDisable = 0x87;
  63              		.loc 1 219 3 is_stmt 1 view .LVU12
  64              		.loc 1 219 35 is_stmt 0 view .LVU13
  65 0024 8722     		movs	r2, #135
  66 0026 8DF80920 		strb	r2, [sp, #9]
 220:Core/Src/main.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s 			page 6


  67              		.loc 1 220 3 is_stmt 1 view .LVU14
  68              		.loc 1 220 31 is_stmt 0 view .LVU15
  69 002a 8DF80A40 		strb	r4, [sp, #10]
 221:Core/Src/main.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
  70              		.loc 1 221 3 is_stmt 1 view .LVU16
  71              		.loc 1 221 35 is_stmt 0 view .LVU17
  72 002e 8DF80B40 		strb	r4, [sp, #11]
 222:Core/Src/main.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
  73              		.loc 1 222 3 is_stmt 1 view .LVU18
  74              		.loc 1 222 30 is_stmt 0 view .LVU19
  75 0032 8DF80C30 		strb	r3, [sp, #12]
 223:Core/Src/main.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
  76              		.loc 1 223 3 is_stmt 1 view .LVU20
  77              		.loc 1 223 30 is_stmt 0 view .LVU21
  78 0036 8DF80D30 		strb	r3, [sp, #13]
 224:Core/Src/main.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
  79              		.loc 1 224 3 is_stmt 1 view .LVU22
  80              		.loc 1 224 30 is_stmt 0 view .LVU23
  81 003a 8DF80E40 		strb	r4, [sp, #14]
 225:Core/Src/main.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
  82              		.loc 1 225 3 is_stmt 1 view .LVU24
  83              		.loc 1 225 31 is_stmt 0 view .LVU25
  84 003e 8DF80F40 		strb	r4, [sp, #15]
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
  85              		.loc 1 227 3 is_stmt 1 view .LVU26
  86 0042 6846     		mov	r0, sp
  87 0044 FFF7FEFF 		bl	HAL_MPU_ConfigRegion
  88              	.LVL1:
 228:Core/Src/main.c ****   /* Enables the MPU */
 229:Core/Src/main.c ****   HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
  89              		.loc 1 229 3 view .LVU27
  90 0048 0420     		movs	r0, #4
  91 004a FFF7FEFF 		bl	HAL_MPU_Enable
  92              	.LVL2:
 230:Core/Src/main.c **** }
  93              		.loc 1 230 1 is_stmt 0 view .LVU28
  94 004e 04B0     		add	sp, sp, #16
  95              	.LCFI2:
  96              		.cfi_def_cfa_offset 8
  97              		@ sp needed
  98 0050 10BD     		pop	{r4, pc}
  99              		.cfi_endproc
 100              	.LFE146:
 102              		.section	.text.Error_Handler,"ax",%progbits
 103              		.align	1
 104              		.global	Error_Handler
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 109              	Error_Handler:
 110              	.LFB147:
 231:Core/Src/main.c **** 
 232:Core/Src/main.c **** /**
 233:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 234:Core/Src/main.c ****  * @retval None
 235:Core/Src/main.c ****  */
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s 			page 7


 236:Core/Src/main.c **** void Error_Handler(void)
 237:Core/Src/main.c **** {
 111              		.loc 1 237 1 is_stmt 1 view -0
 112              		.cfi_startproc
 113              		@ Volatile: function does not return.
 114              		@ args = 0, pretend = 0, frame = 0
 115              		@ frame_needed = 0, uses_anonymous_args = 0
 116              		@ link register save eliminated.
 238:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 239:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 240:Core/Src/main.c ****   __disable_irq();
 117              		.loc 1 240 3 view .LVU30
 118              	.LBB4:
 119              	.LBI4:
 120              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s 			page 8


  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s 			page 9


 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s 			page 10


 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 121              		.loc 2 207 27 view .LVU31
 122              	.LBB5:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 123              		.loc 2 209 3 view .LVU32
 124              		.syntax unified
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s 			page 11


 125              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 126 0000 72B6     		cpsid i
 127              	@ 0 "" 2
 128              		.thumb
 129              		.syntax unified
 130              	.L4:
 131              	.LBE5:
 132              	.LBE4:
 241:Core/Src/main.c ****   while (1)
 133              		.loc 1 241 3 discriminator 1 view .LVU33
 242:Core/Src/main.c ****   {
 243:Core/Src/main.c ****   }
 134              		.loc 1 243 3 discriminator 1 view .LVU34
 241:Core/Src/main.c ****   while (1)
 135              		.loc 1 241 9 discriminator 1 view .LVU35
 136 0002 FEE7     		b	.L4
 137              		.cfi_endproc
 138              	.LFE147:
 140              		.section	.text.SystemClock_Config,"ax",%progbits
 141              		.align	1
 142              		.global	SystemClock_Config
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 147              	SystemClock_Config:
 148              	.LFB145:
 137:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 149              		.loc 1 137 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 120
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153 0000 00B5     		push	{lr}
 154              	.LCFI3:
 155              		.cfi_def_cfa_offset 4
 156              		.cfi_offset 14, -4
 157 0002 9FB0     		sub	sp, sp, #124
 158              	.LCFI4:
 159              		.cfi_def_cfa_offset 128
 138:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 160              		.loc 1 138 3 view .LVU37
 138:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 161              		.loc 1 138 22 is_stmt 0 view .LVU38
 162 0004 4C22     		movs	r2, #76
 163 0006 0021     		movs	r1, #0
 164 0008 0BA8     		add	r0, sp, #44
 165 000a FFF7FEFF 		bl	memset
 166              	.LVL3:
 139:Core/Src/main.c **** 
 167              		.loc 1 139 3 is_stmt 1 view .LVU39
 139:Core/Src/main.c **** 
 168              		.loc 1 139 22 is_stmt 0 view .LVU40
 169 000e 2022     		movs	r2, #32
 170 0010 0021     		movs	r1, #0
 171 0012 03A8     		add	r0, sp, #12
 172 0014 FFF7FEFF 		bl	memset
 173              	.LVL4:
 143:Core/Src/main.c **** 
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s 			page 12


 174              		.loc 1 143 3 is_stmt 1 view .LVU41
 175 0018 0220     		movs	r0, #2
 176 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 177              	.LVL5:
 147:Core/Src/main.c **** 
 178              		.loc 1 147 3 view .LVU42
 179              	.LBB6:
 147:Core/Src/main.c **** 
 180              		.loc 1 147 3 view .LVU43
 181 001e 0023     		movs	r3, #0
 182 0020 0093     		str	r3, [sp]
 147:Core/Src/main.c **** 
 183              		.loc 1 147 3 view .LVU44
 147:Core/Src/main.c **** 
 184              		.loc 1 147 3 view .LVU45
 185 0022 3B4B     		ldr	r3, .L13
 186 0024 DA6A     		ldr	r2, [r3, #44]
 187 0026 22F00102 		bic	r2, r2, #1
 188 002a DA62     		str	r2, [r3, #44]
 147:Core/Src/main.c **** 
 189              		.loc 1 147 3 view .LVU46
 190 002c DB6A     		ldr	r3, [r3, #44]
 191 002e 03F00103 		and	r3, r3, #1
 192 0032 0093     		str	r3, [sp]
 147:Core/Src/main.c **** 
 193              		.loc 1 147 3 view .LVU47
 194 0034 374B     		ldr	r3, .L13+4
 195 0036 9A69     		ldr	r2, [r3, #24]
 196 0038 42F44042 		orr	r2, r2, #49152
 197 003c 9A61     		str	r2, [r3, #24]
 147:Core/Src/main.c **** 
 198              		.loc 1 147 3 view .LVU48
 199 003e 9B69     		ldr	r3, [r3, #24]
 200 0040 03F44043 		and	r3, r3, #49152
 201 0044 0093     		str	r3, [sp]
 147:Core/Src/main.c **** 
 202              		.loc 1 147 3 view .LVU49
 203 0046 009B     		ldr	r3, [sp]
 204              	.LBE6:
 147:Core/Src/main.c **** 
 205              		.loc 1 147 3 view .LVU50
 149:Core/Src/main.c ****   {
 206              		.loc 1 149 3 view .LVU51
 207              	.L6:
 151:Core/Src/main.c **** 
 208              		.loc 1 151 3 discriminator 1 view .LVU52
 149:Core/Src/main.c ****   {
 209              		.loc 1 149 9 discriminator 1 view .LVU53
 149:Core/Src/main.c ****   {
 210              		.loc 1 149 11 is_stmt 0 discriminator 1 view .LVU54
 211 0048 324B     		ldr	r3, .L13+4
 212 004a 9B69     		ldr	r3, [r3, #24]
 149:Core/Src/main.c ****   {
 213              		.loc 1 149 9 discriminator 1 view .LVU55
 214 004c 13F4005F 		tst	r3, #8192
 215 0050 FAD0     		beq	.L6
 153:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s 			page 13


 216              		.loc 1 153 3 is_stmt 1 view .LVU56
 217              	.LBB7:
 153:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 218              		.loc 1 153 3 view .LVU57
 153:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 219              		.loc 1 153 3 view .LVU58
 220 0052 314B     		ldr	r3, .L13+8
 221 0054 D3F8F420 		ldr	r2, [r3, #244]
 222 0058 42F00202 		orr	r2, r2, #2
 223 005c C3F8F420 		str	r2, [r3, #244]
 153:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 224              		.loc 1 153 3 view .LVU59
 225 0060 D3F8F430 		ldr	r3, [r3, #244]
 226 0064 03F00203 		and	r3, r3, #2
 227 0068 0193     		str	r3, [sp, #4]
 153:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 228              		.loc 1 153 3 view .LVU60
 229 006a 019B     		ldr	r3, [sp, #4]
 230              	.LBE7:
 153:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 231              		.loc 1 153 3 view .LVU61
 154:Core/Src/main.c **** 
 232              		.loc 1 154 3 view .LVU62
 233              	.LBB8:
 154:Core/Src/main.c **** 
 234              		.loc 1 154 3 view .LVU63
 235 006c 0023     		movs	r3, #0
 236 006e 0293     		str	r3, [sp, #8]
 154:Core/Src/main.c **** 
 237              		.loc 1 154 3 view .LVU64
 154:Core/Src/main.c **** 
 238              		.loc 1 154 3 view .LVU65
 239 0070 284B     		ldr	r3, .L13+4
 240 0072 9A69     		ldr	r2, [r3, #24]
 241 0074 42F44042 		orr	r2, r2, #49152
 242 0078 9A61     		str	r2, [r3, #24]
 154:Core/Src/main.c **** 
 243              		.loc 1 154 3 view .LVU66
 244 007a 9B69     		ldr	r3, [r3, #24]
 245 007c 03F44043 		and	r3, r3, #49152
 246 0080 0293     		str	r3, [sp, #8]
 154:Core/Src/main.c **** 
 247              		.loc 1 154 3 view .LVU67
 248 0082 234B     		ldr	r3, .L13
 249 0084 DA6A     		ldr	r2, [r3, #44]
 250 0086 42F00102 		orr	r2, r2, #1
 251 008a DA62     		str	r2, [r3, #44]
 154:Core/Src/main.c **** 
 252              		.loc 1 154 3 view .LVU68
 253 008c DB6A     		ldr	r3, [r3, #44]
 254 008e 03F00103 		and	r3, r3, #1
 255 0092 0293     		str	r3, [sp, #8]
 154:Core/Src/main.c **** 
 256              		.loc 1 154 3 view .LVU69
 257 0094 029B     		ldr	r3, [sp, #8]
 258              	.LBE8:
 154:Core/Src/main.c **** 
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s 			page 14


 259              		.loc 1 154 3 view .LVU70
 156:Core/Src/main.c ****   {
 260              		.loc 1 156 3 view .LVU71
 261              	.L7:
 158:Core/Src/main.c **** 
 262              		.loc 1 158 3 discriminator 1 view .LVU72
 156:Core/Src/main.c ****   {
 263              		.loc 1 156 9 discriminator 1 view .LVU73
 156:Core/Src/main.c ****   {
 264              		.loc 1 156 11 is_stmt 0 discriminator 1 view .LVU74
 265 0096 1F4B     		ldr	r3, .L13+4
 266 0098 9B69     		ldr	r3, [r3, #24]
 156:Core/Src/main.c ****   {
 267              		.loc 1 156 9 discriminator 1 view .LVU75
 268 009a 13F4005F 		tst	r3, #8192
 269 009e FAD0     		beq	.L7
 163:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 270              		.loc 1 163 3 is_stmt 1 view .LVU76
 163:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 271              		.loc 1 163 36 is_stmt 0 view .LVU77
 272 00a0 2A23     		movs	r3, #42
 273 00a2 0B93     		str	r3, [sp, #44]
 164:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 274              		.loc 1 164 3 is_stmt 1 view .LVU78
 164:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 275              		.loc 1 164 30 is_stmt 0 view .LVU79
 276 00a4 0123     		movs	r3, #1
 277 00a6 0E93     		str	r3, [sp, #56]
 165:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 278              		.loc 1 165 3 is_stmt 1 view .LVU80
 165:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 279              		.loc 1 165 41 is_stmt 0 view .LVU81
 280 00a8 4022     		movs	r2, #64
 281 00aa 0F92     		str	r2, [sp, #60]
 166:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 282              		.loc 1 166 3 is_stmt 1 view .LVU82
 166:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 283              		.loc 1 166 30 is_stmt 0 view .LVU83
 284 00ac 1093     		str	r3, [sp, #64]
 167:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 285              		.loc 1 167 3 is_stmt 1 view .LVU84
 167:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 286              		.loc 1 167 32 is_stmt 0 view .LVU85
 287 00ae 1193     		str	r3, [sp, #68]
 168:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 288              		.loc 1 168 3 is_stmt 1 view .LVU86
 168:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 289              		.loc 1 168 34 is_stmt 0 view .LVU87
 290 00b0 0222     		movs	r2, #2
 291 00b2 1492     		str	r2, [sp, #80]
 169:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 292              		.loc 1 169 3 is_stmt 1 view .LVU88
 169:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 293              		.loc 1 169 35 is_stmt 0 view .LVU89
 294 00b4 0023     		movs	r3, #0
 295 00b6 1593     		str	r3, [sp, #84]
 170:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s 			page 15


 296              		.loc 1 170 3 is_stmt 1 view .LVU90
 170:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 297              		.loc 1 170 30 is_stmt 0 view .LVU91
 298 00b8 0421     		movs	r1, #4
 299 00ba 1691     		str	r1, [sp, #88]
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 300              		.loc 1 171 3 is_stmt 1 view .LVU92
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 301              		.loc 1 171 30 is_stmt 0 view .LVU93
 302 00bc 3C21     		movs	r1, #60
 303 00be 1791     		str	r1, [sp, #92]
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 8;
 304              		.loc 1 172 3 is_stmt 1 view .LVU94
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 8;
 305              		.loc 1 172 30 is_stmt 0 view .LVU95
 306 00c0 1892     		str	r2, [sp, #96]
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 307              		.loc 1 173 3 is_stmt 1 view .LVU96
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 308              		.loc 1 173 30 is_stmt 0 view .LVU97
 309 00c2 0821     		movs	r1, #8
 310 00c4 1991     		str	r1, [sp, #100]
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 311              		.loc 1 174 3 is_stmt 1 view .LVU98
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 312              		.loc 1 174 30 is_stmt 0 view .LVU99
 313 00c6 1A92     		str	r2, [sp, #104]
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 314              		.loc 1 175 3 is_stmt 1 view .LVU100
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 315              		.loc 1 175 32 is_stmt 0 view .LVU101
 316 00c8 0C22     		movs	r2, #12
 317 00ca 1B92     		str	r2, [sp, #108]
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 318              		.loc 1 176 3 is_stmt 1 view .LVU102
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 319              		.loc 1 176 35 is_stmt 0 view .LVU103
 320 00cc 1C93     		str	r3, [sp, #112]
 177:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 321              		.loc 1 177 3 is_stmt 1 view .LVU104
 177:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 322              		.loc 1 177 34 is_stmt 0 view .LVU105
 323 00ce 1D93     		str	r3, [sp, #116]
 178:Core/Src/main.c ****   {
 324              		.loc 1 178 3 is_stmt 1 view .LVU106
 178:Core/Src/main.c ****   {
 325              		.loc 1 178 7 is_stmt 0 view .LVU107
 326 00d0 0BA8     		add	r0, sp, #44
 327 00d2 FFF7FEFF 		bl	HAL_RCC_OscConfig
 328              	.LVL6:
 178:Core/Src/main.c ****   {
 329              		.loc 1 178 6 view .LVU108
 330 00d6 B0B9     		cbnz	r0, .L11
 185:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 331              		.loc 1 185 3 is_stmt 1 view .LVU109
 185:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 332              		.loc 1 185 31 is_stmt 0 view .LVU110
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s 			page 16


 333 00d8 3F23     		movs	r3, #63
 334 00da 0393     		str	r3, [sp, #12]
 186:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 335              		.loc 1 186 3 is_stmt 1 view .LVU111
 186:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 336              		.loc 1 186 34 is_stmt 0 view .LVU112
 337 00dc 0323     		movs	r3, #3
 338 00de 0493     		str	r3, [sp, #16]
 187:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 339              		.loc 1 187 3 is_stmt 1 view .LVU113
 187:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 340              		.loc 1 187 35 is_stmt 0 view .LVU114
 341 00e0 0023     		movs	r3, #0
 342 00e2 0593     		str	r3, [sp, #20]
 188:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 343              		.loc 1 188 3 is_stmt 1 view .LVU115
 188:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 344              		.loc 1 188 35 is_stmt 0 view .LVU116
 345 00e4 0823     		movs	r3, #8
 346 00e6 0693     		str	r3, [sp, #24]
 189:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 347              		.loc 1 189 3 is_stmt 1 view .LVU117
 189:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 348              		.loc 1 189 36 is_stmt 0 view .LVU118
 349 00e8 4023     		movs	r3, #64
 350 00ea 0793     		str	r3, [sp, #28]
 190:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 351              		.loc 1 190 3 is_stmt 1 view .LVU119
 190:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 352              		.loc 1 190 36 is_stmt 0 view .LVU120
 353 00ec 0893     		str	r3, [sp, #32]
 191:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 354              		.loc 1 191 3 is_stmt 1 view .LVU121
 191:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 355              		.loc 1 191 36 is_stmt 0 view .LVU122
 356 00ee 4FF48062 		mov	r2, #1024
 357 00f2 0992     		str	r2, [sp, #36]
 192:Core/Src/main.c **** 
 358              		.loc 1 192 3 is_stmt 1 view .LVU123
 192:Core/Src/main.c **** 
 359              		.loc 1 192 36 is_stmt 0 view .LVU124
 360 00f4 0A93     		str	r3, [sp, #40]
 194:Core/Src/main.c ****   {
 361              		.loc 1 194 3 is_stmt 1 view .LVU125
 194:Core/Src/main.c ****   {
 362              		.loc 1 194 7 is_stmt 0 view .LVU126
 363 00f6 0421     		movs	r1, #4
 364 00f8 03A8     		add	r0, sp, #12
 365 00fa FFF7FEFF 		bl	HAL_RCC_ClockConfig
 366              	.LVL7:
 194:Core/Src/main.c ****   {
 367              		.loc 1 194 6 view .LVU127
 368 00fe 20B9     		cbnz	r0, .L12
 198:Core/Src/main.c **** 
 369              		.loc 1 198 1 view .LVU128
 370 0100 1FB0     		add	sp, sp, #124
 371              	.LCFI5:
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s 			page 17


 372              		.cfi_remember_state
 373              		.cfi_def_cfa_offset 4
 374              		@ sp needed
 375 0102 5DF804FB 		ldr	pc, [sp], #4
 376              	.L11:
 377              	.LCFI6:
 378              		.cfi_restore_state
 180:Core/Src/main.c ****   }
 379              		.loc 1 180 5 is_stmt 1 view .LVU129
 380 0106 FFF7FEFF 		bl	Error_Handler
 381              	.LVL8:
 382              	.L12:
 196:Core/Src/main.c ****   }
 383              		.loc 1 196 5 view .LVU130
 384 010a FFF7FEFF 		bl	Error_Handler
 385              	.LVL9:
 386              	.L14:
 387 010e 00BF     		.align	2
 388              	.L13:
 389 0110 00040058 		.word	1476396032
 390 0114 00480258 		.word	1476544512
 391 0118 00440258 		.word	1476543488
 392              		.cfi_endproc
 393              	.LFE145:
 395              		.section	.text.main,"ax",%progbits
 396              		.align	1
 397              		.global	main
 398              		.syntax unified
 399              		.thumb
 400              		.thumb_func
 402              	main:
 403              	.LFB144:
  75:Core/Src/main.c **** 
 404              		.loc 1 75 1 view -0
 405              		.cfi_startproc
 406              		@ Volatile: function does not return.
 407              		@ args = 0, pretend = 0, frame = 0
 408              		@ frame_needed = 0, uses_anonymous_args = 0
 409 0000 08B5     		push	{r3, lr}
 410              	.LCFI7:
 411              		.cfi_def_cfa_offset 8
 412              		.cfi_offset 3, -8
 413              		.cfi_offset 14, -4
  82:Core/Src/main.c **** 
 414              		.loc 1 82 3 view .LVU132
 415 0002 FFF7FEFF 		bl	MPU_Config
 416              	.LVL10:
  87:Core/Src/main.c **** 
 417              		.loc 1 87 3 view .LVU133
 418 0006 FFF7FEFF 		bl	HAL_Init
 419              	.LVL11:
  94:Core/Src/main.c **** 
 420              		.loc 1 94 3 view .LVU134
 421 000a FFF7FEFF 		bl	SystemClock_Config
 422              	.LVL12:
 101:Core/Src/main.c ****   MX_DMA_Init();
 423              		.loc 1 101 3 view .LVU135
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s 			page 18


 424 000e FFF7FEFF 		bl	MX_GPIO_Init
 425              	.LVL13:
 102:Core/Src/main.c ****   MX_USART1_UART_Init();
 426              		.loc 1 102 3 view .LVU136
 427 0012 FFF7FEFF 		bl	MX_DMA_Init
 428              	.LVL14:
 103:Core/Src/main.c ****   MX_USART2_UART_Init();
 429              		.loc 1 103 3 view .LVU137
 430 0016 FFF7FEFF 		bl	MX_USART1_UART_Init
 431              	.LVL15:
 104:Core/Src/main.c ****   MX_USART3_UART_Init();
 432              		.loc 1 104 3 view .LVU138
 433 001a FFF7FEFF 		bl	MX_USART2_UART_Init
 434              	.LVL16:
 105:Core/Src/main.c ****   MX_UART4_Init();
 435              		.loc 1 105 3 view .LVU139
 436 001e FFF7FEFF 		bl	MX_USART3_UART_Init
 437              	.LVL17:
 106:Core/Src/main.c ****   MX_UART5_Init();
 438              		.loc 1 106 3 view .LVU140
 439 0022 FFF7FEFF 		bl	MX_UART4_Init
 440              	.LVL18:
 107:Core/Src/main.c ****   MX_TIM13_Init();
 441              		.loc 1 107 3 view .LVU141
 442 0026 FFF7FEFF 		bl	MX_UART5_Init
 443              	.LVL19:
 108:Core/Src/main.c ****   MX_TIM14_Init();
 444              		.loc 1 108 3 view .LVU142
 445 002a FFF7FEFF 		bl	MX_TIM13_Init
 446              	.LVL20:
 109:Core/Src/main.c ****   MX_FDCAN1_Init();
 447              		.loc 1 109 3 view .LVU143
 448 002e FFF7FEFF 		bl	MX_TIM14_Init
 449              	.LVL21:
 110:Core/Src/main.c ****   MX_FDCAN2_Init();
 450              		.loc 1 110 3 view .LVU144
 451 0032 FFF7FEFF 		bl	MX_FDCAN1_Init
 452              	.LVL22:
 111:Core/Src/main.c ****   MX_CRC_Init();
 453              		.loc 1 111 3 view .LVU145
 454 0036 FFF7FEFF 		bl	MX_FDCAN2_Init
 455              	.LVL23:
 112:Core/Src/main.c ****   MX_RNG_Init();
 456              		.loc 1 112 3 view .LVU146
 457 003a FFF7FEFF 		bl	MX_CRC_Init
 458              	.LVL24:
 113:Core/Src/main.c ****   MX_RTC_Init();
 459              		.loc 1 113 3 view .LVU147
 460 003e FFF7FEFF 		bl	MX_RNG_Init
 461              	.LVL25:
 114:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 462              		.loc 1 114 3 view .LVU148
 463 0042 FFF7FEFF 		bl	MX_RTC_Init
 464              	.LVL26:
 116:Core/Src/main.c ****   ld_data = Lidar_Init(&huart4);
 465              		.loc 1 116 3 view .LVU149
 116:Core/Src/main.c ****   ld_data = Lidar_Init(&huart4);
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s 			page 19


 466              		.loc 1 116 13 is_stmt 0 view .LVU150
 467 0046 0548     		ldr	r0, .L18
 468 0048 FFF7FEFF 		bl	Lidar_Init
 469              	.LVL27:
 116:Core/Src/main.c ****   ld_data = Lidar_Init(&huart4);
 470              		.loc 1 116 11 view .LVU151
 471 004c 044C     		ldr	r4, .L18+4
 472 004e 2060     		str	r0, [r4]
 117:Core/Src/main.c **** 
 473              		.loc 1 117 3 is_stmt 1 view .LVU152
 117:Core/Src/main.c **** 
 474              		.loc 1 117 13 is_stmt 0 view .LVU153
 475 0050 0448     		ldr	r0, .L18+8
 476 0052 FFF7FEFF 		bl	Lidar_Init
 477              	.LVL28:
 117:Core/Src/main.c **** 
 478              		.loc 1 117 11 view .LVU154
 479 0056 2060     		str	r0, [r4]
 480              	.L16:
 123:Core/Src/main.c ****   {
 481              		.loc 1 123 3 is_stmt 1 discriminator 1 view .LVU155
 128:Core/Src/main.c ****   /* USER CODE END 3 */
 482              		.loc 1 128 3 discriminator 1 view .LVU156
 123:Core/Src/main.c ****   {
 483              		.loc 1 123 9 discriminator 1 view .LVU157
 484 0058 FEE7     		b	.L16
 485              	.L19:
 486 005a 00BF     		.align	2
 487              	.L18:
 488 005c 00000000 		.word	huart2
 489 0060 00000000 		.word	.LANCHOR0
 490 0064 00000000 		.word	huart4
 491              		.cfi_endproc
 492              	.LFE144:
 494              		.section	.bss.ld_data,"aw",%nobits
 495              		.align	2
 496              		.set	.LANCHOR0,. + 0
 499              	ld_data:
 500 0000 00000000 		.space	4
 501              		.text
 502              	.Letext0:
 503              		.file 3 "d:\\rm\\arm-gnu-toolchian\\arm-none-eabi\\include\\machine\\_default_types.h"
 504              		.file 4 "d:\\rm\\arm-gnu-toolchian\\arm-none-eabi\\include\\sys\\_stdint.h"
 505              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 506              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 507              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 508              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 509              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 510              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 511              		.file 11 "Core/Inc/usart.h"
 512              		.file 12 "modules/lidar/lidar.h"
 513              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 514              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 515              		.file 15 "Core/Inc/gpio.h"
 516              		.file 16 "Core/Inc/dma.h"
 517              		.file 17 "Core/Inc/tim.h"
 518              		.file 18 "Core/Inc/fdcan.h"
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s 			page 20


 519              		.file 19 "Core/Inc/crc.h"
 520              		.file 20 "Core/Inc/rng.h"
 521              		.file 21 "Core/Inc/rtc.h"
 522              		.file 22 "<built-in>"
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s 			page 21


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s:19     .text.MPU_Config:00000000 $t
C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s:24     .text.MPU_Config:00000000 MPU_Config
C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s:103    .text.Error_Handler:00000000 $t
C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s:109    .text.Error_Handler:00000000 Error_Handler
C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s:141    .text.SystemClock_Config:00000000 $t
C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s:147    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s:389    .text.SystemClock_Config:00000110 $d
C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s:396    .text.main:00000000 $t
C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s:402    .text.main:00000000 main
C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s:488    .text.main:0000005c $d
C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s:495    .bss.ld_data:00000000 $d
C:\Users\blue\AppData\Local\Temp\ccO3DtR3.s:499    .bss.ld_data:00000000 ld_data

UNDEFINED SYMBOLS
HAL_MPU_Disable
HAL_MPU_ConfigRegion
HAL_MPU_Enable
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_DMA_Init
MX_USART1_UART_Init
MX_USART2_UART_Init
MX_USART3_UART_Init
MX_UART4_Init
MX_UART5_Init
MX_TIM13_Init
MX_TIM14_Init
MX_FDCAN1_Init
MX_FDCAN2_Init
MX_CRC_Init
MX_RNG_Init
MX_RTC_Init
Lidar_Init
huart2
huart4
