
*** Running vivado
    with args -log decoderTest_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source decoderTest_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source decoderTest_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/VIVADO/decoderTest/ip_repo/testDDR_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/VIVADO/decoderTest/ip_repo/myDDR_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'decoderTest.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
decoderTest_testDDR_0_0

Command: synth_design -top decoderTest_wrapper -part xc7z020clg400-1 -directive RuntimeOptimized
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11568 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 498.051 ; gain = 104.965
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'decoderTest_wrapper' [D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd:22]
INFO: [Synth 8-3491] module 'decoderTest' declared at 'D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd:14' bound to instance 'decoderTest_i' of component 'decoderTest' [D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'decoderTest' [D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd:26]
INFO: [Synth 8-3491] module 'decoderTest_Instructions_0_0' declared at 'D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/synth_1/.Xil/Vivado-23260-DESKTOP-3VNMBOD/realtime/decoderTest_Instructions_0_0_stub.vhdl:5' bound to instance 'Instructions_0' of component 'decoderTest_Instructions_0_0' [D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd:444]
INFO: [Synth 8-638] synthesizing module 'decoderTest_Instructions_0_0' [D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/synth_1/.Xil/Vivado-23260-DESKTOP-3VNMBOD/realtime/decoderTest_Instructions_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'decoderTest_axi_bram_ctrl_0_0' declared at 'D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/synth_1/.Xil/Vivado-23260-DESKTOP-3VNMBOD/realtime/decoderTest_axi_bram_ctrl_0_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0' of component 'decoderTest_axi_bram_ctrl_0_0' [D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd:468]
INFO: [Synth 8-638] synthesizing module 'decoderTest_axi_bram_ctrl_0_0' [D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/synth_1/.Xil/Vivado-23260-DESKTOP-3VNMBOD/realtime/decoderTest_axi_bram_ctrl_0_0_stub.vhdl:51]
WARNING: [Synth 8-5640] Port 'cdma_tvect_out' is missing in component declaration [D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd:41]
INFO: [Synth 8-3491] module 'decoderTest_axi_cdma_0_0' declared at 'D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/synth_1/.Xil/Vivado-23260-DESKTOP-3VNMBOD/realtime/decoderTest_axi_cdma_0_0_stub.vhdl:5' bound to instance 'axi_cdma_0' of component 'decoderTest_axi_cdma_0_0' [D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd:511]
INFO: [Synth 8-638] synthesizing module 'decoderTest_axi_cdma_0_0' [D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/synth_1/.Xil/Vivado-23260-DESKTOP-3VNMBOD/realtime/decoderTest_axi_cdma_0_0_stub.vhdl:61]
INFO: [Synth 8-3491] module 'decoderTest_blk_mem_gen_0_0' declared at 'D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/synth_1/.Xil/Vivado-23260-DESKTOP-3VNMBOD/realtime/decoderTest_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'decoderTest_blk_mem_gen_0_0' [D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd:563]
INFO: [Synth 8-638] synthesizing module 'decoderTest_blk_mem_gen_0_0' [D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/synth_1/.Xil/Vivado-23260-DESKTOP-3VNMBOD/realtime/decoderTest_blk_mem_gen_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'decoderTest_decoder_0_0' declared at 'D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/synth_1/.Xil/Vivado-23260-DESKTOP-3VNMBOD/realtime/decoderTest_decoder_0_0_stub.vhdl:5' bound to instance 'decoder_0' of component 'decoderTest_decoder_0_0' [D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd:575]
INFO: [Synth 8-638] synthesizing module 'decoderTest_decoder_0_0' [D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/synth_1/.Xil/Vivado-23260-DESKTOP-3VNMBOD/realtime/decoderTest_decoder_0_0_stub.vhdl:35]
INFO: [Synth 8-3491] module 'decoderTest_rst_s00_axi_aclk_100M_0' declared at 'D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/synth_1/.Xil/Vivado-23260-DESKTOP-3VNMBOD/realtime/decoderTest_rst_s00_axi_aclk_100M_0_stub.vhdl:5' bound to instance 'rst_s00_axi_aclk_100M' of component 'decoderTest_rst_s00_axi_aclk_100M_0' [D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd:602]
INFO: [Synth 8-638] synthesizing module 'decoderTest_rst_s00_axi_aclk_100M_0' [D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/synth_1/.Xil/Vivado-23260-DESKTOP-3VNMBOD/realtime/decoderTest_rst_s00_axi_aclk_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'decoderTest_smartconnect_0_0' declared at 'D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/synth_1/.Xil/Vivado-23260-DESKTOP-3VNMBOD/realtime/decoderTest_smartconnect_0_0_stub.vhdl:5' bound to instance 'smartconnect_0' of component 'decoderTest_smartconnect_0_0' [D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd:615]
INFO: [Synth 8-638] synthesizing module 'decoderTest_smartconnect_0_0' [D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/synth_1/.Xil/Vivado-23260-DESKTOP-3VNMBOD/realtime/decoderTest_smartconnect_0_0_stub.vhdl:89]
INFO: [Synth 8-3491] module 'decoderTest_testDDR_0_0' declared at 'D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/synth_1/.Xil/Vivado-23260-DESKTOP-3VNMBOD/realtime/decoderTest_testDDR_0_0_stub.vhdl:5' bound to instance 'testDDR_0' of component 'decoderTest_testDDR_0_0' [D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd:696]
INFO: [Synth 8-638] synthesizing module 'decoderTest_testDDR_0_0' [D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/synth_1/.Xil/Vivado-23260-DESKTOP-3VNMBOD/realtime/decoderTest_testDDR_0_0_stub.vhdl:32]
INFO: [Synth 8-256] done synthesizing module 'decoderTest' (1#1) [D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/synth/decoderTest.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoderTest_wrapper' (2#1) [D:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/hdl/decoderTest_wrapper.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 554.266 ; gain = 161.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 554.266 ; gain = 161.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 554.266 ; gain = 161.180
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/decoderTest_decoder_0_0/decoderTest_decoder_0_0_in_context.xdc] for cell 'decoderTest_i/decoder_0'
Finished Parsing XDC File [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_decoder_0_0/decoderTest_decoder_0_0/decoderTest_decoder_0_0_in_context.xdc] for cell 'decoderTest_i/decoder_0'
Parsing XDC File [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_rst_s00_axi_aclk_100M_0/decoderTest_rst_s00_axi_aclk_100M_0/decoderTest_rst_s00_axi_aclk_100M_0_in_context.xdc] for cell 'decoderTest_i/rst_s00_axi_aclk_100M'
Finished Parsing XDC File [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_rst_s00_axi_aclk_100M_0/decoderTest_rst_s00_axi_aclk_100M_0/decoderTest_rst_s00_axi_aclk_100M_0_in_context.xdc] for cell 'decoderTest_i/rst_s00_axi_aclk_100M'
Parsing XDC File [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_Instructions_0_0/decoderTest_Instructions_0_0/decoderTest_Instructions_0_0_in_context.xdc] for cell 'decoderTest_i/Instructions_0'
Finished Parsing XDC File [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_Instructions_0_0/decoderTest_Instructions_0_0/decoderTest_Instructions_0_0_in_context.xdc] for cell 'decoderTest_i/Instructions_0'
Parsing XDC File [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_axi_cdma_0_0/decoderTest_axi_cdma_0_0/decoderTest_axi_cdma_0_0_in_context.xdc] for cell 'decoderTest_i/axi_cdma_0'
Finished Parsing XDC File [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_axi_cdma_0_0/decoderTest_axi_cdma_0_0/decoderTest_axi_cdma_0_0_in_context.xdc] for cell 'decoderTest_i/axi_cdma_0'
Parsing XDC File [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/decoderTest_smartconnect_0_0/decoderTest_smartconnect_0_0_in_context.xdc] for cell 'decoderTest_i/smartconnect_0'
Finished Parsing XDC File [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/decoderTest_smartconnect_0_0/decoderTest_smartconnect_0_0_in_context.xdc] for cell 'decoderTest_i/smartconnect_0'
Parsing XDC File [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_axi_bram_ctrl_0_0/decoderTest_axi_bram_ctrl_0_0/decoderTest_axi_bram_ctrl_0_0_in_context.xdc] for cell 'decoderTest_i/axi_bram_ctrl_0'
Finished Parsing XDC File [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_axi_bram_ctrl_0_0/decoderTest_axi_bram_ctrl_0_0/decoderTest_axi_bram_ctrl_0_0_in_context.xdc] for cell 'decoderTest_i/axi_bram_ctrl_0'
Parsing XDC File [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_blk_mem_gen_0_0/decoderTest_blk_mem_gen_0_0/decoderTest_blk_mem_gen_0_0_in_context.xdc] for cell 'decoderTest_i/blk_mem_gen_0'
Finished Parsing XDC File [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_blk_mem_gen_0_0/decoderTest_blk_mem_gen_0_0/decoderTest_blk_mem_gen_0_0_in_context.xdc] for cell 'decoderTest_i/blk_mem_gen_0'
Parsing XDC File [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_testDDR_0_0/decoderTest_testDDR_0_0/decoderTest_testDDR_0_0_in_context.xdc] for cell 'decoderTest_i/testDDR_0'
Finished Parsing XDC File [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_testDDR_0_0/decoderTest_testDDR_0_0/decoderTest_testDDR_0_0_in_context.xdc] for cell 'decoderTest_i/testDDR_0'
Parsing XDC File [D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 864.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 864.484 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 864.484 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'decoderTest_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 865.930 ; gain = 472.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 865.930 ; gain = 472.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for decoderTest_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for decoderTest_i/decoder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for decoderTest_i/rst_s00_axi_aclk_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for decoderTest_i/Instructions_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for decoderTest_i/axi_cdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for decoderTest_i/smartconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for decoderTest_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for decoderTest_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for decoderTest_i/testDDR_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 865.930 ; gain = 472.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 865.930 ; gain = 472.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 865.930 ; gain = 472.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'decoderTest_i/axi_bram_ctrl_0/bram_clk_a' to pin 'decoderTest_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 883.152 ; gain = 490.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 893.105 ; gain = 500.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 893.105 ; gain = 500.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 893.105 ; gain = 500.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 893.105 ; gain = 500.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 893.105 ; gain = 500.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 893.105 ; gain = 500.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 893.105 ; gain = 500.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |decoderTest_Instructions_0_0        |         1|
|2     |decoderTest_axi_bram_ctrl_0_0       |         1|
|3     |decoderTest_axi_cdma_0_0            |         1|
|4     |decoderTest_blk_mem_gen_0_0         |         1|
|5     |decoderTest_decoder_0_0             |         1|
|6     |decoderTest_rst_s00_axi_aclk_100M_0 |         1|
|7     |decoderTest_smartconnect_0_0        |         1|
|8     |decoderTest_testDDR_0_0             |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------+------+
|      |Cell                                       |Count |
+------+-------------------------------------------+------+
|1     |decoderTest_Instructions_0_0_bbox_0        |     1|
|2     |decoderTest_axi_bram_ctrl_0_0_bbox_1       |     1|
|3     |decoderTest_axi_cdma_0_0_bbox_2            |     1|
|4     |decoderTest_blk_mem_gen_0_0_bbox_3         |     1|
|5     |decoderTest_decoder_0_0_bbox_4             |     1|
|6     |decoderTest_rst_s00_axi_aclk_100M_0_bbox_5 |     1|
|7     |decoderTest_smartconnect_0_0_bbox_6        |     1|
|8     |decoderTest_testDDR_0_0_bbox_7             |     1|
|9     |IBUF                                       |     3|
+------+-------------------------------------------+------+

Report Instance Areas: 
+------+----------------+------------+------+
|      |Instance        |Module      |Cells |
+------+----------------+------------+------+
|1     |top             |            |   772|
|2     |  decoderTest_i |decoderTest |   769|
+------+----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 893.105 ; gain = 500.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 893.105 ; gain = 188.355
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 893.105 ; gain = 500.020
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 904.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 904.848 ; gain = 523.270
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 904.848 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/synth_1/decoderTest_wrapper.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Aug  6 11:19:00 2021...
