=====
SETUP
-3.397
4.139
0.741
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0
0.573
0.805
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/gw_cmd0/n774_s0
2.824
3.373
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_8_s
4.139
=====
SETUP
-3.397
4.139
0.741
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0
0.573
0.805
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/gw_cmd0/n774_s0
2.824
3.373
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_7_s
4.139
=====
SETUP
-3.397
4.139
0.741
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0
0.573
0.805
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/gw_cmd0/n774_s0
2.824
3.373
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_4_s
4.139
=====
SETUP
-3.397
4.138
0.741
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0
0.573
0.805
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/gw_cmd0/n774_s0
2.824
3.373
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_3_s
4.138
=====
SETUP
-3.365
4.107
0.741
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0
0.573
0.805
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/gw_cmd0/n774_s0
2.824
3.373
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_0_s
4.107
=====
SETUP
-3.362
4.103
0.741
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0
0.573
0.805
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/gw_cmd0/n774_s0
2.824
3.373
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_5_s
4.103
=====
SETUP
-3.214
3.955
0.741
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0
0.573
0.805
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/gw_cmd0/n774_s0
2.824
3.373
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_1_s
3.955
=====
SETUP
-3.213
3.955
0.741
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0
0.573
0.805
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/gw_cmd0/n774_s0
2.824
3.373
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_6_s
3.955
=====
SETUP
-3.210
3.951
0.741
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0
0.573
0.805
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/gw_cmd0/n774_s0
2.824
3.373
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_9_s
3.951
=====
SETUP
-3.178
3.919
0.741
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0
0.573
0.805
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/gw_cmd0/n774_s0
2.824
3.373
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_2_s
3.919
=====
SETUP
-2.539
6.762
4.223
hdmi_top_m0/cmos_top_m0/clk_delay_30_s0
0.573
0.805
hdmi_top_m0/cmos_top_m0/iic_rst_s8
1.220
1.682
hdmi_top_m0/cmos_top_m0/iic_rst_s3
1.855
2.372
hdmi_top_m0/cmos_top_m0/iic_rst_s0
2.619
3.136
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n24_s0
5.006
5.576
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n27_s1
5.750
6.212
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_1_s0
6.762
=====
SETUP
-2.539
6.762
4.223
hdmi_top_m0/cmos_top_m0/clk_delay_30_s0
0.573
0.805
hdmi_top_m0/cmos_top_m0/iic_rst_s8
1.220
1.682
hdmi_top_m0/cmos_top_m0/iic_rst_s3
1.855
2.372
hdmi_top_m0/cmos_top_m0/iic_rst_s0
2.619
3.136
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n24_s0
5.006
5.576
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n27_s1
5.750
6.212
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0
6.762
=====
SETUP
-2.539
6.762
4.223
hdmi_top_m0/cmos_top_m0/clk_delay_30_s0
0.573
0.805
hdmi_top_m0/cmos_top_m0/iic_rst_s8
1.220
1.682
hdmi_top_m0/cmos_top_m0/iic_rst_s3
1.855
2.372
hdmi_top_m0/cmos_top_m0/iic_rst_s0
2.619
3.136
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n24_s0
5.006
5.576
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n27_s1
5.750
6.212
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_3_s0
6.762
=====
SETUP
-2.539
6.762
4.223
hdmi_top_m0/cmos_top_m0/clk_delay_30_s0
0.573
0.805
hdmi_top_m0/cmos_top_m0/iic_rst_s8
1.220
1.682
hdmi_top_m0/cmos_top_m0/iic_rst_s3
1.855
2.372
hdmi_top_m0/cmos_top_m0/iic_rst_s0
2.619
3.136
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n24_s0
5.006
5.576
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n27_s1
5.750
6.212
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_4_s0
6.762
=====
SETUP
-2.539
6.762
4.223
hdmi_top_m0/cmos_top_m0/clk_delay_30_s0
0.573
0.805
hdmi_top_m0/cmos_top_m0/iic_rst_s8
1.220
1.682
hdmi_top_m0/cmos_top_m0/iic_rst_s3
1.855
2.372
hdmi_top_m0/cmos_top_m0/iic_rst_s0
2.619
3.136
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n24_s0
5.006
5.576
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n27_s1
5.750
6.212
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_5_s0
6.762
=====
SETUP
-2.355
6.578
4.223
hdmi_top_m0/cmos_top_m0/clk_delay_30_s0
0.573
0.805
hdmi_top_m0/cmos_top_m0/iic_rst_s8
1.220
1.682
hdmi_top_m0/cmos_top_m0/iic_rst_s3
1.855
2.372
hdmi_top_m0/cmos_top_m0/iic_rst_s0
2.619
3.136
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n24_s0
5.006
5.576
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n27_s1
5.750
6.212
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2
6.578
=====
SETUP
-2.355
6.578
4.223
hdmi_top_m0/cmos_top_m0/clk_delay_30_s0
0.573
0.805
hdmi_top_m0/cmos_top_m0/iic_rst_s8
1.220
1.682
hdmi_top_m0/cmos_top_m0/iic_rst_s3
1.855
2.372
hdmi_top_m0/cmos_top_m0/iic_rst_s0
2.619
3.136
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n24_s0
5.006
5.576
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n27_s1
5.750
6.212
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0
6.578
=====
SETUP
-2.355
6.578
4.223
hdmi_top_m0/cmos_top_m0/clk_delay_30_s0
0.573
0.805
hdmi_top_m0/cmos_top_m0/iic_rst_s8
1.220
1.682
hdmi_top_m0/cmos_top_m0/iic_rst_s3
1.855
2.372
hdmi_top_m0/cmos_top_m0/iic_rst_s0
2.619
3.136
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n24_s0
5.006
5.576
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n27_s1
5.750
6.212
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_13_s0
6.578
=====
SETUP
-2.355
6.578
4.223
hdmi_top_m0/cmos_top_m0/clk_delay_30_s0
0.573
0.805
hdmi_top_m0/cmos_top_m0/iic_rst_s8
1.220
1.682
hdmi_top_m0/cmos_top_m0/iic_rst_s3
1.855
2.372
hdmi_top_m0/cmos_top_m0/iic_rst_s0
2.619
3.136
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n24_s0
5.006
5.576
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n27_s1
5.750
6.212
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0
6.578
=====
SETUP
-2.355
6.578
4.223
hdmi_top_m0/cmos_top_m0/clk_delay_30_s0
0.573
0.805
hdmi_top_m0/cmos_top_m0/iic_rst_s8
1.220
1.682
hdmi_top_m0/cmos_top_m0/iic_rst_s3
1.855
2.372
hdmi_top_m0/cmos_top_m0/iic_rst_s0
2.619
3.136
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n24_s0
5.006
5.576
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n27_s1
5.750
6.212
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_15_s0
6.578
=====
SETUP
-2.331
6.554
4.223
hdmi_top_m0/cmos_top_m0/clk_delay_30_s0
0.573
0.805
hdmi_top_m0/cmos_top_m0/iic_rst_s8
1.220
1.682
hdmi_top_m0/cmos_top_m0/iic_rst_s3
1.855
2.372
hdmi_top_m0/cmos_top_m0/iic_rst_s0
2.619
3.136
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n24_s0
5.006
5.576
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n27_s1
5.750
6.212
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0
6.554
=====
SETUP
-2.331
6.554
4.223
hdmi_top_m0/cmos_top_m0/clk_delay_30_s0
0.573
0.805
hdmi_top_m0/cmos_top_m0/iic_rst_s8
1.220
1.682
hdmi_top_m0/cmos_top_m0/iic_rst_s3
1.855
2.372
hdmi_top_m0/cmos_top_m0/iic_rst_s0
2.619
3.136
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n24_s0
5.006
5.576
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n27_s1
5.750
6.212
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_7_s0
6.554
=====
SETUP
-2.331
6.554
4.223
hdmi_top_m0/cmos_top_m0/clk_delay_30_s0
0.573
0.805
hdmi_top_m0/cmos_top_m0/iic_rst_s8
1.220
1.682
hdmi_top_m0/cmos_top_m0/iic_rst_s3
1.855
2.372
hdmi_top_m0/cmos_top_m0/iic_rst_s0
2.619
3.136
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n24_s0
5.006
5.576
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n27_s1
5.750
6.212
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0
6.554
=====
SETUP
-2.331
6.554
4.223
hdmi_top_m0/cmos_top_m0/clk_delay_30_s0
0.573
0.805
hdmi_top_m0/cmos_top_m0/iic_rst_s8
1.220
1.682
hdmi_top_m0/cmos_top_m0/iic_rst_s3
1.855
2.372
hdmi_top_m0/cmos_top_m0/iic_rst_s0
2.619
3.136
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n24_s0
5.006
5.576
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n27_s1
5.750
6.212
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_9_s0
6.554
=====
SETUP
-2.331
6.554
4.223
hdmi_top_m0/cmos_top_m0/clk_delay_30_s0
0.573
0.805
hdmi_top_m0/cmos_top_m0/iic_rst_s8
1.220
1.682
hdmi_top_m0/cmos_top_m0/iic_rst_s3
1.855
2.372
hdmi_top_m0/cmos_top_m0/iic_rst_s0
2.619
3.136
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n24_s0
5.006
5.576
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n27_s1
5.750
6.212
hdmi_top_m0/cmos_top_m0/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_10_s0
6.554
=====
HOLD
-0.098
1.279
1.378
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0
0.524
0.726
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[5].u_ides8_mem
1.279
=====
HOLD
-0.069
1.309
1.378
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0
0.524
0.726
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[3].u_ides8_mem
1.309
=====
HOLD
0.069
1.447
1.378
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0
0.524
0.726
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[1].u_ides8_mem
1.447
=====
HOLD
0.080
1.458
1.378
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0
0.524
0.726
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[0].u_ides8_mem
1.458
=====
HOLD
0.183
1.561
1.378
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0
0.524
0.726
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[2].u_ides8_mem
1.561
=====
HOLD
0.202
1.044
0.842
hdmi_top_m0/cmos_top_m0/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_14_s0
0.593
0.795
hdmi_top_m0/cmos_top_m0/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s
1.044
=====
HOLD
0.202
1.580
1.378
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0
0.524
0.726
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[6].u_ides8_mem
1.580
=====
HOLD
0.212
1.590
1.378
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0
0.524
0.726
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[1].u_ides8_mem
1.590
=====
HOLD
0.212
1.590
1.378
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0
0.524
0.726
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[0].u_ides8_mem
1.590
=====
HOLD
0.213
1.055
0.842
hdmi_top_m0/cmos_top_m0/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_15_s0
0.593
0.795
hdmi_top_m0/cmos_top_m0/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s
1.055
=====
HOLD
0.213
1.055
0.842
hdmi_top_m0/cmos_top_m0/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_8_s0
0.593
0.795
hdmi_top_m0/cmos_top_m0/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s
1.055
=====
HOLD
0.215
1.593
1.378
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0
0.524
0.726
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[4].u_ides8_mem
1.593
=====
HOLD
0.219
1.596
1.378
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0
0.524
0.726
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[7].u_ides8_mem
1.596
=====
HOLD
0.227
1.605
1.378
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0
0.524
0.726
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[3].u_ides8_mem
1.605
=====
HOLD
0.233
1.611
1.378
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0
0.524
0.726
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[2].u_ides8_mem
1.611
=====
HOLD
0.234
0.852
0.619
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/oserdes_d_reg_79_s0
0.524
0.725
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen
0.852
=====
HOLD
0.234
0.852
0.619
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/oserdes_d_reg_78_s0
0.524
0.725
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen
0.852
=====
HOLD
0.234
0.852
0.619
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/oserdes_d_reg_77_s0
0.524
0.725
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen
0.852
=====
HOLD
0.234
0.852
0.619
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/oserdes_d_reg_71_s0
0.524
0.725
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen
0.852
=====
HOLD
0.234
0.852
0.619
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/oserdes_d_reg_70_s0
0.524
0.725
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen
0.852
=====
HOLD
0.234
0.852
0.619
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/oserdes_d_reg_69_s0
0.524
0.725
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen
0.852
=====
HOLD
0.234
0.852
0.619
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/oserdes_d_reg_43_s0
0.524
0.725
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen
0.852
=====
HOLD
0.234
0.852
0.619
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/oserdes_d_reg_42_s0
0.524
0.725
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen
0.852
=====
HOLD
0.234
0.852
0.619
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/oserdes_d_reg_41_s0
0.524
0.725
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen
0.852
=====
HOLD
0.246
0.852
0.607
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/oserdes_d_reg_79_s0
0.524
0.725
hdmi_top_m0/cmos_top_m0/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen
0.852
