//
// Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
//
// On Sun Nov 24 11:35:10 IST 2024
//
//
// Ports:
// Name                         I/O  size props
// RDY_get_A                      O     1 const
// RDY_get_B                      O     1 const
// RDY_get_C                      O     1 const
// RDY_get_select                 O     1 const
// result                         O    32
// RDY_result                     O     1 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// get_A_a                        I    16 reg
// get_B_b                        I    16 reg
// get_C_c                        I    32 reg
// get_select_s                   I     1 reg
// EN_get_A                       I     1
// EN_get_B                       I     1
// EN_get_C                       I     1
// EN_get_select                  I     1
// EN_result                      I     1 unused
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mac(CLK,
	   RST_N,

	   get_A_a,
	   EN_get_A,
	   RDY_get_A,

	   get_B_b,
	   EN_get_B,
	   RDY_get_B,

	   get_C_c,
	   EN_get_C,
	   RDY_get_C,

	   get_select_s,
	   EN_get_select,
	   RDY_get_select,

	   EN_result,
	   result,
	   RDY_result);
  input  CLK;
  input  RST_N;

  // action method get_A
  input  [15 : 0] get_A_a;
  input  EN_get_A;
  output RDY_get_A;

  // action method get_B
  input  [15 : 0] get_B_b;
  input  EN_get_B;
  output RDY_get_B;

  // action method get_C
  input  [31 : 0] get_C_c;
  input  EN_get_C;
  output RDY_get_C;

  // action method get_select
  input  get_select_s;
  input  EN_get_select;
  output RDY_get_select;

  // actionvalue method result
  input  EN_result;
  output [31 : 0] result;
  output RDY_result;

  // signals for module outputs
  wire [31 : 0] result;
  wire RDY_get_A, RDY_get_B, RDY_get_C, RDY_get_select, RDY_result;

  // register rg_A
  reg [15 : 0] rg_A;
  wire [15 : 0] rg_A_D_IN;
  wire rg_A_EN;

  // register rg_B
  reg [15 : 0] rg_B;
  wire [15 : 0] rg_B_D_IN;
  wire rg_B_EN;

  // register rg_C
  reg [31 : 0] rg_C;
  wire [31 : 0] rg_C_D_IN;
  wire rg_C_EN;

  // register rg_out_fp
  reg [31 : 0] rg_out_fp;
  wire [31 : 0] rg_out_fp_D_IN;
  wire rg_out_fp_EN;

  // register rg_out_int
  reg [31 : 0] rg_out_int;
  wire [31 : 0] rg_out_int_D_IN;
  wire rg_out_int_EN;

  // register rg_select
  reg rg_select;
  wire rg_select_D_IN, rg_select_EN;

  // rule scheduling signals
  wire CAN_FIRE_RL_rl_mac,
       CAN_FIRE_get_A,
       CAN_FIRE_get_B,
       CAN_FIRE_get_C,
       CAN_FIRE_get_select,
       CAN_FIRE_result,
       WILL_FIRE_RL_rl_mac,
       WILL_FIRE_get_A,
       WILL_FIRE_get_B,
       WILL_FIRE_get_C,
       WILL_FIRE_get_select,
       WILL_FIRE_result;

  // remaining internal signals
  wire [47 : 0] IF_IF_rg_A_0_BIT_15_684_XOR_rg_B_BIT_15_685_68_ETC___d2054,
		IF_IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_ETC__q39,
		IF_IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_TH_ETC__q40,
		IF_IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_TH_ETC__q41,
		IF_IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_TH_ETC__q42,
		IF_IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_TH_ETC__q43,
		IF_IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_TH_ETC__q44,
		IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC__q46,
		IF_add_mant_Result5895_BITS_24_TO_0_EQ_0_THEN__ETC__q54,
		IF_add_mant_Result5895_BIT_25_THEN_33554432_EL_ETC__q50,
		IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097,
		IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181,
		IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255,
		IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325,
		IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1392,
		IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1455,
		IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1515,
		IF_shiftedMantA5889_BIT_0_AND_shiftedMantB5890_ETC__q47,
		IF_shiftedMantA5889_BIT_0_XOR_shiftedMantB5890_ETC__q49,
		add_mant_Result___1__h455690,
		add_mant_Result__h438578,
		add_mant_Result__h453151,
		add_mant_Result__h453179,
		add_mant_Result__h455661,
		add_mant_Result__h85895,
		mantissa_result__h431302,
		mantissa_result__h438401,
		mantissa_result__h85882,
		mantissa_result__h87565,
		mantissa_result__h88938,
		mantissa_result__h90311,
		mantissa_result__h91684,
		mantissa_result__h93057,
		mantissa_result__h94430,
		mantissa_result__h95803,
		shiftedMantA__h438406,
		shiftedMantA__h85889,
		shiftedMantB__h438397,
		shiftedMantB__h85890;
  wire [45 : 0] IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2049,
		IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1179,
		IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1253,
		IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1453,
		IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1671,
		INV_IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_T_ETC___d1513;
  wire [43 : 0] IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2048,
		IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1322,
		IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1452,
		IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1512,
		IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1670,
		INV_IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_T_ETC___d1389;
  wire [41 : 0] IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2047,
		IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1177,
		IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1321,
		IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1388,
		IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1451,
		IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1511,
		IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1669,
		INV_IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_T_ETC___d1251;
  wire [39 : 0] IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2046,
		IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1176,
		IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1250,
		IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1320,
		IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1387,
		IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1450,
		IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1510;
  wire [37 : 0] IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2045,
		IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1175,
		IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1249,
		IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1319,
		IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1386;
  wire [35 : 0] IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2044,
		IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1174,
		IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1248;
  wire [33 : 0] IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2043;
  wire [31 : 0] IF_IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_ETC___d1690,
		IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2042,
		IF_SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_I_ETC__q38,
		IF_SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_I_ETC__q53,
		IF_rg_A_BIT_15_XOR_rg_B_BIT_15_THEN_2147483648_ETC__q48,
		SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848;
  wire [29 : 0] IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2041,
		SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1086;
  wire [27 : 0] IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2040,
		SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1085;
  wire [25 : 0] IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2039,
		SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1084;
  wire [23 : 0] IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2038,
		SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1083;
  wire [21 : 0] IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2037,
		SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1082;
  wire [19 : 0] IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2036,
		SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1081;
  wire [17 : 0] IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2035,
		SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1080;
  wire [15 : 0] IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2034,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT__ETC__q10,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT__ETC__q9,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEX_ETC__q29,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEX_ETC__q30,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEX_ETC__q31,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEX_ETC__q32,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEX_ETC__q33,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEX_ETC__q34,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEX_ETC__q35,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEX_ETC__q36,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_14_THEN_IF_SEX_ETC__q37,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SE_ETC__q11,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SE_ETC__q12,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SE_ETC__q13,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SE_ETC__q14,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SE_ETC__q15,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SE_ETC__q16,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SE_ETC__q17,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SE_ETC__q18,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SE_ETC__q19,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SE_ETC__q20,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SE_ETC__q21,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SE_ETC__q22,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SE_ETC__q23,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SE_ETC__q24,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SE_ETC__q25,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SE_ETC__q26,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SE_ETC__q27,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SE_ETC__q28,
		IF_SEXT_rg_A_0_BITS_7_TO_0_1_2_BIT_0_THEN_1_EL_ETC__q8,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEXT_r_ETC___d824,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_14_THEN_IF_SEXT_r_ETC___d839,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700,
		SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1079,
		SEXT_rg_A_0_BITS_7_TO_0_1___d22,
		SEXT_rg_B_BITS_7_TO_0____d3,
		mult_result__h1366,
		mult_result__h1899,
		mult_result__h2432,
		mult_result__h2965,
		mult_result__h3498,
		mult_result__h4031,
		mult_result__h4564,
		mult_result__h5097,
		mult_result__h5630,
		mult_result__h6163,
		mult_result__h6696,
		mult_result__h7229,
		mult_result__h7762,
		mult_result__h8295,
		mult_result__h8828,
		mult_result__h9361,
		x__h1216;
  wire [13 : 0] IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2033,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d138,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d773,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d801,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d231,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d317,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d397,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d470,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d537,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d597,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d651,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d698,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d739,
		SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1078;
  wire [11 : 0] IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2032,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d137,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d230,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d316,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d396,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d469,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d536,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d596,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d650,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d697,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d738,
		SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1077;
  wire [9 : 0] IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2031,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d136,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d229,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d315,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d395,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d468,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d535,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d595,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d649,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1076;
  wire [7 : 0] IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC__q51,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2030,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2056,
	       IF_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1__ETC__q5,
	       IF_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__ETC__q3,
	       IF_INV_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BI_ETC__q52,
	       IF_INV_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THE_ETC__q45,
	       IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELS_ETC__q4,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d135,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d228,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d314,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d394,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d467,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d534,
	       IF_rg_A_BIT_7_AND_rg_B_BIT_7_THEN_2_ELSE_0__q1,
	       IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__q2,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1075,
	       expA__h85884,
	       expDiff__h438396,
	       expDiff__h438405,
	       rg_A_BITS_7_TO_0__q7,
	       rg_B_BITS_7_TO_0__q6,
	       spliced_bits__h431305,
	       spliced_bits__h431332,
	       spliced_bits__h453182,
	       spliced_bits__h85926;
  wire [5 : 0] IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2029,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d134,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d227,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d313,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d393,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1074,
	       rg_A_0_BIT_12_560_XOR_rg_B_BIT_12_561_592_XOR__ETC___d1647;
  wire [3 : 0] IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2028,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2084,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d133,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d226,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1073,
	       rg_A_0_BIT_10_566_XOR_rg_B_BIT_10_567_586_XOR__ETC___d1646;
  wire [1 : 0] IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2027,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1072;
  wire IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d1683,
       IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1655,
       IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1553,
       x__h14404,
       x__h14678,
       x__h14775,
       x__h14956,
       x__h15053,
       x__h15233,
       x__h15330,
       x__h15510,
       x__h15607,
       x__h15787,
       x__h15884,
       x__h16064,
       x__h16161,
       x__h16341,
       x__h16438,
       x__h16618,
       x__h16715,
       x__h16895,
       x__h16992,
       x__h17172,
       x__h17269,
       x__h17449,
       x__h17546,
       x__h17726,
       x__h17823,
       x__h18003,
       x__h18100,
       x__h18917,
       x__h19191,
       x__h19288,
       x__h19469,
       x__h19566,
       x__h19746,
       x__h19843,
       x__h20023,
       x__h20120,
       x__h20300,
       x__h20397,
       x__h20577,
       x__h20674,
       x__h20854,
       x__h20951,
       x__h21131,
       x__h21228,
       x__h21408,
       x__h21505,
       x__h21685,
       x__h21782,
       x__h21962,
       x__h22059,
       x__h22239,
       x__h22336,
       x__h23425,
       x__h23699,
       x__h23796,
       x__h23977,
       x__h24074,
       x__h24254,
       x__h24351,
       x__h24531,
       x__h24628,
       x__h24808,
       x__h24905,
       x__h25085,
       x__h25182,
       x__h25362,
       x__h25459,
       x__h25639,
       x__h25736,
       x__h25916,
       x__h26013,
       x__h26193,
       x__h26290,
       x__h26470,
       x__h26567,
       x__h27928,
       x__h28202,
       x__h28299,
       x__h28480,
       x__h28577,
       x__h28757,
       x__h28854,
       x__h29034,
       x__h29131,
       x__h29311,
       x__h29408,
       x__h29588,
       x__h29685,
       x__h29865,
       x__h29962,
       x__h30142,
       x__h30239,
       x__h30419,
       x__h30516,
       x__h30696,
       x__h30793,
       x__h32426,
       x__h32700,
       x__h32797,
       x__h32978,
       x__h33075,
       x__h33255,
       x__h33352,
       x__h33532,
       x__h33629,
       x__h33809,
       x__h33906,
       x__h34086,
       x__h34183,
       x__h34363,
       x__h34460,
       x__h34640,
       x__h34737,
       x__h34917,
       x__h349254,
       x__h349531,
       x__h349808,
       x__h349905,
       x__h350085,
       x__h35014,
       x__h350182,
       x__h350362,
       x__h350459,
       x__h350639,
       x__h350736,
       x__h350916,
       x__h351013,
       x__h351193,
       x__h351290,
       x__h362527,
       x__h362804,
       x__h363081,
       x__h363178,
       x__h363358,
       x__h363455,
       x__h363635,
       x__h363732,
       x__h363912,
       x__h364009,
       x__h364189,
       x__h364286,
       x__h364466,
       x__h364563,
       x__h36919,
       x__h37193,
       x__h37290,
       x__h37471,
       x__h37568,
       x__h375795,
       x__h376072,
       x__h376349,
       x__h376446,
       x__h376626,
       x__h376723,
       x__h376903,
       x__h377000,
       x__h377180,
       x__h377277,
       x__h377457,
       x__h37748,
       x__h377554,
       x__h377734,
       x__h377831,
       x__h37845,
       x__h38025,
       x__h38122,
       x__h38302,
       x__h38399,
       x__h38579,
       x__h38676,
       x__h38856,
       x__h389058,
       x__h389335,
       x__h38953,
       x__h389612,
       x__h389709,
       x__h389889,
       x__h389986,
       x__h390166,
       x__h390263,
       x__h390443,
       x__h390540,
       x__h390720,
       x__h390817,
       x__h390997,
       x__h391094,
       x__h39133,
       x__h39230,
       x__h402316,
       x__h402593,
       x__h402870,
       x__h402967,
       x__h403147,
       x__h403244,
       x__h403424,
       x__h403521,
       x__h403701,
       x__h403798,
       x__h403978,
       x__h404075,
       x__h404255,
       x__h404352,
       x__h41407,
       x__h415569,
       x__h415846,
       x__h416123,
       x__h416220,
       x__h416400,
       x__h416497,
       x__h416677,
       x__h416774,
       x__h41681,
       x__h416954,
       x__h417051,
       x__h417231,
       x__h417328,
       x__h417508,
       x__h417605,
       x__h41778,
       x__h41959,
       x__h42056,
       x__h42236,
       x__h42333,
       x__h42513,
       x__h42610,
       x__h42790,
       x__h428817,
       x__h42887,
       x__h429094,
       x__h429371,
       x__h429468,
       x__h429648,
       x__h429745,
       x__h429925,
       x__h430022,
       x__h430202,
       x__h430299,
       x__h430479,
       x__h430576,
       x__h43067,
       x__h430756,
       x__h430853,
       x__h43164,
       x__h431868,
       x__h432139,
       x__h432235,
       x__h432414,
       x__h432510,
       x__h432688,
       x__h432784,
       x__h432962,
       x__h433058,
       x__h433236,
       x__h433332,
       x__h43344,
       x__h433510,
       x__h433606,
       x__h434161,
       x__h43441,
       x__h434433,
       x__h434708,
       x__h434982,
       x__h435256,
       x__h435530,
       x__h435804,
       x__h436456,
       x__h436728,
       x__h437003,
       x__h437277,
       x__h437551,
       x__h437825,
       x__h438099,
       x__h440007,
       x__h440284,
       x__h440382,
       x__h440565,
       x__h440663,
       x__h440845,
       x__h440943,
       x__h441125,
       x__h441223,
       x__h441405,
       x__h441503,
       x__h441685,
       x__h441783,
       x__h441965,
       x__h442063,
       x__h442245,
       x__h442343,
       x__h442525,
       x__h442623,
       x__h442805,
       x__h442903,
       x__h443085,
       x__h443183,
       x__h443365,
       x__h443463,
       x__h443645,
       x__h443743,
       x__h443925,
       x__h444023,
       x__h444205,
       x__h444303,
       x__h444485,
       x__h444583,
       x__h444765,
       x__h444863,
       x__h445045,
       x__h445143,
       x__h445325,
       x__h445423,
       x__h445605,
       x__h445703,
       x__h445885,
       x__h445983,
       x__h446165,
       x__h446263,
       x__h446445,
       x__h446543,
       x__h446725,
       x__h446823,
       x__h447005,
       x__h447103,
       x__h447285,
       x__h447383,
       x__h447565,
       x__h447663,
       x__h447845,
       x__h447943,
       x__h448125,
       x__h448223,
       x__h448405,
       x__h448503,
       x__h448685,
       x__h448783,
       x__h448965,
       x__h449063,
       x__h449245,
       x__h449343,
       x__h449525,
       x__h449623,
       x__h449805,
       x__h449903,
       x__h450085,
       x__h450183,
       x__h450365,
       x__h450463,
       x__h450645,
       x__h450743,
       x__h450925,
       x__h451023,
       x__h451205,
       x__h451303,
       x__h451485,
       x__h451583,
       x__h451765,
       x__h451863,
       x__h452045,
       x__h452143,
       x__h452325,
       x__h452423,
       x__h452605,
       x__h452703,
       x__h452885,
       x__h452983,
       x__h45890,
       x__h46164,
       x__h46261,
       x__h46442,
       x__h46539,
       x__h46719,
       x__h46816,
       x__h46996,
       x__h47093,
       x__h47273,
       x__h47370,
       x__h47550,
       x__h47647,
       x__h50368,
       x__h50642,
       x__h50739,
       x__h50920,
       x__h51017,
       x__h51197,
       x__h51294,
       x__h51474,
       x__h51571,
       x__h51751,
       x__h51848,
       x__h54841,
       x__h55115,
       x__h55212,
       x__h55393,
       x__h55490,
       x__h55670,
       x__h55767,
       x__h55947,
       x__h56044,
       x__h59309,
       x__h59583,
       x__h59680,
       x__h59861,
       x__h59958,
       x__h60138,
       x__h60235,
       x__h63772,
       x__h64046,
       x__h64143,
       x__h64324,
       x__h64421,
       x__h68230,
       x__h68504,
       x__h68601,
       x__h72683,
       x__h77200,
       x__h77477,
       x__h77575,
       x__h77758,
       x__h77856,
       x__h78038,
       x__h78136,
       x__h78318,
       x__h78416,
       x__h78598,
       x__h78696,
       x__h78878,
       x__h78976,
       x__h79158,
       x__h79256,
       x__h79438,
       x__h79536,
       x__h79718,
       x__h79816,
       x__h79998,
       x__h80096,
       x__h80278,
       x__h80376,
       x__h80558,
       x__h80656,
       x__h80838,
       x__h80936,
       x__h81118,
       x__h81216,
       x__h81398,
       x__h81496,
       x__h81678,
       x__h81776,
       x__h81958,
       x__h82056,
       x__h82238,
       x__h82336,
       x__h82518,
       x__h82616,
       x__h82798,
       x__h82896,
       x__h83078,
       x__h83176,
       x__h83358,
       x__h83456,
       x__h83638,
       x__h83736,
       x__h83918,
       x__h84016,
       x__h84198,
       x__h84296,
       x__h84478,
       x__h84576,
       x__h84758,
       x__h84856,
       x__h85038,
       x__h85136,
       x__h85318,
       x__h85416,
       x__h85598,
       x__h85696,
       y__h14679,
       y__h14776,
       y__h14957,
       y__h15054,
       y__h15234,
       y__h15331,
       y__h15511,
       y__h15608,
       y__h15788,
       y__h15885,
       y__h16065,
       y__h16162,
       y__h16342,
       y__h16439,
       y__h16619,
       y__h16716,
       y__h16896,
       y__h16993,
       y__h17173,
       y__h17270,
       y__h17450,
       y__h17547,
       y__h17727,
       y__h17824,
       y__h18004,
       y__h18101,
       y__h19192,
       y__h19289,
       y__h19470,
       y__h19567,
       y__h19747,
       y__h19844,
       y__h20024,
       y__h20121,
       y__h20301,
       y__h20398,
       y__h20578,
       y__h20675,
       y__h20855,
       y__h20952,
       y__h21132,
       y__h21229,
       y__h21409,
       y__h21506,
       y__h21686,
       y__h21783,
       y__h21963,
       y__h22060,
       y__h22240,
       y__h22337,
       y__h23700,
       y__h23797,
       y__h23978,
       y__h24075,
       y__h24255,
       y__h24352,
       y__h24532,
       y__h24629,
       y__h24809,
       y__h24906,
       y__h25086,
       y__h25183,
       y__h25363,
       y__h25460,
       y__h25640,
       y__h25737,
       y__h25917,
       y__h26014,
       y__h26194,
       y__h26291,
       y__h26471,
       y__h26568,
       y__h28203,
       y__h28300,
       y__h28481,
       y__h28578,
       y__h28758,
       y__h28855,
       y__h29035,
       y__h29132,
       y__h29312,
       y__h29409,
       y__h29589,
       y__h29686,
       y__h29866,
       y__h29963,
       y__h30143,
       y__h30240,
       y__h30420,
       y__h30517,
       y__h30697,
       y__h30794,
       y__h32701,
       y__h32798,
       y__h32979,
       y__h33076,
       y__h33256,
       y__h33353,
       y__h33533,
       y__h33630,
       y__h33810,
       y__h33907,
       y__h34087,
       y__h34184,
       y__h34364,
       y__h34461,
       y__h34641,
       y__h34738,
       y__h34918,
       y__h349532,
       y__h349809,
       y__h349906,
       y__h350086,
       y__h35015,
       y__h350183,
       y__h350363,
       y__h350460,
       y__h350640,
       y__h350737,
       y__h350917,
       y__h351014,
       y__h351194,
       y__h351291,
       y__h351471,
       y__h351568,
       y__h351748,
       y__h352025,
       y__h352302,
       y__h352579,
       y__h352856,
       y__h353133,
       y__h362805,
       y__h363082,
       y__h363179,
       y__h363359,
       y__h363456,
       y__h363636,
       y__h363733,
       y__h363913,
       y__h364010,
       y__h364190,
       y__h364287,
       y__h364467,
       y__h364564,
       y__h364744,
       y__h364841,
       y__h365021,
       y__h365298,
       y__h365575,
       y__h365852,
       y__h366129,
       y__h37194,
       y__h37291,
       y__h37472,
       y__h37569,
       y__h376073,
       y__h376350,
       y__h376447,
       y__h376627,
       y__h376724,
       y__h376904,
       y__h377001,
       y__h377181,
       y__h377278,
       y__h377458,
       y__h37749,
       y__h377555,
       y__h377735,
       y__h377832,
       y__h378012,
       y__h378109,
       y__h378289,
       y__h37846,
       y__h378566,
       y__h378843,
       y__h379120,
       y__h38026,
       y__h38123,
       y__h38303,
       y__h38400,
       y__h38580,
       y__h38677,
       y__h38857,
       y__h389336,
       y__h38954,
       y__h389613,
       y__h389710,
       y__h389890,
       y__h389987,
       y__h390167,
       y__h390264,
       y__h390444,
       y__h390541,
       y__h390721,
       y__h390818,
       y__h390998,
       y__h391095,
       y__h391275,
       y__h39134,
       y__h391372,
       y__h391552,
       y__h391829,
       y__h392106,
       y__h39231,
       y__h402594,
       y__h402871,
       y__h402968,
       y__h403148,
       y__h403245,
       y__h403425,
       y__h403522,
       y__h403702,
       y__h403799,
       y__h403979,
       y__h404076,
       y__h404256,
       y__h404353,
       y__h404533,
       y__h404630,
       y__h404810,
       y__h405087,
       y__h415847,
       y__h416124,
       y__h416221,
       y__h416401,
       y__h416498,
       y__h416678,
       y__h416775,
       y__h41682,
       y__h416955,
       y__h417052,
       y__h417232,
       y__h417329,
       y__h417509,
       y__h417606,
       y__h417786,
       y__h41779,
       y__h417883,
       y__h418063,
       y__h41960,
       y__h42057,
       y__h42237,
       y__h42334,
       y__h42514,
       y__h42611,
       y__h42791,
       y__h42888,
       y__h429095,
       y__h429372,
       y__h429469,
       y__h429649,
       y__h429746,
       y__h429926,
       y__h430023,
       y__h430203,
       y__h430300,
       y__h430480,
       y__h430577,
       y__h43068,
       y__h430757,
       y__h430854,
       y__h431034,
       y__h431131,
       y__h43165,
       y__h432140,
       y__h432236,
       y__h432415,
       y__h432511,
       y__h432689,
       y__h432785,
       y__h432963,
       y__h433059,
       y__h433237,
       y__h433333,
       y__h43345,
       y__h433511,
       y__h433607,
       y__h43442,
       y__h434434,
       y__h434709,
       y__h434983,
       y__h435257,
       y__h435531,
       y__h435805,
       y__h436729,
       y__h437004,
       y__h437278,
       y__h437552,
       y__h437826,
       y__h438100,
       y__h440285,
       y__h440383,
       y__h440566,
       y__h440664,
       y__h440846,
       y__h440944,
       y__h441126,
       y__h441224,
       y__h441406,
       y__h441504,
       y__h441686,
       y__h441784,
       y__h441966,
       y__h442064,
       y__h442246,
       y__h442344,
       y__h442526,
       y__h442624,
       y__h442806,
       y__h442904,
       y__h443086,
       y__h443184,
       y__h443366,
       y__h443464,
       y__h443646,
       y__h443744,
       y__h443926,
       y__h444024,
       y__h444206,
       y__h444304,
       y__h444486,
       y__h444584,
       y__h444766,
       y__h444864,
       y__h445046,
       y__h445144,
       y__h445326,
       y__h445424,
       y__h445606,
       y__h445704,
       y__h445886,
       y__h445984,
       y__h446166,
       y__h446264,
       y__h446446,
       y__h446544,
       y__h446726,
       y__h446824,
       y__h447006,
       y__h447104,
       y__h447286,
       y__h447384,
       y__h447566,
       y__h447664,
       y__h447846,
       y__h447944,
       y__h448126,
       y__h448224,
       y__h448406,
       y__h448504,
       y__h448686,
       y__h448784,
       y__h448966,
       y__h449064,
       y__h449246,
       y__h449344,
       y__h449526,
       y__h449624,
       y__h449806,
       y__h449904,
       y__h450086,
       y__h450184,
       y__h450366,
       y__h450464,
       y__h450646,
       y__h450744,
       y__h450926,
       y__h451024,
       y__h451206,
       y__h451304,
       y__h451486,
       y__h451584,
       y__h451766,
       y__h451864,
       y__h452046,
       y__h452144,
       y__h452326,
       y__h452424,
       y__h452606,
       y__h452704,
       y__h452886,
       y__h452984,
       y__h453854,
       y__h454132,
       y__h454409,
       y__h454686,
       y__h454963,
       y__h455240,
       y__h46165,
       y__h46262,
       y__h46443,
       y__h46540,
       y__h46720,
       y__h46817,
       y__h46997,
       y__h47094,
       y__h47274,
       y__h47371,
       y__h47551,
       y__h47648,
       y__h50643,
       y__h50740,
       y__h50921,
       y__h51018,
       y__h51198,
       y__h51295,
       y__h51475,
       y__h51572,
       y__h51752,
       y__h51849,
       y__h55116,
       y__h55213,
       y__h55394,
       y__h55491,
       y__h55671,
       y__h55768,
       y__h55948,
       y__h56045,
       y__h59584,
       y__h59681,
       y__h59862,
       y__h59959,
       y__h60139,
       y__h60236,
       y__h64047,
       y__h64144,
       y__h64325,
       y__h64422,
       y__h68505,
       y__h68602,
       y__h77478,
       y__h77576,
       y__h77759,
       y__h77857,
       y__h78039,
       y__h78137,
       y__h78319,
       y__h78417,
       y__h78599,
       y__h78697,
       y__h78879,
       y__h78977,
       y__h79159,
       y__h79257,
       y__h79439,
       y__h79537,
       y__h79719,
       y__h79817,
       y__h79999,
       y__h80097,
       y__h80279,
       y__h80377,
       y__h80559,
       y__h80657,
       y__h80839,
       y__h80937,
       y__h81119,
       y__h81217,
       y__h81399,
       y__h81497,
       y__h81679,
       y__h81777,
       y__h81959,
       y__h82057,
       y__h82239,
       y__h82337,
       y__h82519,
       y__h82617,
       y__h82799,
       y__h82897,
       y__h83079,
       y__h83177,
       y__h83359,
       y__h83457,
       y__h83639,
       y__h83737,
       y__h83919,
       y__h84017,
       y__h84199,
       y__h84297,
       y__h84479,
       y__h84577,
       y__h84759,
       y__h84857,
       y__h85039,
       y__h85137,
       y__h85319,
       y__h85417,
       y__h85599,
       y__h85697;

  // action method get_A
  assign RDY_get_A = 1'd1 ;
  assign CAN_FIRE_get_A = 1'd1 ;
  assign WILL_FIRE_get_A = EN_get_A ;

  // action method get_B
  assign RDY_get_B = 1'd1 ;
  assign CAN_FIRE_get_B = 1'd1 ;
  assign WILL_FIRE_get_B = EN_get_B ;

  // action method get_C
  assign RDY_get_C = 1'd1 ;
  assign CAN_FIRE_get_C = 1'd1 ;
  assign WILL_FIRE_get_C = EN_get_C ;

  // action method get_select
  assign RDY_get_select = 1'd1 ;
  assign CAN_FIRE_get_select = 1'd1 ;
  assign WILL_FIRE_get_select = EN_get_select ;

  // actionvalue method result
  assign result = rg_select ? rg_out_fp : rg_out_int ;
  assign RDY_result = 1'd1 ;
  assign CAN_FIRE_result = 1'd1 ;
  assign WILL_FIRE_result = EN_result ;

  // rule RL_rl_mac
  assign CAN_FIRE_RL_rl_mac = 1'd1 ;
  assign WILL_FIRE_RL_rl_mac = 1'd1 ;

  // register rg_A
  assign rg_A_D_IN = get_A_a ;
  assign rg_A_EN = EN_get_A ;

  // register rg_B
  assign rg_B_D_IN = get_B_b ;
  assign rg_B_EN = EN_get_B ;

  // register rg_C
  assign rg_C_D_IN = get_C_c ;
  assign rg_C_EN = EN_get_C ;

  // register rg_out_fp
  assign rg_out_fp_D_IN =
	     { IF_IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_ETC___d1690[31],
	       spliced_bits__h85926,
	       IF_add_mant_Result5895_BITS_24_TO_0_EQ_0_THEN__ETC__q54[47:25] } ;
  assign rg_out_fp_EN = 1'd1 ;

  // register rg_out_int
  assign rg_out_int_D_IN =
	     { x__h85598 ^ y__h85599,
	       x__h85318 ^ y__h85319,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1086 } ;
  assign rg_out_int_EN = 1'd1 ;

  // register rg_select
  assign rg_select_D_IN = get_select_s ;
  assign rg_select_EN = EN_get_select ;

  // remaining internal signals
  assign IF_IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_ETC___d1690 =
	     (IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d1683 ?
		rg_C[31] :
		IF_rg_A_BIT_15_XOR_rg_B_BIT_15_THEN_2147483648_ETC__q48[31]) ?
	       32'h80000000 :
	       32'd0 ;
  assign IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC__q51 =
	     IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2056[0] ?
	       8'd2 :
	       8'd0 ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d1683 =
	     shiftedMantA__h85889 <= shiftedMantB__h85890 ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2027 =
	     { x__h440007 ^
	       IF_shiftedMantA5889_BIT_0_AND_shiftedMantB5890_ETC__q47[1],
	       IF_shiftedMantA5889_BIT_0_XOR_shiftedMantB5890_ETC__q49[0] } ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2028 =
	     { x__h440565 ^ y__h440566,
	       x__h440284 ^ y__h440285,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2027 } ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2029 =
	     { x__h441125 ^ y__h441126,
	       x__h440845 ^ y__h440846,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2028 } ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2030 =
	     { x__h441685 ^ y__h441686,
	       x__h441405 ^ y__h441406,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2029 } ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2031 =
	     { x__h442245 ^ y__h442246,
	       x__h441965 ^ y__h441966,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2030 } ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2032 =
	     { x__h442805 ^ y__h442806,
	       x__h442525 ^ y__h442526,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2031 } ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2033 =
	     { x__h443365 ^ y__h443366,
	       x__h443085 ^ y__h443086,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2032 } ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2034 =
	     { x__h443925 ^ y__h443926,
	       x__h443645 ^ y__h443646,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2033 } ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2035 =
	     { x__h444485 ^ y__h444486,
	       x__h444205 ^ y__h444206,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2034 } ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2036 =
	     { x__h445045 ^ y__h445046,
	       x__h444765 ^ y__h444766,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2035 } ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2037 =
	     { x__h445605 ^ y__h445606,
	       x__h445325 ^ y__h445326,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2036 } ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2038 =
	     { x__h446165 ^ y__h446166,
	       x__h445885 ^ y__h445886,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2037 } ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2039 =
	     { x__h446725 ^ y__h446726,
	       x__h446445 ^ y__h446446,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2038 } ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2040 =
	     { x__h447285 ^ y__h447286,
	       x__h447005 ^ y__h447006,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2039 } ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2041 =
	     { x__h447845 ^ y__h447846,
	       x__h447565 ^ y__h447566,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2040 } ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2042 =
	     { x__h448405 ^ y__h448406,
	       x__h448125 ^ y__h448126,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2041 } ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2043 =
	     { x__h448965 ^ y__h448966,
	       x__h448685 ^ y__h448686,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2042 } ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2044 =
	     { x__h449525 ^ y__h449526,
	       x__h449245 ^ y__h449246,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2043 } ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2045 =
	     { x__h450085 ^ y__h450086,
	       x__h449805 ^ y__h449806,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2044 } ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2046 =
	     { x__h450645 ^ y__h450646,
	       x__h450365 ^ y__h450366,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2045 } ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2047 =
	     { x__h451205 ^ y__h451206,
	       x__h450925 ^ y__h450926,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2046 } ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2048 =
	     { x__h451765 ^ y__h451766,
	       x__h451485 ^ y__h451486,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2047 } ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2049 =
	     { x__h452325 ^ y__h452326,
	       x__h452045 ^ y__h452046,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2048 } ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2056 =
	     IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1655 ?
	       rg_C[30:23] :
	       expA__h85884 ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2084 =
	     { IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2056[3] ^
	       y__h454132,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2056[2] ^
	       y__h453854,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2056[1] ^
	       IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC__q51[1],
	       IF_INV_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BI_ETC__q52[0] } ;
  assign IF_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1__ETC__q5 =
	     IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELS_ETC__q4[0] ?
	       8'd2 :
	       8'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT__ETC__q10 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT__ETC__q9 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[1] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd4 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEX_ETC__q29 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[11] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd4096 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEX_ETC__q30 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEX_ETC__q31 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775[12] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd8192 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEX_ETC__q32 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEX_ETC__q33 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803[13] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd16384 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEX_ETC__q34 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEX_ETC__q35 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEXT_r_ETC___d824[14] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd32768 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEX_ETC__q36 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEXT_r_ETC___d824[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_14_THEN_IF_SEX_ETC__q37 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_14_THEN_IF_SEXT_r_ETC___d839[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SE_ETC__q11 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[2] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd8 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SE_ETC__q12 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SE_ETC__q13 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[3] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd16 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SE_ETC__q14 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SE_ETC__q15 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[4] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd32 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SE_ETC__q16 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SE_ETC__q17 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[5] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd64 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SE_ETC__q18 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SE_ETC__q19 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[6] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd128 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SE_ETC__q20 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SE_ETC__q21 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[7] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd256 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SE_ETC__q22 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SE_ETC__q23 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[8] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd512 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SE_ETC__q24 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SE_ETC__q25 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[9] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd1024 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SE_ETC__q26 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SE_ETC__q27 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[10] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd2048 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SE_ETC__q28 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_rg_A_0_BIT_15_684_XOR_rg_B_BIT_15_685_68_ETC___d2054 =
	     (IF_rg_A_BIT_15_XOR_rg_B_BIT_15_THEN_2147483648_ETC__q48[31] ==
	      rg_C[31]) ?
	       add_mant_Result__h438578 :
	       add_mant_Result__h453151 ;
  assign IF_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__ETC__q3 =
	     IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__q2[0] ? 8'd2 : 8'd0 ;
  assign IF_IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_ETC__q39 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[0] ?
	       48'd1 :
	       48'd0 ;
  assign IF_IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_TH_ETC__q40 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[0] ?
	       48'd1 :
	       48'd0 ;
  assign IF_IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_TH_ETC__q41 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255[0] ?
	       48'd1 :
	       48'd0 ;
  assign IF_IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_TH_ETC__q42 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325[0] ?
	       48'd1 :
	       48'd0 ;
  assign IF_IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_TH_ETC__q43 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1392[0] ?
	       48'd1 :
	       48'd0 ;
  assign IF_IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_TH_ETC__q44 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1455[0] ?
	       48'd1 :
	       48'd0 ;
  assign IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1655 =
	     expA__h85884 <= rg_C[30:23] ;
  assign IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC__q46 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1515[0] ?
	       48'd1 :
	       48'd0 ;
  assign IF_INV_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BI_ETC__q52 =
	     (~IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2056[0]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THE_ETC__q45 =
	     (~IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELS_ETC__q4[0]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELS_ETC__q4 =
	     (~IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__q2[0]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_I_ETC__q38 =
	     (SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[0] &
	      rg_C[0]) ?
	       32'd2 :
	       32'd0 ;
  assign IF_SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_I_ETC__q53 =
	     (SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[0] ^
	      rg_C[0]) ?
	       32'd1 :
	       32'd0 ;
  assign IF_SEXT_rg_A_0_BITS_7_TO_0_1_2_BIT_0_THEN_1_EL_ETC__q8 =
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[0] ? 16'd1 : 16'd0 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d133 =
	     { x__h14678 ^ y__h14679,
	       x__h14404 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT__ETC__q9[2],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[1] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT__ETC__q10[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d134 =
	     { x__h15233 ^ y__h15234,
	       x__h14956 ^ y__h14957,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d133 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d135 =
	     { x__h15787 ^ y__h15788,
	       x__h15510 ^ y__h15511,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d134 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d136 =
	     { x__h16341 ^ y__h16342,
	       x__h16064 ^ y__h16065,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d135 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d137 =
	     { x__h16895 ^ y__h16896,
	       x__h16618 ^ y__h16619,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d136 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d138 =
	     { x__h17449 ^ y__h17450,
	       x__h17172 ^ y__h17173,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d137 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28 =
	     SEXT_rg_B_BITS_7_TO_0____d3[0] ? mult_result__h9361 : 16'b0 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741 =
	     SEXT_rg_B_BITS_7_TO_0____d3[10] ?
	       mult_result__h4031 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d773 =
	     { x__h59583 ^ y__h59584,
	       x__h59309 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEX_ETC__q29[12],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[11] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[10:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEX_ETC__q30[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775 =
	     SEXT_rg_B_BITS_7_TO_0____d3[11] ?
	       mult_result__h3498 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d801 =
	     { x__h63772 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEX_ETC__q31[13],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775[12] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775[11:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEX_ETC__q32[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803 =
	     SEXT_rg_B_BITS_7_TO_0____d3[12] ?
	       mult_result__h2965 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEXT_r_ETC___d824 =
	     SEXT_rg_B_BITS_7_TO_0____d3[13] ?
	       mult_result__h2432 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_14_THEN_IF_SEXT_r_ETC___d839 =
	     SEXT_rg_B_BITS_7_TO_0____d3[14] ?
	       mult_result__h1899 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEXT_r_ETC___d824 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140 =
	     SEXT_rg_B_BITS_7_TO_0____d3[1] ?
	       mult_result__h8828 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d226 =
	     { x__h18917 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SE_ETC__q11[3],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[2] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SE_ETC__q12[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d227 =
	     { x__h19469 ^ y__h19470,
	       x__h19191 ^ y__h19192,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d226 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d228 =
	     { x__h20023 ^ y__h20024,
	       x__h19746 ^ y__h19747,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d227 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d229 =
	     { x__h20577 ^ y__h20578,
	       x__h20300 ^ y__h20301,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d228 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d230 =
	     { x__h21131 ^ y__h21132,
	       x__h20854 ^ y__h20855,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d229 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d231 =
	     { x__h21685 ^ y__h21686,
	       x__h21408 ^ y__h21409,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d230 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233 =
	     SEXT_rg_B_BITS_7_TO_0____d3[2] ?
	       mult_result__h8295 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d313 =
	     { x__h23699 ^ y__h23700,
	       x__h23425 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SE_ETC__q13[4],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[3] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[2:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SE_ETC__q14[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d314 =
	     { x__h24254 ^ y__h24255,
	       x__h23977 ^ y__h23978,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d313 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d315 =
	     { x__h24808 ^ y__h24809,
	       x__h24531 ^ y__h24532,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d314 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d316 =
	     { x__h25362 ^ y__h25363,
	       x__h25085 ^ y__h25086,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d315 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d317 =
	     { x__h25916 ^ y__h25917,
	       x__h25639 ^ y__h25640,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d316 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319 =
	     SEXT_rg_B_BITS_7_TO_0____d3[3] ?
	       mult_result__h7762 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d393 =
	     { x__h27928 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SE_ETC__q15[5],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[4] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[3:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SE_ETC__q16[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d394 =
	     { x__h28480 ^ y__h28481,
	       x__h28202 ^ y__h28203,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d393 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d395 =
	     { x__h29034 ^ y__h29035,
	       x__h28757 ^ y__h28758,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d394 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d396 =
	     { x__h29588 ^ y__h29589,
	       x__h29311 ^ y__h29312,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d395 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d397 =
	     { x__h30142 ^ y__h30143,
	       x__h29865 ^ y__h29866,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d396 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399 =
	     SEXT_rg_B_BITS_7_TO_0____d3[4] ?
	       mult_result__h7229 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d467 =
	     { x__h32700 ^ y__h32701,
	       x__h32426 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SE_ETC__q17[6],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[5] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[4:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SE_ETC__q18[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d468 =
	     { x__h33255 ^ y__h33256,
	       x__h32978 ^ y__h32979,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d467 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d469 =
	     { x__h33809 ^ y__h33810,
	       x__h33532 ^ y__h33533,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d468 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d470 =
	     { x__h34363 ^ y__h34364,
	       x__h34086 ^ y__h34087,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d469 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472 =
	     SEXT_rg_B_BITS_7_TO_0____d3[5] ?
	       mult_result__h6696 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d534 =
	     { x__h36919 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SE_ETC__q19[7],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[6] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[5:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SE_ETC__q20[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d535 =
	     { x__h37471 ^ y__h37472,
	       x__h37193 ^ y__h37194,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d534 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d536 =
	     { x__h38025 ^ y__h38026,
	       x__h37748 ^ y__h37749,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d535 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d537 =
	     { x__h38579 ^ y__h38580,
	       x__h38302 ^ y__h38303,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d536 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539 =
	     SEXT_rg_B_BITS_7_TO_0____d3[6] ?
	       mult_result__h6163 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d595 =
	     { x__h41681 ^ y__h41682,
	       x__h41407 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SE_ETC__q21[8],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[7] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[6:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SE_ETC__q22[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d596 =
	     { x__h42236 ^ y__h42237,
	       x__h41959 ^ y__h41960,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d595 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d597 =
	     { x__h42790 ^ y__h42791,
	       x__h42513 ^ y__h42514,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d596 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599 =
	     SEXT_rg_B_BITS_7_TO_0____d3[7] ?
	       mult_result__h5630 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d649 =
	     { x__h45890 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SE_ETC__q23[9],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[8] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[7:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SE_ETC__q24[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d650 =
	     { x__h46442 ^ y__h46443,
	       x__h46164 ^ y__h46165,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d649 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d651 =
	     { x__h46996 ^ y__h46997,
	       x__h46719 ^ y__h46720,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d650 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653 =
	     SEXT_rg_B_BITS_7_TO_0____d3[8] ?
	       mult_result__h5097 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d697 =
	     { x__h50642 ^ y__h50643,
	       x__h50368 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SE_ETC__q25[10],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[9] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[8:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SE_ETC__q26[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d698 =
	     { x__h51197 ^ y__h51198,
	       x__h50920 ^ y__h50921,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d697 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700 =
	     SEXT_rg_B_BITS_7_TO_0____d3[9] ?
	       mult_result__h4564 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d738 =
	     { x__h54841 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SE_ETC__q27[11],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[10] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[9:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SE_ETC__q28[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d739 =
	     { x__h55393 ^ y__h55394,
	       x__h55115 ^ y__h55116,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d738 } ;
  assign IF_add_mant_Result5895_BITS_24_TO_0_EQ_0_THEN__ETC__q54 =
	     (add_mant_Result__h85895[24:0] == 25'd0) ?
	       add_mant_Result__h85895 :
	       (add_mant_Result__h85895[23] ?
		  add_mant_Result___1__h455690 :
		  add_mant_Result__h85895) ;
  assign IF_add_mant_Result5895_BIT_25_THEN_33554432_EL_ETC__q50 =
	     add_mant_Result__h85895[25] ? 48'd33554432 : 48'd0 ;
  assign IF_rg_A_BIT_15_XOR_rg_B_BIT_15_THEN_2147483648_ETC__q48 =
	     (rg_A[15] ^ rg_B[15]) ? 32'h80000000 : 32'd0 ;
  assign IF_rg_A_BIT_7_AND_rg_B_BIT_7_THEN_2_ELSE_0__q1 =
	     (rg_A[7] & rg_B[7]) ? 8'd2 : 8'd0 ;
  assign IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__q2 =
	     (rg_A[7] ^ rg_B[7]) ? 8'd1 : 8'd0 ;
  assign IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097 =
	     rg_B[0] ? mantissa_result__h95803 : 48'b0 ;
  assign IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1174 =
	     { x__h349808 ^ y__h349809,
	       x__h349531 ^ y__h349532,
	       x__h349254,
	       IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[32:1],
	       IF_IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_ETC__q39[0] } ;
  assign IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1175 =
	     { x__h350362 ^ y__h350363,
	       x__h350085 ^ y__h350086,
	       IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1174 } ;
  assign IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1176 =
	     { x__h350916 ^ y__h350917,
	       x__h350639 ^ y__h350640,
	       IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1175 } ;
  assign IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1177 =
	     { IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[41] ^
	       y__h351471,
	       x__h351193 ^ y__h351194,
	       IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1176 } ;
  assign IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1179 =
	     { IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[45] ^
	       y__h352579,
	       IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[44] ^
	       y__h352302,
	       IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[43] ^
	       y__h352025,
	       IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[42] ^
	       y__h351748,
	       IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1177 } ;
  assign IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181 =
	     rg_B[1] ?
	       mantissa_result__h94430 :
	       IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097 ;
  assign IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1248 =
	     { x__h362804 ^ y__h362805,
	       x__h362527,
	       IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[33:1],
	       IF_IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_TH_ETC__q40[0] } ;
  assign IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1249 =
	     { x__h363358 ^ y__h363359,
	       x__h363081 ^ y__h363082,
	       IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1248 } ;
  assign IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1250 =
	     { x__h363912 ^ y__h363913,
	       x__h363635 ^ y__h363636,
	       IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1249 } ;
  assign IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1253 =
	     { IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[45] ^
	       y__h365575,
	       IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[44] ^
	       y__h365298,
	       IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[43] ^
	       y__h365021,
	       IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[42] ^
	       y__h364744,
	       INV_IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_T_ETC___d1251 } ;
  assign IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255 =
	     rg_B[2] ?
	       mantissa_result__h93057 :
	       IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181 ;
  assign IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1319 =
	     { x__h376349 ^ y__h376350,
	       x__h376072 ^ y__h376073,
	       x__h375795,
	       IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255[34:1],
	       IF_IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_TH_ETC__q41[0] } ;
  assign IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1320 =
	     { x__h376903 ^ y__h376904,
	       x__h376626 ^ y__h376627,
	       IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1319 } ;
  assign IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1321 =
	     { x__h377457 ^ y__h377458,
	       x__h377180 ^ y__h377181,
	       IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1320 } ;
  assign IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1322 =
	     { IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255[43] ^
	       y__h378012,
	       x__h377734 ^ y__h377735,
	       IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1321 } ;
  assign IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325 =
	     rg_B[3] ?
	       mantissa_result__h91684 :
	       IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255 ;
  assign IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1386 =
	     { x__h389335 ^ y__h389336,
	       x__h389058,
	       IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325[35:1],
	       IF_IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_TH_ETC__q42[0] } ;
  assign IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1387 =
	     { x__h389889 ^ y__h389890,
	       x__h389612 ^ y__h389613,
	       IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1386 } ;
  assign IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1388 =
	     { x__h390443 ^ y__h390444,
	       x__h390166 ^ y__h390167,
	       IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1387 } ;
  assign IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1392 =
	     rg_B[4] ?
	       mantissa_result__h90311 :
	       IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325 ;
  assign IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1450 =
	     { x__h402870 ^ y__h402871,
	       x__h402593 ^ y__h402594,
	       x__h402316,
	       IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1392[36:1],
	       IF_IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_TH_ETC__q43[0] } ;
  assign IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1451 =
	     { x__h403424 ^ y__h403425,
	       x__h403147 ^ y__h403148,
	       IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1450 } ;
  assign IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1452 =
	     { x__h403978 ^ y__h403979,
	       x__h403701 ^ y__h403702,
	       IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1451 } ;
  assign IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1453 =
	     { IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1392[45] ^
	       y__h404533,
	       x__h404255 ^ y__h404256,
	       IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1452 } ;
  assign IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1455 =
	     rg_B[5] ?
	       mantissa_result__h88938 :
	       IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1392 ;
  assign IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1510 =
	     { x__h415846 ^ y__h415847,
	       x__h415569,
	       IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1455[37:1],
	       IF_IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_TH_ETC__q44[0] } ;
  assign IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1511 =
	     { x__h416400 ^ y__h416401,
	       x__h416123 ^ y__h416124,
	       IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1510 } ;
  assign IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1512 =
	     { x__h416954 ^ y__h416955,
	       x__h416677 ^ y__h416678,
	       IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1511 } ;
  assign IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1515 =
	     rg_B[6] ?
	       mantissa_result__h87565 :
	       IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1455 ;
  assign IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1553 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1515[47] ^
	     y__h431034 ;
  assign IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1669 =
	     { x__h429371 ^ y__h429372,
	       x__h429094 ^ y__h429095,
	       x__h428817,
	       IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1515[38:1],
	       IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC__q46[0] } ;
  assign IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1670 =
	     { x__h429925 ^ y__h429926,
	       x__h429648 ^ y__h429649,
	       IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1669 } ;
  assign IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1671 =
	     { x__h430479 ^ y__h430480,
	       x__h430202 ^ y__h430203,
	       IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1670 } ;
  assign IF_shiftedMantA5889_BIT_0_AND_shiftedMantB5890_ETC__q47 =
	     (shiftedMantA__h85889[0] & shiftedMantB__h85890[0]) ?
	       48'd2 :
	       48'd0 ;
  assign IF_shiftedMantA5889_BIT_0_XOR_shiftedMantB5890_ETC__q49 =
	     (shiftedMantA__h85889[0] ^ shiftedMantB__h85890[0]) ?
	       48'd1 :
	       48'd0 ;
  assign INV_IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_T_ETC___d1251 =
	     { x__h364466 ^ y__h364467,
	       x__h364189 ^ y__h364190,
	       IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1250 } ;
  assign INV_IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_T_ETC___d1389 =
	     { x__h390997 ^ y__h390998,
	       x__h390720 ^ y__h390721,
	       IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1388 } ;
  assign INV_IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_T_ETC___d1513 =
	     { x__h417508 ^ y__h417509,
	       x__h417231 ^ y__h417232,
	       IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1512 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1072 =
	     { x__h77200 ^
	       IF_SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_I_ETC__q38[1],
	       IF_SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_I_ETC__q53[0] } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1073 =
	     { x__h77758 ^ y__h77759,
	       x__h77477 ^ y__h77478,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1072 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1074 =
	     { x__h78318 ^ y__h78319,
	       x__h78038 ^ y__h78039,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1073 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1075 =
	     { x__h78878 ^ y__h78879,
	       x__h78598 ^ y__h78599,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1074 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1076 =
	     { x__h79438 ^ y__h79439,
	       x__h79158 ^ y__h79159,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1075 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1077 =
	     { x__h79998 ^ y__h79999,
	       x__h79718 ^ y__h79719,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1076 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1078 =
	     { x__h80558 ^ y__h80559,
	       x__h80278 ^ y__h80279,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1077 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1079 =
	     { x__h81118 ^ y__h81119,
	       x__h80838 ^ y__h80839,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1078 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1080 =
	     { x__h81678 ^ y__h81679,
	       x__h81398 ^ y__h81399,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1079 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1081 =
	     { x__h82238 ^ y__h82239,
	       x__h81958 ^ y__h81959,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1080 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1082 =
	     { x__h82798 ^ y__h82799,
	       x__h82518 ^ y__h82519,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1081 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1083 =
	     { x__h83358 ^ y__h83359,
	       x__h83078 ^ y__h83079,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1082 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1084 =
	     { x__h83918 ^ y__h83919,
	       x__h83638 ^ y__h83639,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1083 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1085 =
	     { x__h84478 ^ y__h84479,
	       x__h84198 ^ y__h84199,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1084 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1086 =
	     { x__h85038 ^ y__h85039,
	       x__h84758 ^ y__h84759,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1085 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848 =
	     { {16{x__h1216[15]}}, x__h1216 } ;
  assign SEXT_rg_A_0_BITS_7_TO_0_1___d22 =
	     { {8{rg_A_BITS_7_TO_0__q7[7]}}, rg_A_BITS_7_TO_0__q7 } ;
  assign SEXT_rg_B_BITS_7_TO_0____d3 =
	     { {8{rg_B_BITS_7_TO_0__q6[7]}}, rg_B_BITS_7_TO_0__q6 } ;
  assign add_mant_Result___1__h455690 =
	     { add_mant_Result__h85895[47:26],
	       IF_add_mant_Result5895_BIT_25_THEN_33554432_EL_ETC__q50[25:0] } ;
  assign add_mant_Result__h438578 =
	     { x__h452885 ^ y__h452886,
	       x__h452605 ^ y__h452606,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2049 } ;
  assign add_mant_Result__h453151 =
	     IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d1683 ?
	       shiftedMantB__h85890 - shiftedMantA__h85889 :
	       shiftedMantA__h85889 - shiftedMantB__h85890 ;
  assign add_mant_Result__h453179 =
	     { IF_IF_rg_A_0_BIT_15_684_XOR_rg_B_BIT_15_685_68_ETC___d2054[46:0],
	       1'd0 } ;
  assign add_mant_Result__h455661 =
	     { IF_IF_rg_A_0_BIT_15_684_XOR_rg_B_BIT_15_685_68_ETC___d2054[45:0],
	       2'd0 } ;
  assign add_mant_Result__h85895 =
	     IF_IF_rg_A_0_BIT_15_684_XOR_rg_B_BIT_15_685_68_ETC___d2054[47] ?
	       add_mant_Result__h453179 :
	       add_mant_Result__h455661 ;
  assign expA__h85884 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1553 ?
	       spliced_bits__h431305 :
	       spliced_bits__h431332 ;
  assign expDiff__h438396 = expA__h85884 - rg_C[30:23] ;
  assign expDiff__h438405 = rg_C[30:23] - expA__h85884 ;
  assign mantissa_result__h431302 =
	     { x__h430756 ^ y__h430757,
	       IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1671,
	       1'd0 } ;
  assign mantissa_result__h438401 =
	     { IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1671,
	       2'd0 } ;
  assign mantissa_result__h85882 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1553 ?
	       mantissa_result__h431302 :
	       mantissa_result__h438401 ;
  assign mantissa_result__h87565 =
	     { IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1455[47] ^
	       y__h418063,
	       IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1455[46] ^
	       y__h417786,
	       INV_IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_T_ETC___d1513 } ;
  assign mantissa_result__h88938 =
	     { IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1392[47] ^
	       y__h405087,
	       IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1392[46] ^
	       y__h404810,
	       IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1453 } ;
  assign mantissa_result__h90311 =
	     { IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325[47] ^
	       y__h392106,
	       IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325[46] ^
	       y__h391829,
	       IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325[45] ^
	       y__h391552,
	       IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325[44] ^
	       y__h391275,
	       INV_IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_T_ETC___d1389 } ;
  assign mantissa_result__h91684 =
	     { IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255[47] ^
	       y__h379120,
	       IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255[46] ^
	       y__h378843,
	       IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255[45] ^
	       y__h378566,
	       IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255[44] ^
	       y__h378289,
	       IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1322 } ;
  assign mantissa_result__h93057 =
	     { IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[47] ^
	       y__h366129,
	       IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[46] ^
	       y__h365852,
	       IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1253 } ;
  assign mantissa_result__h94430 =
	     { IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[47] ^
	       y__h353133,
	       IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[46] ^
	       y__h352856,
	       IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1179 } ;
  assign mantissa_result__h95803 = { 9'd1, rg_A[6:0], 32'd0 } ;
  assign mult_result__h1366 =
	     { IF_SEXT_rg_B_BITS_7_TO_0_BIT_14_THEN_IF_SEXT_r_ETC___d839[15] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_14_THEN_IF_SEXT_r_ETC___d839[14:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_14_THEN_IF_SEX_ETC__q37[0] } ;
  assign mult_result__h1899 =
	     { x__h72683 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEX_ETC__q35[15],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEXT_r_ETC___d824[14] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEXT_r_ETC___d824[13:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEX_ETC__q36[0] } ;
  assign mult_result__h2432 =
	     { x__h68504 ^ y__h68505,
	       x__h68230 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEX_ETC__q33[14],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803[13] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803[12:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEX_ETC__q34[0] } ;
  assign mult_result__h2965 =
	     { x__h64324 ^ y__h64325,
	       x__h64046 ^ y__h64047,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d801 } ;
  assign mult_result__h3498 =
	     { x__h60138 ^ y__h60139,
	       x__h59861 ^ y__h59862,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d773 } ;
  assign mult_result__h4031 =
	     { x__h55947 ^ y__h55948,
	       x__h55670 ^ y__h55671,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d739 } ;
  assign mult_result__h4564 =
	     { x__h51751 ^ y__h51752,
	       x__h51474 ^ y__h51475,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d698 } ;
  assign mult_result__h5097 =
	     { x__h47550 ^ y__h47551,
	       x__h47273 ^ y__h47274,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d651 } ;
  assign mult_result__h5630 =
	     { x__h43344 ^ y__h43345,
	       x__h43067 ^ y__h43068,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d597 } ;
  assign mult_result__h6163 =
	     { x__h39133 ^ y__h39134,
	       x__h38856 ^ y__h38857,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d537 } ;
  assign mult_result__h6696 =
	     { x__h34917 ^ y__h34918,
	       x__h34640 ^ y__h34641,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d470 } ;
  assign mult_result__h7229 =
	     { x__h30696 ^ y__h30697,
	       x__h30419 ^ y__h30420,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d397 } ;
  assign mult_result__h7762 =
	     { x__h26470 ^ y__h26471,
	       x__h26193 ^ y__h26194,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d317 } ;
  assign mult_result__h8295 =
	     { x__h22239 ^ y__h22240,
	       x__h21962 ^ y__h21963,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d231 } ;
  assign mult_result__h8828 =
	     { x__h18003 ^ y__h18004,
	       x__h17726 ^ y__h17727,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d138 } ;
  assign mult_result__h9361 =
	     { SEXT_rg_A_0_BITS_7_TO_0_1___d22[15:1],
	       IF_SEXT_rg_A_0_BITS_7_TO_0_1_2_BIT_0_THEN_1_EL_ETC__q8[0] } ;
  assign rg_A_0_BIT_10_566_XOR_rg_B_BIT_10_567_586_XOR__ETC___d1646 =
	     { x__h437003 ^ y__h437004,
	       x__h436728 ^ y__h436729,
	       x__h436456 ^
	       IF_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1__ETC__q5[1],
	       IF_INV_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THE_ETC__q45[0] } ;
  assign rg_A_0_BIT_12_560_XOR_rg_B_BIT_12_561_592_XOR__ETC___d1647 =
	     { x__h437551 ^ y__h437552,
	       x__h437277 ^ y__h437278,
	       rg_A_0_BIT_10_566_XOR_rg_B_BIT_10_567_586_XOR__ETC___d1646 } ;
  assign rg_A_BITS_7_TO_0__q7 = rg_A[7:0] ;
  assign rg_B_BITS_7_TO_0__q6 = rg_B[7:0] ;
  assign shiftedMantA__h438406 = mantissa_result__h85882 >> expDiff__h438405 ;
  assign shiftedMantA__h85889 =
	     IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1655 ?
	       shiftedMantA__h438406 :
	       mantissa_result__h85882 ;
  assign shiftedMantB__h438397 =
	     { 1'b0, rg_C[22:0], 24'b0 } >> expDiff__h438396 ;
  assign shiftedMantB__h85890 =
	     IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1655 ?
	       { 1'b0, rg_C[22:0], 24'b0 } :
	       shiftedMantB__h438397 ;
  assign spliced_bits__h431305 =
	     { x__h438099 ^ y__h438100,
	       x__h437825 ^ y__h437826,
	       rg_A_0_BIT_12_560_XOR_rg_B_BIT_12_561_592_XOR__ETC___d1647 } ;
  assign spliced_bits__h431332 =
	     { x__h438099,
	       x__h437825,
	       x__h437551,
	       x__h437277,
	       x__h437003,
	       x__h436728,
	       x__h436456,
	       IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELS_ETC__q4[0] } ;
  assign spliced_bits__h453182 =
	     { IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2056[7] ^
	       y__h455240,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2056[6] ^
	       y__h454963,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2056[5] ^
	       y__h454686,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2056[4] ^
	       y__h454409,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2084 } ;
  assign spliced_bits__h85926 =
	     IF_IF_rg_A_0_BIT_15_684_XOR_rg_B_BIT_15_685_68_ETC___d2054[47] ?
	       spliced_bits__h453182 :
	       expA__h85884 ;
  assign x__h1216 =
	     SEXT_rg_B_BITS_7_TO_0____d3[15] ?
	       mult_result__h1366 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_14_THEN_IF_SEXT_r_ETC___d839 ;
  assign x__h14404 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[2] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h14678 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[3] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h14775 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[2] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h14956 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[4] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h15053 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[3] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h15233 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[5] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h15330 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[4] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h15510 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[6] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h15607 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[5] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h15787 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[7] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h15884 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[6] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h16064 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[8] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h16161 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[7] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h16341 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[9] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h16438 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[8] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h16618 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[10] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h16715 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[9] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h16895 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[10] ;
  assign x__h16992 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[10] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h17172 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[11] ;
  assign x__h17269 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[10] ;
  assign x__h17449 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[12] ;
  assign x__h17546 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[11] ;
  assign x__h17726 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[13] ;
  assign x__h17823 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[12] ;
  assign x__h18003 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[14] ;
  assign x__h18100 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[13] ;
  assign x__h18917 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[3] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h19191 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[4] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h19288 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[3] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h19469 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[5] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h19566 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[4] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h19746 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[6] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h19843 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[5] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h20023 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[7] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h20120 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[6] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h20300 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[8] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h20397 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[7] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h20577 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[9] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h20674 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[8] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h20854 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[10] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h20951 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[9] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h21131 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h21228 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[10] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h21408 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[10] ;
  assign x__h21505 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h21685 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[11] ;
  assign x__h21782 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[10] ;
  assign x__h21962 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[12] ;
  assign x__h22059 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[11] ;
  assign x__h22239 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[13] ;
  assign x__h22336 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[12] ;
  assign x__h23425 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[4] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h23699 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[5] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h23796 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[4] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h23977 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[6] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h24074 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[5] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h24254 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[7] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h24351 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[6] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h24531 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[8] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h24628 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[7] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h24808 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[9] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h24905 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[8] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h25085 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[10] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h25182 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[9] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h25362 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h25459 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[10] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h25639 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h25736 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h25916 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[10] ;
  assign x__h26013 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h26193 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[11] ;
  assign x__h26290 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[10] ;
  assign x__h26470 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[12] ;
  assign x__h26567 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[11] ;
  assign x__h27928 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[5] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h28202 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[6] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h28299 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[5] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h28480 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[7] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h28577 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[6] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h28757 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[8] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h28854 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[7] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h29034 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[9] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h29131 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[8] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h29311 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[10] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h29408 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[9] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h29588 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h29685 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[10] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h29865 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h29962 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h30142 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h30239 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h30419 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[10] ;
  assign x__h30516 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h30696 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[11] ;
  assign x__h30793 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[10] ;
  assign x__h32426 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[6] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h32700 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[7] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h32797 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[6] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h32978 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[8] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h33075 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[7] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h33255 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[9] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h33352 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[8] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h33532 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[10] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h33629 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[9] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h33809 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h33906 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[10] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h34086 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h34183 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h34363 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h34460 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h34640 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h34737 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h34917 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[10] ;
  assign x__h349254 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[33] ^
	     rg_A[0] ;
  assign x__h349531 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[34] ^
	     rg_A[1] ;
  assign x__h349808 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[35] ^
	     rg_A[2] ;
  assign x__h349905 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[34] &
	     rg_A[1] ;
  assign x__h350085 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[36] ^
	     rg_A[3] ;
  assign x__h35014 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h350182 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[35] &
	     rg_A[2] ;
  assign x__h350362 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[37] ^
	     rg_A[4] ;
  assign x__h350459 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[36] &
	     rg_A[3] ;
  assign x__h350639 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[38] ^
	     rg_A[5] ;
  assign x__h350736 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[37] &
	     rg_A[4] ;
  assign x__h350916 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[39] ^
	     rg_A[6] ;
  assign x__h351013 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[38] &
	     rg_A[5] ;
  assign x__h351193 =
	     ~IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[40] ;
  assign x__h351290 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[39] &
	     rg_A[6] ;
  assign x__h362527 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[34] ^
	     rg_A[0] ;
  assign x__h362804 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[35] ^
	     rg_A[1] ;
  assign x__h363081 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[36] ^
	     rg_A[2] ;
  assign x__h363178 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[35] &
	     rg_A[1] ;
  assign x__h363358 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[37] ^
	     rg_A[3] ;
  assign x__h363455 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[36] &
	     rg_A[2] ;
  assign x__h363635 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[38] ^
	     rg_A[4] ;
  assign x__h363732 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[37] &
	     rg_A[3] ;
  assign x__h363912 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[39] ^
	     rg_A[5] ;
  assign x__h364009 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[38] &
	     rg_A[4] ;
  assign x__h364189 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[40] ^
	     rg_A[6] ;
  assign x__h364286 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[39] &
	     rg_A[5] ;
  assign x__h364466 =
	     ~IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[41] ;
  assign x__h364563 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[40] &
	     rg_A[6] ;
  assign x__h36919 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[7] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h37193 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[8] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h37290 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[7] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h37471 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[9] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h37568 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[8] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h375795 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255[35] ^
	     rg_A[0] ;
  assign x__h376072 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255[36] ^
	     rg_A[1] ;
  assign x__h376349 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255[37] ^
	     rg_A[2] ;
  assign x__h376446 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255[36] &
	     rg_A[1] ;
  assign x__h376626 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255[38] ^
	     rg_A[3] ;
  assign x__h376723 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255[37] &
	     rg_A[2] ;
  assign x__h376903 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255[39] ^
	     rg_A[4] ;
  assign x__h377000 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255[38] &
	     rg_A[3] ;
  assign x__h377180 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255[40] ^
	     rg_A[5] ;
  assign x__h377277 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255[39] &
	     rg_A[4] ;
  assign x__h377457 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255[41] ^
	     rg_A[6] ;
  assign x__h37748 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[10] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h377554 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255[40] &
	     rg_A[5] ;
  assign x__h377734 =
	     ~IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255[42] ;
  assign x__h377831 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255[41] &
	     rg_A[6] ;
  assign x__h37845 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[9] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h38025 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h38122 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[10] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h38302 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h38399 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h38579 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h38676 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h38856 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h389058 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325[36] ^
	     rg_A[0] ;
  assign x__h389335 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325[37] ^
	     rg_A[1] ;
  assign x__h38953 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h389612 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325[38] ^
	     rg_A[2] ;
  assign x__h389709 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325[37] &
	     rg_A[1] ;
  assign x__h389889 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325[39] ^
	     rg_A[3] ;
  assign x__h389986 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325[38] &
	     rg_A[2] ;
  assign x__h390166 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325[40] ^
	     rg_A[4] ;
  assign x__h390263 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325[39] &
	     rg_A[3] ;
  assign x__h390443 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325[41] ^
	     rg_A[5] ;
  assign x__h390540 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325[40] &
	     rg_A[4] ;
  assign x__h390720 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325[42] ^
	     rg_A[6] ;
  assign x__h390817 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325[41] &
	     rg_A[5] ;
  assign x__h390997 =
	     ~IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325[43] ;
  assign x__h391094 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325[42] &
	     rg_A[6] ;
  assign x__h39133 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h39230 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h402316 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1392[37] ^
	     rg_A[0] ;
  assign x__h402593 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1392[38] ^
	     rg_A[1] ;
  assign x__h402870 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1392[39] ^
	     rg_A[2] ;
  assign x__h402967 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1392[38] &
	     rg_A[1] ;
  assign x__h403147 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1392[40] ^
	     rg_A[3] ;
  assign x__h403244 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1392[39] &
	     rg_A[2] ;
  assign x__h403424 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1392[41] ^
	     rg_A[4] ;
  assign x__h403521 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1392[40] &
	     rg_A[3] ;
  assign x__h403701 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1392[42] ^
	     rg_A[5] ;
  assign x__h403798 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1392[41] &
	     rg_A[4] ;
  assign x__h403978 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1392[43] ^
	     rg_A[6] ;
  assign x__h404075 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1392[42] &
	     rg_A[5] ;
  assign x__h404255 =
	     ~IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1392[44] ;
  assign x__h404352 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1392[43] &
	     rg_A[6] ;
  assign x__h41407 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[8] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h415569 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1455[38] ^
	     rg_A[0] ;
  assign x__h415846 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1455[39] ^
	     rg_A[1] ;
  assign x__h416123 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1455[40] ^
	     rg_A[2] ;
  assign x__h416220 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1455[39] &
	     rg_A[1] ;
  assign x__h416400 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1455[41] ^
	     rg_A[3] ;
  assign x__h416497 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1455[40] &
	     rg_A[2] ;
  assign x__h416677 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1455[42] ^
	     rg_A[4] ;
  assign x__h416774 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1455[41] &
	     rg_A[3] ;
  assign x__h41681 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[9] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h416954 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1455[43] ^
	     rg_A[5] ;
  assign x__h417051 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1455[42] &
	     rg_A[4] ;
  assign x__h417231 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1455[44] ^
	     rg_A[6] ;
  assign x__h417328 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1455[43] &
	     rg_A[5] ;
  assign x__h417508 =
	     ~IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1455[45] ;
  assign x__h417605 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1455[44] &
	     rg_A[6] ;
  assign x__h41778 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[8] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h41959 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[10] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h42056 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[9] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h42236 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h42333 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[10] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h42513 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h42610 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h42790 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h428817 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1515[39] ^
	     rg_A[0] ;
  assign x__h42887 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h429094 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1515[40] ^
	     rg_A[1] ;
  assign x__h429371 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1515[41] ^
	     rg_A[2] ;
  assign x__h429468 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1515[40] &
	     rg_A[1] ;
  assign x__h429648 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1515[42] ^
	     rg_A[3] ;
  assign x__h429745 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1515[41] &
	     rg_A[2] ;
  assign x__h429925 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1515[43] ^
	     rg_A[4] ;
  assign x__h430022 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1515[42] &
	     rg_A[3] ;
  assign x__h430202 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1515[44] ^
	     rg_A[5] ;
  assign x__h430299 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1515[43] &
	     rg_A[4] ;
  assign x__h430479 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1515[45] ^
	     rg_A[6] ;
  assign x__h430576 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1515[44] &
	     rg_A[5] ;
  assign x__h43067 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h430756 =
	     ~IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1515[46] ;
  assign x__h430853 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1515[45] &
	     rg_A[6] ;
  assign x__h43164 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h431868 = rg_A[8] ^ rg_B[8] ;
  assign x__h432139 = rg_A[9] ^ rg_B[9] ;
  assign x__h432235 = rg_A[8] & rg_B[8] ;
  assign x__h432414 = rg_A[10] ^ rg_B[10] ;
  assign x__h432510 = rg_A[9] & rg_B[9] ;
  assign x__h432688 = rg_A[11] ^ rg_B[11] ;
  assign x__h432784 = rg_A[10] & rg_B[10] ;
  assign x__h432962 = rg_A[12] ^ rg_B[12] ;
  assign x__h433058 = rg_A[11] & rg_B[11] ;
  assign x__h433236 = rg_A[13] ^ rg_B[13] ;
  assign x__h433332 = rg_A[12] & rg_B[12] ;
  assign x__h43344 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h433510 = rg_A[14] ^ rg_B[14] ;
  assign x__h433606 = rg_A[13] & rg_B[13] ;
  assign x__h434161 =
	     x__h431868 ^ IF_rg_A_BIT_7_AND_rg_B_BIT_7_THEN_2_ELSE_0__q1[1] ;
  assign x__h43441 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h434433 = x__h432139 ^ y__h432140 ;
  assign x__h434708 = x__h432414 ^ y__h432415 ;
  assign x__h434982 = x__h432688 ^ y__h432689 ;
  assign x__h435256 = x__h432962 ^ y__h432963 ;
  assign x__h435530 = x__h433236 ^ y__h433237 ;
  assign x__h435804 = ~(x__h433510 ^ y__h433511) ;
  assign x__h436456 =
	     x__h434161 ^
	     IF_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__ETC__q3[1] ;
  assign x__h436728 = x__h434433 ^ y__h434434 ;
  assign x__h437003 = x__h434708 ^ y__h434709 ;
  assign x__h437277 = x__h434982 ^ y__h434983 ;
  assign x__h437551 = x__h435256 ^ y__h435257 ;
  assign x__h437825 = x__h435530 ^ y__h435531 ;
  assign x__h438099 = x__h435804 ^ y__h435805 ;
  assign x__h440007 = shiftedMantA__h85889[1] ^ shiftedMantB__h85890[1] ;
  assign x__h440284 = shiftedMantA__h85889[2] ^ shiftedMantB__h85890[2] ;
  assign x__h440382 = shiftedMantA__h85889[1] & shiftedMantB__h85890[1] ;
  assign x__h440565 = shiftedMantA__h85889[3] ^ shiftedMantB__h85890[3] ;
  assign x__h440663 = shiftedMantA__h85889[2] & shiftedMantB__h85890[2] ;
  assign x__h440845 = shiftedMantA__h85889[4] ^ shiftedMantB__h85890[4] ;
  assign x__h440943 = shiftedMantA__h85889[3] & shiftedMantB__h85890[3] ;
  assign x__h441125 = shiftedMantA__h85889[5] ^ shiftedMantB__h85890[5] ;
  assign x__h441223 = shiftedMantA__h85889[4] & shiftedMantB__h85890[4] ;
  assign x__h441405 = shiftedMantA__h85889[6] ^ shiftedMantB__h85890[6] ;
  assign x__h441503 = shiftedMantA__h85889[5] & shiftedMantB__h85890[5] ;
  assign x__h441685 = shiftedMantA__h85889[7] ^ shiftedMantB__h85890[7] ;
  assign x__h441783 = shiftedMantA__h85889[6] & shiftedMantB__h85890[6] ;
  assign x__h441965 = shiftedMantA__h85889[8] ^ shiftedMantB__h85890[8] ;
  assign x__h442063 = shiftedMantA__h85889[7] & shiftedMantB__h85890[7] ;
  assign x__h442245 = shiftedMantA__h85889[9] ^ shiftedMantB__h85890[9] ;
  assign x__h442343 = shiftedMantA__h85889[8] & shiftedMantB__h85890[8] ;
  assign x__h442525 = shiftedMantA__h85889[10] ^ shiftedMantB__h85890[10] ;
  assign x__h442623 = shiftedMantA__h85889[9] & shiftedMantB__h85890[9] ;
  assign x__h442805 = shiftedMantA__h85889[11] ^ shiftedMantB__h85890[11] ;
  assign x__h442903 = shiftedMantA__h85889[10] & shiftedMantB__h85890[10] ;
  assign x__h443085 = shiftedMantA__h85889[12] ^ shiftedMantB__h85890[12] ;
  assign x__h443183 = shiftedMantA__h85889[11] & shiftedMantB__h85890[11] ;
  assign x__h443365 = shiftedMantA__h85889[13] ^ shiftedMantB__h85890[13] ;
  assign x__h443463 = shiftedMantA__h85889[12] & shiftedMantB__h85890[12] ;
  assign x__h443645 = shiftedMantA__h85889[14] ^ shiftedMantB__h85890[14] ;
  assign x__h443743 = shiftedMantA__h85889[13] & shiftedMantB__h85890[13] ;
  assign x__h443925 = shiftedMantA__h85889[15] ^ shiftedMantB__h85890[15] ;
  assign x__h444023 = shiftedMantA__h85889[14] & shiftedMantB__h85890[14] ;
  assign x__h444205 = shiftedMantA__h85889[16] ^ shiftedMantB__h85890[16] ;
  assign x__h444303 = shiftedMantA__h85889[15] & shiftedMantB__h85890[15] ;
  assign x__h444485 = shiftedMantA__h85889[17] ^ shiftedMantB__h85890[17] ;
  assign x__h444583 = shiftedMantA__h85889[16] & shiftedMantB__h85890[16] ;
  assign x__h444765 = shiftedMantA__h85889[18] ^ shiftedMantB__h85890[18] ;
  assign x__h444863 = shiftedMantA__h85889[17] & shiftedMantB__h85890[17] ;
  assign x__h445045 = shiftedMantA__h85889[19] ^ shiftedMantB__h85890[19] ;
  assign x__h445143 = shiftedMantA__h85889[18] & shiftedMantB__h85890[18] ;
  assign x__h445325 = shiftedMantA__h85889[20] ^ shiftedMantB__h85890[20] ;
  assign x__h445423 = shiftedMantA__h85889[19] & shiftedMantB__h85890[19] ;
  assign x__h445605 = shiftedMantA__h85889[21] ^ shiftedMantB__h85890[21] ;
  assign x__h445703 = shiftedMantA__h85889[20] & shiftedMantB__h85890[20] ;
  assign x__h445885 = shiftedMantA__h85889[22] ^ shiftedMantB__h85890[22] ;
  assign x__h445983 = shiftedMantA__h85889[21] & shiftedMantB__h85890[21] ;
  assign x__h446165 = shiftedMantA__h85889[23] ^ shiftedMantB__h85890[23] ;
  assign x__h446263 = shiftedMantA__h85889[22] & shiftedMantB__h85890[22] ;
  assign x__h446445 = shiftedMantA__h85889[24] ^ shiftedMantB__h85890[24] ;
  assign x__h446543 = shiftedMantA__h85889[23] & shiftedMantB__h85890[23] ;
  assign x__h446725 = shiftedMantA__h85889[25] ^ shiftedMantB__h85890[25] ;
  assign x__h446823 = shiftedMantA__h85889[24] & shiftedMantB__h85890[24] ;
  assign x__h447005 = shiftedMantA__h85889[26] ^ shiftedMantB__h85890[26] ;
  assign x__h447103 = shiftedMantA__h85889[25] & shiftedMantB__h85890[25] ;
  assign x__h447285 = shiftedMantA__h85889[27] ^ shiftedMantB__h85890[27] ;
  assign x__h447383 = shiftedMantA__h85889[26] & shiftedMantB__h85890[26] ;
  assign x__h447565 = shiftedMantA__h85889[28] ^ shiftedMantB__h85890[28] ;
  assign x__h447663 = shiftedMantA__h85889[27] & shiftedMantB__h85890[27] ;
  assign x__h447845 = shiftedMantA__h85889[29] ^ shiftedMantB__h85890[29] ;
  assign x__h447943 = shiftedMantA__h85889[28] & shiftedMantB__h85890[28] ;
  assign x__h448125 = shiftedMantA__h85889[30] ^ shiftedMantB__h85890[30] ;
  assign x__h448223 = shiftedMantA__h85889[29] & shiftedMantB__h85890[29] ;
  assign x__h448405 = shiftedMantA__h85889[31] ^ shiftedMantB__h85890[31] ;
  assign x__h448503 = shiftedMantA__h85889[30] & shiftedMantB__h85890[30] ;
  assign x__h448685 = shiftedMantA__h85889[32] ^ shiftedMantB__h85890[32] ;
  assign x__h448783 = shiftedMantA__h85889[31] & shiftedMantB__h85890[31] ;
  assign x__h448965 = shiftedMantA__h85889[33] ^ shiftedMantB__h85890[33] ;
  assign x__h449063 = shiftedMantA__h85889[32] & shiftedMantB__h85890[32] ;
  assign x__h449245 = shiftedMantA__h85889[34] ^ shiftedMantB__h85890[34] ;
  assign x__h449343 = shiftedMantA__h85889[33] & shiftedMantB__h85890[33] ;
  assign x__h449525 = shiftedMantA__h85889[35] ^ shiftedMantB__h85890[35] ;
  assign x__h449623 = shiftedMantA__h85889[34] & shiftedMantB__h85890[34] ;
  assign x__h449805 = shiftedMantA__h85889[36] ^ shiftedMantB__h85890[36] ;
  assign x__h449903 = shiftedMantA__h85889[35] & shiftedMantB__h85890[35] ;
  assign x__h450085 = shiftedMantA__h85889[37] ^ shiftedMantB__h85890[37] ;
  assign x__h450183 = shiftedMantA__h85889[36] & shiftedMantB__h85890[36] ;
  assign x__h450365 = shiftedMantA__h85889[38] ^ shiftedMantB__h85890[38] ;
  assign x__h450463 = shiftedMantA__h85889[37] & shiftedMantB__h85890[37] ;
  assign x__h450645 = shiftedMantA__h85889[39] ^ shiftedMantB__h85890[39] ;
  assign x__h450743 = shiftedMantA__h85889[38] & shiftedMantB__h85890[38] ;
  assign x__h450925 = shiftedMantA__h85889[40] ^ shiftedMantB__h85890[40] ;
  assign x__h451023 = shiftedMantA__h85889[39] & shiftedMantB__h85890[39] ;
  assign x__h451205 = shiftedMantA__h85889[41] ^ shiftedMantB__h85890[41] ;
  assign x__h451303 = shiftedMantA__h85889[40] & shiftedMantB__h85890[40] ;
  assign x__h451485 = shiftedMantA__h85889[42] ^ shiftedMantB__h85890[42] ;
  assign x__h451583 = shiftedMantA__h85889[41] & shiftedMantB__h85890[41] ;
  assign x__h451765 = shiftedMantA__h85889[43] ^ shiftedMantB__h85890[43] ;
  assign x__h451863 = shiftedMantA__h85889[42] & shiftedMantB__h85890[42] ;
  assign x__h452045 = shiftedMantA__h85889[44] ^ shiftedMantB__h85890[44] ;
  assign x__h452143 = shiftedMantA__h85889[43] & shiftedMantB__h85890[43] ;
  assign x__h452325 = shiftedMantA__h85889[45] ^ shiftedMantB__h85890[45] ;
  assign x__h452423 = shiftedMantA__h85889[44] & shiftedMantB__h85890[44] ;
  assign x__h452605 = shiftedMantA__h85889[46] ^ shiftedMantB__h85890[46] ;
  assign x__h452703 = shiftedMantA__h85889[45] & shiftedMantB__h85890[45] ;
  assign x__h452885 = shiftedMantA__h85889[47] ^ shiftedMantB__h85890[47] ;
  assign x__h452983 = shiftedMantA__h85889[46] & shiftedMantB__h85890[46] ;
  assign x__h45890 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[9] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h46164 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[10] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h46261 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[9] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h46442 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h46539 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[10] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h46719 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h46816 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h46996 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h47093 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h47273 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h47370 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h47550 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h47647 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h50368 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[10] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h50642 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h50739 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[10] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h50920 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h51017 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h51197 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h51294 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h51474 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h51571 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h51751 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h51848 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h54841 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h55115 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h55212 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h55393 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h55490 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h55670 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h55767 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h55947 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h56044 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h59309 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h59583 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h59680 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h59861 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h59958 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h60138 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h60235 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h63772 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h64046 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h64143 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h64324 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h64421 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h68230 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h68504 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h68601 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h72683 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEXT_r_ETC___d824[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h77200 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[1] ^
	     rg_C[1] ;
  assign x__h77477 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[2] ^
	     rg_C[2] ;
  assign x__h77575 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[1] &
	     rg_C[1] ;
  assign x__h77758 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[3] ^
	     rg_C[3] ;
  assign x__h77856 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[2] &
	     rg_C[2] ;
  assign x__h78038 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[4] ^
	     rg_C[4] ;
  assign x__h78136 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[3] &
	     rg_C[3] ;
  assign x__h78318 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[5] ^
	     rg_C[5] ;
  assign x__h78416 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[4] &
	     rg_C[4] ;
  assign x__h78598 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[6] ^
	     rg_C[6] ;
  assign x__h78696 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[5] &
	     rg_C[5] ;
  assign x__h78878 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[7] ^
	     rg_C[7] ;
  assign x__h78976 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[6] &
	     rg_C[6] ;
  assign x__h79158 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[8] ^
	     rg_C[8] ;
  assign x__h79256 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[7] &
	     rg_C[7] ;
  assign x__h79438 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[9] ^
	     rg_C[9] ;
  assign x__h79536 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[8] &
	     rg_C[8] ;
  assign x__h79718 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[10] ^
	     rg_C[10] ;
  assign x__h79816 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[9] &
	     rg_C[9] ;
  assign x__h79998 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[11] ^
	     rg_C[11] ;
  assign x__h80096 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[10] &
	     rg_C[10] ;
  assign x__h80278 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[12] ^
	     rg_C[12] ;
  assign x__h80376 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[11] &
	     rg_C[11] ;
  assign x__h80558 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[13] ^
	     rg_C[13] ;
  assign x__h80656 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[12] &
	     rg_C[12] ;
  assign x__h80838 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[14] ^
	     rg_C[14] ;
  assign x__h80936 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[13] &
	     rg_C[13] ;
  assign x__h81118 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[15] ^
	     rg_C[15] ;
  assign x__h81216 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[14] &
	     rg_C[14] ;
  assign x__h81398 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[16] ^
	     rg_C[16] ;
  assign x__h81496 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[15] &
	     rg_C[15] ;
  assign x__h81678 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[17] ^
	     rg_C[17] ;
  assign x__h81776 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[16] &
	     rg_C[16] ;
  assign x__h81958 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[18] ^
	     rg_C[18] ;
  assign x__h82056 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[17] &
	     rg_C[17] ;
  assign x__h82238 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[19] ^
	     rg_C[19] ;
  assign x__h82336 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[18] &
	     rg_C[18] ;
  assign x__h82518 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[20] ^
	     rg_C[20] ;
  assign x__h82616 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[19] &
	     rg_C[19] ;
  assign x__h82798 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[21] ^
	     rg_C[21] ;
  assign x__h82896 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[20] &
	     rg_C[20] ;
  assign x__h83078 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[22] ^
	     rg_C[22] ;
  assign x__h83176 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[21] &
	     rg_C[21] ;
  assign x__h83358 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[23] ^
	     rg_C[23] ;
  assign x__h83456 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[22] &
	     rg_C[22] ;
  assign x__h83638 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[24] ^
	     rg_C[24] ;
  assign x__h83736 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[23] &
	     rg_C[23] ;
  assign x__h83918 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[25] ^
	     rg_C[25] ;
  assign x__h84016 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[24] &
	     rg_C[24] ;
  assign x__h84198 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[26] ^
	     rg_C[26] ;
  assign x__h84296 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[25] &
	     rg_C[25] ;
  assign x__h84478 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[27] ^
	     rg_C[27] ;
  assign x__h84576 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[26] &
	     rg_C[26] ;
  assign x__h84758 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[28] ^
	     rg_C[28] ;
  assign x__h84856 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[27] &
	     rg_C[27] ;
  assign x__h85038 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[29] ^
	     rg_C[29] ;
  assign x__h85136 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[28] &
	     rg_C[28] ;
  assign x__h85318 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[30] ^
	     rg_C[30] ;
  assign x__h85416 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[29] &
	     rg_C[29] ;
  assign x__h85598 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[31] ^
	     rg_C[31] ;
  assign x__h85696 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[30] &
	     rg_C[30] ;
  assign y__h14679 = x__h14775 | y__h14776 ;
  assign y__h14776 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT__ETC__q9[2] &
	     x__h14404 ;
  assign y__h14957 = x__h15053 | y__h15054 ;
  assign y__h15054 = y__h14679 & x__h14678 ;
  assign y__h15234 = x__h15330 | y__h15331 ;
  assign y__h15331 = y__h14957 & x__h14956 ;
  assign y__h15511 = x__h15607 | y__h15608 ;
  assign y__h15608 = y__h15234 & x__h15233 ;
  assign y__h15788 = x__h15884 | y__h15885 ;
  assign y__h15885 = y__h15511 & x__h15510 ;
  assign y__h16065 = x__h16161 | y__h16162 ;
  assign y__h16162 = y__h15788 & x__h15787 ;
  assign y__h16342 = x__h16438 | y__h16439 ;
  assign y__h16439 = y__h16065 & x__h16064 ;
  assign y__h16619 = x__h16715 | y__h16716 ;
  assign y__h16716 = y__h16342 & x__h16341 ;
  assign y__h16896 = x__h16992 | y__h16993 ;
  assign y__h16993 = y__h16619 & x__h16618 ;
  assign y__h17173 = x__h17269 | y__h17270 ;
  assign y__h17270 = y__h16896 & x__h16895 ;
  assign y__h17450 = x__h17546 | y__h17547 ;
  assign y__h17547 = y__h17173 & x__h17172 ;
  assign y__h17727 = x__h17823 | y__h17824 ;
  assign y__h17824 = y__h17450 & x__h17449 ;
  assign y__h18004 = x__h18100 | y__h18101 ;
  assign y__h18101 = y__h17727 & x__h17726 ;
  assign y__h19192 = x__h19288 | y__h19289 ;
  assign y__h19289 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SE_ETC__q11[3] &
	     x__h18917 ;
  assign y__h19470 = x__h19566 | y__h19567 ;
  assign y__h19567 = y__h19192 & x__h19191 ;
  assign y__h19747 = x__h19843 | y__h19844 ;
  assign y__h19844 = y__h19470 & x__h19469 ;
  assign y__h20024 = x__h20120 | y__h20121 ;
  assign y__h20121 = y__h19747 & x__h19746 ;
  assign y__h20301 = x__h20397 | y__h20398 ;
  assign y__h20398 = y__h20024 & x__h20023 ;
  assign y__h20578 = x__h20674 | y__h20675 ;
  assign y__h20675 = y__h20301 & x__h20300 ;
  assign y__h20855 = x__h20951 | y__h20952 ;
  assign y__h20952 = y__h20578 & x__h20577 ;
  assign y__h21132 = x__h21228 | y__h21229 ;
  assign y__h21229 = y__h20855 & x__h20854 ;
  assign y__h21409 = x__h21505 | y__h21506 ;
  assign y__h21506 = y__h21132 & x__h21131 ;
  assign y__h21686 = x__h21782 | y__h21783 ;
  assign y__h21783 = y__h21409 & x__h21408 ;
  assign y__h21963 = x__h22059 | y__h22060 ;
  assign y__h22060 = y__h21686 & x__h21685 ;
  assign y__h22240 = x__h22336 | y__h22337 ;
  assign y__h22337 = y__h21963 & x__h21962 ;
  assign y__h23700 = x__h23796 | y__h23797 ;
  assign y__h23797 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SE_ETC__q13[4] &
	     x__h23425 ;
  assign y__h23978 = x__h24074 | y__h24075 ;
  assign y__h24075 = y__h23700 & x__h23699 ;
  assign y__h24255 = x__h24351 | y__h24352 ;
  assign y__h24352 = y__h23978 & x__h23977 ;
  assign y__h24532 = x__h24628 | y__h24629 ;
  assign y__h24629 = y__h24255 & x__h24254 ;
  assign y__h24809 = x__h24905 | y__h24906 ;
  assign y__h24906 = y__h24532 & x__h24531 ;
  assign y__h25086 = x__h25182 | y__h25183 ;
  assign y__h25183 = y__h24809 & x__h24808 ;
  assign y__h25363 = x__h25459 | y__h25460 ;
  assign y__h25460 = y__h25086 & x__h25085 ;
  assign y__h25640 = x__h25736 | y__h25737 ;
  assign y__h25737 = y__h25363 & x__h25362 ;
  assign y__h25917 = x__h26013 | y__h26014 ;
  assign y__h26014 = y__h25640 & x__h25639 ;
  assign y__h26194 = x__h26290 | y__h26291 ;
  assign y__h26291 = y__h25917 & x__h25916 ;
  assign y__h26471 = x__h26567 | y__h26568 ;
  assign y__h26568 = y__h26194 & x__h26193 ;
  assign y__h28203 = x__h28299 | y__h28300 ;
  assign y__h28300 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SE_ETC__q15[5] &
	     x__h27928 ;
  assign y__h28481 = x__h28577 | y__h28578 ;
  assign y__h28578 = y__h28203 & x__h28202 ;
  assign y__h28758 = x__h28854 | y__h28855 ;
  assign y__h28855 = y__h28481 & x__h28480 ;
  assign y__h29035 = x__h29131 | y__h29132 ;
  assign y__h29132 = y__h28758 & x__h28757 ;
  assign y__h29312 = x__h29408 | y__h29409 ;
  assign y__h29409 = y__h29035 & x__h29034 ;
  assign y__h29589 = x__h29685 | y__h29686 ;
  assign y__h29686 = y__h29312 & x__h29311 ;
  assign y__h29866 = x__h29962 | y__h29963 ;
  assign y__h29963 = y__h29589 & x__h29588 ;
  assign y__h30143 = x__h30239 | y__h30240 ;
  assign y__h30240 = y__h29866 & x__h29865 ;
  assign y__h30420 = x__h30516 | y__h30517 ;
  assign y__h30517 = y__h30143 & x__h30142 ;
  assign y__h30697 = x__h30793 | y__h30794 ;
  assign y__h30794 = y__h30420 & x__h30419 ;
  assign y__h32701 = x__h32797 | y__h32798 ;
  assign y__h32798 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SE_ETC__q17[6] &
	     x__h32426 ;
  assign y__h32979 = x__h33075 | y__h33076 ;
  assign y__h33076 = y__h32701 & x__h32700 ;
  assign y__h33256 = x__h33352 | y__h33353 ;
  assign y__h33353 = y__h32979 & x__h32978 ;
  assign y__h33533 = x__h33629 | y__h33630 ;
  assign y__h33630 = y__h33256 & x__h33255 ;
  assign y__h33810 = x__h33906 | y__h33907 ;
  assign y__h33907 = y__h33533 & x__h33532 ;
  assign y__h34087 = x__h34183 | y__h34184 ;
  assign y__h34184 = y__h33810 & x__h33809 ;
  assign y__h34364 = x__h34460 | y__h34461 ;
  assign y__h34461 = y__h34087 & x__h34086 ;
  assign y__h34641 = x__h34737 | y__h34738 ;
  assign y__h34738 = y__h34364 & x__h34363 ;
  assign y__h34918 = x__h35014 | y__h35015 ;
  assign y__h349532 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[33] &
	     rg_A[0] ;
  assign y__h349809 = x__h349905 | y__h349906 ;
  assign y__h349906 = y__h349532 & x__h349531 ;
  assign y__h350086 = x__h350182 | y__h350183 ;
  assign y__h35015 = y__h34641 & x__h34640 ;
  assign y__h350183 = y__h349809 & x__h349808 ;
  assign y__h350363 = x__h350459 | y__h350460 ;
  assign y__h350460 = y__h350086 & x__h350085 ;
  assign y__h350640 = x__h350736 | y__h350737 ;
  assign y__h350737 = y__h350363 & x__h350362 ;
  assign y__h350917 = x__h351013 | y__h351014 ;
  assign y__h351014 = y__h350640 & x__h350639 ;
  assign y__h351194 = x__h351290 | y__h351291 ;
  assign y__h351291 = y__h350917 & x__h350916 ;
  assign y__h351471 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[40] |
	     y__h351568 ;
  assign y__h351568 = y__h351194 & x__h351193 ;
  assign y__h351748 =
	     y__h351471 &
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[41] ;
  assign y__h352025 =
	     y__h351748 &
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[42] ;
  assign y__h352302 =
	     y__h352025 &
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[43] ;
  assign y__h352579 =
	     y__h352302 &
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[44] ;
  assign y__h352856 =
	     y__h352579 &
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[45] ;
  assign y__h353133 =
	     y__h352856 &
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1097[46] ;
  assign y__h362805 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[34] &
	     rg_A[0] ;
  assign y__h363082 = x__h363178 | y__h363179 ;
  assign y__h363179 = y__h362805 & x__h362804 ;
  assign y__h363359 = x__h363455 | y__h363456 ;
  assign y__h363456 = y__h363082 & x__h363081 ;
  assign y__h363636 = x__h363732 | y__h363733 ;
  assign y__h363733 = y__h363359 & x__h363358 ;
  assign y__h363913 = x__h364009 | y__h364010 ;
  assign y__h364010 = y__h363636 & x__h363635 ;
  assign y__h364190 = x__h364286 | y__h364287 ;
  assign y__h364287 = y__h363913 & x__h363912 ;
  assign y__h364467 = x__h364563 | y__h364564 ;
  assign y__h364564 = y__h364190 & x__h364189 ;
  assign y__h364744 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[41] |
	     y__h364841 ;
  assign y__h364841 = y__h364467 & x__h364466 ;
  assign y__h365021 =
	     y__h364744 &
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[42] ;
  assign y__h365298 =
	     y__h365021 &
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[43] ;
  assign y__h365575 =
	     y__h365298 &
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[44] ;
  assign y__h365852 =
	     y__h365575 &
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[45] ;
  assign y__h366129 =
	     y__h365852 &
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1181[46] ;
  assign y__h37194 = x__h37290 | y__h37291 ;
  assign y__h37291 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SE_ETC__q19[7] &
	     x__h36919 ;
  assign y__h37472 = x__h37568 | y__h37569 ;
  assign y__h37569 = y__h37194 & x__h37193 ;
  assign y__h376073 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255[35] &
	     rg_A[0] ;
  assign y__h376350 = x__h376446 | y__h376447 ;
  assign y__h376447 = y__h376073 & x__h376072 ;
  assign y__h376627 = x__h376723 | y__h376724 ;
  assign y__h376724 = y__h376350 & x__h376349 ;
  assign y__h376904 = x__h377000 | y__h377001 ;
  assign y__h377001 = y__h376627 & x__h376626 ;
  assign y__h377181 = x__h377277 | y__h377278 ;
  assign y__h377278 = y__h376904 & x__h376903 ;
  assign y__h377458 = x__h377554 | y__h377555 ;
  assign y__h37749 = x__h37845 | y__h37846 ;
  assign y__h377555 = y__h377181 & x__h377180 ;
  assign y__h377735 = x__h377831 | y__h377832 ;
  assign y__h377832 = y__h377458 & x__h377457 ;
  assign y__h378012 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255[42] |
	     y__h378109 ;
  assign y__h378109 = y__h377735 & x__h377734 ;
  assign y__h378289 =
	     y__h378012 &
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255[43] ;
  assign y__h37846 = y__h37472 & x__h37471 ;
  assign y__h378566 =
	     y__h378289 &
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255[44] ;
  assign y__h378843 =
	     y__h378566 &
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255[45] ;
  assign y__h379120 =
	     y__h378843 &
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1255[46] ;
  assign y__h38026 = x__h38122 | y__h38123 ;
  assign y__h38123 = y__h37749 & x__h37748 ;
  assign y__h38303 = x__h38399 | y__h38400 ;
  assign y__h38400 = y__h38026 & x__h38025 ;
  assign y__h38580 = x__h38676 | y__h38677 ;
  assign y__h38677 = y__h38303 & x__h38302 ;
  assign y__h38857 = x__h38953 | y__h38954 ;
  assign y__h389336 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325[36] &
	     rg_A[0] ;
  assign y__h38954 = y__h38580 & x__h38579 ;
  assign y__h389613 = x__h389709 | y__h389710 ;
  assign y__h389710 = y__h389336 & x__h389335 ;
  assign y__h389890 = x__h389986 | y__h389987 ;
  assign y__h389987 = y__h389613 & x__h389612 ;
  assign y__h390167 = x__h390263 | y__h390264 ;
  assign y__h390264 = y__h389890 & x__h389889 ;
  assign y__h390444 = x__h390540 | y__h390541 ;
  assign y__h390541 = y__h390167 & x__h390166 ;
  assign y__h390721 = x__h390817 | y__h390818 ;
  assign y__h390818 = y__h390444 & x__h390443 ;
  assign y__h390998 = x__h391094 | y__h391095 ;
  assign y__h391095 = y__h390721 & x__h390720 ;
  assign y__h391275 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325[43] |
	     y__h391372 ;
  assign y__h39134 = x__h39230 | y__h39231 ;
  assign y__h391372 = y__h390998 & x__h390997 ;
  assign y__h391552 =
	     y__h391275 &
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325[44] ;
  assign y__h391829 =
	     y__h391552 &
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325[45] ;
  assign y__h392106 =
	     y__h391829 &
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1325[46] ;
  assign y__h39231 = y__h38857 & x__h38856 ;
  assign y__h402594 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1392[37] &
	     rg_A[0] ;
  assign y__h402871 = x__h402967 | y__h402968 ;
  assign y__h402968 = y__h402594 & x__h402593 ;
  assign y__h403148 = x__h403244 | y__h403245 ;
  assign y__h403245 = y__h402871 & x__h402870 ;
  assign y__h403425 = x__h403521 | y__h403522 ;
  assign y__h403522 = y__h403148 & x__h403147 ;
  assign y__h403702 = x__h403798 | y__h403799 ;
  assign y__h403799 = y__h403425 & x__h403424 ;
  assign y__h403979 = x__h404075 | y__h404076 ;
  assign y__h404076 = y__h403702 & x__h403701 ;
  assign y__h404256 = x__h404352 | y__h404353 ;
  assign y__h404353 = y__h403979 & x__h403978 ;
  assign y__h404533 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1392[44] |
	     y__h404630 ;
  assign y__h404630 = y__h404256 & x__h404255 ;
  assign y__h404810 =
	     y__h404533 &
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1392[45] ;
  assign y__h405087 =
	     y__h404810 &
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1392[46] ;
  assign y__h415847 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1455[38] &
	     rg_A[0] ;
  assign y__h416124 = x__h416220 | y__h416221 ;
  assign y__h416221 = y__h415847 & x__h415846 ;
  assign y__h416401 = x__h416497 | y__h416498 ;
  assign y__h416498 = y__h416124 & x__h416123 ;
  assign y__h416678 = x__h416774 | y__h416775 ;
  assign y__h416775 = y__h416401 & x__h416400 ;
  assign y__h41682 = x__h41778 | y__h41779 ;
  assign y__h416955 = x__h417051 | y__h417052 ;
  assign y__h417052 = y__h416678 & x__h416677 ;
  assign y__h417232 = x__h417328 | y__h417329 ;
  assign y__h417329 = y__h416955 & x__h416954 ;
  assign y__h417509 = x__h417605 | y__h417606 ;
  assign y__h417606 = y__h417232 & x__h417231 ;
  assign y__h417786 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1455[45] |
	     y__h417883 ;
  assign y__h41779 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SE_ETC__q21[8] &
	     x__h41407 ;
  assign y__h417883 = y__h417509 & x__h417508 ;
  assign y__h418063 =
	     y__h417786 &
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1455[46] ;
  assign y__h41960 = x__h42056 | y__h42057 ;
  assign y__h42057 = y__h41682 & x__h41681 ;
  assign y__h42237 = x__h42333 | y__h42334 ;
  assign y__h42334 = y__h41960 & x__h41959 ;
  assign y__h42514 = x__h42610 | y__h42611 ;
  assign y__h42611 = y__h42237 & x__h42236 ;
  assign y__h42791 = x__h42887 | y__h42888 ;
  assign y__h42888 = y__h42514 & x__h42513 ;
  assign y__h429095 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1515[39] &
	     rg_A[0] ;
  assign y__h429372 = x__h429468 | y__h429469 ;
  assign y__h429469 = y__h429095 & x__h429094 ;
  assign y__h429649 = x__h429745 | y__h429746 ;
  assign y__h429746 = y__h429372 & x__h429371 ;
  assign y__h429926 = x__h430022 | y__h430023 ;
  assign y__h430023 = y__h429649 & x__h429648 ;
  assign y__h430203 = x__h430299 | y__h430300 ;
  assign y__h430300 = y__h429926 & x__h429925 ;
  assign y__h430480 = x__h430576 | y__h430577 ;
  assign y__h430577 = y__h430203 & x__h430202 ;
  assign y__h43068 = x__h43164 | y__h43165 ;
  assign y__h430757 = x__h430853 | y__h430854 ;
  assign y__h430854 = y__h430480 & x__h430479 ;
  assign y__h431034 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1515[46] |
	     y__h431131 ;
  assign y__h431131 = y__h430757 & x__h430756 ;
  assign y__h43165 = y__h42791 & x__h42790 ;
  assign y__h432140 = x__h432235 | y__h432236 ;
  assign y__h432236 =
	     IF_rg_A_BIT_7_AND_rg_B_BIT_7_THEN_2_ELSE_0__q1[1] & x__h431868 ;
  assign y__h432415 = x__h432510 | y__h432511 ;
  assign y__h432511 = y__h432140 & x__h432139 ;
  assign y__h432689 = x__h432784 | y__h432785 ;
  assign y__h432785 = y__h432415 & x__h432414 ;
  assign y__h432963 = x__h433058 | y__h433059 ;
  assign y__h433059 = y__h432689 & x__h432688 ;
  assign y__h433237 = x__h433332 | y__h433333 ;
  assign y__h433333 = y__h432963 & x__h432962 ;
  assign y__h43345 = x__h43441 | y__h43442 ;
  assign y__h433511 = x__h433606 | y__h433607 ;
  assign y__h433607 = y__h433237 & x__h433236 ;
  assign y__h43442 = y__h43068 & x__h43067 ;
  assign y__h434434 =
	     IF_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__ETC__q3[1] &
	     x__h434161 ;
  assign y__h434709 = y__h434434 & x__h434433 ;
  assign y__h434983 = y__h434709 & x__h434708 ;
  assign y__h435257 = y__h434983 & x__h434982 ;
  assign y__h435531 = y__h435257 & x__h435256 ;
  assign y__h435805 = y__h435531 & x__h435530 ;
  assign y__h436729 =
	     IF_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1__ETC__q5[1] &
	     x__h436456 ;
  assign y__h437004 = y__h436729 & x__h436728 ;
  assign y__h437278 = y__h437004 & x__h437003 ;
  assign y__h437552 = y__h437278 & x__h437277 ;
  assign y__h437826 = y__h437552 & x__h437551 ;
  assign y__h438100 = y__h437826 & x__h437825 ;
  assign y__h440285 = x__h440382 | y__h440383 ;
  assign y__h440383 =
	     IF_shiftedMantA5889_BIT_0_AND_shiftedMantB5890_ETC__q47[1] &
	     x__h440007 ;
  assign y__h440566 = x__h440663 | y__h440664 ;
  assign y__h440664 = y__h440285 & x__h440284 ;
  assign y__h440846 = x__h440943 | y__h440944 ;
  assign y__h440944 = y__h440566 & x__h440565 ;
  assign y__h441126 = x__h441223 | y__h441224 ;
  assign y__h441224 = y__h440846 & x__h440845 ;
  assign y__h441406 = x__h441503 | y__h441504 ;
  assign y__h441504 = y__h441126 & x__h441125 ;
  assign y__h441686 = x__h441783 | y__h441784 ;
  assign y__h441784 = y__h441406 & x__h441405 ;
  assign y__h441966 = x__h442063 | y__h442064 ;
  assign y__h442064 = y__h441686 & x__h441685 ;
  assign y__h442246 = x__h442343 | y__h442344 ;
  assign y__h442344 = y__h441966 & x__h441965 ;
  assign y__h442526 = x__h442623 | y__h442624 ;
  assign y__h442624 = y__h442246 & x__h442245 ;
  assign y__h442806 = x__h442903 | y__h442904 ;
  assign y__h442904 = y__h442526 & x__h442525 ;
  assign y__h443086 = x__h443183 | y__h443184 ;
  assign y__h443184 = y__h442806 & x__h442805 ;
  assign y__h443366 = x__h443463 | y__h443464 ;
  assign y__h443464 = y__h443086 & x__h443085 ;
  assign y__h443646 = x__h443743 | y__h443744 ;
  assign y__h443744 = y__h443366 & x__h443365 ;
  assign y__h443926 = x__h444023 | y__h444024 ;
  assign y__h444024 = y__h443646 & x__h443645 ;
  assign y__h444206 = x__h444303 | y__h444304 ;
  assign y__h444304 = y__h443926 & x__h443925 ;
  assign y__h444486 = x__h444583 | y__h444584 ;
  assign y__h444584 = y__h444206 & x__h444205 ;
  assign y__h444766 = x__h444863 | y__h444864 ;
  assign y__h444864 = y__h444486 & x__h444485 ;
  assign y__h445046 = x__h445143 | y__h445144 ;
  assign y__h445144 = y__h444766 & x__h444765 ;
  assign y__h445326 = x__h445423 | y__h445424 ;
  assign y__h445424 = y__h445046 & x__h445045 ;
  assign y__h445606 = x__h445703 | y__h445704 ;
  assign y__h445704 = y__h445326 & x__h445325 ;
  assign y__h445886 = x__h445983 | y__h445984 ;
  assign y__h445984 = y__h445606 & x__h445605 ;
  assign y__h446166 = x__h446263 | y__h446264 ;
  assign y__h446264 = y__h445886 & x__h445885 ;
  assign y__h446446 = x__h446543 | y__h446544 ;
  assign y__h446544 = y__h446166 & x__h446165 ;
  assign y__h446726 = x__h446823 | y__h446824 ;
  assign y__h446824 = y__h446446 & x__h446445 ;
  assign y__h447006 = x__h447103 | y__h447104 ;
  assign y__h447104 = y__h446726 & x__h446725 ;
  assign y__h447286 = x__h447383 | y__h447384 ;
  assign y__h447384 = y__h447006 & x__h447005 ;
  assign y__h447566 = x__h447663 | y__h447664 ;
  assign y__h447664 = y__h447286 & x__h447285 ;
  assign y__h447846 = x__h447943 | y__h447944 ;
  assign y__h447944 = y__h447566 & x__h447565 ;
  assign y__h448126 = x__h448223 | y__h448224 ;
  assign y__h448224 = y__h447846 & x__h447845 ;
  assign y__h448406 = x__h448503 | y__h448504 ;
  assign y__h448504 = y__h448126 & x__h448125 ;
  assign y__h448686 = x__h448783 | y__h448784 ;
  assign y__h448784 = y__h448406 & x__h448405 ;
  assign y__h448966 = x__h449063 | y__h449064 ;
  assign y__h449064 = y__h448686 & x__h448685 ;
  assign y__h449246 = x__h449343 | y__h449344 ;
  assign y__h449344 = y__h448966 & x__h448965 ;
  assign y__h449526 = x__h449623 | y__h449624 ;
  assign y__h449624 = y__h449246 & x__h449245 ;
  assign y__h449806 = x__h449903 | y__h449904 ;
  assign y__h449904 = y__h449526 & x__h449525 ;
  assign y__h450086 = x__h450183 | y__h450184 ;
  assign y__h450184 = y__h449806 & x__h449805 ;
  assign y__h450366 = x__h450463 | y__h450464 ;
  assign y__h450464 = y__h450086 & x__h450085 ;
  assign y__h450646 = x__h450743 | y__h450744 ;
  assign y__h450744 = y__h450366 & x__h450365 ;
  assign y__h450926 = x__h451023 | y__h451024 ;
  assign y__h451024 = y__h450646 & x__h450645 ;
  assign y__h451206 = x__h451303 | y__h451304 ;
  assign y__h451304 = y__h450926 & x__h450925 ;
  assign y__h451486 = x__h451583 | y__h451584 ;
  assign y__h451584 = y__h451206 & x__h451205 ;
  assign y__h451766 = x__h451863 | y__h451864 ;
  assign y__h451864 = y__h451486 & x__h451485 ;
  assign y__h452046 = x__h452143 | y__h452144 ;
  assign y__h452144 = y__h451766 & x__h451765 ;
  assign y__h452326 = x__h452423 | y__h452424 ;
  assign y__h452424 = y__h452046 & x__h452045 ;
  assign y__h452606 = x__h452703 | y__h452704 ;
  assign y__h452704 = y__h452326 & x__h452325 ;
  assign y__h452886 = x__h452983 | y__h452984 ;
  assign y__h452984 = y__h452606 & x__h452605 ;
  assign y__h453854 =
	     IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC__q51[1] &
	     IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2056[1] ;
  assign y__h454132 =
	     y__h453854 &
	     IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2056[2] ;
  assign y__h454409 =
	     y__h454132 &
	     IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2056[3] ;
  assign y__h454686 =
	     y__h454409 &
	     IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2056[4] ;
  assign y__h454963 =
	     y__h454686 &
	     IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2056[5] ;
  assign y__h455240 =
	     y__h454963 &
	     IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d2056[6] ;
  assign y__h46165 = x__h46261 | y__h46262 ;
  assign y__h46262 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SE_ETC__q23[9] &
	     x__h45890 ;
  assign y__h46443 = x__h46539 | y__h46540 ;
  assign y__h46540 = y__h46165 & x__h46164 ;
  assign y__h46720 = x__h46816 | y__h46817 ;
  assign y__h46817 = y__h46443 & x__h46442 ;
  assign y__h46997 = x__h47093 | y__h47094 ;
  assign y__h47094 = y__h46720 & x__h46719 ;
  assign y__h47274 = x__h47370 | y__h47371 ;
  assign y__h47371 = y__h46997 & x__h46996 ;
  assign y__h47551 = x__h47647 | y__h47648 ;
  assign y__h47648 = y__h47274 & x__h47273 ;
  assign y__h50643 = x__h50739 | y__h50740 ;
  assign y__h50740 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SE_ETC__q25[10] &
	     x__h50368 ;
  assign y__h50921 = x__h51017 | y__h51018 ;
  assign y__h51018 = y__h50643 & x__h50642 ;
  assign y__h51198 = x__h51294 | y__h51295 ;
  assign y__h51295 = y__h50921 & x__h50920 ;
  assign y__h51475 = x__h51571 | y__h51572 ;
  assign y__h51572 = y__h51198 & x__h51197 ;
  assign y__h51752 = x__h51848 | y__h51849 ;
  assign y__h51849 = y__h51475 & x__h51474 ;
  assign y__h55116 = x__h55212 | y__h55213 ;
  assign y__h55213 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SE_ETC__q27[11] &
	     x__h54841 ;
  assign y__h55394 = x__h55490 | y__h55491 ;
  assign y__h55491 = y__h55116 & x__h55115 ;
  assign y__h55671 = x__h55767 | y__h55768 ;
  assign y__h55768 = y__h55394 & x__h55393 ;
  assign y__h55948 = x__h56044 | y__h56045 ;
  assign y__h56045 = y__h55671 & x__h55670 ;
  assign y__h59584 = x__h59680 | y__h59681 ;
  assign y__h59681 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEX_ETC__q29[12] &
	     x__h59309 ;
  assign y__h59862 = x__h59958 | y__h59959 ;
  assign y__h59959 = y__h59584 & x__h59583 ;
  assign y__h60139 = x__h60235 | y__h60236 ;
  assign y__h60236 = y__h59862 & x__h59861 ;
  assign y__h64047 = x__h64143 | y__h64144 ;
  assign y__h64144 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEX_ETC__q31[13] &
	     x__h63772 ;
  assign y__h64325 = x__h64421 | y__h64422 ;
  assign y__h64422 = y__h64047 & x__h64046 ;
  assign y__h68505 = x__h68601 | y__h68602 ;
  assign y__h68602 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEX_ETC__q33[14] &
	     x__h68230 ;
  assign y__h77478 = x__h77575 | y__h77576 ;
  assign y__h77576 =
	     IF_SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_I_ETC__q38[1] &
	     x__h77200 ;
  assign y__h77759 = x__h77856 | y__h77857 ;
  assign y__h77857 = y__h77478 & x__h77477 ;
  assign y__h78039 = x__h78136 | y__h78137 ;
  assign y__h78137 = y__h77759 & x__h77758 ;
  assign y__h78319 = x__h78416 | y__h78417 ;
  assign y__h78417 = y__h78039 & x__h78038 ;
  assign y__h78599 = x__h78696 | y__h78697 ;
  assign y__h78697 = y__h78319 & x__h78318 ;
  assign y__h78879 = x__h78976 | y__h78977 ;
  assign y__h78977 = y__h78599 & x__h78598 ;
  assign y__h79159 = x__h79256 | y__h79257 ;
  assign y__h79257 = y__h78879 & x__h78878 ;
  assign y__h79439 = x__h79536 | y__h79537 ;
  assign y__h79537 = y__h79159 & x__h79158 ;
  assign y__h79719 = x__h79816 | y__h79817 ;
  assign y__h79817 = y__h79439 & x__h79438 ;
  assign y__h79999 = x__h80096 | y__h80097 ;
  assign y__h80097 = y__h79719 & x__h79718 ;
  assign y__h80279 = x__h80376 | y__h80377 ;
  assign y__h80377 = y__h79999 & x__h79998 ;
  assign y__h80559 = x__h80656 | y__h80657 ;
  assign y__h80657 = y__h80279 & x__h80278 ;
  assign y__h80839 = x__h80936 | y__h80937 ;
  assign y__h80937 = y__h80559 & x__h80558 ;
  assign y__h81119 = x__h81216 | y__h81217 ;
  assign y__h81217 = y__h80839 & x__h80838 ;
  assign y__h81399 = x__h81496 | y__h81497 ;
  assign y__h81497 = y__h81119 & x__h81118 ;
  assign y__h81679 = x__h81776 | y__h81777 ;
  assign y__h81777 = y__h81399 & x__h81398 ;
  assign y__h81959 = x__h82056 | y__h82057 ;
  assign y__h82057 = y__h81679 & x__h81678 ;
  assign y__h82239 = x__h82336 | y__h82337 ;
  assign y__h82337 = y__h81959 & x__h81958 ;
  assign y__h82519 = x__h82616 | y__h82617 ;
  assign y__h82617 = y__h82239 & x__h82238 ;
  assign y__h82799 = x__h82896 | y__h82897 ;
  assign y__h82897 = y__h82519 & x__h82518 ;
  assign y__h83079 = x__h83176 | y__h83177 ;
  assign y__h83177 = y__h82799 & x__h82798 ;
  assign y__h83359 = x__h83456 | y__h83457 ;
  assign y__h83457 = y__h83079 & x__h83078 ;
  assign y__h83639 = x__h83736 | y__h83737 ;
  assign y__h83737 = y__h83359 & x__h83358 ;
  assign y__h83919 = x__h84016 | y__h84017 ;
  assign y__h84017 = y__h83639 & x__h83638 ;
  assign y__h84199 = x__h84296 | y__h84297 ;
  assign y__h84297 = y__h83919 & x__h83918 ;
  assign y__h84479 = x__h84576 | y__h84577 ;
  assign y__h84577 = y__h84199 & x__h84198 ;
  assign y__h84759 = x__h84856 | y__h84857 ;
  assign y__h84857 = y__h84479 & x__h84478 ;
  assign y__h85039 = x__h85136 | y__h85137 ;
  assign y__h85137 = y__h84759 & x__h84758 ;
  assign y__h85319 = x__h85416 | y__h85417 ;
  assign y__h85417 = y__h85039 & x__h85038 ;
  assign y__h85599 = x__h85696 | y__h85697 ;
  assign y__h85697 = y__h85319 & x__h85318 ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        rg_A <= `BSV_ASSIGNMENT_DELAY 16'd0;
	rg_B <= `BSV_ASSIGNMENT_DELAY 16'd0;
	rg_C <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rg_out_fp <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rg_out_int <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rg_select <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (rg_A_EN) rg_A <= `BSV_ASSIGNMENT_DELAY rg_A_D_IN;
	if (rg_B_EN) rg_B <= `BSV_ASSIGNMENT_DELAY rg_B_D_IN;
	if (rg_C_EN) rg_C <= `BSV_ASSIGNMENT_DELAY rg_C_D_IN;
	if (rg_out_fp_EN) rg_out_fp <= `BSV_ASSIGNMENT_DELAY rg_out_fp_D_IN;
	if (rg_out_int_EN)
	  rg_out_int <= `BSV_ASSIGNMENT_DELAY rg_out_int_D_IN;
	if (rg_select_EN) rg_select <= `BSV_ASSIGNMENT_DELAY rg_select_D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    rg_A = 16'hAAAA;
    rg_B = 16'hAAAA;
    rg_C = 32'hAAAAAAAA;
    rg_out_fp = 32'hAAAAAAAA;
    rg_out_int = 32'hAAAAAAAA;
    rg_select = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mac

