{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730935899027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730935899027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 20:31:38 2024 " "Processing started: Wed Nov 06 20:31:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730935899027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730935899027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ParteE -c ParteE " "Command: quartus_map --read_settings_files=on --write_settings_files=off ParteE -c ParteE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730935899028 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1730935899392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dato.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dato.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dato-bdf_type " "Found design unit 1: dato-bdf_type" {  } { { "dato.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/dato.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730935899734 ""} { "Info" "ISGN_ENTITY_NAME" "1 dato " "Found entity 1: dato" {  } { { "dato.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/dato.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730935899734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730935899734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dir-bdf_type " "Found design unit 1: dir-bdf_type" {  } { { "dir.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/dir.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730935899736 ""} { "Info" "ISGN_ENTITY_NAME" "1 dir " "Found entity 1: dir" {  } { { "dir.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/dir.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730935899736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730935899736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "partee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file partee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParteE-rtl " "Found design unit 1: ParteE-rtl" {  } { { "ParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730935899739 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParteE " "Found entity 1: ParteE" {  } { { "ParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730935899739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730935899739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tspartee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tspartee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tsParteE-behavior " "Found design unit 1: tsParteE-behavior" {  } { { "tsParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/tsParteE.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730935899742 ""} { "Info" "ISGN_ENTITY_NAME" "1 tsParteE " "Found entity 1: tsParteE" {  } { { "tsParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/tsParteE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730935899742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730935899742 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ParteE " "Elaborating entity \"ParteE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730935899773 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ParteE.vhd(71) " "VHDL Process Statement warning at ParteE.vhd(71): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1730935899774 "|ParteE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hda ParteE.vhd(120) " "VHDL Process Statement warning at ParteE.vhd(120): inferring latch(es) for signal or variable \"hda\", which holds its previous value in one or more paths through the process" {  } { { "ParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1730935899774 "|ParteE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hdi ParteE.vhd(120) " "VHDL Process Statement warning at ParteE.vhd(120): inferring latch(es) for signal or variable \"hdi\", which holds its previous value in one or more paths through the process" {  } { { "ParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1730935899774 "|ParteE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "acko ParteE.vhd(120) " "VHDL Process Statement warning at ParteE.vhd(120): inferring latch(es) for signal or variable \"acko\", which holds its previous value in one or more paths through the process" {  } { { "ParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1730935899774 "|ParteE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rs ParteE.vhd(120) " "VHDL Process Statement warning at ParteE.vhd(120): inferring latch(es) for signal or variable \"rs\", which holds its previous value in one or more paths through the process" {  } { { "ParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1730935899774 "|ParteE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs ParteE.vhd(120) " "Inferred latch for \"rs\" at ParteE.vhd(120)" {  } { { "ParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730935899774 "|ParteE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acko ParteE.vhd(120) " "Inferred latch for \"acko\" at ParteE.vhd(120)" {  } { { "ParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730935899774 "|ParteE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hdi ParteE.vhd(120) " "Inferred latch for \"hdi\" at ParteE.vhd(120)" {  } { { "ParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730935899774 "|ParteE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hda ParteE.vhd(120) " "Inferred latch for \"hda\" at ParteE.vhd(120)" {  } { { "ParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730935899774 "|ParteE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dir dir:dir_inst " "Elaborating entity \"dir\" for hierarchy \"dir:dir_inst\"" {  } { { "ParteE.vhd" "dir_inst" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730935899775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dato dato:dato_inst " "Elaborating entity \"dato\" for hierarchy \"dato:dato_inst\"" {  } { { "ParteE.vhd" "dato_inst" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730935899777 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DFF_inst17 dato.vhd(45) " "VHDL Signal Declaration warning at dato.vhd(45): used implicit default value for signal \"DFF_inst17\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dato.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/dato.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730935899777 "|ParteE|dato:dato_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DFF_inst22 dato.vhd(50) " "Verilog HDL or VHDL warning at dato.vhd(50): object \"DFF_inst22\" assigned a value but never read" {  } { { "dato.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/dato.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730935899777 "|ParteE|dato:dato_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DFF_inst18 dato.vhd(135) " "VHDL Process Statement warning at dato.vhd(135): inferring latch(es) for signal or variable \"DFF_inst18\", which holds its previous value in one or more paths through the process" {  } { { "dato.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/dato.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1730935899778 "|ParteE|dato:dato_inst"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs " "Latch rs has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.st " "Ports D and ENA on the latch are fed by the same signal state.st" {  } { { "ParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1730935900113 ""}  } { { "ParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1730935900113 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1730935900223 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1730935900431 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730935900431 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1730935900459 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1730935900459 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1730935900459 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1730935900459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730935900475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 20:31:40 2024 " "Processing ended: Wed Nov 06 20:31:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730935900475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730935900475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730935900475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730935900475 ""}
