//! this is mostly a copy/paste from F407, so nothing really works

const std = @import("std");
const micro = @import("microzig");
pub const cpu = micro.cpu;
pub const interrupt = micro.interrupt;
pub const chip = micro.chip;
pub const peripherals = micro.chip.peripherals;
pub const GPIOA = peripherals.GPIOA;
pub const GPIOB = peripherals.GPIOB;
pub const GPIOC = peripherals.GPIOC;
pub const TIM1 = peripherals.TIM1;
pub const RCC = peripherals.RCC;
pub const FLASH = peripherals.FLASH;
pub const PWR = peripherals.PWR;
pub const ADC1 = peripherals.ADC1;
pub const C_ADC = peripherals.C_ADC;
pub const USART2 = peripherals.USART2;
pub const DBG = peripherals.DBG;

pub const clock_config = struct { //
    var PLLM: u6 = undefined;
    var PLLN: u9 = undefined;
    var PLLP: u2 = undefined;
    var AHB_Psc: u4 = 0;
    var APB1_Psc: APBPrescaler = .{.TWO};
};

pub const pll_src_mux = enum(u1) { HSI = 0, HSE = 1 };
pub const state = enum(u1) { OFF = 0, ON = 1 };
pub const APBPrescaler = enum(u3) { TWO = 0b100, FOUR = 0b101 };
pub const _RCC = struct {};

// pub const IRQn_Type = enum(u8) {
//     //******  Cortex-M4 Processor Exceptions Numbers ****************************************************************/
//     //   NonMaskableInt_IRQn         = -14,    /*!< 2 Non Maskable Interrupt                                          */
//     //   MemoryManagement_IRQn       = -12,    /*!< 4 Cortex-M4 Memory Management Interrupt                           */
//     //   BusFault_IRQn               = -11,    /*!< 5 Cortex-M4 Bus Fault Interrupt                                   */
//     //   UsageFault_IRQn             = -10,    /*!< 6 Cortex-M4 Usage Fault Interrupt                                 */
//     //   SVCall_IRQn                 = -5,     /*!< 11 Cortex-M4 SV Call Interrupt                                    */
//     //   DebugMonitor_IRQn           = -4,     /*!< 12 Cortex-M4 Debug Monitor Interrupt                              */
//     //   PendSV_IRQn                 = -2,     /*!< 14 Cortex-M4 Pend SV Interrupt                                    */
//     //   SysTick_IRQn                = -1,     /*!< 15 Cortex-M4 System Tick Interrupt                                */
//     //******  STM32 specific Interrupt Numbers **********************************************************************/
//     WWDG_IRQn = 0, //*!< Window WatchDog Interrupt                                         */
//     PVD_IRQn = 1, //*!< PVD through EXTI Line detection Interrupt                         */
//     TAMP_STAMP_IRQn = 2, //*!< Tamper and TimeStamp interrupts through the EXTI line             */
//     RTC_WKUP_IRQn = 3, //*!< RTC Wakeup interrupt through the EXTI line                        */
//     FLASH_IRQn = 4, //*!< FLASH global Interrupt                                            */
//     RCC_IRQn = 5, //*!< RCC global Interrupt                                              */
//     EXTI0_IRQn = 6, //*!< EXTI Line0 Interrupt                                              */
//     EXTI1_IRQn = 7, //*!< EXTI Line1 Interrupt                                              */
//     EXTI2_IRQn = 8, //*!< EXTI Line2 Interrupt                                              */
//     EXTI3_IRQn = 9, //*!< EXTI Line3 Interrupt                                              */
//     EXTI4_IRQn = 10, //*!< EXTI Line4 Interrupt                                              */
//     DMA1_Stream0_IRQn = 11, //*!< DMA1 Stream 0 global Interrupt                                    */
//     DMA1_Stream1_IRQn = 12, //*!< DMA1 Stream 1 global Interrupt                                    */
//     DMA1_Stream2_IRQn = 13, //*!< DMA1 Stream 2 global Interrupt                                    */
//     DMA1_Stream3_IRQn = 14, //*!< DMA1 Stream 3 global Interrupt                                    */
//     DMA1_Stream4_IRQn = 15, //*!< DMA1 Stream 4 global Interrupt                                    */
//     DMA1_Stream5_IRQn = 16, //*!< DMA1 Stream 5 global Interrupt                                    */
//     DMA1_Stream6_IRQn = 17, //*!< DMA1 Stream 6 global Interrupt                                    */
//     ADC_IRQn = 18, //*!< ADC1, ADC2 and ADC3 global Interrupts                             */
//     EXTI9_5_IRQn = 23, //*!< External Line[9:5] Interrupts                                     */
//     TIM1_BRK_TIM9_IRQn = 24, //*!< TIM1 Break interrupt and TIM9 global interrupt                    */
//     TIM1_UP_TIM10_IRQn = 25, //*!< TIM1 Update Interrupt and TIM10 global interrupt                  */
//     TIM1_TRG_COM_TIM11_IRQn = 26, //*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */
//     TIM1_CC_IRQn = 27, //*!< TIM1 Capture Compare Interrupt                                    */
//     TIM2_IRQn = 28, //*!< TIM2 global Interrupt                                             */
//     TIM3_IRQn = 29, //*!< TIM3 global Interrupt                                             */
//     TIM4_IRQn = 30, //*!< TIM4 global Interrupt                                             */
//     I2C1_EV_IRQn = 31, //*!< I2C1 Event Interrupt                                              */
//     I2C1_ER_IRQn = 32, //*!< I2C1 Error Interrupt                                              */
//     I2C2_EV_IRQn = 33, //*!< I2C2 Event Interrupt                                              */
//     I2C2_ER_IRQn = 34, //*!< I2C2 Error Interrupt                                              */
//     SPI1_IRQn = 35, //*!< SPI1 global Interrupt                                             */
//     SPI2_IRQn = 36, //*!< SPI2 global Interrupt                                             */
//     USART1_IRQn = 37, //*!< USART1 global Interrupt                                           */
//     USART2_IRQn = 38, //*!< USART2 global Interrupt                                           */
//     EXTI15_10_IRQn = 40, //*!< External Line[15:10] Interrupts                                   */
//     RTC_Alarm_IRQn = 41, //*!< RTC Alarm (A and B) through EXTI Line Interrupt                   */
//     OTG_FS_WKUP_IRQn = 42, //*!< USB OTG FS Wakeup through EXTI line interrupt                     */
//     DMA1_Stream7_IRQn = 47, //*!< DMA1 Stream7 Interrupt                                            */
//     SDIO_IRQn = 49, //*!< SDIO global Interrupt                                             */
//     TIM5_IRQn = 50, //*!< TIM5 global Interrupt                                             */
//     SPI3_IRQn = 51, //*!< SPI3 global Interrupt                                             */
//     DMA2_Stream0_IRQn = 56, //*!< DMA2 Stream 0 global Interrupt                                    */
//     DMA2_Stream1_IRQn = 57, //*!< DMA2 Stream 1 global Interrupt                                    */
//     DMA2_Stream2_IRQn = 58, //*!< DMA2 Stream 2 global Interrupt                                    */
//     DMA2_Stream3_IRQn = 59, //*!< DMA2 Stream 3 global Interrupt                                    */
//     DMA2_Stream4_IRQn = 60, //*!< DMA2 Stream 4 global Interrupt                                    */
//     OTG_FS_IRQn = 67, //*!< USB OTG FS global Interrupt                                       */
//     DMA2_Stream5_IRQn = 68, //*!< DMA2 Stream 5 global interrupt                                    */
//     DMA2_Stream6_IRQn = 69, //*!< DMA2 Stream 6 global interrupt                                    */
//     DMA2_Stream7_IRQn = 70, //*!< DMA2 Stream 7 global interrupt                                    */
//     USART6_IRQn = 71, //*!< USART6 global interrupt                                           */
//     I2C3_EV_IRQn = 72, //*!< I2C3 event interrupt                                              */
//     I2C3_ER_IRQn = 73, //*!< I2C3 error interrupt                                              */
//     FPU_IRQn = 81, //*!< FPU global interrupt                                              */
//     SPI4_IRQn = 84, //*!< SPI4 global Interrupt                                              */
// };
