
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 2.07

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     6    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ _576_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.09    0.29 ^ _576_/X (sky130_fd_sc_hd__and2_1)
                                         _002_ (net)
                  0.04    0.00    0.29 ^ counter[2]$_SDFFE_PN0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.29   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter[2]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: deadtime[3] (input port clocked by core_clock)
Endpoint: pwm_n_reg[2]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.01    0.00    0.00    0.20 ^ deadtime[3] (in)
                                         deadtime[3] (net)
                  0.00    0.00    0.20 ^ _502_/A (sky130_fd_sc_hd__inv_1)
     4    0.01    0.06    0.05    0.25 v _502_/Y (sky130_fd_sc_hd__inv_1)
                                         _262_ (net)
                  0.06    0.00    0.25 v _737_/A (sky130_fd_sc_hd__ha_1)
     2    0.00    0.06    0.29    0.54 ^ _737_/SUM (sky130_fd_sc_hd__ha_1)
                                         _264_ (net)
                  0.06    0.00    0.54 ^ _508_/A (sky130_fd_sc_hd__inv_1)
     6    0.01    0.07    0.08    0.62 v _508_/Y (sky130_fd_sc_hd__inv_1)
                                         _033_ (net)
                  0.07    0.00    0.62 v _509_/A1 (sky130_fd_sc_hd__a21o_1)
     2    0.00    0.04    0.17    0.79 v _509_/X (sky130_fd_sc_hd__a21o_1)
                                         _034_ (net)
                  0.04    0.00    0.79 v _514_/A2 (sky130_fd_sc_hd__a22oi_1)
     2    0.01    0.32    0.30    1.09 ^ _514_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _039_ (net)
                  0.32    0.00    1.09 ^ _551_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.08    0.11    1.20 v _551_/Y (sky130_fd_sc_hd__nand2_1)
                                         _067_ (net)
                  0.08    0.00    1.20 v _552_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.09    0.16    1.36 v _552_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _276_ (net)
                  0.09    0.00    1.36 v _790_/B (sky130_fd_sc_hd__ha_1)
     2    0.00    0.06    0.29    1.66 ^ _790_/SUM (sky130_fd_sc_hd__ha_1)
                                         _389_ (net)
                  0.06    0.00    1.66 ^ _668_/B (sky130_fd_sc_hd__nand4_1)
     2    0.00    0.08    0.09    1.74 v _668_/Y (sky130_fd_sc_hd__nand4_1)
                                         _163_ (net)
                  0.08    0.00    1.74 v _669_/B (sky130_fd_sc_hd__or4b_2)
     2    0.00    0.11    0.65    2.39 v _669_/X (sky130_fd_sc_hd__or4b_2)
                                         _164_ (net)
                  0.11    0.00    2.39 v _687_/A2 (sky130_fd_sc_hd__a311o_1)
     1    0.00    0.05    0.32    2.72 v _687_/X (sky130_fd_sc_hd__a311o_1)
                                         _182_ (net)
                  0.05    0.00    2.72 v _688_/A3 (sky130_fd_sc_hd__a31oi_1)
     1    0.00    0.10    0.14    2.86 ^ _688_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _010_ (net)
                  0.10    0.00    2.86 ^ pwm_n_reg[2]$_SDFF_PN0_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.86   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ pwm_n_reg[2]$_SDFF_PN0_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.07    4.93   library setup time
                                  4.93   data required time
-----------------------------------------------------------------------------
                                  4.93   data required time
                                 -2.86   data arrival time
-----------------------------------------------------------------------------
                                  2.07   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: deadtime[3] (input port clocked by core_clock)
Endpoint: pwm_n_reg[2]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.01    0.00    0.00    0.20 ^ deadtime[3] (in)
                                         deadtime[3] (net)
                  0.00    0.00    0.20 ^ _502_/A (sky130_fd_sc_hd__inv_1)
     4    0.01    0.06    0.05    0.25 v _502_/Y (sky130_fd_sc_hd__inv_1)
                                         _262_ (net)
                  0.06    0.00    0.25 v _737_/A (sky130_fd_sc_hd__ha_1)
     2    0.00    0.06    0.29    0.54 ^ _737_/SUM (sky130_fd_sc_hd__ha_1)
                                         _264_ (net)
                  0.06    0.00    0.54 ^ _508_/A (sky130_fd_sc_hd__inv_1)
     6    0.01    0.07    0.08    0.62 v _508_/Y (sky130_fd_sc_hd__inv_1)
                                         _033_ (net)
                  0.07    0.00    0.62 v _509_/A1 (sky130_fd_sc_hd__a21o_1)
     2    0.00    0.04    0.17    0.79 v _509_/X (sky130_fd_sc_hd__a21o_1)
                                         _034_ (net)
                  0.04    0.00    0.79 v _514_/A2 (sky130_fd_sc_hd__a22oi_1)
     2    0.01    0.32    0.30    1.09 ^ _514_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _039_ (net)
                  0.32    0.00    1.09 ^ _551_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.08    0.11    1.20 v _551_/Y (sky130_fd_sc_hd__nand2_1)
                                         _067_ (net)
                  0.08    0.00    1.20 v _552_/B (sky130_fd_sc_hd__xnor2_1)
     3    0.01    0.09    0.16    1.36 v _552_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _276_ (net)
                  0.09    0.00    1.36 v _790_/B (sky130_fd_sc_hd__ha_1)
     2    0.00    0.06    0.29    1.66 ^ _790_/SUM (sky130_fd_sc_hd__ha_1)
                                         _389_ (net)
                  0.06    0.00    1.66 ^ _668_/B (sky130_fd_sc_hd__nand4_1)
     2    0.00    0.08    0.09    1.74 v _668_/Y (sky130_fd_sc_hd__nand4_1)
                                         _163_ (net)
                  0.08    0.00    1.74 v _669_/B (sky130_fd_sc_hd__or4b_2)
     2    0.00    0.11    0.65    2.39 v _669_/X (sky130_fd_sc_hd__or4b_2)
                                         _164_ (net)
                  0.11    0.00    2.39 v _687_/A2 (sky130_fd_sc_hd__a311o_1)
     1    0.00    0.05    0.32    2.72 v _687_/X (sky130_fd_sc_hd__a311o_1)
                                         _182_ (net)
                  0.05    0.00    2.72 v _688_/A3 (sky130_fd_sc_hd__a31oi_1)
     1    0.00    0.10    0.14    2.86 ^ _688_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _010_ (net)
                  0.10    0.00    2.86 ^ pwm_n_reg[2]$_SDFF_PN0_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.86   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ pwm_n_reg[2]$_SDFF_PN0_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.07    4.93   library setup time
                                  4.93   data required time
-----------------------------------------------------------------------------
                                  4.93   data required time
                                 -2.86   data arrival time
-----------------------------------------------------------------------------
                                  2.07   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.19e-04   3.77e-06   1.14e-10   1.23e-04  32.2%
Combinational          1.38e-04   1.21e-04   1.44e-09   2.59e-04  67.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.58e-04   1.25e-04   1.56e-09   3.82e-04 100.0%
                          67.4%      32.6%       0.0%
