/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire [18:0] celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [22:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [12:0] celloutsig_0_31z;
  reg [12:0] celloutsig_0_33z;
  wire celloutsig_0_39z;
  wire [6:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_42z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [9:0] celloutsig_0_4z;
  wire [15:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_47z = ~celloutsig_0_42z[2];
  assign celloutsig_0_28z = ~celloutsig_0_18z;
  assign celloutsig_1_1z = ~((in_data[103] | celloutsig_1_0z) & (celloutsig_1_0z | in_data[106]));
  assign celloutsig_1_9z = ~((celloutsig_1_6z[1] | celloutsig_1_0z) & (celloutsig_1_2z[8] | celloutsig_1_0z));
  assign celloutsig_1_16z = ~((celloutsig_1_7z[5] | celloutsig_1_6z[0]) & (celloutsig_1_9z | celloutsig_1_0z));
  assign celloutsig_0_21z = ~((celloutsig_0_11z[15] | celloutsig_0_10z[6]) & (celloutsig_0_5z[1] | celloutsig_0_14z[2]));
  assign celloutsig_0_2z = ~((celloutsig_0_1z[13] | celloutsig_0_0z) & (celloutsig_0_1z[0] | in_data[6]));
  assign celloutsig_0_39z = celloutsig_0_4z[0] | ~(celloutsig_0_18z);
  assign celloutsig_1_12z = celloutsig_1_3z | celloutsig_1_11z[4];
  assign celloutsig_1_2z = { in_data[132:121], celloutsig_1_0z } / { 1'h1, in_data[126:115] };
  assign celloutsig_1_6z = in_data[114:112] / { 1'h1, in_data[182], celloutsig_1_4z };
  assign celloutsig_0_3z = celloutsig_0_1z[13:7] / { 1'h1, in_data[64:59] };
  assign celloutsig_0_5z = { celloutsig_0_1z[15:7], celloutsig_0_3z } / { 1'h1, celloutsig_0_1z[20:6] };
  assign celloutsig_0_6z = { celloutsig_0_1z[18:14], celloutsig_0_2z, celloutsig_0_2z } / { 1'h1, celloutsig_0_4z[5:0] };
  assign celloutsig_0_24z = celloutsig_0_4z[5:1] / { 1'h1, celloutsig_0_16z[5:2] };
  assign celloutsig_0_0z = in_data[33:19] == in_data[62:48];
  assign celloutsig_1_18z = { celloutsig_1_2z[8:0], celloutsig_1_1z, celloutsig_1_4z } == { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_6z[5:1], celloutsig_0_4z } == in_data[92:78];
  assign celloutsig_0_48z = { in_data[30:24], celloutsig_0_23z, celloutsig_0_31z, celloutsig_0_6z, celloutsig_0_39z, celloutsig_0_21z, celloutsig_0_28z } && { celloutsig_0_5z[7:0], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[160:157] && in_data[116:113];
  assign celloutsig_1_3z = celloutsig_1_2z[6:3] && { in_data[142], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_22z = celloutsig_0_1z[21:8] && in_data[60:47];
  assign celloutsig_1_10z = celloutsig_1_1z ? { celloutsig_1_2z[10:5], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_9z } : { celloutsig_1_7z[9:1], 1'h0, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_1z = celloutsig_0_0z ? in_data[57:35] : { in_data[91:70], 1'h0 };
  assign celloutsig_0_31z = celloutsig_0_4z[2] ? { celloutsig_0_11z[3:2], celloutsig_0_28z, celloutsig_0_4z[9:3], 1'h1, celloutsig_0_4z[1:0] } : { celloutsig_0_11z[17:6], celloutsig_0_25z };
  assign celloutsig_1_7z = ~ celloutsig_1_2z;
  assign celloutsig_1_8z = ~ celloutsig_1_2z[7:2];
  assign celloutsig_0_10z = ~ { in_data[87:82], celloutsig_0_3z };
  assign celloutsig_0_12z = ~ in_data[17:4];
  assign celloutsig_0_14z = ~ { celloutsig_0_3z[6:4], celloutsig_0_9z };
  assign celloutsig_0_20z = ~ in_data[31:22];
  assign celloutsig_0_4z = { celloutsig_0_3z[5:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } | in_data[12:3];
  assign celloutsig_0_8z = in_data[69:62] | { celloutsig_0_5z[1], celloutsig_0_6z };
  assign celloutsig_0_16z = { celloutsig_0_12z[9], celloutsig_0_6z } | { celloutsig_0_11z[3:1], celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_1_4z = celloutsig_1_3z & celloutsig_1_1z;
  assign celloutsig_1_5z = celloutsig_1_4z & in_data[185];
  assign celloutsig_1_19z = celloutsig_1_12z & celloutsig_1_16z;
  assign celloutsig_0_18z = celloutsig_0_1z[14] & celloutsig_0_5z[11];
  assign celloutsig_0_23z = celloutsig_0_10z[1] & celloutsig_0_14z[3];
  assign celloutsig_0_25z = celloutsig_0_8z[3] & celloutsig_0_22z;
  assign celloutsig_0_42z = celloutsig_0_33z[11:7] << celloutsig_0_6z[5:1];
  assign celloutsig_1_11z = { celloutsig_1_7z[3:0], celloutsig_1_8z, celloutsig_1_1z } << celloutsig_1_10z[11:1];
  assign celloutsig_0_11z = { celloutsig_0_5z[3:1], celloutsig_0_5z } << { celloutsig_0_1z[9:8], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_30z = celloutsig_0_20z[4:1] << celloutsig_0_24z[3:0];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_33z = 13'h0000;
    else if (clkin_data[0]) celloutsig_0_33z = { in_data[44:41], celloutsig_0_14z, celloutsig_0_28z, celloutsig_0_30z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
