TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE    1

       1                    ;******************************************************************************
       2                    ;* TI ARM G3 C/C++ Codegen                                          Unix v20.2.4.LTS *
       3                    ;* Date/Time created: Fri Apr  2 00:57:45 2021                                *
       4                    ;******************************************************************************
       5                            .compiler_opts --abi=eabi --arm_vmrs_si_workaround=off --code_state=16 --diag_wrap=off --embed
       6 00000000                   .thumb
       7                    
       8                    $C$DW$CU        .dwtag  DW_TAG_compile_unit
       9                            .dwattr $C$DW$CU, DW_AT_name("../MPU9250/inv_mpu.c")
      10                            .dwattr $C$DW$CU, DW_AT_producer("TI TI ARM G3 C/C++ Codegen Unix v20.2.4.LTS Copyright (c) 19
      11                            .dwattr $C$DW$CU, DW_AT_TI_version(0x01)
      12                            .dwattr $C$DW$CU, DW_AT_comp_dir("/home/merdak/KOLTEST/TIV10/Quad/Debug")
      13                            .global reg
      14 00000000                   .sect   ".const:reg"
      15                            .align  1
      16                            .elfsym reg,SYM_SIZE(42)
      17 00000000           reg:
      18 00000000 00000075          .bits           0x75,8
      19                                            ; reg.who_am_i @ 0
      20 00000000 00001975          .bits           0x19,8
      21                                            ; reg.rate_div @ 8
      22 00000000 001A1975          .bits           0x1a,8
      23                                            ; reg.lpf @ 16
      24 00000000 0C1A1975          .bits           0xc,8
      25                                            ; reg.prod_id @ 24
      26 00000004 0000006A          .bits           0x6a,8
      27                                            ; reg.user_ctrl @ 32
      28 00000004 0000236A          .bits           0x23,8
      29                                            ; reg.fifo_en @ 40
      30 00000004 001B236A          .bits           0x1b,8
      31                                            ; reg.gyro_cfg @ 48
      32 00000004 1C1B236A          .bits           0x1c,8
      33                                            ; reg.accel_cfg @ 56
      34 00000008 0000001D          .bits           0x1d,8
      35                                            ; reg.accel_cfg2 @ 64
      36 00000008 00001E1D          .bits           0x1e,8
      37                                            ; reg.lp_accel_odr @ 72
      38 00000008 001F1E1D          .bits           0x1f,8
      39                                            ; reg.motion_thr @ 80
      40 00000008 201F1E1D          .bits           0x20,8
      41                                            ; reg.motion_dur @ 88
      42 0000000c 00000072          .bits           0x72,8
      43                                            ; reg.fifo_count_h @ 96
      44 0000000c 00007472          .bits           0x74,8
      45                                            ; reg.fifo_r_w @ 104
      46 0000000c 00437472          .bits           0x43,8
      47                                            ; reg.raw_gyro @ 112
      48 0000000c 3B437472          .bits           0x3b,8
      49                                            ; reg.raw_accel @ 120
      50 00000010 00000041          .bits           0x41,8
      51                                            ; reg.temp @ 128
      52 00000010 00003841          .bits           0x38,8
      53                                            ; reg.int_enable @ 136
      54 00000010 00393841          .bits           0x39,8
      55                                            ; reg.dmp_int_status @ 144
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE    2

      56 00000010 3A393841          .bits           0x3a,8
      57                                            ; reg.int_status @ 152
      58 00000014 00000069          .bits           0x69,8
      59                                            ; reg.accel_intel @ 160
      60 00000014 00006B69          .bits           0x6b,8
      61                                            ; reg.pwr_mgmt_1 @ 168
      62 00000014 006C6B69          .bits           0x6c,8
      63                                            ; reg.pwr_mgmt_2 @ 176
      64 00000014 376C6B69          .bits           0x37,8
      65                                            ; reg.int_pin_cfg @ 184
      66 00000018 0000006F          .bits           0x6f,8
      67                                            ; reg.mem_r_w @ 192
      68 00000018 0000776F          .bits           0x77,8
      69                                            ; reg.accel_offs @ 200
      70 00000018 0024776F          .bits           0x24,8
      71                                            ; reg.i2c_mst @ 208
      72 00000018 6D24776F          .bits           0x6d,8
      73                                            ; reg.bank_sel @ 216
      74 0000001c 0000006E          .bits           0x6e,8
      75                                            ; reg.mem_start_addr @ 224
      76 0000001c 0000706E          .bits           0x70,8
      77                                            ; reg.prgm_start_h @ 232
      78 0000001c 0025706E          .bits           0x25,8
      79                                            ; reg.s0_addr @ 240
      80 0000001c 2625706E          .bits           0x26,8
      81                                            ; reg.s0_reg @ 248
      82 00000020 00000027          .bits           0x27,8
      83                                            ; reg.s0_ctrl @ 256
      84 00000020 00002827          .bits           0x28,8
      85                                            ; reg.s1_addr @ 264
      86 00000020 00292827          .bits           0x29,8
      87                                            ; reg.s1_reg @ 272
      88 00000020 2A292827          .bits           0x2a,8
      89                                            ; reg.s1_ctrl @ 280
      90 00000024 00000034          .bits           0x34,8
      91                                            ; reg.s4_ctrl @ 288
      92 00000024 00006334          .bits           0x63,8
      93                                            ; reg.s0_do @ 296
      94 00000024 00646334          .bits           0x64,8
      95                                            ; reg.s1_do @ 304
      96 00000024 67646334          .bits           0x67,8
      97                                            ; reg.i2c_delay_ctrl @ 312
      98 00000028 00000049          .bits           0x49,8
      99                                            ; reg.raw_compass @ 320
     100 00000028 00000049          .bits           0,8
     101                    
     102                    
     103                    $C$DW$1 .dwtag  DW_TAG_variable
     104                            .dwattr $C$DW$1, DW_AT_name("reg")
     105                            .dwattr $C$DW$1, DW_AT_TI_symbol_name("reg")
     106                            .dwattr $C$DW$1, DW_AT_location[DW_OP_addr reg]
     107                            .dwattr $C$DW$1, DW_AT_type(*$C$DW$T$129)
     108                            .dwattr $C$DW$1, DW_AT_external
     109                            .dwattr $C$DW$1, DW_AT_decl_file("../MPU9250/inv_mpu.c")
     110                            .dwattr $C$DW$1, DW_AT_decl_line(0x1d9)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE    3

     111                            .dwattr $C$DW$1, DW_AT_decl_column(0x19)
     112                    
     113                            .global hw
     114 00000000                   .sect   ".const:hw"
     115                            .align  2
     116                            .elfsym hw,SYM_SIZE(14)
     117 00000000           hw:
     118 00000000 00000068          .bits           0x68,8
     119                                            ; hw.addr @ 0
     120 00000000 00000068          .bits           0,8
     121                    
     122 00000000 04000068          .bits           0x400,16
     123                                            ; hw.max_fifo @ 16
     124 00000004 00000080          .bits           0x80,8
     125                                            ; hw.num_reg @ 32
     126 00000004 00000080          .bits           0,8
     127                    
     128 00000004 01410080          .bits           0x141,16
     129                                            ; hw.temp_sens @ 48
     130 00000008 00000000          .bits           0,16
     131                                            ; hw.temp_offset @ 64
     132 00000008 01000000          .bits           0x100,16
     133                                            ; hw.bank_size @ 80
     134 0000000c 00001333          .bits           0x1333,16
     135                                            ; hw.compass_fsr @ 96
     136                    
     137                    $C$DW$2 .dwtag  DW_TAG_variable
     138                            .dwattr $C$DW$2, DW_AT_name("hw")
     139                            .dwattr $C$DW$2, DW_AT_TI_symbol_name("hw")
     140                            .dwattr $C$DW$2, DW_AT_location[DW_OP_addr hw]
     141                            .dwattr $C$DW$2, DW_AT_type(*$C$DW$T$131)
     142                            .dwattr $C$DW$2, DW_AT_external
     143                            .dwattr $C$DW$2, DW_AT_decl_file("../MPU9250/inv_mpu.c")
     144                            .dwattr $C$DW$2, DW_AT_decl_line(0x206)
     145                            .dwattr $C$DW$2, DW_AT_decl_column(0x13)
     146                    
     147                            .global test
     148 00000000                   .sect   ".const:test"
     149                            .align  4
     150                            .elfsym test,SYM_SIZE(48)
     151 00000000           test:
     152 00000000 00000083          .bits           0x83,32
     153                                            ; test.gyro_sens @ 0
     154 00000004 00004000          .bits           0x4000,32
     155                                            ; test.accel_sens @ 32
     156 00000008 00000000          .bits           0,8
     157                                            ; test.reg_rate_div @ 64
     158 00000008 00000200          .bits           0x2,8
     159                                            ; test.reg_lpf @ 72
     160 00000008 00000200          .bits           0,8
     161                                            ; test.reg_gyro_fsr @ 80
     162 00000008 00000200          .bits           0,8
     163                                            ; test.reg_accel_fsr @ 88
     164 0000000c 000000C8          .bits           0xc8,16
     165                                            ; test.wait_ms @ 96
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE    4

     166 0000000c 00C800C8          .bits           0xc8,8
     167                                            ; test.packet_thresh @ 112
     168 0000000c 00C800C8          .bits           0,8
     169                    
     170 00000010 41A00000          .word   041a00000h      ; test.min_dps @ 128 (20)
     171 00000014 42700000          .word   042700000h      ; test.max_dps @ 160 (60)
     172 00000018 3F000000          .word   03f000000h      ; test.max_gyro_var @ 192 (0.5)
     173 0000001c 3E666666          .word   03e666666h      ; test.min_g @ 224 (0.22499999403953552246)
     174 00000020 3F2CCCCD          .word   03f2ccccdh      ; test.max_g @ 256 (0.67500001192092895508)
     175 00000024 3F000000          .word   03f000000h      ; test.max_accel_var @ 288 (0.5)
     176 00000028 3F000000          .word   03f000000h      ; test.max_g_offset @ 320 (0.5)
     177 0000002c 0000000A          .bits           0xa,16
     178                                            ; test.sample_wait_ms @ 352
     179 0000002c 0000000A          .bits           0,16
     180                    
     181                    
     182                    $C$DW$3 .dwtag  DW_TAG_variable
     183                            .dwattr $C$DW$3, DW_AT_name("test")
     184                            .dwattr $C$DW$3, DW_AT_TI_symbol_name("test")
     185                            .dwattr $C$DW$3, DW_AT_location[DW_OP_addr test]
     186                            .dwattr $C$DW$3, DW_AT_type(*$C$DW$T$133)
     187                            .dwattr $C$DW$3, DW_AT_external
     188                            .dwattr $C$DW$3, DW_AT_decl_file("../MPU9250/inv_mpu.c")
     189                            .dwattr $C$DW$3, DW_AT_decl_line(0x212)
     190                            .dwattr $C$DW$3, DW_AT_decl_column(0x15)
     191                    
     192                            .global st
     193 00000000                   .sect   ".data:st", RW
     194                            .align  4
     195                            .elfsym st,SYM_SIZE(56)
     196 00000000           st:
     197 00000000 00000000!         .bits   reg,32          ; st.reg @ 0
     198 00000004 00000000!         .bits   hw,32           ; st.hw @ 32
     199 00000008 00000000          .bits           0,8
     200                                            ; st.chip_cfg.gyro_fsr @ 64
     201 00000009                   .space  43
     202 00000034 00000000!         .bits   test,32         ; st.test @ 416
     203                    
     204                    $C$DW$4 .dwtag  DW_TAG_variable
     205                            .dwattr $C$DW$4, DW_AT_name("st")
     206                            .dwattr $C$DW$4, DW_AT_TI_symbol_name("st")
     207                            .dwattr $C$DW$4, DW_AT_location[DW_OP_addr st]
     208                            .dwattr $C$DW$4, DW_AT_type(*$C$DW$T$135)
     209                            .dwattr $C$DW$4, DW_AT_external
     210                            .dwattr $C$DW$4, DW_AT_decl_file("../MPU9250/inv_mpu.c")
     211                            .dwattr $C$DW$4, DW_AT_decl_line(0x225)
     212                            .dwattr $C$DW$4, DW_AT_decl_column(0x15)
     213                    
     214                            .global mpu
     215                            .common mpu,220,4
     216                    $C$DW$5 .dwtag  DW_TAG_variable
     217                            .dwattr $C$DW$5, DW_AT_name("mpu")
     218                            .dwattr $C$DW$5, DW_AT_TI_symbol_name("mpu")
     219                            .dwattr $C$DW$5, DW_AT_location[DW_OP_addr mpu]
     220                            .dwattr $C$DW$5, DW_AT_type(*$C$DW$T$139)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE    5

     221                            .dwattr $C$DW$5, DW_AT_external
     222                            .dwattr $C$DW$5, DW_AT_decl_file("../MPU9250/inv_mpu.c")
     223                            .dwattr $C$DW$5, DW_AT_decl_line(0x28a)
     224                            .dwattr $C$DW$5, DW_AT_decl_column(0x07)
     225                    
     226                            .global mpu_err
     227 00000000                   .data
     228                            .align  4
     229                            .elfsym mpu_err,SYM_SIZE(4)
     230 00000000           mpu_err:
     231 00000000 00000000          .bits           0,32
     232                                            ; mpu_err @ 0
     233                    
     234                    $C$DW$6 .dwtag  DW_TAG_variable
     235                            .dwattr $C$DW$6, DW_AT_name("mpu_err")
     236                            .dwattr $C$DW$6, DW_AT_TI_symbol_name("mpu_err")
     237                            .dwattr $C$DW$6, DW_AT_location[DW_OP_addr mpu_err]
     238                            .dwattr $C$DW$6, DW_AT_type(*$C$DW$T$10)
     239                            .dwattr $C$DW$6, DW_AT_external
     240                            .dwattr $C$DW$6, DW_AT_decl_file("../MPU9250/inv_mpu.c")
     241                            .dwattr $C$DW$6, DW_AT_decl_line(0x6e2)
     242                            .dwattr $C$DW$6, DW_AT_decl_column(0x05)
     243                    
     244 00000000                   .sect   ".const:mpu_6500_st_tb"
     245                            .align  2
     246                            .elfsym mpu_6500_st_tb,SYM_SIZE(512)
     247 00000000           mpu_6500_st_tb:
     248 00000000 00000A3C          .bits           0xa3c,16
     249                                            ; mpu_6500_st_tb[0] @ 0
     250 00000000 0A560A3C          .bits           0xa56,16
     251                                            ; mpu_6500_st_tb[1] @ 16
     252 00000004 00000A70          .bits           0xa70,16
     253                                            ; mpu_6500_st_tb[2] @ 32
     254 00000004 0A8B0A70          .bits           0xa8b,16
     255                                            ; mpu_6500_st_tb[3] @ 48
     256 00000008 00000AA6          .bits           0xaa6,16
     257                                            ; mpu_6500_st_tb[4] @ 64
     258 00000008 0AC10AA6          .bits           0xac1,16
     259                                            ; mpu_6500_st_tb[5] @ 80
     260 0000000c 00000ADD          .bits           0xadd,16
     261                                            ; mpu_6500_st_tb[6] @ 96
     262 0000000c 0AF80ADD          .bits           0xaf8,16
     263                                            ; mpu_6500_st_tb[7] @ 112
     264 00000010 00000B15          .bits           0xb15,16
     265                                            ; mpu_6500_st_tb[8] @ 128
     266 00000010 0B310B15          .bits           0xb31,16
     267                                            ; mpu_6500_st_tb[9] @ 144
     268 00000014 00000B4E          .bits           0xb4e,16
     269                                            ; mpu_6500_st_tb[10] @ 160
     270 00000014 0B6B0B4E          .bits           0xb6b,16
     271                                            ; mpu_6500_st_tb[11] @ 176
     272 00000018 00000B88          .bits           0xb88,16
     273                                            ; mpu_6500_st_tb[12] @ 192
     274 00000018 0BA50B88          .bits           0xba5,16
     275                                            ; mpu_6500_st_tb[13] @ 208
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE    6

     276 0000001c 00000BC3          .bits           0xbc3,16
     277                                            ; mpu_6500_st_tb[14] @ 224
     278 0000001c 0BE10BC3          .bits           0xbe1,16
     279                                            ; mpu_6500_st_tb[15] @ 240
     280 00000020 00000C00          .bits           0xc00,16
     281                                            ; mpu_6500_st_tb[16] @ 256
     282 00000020 0C1E0C00          .bits           0xc1e,16
     283                                            ; mpu_6500_st_tb[17] @ 272
     284 00000024 00000C3D          .bits           0xc3d,16
     285                                            ; mpu_6500_st_tb[18] @ 288
     286 00000024 0C5D0C3D          .bits           0xc5d,16
     287                                            ; mpu_6500_st_tb[19] @ 304
     288 00000028 00000C7C          .bits           0xc7c,16
     289                                            ; mpu_6500_st_tb[20] @ 320
     290 00000028 0C9C0C7C          .bits           0xc9c,16
     291                                            ; mpu_6500_st_tb[21] @ 336
     292 0000002c 00000CBD          .bits           0xcbd,16
     293                                            ; mpu_6500_st_tb[22] @ 352
     294 0000002c 0CDD0CBD          .bits           0xcdd,16
     295                                            ; mpu_6500_st_tb[23] @ 368
     296 00000030 00000CFE          .bits           0xcfe,16
     297                                            ; mpu_6500_st_tb[24] @ 384
     298 00000030 0D1F0CFE          .bits           0xd1f,16
     299                                            ; mpu_6500_st_tb[25] @ 400
     300 00000034 00000D41          .bits           0xd41,16
     301                                            ; mpu_6500_st_tb[26] @ 416
     302 00000034 0D630D41          .bits           0xd63,16
     303                                            ; mpu_6500_st_tb[27] @ 432
     304 00000038 00000D85          .bits           0xd85,16
     305                                            ; mpu_6500_st_tb[28] @ 448
     306 00000038 0DA80D85          .bits           0xda8,16
     307                                            ; mpu_6500_st_tb[29] @ 464
     308 0000003c 00000DCB          .bits           0xdcb,16
     309                                            ; mpu_6500_st_tb[30] @ 480
     310 0000003c 0DEE0DCB          .bits           0xdee,16
     311                                            ; mpu_6500_st_tb[31] @ 496
     312 00000040 00000E12          .bits           0xe12,16
     313                                            ; mpu_6500_st_tb[32] @ 512
     314 00000040 0E360E12          .bits           0xe36,16
     315                                            ; mpu_6500_st_tb[33] @ 528
     316 00000044 00000E5A          .bits           0xe5a,16
     317                                            ; mpu_6500_st_tb[34] @ 544
     318 00000044 0E7F0E5A          .bits           0xe7f,16
     319                                            ; mpu_6500_st_tb[35] @ 560
     320 00000048 00000EA4          .bits           0xea4,16
     321                                            ; mpu_6500_st_tb[36] @ 576
     322 00000048 0ECA0EA4          .bits           0xeca,16
     323                                            ; mpu_6500_st_tb[37] @ 592
     324 0000004c 00000EEF          .bits           0xeef,16
     325                                            ; mpu_6500_st_tb[38] @ 608
     326 0000004c 0F160EEF          .bits           0xf16,16
     327                                            ; mpu_6500_st_tb[39] @ 624
     328 00000050 00000F3C          .bits           0xf3c,16
     329                                            ; mpu_6500_st_tb[40] @ 640
     330 00000050 0F630F3C          .bits           0xf63,16
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE    7

     331                                            ; mpu_6500_st_tb[41] @ 656
     332 00000054 00000F8B          .bits           0xf8b,16
     333                                            ; mpu_6500_st_tb[42] @ 672
     334 00000054 0FB30F8B          .bits           0xfb3,16
     335                                            ; mpu_6500_st_tb[43] @ 688
     336 00000058 00000FDB          .bits           0xfdb,16
     337                                            ; mpu_6500_st_tb[44] @ 704
     338 00000058 10030FDB          .bits           0x1003,16
     339                                            ; mpu_6500_st_tb[45] @ 720
     340 0000005c 0000102C          .bits           0x102c,16
     341                                            ; mpu_6500_st_tb[46] @ 736
     342 0000005c 1056102C          .bits           0x1056,16
     343                                            ; mpu_6500_st_tb[47] @ 752
     344 00000060 00001080          .bits           0x1080,16
     345                                            ; mpu_6500_st_tb[48] @ 768
     346 00000060 10AA1080          .bits           0x10aa,16
     347                                            ; mpu_6500_st_tb[49] @ 784
     348 00000064 000010D4          .bits           0x10d4,16
     349                                            ; mpu_6500_st_tb[50] @ 800
     350 00000064 110010D4          .bits           0x1100,16
     351                                            ; mpu_6500_st_tb[51] @ 816
     352 00000068 0000112B          .bits           0x112b,16
     353                                            ; mpu_6500_st_tb[52] @ 832
     354 00000068 1157112B          .bits           0x1157,16
     355                                            ; mpu_6500_st_tb[53] @ 848
     356 0000006c 00001183          .bits           0x1183,16
     357                                            ; mpu_6500_st_tb[54] @ 864
     358 0000006c 11B01183          .bits           0x11b0,16
     359                                            ; mpu_6500_st_tb[55] @ 880
     360 00000070 000011DE          .bits           0x11de,16
     361                                            ; mpu_6500_st_tb[56] @ 896
     362 00000070 120B11DE          .bits           0x120b,16
     363                                            ; mpu_6500_st_tb[57] @ 912
     364 00000074 00001239          .bits           0x1239,16
     365                                            ; mpu_6500_st_tb[58] @ 928
     366 00000074 12681239          .bits           0x1268,16
     367                                            ; mpu_6500_st_tb[59] @ 944
     368 00000078 00001297          .bits           0x1297,16
     369                                            ; mpu_6500_st_tb[60] @ 960
     370 00000078 12C71297          .bits           0x12c7,16
     371                                            ; mpu_6500_st_tb[61] @ 976
     372 0000007c 000012F7          .bits           0x12f7,16
     373                                            ; mpu_6500_st_tb[62] @ 992
     374 0000007c 132712F7          .bits           0x1327,16
     375                                            ; mpu_6500_st_tb[63] @ 1008
     376 00000080 00001359          .bits           0x1359,16
     377                                            ; mpu_6500_st_tb[64] @ 1024
     378 00000080 138A1359          .bits           0x138a,16
     379                                            ; mpu_6500_st_tb[65] @ 1040
     380 00000084 000013BC          .bits           0x13bc,16
     381                                            ; mpu_6500_st_tb[66] @ 1056
     382 00000084 13EF13BC          .bits           0x13ef,16
     383                                            ; mpu_6500_st_tb[67] @ 1072
     384 00000088 00001422          .bits           0x1422,16
     385                                            ; mpu_6500_st_tb[68] @ 1088
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE    8

     386 00000088 14551422          .bits           0x1455,16
     387                                            ; mpu_6500_st_tb[69] @ 1104
     388 0000008c 00001489          .bits           0x1489,16
     389                                            ; mpu_6500_st_tb[70] @ 1120
     390 0000008c 14BE1489          .bits           0x14be,16
     391                                            ; mpu_6500_st_tb[71] @ 1136
     392 00000090 000014F3          .bits           0x14f3,16
     393                                            ; mpu_6500_st_tb[72] @ 1152
     394 00000090 152914F3          .bits           0x1529,16
     395                                            ; mpu_6500_st_tb[73] @ 1168
     396 00000094 0000155F          .bits           0x155f,16
     397                                            ; mpu_6500_st_tb[74] @ 1184
     398 00000094 1595155F          .bits           0x1595,16
     399                                            ; mpu_6500_st_tb[75] @ 1200
     400 00000098 000015CD          .bits           0x15cd,16
     401                                            ; mpu_6500_st_tb[76] @ 1216
     402 00000098 160415CD          .bits           0x1604,16
     403                                            ; mpu_6500_st_tb[77] @ 1232
     404 0000009c 0000163D          .bits           0x163d,16
     405                                            ; mpu_6500_st_tb[78] @ 1248
     406 0000009c 1676163D          .bits           0x1676,16
     407                                            ; mpu_6500_st_tb[79] @ 1264
     408 000000a0 000016AF          .bits           0x16af,16
     409                                            ; mpu_6500_st_tb[80] @ 1280
     410 000000a0 16E916AF          .bits           0x16e9,16
     411                                            ; mpu_6500_st_tb[81] @ 1296
     412 000000a4 00001724          .bits           0x1724,16
     413                                            ; mpu_6500_st_tb[82] @ 1312
     414 000000a4 175F1724          .bits           0x175f,16
     415                                            ; mpu_6500_st_tb[83] @ 1328
     416 000000a8 0000179B          .bits           0x179b,16
     417                                            ; mpu_6500_st_tb[84] @ 1344
     418 000000a8 17D8179B          .bits           0x17d8,16
     419                                            ; mpu_6500_st_tb[85] @ 1360
     420 000000ac 00001815          .bits           0x1815,16
     421                                            ; mpu_6500_st_tb[86] @ 1376
     422 000000ac 18521815          .bits           0x1852,16
     423                                            ; mpu_6500_st_tb[87] @ 1392
     424 000000b0 00001891          .bits           0x1891,16
     425                                            ; mpu_6500_st_tb[88] @ 1408
     426 000000b0 18CF1891          .bits           0x18cf,16
     427                                            ; mpu_6500_st_tb[89] @ 1424
     428 000000b4 0000190F          .bits           0x190f,16
     429                                            ; mpu_6500_st_tb[90] @ 1440
     430 000000b4 194F190F          .bits           0x194f,16
     431                                            ; mpu_6500_st_tb[91] @ 1456
     432 000000b8 00001990          .bits           0x1990,16
     433                                            ; mpu_6500_st_tb[92] @ 1472
     434 000000b8 19D11990          .bits           0x19d1,16
     435                                            ; mpu_6500_st_tb[93] @ 1488
     436 000000bc 00001A13          .bits           0x1a13,16
     437                                            ; mpu_6500_st_tb[94] @ 1504
     438 000000bc 1A561A13          .bits           0x1a56,16
     439                                            ; mpu_6500_st_tb[95] @ 1520
     440 000000c0 00001A9A          .bits           0x1a9a,16
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE    9

     441                                            ; mpu_6500_st_tb[96] @ 1536
     442 000000c0 1ADE1A9A          .bits           0x1ade,16
     443                                            ; mpu_6500_st_tb[97] @ 1552
     444 000000c4 00001B22          .bits           0x1b22,16
     445                                            ; mpu_6500_st_tb[98] @ 1568
     446 000000c4 1B681B22          .bits           0x1b68,16
     447                                            ; mpu_6500_st_tb[99] @ 1584
     448 000000c8 00001BAE          .bits           0x1bae,16
     449                                            ; mpu_6500_st_tb[100] @ 1600
     450 000000c8 1BF51BAE          .bits           0x1bf5,16
     451                                            ; mpu_6500_st_tb[101] @ 1616
     452 000000cc 00001C3D          .bits           0x1c3d,16
     453                                            ; mpu_6500_st_tb[102] @ 1632
     454 000000cc 1C851C3D          .bits           0x1c85,16
     455                                            ; mpu_6500_st_tb[103] @ 1648
     456 000000d0 00001CCE          .bits           0x1cce,16
     457                                            ; mpu_6500_st_tb[104] @ 1664
     458 000000d0 1D181CCE          .bits           0x1d18,16
     459                                            ; mpu_6500_st_tb[105] @ 1680
     460 000000d4 00001D62          .bits           0x1d62,16
     461                                            ; mpu_6500_st_tb[106] @ 1696
     462 000000d4 1DAD1D62          .bits           0x1dad,16
     463                                            ; mpu_6500_st_tb[107] @ 1712
     464 000000d8 00001DF9          .bits           0x1df9,16
     465                                            ; mpu_6500_st_tb[108] @ 1728
     466 000000d8 1E461DF9          .bits           0x1e46,16
     467                                            ; mpu_6500_st_tb[109] @ 1744
     468 000000dc 00001E94          .bits           0x1e94,16
     469                                            ; mpu_6500_st_tb[110] @ 1760
     470 000000dc 1EE21E94          .bits           0x1ee2,16
     471                                            ; mpu_6500_st_tb[111] @ 1776
     472 000000e0 00001F31          .bits           0x1f31,16
     473                                            ; mpu_6500_st_tb[112] @ 1792
     474 000000e0 1F811F31          .bits           0x1f81,16
     475                                            ; mpu_6500_st_tb[113] @ 1808
     476 000000e4 00001FD1          .bits           0x1fd1,16
     477                                            ; mpu_6500_st_tb[114] @ 1824
     478 000000e4 20231FD1          .bits           0x2023,16
     479                                            ; mpu_6500_st_tb[115] @ 1840
     480 000000e8 00002075          .bits           0x2075,16
     481                                            ; mpu_6500_st_tb[116] @ 1856
     482 000000e8 20C82075          .bits           0x20c8,16
     483                                            ; mpu_6500_st_tb[117] @ 1872
     484 000000ec 0000211C          .bits           0x211c,16
     485                                            ; mpu_6500_st_tb[118] @ 1888
     486 000000ec 2171211C          .bits           0x2171,16
     487                                            ; mpu_6500_st_tb[119] @ 1904
     488 000000f0 000021C7          .bits           0x21c7,16
     489                                            ; mpu_6500_st_tb[120] @ 1920
     490 000000f0 221D21C7          .bits           0x221d,16
     491                                            ; mpu_6500_st_tb[121] @ 1936
     492 000000f4 00002274          .bits           0x2274,16
     493                                            ; mpu_6500_st_tb[122] @ 1952
     494 000000f4 22CD2274          .bits           0x22cd,16
     495                                            ; mpu_6500_st_tb[123] @ 1968
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   10

     496 000000f8 00002326          .bits           0x2326,16
     497                                            ; mpu_6500_st_tb[124] @ 1984
     498 000000f8 23802326          .bits           0x2380,16
     499                                            ; mpu_6500_st_tb[125] @ 2000
     500 000000fc 000023DA          .bits           0x23da,16
     501                                            ; mpu_6500_st_tb[126] @ 2016
     502 000000fc 243623DA          .bits           0x2436,16
     503                                            ; mpu_6500_st_tb[127] @ 2032
     504 00000100 00002493          .bits           0x2493,16
     505                                            ; mpu_6500_st_tb[128] @ 2048
     506 00000100 24F12493          .bits           0x24f1,16
     507                                            ; mpu_6500_st_tb[129] @ 2064
     508 00000104 0000254F          .bits           0x254f,16
     509                                            ; mpu_6500_st_tb[130] @ 2080
     510 00000104 25AF254F          .bits           0x25af,16
     511                                            ; mpu_6500_st_tb[131] @ 2096
     512 00000108 0000260F          .bits           0x260f,16
     513                                            ; mpu_6500_st_tb[132] @ 2112
     514 00000108 2671260F          .bits           0x2671,16
     515                                            ; mpu_6500_st_tb[133] @ 2128
     516 0000010c 000026D3          .bits           0x26d3,16
     517                                            ; mpu_6500_st_tb[134] @ 2144
     518 0000010c 273626D3          .bits           0x2736,16
     519                                            ; mpu_6500_st_tb[135] @ 2160
     520 00000110 0000279B          .bits           0x279b,16
     521                                            ; mpu_6500_st_tb[136] @ 2176
     522 00000110 2800279B          .bits           0x2800,16
     523                                            ; mpu_6500_st_tb[137] @ 2192
     524 00000114 00002867          .bits           0x2867,16
     525                                            ; mpu_6500_st_tb[138] @ 2208
     526 00000114 28CE2867          .bits           0x28ce,16
     527                                            ; mpu_6500_st_tb[139] @ 2224
     528 00000118 00002936          .bits           0x2936,16
     529                                            ; mpu_6500_st_tb[140] @ 2240
     530 00000118 29A02936          .bits           0x29a0,16
     531                                            ; mpu_6500_st_tb[141] @ 2256
     532 0000011c 00002A0B          .bits           0x2a0b,16
     533                                            ; mpu_6500_st_tb[142] @ 2272
     534 0000011c 2A762A0B          .bits           0x2a76,16
     535                                            ; mpu_6500_st_tb[143] @ 2288
     536 00000120 00002AE3          .bits           0x2ae3,16
     537                                            ; mpu_6500_st_tb[144] @ 2304
     538 00000120 2B512AE3          .bits           0x2b51,16
     539                                            ; mpu_6500_st_tb[145] @ 2320
     540 00000124 00002BC0          .bits           0x2bc0,16
     541                                            ; mpu_6500_st_tb[146] @ 2336
     542 00000124 2C302BC0          .bits           0x2c30,16
     543                                            ; mpu_6500_st_tb[147] @ 2352
     544 00000128 00002CA1          .bits           0x2ca1,16
     545                                            ; mpu_6500_st_tb[148] @ 2368
     546 00000128 2D132CA1          .bits           0x2d13,16
     547                                            ; mpu_6500_st_tb[149] @ 2384
     548 0000012c 00002D86          .bits           0x2d86,16
     549                                            ; mpu_6500_st_tb[150] @ 2400
     550 0000012c 2DFB2D86          .bits           0x2dfb,16
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   11

     551                                            ; mpu_6500_st_tb[151] @ 2416
     552 00000130 00002E71          .bits           0x2e71,16
     553                                            ; mpu_6500_st_tb[152] @ 2432
     554 00000130 2EE82E71          .bits           0x2ee8,16
     555                                            ; mpu_6500_st_tb[153] @ 2448
     556 00000134 00002F60          .bits           0x2f60,16
     557                                            ; mpu_6500_st_tb[154] @ 2464
     558 00000134 2FD92F60          .bits           0x2fd9,16
     559                                            ; mpu_6500_st_tb[155] @ 2480
     560 00000138 00003053          .bits           0x3053,16
     561                                            ; mpu_6500_st_tb[156] @ 2496
     562 00000138 30CF3053          .bits           0x30cf,16
     563                                            ; mpu_6500_st_tb[157] @ 2512
     564 0000013c 0000314C          .bits           0x314c,16
     565                                            ; mpu_6500_st_tb[158] @ 2528
     566 0000013c 31CA314C          .bits           0x31ca,16
     567                                            ; mpu_6500_st_tb[159] @ 2544
     568 00000140 0000324A          .bits           0x324a,16
     569                                            ; mpu_6500_st_tb[160] @ 2560
     570 00000140 32CA324A          .bits           0x32ca,16
     571                                            ; mpu_6500_st_tb[161] @ 2576
     572 00000144 0000334C          .bits           0x334c,16
     573                                            ; mpu_6500_st_tb[162] @ 2592
     574 00000144 33D0334C          .bits           0x33d0,16
     575                                            ; mpu_6500_st_tb[163] @ 2608
     576 00000148 00003454          .bits           0x3454,16
     577                                            ; mpu_6500_st_tb[164] @ 2624
     578 00000148 34DA3454          .bits           0x34da,16
     579                                            ; mpu_6500_st_tb[165] @ 2640
     580 0000014c 00003562          .bits           0x3562,16
     581                                            ; mpu_6500_st_tb[166] @ 2656
     582 0000014c 35EA3562          .bits           0x35ea,16
     583                                            ; mpu_6500_st_tb[167] @ 2672
     584 00000150 00003674          .bits           0x3674,16
     585                                            ; mpu_6500_st_tb[168] @ 2688
     586 00000150 37003674          .bits           0x3700,16
     587                                            ; mpu_6500_st_tb[169] @ 2704
     588 00000154 0000378D          .bits           0x378d,16
     589                                            ; mpu_6500_st_tb[170] @ 2720
     590 00000154 381B378D          .bits           0x381b,16
     591                                            ; mpu_6500_st_tb[171] @ 2736
     592 00000158 000038AA          .bits           0x38aa,16
     593                                            ; mpu_6500_st_tb[172] @ 2752
     594 00000158 393C38AA          .bits           0x393c,16
     595                                            ; mpu_6500_st_tb[173] @ 2768
     596 0000015c 000039CE          .bits           0x39ce,16
     597                                            ; mpu_6500_st_tb[174] @ 2784
     598 0000015c 3A6239CE          .bits           0x3a62,16
     599                                            ; mpu_6500_st_tb[175] @ 2800
     600 00000160 00003AF8          .bits           0x3af8,16
     601                                            ; mpu_6500_st_tb[176] @ 2816
     602 00000160 3B8F3AF8          .bits           0x3b8f,16
     603                                            ; mpu_6500_st_tb[177] @ 2832
     604 00000164 00003C27          .bits           0x3c27,16
     605                                            ; mpu_6500_st_tb[178] @ 2848
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   12

     606 00000164 3CC13C27          .bits           0x3cc1,16
     607                                            ; mpu_6500_st_tb[179] @ 2864
     608 00000168 00003D5D          .bits           0x3d5d,16
     609                                            ; mpu_6500_st_tb[180] @ 2880
     610 00000168 3DFA3D5D          .bits           0x3dfa,16
     611                                            ; mpu_6500_st_tb[181] @ 2896
     612 0000016c 00003E98          .bits           0x3e98,16
     613                                            ; mpu_6500_st_tb[182] @ 2912
     614 0000016c 3F383E98          .bits           0x3f38,16
     615                                            ; mpu_6500_st_tb[183] @ 2928
     616 00000170 00003FDA          .bits           0x3fda,16
     617                                            ; mpu_6500_st_tb[184] @ 2944
     618 00000170 407E3FDA          .bits           0x407e,16
     619                                            ; mpu_6500_st_tb[185] @ 2960
     620 00000174 00004123          .bits           0x4123,16
     621                                            ; mpu_6500_st_tb[186] @ 2976
     622 00000174 41CA4123          .bits           0x41ca,16
     623                                            ; mpu_6500_st_tb[187] @ 2992
     624 00000178 00004272          .bits           0x4272,16
     625                                            ; mpu_6500_st_tb[188] @ 3008
     626 00000178 431C4272          .bits           0x431c,16
     627                                            ; mpu_6500_st_tb[189] @ 3024
     628 0000017c 000043C8          .bits           0x43c8,16
     629                                            ; mpu_6500_st_tb[190] @ 3040
     630 0000017c 447643C8          .bits           0x4476,16
     631                                            ; mpu_6500_st_tb[191] @ 3056
     632 00000180 00004525          .bits           0x4525,16
     633                                            ; mpu_6500_st_tb[192] @ 3072
     634 00000180 45D64525          .bits           0x45d6,16
     635                                            ; mpu_6500_st_tb[193] @ 3088
     636 00000184 00004689          .bits           0x4689,16
     637                                            ; mpu_6500_st_tb[194] @ 3104
     638 00000184 473D4689          .bits           0x473d,16
     639                                            ; mpu_6500_st_tb[195] @ 3120
     640 00000188 000047F4          .bits           0x47f4,16
     641                                            ; mpu_6500_st_tb[196] @ 3136
     642 00000188 48AC47F4          .bits           0x48ac,16
     643                                            ; mpu_6500_st_tb[197] @ 3152
     644 0000018c 00004966          .bits           0x4966,16
     645                                            ; mpu_6500_st_tb[198] @ 3168
     646 0000018c 4A224966          .bits           0x4a22,16
     647                                            ; mpu_6500_st_tb[199] @ 3184
     648 00000190 00004ADF          .bits           0x4adf,16
     649                                            ; mpu_6500_st_tb[200] @ 3200
     650 00000190 4B9F4ADF          .bits           0x4b9f,16
     651                                            ; mpu_6500_st_tb[201] @ 3216
     652 00000194 00004C61          .bits           0x4c61,16
     653                                            ; mpu_6500_st_tb[202] @ 3232
     654 00000194 4D244C61          .bits           0x4d24,16
     655                                            ; mpu_6500_st_tb[203] @ 3248
     656 00000198 00004DEA          .bits           0x4dea,16
     657                                            ; mpu_6500_st_tb[204] @ 3264
     658 00000198 4EB14DEA          .bits           0x4eb1,16
     659                                            ; mpu_6500_st_tb[205] @ 3280
     660 0000019c 00004F7B          .bits           0x4f7b,16
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   13

     661                                            ; mpu_6500_st_tb[206] @ 3296
     662 0000019c 50464F7B          .bits           0x5046,16
     663                                            ; mpu_6500_st_tb[207] @ 3312
     664 000001a0 00005114          .bits           0x5114,16
     665                                            ; mpu_6500_st_tb[208] @ 3328
     666 000001a0 51E35114          .bits           0x51e3,16
     667                                            ; mpu_6500_st_tb[209] @ 3344
     668 000001a4 000052B5          .bits           0x52b5,16
     669                                            ; mpu_6500_st_tb[210] @ 3360
     670 000001a4 538952B5          .bits           0x5389,16
     671                                            ; mpu_6500_st_tb[211] @ 3376
     672 000001a8 0000545E          .bits           0x545e,16
     673                                            ; mpu_6500_st_tb[212] @ 3392
     674 000001a8 5536545E          .bits           0x5536,16
     675                                            ; mpu_6500_st_tb[213] @ 3408
     676 000001ac 00005611          .bits           0x5611,16
     677                                            ; mpu_6500_st_tb[214] @ 3424
     678 000001ac 56ED5611          .bits           0x56ed,16
     679                                            ; mpu_6500_st_tb[215] @ 3440
     680 000001b0 000057CB          .bits           0x57cb,16
     681                                            ; mpu_6500_st_tb[216] @ 3456
     682 000001b0 58AC57CB          .bits           0x58ac,16
     683                                            ; mpu_6500_st_tb[217] @ 3472
     684 000001b4 0000598F          .bits           0x598f,16
     685                                            ; mpu_6500_st_tb[218] @ 3488
     686 000001b4 5A74598F          .bits           0x5a74,16
     687                                            ; mpu_6500_st_tb[219] @ 3504
     688 000001b8 00005B5C          .bits           0x5b5c,16
     689                                            ; mpu_6500_st_tb[220] @ 3520
     690 000001b8 5C465B5C          .bits           0x5c46,16
     691                                            ; mpu_6500_st_tb[221] @ 3536
     692 000001bc 00005D32          .bits           0x5d32,16
     693                                            ; mpu_6500_st_tb[222] @ 3552
     694 000001bc 5E215D32          .bits           0x5e21,16
     695                                            ; mpu_6500_st_tb[223] @ 3568
     696 000001c0 00005F12          .bits           0x5f12,16
     697                                            ; mpu_6500_st_tb[224] @ 3584
     698 000001c0 60055F12          .bits           0x6005,16
     699                                            ; mpu_6500_st_tb[225] @ 3600
     700 000001c4 000060FB          .bits           0x60fb,16
     701                                            ; mpu_6500_st_tb[226] @ 3616
     702 000001c4 61F360FB          .bits           0x61f3,16
     703                                            ; mpu_6500_st_tb[227] @ 3632
     704 000001c8 000062EE          .bits           0x62ee,16
     705                                            ; mpu_6500_st_tb[228] @ 3648
     706 000001c8 63EB62EE          .bits           0x63eb,16
     707                                            ; mpu_6500_st_tb[229] @ 3664
     708 000001cc 000064EB          .bits           0x64eb,16
     709                                            ; mpu_6500_st_tb[230] @ 3680
     710 000001cc 65ED64EB          .bits           0x65ed,16
     711                                            ; mpu_6500_st_tb[231] @ 3696
     712 000001d0 000066F2          .bits           0x66f2,16
     713                                            ; mpu_6500_st_tb[232] @ 3712
     714 000001d0 67FA66F2          .bits           0x67fa,16
     715                                            ; mpu_6500_st_tb[233] @ 3728
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   14

     716 000001d4 00006904          .bits           0x6904,16
     717                                            ; mpu_6500_st_tb[234] @ 3744
     718 000001d4 6A116904          .bits           0x6a11,16
     719                                            ; mpu_6500_st_tb[235] @ 3760
     720 000001d8 00006B20          .bits           0x6b20,16
     721                                            ; mpu_6500_st_tb[236] @ 3776
     722 000001d8 6C336B20          .bits           0x6c33,16
     723                                            ; mpu_6500_st_tb[237] @ 3792
     724 000001dc 00006D48          .bits           0x6d48,16
     725                                            ; mpu_6500_st_tb[238] @ 3808
     726 000001dc 6E5F6D48          .bits           0x6e5f,16
     727                                            ; mpu_6500_st_tb[239] @ 3824
     728 000001e0 00006F7A          .bits           0x6f7a,16
     729                                            ; mpu_6500_st_tb[240] @ 3840
     730 000001e0 70976F7A          .bits           0x7097,16
     731                                            ; mpu_6500_st_tb[241] @ 3856
     732 000001e4 000071B8          .bits           0x71b8,16
     733                                            ; mpu_6500_st_tb[242] @ 3872
     734 000001e4 72DB71B8          .bits           0x72db,16
     735                                            ; mpu_6500_st_tb[243] @ 3888
     736 000001e8 00007401          .bits           0x7401,16
     737                                            ; mpu_6500_st_tb[244] @ 3904
     738 000001e8 752A7401          .bits           0x752a,16
     739                                            ; mpu_6500_st_tb[245] @ 3920
     740 000001ec 00007656          .bits           0x7656,16
     741                                            ; mpu_6500_st_tb[246] @ 3936
     742 000001ec 77857656          .bits           0x7785,16
     743                                            ; mpu_6500_st_tb[247] @ 3952
     744 000001f0 000078B7          .bits           0x78b7,16
     745                                            ; mpu_6500_st_tb[248] @ 3968
     746 000001f0 79EC78B7          .bits           0x79ec,16
     747                                            ; mpu_6500_st_tb[249] @ 3984
     748 000001f4 00007B24          .bits           0x7b24,16
     749                                            ; mpu_6500_st_tb[250] @ 4000
     750 000001f4 7C5F7B24          .bits           0x7c5f,16
     751                                            ; mpu_6500_st_tb[251] @ 4016
     752 000001f8 00007D9D          .bits           0x7d9d,16
     753                                            ; mpu_6500_st_tb[252] @ 4032
     754 000001f8 7EDF7D9D          .bits           0x7edf,16
     755                                            ; mpu_6500_st_tb[253] @ 4048
     756 000001fc 00008024          .bits           0x8024,16
     757                                            ; mpu_6500_st_tb[254] @ 4064
     758 000001fc 816C8024          .bits           0x816c,16
     759                                            ; mpu_6500_st_tb[255] @ 4080
     760                    
     761                    $C$DW$7 .dwtag  DW_TAG_variable
     762                            .dwattr $C$DW$7, DW_AT_name("mpu_6500_st_tb")
     763                            .dwattr $C$DW$7, DW_AT_TI_symbol_name("mpu_6500_st_tb")
     764                            .dwattr $C$DW$7, DW_AT_type(*$C$DW$T$207)
     765                            .dwattr $C$DW$7, DW_AT_location[DW_OP_addr mpu_6500_st_tb]
     766                            .dwattr $C$DW$7, DW_AT_decl_file("../MPU9250/inv_mpu.c")
     767                            .dwattr $C$DW$7, DW_AT_decl_line(0x855)
     768                            .dwattr $C$DW$7, DW_AT_decl_column(0x1d)
     769                    
     770                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   15

     771                    $C$DW$8 .dwtag  DW_TAG_subprogram
     772                            .dwattr $C$DW$8, DW_AT_name("WR_MPU")
     773                            .dwattr $C$DW$8, DW_AT_TI_symbol_name("WR_MPU")
     774                            .dwattr $C$DW$8, DW_AT_type(*$C$DW$T$191)
     775                            .dwattr $C$DW$8, DW_AT_declaration
     776                            .dwattr $C$DW$8, DW_AT_external
     777                            .dwattr $C$DW$8, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/App/flight.h")
     778                            .dwattr $C$DW$8, DW_AT_decl_line(0x18)
     779                            .dwattr $C$DW$8, DW_AT_decl_column(0x0d)
     780                    $C$DW$9 .dwtag  DW_TAG_formal_parameter
     781                            .dwattr $C$DW$9, DW_AT_type(*$C$DW$T$22)
     782                    
     783                    $C$DW$10        .dwtag  DW_TAG_formal_parameter
     784                            .dwattr $C$DW$10, DW_AT_type(*$C$DW$T$22)
     785                    
     786                    $C$DW$11        .dwtag  DW_TAG_formal_parameter
     787                            .dwattr $C$DW$11, DW_AT_type(*$C$DW$T$176)
     788                    
     789                            .dwendtag $C$DW$8
     790                    
     791                    
     792                    $C$DW$12        .dwtag  DW_TAG_subprogram
     793                            .dwattr $C$DW$12, DW_AT_name("RD_MPU")
     794                            .dwattr $C$DW$12, DW_AT_TI_symbol_name("RD_MPU")
     795                            .dwattr $C$DW$12, DW_AT_type(*$C$DW$T$191)
     796                            .dwattr $C$DW$12, DW_AT_declaration
     797                            .dwattr $C$DW$12, DW_AT_external
     798                            .dwattr $C$DW$12, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/App/flight.h")
     799                            .dwattr $C$DW$12, DW_AT_decl_line(0x19)
     800                            .dwattr $C$DW$12, DW_AT_decl_column(0x0d)
     801                    $C$DW$13        .dwtag  DW_TAG_formal_parameter
     802                            .dwattr $C$DW$13, DW_AT_type(*$C$DW$T$22)
     803                    
     804                    $C$DW$14        .dwtag  DW_TAG_formal_parameter
     805                            .dwattr $C$DW$14, DW_AT_type(*$C$DW$T$22)
     806                    
     807                    $C$DW$15        .dwtag  DW_TAG_formal_parameter
     808                            .dwattr $C$DW$15, DW_AT_type(*$C$DW$T$176)
     809                    
     810                            .dwendtag $C$DW$12
     811                    
     812                    
     813                    $C$DW$16        .dwtag  DW_TAG_subprogram
     814                            .dwattr $C$DW$16, DW_AT_name("Delay_Ms")
     815                            .dwattr $C$DW$16, DW_AT_TI_symbol_name("Delay_Ms")
     816                            .dwattr $C$DW$16, DW_AT_declaration
     817                            .dwattr $C$DW$16, DW_AT_external
     818                            .dwattr $C$DW$16, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/App/flight.h")
     819                            .dwattr $C$DW$16, DW_AT_decl_line(0x21)
     820                            .dwattr $C$DW$16, DW_AT_decl_column(0x0d)
     821                    $C$DW$17        .dwtag  DW_TAG_formal_parameter
     822                            .dwattr $C$DW$17, DW_AT_type(*$C$DW$T$159)
     823                    
     824                            .dwendtag $C$DW$16
     825                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   16

     826 00000000                   .sect   ".const:.string:$P$T0$1"
     827                            .align  1
     828                            .elfsym ||$P$T0$1||,SYM_SIZE(8)
     829 00000000           ||$P$T0$1||:
     830 00000000 00000000          .bits           0,8
     831                                            ; $P$T0$1[0] @ 0
     832 00000000 00000800          .bits           0x8,8
     833                                            ; $P$T0$1[1] @ 8
     834 00000000 00100800          .bits           0x10,8
     835                                            ; $P$T0$1[2] @ 16
     836 00000000 18100800          .bits           0x18,8
     837                                            ; $P$T0$1[3] @ 24
     838 00000004 00000001          .bits           0x1,8
     839                                            ; $P$T0$1[4] @ 32
     840 00000004 00004001          .bits           0x40,8
     841                                            ; $P$T0$1[5] @ 40
     842                    
     843                    $C$DW$18        .dwtag  DW_TAG_variable
     844                            .dwattr $C$DW$18, DW_AT_name("$P$T0$1")
     845                            .dwattr $C$DW$18, DW_AT_TI_symbol_name("$P$T0$1")
     846                            .dwattr $C$DW$18, DW_AT_type(*$C$DW$T$175)
     847                            .dwattr $C$DW$18, DW_AT_location[DW_OP_addr ||$P$T0$1||]
     848                            .dwattr $C$DW$18, DW_AT_decl_file("../MPU9250/inv_mpu.c")
     849                            .dwattr $C$DW$18, DW_AT_decl_line(0x29d)
     850                            .dwattr $C$DW$18, DW_AT_decl_column(0x07)
     851                    
     852 00000000                   .sect   ".const:$P$T1$2"
     853                            .align  4
     854                            .elfsym ||$P$T1$2||,SYM_SIZE(16)
     855 00000000           ||$P$T1$2||:
     856 00000000 437A0000          .word   0437a0000h      ; $P$T1$2[0] @ 0 (250)
     857 00000004 43FA0000          .word   043fa0000h      ; $P$T1$2[1] @ 32 (500)
     858 00000008 447A0000          .word   0447a0000h      ; $P$T1$2[2] @ 64 (1000)
     859 0000000c 44FA0000          .word   044fa0000h      ; $P$T1$2[3] @ 96 (2000)
     860                    
     861                    $C$DW$19        .dwtag  DW_TAG_variable
     862                            .dwattr $C$DW$19, DW_AT_name("$P$T1$2")
     863                            .dwattr $C$DW$19, DW_AT_TI_symbol_name("$P$T1$2")
     864                            .dwattr $C$DW$19, DW_AT_type(*$C$DW$T$364)
     865                            .dwattr $C$DW$19, DW_AT_location[DW_OP_addr ||$P$T1$2||]
     866                            .dwattr $C$DW$19, DW_AT_decl_file("../MPU9250/inv_mpu.c")
     867                            .dwattr $C$DW$19, DW_AT_decl_line(0x29e)
     868                            .dwattr $C$DW$19, DW_AT_decl_column(0x07)
     869                    
     870 00000000                   .sect   ".const:$P$T2$3"
     871                            .align  4
     872                            .elfsym ||$P$T2$3||,SYM_SIZE(16)
     873 00000000           ||$P$T2$3||:
     874 00000000 40000000          .word   040000000h      ; $P$T2$3[0] @ 0 (2)
     875 00000004 40800000          .word   040800000h      ; $P$T2$3[1] @ 32 (4)
     876 00000008 41000000          .word   041000000h      ; $P$T2$3[2] @ 64 (8)
     877 0000000c 41800000          .word   041800000h      ; $P$T2$3[3] @ 96 (16)
     878                    
     879                    $C$DW$20        .dwtag  DW_TAG_variable
     880                            .dwattr $C$DW$20, DW_AT_name("$P$T2$3")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   17

     881                            .dwattr $C$DW$20, DW_AT_TI_symbol_name("$P$T2$3")
     882                            .dwattr $C$DW$20, DW_AT_type(*$C$DW$T$364)
     883                            .dwattr $C$DW$20, DW_AT_location[DW_OP_addr ||$P$T2$3||]
     884                            .dwattr $C$DW$20, DW_AT_decl_file("../MPU9250/inv_mpu.c")
     885                            .dwattr $C$DW$20, DW_AT_decl_line(0x29f)
     886                            .dwattr $C$DW$20, DW_AT_decl_column(0x07)
     887                    
     888                    
     889                    $C$DW$21        .dwtag  DW_TAG_subprogram
     890                            .dwattr $C$DW$21, DW_AT_name("memset")
     891                            .dwattr $C$DW$21, DW_AT_TI_symbol_name("memset")
     892                            .dwattr $C$DW$21, DW_AT_type(*$C$DW$T$3)
     893                            .dwattr $C$DW$21, DW_AT_declaration
     894                            .dwattr $C$DW$21, DW_AT_external
     895                            .dwendtag $C$DW$21
     896                    
     897                    
     898                    $C$DW$22        .dwtag  DW_TAG_subprogram
     899                            .dwattr $C$DW$22, DW_AT_name("memcmp")
     900                            .dwattr $C$DW$22, DW_AT_TI_symbol_name("memcmp")
     901                            .dwattr $C$DW$22, DW_AT_type(*$C$DW$T$10)
     902                            .dwattr $C$DW$22, DW_AT_declaration
     903                            .dwattr $C$DW$22, DW_AT_external
     904                            .dwattr $C$DW$22, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_
     905                            .dwattr $C$DW$22, DW_AT_decl_line(0x7d)
     906                            .dwattr $C$DW$22, DW_AT_decl_column(0x14)
     907                    $C$DW$23        .dwtag  DW_TAG_formal_parameter
     908                            .dwattr $C$DW$23, DW_AT_type(*$C$DW$T$158)
     909                    
     910                    $C$DW$24        .dwtag  DW_TAG_formal_parameter
     911                            .dwattr $C$DW$24, DW_AT_type(*$C$DW$T$158)
     912                    
     913                    $C$DW$25        .dwtag  DW_TAG_formal_parameter
     914                            .dwattr $C$DW$25, DW_AT_type(*$C$DW$T$220)
     915                    
     916                            .dwendtag $C$DW$22
     917                    
     918                    ;       /home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/bin/armacpia -@/tmp/TI1B
     919 00000000                   .sect   ".text:__isfinite"
     920                            .clink
     921                            .thumbfunc __isfinite
     922 00000000                   .thumb
     923                            .global __isfinite
     924                    
     925                    $C$DW$26        .dwtag  DW_TAG_subprogram
     926                            .dwattr $C$DW$26, DW_AT_name("__isfinite")
     927                            .dwattr $C$DW$26, DW_AT_low_pc(__isfinite)
     928                            .dwattr $C$DW$26, DW_AT_high_pc(0x00)
     929                            .dwattr $C$DW$26, DW_AT_TI_symbol_name("__isfinite")
     930                            .dwattr $C$DW$26, DW_AT_external
     931                            .dwattr $C$DW$26, DW_AT_type(*$C$DW$T$10)
     932                            .dwattr $C$DW$26, DW_AT_TI_begin_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-
     933                            .dwattr $C$DW$26, DW_AT_TI_begin_line(0x14e)
     934                            .dwattr $C$DW$26, DW_AT_TI_begin_column(0x25)
     935                            .dwattr $C$DW$26, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   18

     936                            .dwattr $C$DW$26, DW_AT_decl_line(0x14e)
     937                            .dwattr $C$DW$26, DW_AT_decl_column(0x25)
     938                            .dwattr $C$DW$26, DW_AT_TI_max_frame_size(0x10)
     939                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
     940                    
     941                            .dwfde $C$DW$CIE, __isfinite
     942                    $C$DW$27        .dwtag  DW_TAG_formal_parameter
     943                            .dwattr $C$DW$27, DW_AT_name("d")
     944                            .dwattr $C$DW$27, DW_AT_TI_symbol_name("d")
     945                            .dwattr $C$DW$27, DW_AT_type(*$C$DW$T$17)
     946                            .dwattr $C$DW$27, DW_AT_location[DW_OP_reg0]
     947                    
     948                    ;----------------------------------------------------------------------
     949                    ; 334 | _CODE_ACCESS _INLINE_DEFINITION int __isfinite(double d)               
     950                    ;----------------------------------------------------------------------
     951                    
     952                    ;*****************************************************************************
     953                    ;* FUNCTION NAME: __isfinite                                                 *
     954                    ;*                                                                           *
     955                    ;*   Regs Modified     : A1,A2,A3,A4,V4,SP,SR                                *
     956                    ;*   Regs Used         : A1,A2,A3,A4,V4,SP,LR,SR                             *
     957                    ;*   Local Frame Size  : 0 Args + 8 Auto + 8 Save = 16 byte                  *
     958                    ;*****************************************************************************
     959 00000000           __isfinite:
     960                    ;* --------------------------------------------------------------------------*
     961                            .dwcfi  cfa_offset, 0
     962 00000000 B58C              PUSH      {A3, A4, V4, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     963                            .dwcfi  cfa_offset, 16
     964                            .dwcfi  save_reg_to_mem, 14, -4
     965                            .dwcfi  save_reg_to_mem, 7, -8
     966                            .dwcfi  save_reg_to_mem, 3, -12
     967                            .dwcfi  save_reg_to_mem, 2, -16
     968                    $C$DW$28        .dwtag  DW_TAG_variable
     969                            .dwattr $C$DW$28, DW_AT_name("d")
     970                            .dwattr $C$DW$28, DW_AT_TI_symbol_name("d")
     971                            .dwattr $C$DW$28, DW_AT_type(*$C$DW$T$17)
     972                            .dwattr $C$DW$28, DW_AT_location[DW_OP_breg13 0]
     973                    
     974                    ;----------------------------------------------------------------------
     975                    ; 335 | { return __DOUBLE_BIASED_EXP_IS_MAX(d) == 0; }                         
     976                    ;----------------------------------------------------------------------
     977 00000002 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |335|  ; [KEEP 32-BIT INS]
     978                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
     979 00000006 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |335|  ; [KEEP 32-BIT INS]
     980 0000000a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
     981 0000000c 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
     982 0000000e 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
     983 00000010 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
     984 00000012 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
     985 00000014 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
     986 00000016 0C0A              LSRS      A3, A2, #16           ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
     987 00000018 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |335|  ; [KEEP 32-BIT INS]
     988 0000001c 4011              ANDS      A2, A2, A3            ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
     989 0000001e 72F0F647          MOV       A3, #32752            ; [DPU_V7M3_PIPE] |335|  ; [KEEP 32-BIT INS]
     990 00000022 428A              CMP       A3, A2                ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   19

     991 00000024 D100              BNE       ||$C$L1||             ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
     992                            ; BRANCHCC OCCURS {||$C$L1||}    ; [] |335| 
     993                    ;* --------------------------------------------------------------------------*
     994 00000026 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
     995                    ;* --------------------------------------------------------------------------*
     996 00000028           ||$C$L1||:    
     997 00000028 B907              CBNZ      V4, ||$C$L2||         ; []  ; [ORIG 16-BIT INS]
     998                            ; BRANCHCC OCCURS {||$C$L2||}    ; [] |335| 
     999                    ;* --------------------------------------------------------------------------*
    1000 0000002a 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
    1001                    ;* --------------------------------------------------------------------------*
    1002 0000002c           ||$C$L2||:    
    1003                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    1004                    $C$DW$29        .dwtag  DW_TAG_TI_branch
    1005                            .dwattr $C$DW$29, DW_AT_low_pc(0x00)
    1006                            .dwattr $C$DW$29, DW_AT_TI_return
    1007                    
    1008 0000002c BD8C              POP       {A3, A4, V4, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1009                            .dwcfi  cfa_offset, 0
    1010                            .dwcfi  restore_reg, 7
    1011                            .dwcfi  restore_reg, 3
    1012                            .dwcfi  restore_reg, 2
    1013                            ; BRANCH OCCURS                  ; [] 
    1014                            .dwattr $C$DW$26, DW_AT_TI_end_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
    1015                            .dwattr $C$DW$26, DW_AT_TI_end_line(0x14f)
    1016                            .dwattr $C$DW$26, DW_AT_TI_end_column(0x2e)
    1017                            .dwendentry
    1018                            .dwendtag $C$DW$26
    1019                    
    1020 00000000                   .sect   ".text:__isfinitef"
    1021                            .clink
    1022                            .thumbfunc __isfinitef
    1023 00000000                   .thumb
    1024                            .global __isfinitef
    1025                    
    1026                    $C$DW$30        .dwtag  DW_TAG_subprogram
    1027                            .dwattr $C$DW$30, DW_AT_name("__isfinitef")
    1028                            .dwattr $C$DW$30, DW_AT_low_pc(__isfinitef)
    1029                            .dwattr $C$DW$30, DW_AT_high_pc(0x00)
    1030                            .dwattr $C$DW$30, DW_AT_TI_symbol_name("__isfinitef")
    1031                            .dwattr $C$DW$30, DW_AT_external
    1032                            .dwattr $C$DW$30, DW_AT_type(*$C$DW$T$10)
    1033                            .dwattr $C$DW$30, DW_AT_TI_begin_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-
    1034                            .dwattr $C$DW$30, DW_AT_TI_begin_line(0x150)
    1035                            .dwattr $C$DW$30, DW_AT_TI_begin_column(0x25)
    1036                            .dwattr $C$DW$30, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_
    1037                            .dwattr $C$DW$30, DW_AT_decl_line(0x150)
    1038                            .dwattr $C$DW$30, DW_AT_decl_column(0x25)
    1039                            .dwattr $C$DW$30, DW_AT_TI_max_frame_size(0x08)
    1040                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    1041                    
    1042                            .dwfde $C$DW$CIE, __isfinitef
    1043                    $C$DW$31        .dwtag  DW_TAG_formal_parameter
    1044                            .dwattr $C$DW$31, DW_AT_name("f")
    1045                            .dwattr $C$DW$31, DW_AT_TI_symbol_name("f")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   20

    1046                            .dwattr $C$DW$31, DW_AT_type(*$C$DW$T$16)
    1047                            .dwattr $C$DW$31, DW_AT_location[DW_OP_reg0]
    1048                    
    1049                    ;----------------------------------------------------------------------
    1050                    ; 336 | _CODE_ACCESS _INLINE_DEFINITION int __isfinitef(float f)               
    1051                    ;----------------------------------------------------------------------
    1052                    
    1053                    ;*****************************************************************************
    1054                    ;* FUNCTION NAME: __isfinitef                                                *
    1055                    ;*                                                                           *
    1056                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    1057                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    1058                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    1059                    ;*****************************************************************************
    1060 00000000           __isfinitef:
    1061                    ;* --------------------------------------------------------------------------*
    1062                            .dwcfi  cfa_offset, 0
    1063 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1064                            .dwcfi  cfa_offset, 8
    1065                    $C$DW$32        .dwtag  DW_TAG_variable
    1066                            .dwattr $C$DW$32, DW_AT_name("f")
    1067                            .dwattr $C$DW$32, DW_AT_TI_symbol_name("f")
    1068                            .dwattr $C$DW$32, DW_AT_type(*$C$DW$T$16)
    1069                            .dwattr $C$DW$32, DW_AT_location[DW_OP_breg13 0]
    1070                    
    1071                    ;----------------------------------------------------------------------
    1072                    ; 337 | { return __FLOAT_BIASED_EXP_IS_MAX(f) == 0; }                          
    1073                    ;----------------------------------------------------------------------
    1074 00000004 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |337|  ; [ORIG 16-BIT INS]
    1075                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    1076 00000006 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |337|  ; [ORIG 16-BIT INS]
    1077 00000008 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |337|  ; [ORIG 16-BIT INS]
    1078 0000000a 0C00              LSRS      A1, A1, #16           ; [DPU_V7M3_PIPE] |337|  ; [ORIG 16-BIT INS]
    1079 0000000c 42FFF400          AND       A3, A1, #32640        ; [DPU_V7M3_PIPE] |337|  ; [KEEP 32-BIT INS]
    1080 00000010 4FFFF5B2          CMP       A3, #32640            ; [DPU_V7M3_PIPE] |337|  ; [KEEP 32-BIT INS]
    1081 00000014 0000F04F          MOV       A1, #0                ; [DPU_V7M3_PIPE] |337|  ; [KEEP 32-BIT INS]
    1082 00000018 D100              BNE       ||$C$L3||             ; [DPU_V7M3_PIPE] |337|  ; [ORIG 16-BIT INS]
    1083                            ; BRANCHCC OCCURS {||$C$L3||}    ; [] |337| 
    1084                    ;* --------------------------------------------------------------------------*
    1085 0000001a 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |337|  ; [ORIG 16-BIT INS]
    1086                    ;* --------------------------------------------------------------------------*
    1087 0000001c           ||$C$L3||:    
    1088 0000001c B901              CBNZ      A2, ||$C$L4||         ; []  ; [ORIG 16-BIT INS]
    1089                            ; BRANCHCC OCCURS {||$C$L4||}    ; [] |337| 
    1090                    ;* --------------------------------------------------------------------------*
    1091 0000001e 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |337|  ; [ORIG 16-BIT INS]
    1092                    ;* --------------------------------------------------------------------------*
    1093 00000020           ||$C$L4||:    
    1094                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    1095 00000020 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1096                            .dwcfi  cfa_offset, 0
    1097                    $C$DW$33        .dwtag  DW_TAG_TI_branch
    1098                            .dwattr $C$DW$33, DW_AT_low_pc(0x00)
    1099                            .dwattr $C$DW$33, DW_AT_TI_return
    1100                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   21

    1101 00000022 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1102                            ; BRANCH OCCURS                  ; [] 
    1103                            .dwattr $C$DW$30, DW_AT_TI_end_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
    1104                            .dwattr $C$DW$30, DW_AT_TI_end_line(0x151)
    1105                            .dwattr $C$DW$30, DW_AT_TI_end_column(0x2d)
    1106                            .dwendentry
    1107                            .dwendtag $C$DW$30
    1108                    
    1109 00000000                   .sect   ".text:__isfinitel"
    1110                            .clink
    1111                            .thumbfunc __isfinitel
    1112 00000000                   .thumb
    1113                            .global __isfinitel
    1114                    
    1115                    $C$DW$34        .dwtag  DW_TAG_subprogram
    1116                            .dwattr $C$DW$34, DW_AT_name("__isfinitel")
    1117                            .dwattr $C$DW$34, DW_AT_low_pc(__isfinitel)
    1118                            .dwattr $C$DW$34, DW_AT_high_pc(0x00)
    1119                            .dwattr $C$DW$34, DW_AT_TI_symbol_name("__isfinitel")
    1120                            .dwattr $C$DW$34, DW_AT_external
    1121                            .dwattr $C$DW$34, DW_AT_type(*$C$DW$T$10)
    1122                            .dwattr $C$DW$34, DW_AT_TI_begin_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-
    1123                            .dwattr $C$DW$34, DW_AT_TI_begin_line(0x152)
    1124                            .dwattr $C$DW$34, DW_AT_TI_begin_column(0x25)
    1125                            .dwattr $C$DW$34, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_
    1126                            .dwattr $C$DW$34, DW_AT_decl_line(0x152)
    1127                            .dwattr $C$DW$34, DW_AT_decl_column(0x25)
    1128                            .dwattr $C$DW$34, DW_AT_TI_max_frame_size(0x10)
    1129                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    1130                    
    1131                            .dwfde $C$DW$CIE, __isfinitel
    1132                    $C$DW$35        .dwtag  DW_TAG_formal_parameter
    1133                            .dwattr $C$DW$35, DW_AT_name("e")
    1134                            .dwattr $C$DW$35, DW_AT_TI_symbol_name("e")
    1135                            .dwattr $C$DW$35, DW_AT_type(*$C$DW$T$18)
    1136                            .dwattr $C$DW$35, DW_AT_location[DW_OP_reg0]
    1137                    
    1138                    ;----------------------------------------------------------------------
    1139                    ; 338 | _CODE_ACCESS _INLINE_DEFINITION int __isfinitel(long double e)         
    1140                    ;----------------------------------------------------------------------
    1141                    
    1142                    ;*****************************************************************************
    1143                    ;* FUNCTION NAME: __isfinitel                                                *
    1144                    ;*                                                                           *
    1145                    ;*   Regs Modified     : A1,A2,A3,A4,V4,SP,SR                                *
    1146                    ;*   Regs Used         : A1,A2,A3,A4,V4,SP,LR,SR                             *
    1147                    ;*   Local Frame Size  : 0 Args + 8 Auto + 8 Save = 16 byte                  *
    1148                    ;*****************************************************************************
    1149 00000000           __isfinitel:
    1150                    ;* --------------------------------------------------------------------------*
    1151                            .dwcfi  cfa_offset, 0
    1152 00000000 B58C              PUSH      {A3, A4, V4, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1153                            .dwcfi  cfa_offset, 16
    1154                            .dwcfi  save_reg_to_mem, 14, -4
    1155                            .dwcfi  save_reg_to_mem, 7, -8
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   22

    1156                            .dwcfi  save_reg_to_mem, 3, -12
    1157                            .dwcfi  save_reg_to_mem, 2, -16
    1158                    $C$DW$36        .dwtag  DW_TAG_variable
    1159                            .dwattr $C$DW$36, DW_AT_name("e")
    1160                            .dwattr $C$DW$36, DW_AT_TI_symbol_name("e")
    1161                            .dwattr $C$DW$36, DW_AT_type(*$C$DW$T$18)
    1162                            .dwattr $C$DW$36, DW_AT_location[DW_OP_breg13 0]
    1163                    
    1164                    ;----------------------------------------------------------------------
    1165                    ; 339 | { return __LDOUBLE_BIASED_EXP_IS_MAX(e) == 0; }                        
    1166                    ;----------------------------------------------------------------------
    1167 00000002 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |339|  ; [KEEP 32-BIT INS]
    1168                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    1169 00000006 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |339|  ; [KEEP 32-BIT INS]
    1170 0000000a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1171 0000000c 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1172 0000000e 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1173 00000010 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1174 00000012 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1175 00000014 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1176 00000016 0C0A              LSRS      A3, A2, #16           ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1177 00000018 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |339|  ; [KEEP 32-BIT INS]
    1178 0000001c 4011              ANDS      A2, A2, A3            ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1179 0000001e 72F0F647          MOV       A3, #32752            ; [DPU_V7M3_PIPE] |339|  ; [KEEP 32-BIT INS]
    1180 00000022 428A              CMP       A3, A2                ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1181 00000024 D100              BNE       ||$C$L5||             ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1182                            ; BRANCHCC OCCURS {||$C$L5||}    ; [] |339| 
    1183                    ;* --------------------------------------------------------------------------*
    1184 00000026 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1185                    ;* --------------------------------------------------------------------------*
    1186 00000028           ||$C$L5||:    
    1187 00000028 B907              CBNZ      V4, ||$C$L6||         ; []  ; [ORIG 16-BIT INS]
    1188                            ; BRANCHCC OCCURS {||$C$L6||}    ; [] |339| 
    1189                    ;* --------------------------------------------------------------------------*
    1190 0000002a 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1191                    ;* --------------------------------------------------------------------------*
    1192 0000002c           ||$C$L6||:    
    1193                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    1194                    $C$DW$37        .dwtag  DW_TAG_TI_branch
    1195                            .dwattr $C$DW$37, DW_AT_low_pc(0x00)
    1196                            .dwattr $C$DW$37, DW_AT_TI_return
    1197                    
    1198 0000002c BD8C              POP       {A3, A4, V4, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1199                            .dwcfi  cfa_offset, 0
    1200                            .dwcfi  restore_reg, 7
    1201                            .dwcfi  restore_reg, 3
    1202                            .dwcfi  restore_reg, 2
    1203                            ; BRANCH OCCURS                  ; [] 
    1204                            .dwattr $C$DW$34, DW_AT_TI_end_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
    1205                            .dwattr $C$DW$34, DW_AT_TI_end_line(0x153)
    1206                            .dwattr $C$DW$34, DW_AT_TI_end_column(0x2f)
    1207                            .dwendentry
    1208                            .dwendtag $C$DW$34
    1209                    
    1210 00000000                   .sect   ".text:__isnan"
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   23

    1211                            .clink
    1212                            .thumbfunc __isnan
    1213 00000000                   .thumb
    1214                            .global __isnan
    1215                    
    1216                    $C$DW$38        .dwtag  DW_TAG_subprogram
    1217                            .dwattr $C$DW$38, DW_AT_name("__isnan")
    1218                            .dwattr $C$DW$38, DW_AT_low_pc(__isnan)
    1219                            .dwattr $C$DW$38, DW_AT_high_pc(0x00)
    1220                            .dwattr $C$DW$38, DW_AT_TI_symbol_name("__isnan")
    1221                            .dwattr $C$DW$38, DW_AT_external
    1222                            .dwattr $C$DW$38, DW_AT_type(*$C$DW$T$10)
    1223                            .dwattr $C$DW$38, DW_AT_TI_begin_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-
    1224                            .dwattr $C$DW$38, DW_AT_TI_begin_line(0x155)
    1225                            .dwattr $C$DW$38, DW_AT_TI_begin_column(0x25)
    1226                            .dwattr $C$DW$38, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_
    1227                            .dwattr $C$DW$38, DW_AT_decl_line(0x155)
    1228                            .dwattr $C$DW$38, DW_AT_decl_column(0x25)
    1229                            .dwattr $C$DW$38, DW_AT_TI_max_frame_size(0x20)
    1230                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    1231                    
    1232                            .dwfde $C$DW$CIE, __isnan
    1233                    $C$DW$39        .dwtag  DW_TAG_formal_parameter
    1234                            .dwattr $C$DW$39, DW_AT_name("d")
    1235                            .dwattr $C$DW$39, DW_AT_TI_symbol_name("d")
    1236                            .dwattr $C$DW$39, DW_AT_type(*$C$DW$T$17)
    1237                            .dwattr $C$DW$39, DW_AT_location[DW_OP_reg0]
    1238                    
    1239                    ;----------------------------------------------------------------------
    1240                    ; 341 | _CODE_ACCESS _INLINE_DEFINITION int __isnan(double d)                  
    1241                    ;----------------------------------------------------------------------
    1242                    
    1243                    ;*****************************************************************************
    1244                    ;* FUNCTION NAME: __isnan                                                    *
    1245                    ;*                                                                           *
    1246                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V2,V3,V4,SP,SR                       *
    1247                    ;*   Regs Used         : A1,A2,A3,A4,V1,V2,V3,V4,SP,LR,SR                    *
    1248                    ;*   Local Frame Size  : 0 Args + 8 Auto + 20 Save = 28 byte                 *
    1249                    ;*****************************************************************************
    1250 00000000           __isnan:
    1251                    ;* --------------------------------------------------------------------------*
    1252                            .dwcfi  cfa_offset, 0
    1253 00000000 B5FE              PUSH      {A2, A3, A4, V1, V2, V3, V4, LR} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1254                            .dwcfi  cfa_offset, 32
    1255                            .dwcfi  save_reg_to_mem, 14, -4
    1256                            .dwcfi  save_reg_to_mem, 7, -8
    1257                            .dwcfi  save_reg_to_mem, 6, -12
    1258                            .dwcfi  save_reg_to_mem, 5, -16
    1259                            .dwcfi  save_reg_to_mem, 4, -20
    1260                            .dwcfi  save_reg_to_mem, 3, -24
    1261                            .dwcfi  save_reg_to_mem, 2, -28
    1262                            .dwcfi  save_reg_to_mem, 1, -32
    1263                    $C$DW$40        .dwtag  DW_TAG_variable
    1264                            .dwattr $C$DW$40, DW_AT_name("d")
    1265                            .dwattr $C$DW$40, DW_AT_TI_symbol_name("d")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   24

    1266                            .dwattr $C$DW$40, DW_AT_type(*$C$DW$T$17)
    1267                            .dwattr $C$DW$40, DW_AT_location[DW_OP_breg13 0]
    1268                    
    1269                    ;----------------------------------------------------------------------
    1270                    ; 342 | { return __DOUBLE_BIASED_EXP_IS_MAX(d) &&                              
    1271                    ;----------------------------------------------------------------------
    1272 00000002 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |342|  ; [KEEP 32-BIT INS]
    1273                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    1274 00000006 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |342|  ; [KEEP 32-BIT INS]
    1275 0000000a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1276 0000000c 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1277 0000000e 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1278 00000010 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1279 00000012 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1280 00000014 0C0A              LSRS      A3, A2, #16           ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1281 00000016 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |342|  ; [KEEP 32-BIT INS]
    1282 0000001a 4011              ANDS      A2, A2, A3            ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1283 0000001c 72F0F647          MOV       A3, #32752            ; [DPU_V7M3_PIPE] |342|  ; [KEEP 32-BIT INS]
    1284 00000020 428A              CMP       A3, A2                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1285 00000022 D115              BNE       ||$C$L9||             ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1286                            ; BRANCHCC OCCURS {||$C$L9||}    ; [] |342| 
    1287                    ;* --------------------------------------------------------------------------*
    1288 00000024 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |342|  ; [KEEP 32-BIT INS]
    1289 00000028 4E0A              LDR       V3, $C$CON1           ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1290 0000002a 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1291 0000002c 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |342|  ; [KEEP 32-BIT INS]
    1292 00000030 2500              MOVS      V2, #0                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1293 00000032 000C              LSLS      V1, A2, #0            ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1294 00000034 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1295 00000036 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1296 00000038 33FFF04F          MOV       A4, #-1               ; [DPU_V7M3_PIPE] |342|  ; [KEEP 32-BIT INS]
    1297 0000003c 432A              ORRS      A3, A3, V2            ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1298 0000003e 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1299 00000040 4013              ANDS      A4, A4, A3            ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1300 00000042 400E              ANDS      V3, V3, A2            ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1301 00000044 D100              BNE       ||$C$L7||             ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1302                            ; BRANCHCC OCCURS {||$C$L7||}    ; [] |342| 
    1303                    ;* --------------------------------------------------------------------------*
    1304 00000046 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1305                    ;* --------------------------------------------------------------------------*
    1306 00000048           ||$C$L7||:    
    1307 00000048 D100              BNE       ||$C$L8||             ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1308                            ; BRANCHCC OCCURS {||$C$L8||}    ; [] |342| 
    1309                    ;* --------------------------------------------------------------------------*
    1310 0000004a 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1311                    ;* --------------------------------------------------------------------------*
    1312 0000004c           ||$C$L8||:    
    1313 0000004c B907              CBNZ      V4, ||$C$L9||         ; []  ; [ORIG 16-BIT INS]
    1314                            ; BRANCHCC OCCURS {||$C$L9||}    ; [] |342| 
    1315                    ;* --------------------------------------------------------------------------*
    1316 0000004e 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1317                    ;* --------------------------------------------------------------------------*
    1318 00000050           ||$C$L9||:    
    1319                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    1320                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   25

    1321                    ; 343 | (__DOUBLE_FRAC_PART_IS_ZERO(d) == 0); }                                
    1322                    ;----------------------------------------------------------------------
    1323                    $C$DW$41        .dwtag  DW_TAG_TI_branch
    1324                            .dwattr $C$DW$41, DW_AT_low_pc(0x00)
    1325                            .dwattr $C$DW$41, DW_AT_TI_return
    1326                    
    1327 00000050 BDFE              POP       {A2, A3, A4, V1, V2, V3, V4, PC} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1328                            .dwcfi  cfa_offset, 0
    1329                            .dwcfi  restore_reg, 7
    1330                            .dwcfi  restore_reg, 6
    1331                            .dwcfi  restore_reg, 5
    1332                            .dwcfi  restore_reg, 4
    1333                            .dwcfi  restore_reg, 3
    1334                            .dwcfi  restore_reg, 2
    1335                            .dwcfi  restore_reg, 1
    1336                            ; BRANCH OCCURS                  ; [] 
    1337                            .dwattr $C$DW$38, DW_AT_TI_end_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
    1338                            .dwattr $C$DW$38, DW_AT_TI_end_line(0x157)
    1339                            .dwattr $C$DW$38, DW_AT_TI_end_column(0x2f)
    1340                            .dwendentry
    1341                            .dwendtag $C$DW$38
    1342                    
    1343 00000000                   .sect   ".text:__isnanf"
    1344                            .clink
    1345                            .thumbfunc __isnanf
    1346 00000000                   .thumb
    1347                            .global __isnanf
    1348                    
    1349                    $C$DW$42        .dwtag  DW_TAG_subprogram
    1350                            .dwattr $C$DW$42, DW_AT_name("__isnanf")
    1351                            .dwattr $C$DW$42, DW_AT_low_pc(__isnanf)
    1352                            .dwattr $C$DW$42, DW_AT_high_pc(0x00)
    1353                            .dwattr $C$DW$42, DW_AT_TI_symbol_name("__isnanf")
    1354                            .dwattr $C$DW$42, DW_AT_external
    1355                            .dwattr $C$DW$42, DW_AT_type(*$C$DW$T$10)
    1356                            .dwattr $C$DW$42, DW_AT_TI_begin_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-
    1357                            .dwattr $C$DW$42, DW_AT_TI_begin_line(0x158)
    1358                            .dwattr $C$DW$42, DW_AT_TI_begin_column(0x25)
    1359                            .dwattr $C$DW$42, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_
    1360                            .dwattr $C$DW$42, DW_AT_decl_line(0x158)
    1361                            .dwattr $C$DW$42, DW_AT_decl_column(0x25)
    1362                            .dwattr $C$DW$42, DW_AT_TI_max_frame_size(0x08)
    1363                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    1364                    
    1365                            .dwfde $C$DW$CIE, __isnanf
    1366                    $C$DW$43        .dwtag  DW_TAG_formal_parameter
    1367                            .dwattr $C$DW$43, DW_AT_name("f")
    1368                            .dwattr $C$DW$43, DW_AT_TI_symbol_name("f")
    1369                            .dwattr $C$DW$43, DW_AT_type(*$C$DW$T$16)
    1370                            .dwattr $C$DW$43, DW_AT_location[DW_OP_reg0]
    1371                    
    1372                    ;----------------------------------------------------------------------
    1373                    ; 344 | _CODE_ACCESS _INLINE_DEFINITION int __isnanf(float f)                  
    1374                    ;----------------------------------------------------------------------
    1375                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   26

    1376                    ;*****************************************************************************
    1377                    ;* FUNCTION NAME: __isnanf                                                   *
    1378                    ;*                                                                           *
    1379                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    1380                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    1381                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    1382                    ;*****************************************************************************
    1383 00000000           __isnanf:
    1384                    ;* --------------------------------------------------------------------------*
    1385                            .dwcfi  cfa_offset, 0
    1386 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1387                            .dwcfi  cfa_offset, 8
    1388                    $C$DW$44        .dwtag  DW_TAG_variable
    1389                            .dwattr $C$DW$44, DW_AT_name("f")
    1390                            .dwattr $C$DW$44, DW_AT_TI_symbol_name("f")
    1391                            .dwattr $C$DW$44, DW_AT_type(*$C$DW$T$16)
    1392                            .dwattr $C$DW$44, DW_AT_location[DW_OP_breg13 0]
    1393                    
    1394                    ;----------------------------------------------------------------------
    1395                    ; 345 | { return __FLOAT_BIASED_EXP_IS_MAX(f) &&                               
    1396                    ;----------------------------------------------------------------------
    1397 00000004 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1398                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    1399 00000006 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1400 00000008 2200              MOVS      A3, #0                ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1401 0000000a 0C00              LSRS      A1, A1, #16           ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1402 0000000c 40FFF400          AND       A1, A1, #32640        ; [DPU_V7M3_PIPE] |345|  ; [KEEP 32-BIT INS]
    1403 00000010 4FFFF5B0          CMP       A1, #32640            ; [DPU_V7M3_PIPE] |345|  ; [KEEP 32-BIT INS]
    1404 00000014 D108              BNE       ||$C$L11||            ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1405                            ; BRANCHCC OCCURS {||$C$L11||}   ; [] |345| 
    1406                    ;* --------------------------------------------------------------------------*
    1407 00000016 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1408 00000018 4601              MOV       A2, A1                ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1409 0000001a 51DFF36F          BFC       A2, #23, #9           ; [DPU_V7M3_PIPE] |345|  ; [KEEP 32-BIT INS]
    1410 0000001e 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1411 00000020 B901              CBNZ      A2, ||$C$L10||        ; []  ; [ORIG 16-BIT INS]
    1412                            ; BRANCHCC OCCURS {||$C$L10||}   ; [] |345| 
    1413                    ;* --------------------------------------------------------------------------*
    1414 00000022 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1415                    ;* --------------------------------------------------------------------------*
    1416 00000024           ||$C$L10||:    
    1417 00000024 B900              CBNZ      A1, ||$C$L11||        ; []  ; [ORIG 16-BIT INS]
    1418                            ; BRANCHCC OCCURS {||$C$L11||}   ; [] |345| 
    1419                    ;* --------------------------------------------------------------------------*
    1420 00000026 2201              MOVS      A3, #1                ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1421                    ;* --------------------------------------------------------------------------*
    1422 00000028           ||$C$L11||:    
    1423 00000028 4610              MOV       A1, A3                ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1424                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    1425                    ;----------------------------------------------------------------------
    1426                    ; 346 | (__FLOAT_FRAC_PART_IS_ZERO(f) == 0); }                                 
    1427                    ;----------------------------------------------------------------------
    1428 0000002a B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1429                            .dwcfi  cfa_offset, 0
    1430                    $C$DW$45        .dwtag  DW_TAG_TI_branch
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   27

    1431                            .dwattr $C$DW$45, DW_AT_low_pc(0x00)
    1432                            .dwattr $C$DW$45, DW_AT_TI_return
    1433                    
    1434 0000002c 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1435                            ; BRANCH OCCURS                  ; [] 
    1436                            .dwattr $C$DW$42, DW_AT_TI_end_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
    1437                            .dwattr $C$DW$42, DW_AT_TI_end_line(0x15a)
    1438                            .dwattr $C$DW$42, DW_AT_TI_end_column(0x2e)
    1439                            .dwendentry
    1440                            .dwendtag $C$DW$42
    1441                    
    1442 00000000                   .sect   ".text:__isnanl"
    1443                            .clink
    1444                            .thumbfunc __isnanl
    1445 00000000                   .thumb
    1446                            .global __isnanl
    1447                    
    1448                    $C$DW$46        .dwtag  DW_TAG_subprogram
    1449                            .dwattr $C$DW$46, DW_AT_name("__isnanl")
    1450                            .dwattr $C$DW$46, DW_AT_low_pc(__isnanl)
    1451                            .dwattr $C$DW$46, DW_AT_high_pc(0x00)
    1452                            .dwattr $C$DW$46, DW_AT_TI_symbol_name("__isnanl")
    1453                            .dwattr $C$DW$46, DW_AT_external
    1454                            .dwattr $C$DW$46, DW_AT_type(*$C$DW$T$10)
    1455                            .dwattr $C$DW$46, DW_AT_TI_begin_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-
    1456                            .dwattr $C$DW$46, DW_AT_TI_begin_line(0x15b)
    1457                            .dwattr $C$DW$46, DW_AT_TI_begin_column(0x25)
    1458                            .dwattr $C$DW$46, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_
    1459                            .dwattr $C$DW$46, DW_AT_decl_line(0x15b)
    1460                            .dwattr $C$DW$46, DW_AT_decl_column(0x25)
    1461                            .dwattr $C$DW$46, DW_AT_TI_max_frame_size(0x20)
    1462                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    1463                    
    1464                            .dwfde $C$DW$CIE, __isnanl
    1465                    $C$DW$47        .dwtag  DW_TAG_formal_parameter
    1466                            .dwattr $C$DW$47, DW_AT_name("e")
    1467                            .dwattr $C$DW$47, DW_AT_TI_symbol_name("e")
    1468                            .dwattr $C$DW$47, DW_AT_type(*$C$DW$T$18)
    1469                            .dwattr $C$DW$47, DW_AT_location[DW_OP_reg0]
    1470                    
    1471                    ;----------------------------------------------------------------------
    1472                    ; 347 | _CODE_ACCESS _INLINE_DEFINITION int __isnanl(long double e)            
    1473                    ;----------------------------------------------------------------------
    1474                    
    1475                    ;*****************************************************************************
    1476                    ;* FUNCTION NAME: __isnanl                                                   *
    1477                    ;*                                                                           *
    1478                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V2,V3,V4,SP,SR                       *
    1479                    ;*   Regs Used         : A1,A2,A3,A4,V1,V2,V3,V4,SP,LR,SR                    *
    1480                    ;*   Local Frame Size  : 0 Args + 8 Auto + 20 Save = 28 byte                 *
    1481                    ;*****************************************************************************
    1482 00000000           __isnanl:
    1483                    ;* --------------------------------------------------------------------------*
    1484                            .dwcfi  cfa_offset, 0
    1485 00000000 B5FE              PUSH      {A2, A3, A4, V1, V2, V3, V4, LR} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   28

    1486                            .dwcfi  cfa_offset, 32
    1487                            .dwcfi  save_reg_to_mem, 14, -4
    1488                            .dwcfi  save_reg_to_mem, 7, -8
    1489                            .dwcfi  save_reg_to_mem, 6, -12
    1490                            .dwcfi  save_reg_to_mem, 5, -16
    1491                            .dwcfi  save_reg_to_mem, 4, -20
    1492                            .dwcfi  save_reg_to_mem, 3, -24
    1493                            .dwcfi  save_reg_to_mem, 2, -28
    1494                            .dwcfi  save_reg_to_mem, 1, -32
    1495                    $C$DW$48        .dwtag  DW_TAG_variable
    1496                            .dwattr $C$DW$48, DW_AT_name("e")
    1497                            .dwattr $C$DW$48, DW_AT_TI_symbol_name("e")
    1498                            .dwattr $C$DW$48, DW_AT_type(*$C$DW$T$18)
    1499                            .dwattr $C$DW$48, DW_AT_location[DW_OP_breg13 0]
    1500                    
    1501                    ;----------------------------------------------------------------------
    1502                    ; 348 | { return __LDOUBLE_BIASED_EXP_IS_MAX(e) &&                             
    1503                    ;----------------------------------------------------------------------
    1504 00000002 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |348|  ; [KEEP 32-BIT INS]
    1505                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    1506 00000006 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |348|  ; [KEEP 32-BIT INS]
    1507 0000000a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1508 0000000c 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1509 0000000e 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1510 00000010 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1511 00000012 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1512 00000014 0C0A              LSRS      A3, A2, #16           ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1513 00000016 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |348|  ; [KEEP 32-BIT INS]
    1514 0000001a 4011              ANDS      A2, A2, A3            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1515 0000001c 72F0F647          MOV       A3, #32752            ; [DPU_V7M3_PIPE] |348|  ; [KEEP 32-BIT INS]
    1516 00000020 428A              CMP       A3, A2                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1517 00000022 D115              BNE       ||$C$L14||            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1518                            ; BRANCHCC OCCURS {||$C$L14||}   ; [] |348| 
    1519                    ;* --------------------------------------------------------------------------*
    1520 00000024 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |348|  ; [KEEP 32-BIT INS]
    1521 00000028 4E0A              LDR       V3, $C$CON2           ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1522 0000002a 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1523 0000002c 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |348|  ; [KEEP 32-BIT INS]
    1524 00000030 2500              MOVS      V2, #0                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1525 00000032 000C              LSLS      V1, A2, #0            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1526 00000034 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1527 00000036 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1528 00000038 33FFF04F          MOV       A4, #-1               ; [DPU_V7M3_PIPE] |348|  ; [KEEP 32-BIT INS]
    1529 0000003c 432A              ORRS      A3, A3, V2            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1530 0000003e 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1531 00000040 4013              ANDS      A4, A4, A3            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1532 00000042 400E              ANDS      V3, V3, A2            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1533 00000044 D100              BNE       ||$C$L12||            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1534                            ; BRANCHCC OCCURS {||$C$L12||}   ; [] |348| 
    1535                    ;* --------------------------------------------------------------------------*
    1536 00000046 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1537                    ;* --------------------------------------------------------------------------*
    1538 00000048           ||$C$L12||:    
    1539 00000048 D100              BNE       ||$C$L13||            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1540                            ; BRANCHCC OCCURS {||$C$L13||}   ; [] |348| 
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   29

    1541                    ;* --------------------------------------------------------------------------*
    1542 0000004a 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1543                    ;* --------------------------------------------------------------------------*
    1544 0000004c           ||$C$L13||:    
    1545 0000004c B907              CBNZ      V4, ||$C$L14||        ; []  ; [ORIG 16-BIT INS]
    1546                            ; BRANCHCC OCCURS {||$C$L14||}   ; [] |348| 
    1547                    ;* --------------------------------------------------------------------------*
    1548 0000004e 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1549                    ;* --------------------------------------------------------------------------*
    1550 00000050           ||$C$L14||:    
    1551                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    1552                    ;----------------------------------------------------------------------
    1553                    ; 349 | (__LDOUBLE_FRAC_PART_IS_ZERO(e) == 0); }                               
    1554                    ;----------------------------------------------------------------------
    1555                    $C$DW$49        .dwtag  DW_TAG_TI_branch
    1556                            .dwattr $C$DW$49, DW_AT_low_pc(0x00)
    1557                            .dwattr $C$DW$49, DW_AT_TI_return
    1558                    
    1559 00000050 BDFE              POP       {A2, A3, A4, V1, V2, V3, V4, PC} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1560                            .dwcfi  cfa_offset, 0
    1561                            .dwcfi  restore_reg, 7
    1562                            .dwcfi  restore_reg, 6
    1563                            .dwcfi  restore_reg, 5
    1564                            .dwcfi  restore_reg, 4
    1565                            .dwcfi  restore_reg, 3
    1566                            .dwcfi  restore_reg, 2
    1567                            .dwcfi  restore_reg, 1
    1568                            ; BRANCH OCCURS                  ; [] 
    1569                            .dwattr $C$DW$46, DW_AT_TI_end_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
    1570                            .dwattr $C$DW$46, DW_AT_TI_end_line(0x15d)
    1571                            .dwattr $C$DW$46, DW_AT_TI_end_column(0x30)
    1572                            .dwendentry
    1573                            .dwendtag $C$DW$46
    1574                    
    1575 00000000                   .sect   ".text:__isnormal"
    1576                            .clink
    1577                            .thumbfunc __isnormal
    1578 00000000                   .thumb
    1579                            .global __isnormal
    1580                    
    1581                    $C$DW$50        .dwtag  DW_TAG_subprogram
    1582                            .dwattr $C$DW$50, DW_AT_name("__isnormal")
    1583                            .dwattr $C$DW$50, DW_AT_low_pc(__isnormal)
    1584                            .dwattr $C$DW$50, DW_AT_high_pc(0x00)
    1585                            .dwattr $C$DW$50, DW_AT_TI_symbol_name("__isnormal")
    1586                            .dwattr $C$DW$50, DW_AT_external
    1587                            .dwattr $C$DW$50, DW_AT_type(*$C$DW$T$10)
    1588                            .dwattr $C$DW$50, DW_AT_TI_begin_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-
    1589                            .dwattr $C$DW$50, DW_AT_TI_begin_line(0x15f)
    1590                            .dwattr $C$DW$50, DW_AT_TI_begin_column(0x25)
    1591                            .dwattr $C$DW$50, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_
    1592                            .dwattr $C$DW$50, DW_AT_decl_line(0x15f)
    1593                            .dwattr $C$DW$50, DW_AT_decl_column(0x25)
    1594                            .dwattr $C$DW$50, DW_AT_TI_max_frame_size(0x18)
    1595                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   30

    1596                    
    1597                            .dwfde $C$DW$CIE, __isnormal
    1598                    $C$DW$51        .dwtag  DW_TAG_formal_parameter
    1599                            .dwattr $C$DW$51, DW_AT_name("d")
    1600                            .dwattr $C$DW$51, DW_AT_TI_symbol_name("d")
    1601                            .dwattr $C$DW$51, DW_AT_type(*$C$DW$T$17)
    1602                            .dwattr $C$DW$51, DW_AT_location[DW_OP_reg0]
    1603                    
    1604                    ;----------------------------------------------------------------------
    1605                    ; 351 | _CODE_ACCESS _INLINE_DEFINITION int __isnormal(double d)               
    1606                    ;----------------------------------------------------------------------
    1607                    
    1608                    ;*****************************************************************************
    1609                    ;* FUNCTION NAME: __isnormal                                                 *
    1610                    ;*                                                                           *
    1611                    ;*   Regs Modified     : A1,A2,A3,A4,V3,V4,SP,SR                             *
    1612                    ;*   Regs Used         : A1,A2,A3,A4,V3,V4,SP,LR,SR                          *
    1613                    ;*   Local Frame Size  : 0 Args + 8 Auto + 12 Save = 20 byte                 *
    1614                    ;*****************************************************************************
    1615 00000000           __isnormal:
    1616                    ;* --------------------------------------------------------------------------*
    1617                            .dwcfi  cfa_offset, 0
    1618 00000000 B5CE              PUSH      {A2, A3, A4, V3, V4, LR} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1619                            .dwcfi  cfa_offset, 24
    1620                            .dwcfi  save_reg_to_mem, 14, -4
    1621                            .dwcfi  save_reg_to_mem, 7, -8
    1622                            .dwcfi  save_reg_to_mem, 6, -12
    1623                            .dwcfi  save_reg_to_mem, 3, -16
    1624                            .dwcfi  save_reg_to_mem, 2, -20
    1625                            .dwcfi  save_reg_to_mem, 1, -24
    1626                    $C$DW$52        .dwtag  DW_TAG_variable
    1627                            .dwattr $C$DW$52, DW_AT_name("d")
    1628                            .dwattr $C$DW$52, DW_AT_TI_symbol_name("d")
    1629                            .dwattr $C$DW$52, DW_AT_type(*$C$DW$T$17)
    1630                            .dwattr $C$DW$52, DW_AT_location[DW_OP_breg13 0]
    1631                    
    1632                    ;----------------------------------------------------------------------
    1633                    ; 352 | { return (__DOUBLE_BIASED_EXP_IS_ZERO(d) == 0) &&                      
    1634                    ;----------------------------------------------------------------------
    1635 00000002 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |352|  ; [KEEP 32-BIT INS]
    1636                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    1637 00000006 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |352|  ; [KEEP 32-BIT INS]
    1638 0000000a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1639 0000000c 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1640 0000000e 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1641 00000010 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1642 00000012 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1643 00000014 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1644 00000016 0D0B              LSRS      A4, A2, #20           ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1645 00000018 2200              MOVS      A3, #0                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1646 0000001a 71FFF240          MOV       A2, #2047             ; [DPU_V7M3_PIPE] |352|  ; [KEEP 32-BIT INS]
    1647 0000001e 17CE              ASRS      V3, A2, #31           ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1648 00000020 4016              ANDS      V3, V3, A3            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1649 00000022 0103EA01          AND       A2, A2, A4            ; [DPU_V7M3_PIPE] |352|  ; [KEEP 32-BIT INS]
    1650 00000026 D100              BNE       ||$C$L15||            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   31

    1651                            ; BRANCHCC OCCURS {||$C$L15||}   ; [] |352| 
    1652                    ;* --------------------------------------------------------------------------*
    1653 00000028 2900              CMP       A2, #0                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1654                    ;* --------------------------------------------------------------------------*
    1655 0000002a           ||$C$L15||:    
    1656 0000002a D100              BNE       ||$C$L16||            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1657                            ; BRANCHCC OCCURS {||$C$L16||}   ; [] |352| 
    1658                    ;* --------------------------------------------------------------------------*
    1659 0000002c 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1660                    ;* --------------------------------------------------------------------------*
    1661 0000002e           ||$C$L16||:    
    1662 0000002e B98F              CBNZ      V4, ||$C$L18||        ; []  ; [ORIG 16-BIT INS]
    1663                            ; BRANCHCC OCCURS {||$C$L18||}   ; [] |352| 
    1664                    ;* --------------------------------------------------------------------------*
    1665 00000030 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |352|  ; [KEEP 32-BIT INS]
    1666 00000034 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1667 00000036 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1668 00000038 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1669 0000003a 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1670 0000003c 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1671 0000003e 0C0A              LSRS      A3, A2, #16           ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1672 00000040 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |352|  ; [KEEP 32-BIT INS]
    1673 00000044 4011              ANDS      A2, A2, A3            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1674 00000046 72F0F647          MOV       A3, #32752            ; [DPU_V7M3_PIPE] |352|  ; [KEEP 32-BIT INS]
    1675 0000004a 428A              CMP       A3, A2                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1676 0000004c D100              BNE       ||$C$L17||            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1677                            ; BRANCHCC OCCURS {||$C$L17||}   ; [] |352| 
    1678                    ;* --------------------------------------------------------------------------*
    1679 0000004e 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1680                    ;* --------------------------------------------------------------------------*
    1681 00000050           ||$C$L17||:    
    1682 00000050 B907              CBNZ      V4, ||$C$L18||        ; []  ; [ORIG 16-BIT INS]
    1683                            ; BRANCHCC OCCURS {||$C$L18||}   ; [] |352| 
    1684                    ;* --------------------------------------------------------------------------*
    1685 00000052 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1686                    ;* --------------------------------------------------------------------------*
    1687 00000054           ||$C$L18||:    
    1688                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    1689                    ;----------------------------------------------------------------------
    1690                    ; 353 | (__DOUBLE_BIASED_EXP_IS_MAX(d) == 0); }                                
    1691                    ;----------------------------------------------------------------------
    1692                    $C$DW$53        .dwtag  DW_TAG_TI_branch
    1693                            .dwattr $C$DW$53, DW_AT_low_pc(0x00)
    1694                            .dwattr $C$DW$53, DW_AT_TI_return
    1695                    
    1696 00000054 BDCE              POP       {A2, A3, A4, V3, V4, PC} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1697                            .dwcfi  cfa_offset, 0
    1698                            .dwcfi  restore_reg, 7
    1699                            .dwcfi  restore_reg, 6
    1700                            .dwcfi  restore_reg, 3
    1701                            .dwcfi  restore_reg, 2
    1702                            .dwcfi  restore_reg, 1
    1703                            ; BRANCH OCCURS                  ; [] 
    1704                            .dwattr $C$DW$50, DW_AT_TI_end_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
    1705                            .dwattr $C$DW$50, DW_AT_TI_end_line(0x161)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   32

    1706                            .dwattr $C$DW$50, DW_AT_TI_end_column(0x30)
    1707                            .dwendentry
    1708                            .dwendtag $C$DW$50
    1709                    
    1710 00000000                   .sect   ".text:__isnormalf"
    1711                            .clink
    1712                            .thumbfunc __isnormalf
    1713 00000000                   .thumb
    1714                            .global __isnormalf
    1715                    
    1716                    $C$DW$54        .dwtag  DW_TAG_subprogram
    1717                            .dwattr $C$DW$54, DW_AT_name("__isnormalf")
    1718                            .dwattr $C$DW$54, DW_AT_low_pc(__isnormalf)
    1719                            .dwattr $C$DW$54, DW_AT_high_pc(0x00)
    1720                            .dwattr $C$DW$54, DW_AT_TI_symbol_name("__isnormalf")
    1721                            .dwattr $C$DW$54, DW_AT_external
    1722                            .dwattr $C$DW$54, DW_AT_type(*$C$DW$T$10)
    1723                            .dwattr $C$DW$54, DW_AT_TI_begin_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-
    1724                            .dwattr $C$DW$54, DW_AT_TI_begin_line(0x163)
    1725                            .dwattr $C$DW$54, DW_AT_TI_begin_column(0x25)
    1726                            .dwattr $C$DW$54, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_
    1727                            .dwattr $C$DW$54, DW_AT_decl_line(0x163)
    1728                            .dwattr $C$DW$54, DW_AT_decl_column(0x25)
    1729                            .dwattr $C$DW$54, DW_AT_TI_max_frame_size(0x08)
    1730                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    1731                    
    1732                            .dwfde $C$DW$CIE, __isnormalf
    1733                    $C$DW$55        .dwtag  DW_TAG_formal_parameter
    1734                            .dwattr $C$DW$55, DW_AT_name("f")
    1735                            .dwattr $C$DW$55, DW_AT_TI_symbol_name("f")
    1736                            .dwattr $C$DW$55, DW_AT_type(*$C$DW$T$16)
    1737                            .dwattr $C$DW$55, DW_AT_location[DW_OP_reg0]
    1738                    
    1739                    ;----------------------------------------------------------------------
    1740                    ; 355 | _CODE_ACCESS _INLINE_DEFINITION int __isnormalf(float f)               
    1741                    ;----------------------------------------------------------------------
    1742                    
    1743                    ;*****************************************************************************
    1744                    ;* FUNCTION NAME: __isnormalf                                                *
    1745                    ;*                                                                           *
    1746                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    1747                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    1748                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    1749                    ;*****************************************************************************
    1750 00000000           __isnormalf:
    1751                    ;* --------------------------------------------------------------------------*
    1752                            .dwcfi  cfa_offset, 0
    1753 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1754                            .dwcfi  cfa_offset, 8
    1755                    $C$DW$56        .dwtag  DW_TAG_variable
    1756                            .dwattr $C$DW$56, DW_AT_name("f")
    1757                            .dwattr $C$DW$56, DW_AT_TI_symbol_name("f")
    1758                            .dwattr $C$DW$56, DW_AT_type(*$C$DW$T$16)
    1759                            .dwattr $C$DW$56, DW_AT_location[DW_OP_breg13 0]
    1760                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   33

    1761                    ;----------------------------------------------------------------------
    1762                    ; 356 | { return (__FLOAT_BIASED_EXP_IS_ZERO(f) == 0) &&                       
    1763                    ;----------------------------------------------------------------------
    1764 00000004 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    1765                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    1766 00000006 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    1767 00000008 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    1768 0000000a 52C7F3C0          UBFX      A3, A1, #23, #8       ; [DPU_V7M3_PIPE] |356|  ; [KEEP 32-BIT INS]
    1769 0000000e 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    1770 00000010 B902              CBNZ      A3, ||$C$L19||        ; []  ; [ORIG 16-BIT INS]
    1771                            ; BRANCHCC OCCURS {||$C$L19||}   ; [] |356| 
    1772                    ;* --------------------------------------------------------------------------*
    1773 00000012 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    1774                    ;* --------------------------------------------------------------------------*
    1775 00000014           ||$C$L19||:    
    1776 00000014 B959              CBNZ      A2, ||$C$L21||        ; []  ; [ORIG 16-BIT INS]
    1777                            ; BRANCHCC OCCURS {||$C$L21||}   ; [] |356| 
    1778                    ;* --------------------------------------------------------------------------*
    1779 00000016 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    1780 00000018 0C09              LSRS      A2, A2, #16           ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    1781 0000001a 42FFF401          AND       A3, A2, #32640        ; [DPU_V7M3_PIPE] |356|  ; [KEEP 32-BIT INS]
    1782 0000001e 4FFFF5B2          CMP       A3, #32640            ; [DPU_V7M3_PIPE] |356|  ; [KEEP 32-BIT INS]
    1783 00000022 0100F04F          MOV       A2, #0                ; [DPU_V7M3_PIPE] |356|  ; [KEEP 32-BIT INS]
    1784 00000026 D100              BNE       ||$C$L20||            ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    1785                            ; BRANCHCC OCCURS {||$C$L20||}   ; [] |356| 
    1786                    ;* --------------------------------------------------------------------------*
    1787 00000028 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    1788                    ;* --------------------------------------------------------------------------*
    1789 0000002a           ||$C$L20||:    
    1790 0000002a B901              CBNZ      A2, ||$C$L21||        ; []  ; [ORIG 16-BIT INS]
    1791                            ; BRANCHCC OCCURS {||$C$L21||}   ; [] |356| 
    1792                    ;* --------------------------------------------------------------------------*
    1793 0000002c 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    1794                    ;* --------------------------------------------------------------------------*
    1795 0000002e           ||$C$L21||:    
    1796                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    1797                    ;----------------------------------------------------------------------
    1798                    ; 357 | (__FLOAT_BIASED_EXP_IS_MAX(f) == 0); }                                 
    1799                    ;----------------------------------------------------------------------
    1800 0000002e B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1801                            .dwcfi  cfa_offset, 0
    1802                    $C$DW$57        .dwtag  DW_TAG_TI_branch
    1803                            .dwattr $C$DW$57, DW_AT_low_pc(0x00)
    1804                            .dwattr $C$DW$57, DW_AT_TI_return
    1805                    
    1806 00000030 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1807                            ; BRANCH OCCURS                  ; [] 
    1808                            .dwattr $C$DW$54, DW_AT_TI_end_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
    1809                            .dwattr $C$DW$54, DW_AT_TI_end_line(0x165)
    1810                            .dwattr $C$DW$54, DW_AT_TI_end_column(0x2f)
    1811                            .dwendentry
    1812                            .dwendtag $C$DW$54
    1813                    
    1814 00000000                   .sect   ".text:__isnormall"
    1815                            .clink
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   34

    1816                            .thumbfunc __isnormall
    1817 00000000                   .thumb
    1818                            .global __isnormall
    1819                    
    1820                    $C$DW$58        .dwtag  DW_TAG_subprogram
    1821                            .dwattr $C$DW$58, DW_AT_name("__isnormall")
    1822                            .dwattr $C$DW$58, DW_AT_low_pc(__isnormall)
    1823                            .dwattr $C$DW$58, DW_AT_high_pc(0x00)
    1824                            .dwattr $C$DW$58, DW_AT_TI_symbol_name("__isnormall")
    1825                            .dwattr $C$DW$58, DW_AT_external
    1826                            .dwattr $C$DW$58, DW_AT_type(*$C$DW$T$10)
    1827                            .dwattr $C$DW$58, DW_AT_TI_begin_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-
    1828                            .dwattr $C$DW$58, DW_AT_TI_begin_line(0x167)
    1829                            .dwattr $C$DW$58, DW_AT_TI_begin_column(0x25)
    1830                            .dwattr $C$DW$58, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_
    1831                            .dwattr $C$DW$58, DW_AT_decl_line(0x167)
    1832                            .dwattr $C$DW$58, DW_AT_decl_column(0x25)
    1833                            .dwattr $C$DW$58, DW_AT_TI_max_frame_size(0x18)
    1834                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    1835                    
    1836                            .dwfde $C$DW$CIE, __isnormall
    1837                    $C$DW$59        .dwtag  DW_TAG_formal_parameter
    1838                            .dwattr $C$DW$59, DW_AT_name("e")
    1839                            .dwattr $C$DW$59, DW_AT_TI_symbol_name("e")
    1840                            .dwattr $C$DW$59, DW_AT_type(*$C$DW$T$18)
    1841                            .dwattr $C$DW$59, DW_AT_location[DW_OP_reg0]
    1842                    
    1843                    ;----------------------------------------------------------------------
    1844                    ; 359 | _CODE_ACCESS _INLINE_DEFINITION int __isnormall(long double e)         
    1845                    ;----------------------------------------------------------------------
    1846                    
    1847                    ;*****************************************************************************
    1848                    ;* FUNCTION NAME: __isnormall                                                *
    1849                    ;*                                                                           *
    1850                    ;*   Regs Modified     : A1,A2,A3,A4,V3,V4,SP,SR                             *
    1851                    ;*   Regs Used         : A1,A2,A3,A4,V3,V4,SP,LR,SR                          *
    1852                    ;*   Local Frame Size  : 0 Args + 8 Auto + 12 Save = 20 byte                 *
    1853                    ;*****************************************************************************
    1854 00000000           __isnormall:
    1855                    ;* --------------------------------------------------------------------------*
    1856                            .dwcfi  cfa_offset, 0
    1857 00000000 B5CE              PUSH      {A2, A3, A4, V3, V4, LR} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1858                            .dwcfi  cfa_offset, 24
    1859                            .dwcfi  save_reg_to_mem, 14, -4
    1860                            .dwcfi  save_reg_to_mem, 7, -8
    1861                            .dwcfi  save_reg_to_mem, 6, -12
    1862                            .dwcfi  save_reg_to_mem, 3, -16
    1863                            .dwcfi  save_reg_to_mem, 2, -20
    1864                            .dwcfi  save_reg_to_mem, 1, -24
    1865                    $C$DW$60        .dwtag  DW_TAG_variable
    1866                            .dwattr $C$DW$60, DW_AT_name("e")
    1867                            .dwattr $C$DW$60, DW_AT_TI_symbol_name("e")
    1868                            .dwattr $C$DW$60, DW_AT_type(*$C$DW$T$18)
    1869                            .dwattr $C$DW$60, DW_AT_location[DW_OP_breg13 0]
    1870                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   35

    1871                    ;----------------------------------------------------------------------
    1872                    ; 360 | { return (__LDOUBLE_BIASED_EXP_IS_ZERO(e) == 0) &&                     
    1873                    ;----------------------------------------------------------------------
    1874 00000002 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |360|  ; [KEEP 32-BIT INS]
    1875                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    1876 00000006 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |360|  ; [KEEP 32-BIT INS]
    1877 0000000a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    1878 0000000c 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    1879 0000000e 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    1880 00000010 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    1881 00000012 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    1882 00000014 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    1883 00000016 0D0B              LSRS      A4, A2, #20           ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    1884 00000018 2200              MOVS      A3, #0                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    1885 0000001a 71FFF240          MOV       A2, #2047             ; [DPU_V7M3_PIPE] |360|  ; [KEEP 32-BIT INS]
    1886 0000001e 17CE              ASRS      V3, A2, #31           ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    1887 00000020 4016              ANDS      V3, V3, A3            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    1888 00000022 0103EA01          AND       A2, A2, A4            ; [DPU_V7M3_PIPE] |360|  ; [KEEP 32-BIT INS]
    1889 00000026 D100              BNE       ||$C$L22||            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    1890                            ; BRANCHCC OCCURS {||$C$L22||}   ; [] |360| 
    1891                    ;* --------------------------------------------------------------------------*
    1892 00000028 2900              CMP       A2, #0                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    1893                    ;* --------------------------------------------------------------------------*
    1894 0000002a           ||$C$L22||:    
    1895 0000002a D100              BNE       ||$C$L23||            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    1896                            ; BRANCHCC OCCURS {||$C$L23||}   ; [] |360| 
    1897                    ;* --------------------------------------------------------------------------*
    1898 0000002c 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    1899                    ;* --------------------------------------------------------------------------*
    1900 0000002e           ||$C$L23||:    
    1901 0000002e B98F              CBNZ      V4, ||$C$L25||        ; []  ; [ORIG 16-BIT INS]
    1902                            ; BRANCHCC OCCURS {||$C$L25||}   ; [] |360| 
    1903                    ;* --------------------------------------------------------------------------*
    1904 00000030 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |360|  ; [KEEP 32-BIT INS]
    1905 00000034 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    1906 00000036 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    1907 00000038 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    1908 0000003a 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    1909 0000003c 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    1910 0000003e 0C0A              LSRS      A3, A2, #16           ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    1911 00000040 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |360|  ; [KEEP 32-BIT INS]
    1912 00000044 4011              ANDS      A2, A2, A3            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    1913 00000046 72F0F647          MOV       A3, #32752            ; [DPU_V7M3_PIPE] |360|  ; [KEEP 32-BIT INS]
    1914 0000004a 428A              CMP       A3, A2                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    1915 0000004c D100              BNE       ||$C$L24||            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    1916                            ; BRANCHCC OCCURS {||$C$L24||}   ; [] |360| 
    1917                    ;* --------------------------------------------------------------------------*
    1918 0000004e 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    1919                    ;* --------------------------------------------------------------------------*
    1920 00000050           ||$C$L24||:    
    1921 00000050 B907              CBNZ      V4, ||$C$L25||        ; []  ; [ORIG 16-BIT INS]
    1922                            ; BRANCHCC OCCURS {||$C$L25||}   ; [] |360| 
    1923                    ;* --------------------------------------------------------------------------*
    1924 00000052 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    1925                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   36

    1926 00000054           ||$C$L25||:    
    1927                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    1928                    ;----------------------------------------------------------------------
    1929                    ; 361 | (__LDOUBLE_BIASED_EXP_IS_MAX(e) == 0); }                               
    1930                    ;----------------------------------------------------------------------
    1931                    $C$DW$61        .dwtag  DW_TAG_TI_branch
    1932                            .dwattr $C$DW$61, DW_AT_low_pc(0x00)
    1933                            .dwattr $C$DW$61, DW_AT_TI_return
    1934                    
    1935 00000054 BDCE              POP       {A2, A3, A4, V3, V4, PC} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1936                            .dwcfi  cfa_offset, 0
    1937                            .dwcfi  restore_reg, 7
    1938                            .dwcfi  restore_reg, 6
    1939                            .dwcfi  restore_reg, 3
    1940                            .dwcfi  restore_reg, 2
    1941                            .dwcfi  restore_reg, 1
    1942                            ; BRANCH OCCURS                  ; [] 
    1943                            .dwattr $C$DW$58, DW_AT_TI_end_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
    1944                            .dwattr $C$DW$58, DW_AT_TI_end_line(0x169)
    1945                            .dwattr $C$DW$58, DW_AT_TI_end_column(0x31)
    1946                            .dwendentry
    1947                            .dwendtag $C$DW$58
    1948                    
    1949 00000000                   .sect   ".text:__signbit"
    1950                            .clink
    1951                            .thumbfunc __signbit
    1952 00000000                   .thumb
    1953                            .global __signbit
    1954                    
    1955                    $C$DW$62        .dwtag  DW_TAG_subprogram
    1956                            .dwattr $C$DW$62, DW_AT_name("__signbit")
    1957                            .dwattr $C$DW$62, DW_AT_low_pc(__signbit)
    1958                            .dwattr $C$DW$62, DW_AT_high_pc(0x00)
    1959                            .dwattr $C$DW$62, DW_AT_TI_symbol_name("__signbit")
    1960                            .dwattr $C$DW$62, DW_AT_external
    1961                            .dwattr $C$DW$62, DW_AT_type(*$C$DW$T$10)
    1962                            .dwattr $C$DW$62, DW_AT_TI_begin_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-
    1963                            .dwattr $C$DW$62, DW_AT_TI_begin_line(0x16b)
    1964                            .dwattr $C$DW$62, DW_AT_TI_begin_column(0x25)
    1965                            .dwattr $C$DW$62, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_
    1966                            .dwattr $C$DW$62, DW_AT_decl_line(0x16b)
    1967                            .dwattr $C$DW$62, DW_AT_decl_column(0x25)
    1968                            .dwattr $C$DW$62, DW_AT_TI_max_frame_size(0x20)
    1969                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    1970                    
    1971                            .dwfde $C$DW$CIE, __signbit
    1972                    $C$DW$63        .dwtag  DW_TAG_formal_parameter
    1973                            .dwattr $C$DW$63, DW_AT_name("d")
    1974                            .dwattr $C$DW$63, DW_AT_TI_symbol_name("d")
    1975                            .dwattr $C$DW$63, DW_AT_type(*$C$DW$T$17)
    1976                            .dwattr $C$DW$63, DW_AT_location[DW_OP_reg0]
    1977                    
    1978                    ;----------------------------------------------------------------------
    1979                    ; 363 | _CODE_ACCESS _INLINE_DEFINITION int __signbit(double d)                
    1980                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   37

    1981                    
    1982                    ;*****************************************************************************
    1983                    ;* FUNCTION NAME: __signbit                                                  *
    1984                    ;*                                                                           *
    1985                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V2,V3,V4,SP,SR                       *
    1986                    ;*   Regs Used         : A1,A2,A3,A4,V1,V2,V3,V4,SP,LR,SR                    *
    1987                    ;*   Local Frame Size  : 0 Args + 8 Auto + 20 Save = 28 byte                 *
    1988                    ;*****************************************************************************
    1989 00000000           __signbit:
    1990                    ;* --------------------------------------------------------------------------*
    1991                            .dwcfi  cfa_offset, 0
    1992 00000000 B5FE              PUSH      {A2, A3, A4, V1, V2, V3, V4, LR} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1993                            .dwcfi  cfa_offset, 32
    1994                            .dwcfi  save_reg_to_mem, 14, -4
    1995                            .dwcfi  save_reg_to_mem, 7, -8
    1996                            .dwcfi  save_reg_to_mem, 6, -12
    1997                            .dwcfi  save_reg_to_mem, 5, -16
    1998                            .dwcfi  save_reg_to_mem, 4, -20
    1999                            .dwcfi  save_reg_to_mem, 3, -24
    2000                            .dwcfi  save_reg_to_mem, 2, -28
    2001                            .dwcfi  save_reg_to_mem, 1, -32
    2002                    $C$DW$64        .dwtag  DW_TAG_variable
    2003                            .dwattr $C$DW$64, DW_AT_name("d")
    2004                            .dwattr $C$DW$64, DW_AT_TI_symbol_name("d")
    2005                            .dwattr $C$DW$64, DW_AT_type(*$C$DW$T$17)
    2006                            .dwattr $C$DW$64, DW_AT_location[DW_OP_breg13 0]
    2007                    
    2008                    ;----------------------------------------------------------------------
    2009                    ; 364 | { return __DOUBLE_SIGN_BIT_ZERO(d) == 0; }                             
    2010                    ;----------------------------------------------------------------------
    2011 00000002 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |364|  ; [KEEP 32-BIT INS]
    2012                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2013 00000006 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |364|  ; [KEEP 32-BIT INS]
    2014 0000000a 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2015 0000000c 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |364|  ; [KEEP 32-BIT INS]
    2016 00000010 2500              MOVS      V2, #0                ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2017 00000012 4600F04F          MOV       V3, #-2147483648      ; [DPU_V7M3_PIPE] |364|  ; [KEEP 32-BIT INS]
    2018 00000016 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2019 00000018 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2020 0000001a 000C              LSLS      V1, A2, #0            ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2021 0000001c 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2022 0000001e 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2023 00000020 2300              MOVS      A4, #0                ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2024 00000022 432A              ORRS      A3, A3, V2            ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2025 00000024 400E              ANDS      V3, V3, A2            ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2026 00000026 0302EA03          AND       A4, A4, A3            ; [DPU_V7M3_PIPE] |364|  ; [KEEP 32-BIT INS]
    2027 0000002a D100              BNE       ||$C$L26||            ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2028                            ; BRANCHCC OCCURS {||$C$L26||}   ; [] |364| 
    2029                    ;* --------------------------------------------------------------------------*
    2030 0000002c 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2031                    ;* --------------------------------------------------------------------------*
    2032 0000002e           ||$C$L26||:    
    2033 0000002e D100              BNE       ||$C$L27||            ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2034                            ; BRANCHCC OCCURS {||$C$L27||}   ; [] |364| 
    2035                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   38

    2036 00000030 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2037                    ;* --------------------------------------------------------------------------*
    2038 00000032           ||$C$L27||:    
    2039 00000032 B907              CBNZ      V4, ||$C$L28||        ; []  ; [ORIG 16-BIT INS]
    2040                            ; BRANCHCC OCCURS {||$C$L28||}   ; [] |364| 
    2041                    ;* --------------------------------------------------------------------------*
    2042 00000034 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2043                    ;* --------------------------------------------------------------------------*
    2044 00000036           ||$C$L28||:    
    2045                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2046                    $C$DW$65        .dwtag  DW_TAG_TI_branch
    2047                            .dwattr $C$DW$65, DW_AT_low_pc(0x00)
    2048                            .dwattr $C$DW$65, DW_AT_TI_return
    2049                    
    2050 00000036 BDFE              POP       {A2, A3, A4, V1, V2, V3, V4, PC} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2051                            .dwcfi  cfa_offset, 0
    2052                            .dwcfi  restore_reg, 7
    2053                            .dwcfi  restore_reg, 6
    2054                            .dwcfi  restore_reg, 5
    2055                            .dwcfi  restore_reg, 4
    2056                            .dwcfi  restore_reg, 3
    2057                            .dwcfi  restore_reg, 2
    2058                            .dwcfi  restore_reg, 1
    2059                            ; BRANCH OCCURS                  ; [] 
    2060                            .dwattr $C$DW$62, DW_AT_TI_end_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
    2061                            .dwattr $C$DW$62, DW_AT_TI_end_line(0x16c)
    2062                            .dwattr $C$DW$62, DW_AT_TI_end_column(0x2a)
    2063                            .dwendentry
    2064                            .dwendtag $C$DW$62
    2065                    
    2066 00000000                   .sect   ".text:__signbitf"
    2067                            .clink
    2068                            .thumbfunc __signbitf
    2069 00000000                   .thumb
    2070                            .global __signbitf
    2071                    
    2072                    $C$DW$66        .dwtag  DW_TAG_subprogram
    2073                            .dwattr $C$DW$66, DW_AT_name("__signbitf")
    2074                            .dwattr $C$DW$66, DW_AT_low_pc(__signbitf)
    2075                            .dwattr $C$DW$66, DW_AT_high_pc(0x00)
    2076                            .dwattr $C$DW$66, DW_AT_TI_symbol_name("__signbitf")
    2077                            .dwattr $C$DW$66, DW_AT_external
    2078                            .dwattr $C$DW$66, DW_AT_type(*$C$DW$T$10)
    2079                            .dwattr $C$DW$66, DW_AT_TI_begin_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-
    2080                            .dwattr $C$DW$66, DW_AT_TI_begin_line(0x16d)
    2081                            .dwattr $C$DW$66, DW_AT_TI_begin_column(0x25)
    2082                            .dwattr $C$DW$66, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_
    2083                            .dwattr $C$DW$66, DW_AT_decl_line(0x16d)
    2084                            .dwattr $C$DW$66, DW_AT_decl_column(0x25)
    2085                            .dwattr $C$DW$66, DW_AT_TI_max_frame_size(0x08)
    2086                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2087                    
    2088                            .dwfde $C$DW$CIE, __signbitf
    2089                    $C$DW$67        .dwtag  DW_TAG_formal_parameter
    2090                            .dwattr $C$DW$67, DW_AT_name("f")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   39

    2091                            .dwattr $C$DW$67, DW_AT_TI_symbol_name("f")
    2092                            .dwattr $C$DW$67, DW_AT_type(*$C$DW$T$16)
    2093                            .dwattr $C$DW$67, DW_AT_location[DW_OP_reg0]
    2094                    
    2095                    ;----------------------------------------------------------------------
    2096                    ; 365 | _CODE_ACCESS _INLINE_DEFINITION int __signbitf(float f)                
    2097                    ;----------------------------------------------------------------------
    2098                    
    2099                    ;*****************************************************************************
    2100                    ;* FUNCTION NAME: __signbitf                                                 *
    2101                    ;*                                                                           *
    2102                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    2103                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    2104                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    2105                    ;*****************************************************************************
    2106 00000000           __signbitf:
    2107                    ;* --------------------------------------------------------------------------*
    2108                            .dwcfi  cfa_offset, 0
    2109 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    2110                            .dwcfi  cfa_offset, 8
    2111                    $C$DW$68        .dwtag  DW_TAG_variable
    2112                            .dwattr $C$DW$68, DW_AT_name("f")
    2113                            .dwattr $C$DW$68, DW_AT_TI_symbol_name("f")
    2114                            .dwattr $C$DW$68, DW_AT_type(*$C$DW$T$16)
    2115                            .dwattr $C$DW$68, DW_AT_location[DW_OP_breg13 0]
    2116                    
    2117                    ;----------------------------------------------------------------------
    2118                    ; 366 | { return __FLOAT_SIGN_BIT_ZERO(f) == 0; }                              
    2119                    ;----------------------------------------------------------------------
    2120 00000004 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    2121                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2122 00000006 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    2123 00000008 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    2124 0000000a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    2125 0000000c 0812              LSRS      A3, A3, #32           ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    2126 0000000e D200              BCS       ||$C$L29||            ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    2127                            ; BRANCHCC OCCURS {||$C$L29||}   ; [] |366| 
    2128                    ;* --------------------------------------------------------------------------*
    2129 00000010 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    2130                    ;* --------------------------------------------------------------------------*
    2131 00000012           ||$C$L29||:    
    2132 00000012 B901              CBNZ      A2, ||$C$L30||        ; []  ; [ORIG 16-BIT INS]
    2133                            ; BRANCHCC OCCURS {||$C$L30||}   ; [] |366| 
    2134                    ;* --------------------------------------------------------------------------*
    2135 00000014 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    2136                    ;* --------------------------------------------------------------------------*
    2137 00000016           ||$C$L30||:    
    2138                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2139 00000016 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2140                            .dwcfi  cfa_offset, 0
    2141                    $C$DW$69        .dwtag  DW_TAG_TI_branch
    2142                            .dwattr $C$DW$69, DW_AT_low_pc(0x00)
    2143                            .dwattr $C$DW$69, DW_AT_TI_return
    2144                    
    2145 00000018 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   40

    2146                            ; BRANCH OCCURS                  ; [] 
    2147                            .dwattr $C$DW$66, DW_AT_TI_end_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
    2148                            .dwattr $C$DW$66, DW_AT_TI_end_line(0x16e)
    2149                            .dwattr $C$DW$66, DW_AT_TI_end_column(0x29)
    2150                            .dwendentry
    2151                            .dwendtag $C$DW$66
    2152                    
    2153 00000000                   .sect   ".text:__signbitl"
    2154                            .clink
    2155                            .thumbfunc __signbitl
    2156 00000000                   .thumb
    2157                            .global __signbitl
    2158                    
    2159                    $C$DW$70        .dwtag  DW_TAG_subprogram
    2160                            .dwattr $C$DW$70, DW_AT_name("__signbitl")
    2161                            .dwattr $C$DW$70, DW_AT_low_pc(__signbitl)
    2162                            .dwattr $C$DW$70, DW_AT_high_pc(0x00)
    2163                            .dwattr $C$DW$70, DW_AT_TI_symbol_name("__signbitl")
    2164                            .dwattr $C$DW$70, DW_AT_external
    2165                            .dwattr $C$DW$70, DW_AT_type(*$C$DW$T$10)
    2166                            .dwattr $C$DW$70, DW_AT_TI_begin_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-
    2167                            .dwattr $C$DW$70, DW_AT_TI_begin_line(0x16f)
    2168                            .dwattr $C$DW$70, DW_AT_TI_begin_column(0x25)
    2169                            .dwattr $C$DW$70, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_
    2170                            .dwattr $C$DW$70, DW_AT_decl_line(0x16f)
    2171                            .dwattr $C$DW$70, DW_AT_decl_column(0x25)
    2172                            .dwattr $C$DW$70, DW_AT_TI_max_frame_size(0x20)
    2173                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2174                    
    2175                            .dwfde $C$DW$CIE, __signbitl
    2176                    $C$DW$71        .dwtag  DW_TAG_formal_parameter
    2177                            .dwattr $C$DW$71, DW_AT_name("e")
    2178                            .dwattr $C$DW$71, DW_AT_TI_symbol_name("e")
    2179                            .dwattr $C$DW$71, DW_AT_type(*$C$DW$T$18)
    2180                            .dwattr $C$DW$71, DW_AT_location[DW_OP_reg0]
    2181                    
    2182                    ;----------------------------------------------------------------------
    2183                    ; 367 | _CODE_ACCESS _INLINE_DEFINITION int __signbitl(long double e)          
    2184                    ;----------------------------------------------------------------------
    2185                    
    2186                    ;*****************************************************************************
    2187                    ;* FUNCTION NAME: __signbitl                                                 *
    2188                    ;*                                                                           *
    2189                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V2,V3,V4,SP,SR                       *
    2190                    ;*   Regs Used         : A1,A2,A3,A4,V1,V2,V3,V4,SP,LR,SR                    *
    2191                    ;*   Local Frame Size  : 0 Args + 8 Auto + 20 Save = 28 byte                 *
    2192                    ;*****************************************************************************
    2193 00000000           __signbitl:
    2194                    ;* --------------------------------------------------------------------------*
    2195                            .dwcfi  cfa_offset, 0
    2196 00000000 B5FE              PUSH      {A2, A3, A4, V1, V2, V3, V4, LR} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2197                            .dwcfi  cfa_offset, 32
    2198                            .dwcfi  save_reg_to_mem, 14, -4
    2199                            .dwcfi  save_reg_to_mem, 7, -8
    2200                            .dwcfi  save_reg_to_mem, 6, -12
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   41

    2201                            .dwcfi  save_reg_to_mem, 5, -16
    2202                            .dwcfi  save_reg_to_mem, 4, -20
    2203                            .dwcfi  save_reg_to_mem, 3, -24
    2204                            .dwcfi  save_reg_to_mem, 2, -28
    2205                            .dwcfi  save_reg_to_mem, 1, -32
    2206                    $C$DW$72        .dwtag  DW_TAG_variable
    2207                            .dwattr $C$DW$72, DW_AT_name("e")
    2208                            .dwattr $C$DW$72, DW_AT_TI_symbol_name("e")
    2209                            .dwattr $C$DW$72, DW_AT_type(*$C$DW$T$18)
    2210                            .dwattr $C$DW$72, DW_AT_location[DW_OP_breg13 0]
    2211                    
    2212                    ;----------------------------------------------------------------------
    2213                    ; 368 | { return __LDOUBLE_SIGN_BIT_ZERO(e) == 0; }                            
    2214                    ;----------------------------------------------------------------------
    2215 00000002 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |368|  ; [KEEP 32-BIT INS]
    2216                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2217 00000006 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |368|  ; [KEEP 32-BIT INS]
    2218 0000000a 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2219 0000000c 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |368|  ; [KEEP 32-BIT INS]
    2220 00000010 2500              MOVS      V2, #0                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2221 00000012 4600F04F          MOV       V3, #-2147483648      ; [DPU_V7M3_PIPE] |368|  ; [KEEP 32-BIT INS]
    2222 00000016 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2223 00000018 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2224 0000001a 000C              LSLS      V1, A2, #0            ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2225 0000001c 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2226 0000001e 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2227 00000020 2300              MOVS      A4, #0                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2228 00000022 432A              ORRS      A3, A3, V2            ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2229 00000024 400E              ANDS      V3, V3, A2            ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2230 00000026 0302EA03          AND       A4, A4, A3            ; [DPU_V7M3_PIPE] |368|  ; [KEEP 32-BIT INS]
    2231 0000002a D100              BNE       ||$C$L31||            ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2232                            ; BRANCHCC OCCURS {||$C$L31||}   ; [] |368| 
    2233                    ;* --------------------------------------------------------------------------*
    2234 0000002c 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2235                    ;* --------------------------------------------------------------------------*
    2236 0000002e           ||$C$L31||:    
    2237 0000002e D100              BNE       ||$C$L32||            ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2238                            ; BRANCHCC OCCURS {||$C$L32||}   ; [] |368| 
    2239                    ;* --------------------------------------------------------------------------*
    2240 00000030 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2241                    ;* --------------------------------------------------------------------------*
    2242 00000032           ||$C$L32||:    
    2243 00000032 B907              CBNZ      V4, ||$C$L33||        ; []  ; [ORIG 16-BIT INS]
    2244                            ; BRANCHCC OCCURS {||$C$L33||}   ; [] |368| 
    2245                    ;* --------------------------------------------------------------------------*
    2246 00000034 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2247                    ;* --------------------------------------------------------------------------*
    2248 00000036           ||$C$L33||:    
    2249                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2250                    $C$DW$73        .dwtag  DW_TAG_TI_branch
    2251                            .dwattr $C$DW$73, DW_AT_low_pc(0x00)
    2252                            .dwattr $C$DW$73, DW_AT_TI_return
    2253                    
    2254 00000036 BDFE              POP       {A2, A3, A4, V1, V2, V3, V4, PC} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2255                            .dwcfi  cfa_offset, 0
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   42

    2256                            .dwcfi  restore_reg, 7
    2257                            .dwcfi  restore_reg, 6
    2258                            .dwcfi  restore_reg, 5
    2259                            .dwcfi  restore_reg, 4
    2260                            .dwcfi  restore_reg, 3
    2261                            .dwcfi  restore_reg, 2
    2262                            .dwcfi  restore_reg, 1
    2263                            ; BRANCH OCCURS                  ; [] 
    2264                            .dwattr $C$DW$70, DW_AT_TI_end_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
    2265                            .dwattr $C$DW$70, DW_AT_TI_end_line(0x170)
    2266                            .dwattr $C$DW$70, DW_AT_TI_end_column(0x2b)
    2267                            .dwendentry
    2268                            .dwendtag $C$DW$70
    2269                    
    2270 00000000                   .sect   ".text:__isinff"
    2271                            .clink
    2272                            .thumbfunc __isinff
    2273 00000000                   .thumb
    2274                            .global __isinff
    2275                    
    2276                    $C$DW$74        .dwtag  DW_TAG_subprogram
    2277                            .dwattr $C$DW$74, DW_AT_name("__isinff")
    2278                            .dwattr $C$DW$74, DW_AT_low_pc(__isinff)
    2279                            .dwattr $C$DW$74, DW_AT_high_pc(0x00)
    2280                            .dwattr $C$DW$74, DW_AT_TI_symbol_name("__isinff")
    2281                            .dwattr $C$DW$74, DW_AT_external
    2282                            .dwattr $C$DW$74, DW_AT_type(*$C$DW$T$10)
    2283                            .dwattr $C$DW$74, DW_AT_TI_begin_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-
    2284                            .dwattr $C$DW$74, DW_AT_TI_begin_line(0x176)
    2285                            .dwattr $C$DW$74, DW_AT_TI_begin_column(0x25)
    2286                            .dwattr $C$DW$74, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_
    2287                            .dwattr $C$DW$74, DW_AT_decl_line(0x176)
    2288                            .dwattr $C$DW$74, DW_AT_decl_column(0x25)
    2289                            .dwattr $C$DW$74, DW_AT_TI_max_frame_size(0x08)
    2290                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2291                    
    2292                            .dwfde $C$DW$CIE, __isinff
    2293                    $C$DW$75        .dwtag  DW_TAG_formal_parameter
    2294                            .dwattr $C$DW$75, DW_AT_name("f")
    2295                            .dwattr $C$DW$75, DW_AT_TI_symbol_name("f")
    2296                            .dwattr $C$DW$75, DW_AT_type(*$C$DW$T$16)
    2297                            .dwattr $C$DW$75, DW_AT_location[DW_OP_reg0]
    2298                    
    2299                    ;----------------------------------------------------------------------
    2300                    ; 374 | _CODE_ACCESS _INLINE_DEFINITION int __isinff(float f)                  
    2301                    ;----------------------------------------------------------------------
    2302                    
    2303                    ;*****************************************************************************
    2304                    ;* FUNCTION NAME: __isinff                                                   *
    2305                    ;*                                                                           *
    2306                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
    2307                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
    2308                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    2309                    ;*****************************************************************************
    2310 00000000           __isinff:
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   43

    2311                    ;* --------------------------------------------------------------------------*
    2312                            .dwcfi  cfa_offset, 0
    2313 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    2314                            .dwcfi  cfa_offset, 8
    2315                    $C$DW$76        .dwtag  DW_TAG_variable
    2316                            .dwattr $C$DW$76, DW_AT_name("f")
    2317                            .dwattr $C$DW$76, DW_AT_TI_symbol_name("f")
    2318                            .dwattr $C$DW$76, DW_AT_type(*$C$DW$T$16)
    2319                            .dwattr $C$DW$76, DW_AT_location[DW_OP_breg13 0]
    2320                    
    2321                    ;----------------------------------------------------------------------
    2322                    ; 375 | { return __FLOAT_BIASED_EXP_IS_MAX(f) && __FLOAT_FRAC_PART_IS_ZERO(f);
    2323                    ;     | }                                                                      
    2324                    ;----------------------------------------------------------------------
    2325 00000004 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
    2326                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2327 00000006 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
    2328 00000008 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
    2329 0000000a 0C00              LSRS      A1, A1, #16           ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
    2330 0000000c 40FFF400          AND       A1, A1, #32640        ; [DPU_V7M3_PIPE] |375|  ; [KEEP 32-BIT INS]
    2331 00000010 4FFFF5B0          CMP       A1, #32640            ; [DPU_V7M3_PIPE] |375|  ; [KEEP 32-BIT INS]
    2332 00000014 D104              BNE       ||$C$L34||            ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
    2333                            ; BRANCHCC OCCURS {||$C$L34||}   ; [] |375| 
    2334                    ;* --------------------------------------------------------------------------*
    2335 00000016 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
    2336 00000018 50DFF36F          BFC       A1, #23, #9           ; [DPU_V7M3_PIPE] |375|  ; [KEEP 32-BIT INS]
    2337 0000001c B900              CBNZ      A1, ||$C$L34||        ; []  ; [ORIG 16-BIT INS]
    2338                            ; BRANCHCC OCCURS {||$C$L34||}   ; [] |375| 
    2339                    ;* --------------------------------------------------------------------------*
    2340 0000001e 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
    2341                    ;* --------------------------------------------------------------------------*
    2342 00000020           ||$C$L34||:    
    2343 00000020 4608              MOV       A1, A2                ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
    2344                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2345 00000022 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2346                            .dwcfi  cfa_offset, 0
    2347                    $C$DW$77        .dwtag  DW_TAG_TI_branch
    2348                            .dwattr $C$DW$77, DW_AT_low_pc(0x00)
    2349                            .dwattr $C$DW$77, DW_AT_TI_return
    2350                    
    2351 00000024 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2352                            ; BRANCH OCCURS                  ; [] 
    2353                            .dwattr $C$DW$74, DW_AT_TI_end_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
    2354                            .dwattr $C$DW$74, DW_AT_TI_end_line(0x177)
    2355                            .dwattr $C$DW$74, DW_AT_TI_end_column(0x48)
    2356                            .dwendentry
    2357                            .dwendtag $C$DW$74
    2358                    
    2359 00000000                   .sect   ".text:__isinf"
    2360                            .clink
    2361                            .thumbfunc __isinf
    2362 00000000                   .thumb
    2363                            .global __isinf
    2364                    
    2365                    $C$DW$78        .dwtag  DW_TAG_subprogram
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   44

    2366                            .dwattr $C$DW$78, DW_AT_name("__isinf")
    2367                            .dwattr $C$DW$78, DW_AT_low_pc(__isinf)
    2368                            .dwattr $C$DW$78, DW_AT_high_pc(0x00)
    2369                            .dwattr $C$DW$78, DW_AT_TI_symbol_name("__isinf")
    2370                            .dwattr $C$DW$78, DW_AT_external
    2371                            .dwattr $C$DW$78, DW_AT_type(*$C$DW$T$10)
    2372                            .dwattr $C$DW$78, DW_AT_TI_begin_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-
    2373                            .dwattr $C$DW$78, DW_AT_TI_begin_line(0x178)
    2374                            .dwattr $C$DW$78, DW_AT_TI_begin_column(0x25)
    2375                            .dwattr $C$DW$78, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_
    2376                            .dwattr $C$DW$78, DW_AT_decl_line(0x178)
    2377                            .dwattr $C$DW$78, DW_AT_decl_column(0x25)
    2378                            .dwattr $C$DW$78, DW_AT_TI_max_frame_size(0x18)
    2379                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2380                    
    2381                            .dwfde $C$DW$CIE, __isinf
    2382                    $C$DW$79        .dwtag  DW_TAG_formal_parameter
    2383                            .dwattr $C$DW$79, DW_AT_name("d")
    2384                            .dwattr $C$DW$79, DW_AT_TI_symbol_name("d")
    2385                            .dwattr $C$DW$79, DW_AT_type(*$C$DW$T$17)
    2386                            .dwattr $C$DW$79, DW_AT_location[DW_OP_reg0]
    2387                    
    2388                    ;----------------------------------------------------------------------
    2389                    ; 376 | _CODE_ACCESS _INLINE_DEFINITION int __isinf (double d)                 
    2390                    ;----------------------------------------------------------------------
    2391                    
    2392                    ;*****************************************************************************
    2393                    ;* FUNCTION NAME: __isinf                                                    *
    2394                    ;*                                                                           *
    2395                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V2,V4,SP,SR                          *
    2396                    ;*   Regs Used         : A1,A2,A3,A4,V1,V2,V4,SP,LR,SR                       *
    2397                    ;*   Local Frame Size  : 0 Args + 8 Auto + 16 Save = 24 byte                 *
    2398                    ;*****************************************************************************
    2399 00000000           __isinf:
    2400                    ;* --------------------------------------------------------------------------*
    2401                            .dwcfi  cfa_offset, 0
    2402 00000000 B5BC              PUSH      {A3, A4, V1, V2, V4, LR} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2403                            .dwcfi  cfa_offset, 24
    2404                            .dwcfi  save_reg_to_mem, 14, -4
    2405                            .dwcfi  save_reg_to_mem, 7, -8
    2406                            .dwcfi  save_reg_to_mem, 5, -12
    2407                            .dwcfi  save_reg_to_mem, 4, -16
    2408                            .dwcfi  save_reg_to_mem, 3, -20
    2409                            .dwcfi  save_reg_to_mem, 2, -24
    2410                    $C$DW$80        .dwtag  DW_TAG_variable
    2411                            .dwattr $C$DW$80, DW_AT_name("d")
    2412                            .dwattr $C$DW$80, DW_AT_TI_symbol_name("d")
    2413                            .dwattr $C$DW$80, DW_AT_type(*$C$DW$T$17)
    2414                            .dwattr $C$DW$80, DW_AT_location[DW_OP_breg13 0]
    2415                    
    2416                    ;----------------------------------------------------------------------
    2417                    ; 377 | { return __DOUBLE_BIASED_EXP_IS_MAX(d) && __DOUBLE_FRAC_PART_IS_ZERO(d)
    2418                    ;     | ; }                                                                    
    2419                    ;----------------------------------------------------------------------
    2420 00000002 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |377|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   45

    2421                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2422 00000006 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |377|  ; [KEEP 32-BIT INS]
    2423 0000000a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2424 0000000c 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2425 0000000e 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2426 00000010 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2427 00000012 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2428 00000014 0C0A              LSRS      A3, A2, #16           ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2429 00000016 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |377|  ; [KEEP 32-BIT INS]
    2430 0000001a 4011              ANDS      A2, A2, A3            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2431 0000001c 72F0F647          MOV       A3, #32752            ; [DPU_V7M3_PIPE] |377|  ; [KEEP 32-BIT INS]
    2432 00000020 428A              CMP       A3, A2                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2433 00000022 D112              BNE       ||$C$L36||            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2434                            ; BRANCHCC OCCURS {||$C$L36||}   ; [] |377| 
    2435                    ;* --------------------------------------------------------------------------*
    2436 00000024 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |377|  ; [KEEP 32-BIT INS]
    2437 00000028 4F08              LDR       V4, $C$CON3           ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2438 0000002a 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2439 0000002c 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |377|  ; [KEEP 32-BIT INS]
    2440 00000030 2500              MOVS      V2, #0                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2441 00000032 000C              LSLS      V1, A2, #0            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2442 00000034 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2443 00000036 33FFF04F          MOV       A4, #-1               ; [DPU_V7M3_PIPE] |377|  ; [KEEP 32-BIT INS]
    2444 0000003a 432A              ORRS      A3, A3, V2            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2445 0000003c 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2446 0000003e 4013              ANDS      A4, A4, A3            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2447 00000040 400F              ANDS      V4, V4, A2            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2448 00000042 D100              BNE       ||$C$L35||            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2449                            ; BRANCHCC OCCURS {||$C$L35||}   ; [] |377| 
    2450                    ;* --------------------------------------------------------------------------*
    2451 00000044 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2452                    ;* --------------------------------------------------------------------------*
    2453 00000046           ||$C$L35||:    
    2454 00000046 D100              BNE       ||$C$L36||            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2455                            ; BRANCHCC OCCURS {||$C$L36||}   ; [] |377| 
    2456                    ;* --------------------------------------------------------------------------*
    2457 00000048 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2458                    ;* --------------------------------------------------------------------------*
    2459 0000004a           ||$C$L36||:    
    2460                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2461                    $C$DW$81        .dwtag  DW_TAG_TI_branch
    2462                            .dwattr $C$DW$81, DW_AT_low_pc(0x00)
    2463                            .dwattr $C$DW$81, DW_AT_TI_return
    2464                    
    2465 0000004a BDBC              POP       {A3, A4, V1, V2, V4, PC} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2466                            .dwcfi  cfa_offset, 0
    2467                            .dwcfi  restore_reg, 7
    2468                            .dwcfi  restore_reg, 5
    2469                            .dwcfi  restore_reg, 4
    2470                            .dwcfi  restore_reg, 3
    2471                            .dwcfi  restore_reg, 2
    2472                            ; BRANCH OCCURS                  ; [] 
    2473                            .dwattr $C$DW$78, DW_AT_TI_end_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
    2474                            .dwattr $C$DW$78, DW_AT_TI_end_line(0x179)
    2475                            .dwattr $C$DW$78, DW_AT_TI_end_column(0x4a)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   46

    2476                            .dwendentry
    2477                            .dwendtag $C$DW$78
    2478                    
    2479 00000000                   .sect   ".text:__isinfl"
    2480                            .clink
    2481                            .thumbfunc __isinfl
    2482 00000000                   .thumb
    2483                            .global __isinfl
    2484                    
    2485                    $C$DW$82        .dwtag  DW_TAG_subprogram
    2486                            .dwattr $C$DW$82, DW_AT_name("__isinfl")
    2487                            .dwattr $C$DW$82, DW_AT_low_pc(__isinfl)
    2488                            .dwattr $C$DW$82, DW_AT_high_pc(0x00)
    2489                            .dwattr $C$DW$82, DW_AT_TI_symbol_name("__isinfl")
    2490                            .dwattr $C$DW$82, DW_AT_external
    2491                            .dwattr $C$DW$82, DW_AT_type(*$C$DW$T$10)
    2492                            .dwattr $C$DW$82, DW_AT_TI_begin_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-
    2493                            .dwattr $C$DW$82, DW_AT_TI_begin_line(0x17a)
    2494                            .dwattr $C$DW$82, DW_AT_TI_begin_column(0x25)
    2495                            .dwattr $C$DW$82, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_
    2496                            .dwattr $C$DW$82, DW_AT_decl_line(0x17a)
    2497                            .dwattr $C$DW$82, DW_AT_decl_column(0x25)
    2498                            .dwattr $C$DW$82, DW_AT_TI_max_frame_size(0x18)
    2499                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2500                    
    2501                            .dwfde $C$DW$CIE, __isinfl
    2502                    $C$DW$83        .dwtag  DW_TAG_formal_parameter
    2503                            .dwattr $C$DW$83, DW_AT_name("e")
    2504                            .dwattr $C$DW$83, DW_AT_TI_symbol_name("e")
    2505                            .dwattr $C$DW$83, DW_AT_type(*$C$DW$T$18)
    2506                            .dwattr $C$DW$83, DW_AT_location[DW_OP_reg0]
    2507                    
    2508                    ;----------------------------------------------------------------------
    2509                    ; 378 | _CODE_ACCESS _INLINE_DEFINITION int __isinfl(long double e)            
    2510                    ;----------------------------------------------------------------------
    2511                    
    2512                    ;*****************************************************************************
    2513                    ;* FUNCTION NAME: __isinfl                                                   *
    2514                    ;*                                                                           *
    2515                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V2,V4,SP,SR                          *
    2516                    ;*   Regs Used         : A1,A2,A3,A4,V1,V2,V4,SP,LR,SR                       *
    2517                    ;*   Local Frame Size  : 0 Args + 8 Auto + 16 Save = 24 byte                 *
    2518                    ;*****************************************************************************
    2519 00000000           __isinfl:
    2520                    ;* --------------------------------------------------------------------------*
    2521                            .dwcfi  cfa_offset, 0
    2522 00000000 B5BC              PUSH      {A3, A4, V1, V2, V4, LR} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2523                            .dwcfi  cfa_offset, 24
    2524                            .dwcfi  save_reg_to_mem, 14, -4
    2525                            .dwcfi  save_reg_to_mem, 7, -8
    2526                            .dwcfi  save_reg_to_mem, 5, -12
    2527                            .dwcfi  save_reg_to_mem, 4, -16
    2528                            .dwcfi  save_reg_to_mem, 3, -20
    2529                            .dwcfi  save_reg_to_mem, 2, -24
    2530                    $C$DW$84        .dwtag  DW_TAG_variable
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   47

    2531                            .dwattr $C$DW$84, DW_AT_name("e")
    2532                            .dwattr $C$DW$84, DW_AT_TI_symbol_name("e")
    2533                            .dwattr $C$DW$84, DW_AT_type(*$C$DW$T$18)
    2534                            .dwattr $C$DW$84, DW_AT_location[DW_OP_breg13 0]
    2535                    
    2536                    ;----------------------------------------------------------------------
    2537                    ; 379 | { return __LDOUBLE_BIASED_EXP_IS_MAX(e) && __LDOUBLE_FRAC_PART_IS_ZERO(
    2538                    ;     | e); }                                                                  
    2539                    ;----------------------------------------------------------------------
    2540 00000002 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |379|  ; [KEEP 32-BIT INS]
    2541                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2542 00000006 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |379|  ; [KEEP 32-BIT INS]
    2543 0000000a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2544 0000000c 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2545 0000000e 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2546 00000010 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2547 00000012 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2548 00000014 0C0A              LSRS      A3, A2, #16           ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2549 00000016 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |379|  ; [KEEP 32-BIT INS]
    2550 0000001a 4011              ANDS      A2, A2, A3            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2551 0000001c 72F0F647          MOV       A3, #32752            ; [DPU_V7M3_PIPE] |379|  ; [KEEP 32-BIT INS]
    2552 00000020 428A              CMP       A3, A2                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2553 00000022 D112              BNE       ||$C$L38||            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2554                            ; BRANCHCC OCCURS {||$C$L38||}   ; [] |379| 
    2555                    ;* --------------------------------------------------------------------------*
    2556 00000024 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |379|  ; [KEEP 32-BIT INS]
    2557 00000028 4F08              LDR       V4, $C$CON4           ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2558 0000002a 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2559 0000002c 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |379|  ; [KEEP 32-BIT INS]
    2560 00000030 2500              MOVS      V2, #0                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2561 00000032 000C              LSLS      V1, A2, #0            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2562 00000034 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2563 00000036 33FFF04F          MOV       A4, #-1               ; [DPU_V7M3_PIPE] |379|  ; [KEEP 32-BIT INS]
    2564 0000003a 432A              ORRS      A3, A3, V2            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2565 0000003c 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2566 0000003e 4013              ANDS      A4, A4, A3            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2567 00000040 400F              ANDS      V4, V4, A2            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2568 00000042 D100              BNE       ||$C$L37||            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2569                            ; BRANCHCC OCCURS {||$C$L37||}   ; [] |379| 
    2570                    ;* --------------------------------------------------------------------------*
    2571 00000044 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2572                    ;* --------------------------------------------------------------------------*
    2573 00000046           ||$C$L37||:    
    2574 00000046 D100              BNE       ||$C$L38||            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2575                            ; BRANCHCC OCCURS {||$C$L38||}   ; [] |379| 
    2576                    ;* --------------------------------------------------------------------------*
    2577 00000048 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2578                    ;* --------------------------------------------------------------------------*
    2579 0000004a           ||$C$L38||:    
    2580                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2581                    $C$DW$85        .dwtag  DW_TAG_TI_branch
    2582                            .dwattr $C$DW$85, DW_AT_low_pc(0x00)
    2583                            .dwattr $C$DW$85, DW_AT_TI_return
    2584                    
    2585 0000004a BDBC              POP       {A3, A4, V1, V2, V4, PC} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   48

    2586                            .dwcfi  cfa_offset, 0
    2587                            .dwcfi  restore_reg, 7
    2588                            .dwcfi  restore_reg, 5
    2589                            .dwcfi  restore_reg, 4
    2590                            .dwcfi  restore_reg, 3
    2591                            .dwcfi  restore_reg, 2
    2592                            ; BRANCH OCCURS                  ; [] 
    2593                            .dwattr $C$DW$82, DW_AT_TI_end_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
    2594                            .dwattr $C$DW$82, DW_AT_TI_end_line(0x17b)
    2595                            .dwattr $C$DW$82, DW_AT_TI_end_column(0x4c)
    2596                            .dwendentry
    2597                            .dwendtag $C$DW$82
    2598                    
    2599 00000000                   .sect   ".text:__fpclassifyf"
    2600                            .clink
    2601                            .thumbfunc __fpclassifyf
    2602 00000000                   .thumb
    2603                            .global __fpclassifyf
    2604                    
    2605                    $C$DW$86        .dwtag  DW_TAG_subprogram
    2606                            .dwattr $C$DW$86, DW_AT_name("__fpclassifyf")
    2607                            .dwattr $C$DW$86, DW_AT_low_pc(__fpclassifyf)
    2608                            .dwattr $C$DW$86, DW_AT_high_pc(0x00)
    2609                            .dwattr $C$DW$86, DW_AT_TI_symbol_name("__fpclassifyf")
    2610                            .dwattr $C$DW$86, DW_AT_external
    2611                            .dwattr $C$DW$86, DW_AT_type(*$C$DW$T$10)
    2612                            .dwattr $C$DW$86, DW_AT_TI_begin_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-
    2613                            .dwattr $C$DW$86, DW_AT_TI_begin_line(0x18c)
    2614                            .dwattr $C$DW$86, DW_AT_TI_begin_column(0x25)
    2615                            .dwattr $C$DW$86, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_
    2616                            .dwattr $C$DW$86, DW_AT_decl_line(0x18c)
    2617                            .dwattr $C$DW$86, DW_AT_decl_column(0x25)
    2618                            .dwattr $C$DW$86, DW_AT_TI_max_frame_size(0x08)
    2619                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2620                    
    2621                            .dwfde $C$DW$CIE, __fpclassifyf
    2622                    $C$DW$87        .dwtag  DW_TAG_formal_parameter
    2623                            .dwattr $C$DW$87, DW_AT_name("f")
    2624                            .dwattr $C$DW$87, DW_AT_TI_symbol_name("f")
    2625                            .dwattr $C$DW$87, DW_AT_type(*$C$DW$T$16)
    2626                            .dwattr $C$DW$87, DW_AT_location[DW_OP_reg0]
    2627                    
    2628                    ;----------------------------------------------------------------------
    2629                    ; 396 | _CODE_ACCESS _INLINE_DEFINITION int __fpclassifyf(float f)             
    2630                    ;----------------------------------------------------------------------
    2631                    
    2632                    ;*****************************************************************************
    2633                    ;* FUNCTION NAME: __fpclassifyf                                              *
    2634                    ;*                                                                           *
    2635                    ;*   Regs Modified     : A1,SP,SR                                            *
    2636                    ;*   Regs Used         : A1,SP,LR,SR                                         *
    2637                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    2638                    ;*****************************************************************************
    2639 00000000           __fpclassifyf:
    2640                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   49

    2641                            .dwcfi  cfa_offset, 0
    2642 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    2643                            .dwcfi  cfa_offset, 8
    2644                    $C$DW$88        .dwtag  DW_TAG_variable
    2645                            .dwattr $C$DW$88, DW_AT_name("f")
    2646                            .dwattr $C$DW$88, DW_AT_TI_symbol_name("f")
    2647                            .dwattr $C$DW$88, DW_AT_type(*$C$DW$T$16)
    2648                            .dwattr $C$DW$88, DW_AT_location[DW_OP_breg13 0]
    2649                    
    2650 00000004 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |397|  ; [ORIG 16-BIT INS]
    2651                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2652                    ;----------------------------------------------------------------------
    2653                    ; 398 | if (__FLOAT_BIASED_EXP_IS_MAX(f))                                      
    2654                    ;----------------------------------------------------------------------
    2655 00000006 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |398|  ; [ORIG 16-BIT INS]
    2656 00000008 0C00              LSRS      A1, A1, #16           ; [DPU_V7M3_PIPE] |398|  ; [ORIG 16-BIT INS]
    2657 0000000a 40FFF400          AND       A1, A1, #32640        ; [DPU_V7M3_PIPE] |398|  ; [KEEP 32-BIT INS]
    2658 0000000e 4FFFF5B0          CMP       A1, #32640            ; [DPU_V7M3_PIPE] |398|  ; [KEEP 32-BIT INS]
    2659 00000012 D107              BNE       ||$C$L40||            ; [DPU_V7M3_PIPE] |398|  ; [ORIG 16-BIT INS]
    2660                            ; BRANCHCC OCCURS {||$C$L40||}   ; [] |398| 
    2661                    ;* --------------------------------------------------------------------------*
    2662                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2663                    ;----------------------------------------------------------------------
    2664                    ; 400 | if (__FLOAT_FRAC_PART_IS_ZERO(f))                                      
    2665                    ;----------------------------------------------------------------------
    2666 00000014 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |400|  ; [ORIG 16-BIT INS]
    2667 00000016 50DFF36F          BFC       A1, #23, #9           ; [DPU_V7M3_PIPE] |400|  ; [KEEP 32-BIT INS]
    2668 0000001a B908              CBNZ      A1, ||$C$L39||        ; []  ; [ORIG 16-BIT INS]
    2669                            ; BRANCHCC OCCURS {||$C$L39||}   ; [] |400| 
    2670                    ;* --------------------------------------------------------------------------*
    2671                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2672                    ;----------------------------------------------------------------------
    2673                    ; 401 | return __FP_INFINITE;                                                  
    2674                    ;----------------------------------------------------------------------
    2675 0000001c 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |401|  ; [ORIG 16-BIT INS]
    2676 0000001e E010              B         ||$C$L43||            ; [DPU_V7M3_PIPE] |401|  ; [ORIG 16-BIT INS]
    2677                            ; BRANCH OCCURS {||$C$L43||}     ; [] |401| 
    2678                    ;* --------------------------------------------------------------------------*
    2679 00000020           ||$C$L39||:    
    2680                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2681                    ;----------------------------------------------------------------------
    2682                    ; 402 | else return __FP_NAN;                                                  
    2683                    ;----------------------------------------------------------------------
    2684 00000020 2002              MOVS      A1, #2                ; [DPU_V7M3_PIPE] |402|  ; [ORIG 16-BIT INS]
    2685 00000022 E00E              B         ||$C$L43||            ; [DPU_V7M3_PIPE] |402|  ; [ORIG 16-BIT INS]
    2686                            ; BRANCH OCCURS {||$C$L43||}     ; [] |402| 
    2687                    ;* --------------------------------------------------------------------------*
    2688 00000024           ||$C$L40||:    
    2689                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2690                    ;----------------------------------------------------------------------
    2691                    ; 404 | if (__FLOAT_BIASED_EXP_IS_ZERO(f))                                     
    2692                    ;----------------------------------------------------------------------
    2693 00000024 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |404|  ; [ORIG 16-BIT INS]
    2694 00000026 50C7F3C0          UBFX      A1, A1, #23, #8       ; [DPU_V7M3_PIPE] |404|  ; [KEEP 32-BIT INS]
    2695 0000002a B940              CBNZ      A1, ||$C$L42||        ; []  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   50

    2696                            ; BRANCHCC OCCURS {||$C$L42||}   ; [] |404| 
    2697                    ;* --------------------------------------------------------------------------*
    2698                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2699                    ;----------------------------------------------------------------------
    2700                    ; 406 | if (__FLOAT_FRAC_PART_IS_ZERO(f))                                      
    2701                    ;----------------------------------------------------------------------
    2702 0000002c 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |406|  ; [ORIG 16-BIT INS]
    2703 0000002e 50DFF36F          BFC       A1, #23, #9           ; [DPU_V7M3_PIPE] |406|  ; [KEEP 32-BIT INS]
    2704 00000032 B908              CBNZ      A1, ||$C$L41||        ; []  ; [ORIG 16-BIT INS]
    2705                            ; BRANCHCC OCCURS {||$C$L41||}   ; [] |406| 
    2706                    ;* --------------------------------------------------------------------------*
    2707                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2708                    ;----------------------------------------------------------------------
    2709                    ; 407 | return __FP_ZERO;                                                      
    2710                    ;----------------------------------------------------------------------
    2711 00000034 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |407|  ; [ORIG 16-BIT INS]
    2712 00000036 E004              B         ||$C$L43||            ; [DPU_V7M3_PIPE] |407|  ; [ORIG 16-BIT INS]
    2713                            ; BRANCH OCCURS {||$C$L43||}     ; [] |407| 
    2714                    ;* --------------------------------------------------------------------------*
    2715 00000038           ||$C$L41||:    
    2716                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2717                    ;----------------------------------------------------------------------
    2718                    ; 408 | else return __FP_SUBNORMAL;                                            
    2719                    ;----------------------------------------------------------------------
    2720 00000038 0001F06F          MVN       A1, #1                ; [DPU_V7M3_PIPE] |408|  ; [KEEP 32-BIT INS]
    2721 0000003c E001              B         ||$C$L43||            ; [DPU_V7M3_PIPE] |408|  ; [ORIG 16-BIT INS]
    2722                            ; BRANCH OCCURS {||$C$L43||}     ; [] |408| 
    2723                    ;* --------------------------------------------------------------------------*
    2724 0000003e           ||$C$L42||:    
    2725                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2726                    ;----------------------------------------------------------------------
    2727                    ; 410 | return __FP_NORMAL;                                                    
    2728                    ;----------------------------------------------------------------------
    2729 0000003e 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |410|  ; [KEEP 32-BIT INS]
    2730                    ;* --------------------------------------------------------------------------*
    2731 00000042           ||$C$L43||:    
    2732                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2733 00000042 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2734                            .dwcfi  cfa_offset, 0
    2735                    $C$DW$89        .dwtag  DW_TAG_TI_branch
    2736                            .dwattr $C$DW$89, DW_AT_low_pc(0x00)
    2737                            .dwattr $C$DW$89, DW_AT_TI_return
    2738                    
    2739 00000044 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2740                            ; BRANCH OCCURS                  ; [] 
    2741                            .dwattr $C$DW$86, DW_AT_TI_end_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
    2742                            .dwattr $C$DW$86, DW_AT_TI_end_line(0x19b)
    2743                            .dwattr $C$DW$86, DW_AT_TI_end_column(0x01)
    2744                            .dwendentry
    2745                            .dwendtag $C$DW$86
    2746                    
    2747 00000000                   .sect   ".text:__fpclassify"
    2748                            .clink
    2749                            .thumbfunc __fpclassify
    2750 00000000                   .thumb
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   51

    2751                            .global __fpclassify
    2752                    
    2753                    $C$DW$90        .dwtag  DW_TAG_subprogram
    2754                            .dwattr $C$DW$90, DW_AT_name("__fpclassify")
    2755                            .dwattr $C$DW$90, DW_AT_low_pc(__fpclassify)
    2756                            .dwattr $C$DW$90, DW_AT_high_pc(0x00)
    2757                            .dwattr $C$DW$90, DW_AT_TI_symbol_name("__fpclassify")
    2758                            .dwattr $C$DW$90, DW_AT_external
    2759                            .dwattr $C$DW$90, DW_AT_type(*$C$DW$T$10)
    2760                            .dwattr $C$DW$90, DW_AT_TI_begin_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-
    2761                            .dwattr $C$DW$90, DW_AT_TI_begin_line(0x19d)
    2762                            .dwattr $C$DW$90, DW_AT_TI_begin_column(0x25)
    2763                            .dwattr $C$DW$90, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_
    2764                            .dwattr $C$DW$90, DW_AT_decl_line(0x19d)
    2765                            .dwattr $C$DW$90, DW_AT_decl_column(0x25)
    2766                            .dwattr $C$DW$90, DW_AT_TI_max_frame_size(0x10)
    2767                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2768                    
    2769                            .dwfde $C$DW$CIE, __fpclassify
    2770                    $C$DW$91        .dwtag  DW_TAG_formal_parameter
    2771                            .dwattr $C$DW$91, DW_AT_name("d")
    2772                            .dwattr $C$DW$91, DW_AT_TI_symbol_name("d")
    2773                            .dwattr $C$DW$91, DW_AT_type(*$C$DW$T$17)
    2774                            .dwattr $C$DW$91, DW_AT_location[DW_OP_reg0]
    2775                    
    2776                    ;----------------------------------------------------------------------
    2777                    ; 413 | _CODE_ACCESS _INLINE_DEFINITION int __fpclassify (double d)            
    2778                    ;----------------------------------------------------------------------
    2779                    
    2780                    ;*****************************************************************************
    2781                    ;* FUNCTION NAME: __fpclassify                                               *
    2782                    ;*                                                                           *
    2783                    ;*   Regs Modified     : A1,A2,A3,A4,V1,SP,SR                                *
    2784                    ;*   Regs Used         : A1,A2,A3,A4,V1,SP,LR,SR                             *
    2785                    ;*   Local Frame Size  : 0 Args + 8 Auto + 8 Save = 16 byte                  *
    2786                    ;*****************************************************************************
    2787 00000000           __fpclassify:
    2788                    ;* --------------------------------------------------------------------------*
    2789                            .dwcfi  cfa_offset, 0
    2790 00000000 B51C              PUSH      {A3, A4, V1, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2791                            .dwcfi  cfa_offset, 16
    2792                            .dwcfi  save_reg_to_mem, 14, -4
    2793                            .dwcfi  save_reg_to_mem, 4, -8
    2794                            .dwcfi  save_reg_to_mem, 3, -12
    2795                            .dwcfi  save_reg_to_mem, 2, -16
    2796                    $C$DW$92        .dwtag  DW_TAG_variable
    2797                            .dwattr $C$DW$92, DW_AT_name("d")
    2798                            .dwattr $C$DW$92, DW_AT_TI_symbol_name("d")
    2799                            .dwattr $C$DW$92, DW_AT_type(*$C$DW$T$17)
    2800                            .dwattr $C$DW$92, DW_AT_location[DW_OP_breg13 0]
    2801                    
    2802 00000002 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |414|  ; [KEEP 32-BIT INS]
    2803                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2804                    ;----------------------------------------------------------------------
    2805                    ; 415 | if (__DOUBLE_BIASED_EXP_IS_MAX(d))                                     
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   52

    2806                    ;----------------------------------------------------------------------
    2807 00000006 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |415|  ; [KEEP 32-BIT INS]
    2808 0000000a 4610              MOV       A1, A3                ; [DPU_V7M3_PIPE] |415|  ; [ORIG 16-BIT INS]
    2809 0000000c 0001              LSLS      A2, A1, #0            ; [DPU_V7M3_PIPE] |415|  ; [ORIG 16-BIT INS]
    2810 0000000e 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |415|  ; [ORIG 16-BIT INS]
    2811 00000010 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |415|  ; [ORIG 16-BIT INS]
    2812 00000012 0C01              LSRS      A2, A1, #16           ; [DPU_V7M3_PIPE] |415|  ; [ORIG 16-BIT INS]
    2813 00000014 70F0F647          MOV       A1, #32752            ; [DPU_V7M3_PIPE] |415|  ; [KEEP 32-BIT INS]
    2814 00000018 4008              ANDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |415|  ; [ORIG 16-BIT INS]
    2815 0000001a 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |415|  ; [KEEP 32-BIT INS]
    2816 0000001e 4281              CMP       A2, A1                ; [DPU_V7M3_PIPE] |415|  ; [ORIG 16-BIT INS]
    2817 00000020 D115              BNE       ||$C$L46||            ; [DPU_V7M3_PIPE] |415|  ; [ORIG 16-BIT INS]
    2818                            ; BRANCHCC OCCURS {||$C$L46||}   ; [] |415| 
    2819                    ;* --------------------------------------------------------------------------*
    2820                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2821                    ;----------------------------------------------------------------------
    2822                    ; 417 | if (__DOUBLE_FRAC_PART_IS_ZERO(d))                                     
    2823                    ;----------------------------------------------------------------------
    2824 00000022 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |417|  ; [KEEP 32-BIT INS]
    2825 00000026 4610              MOV       A1, A3                ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    2826 00000028 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |417|  ; [KEEP 32-BIT INS]
    2827 0000002c 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    2828 0000002e 0000              LSLS      A1, A1, #0            ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    2829 00000030 4301              ORRS      A2, A2, A1            ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    2830 00000032 481C              LDR       A1, $C$CON5           ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    2831 00000034 2400              MOVS      V1, #0                ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    2832 00000036 33FFF04F          MOV       A4, #-1               ; [DPU_V7M3_PIPE] |417|  ; [KEEP 32-BIT INS]
    2833 0000003a 4322              ORRS      A3, A3, V1            ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    2834 0000003c 4013              ANDS      A4, A4, A3            ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    2835 0000003e 4008              ANDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    2836 00000040 D100              BNE       ||$C$L44||            ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    2837                            ; BRANCHCC OCCURS {||$C$L44||}   ; [] |417| 
    2838                    ;* --------------------------------------------------------------------------*
    2839 00000042 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    2840                    ;* --------------------------------------------------------------------------*
    2841 00000044           ||$C$L44||:    
    2842 00000044 D101              BNE       ||$C$L45||            ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    2843                            ; BRANCHCC OCCURS {||$C$L45||}   ; [] |417| 
    2844                    ;* --------------------------------------------------------------------------*
    2845                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2846                    ;----------------------------------------------------------------------
    2847                    ; 418 | return __FP_INFINITE;                                                  
    2848                    ;----------------------------------------------------------------------
    2849 00000046 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |418|  ; [ORIG 16-BIT INS]
    2850 00000048 E02B              B         ||$C$L51||            ; [DPU_V7M3_PIPE] |418|  ; [ORIG 16-BIT INS]
    2851                            ; BRANCH OCCURS {||$C$L51||}     ; [] |418| 
    2852                    ;* --------------------------------------------------------------------------*
    2853 0000004a           ||$C$L45||:    
    2854                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2855                    ;----------------------------------------------------------------------
    2856                    ; 419 | else return __FP_NAN;                                                  
    2857                    ;----------------------------------------------------------------------
    2858 0000004a 2002              MOVS      A1, #2                ; [DPU_V7M3_PIPE] |419|  ; [ORIG 16-BIT INS]
    2859 0000004c E029              B         ||$C$L51||            ; [DPU_V7M3_PIPE] |419|  ; [ORIG 16-BIT INS]
    2860                            ; BRANCH OCCURS {||$C$L51||}     ; [] |419| 
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   53

    2861                    ;* --------------------------------------------------------------------------*
    2862 0000004e           ||$C$L46||:    
    2863                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2864                    ;----------------------------------------------------------------------
    2865                    ; 421 | if (__DOUBLE_BIASED_EXP_IS_ZERO(d))                                    
    2866                    ;----------------------------------------------------------------------
    2867 0000004e 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |421|  ; [KEEP 32-BIT INS]
    2868 00000052 4610              MOV       A1, A3                ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    2869 00000054 0001              LSLS      A2, A1, #0            ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    2870 00000056 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    2871 00000058 2200              MOVS      A3, #0                ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    2872 0000005a 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    2873 0000005c 0D03              LSRS      A4, A1, #20           ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    2874 0000005e 70FFF240          MOV       A1, #2047             ; [DPU_V7M3_PIPE] |421|  ; [KEEP 32-BIT INS]
    2875 00000062 4601              MOV       A2, A1                ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    2876 00000064 17C0              ASRS      A1, A1, #31           ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    2877 00000066 4019              ANDS      A2, A2, A4            ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    2878 00000068 4010              ANDS      A1, A1, A3            ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    2879 0000006a D100              BNE       ||$C$L47||            ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    2880                            ; BRANCHCC OCCURS {||$C$L47||}   ; [] |421| 
    2881                    ;* --------------------------------------------------------------------------*
    2882 0000006c 2900              CMP       A2, #0                ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    2883                    ;* --------------------------------------------------------------------------*
    2884 0000006e           ||$C$L47||:    
    2885 0000006e D116              BNE       ||$C$L50||            ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    2886                            ; BRANCHCC OCCURS {||$C$L50||}   ; [] |421| 
    2887                    ;* --------------------------------------------------------------------------*
    2888                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2889                    ;----------------------------------------------------------------------
    2890                    ; 423 | if (__DOUBLE_FRAC_PART_IS_ZERO(d))                                     
    2891                    ;----------------------------------------------------------------------
    2892 00000070 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |423|  ; [KEEP 32-BIT INS]
    2893 00000074 4610              MOV       A1, A3                ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    2894 00000076 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |423|  ; [KEEP 32-BIT INS]
    2895 0000007a 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    2896 0000007c 0000              LSLS      A1, A1, #0            ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    2897 0000007e 4301              ORRS      A2, A2, A1            ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    2898 00000080 4808              LDR       A1, $C$CON5           ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    2899 00000082 2400              MOVS      V1, #0                ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    2900 00000084 33FFF04F          MOV       A4, #-1               ; [DPU_V7M3_PIPE] |423|  ; [KEEP 32-BIT INS]
    2901 00000088 4322              ORRS      A3, A3, V1            ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    2902 0000008a 4013              ANDS      A4, A4, A3            ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    2903 0000008c 4008              ANDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    2904 0000008e D100              BNE       ||$C$L48||            ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    2905                            ; BRANCHCC OCCURS {||$C$L48||}   ; [] |423| 
    2906                    ;* --------------------------------------------------------------------------*
    2907 00000090 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    2908                    ;* --------------------------------------------------------------------------*
    2909 00000092           ||$C$L48||:    
    2910 00000092 D101              BNE       ||$C$L49||            ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    2911                            ; BRANCHCC OCCURS {||$C$L49||}   ; [] |423| 
    2912                    ;* --------------------------------------------------------------------------*
    2913                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2914                    ;----------------------------------------------------------------------
    2915                    ; 424 | return __FP_ZERO;                                                      
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   54

    2916                    ;----------------------------------------------------------------------
    2917 00000094 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |424|  ; [ORIG 16-BIT INS]
    2918 00000096 E004              B         ||$C$L51||            ; [DPU_V7M3_PIPE] |424|  ; [ORIG 16-BIT INS]
    2919                            ; BRANCH OCCURS {||$C$L51||}     ; [] |424| 
    2920                    ;* --------------------------------------------------------------------------*
    2921 00000098           ||$C$L49||:    
    2922                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2923                    ;----------------------------------------------------------------------
    2924                    ; 425 | else return __FP_SUBNORMAL;                                            
    2925                    ;----------------------------------------------------------------------
    2926 00000098 0001F06F          MVN       A1, #1                ; [DPU_V7M3_PIPE] |425|  ; [KEEP 32-BIT INS]
    2927 0000009c E001              B         ||$C$L51||            ; [DPU_V7M3_PIPE] |425|  ; [ORIG 16-BIT INS]
    2928                            ; BRANCH OCCURS {||$C$L51||}     ; [] |425| 
    2929                    ;* --------------------------------------------------------------------------*
    2930 0000009e           ||$C$L50||:    
    2931                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2932                    ;----------------------------------------------------------------------
    2933                    ; 427 | return __FP_NORMAL;                                                    
    2934                    ;----------------------------------------------------------------------
    2935 0000009e 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |427|  ; [KEEP 32-BIT INS]
    2936                    ;* --------------------------------------------------------------------------*
    2937 000000a2           ||$C$L51||:    
    2938                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2939                    $C$DW$93        .dwtag  DW_TAG_TI_branch
    2940                            .dwattr $C$DW$93, DW_AT_low_pc(0x00)
    2941                            .dwattr $C$DW$93, DW_AT_TI_return
    2942                    
    2943 000000a2 BD1C              POP       {A3, A4, V1, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2944                            .dwcfi  cfa_offset, 0
    2945                            .dwcfi  restore_reg, 4
    2946                            .dwcfi  restore_reg, 3
    2947                            .dwcfi  restore_reg, 2
    2948                            ; BRANCH OCCURS                  ; [] 
    2949                            .dwattr $C$DW$90, DW_AT_TI_end_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
    2950                            .dwattr $C$DW$90, DW_AT_TI_end_line(0x1ac)
    2951                            .dwattr $C$DW$90, DW_AT_TI_end_column(0x01)
    2952                            .dwendentry
    2953                            .dwendtag $C$DW$90
    2954                    
    2955 00000000                   .sect   ".text:__fpclassifyl"
    2956                            .clink
    2957                            .thumbfunc __fpclassifyl
    2958 00000000                   .thumb
    2959                            .global __fpclassifyl
    2960                    
    2961                    $C$DW$94        .dwtag  DW_TAG_subprogram
    2962                            .dwattr $C$DW$94, DW_AT_name("__fpclassifyl")
    2963                            .dwattr $C$DW$94, DW_AT_low_pc(__fpclassifyl)
    2964                            .dwattr $C$DW$94, DW_AT_high_pc(0x00)
    2965                            .dwattr $C$DW$94, DW_AT_TI_symbol_name("__fpclassifyl")
    2966                            .dwattr $C$DW$94, DW_AT_external
    2967                            .dwattr $C$DW$94, DW_AT_type(*$C$DW$T$10)
    2968                            .dwattr $C$DW$94, DW_AT_TI_begin_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-
    2969                            .dwattr $C$DW$94, DW_AT_TI_begin_line(0x1ae)
    2970                            .dwattr $C$DW$94, DW_AT_TI_begin_column(0x25)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   55

    2971                            .dwattr $C$DW$94, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_
    2972                            .dwattr $C$DW$94, DW_AT_decl_line(0x1ae)
    2973                            .dwattr $C$DW$94, DW_AT_decl_column(0x25)
    2974                            .dwattr $C$DW$94, DW_AT_TI_max_frame_size(0x10)
    2975                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    2976                    
    2977                            .dwfde $C$DW$CIE, __fpclassifyl
    2978                    $C$DW$95        .dwtag  DW_TAG_formal_parameter
    2979                            .dwattr $C$DW$95, DW_AT_name("e")
    2980                            .dwattr $C$DW$95, DW_AT_TI_symbol_name("e")
    2981                            .dwattr $C$DW$95, DW_AT_type(*$C$DW$T$18)
    2982                            .dwattr $C$DW$95, DW_AT_location[DW_OP_reg0]
    2983                    
    2984                    ;----------------------------------------------------------------------
    2985                    ; 430 | _CODE_ACCESS _INLINE_DEFINITION int __fpclassifyl(long double e)       
    2986                    ;----------------------------------------------------------------------
    2987                    
    2988                    ;*****************************************************************************
    2989                    ;* FUNCTION NAME: __fpclassifyl                                              *
    2990                    ;*                                                                           *
    2991                    ;*   Regs Modified     : A1,A2,A3,A4,V1,SP,SR                                *
    2992                    ;*   Regs Used         : A1,A2,A3,A4,V1,SP,LR,SR                             *
    2993                    ;*   Local Frame Size  : 0 Args + 8 Auto + 8 Save = 16 byte                  *
    2994                    ;*****************************************************************************
    2995 00000000           __fpclassifyl:
    2996                    ;* --------------------------------------------------------------------------*
    2997                            .dwcfi  cfa_offset, 0
    2998 00000000 B51C              PUSH      {A3, A4, V1, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2999                            .dwcfi  cfa_offset, 16
    3000                            .dwcfi  save_reg_to_mem, 14, -4
    3001                            .dwcfi  save_reg_to_mem, 4, -8
    3002                            .dwcfi  save_reg_to_mem, 3, -12
    3003                            .dwcfi  save_reg_to_mem, 2, -16
    3004                    $C$DW$96        .dwtag  DW_TAG_variable
    3005                            .dwattr $C$DW$96, DW_AT_name("e")
    3006                            .dwattr $C$DW$96, DW_AT_TI_symbol_name("e")
    3007                            .dwattr $C$DW$96, DW_AT_type(*$C$DW$T$18)
    3008                            .dwattr $C$DW$96, DW_AT_location[DW_OP_breg13 0]
    3009                    
    3010 00000002 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |431|  ; [KEEP 32-BIT INS]
    3011                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    3012                    ;----------------------------------------------------------------------
    3013                    ; 432 | if (__LDOUBLE_BIASED_EXP_IS_MAX(e))                                    
    3014                    ;----------------------------------------------------------------------
    3015 00000006 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |432|  ; [KEEP 32-BIT INS]
    3016 0000000a 4610              MOV       A1, A3                ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    3017 0000000c 0001              LSLS      A2, A1, #0            ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    3018 0000000e 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    3019 00000010 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    3020 00000012 0C01              LSRS      A2, A1, #16           ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    3021 00000014 70F0F647          MOV       A1, #32752            ; [DPU_V7M3_PIPE] |432|  ; [KEEP 32-BIT INS]
    3022 00000018 4008              ANDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    3023 0000001a 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |432|  ; [KEEP 32-BIT INS]
    3024 0000001e 4281              CMP       A2, A1                ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    3025 00000020 D115              BNE       ||$C$L54||            ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   56

    3026                            ; BRANCHCC OCCURS {||$C$L54||}   ; [] |432| 
    3027                    ;* --------------------------------------------------------------------------*
    3028                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    3029                    ;----------------------------------------------------------------------
    3030                    ; 434 | if (__LDOUBLE_FRAC_PART_IS_ZERO(e))                                    
    3031                    ;----------------------------------------------------------------------
    3032 00000022 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |434|  ; [KEEP 32-BIT INS]
    3033 00000026 4610              MOV       A1, A3                ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3034 00000028 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |434|  ; [KEEP 32-BIT INS]
    3035 0000002c 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3036 0000002e 0000              LSLS      A1, A1, #0            ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3037 00000030 4301              ORRS      A2, A2, A1            ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3038 00000032 481C              LDR       A1, $C$CON6           ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3039 00000034 2400              MOVS      V1, #0                ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3040 00000036 33FFF04F          MOV       A4, #-1               ; [DPU_V7M3_PIPE] |434|  ; [KEEP 32-BIT INS]
    3041 0000003a 4322              ORRS      A3, A3, V1            ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3042 0000003c 4013              ANDS      A4, A4, A3            ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3043 0000003e 4008              ANDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3044 00000040 D100              BNE       ||$C$L52||            ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3045                            ; BRANCHCC OCCURS {||$C$L52||}   ; [] |434| 
    3046                    ;* --------------------------------------------------------------------------*
    3047 00000042 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3048                    ;* --------------------------------------------------------------------------*
    3049 00000044           ||$C$L52||:    
    3050 00000044 D101              BNE       ||$C$L53||            ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3051                            ; BRANCHCC OCCURS {||$C$L53||}   ; [] |434| 
    3052                    ;* --------------------------------------------------------------------------*
    3053                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    3054                    ;----------------------------------------------------------------------
    3055                    ; 435 | return __FP_INFINITE;                                                  
    3056                    ;----------------------------------------------------------------------
    3057 00000046 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |435|  ; [ORIG 16-BIT INS]
    3058 00000048 E02B              B         ||$C$L59||            ; [DPU_V7M3_PIPE] |435|  ; [ORIG 16-BIT INS]
    3059                            ; BRANCH OCCURS {||$C$L59||}     ; [] |435| 
    3060                    ;* --------------------------------------------------------------------------*
    3061 0000004a           ||$C$L53||:    
    3062                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    3063                    ;----------------------------------------------------------------------
    3064                    ; 436 | else return __FP_NAN;                                                  
    3065                    ;----------------------------------------------------------------------
    3066 0000004a 2002              MOVS      A1, #2                ; [DPU_V7M3_PIPE] |436|  ; [ORIG 16-BIT INS]
    3067 0000004c E029              B         ||$C$L59||            ; [DPU_V7M3_PIPE] |436|  ; [ORIG 16-BIT INS]
    3068                            ; BRANCH OCCURS {||$C$L59||}     ; [] |436| 
    3069                    ;* --------------------------------------------------------------------------*
    3070 0000004e           ||$C$L54||:    
    3071                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    3072                    ;----------------------------------------------------------------------
    3073                    ; 438 | if (__LDOUBLE_BIASED_EXP_IS_ZERO(e))                                   
    3074                    ;----------------------------------------------------------------------
    3075 0000004e 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |438|  ; [KEEP 32-BIT INS]
    3076 00000052 4610              MOV       A1, A3                ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3077 00000054 0001              LSLS      A2, A1, #0            ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3078 00000056 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3079 00000058 2200              MOVS      A3, #0                ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3080 0000005a 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   57

    3081 0000005c 0D03              LSRS      A4, A1, #20           ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3082 0000005e 70FFF240          MOV       A1, #2047             ; [DPU_V7M3_PIPE] |438|  ; [KEEP 32-BIT INS]
    3083 00000062 4601              MOV       A2, A1                ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3084 00000064 17C0              ASRS      A1, A1, #31           ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3085 00000066 4019              ANDS      A2, A2, A4            ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3086 00000068 4010              ANDS      A1, A1, A3            ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3087 0000006a D100              BNE       ||$C$L55||            ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3088                            ; BRANCHCC OCCURS {||$C$L55||}   ; [] |438| 
    3089                    ;* --------------------------------------------------------------------------*
    3090 0000006c 2900              CMP       A2, #0                ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3091                    ;* --------------------------------------------------------------------------*
    3092 0000006e           ||$C$L55||:    
    3093 0000006e D116              BNE       ||$C$L58||            ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3094                            ; BRANCHCC OCCURS {||$C$L58||}   ; [] |438| 
    3095                    ;* --------------------------------------------------------------------------*
    3096                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    3097                    ;----------------------------------------------------------------------
    3098                    ; 440 | if (__LDOUBLE_FRAC_PART_IS_ZERO(e))                                    
    3099                    ;----------------------------------------------------------------------
    3100 00000070 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |440|  ; [KEEP 32-BIT INS]
    3101 00000074 4610              MOV       A1, A3                ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3102 00000076 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |440|  ; [KEEP 32-BIT INS]
    3103 0000007a 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3104 0000007c 0000              LSLS      A1, A1, #0            ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3105 0000007e 4301              ORRS      A2, A2, A1            ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3106 00000080 4808              LDR       A1, $C$CON6           ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3107 00000082 2400              MOVS      V1, #0                ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3108 00000084 33FFF04F          MOV       A4, #-1               ; [DPU_V7M3_PIPE] |440|  ; [KEEP 32-BIT INS]
    3109 00000088 4322              ORRS      A3, A3, V1            ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3110 0000008a 4013              ANDS      A4, A4, A3            ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3111 0000008c 4008              ANDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3112 0000008e D100              BNE       ||$C$L56||            ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3113                            ; BRANCHCC OCCURS {||$C$L56||}   ; [] |440| 
    3114                    ;* --------------------------------------------------------------------------*
    3115 00000090 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3116                    ;* --------------------------------------------------------------------------*
    3117 00000092           ||$C$L56||:    
    3118 00000092 D101              BNE       ||$C$L57||            ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3119                            ; BRANCHCC OCCURS {||$C$L57||}   ; [] |440| 
    3120                    ;* --------------------------------------------------------------------------*
    3121                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    3122                    ;----------------------------------------------------------------------
    3123                    ; 441 | return __FP_ZERO;                                                      
    3124                    ;----------------------------------------------------------------------
    3125 00000094 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |441|  ; [ORIG 16-BIT INS]
    3126 00000096 E004              B         ||$C$L59||            ; [DPU_V7M3_PIPE] |441|  ; [ORIG 16-BIT INS]
    3127                            ; BRANCH OCCURS {||$C$L59||}     ; [] |441| 
    3128                    ;* --------------------------------------------------------------------------*
    3129 00000098           ||$C$L57||:    
    3130                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    3131                    ;----------------------------------------------------------------------
    3132                    ; 442 | else return __FP_SUBNORMAL;                                            
    3133                    ;----------------------------------------------------------------------
    3134 00000098 0001F06F          MVN       A1, #1                ; [DPU_V7M3_PIPE] |442|  ; [KEEP 32-BIT INS]
    3135 0000009c E001              B         ||$C$L59||            ; [DPU_V7M3_PIPE] |442|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   58

    3136                            ; BRANCH OCCURS {||$C$L59||}     ; [] |442| 
    3137                    ;* --------------------------------------------------------------------------*
    3138 0000009e           ||$C$L58||:    
    3139                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    3140                    ;----------------------------------------------------------------------
    3141                    ; 444 | return __FP_NORMAL;                                                    
    3142                    ;----------------------------------------------------------------------
    3143 0000009e 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |444|  ; [KEEP 32-BIT INS]
    3144                    ;* --------------------------------------------------------------------------*
    3145 000000a2           ||$C$L59||:    
    3146                            .dwpsn  file "/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm_20.2.4.LTS/include/_d
    3147                    $C$DW$97        .dwtag  DW_TAG_TI_branch
    3148                            .dwattr $C$DW$97, DW_AT_low_pc(0x00)
    3149                            .dwattr $C$DW$97, DW_AT_TI_return
    3150                    
    3151 000000a2 BD1C              POP       {A3, A4, V1, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3152                            .dwcfi  cfa_offset, 0
    3153                            .dwcfi  restore_reg, 4
    3154                            .dwcfi  restore_reg, 3
    3155                            .dwcfi  restore_reg, 2
    3156                            ; BRANCH OCCURS                  ; [] 
    3157                            .dwattr $C$DW$94, DW_AT_TI_end_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
    3158                            .dwattr $C$DW$94, DW_AT_TI_end_line(0x1bd)
    3159                            .dwattr $C$DW$94, DW_AT_TI_end_column(0x01)
    3160                            .dwendentry
    3161                            .dwendtag $C$DW$94
    3162                    
    3163 00000000                   .sect   ".text:set_int_enable"
    3164                            .clink
    3165                            .thumbfunc set_int_enable
    3166 00000000                   .thumb
    3167                            .global set_int_enable
    3168                    
    3169                    $C$DW$98        .dwtag  DW_TAG_subprogram
    3170                            .dwattr $C$DW$98, DW_AT_name("set_int_enable")
    3171                            .dwattr $C$DW$98, DW_AT_low_pc(set_int_enable)
    3172                            .dwattr $C$DW$98, DW_AT_high_pc(0x00)
    3173                            .dwattr $C$DW$98, DW_AT_TI_symbol_name("set_int_enable")
    3174                            .dwattr $C$DW$98, DW_AT_external
    3175                            .dwattr $C$DW$98, DW_AT_type(*$C$DW$T$10)
    3176                            .dwattr $C$DW$98, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    3177                            .dwattr $C$DW$98, DW_AT_TI_begin_line(0x23d)
    3178                            .dwattr $C$DW$98, DW_AT_TI_begin_column(0x05)
    3179                            .dwattr $C$DW$98, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    3180                            .dwattr $C$DW$98, DW_AT_decl_line(0x23d)
    3181                            .dwattr $C$DW$98, DW_AT_decl_column(0x05)
    3182                            .dwattr $C$DW$98, DW_AT_TI_max_frame_size(0x08)
    3183                            .dwpsn  file "../MPU9250/inv_mpu.c",line 574,column 1,is_stmt,address set_int_enable,isa 1
    3184                    
    3185                            .dwfde $C$DW$CIE, set_int_enable
    3186                    $C$DW$99        .dwtag  DW_TAG_formal_parameter
    3187                            .dwattr $C$DW$99, DW_AT_name("enable")
    3188                            .dwattr $C$DW$99, DW_AT_TI_symbol_name("enable")
    3189                            .dwattr $C$DW$99, DW_AT_type(*$C$DW$T$10)
    3190                            .dwattr $C$DW$99, DW_AT_location[DW_OP_reg0]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   59

    3191                    
    3192                    ;----------------------------------------------------------------------
    3193                    ; 573 | int set_int_enable(unsigned char enable)                               
    3194                    ;----------------------------------------------------------------------
    3195                    
    3196                    ;*****************************************************************************
    3197                    ;* FUNCTION NAME: set_int_enable                                             *
    3198                    ;*                                                                           *
    3199                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
    3200                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
    3201                    ;*   Local Frame Size  : 0 Args + 4 Auto + 4 Save = 8 byte                   *
    3202                    ;*****************************************************************************
    3203 00000000           set_int_enable:
    3204                    ;* --------------------------------------------------------------------------*
    3205                            .dwcfi  cfa_offset, 0
    3206 00000000 B508              PUSH      {A4, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3207                            .dwcfi  cfa_offset, 8
    3208                            .dwcfi  save_reg_to_mem, 14, -4
    3209                            .dwcfi  save_reg_to_mem, 3, -8
    3210                    $C$DW$100       .dwtag  DW_TAG_variable
    3211                            .dwattr $C$DW$100, DW_AT_name("enable")
    3212                            .dwattr $C$DW$100, DW_AT_TI_symbol_name("enable")
    3213                            .dwattr $C$DW$100, DW_AT_type(*$C$DW$T$6)
    3214                            .dwattr $C$DW$100, DW_AT_location[DW_OP_breg13 0]
    3215                    
    3216                    $C$DW$101       .dwtag  DW_TAG_variable
    3217                            .dwattr $C$DW$101, DW_AT_name("tmp")
    3218                            .dwattr $C$DW$101, DW_AT_TI_symbol_name("tmp")
    3219                            .dwattr $C$DW$101, DW_AT_type(*$C$DW$T$6)
    3220                            .dwattr $C$DW$101, DW_AT_location[DW_OP_breg13 1]
    3221                    
    3222                    ;----------------------------------------------------------------------
    3223                    ; 575 | unsigned char tmp;                                                     
    3224                    ;----------------------------------------------------------------------
    3225 00000002 0000F88D          STRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |574|  ; [KEEP 32-BIT INS]
    3226                            .dwpsn  file "../MPU9250/inv_mpu.c",line 577,column 5,is_stmt,isa 1
    3227                    ;----------------------------------------------------------------------
    3228                    ; 577 | if (st.chip_cfg.dmp_on) {                                              
    3229                    ;----------------------------------------------------------------------
    3230 00000006 4824              LDR       A1, $C$CON7           ; [DPU_V7M3_PIPE] |577|  ; [ORIG 16-BIT INS]
    3231 00000008 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |577|  ; [ORIG 16-BIT INS]
    3232 0000000a B1D0              CBZ       A1, ||$C$L63||        ; []  ; [ORIG 16-BIT INS]
    3233                            ; BRANCHCC OCCURS {||$C$L63||}   ; [] |577| 
    3234                    ;* --------------------------------------------------------------------------*
    3235                            .dwpsn  file "../MPU9250/inv_mpu.c",line 578,column 9,is_stmt,isa 1
    3236                    ;----------------------------------------------------------------------
    3237                    ; 578 | if (enable)                                                            
    3238                    ;----------------------------------------------------------------------
    3239 0000000c 0000F89D          LDRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |578|  ; [KEEP 32-BIT INS]
    3240 00000010 B118              CBZ       A1, ||$C$L60||        ; []  ; [ORIG 16-BIT INS]
    3241                            ; BRANCHCC OCCURS {||$C$L60||}   ; [] |578| 
    3242                    ;* --------------------------------------------------------------------------*
    3243                            .dwpsn  file "../MPU9250/inv_mpu.c",line 579,column 13,is_stmt,isa 1
    3244                    ;----------------------------------------------------------------------
    3245                    ; 579 | tmp = BIT_DMP_INT_EN;                                                  
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   60

    3246                    ; 580 | else                                                                   
    3247                    ;----------------------------------------------------------------------
    3248 00000012 2002              MOVS      A1, #2                ; [DPU_V7M3_PIPE] |579|  ; [ORIG 16-BIT INS]
    3249 00000014 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |579|  ; [KEEP 32-BIT INS]
    3250 00000018 E002              B         ||$C$L61||            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3251                            ; BRANCH OCCURS {||$C$L61||}     ; [] 
    3252                    ;* --------------------------------------------------------------------------*
    3253 0000001a           ||$C$L60||:    
    3254                            .dwpsn  file "../MPU9250/inv_mpu.c",line 581,column 13,is_stmt,isa 1
    3255                    ;----------------------------------------------------------------------
    3256                    ; 581 | tmp = 0x00;                                                            
    3257                    ;----------------------------------------------------------------------
    3258 0000001a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |581|  ; [ORIG 16-BIT INS]
    3259 0000001c 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |581|  ; [KEEP 32-BIT INS]
    3260                    ;* --------------------------------------------------------------------------*
    3261 00000020           ||$C$L61||:    
    3262                            .dwpsn  file "../MPU9250/inv_mpu.c",line 582,column 9,is_stmt,isa 1
    3263                    ;----------------------------------------------------------------------
    3264                    ; 582 | if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))               
    3265                    ;----------------------------------------------------------------------
    3266 00000020 481E              LDR       A1, $C$CON8           ; [DPU_V7M3_PIPE] |582|  ; [ORIG 16-BIT INS]
    3267 00000022 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |582|  ; [ORIG 16-BIT INS]
    3268 00000024 7C40              LDRB      A1, [A1, #17]         ; [DPU_V7M3_PIPE] |582|  ; [ORIG 16-BIT INS]
    3269 00000026 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |582|  ; [ORIG 16-BIT INS]
    3270 00000028 0201F10D          ADD       A3, SP, #1            ; [DPU_V7M3_PIPE] |582|  ; [KEEP 32-BIT INS]
    3271                    $C$DW$102       .dwtag  DW_TAG_TI_branch
    3272                            .dwattr $C$DW$102, DW_AT_low_pc(0x00)
    3273                            .dwattr $C$DW$102, DW_AT_name("WR_MPU")
    3274                            .dwattr $C$DW$102, DW_AT_TI_call
    3275                    
    3276 0000002c FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |582|  ; [KEEP 32-BIT INS]
    3277                            ; CALL OCCURS {WR_MPU }          ; [] |582| 
    3278 00000030 B110              CBZ       A1, ||$C$L62||        ; []  ; [ORIG 16-BIT INS]
    3279                            ; BRANCHCC OCCURS {||$C$L62||}   ; [] |582| 
    3280                    ;* --------------------------------------------------------------------------*
    3281                            .dwpsn  file "../MPU9250/inv_mpu.c",line 583,column 13,is_stmt,isa 1
    3282                    ;----------------------------------------------------------------------
    3283                    ; 583 | return -1;                                                             
    3284                    ;----------------------------------------------------------------------
    3285 00000032 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |583|  ; [KEEP 32-BIT INS]
    3286 00000036 E02D              B         ||$C$L70||            ; [DPU_V7M3_PIPE] |583|  ; [ORIG 16-BIT INS]
    3287                            ; BRANCH OCCURS {||$C$L70||}     ; [] |583| 
    3288                    ;* --------------------------------------------------------------------------*
    3289 00000038           ||$C$L62||:    
    3290                            .dwpsn  file "../MPU9250/inv_mpu.c",line 584,column 9,is_stmt,isa 1
    3291                    ;----------------------------------------------------------------------
    3292                    ; 584 | st.chip_cfg.int_enable = tmp;                                          
    3293                    ; 585 | } else {                                                               
    3294                    ;----------------------------------------------------------------------
    3295 00000038 0001F89D          LDRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |584|  ; [KEEP 32-BIT INS]
    3296 0000003c 4918              LDR       A2, $C$CON9           ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    3297 0000003e 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    3298 00000040 E027              B         ||$C$L69||            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3299                            ; BRANCH OCCURS {||$C$L69||}     ; [] 
    3300                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   61

    3301 00000042           ||$C$L63||:    
    3302                            .dwpsn  file "../MPU9250/inv_mpu.c",line 586,column 9,is_stmt,isa 1
    3303                    ;----------------------------------------------------------------------
    3304                    ; 586 | if (!st.chip_cfg.sensors)                                              
    3305                    ;----------------------------------------------------------------------
    3306 00000042 4818              LDR       A1, $C$CON10          ; [DPU_V7M3_PIPE] |586|  ; [ORIG 16-BIT INS]
    3307 00000044 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |586|  ; [ORIG 16-BIT INS]
    3308 00000046 B910              CBNZ      A1, ||$C$L64||        ; []  ; [ORIG 16-BIT INS]
    3309                            ; BRANCHCC OCCURS {||$C$L64||}   ; [] |586| 
    3310                    ;* --------------------------------------------------------------------------*
    3311                            .dwpsn  file "../MPU9250/inv_mpu.c",line 587,column 13,is_stmt,isa 1
    3312                    ;----------------------------------------------------------------------
    3313                    ; 587 | return -1;                                                             
    3314                    ;----------------------------------------------------------------------
    3315 00000048 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |587|  ; [KEEP 32-BIT INS]
    3316 0000004c E022              B         ||$C$L70||            ; [DPU_V7M3_PIPE] |587|  ; [ORIG 16-BIT INS]
    3317                            ; BRANCH OCCURS {||$C$L70||}     ; [] |587| 
    3318                    ;* --------------------------------------------------------------------------*
    3319 0000004e           ||$C$L64||:    
    3320                            .dwpsn  file "../MPU9250/inv_mpu.c",line 588,column 9,is_stmt,isa 1
    3321                    ;----------------------------------------------------------------------
    3322                    ; 588 | if (enable && st.chip_cfg.int_enable)                                  
    3323                    ;----------------------------------------------------------------------
    3324 0000004e 0000F89D          LDRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |588|  ; [KEEP 32-BIT INS]
    3325 00000052 B120              CBZ       A1, ||$C$L65||        ; []  ; [ORIG 16-BIT INS]
    3326                            ; BRANCHCC OCCURS {||$C$L65||}   ; [] |588| 
    3327                    ;* --------------------------------------------------------------------------*
    3328 00000054 4812              LDR       A1, $C$CON9           ; [DPU_V7M3_PIPE] |588|  ; [ORIG 16-BIT INS]
    3329 00000056 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |588|  ; [ORIG 16-BIT INS]
    3330 00000058 B108              CBZ       A1, ||$C$L65||        ; []  ; [ORIG 16-BIT INS]
    3331                            ; BRANCHCC OCCURS {||$C$L65||}   ; [] |588| 
    3332                    ;* --------------------------------------------------------------------------*
    3333                            .dwpsn  file "../MPU9250/inv_mpu.c",line 589,column 13,is_stmt,isa 1
    3334                    ;----------------------------------------------------------------------
    3335                    ; 589 | return 0;                                                              
    3336                    ;----------------------------------------------------------------------
    3337 0000005a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |589|  ; [ORIG 16-BIT INS]
    3338 0000005c E01A              B         ||$C$L70||            ; [DPU_V7M3_PIPE] |589|  ; [ORIG 16-BIT INS]
    3339                            ; BRANCH OCCURS {||$C$L70||}     ; [] |589| 
    3340                    ;* --------------------------------------------------------------------------*
    3341 0000005e           ||$C$L65||:    
    3342                            .dwpsn  file "../MPU9250/inv_mpu.c",line 590,column 9,is_stmt,isa 1
    3343                    ;----------------------------------------------------------------------
    3344                    ; 590 | if (enable)                                                            
    3345                    ;----------------------------------------------------------------------
    3346 0000005e 0000F89D          LDRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |590|  ; [KEEP 32-BIT INS]
    3347 00000062 B118              CBZ       A1, ||$C$L66||        ; []  ; [ORIG 16-BIT INS]
    3348                            ; BRANCHCC OCCURS {||$C$L66||}   ; [] |590| 
    3349                    ;* --------------------------------------------------------------------------*
    3350                            .dwpsn  file "../MPU9250/inv_mpu.c",line 591,column 13,is_stmt,isa 1
    3351                    ;----------------------------------------------------------------------
    3352                    ; 591 | tmp = BIT_DATA_RDY_EN;                                                 
    3353                    ; 592 | else                                                                   
    3354                    ;----------------------------------------------------------------------
    3355 00000064 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |591|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   62

    3356 00000066 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |591|  ; [KEEP 32-BIT INS]
    3357 0000006a E002              B         ||$C$L67||            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3358                            ; BRANCH OCCURS {||$C$L67||}     ; [] 
    3359                    ;* --------------------------------------------------------------------------*
    3360 0000006c           ||$C$L66||:    
    3361                            .dwpsn  file "../MPU9250/inv_mpu.c",line 593,column 13,is_stmt,isa 1
    3362                    ;----------------------------------------------------------------------
    3363                    ; 593 | tmp = 0x00;                                                            
    3364                    ;----------------------------------------------------------------------
    3365 0000006c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |593|  ; [ORIG 16-BIT INS]
    3366 0000006e 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |593|  ; [KEEP 32-BIT INS]
    3367                    ;* --------------------------------------------------------------------------*
    3368 00000072           ||$C$L67||:    
    3369                            .dwpsn  file "../MPU9250/inv_mpu.c",line 594,column 9,is_stmt,isa 1
    3370                    ;----------------------------------------------------------------------
    3371                    ; 594 | if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))               
    3372                    ;----------------------------------------------------------------------
    3373 00000072 480A              LDR       A1, $C$CON8           ; [DPU_V7M3_PIPE] |594|  ; [ORIG 16-BIT INS]
    3374 00000074 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |594|  ; [ORIG 16-BIT INS]
    3375 00000076 7C40              LDRB      A1, [A1, #17]         ; [DPU_V7M3_PIPE] |594|  ; [ORIG 16-BIT INS]
    3376 00000078 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |594|  ; [ORIG 16-BIT INS]
    3377 0000007a 0201F10D          ADD       A3, SP, #1            ; [DPU_V7M3_PIPE] |594|  ; [KEEP 32-BIT INS]
    3378                    $C$DW$103       .dwtag  DW_TAG_TI_branch
    3379                            .dwattr $C$DW$103, DW_AT_low_pc(0x00)
    3380                            .dwattr $C$DW$103, DW_AT_name("WR_MPU")
    3381                            .dwattr $C$DW$103, DW_AT_TI_call
    3382                    
    3383 0000007e FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |594|  ; [KEEP 32-BIT INS]
    3384                            ; CALL OCCURS {WR_MPU }          ; [] |594| 
    3385 00000082 B110              CBZ       A1, ||$C$L68||        ; []  ; [ORIG 16-BIT INS]
    3386                            ; BRANCHCC OCCURS {||$C$L68||}   ; [] |594| 
    3387                    ;* --------------------------------------------------------------------------*
    3388                            .dwpsn  file "../MPU9250/inv_mpu.c",line 595,column 13,is_stmt,isa 1
    3389                    ;----------------------------------------------------------------------
    3390                    ; 595 | return -1;                                                             
    3391                    ;----------------------------------------------------------------------
    3392 00000084 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |595|  ; [KEEP 32-BIT INS]
    3393 00000088 E004              B         ||$C$L70||            ; [DPU_V7M3_PIPE] |595|  ; [ORIG 16-BIT INS]
    3394                            ; BRANCH OCCURS {||$C$L70||}     ; [] |595| 
    3395                    ;* --------------------------------------------------------------------------*
    3396 0000008a           ||$C$L68||:    
    3397                            .dwpsn  file "../MPU9250/inv_mpu.c",line 596,column 9,is_stmt,isa 1
    3398                    ;----------------------------------------------------------------------
    3399                    ; 596 | st.chip_cfg.int_enable = tmp;                                          
    3400                    ;----------------------------------------------------------------------
    3401 0000008a 0001F89D          LDRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |596|  ; [KEEP 32-BIT INS]
    3402 0000008e 4904              LDR       A2, $C$CON9           ; [DPU_V7M3_PIPE] |596|  ; [ORIG 16-BIT INS]
    3403 00000090 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |596|  ; [ORIG 16-BIT INS]
    3404                    ;* --------------------------------------------------------------------------*
    3405 00000092           ||$C$L69||:    
    3406                            .dwpsn  file "../MPU9250/inv_mpu.c",line 598,column 5,is_stmt,isa 1
    3407                    ;----------------------------------------------------------------------
    3408                    ; 598 | return 0;                                                              
    3409                    ;----------------------------------------------------------------------
    3410 00000092 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |598|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   63

    3411                    ;* --------------------------------------------------------------------------*
    3412 00000094           ||$C$L70||:    
    3413                            .dwpsn  file "../MPU9250/inv_mpu.c",line 599,column 1,is_stmt,isa 1
    3414                    $C$DW$104       .dwtag  DW_TAG_TI_branch
    3415                            .dwattr $C$DW$104, DW_AT_low_pc(0x00)
    3416                            .dwattr $C$DW$104, DW_AT_TI_return
    3417                    
    3418 00000094 BD08              POP       {A4, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3419                            .dwcfi  cfa_offset, 0
    3420                            .dwcfi  restore_reg, 3
    3421                            ; BRANCH OCCURS                  ; [] 
    3422                            .dwattr $C$DW$98, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
    3423                            .dwattr $C$DW$98, DW_AT_TI_end_line(0x257)
    3424                            .dwattr $C$DW$98, DW_AT_TI_end_column(0x01)
    3425                            .dwendentry
    3426                            .dwendtag $C$DW$98
    3427                    
    3428 00000000                   .sect   ".text:mpu_reg_dump"
    3429                            .clink
    3430                            .thumbfunc mpu_reg_dump
    3431 00000000                   .thumb
    3432                            .global mpu_reg_dump
    3433                    
    3434                    $C$DW$105       .dwtag  DW_TAG_subprogram
    3435                            .dwattr $C$DW$105, DW_AT_name("mpu_reg_dump")
    3436                            .dwattr $C$DW$105, DW_AT_low_pc(mpu_reg_dump)
    3437                            .dwattr $C$DW$105, DW_AT_high_pc(0x00)
    3438                            .dwattr $C$DW$105, DW_AT_TI_symbol_name("mpu_reg_dump")
    3439                            .dwattr $C$DW$105, DW_AT_external
    3440                            .dwattr $C$DW$105, DW_AT_type(*$C$DW$T$10)
    3441                            .dwattr $C$DW$105, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    3442                            .dwattr $C$DW$105, DW_AT_TI_begin_line(0x25d)
    3443                            .dwattr $C$DW$105, DW_AT_TI_begin_column(0x05)
    3444                            .dwattr $C$DW$105, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    3445                            .dwattr $C$DW$105, DW_AT_decl_line(0x25d)
    3446                            .dwattr $C$DW$105, DW_AT_decl_column(0x05)
    3447                            .dwattr $C$DW$105, DW_AT_TI_max_frame_size(0x08)
    3448                            .dwpsn  file "../MPU9250/inv_mpu.c",line 606,column 1,is_stmt,address mpu_reg_dump,isa 1
    3449                    
    3450                            .dwfde $C$DW$CIE, mpu_reg_dump
    3451                    ;----------------------------------------------------------------------
    3452                    ; 605 | int mpu_reg_dump(void)                                                 
    3453                    ; 607 | unsigned char ii;                                                      
    3454                    ; 608 | unsigned char data;                                                    
    3455                    ;----------------------------------------------------------------------
    3456                    
    3457                    ;*****************************************************************************
    3458                    ;* FUNCTION NAME: mpu_reg_dump                                               *
    3459                    ;*                                                                           *
    3460                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
    3461                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
    3462                    ;*   Local Frame Size  : 0 Args + 4 Auto + 4 Save = 8 byte                   *
    3463                    ;*****************************************************************************
    3464 00000000           mpu_reg_dump:
    3465                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   64

    3466                            .dwcfi  cfa_offset, 0
    3467 00000000 B508              PUSH      {A4, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3468                            .dwcfi  cfa_offset, 8
    3469                            .dwcfi  save_reg_to_mem, 14, -4
    3470                            .dwcfi  save_reg_to_mem, 3, -8
    3471                    $C$DW$106       .dwtag  DW_TAG_variable
    3472                            .dwattr $C$DW$106, DW_AT_name("ii")
    3473                            .dwattr $C$DW$106, DW_AT_TI_symbol_name("ii")
    3474                            .dwattr $C$DW$106, DW_AT_type(*$C$DW$T$6)
    3475                            .dwattr $C$DW$106, DW_AT_location[DW_OP_breg13 0]
    3476                    
    3477                    $C$DW$107       .dwtag  DW_TAG_variable
    3478                            .dwattr $C$DW$107, DW_AT_name("data")
    3479                            .dwattr $C$DW$107, DW_AT_TI_symbol_name("data")
    3480                            .dwattr $C$DW$107, DW_AT_type(*$C$DW$T$6)
    3481                            .dwattr $C$DW$107, DW_AT_location[DW_OP_breg13 1]
    3482                    
    3483                            .dwpsn  file "../MPU9250/inv_mpu.c",line 610,column 10,is_stmt,isa 1
    3484                    ;----------------------------------------------------------------------
    3485                    ; 610 | for (ii = 0; ii < st.hw->num_reg; ii++) {                              
    3486                    ;----------------------------------------------------------------------
    3487 00000002 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |610|  ; [ORIG 16-BIT INS]
    3488 00000004 0000F88D          STRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |610|  ; [KEEP 32-BIT INS]
    3489 00000008 E01E              B         ||$C$L75||            ; [DPU_V7M3_PIPE] |610|  ; [ORIG 16-BIT INS]
    3490                            ; BRANCH OCCURS {||$C$L75||}     ; [] |610| 
    3491                    ;* --------------------------------------------------------------------------*
    3492 0000000a           ||$C$L71||:    
    3493                            .dwpsn  file "../MPU9250/inv_mpu.c",line 611,column 9,is_stmt,isa 1
    3494                    ;----------------------------------------------------------------------
    3495                    ; 611 | if (ii == st.reg->fifo_r_w || ii == st.reg->mem_r_w)                   
    3496                    ; 612 |     continue;                                                          
    3497                    ;----------------------------------------------------------------------
    3498 0000000a 4814              LDR       A1, $C$CON11          ; [DPU_V7M3_PIPE] |611|  ; [ORIG 16-BIT INS]
    3499 0000000c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |611|  ; [ORIG 16-BIT INS]
    3500 0000000e 1000F89D          LDRB      A2, [SP, #0]          ; [DPU_V7M3_PIPE] |611|  ; [KEEP 32-BIT INS]
    3501 00000012 7B40              LDRB      A1, [A1, #13]         ; [DPU_V7M3_PIPE] |611|  ; [ORIG 16-BIT INS]
    3502 00000014 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |611|  ; [ORIG 16-BIT INS]
    3503 00000016 D012              BEQ       ||$C$L74||            ; [DPU_V7M3_PIPE] |611|  ; [ORIG 16-BIT INS]
    3504                            ; BRANCHCC OCCURS {||$C$L74||}   ; [] |611| 
    3505                    ;* --------------------------------------------------------------------------*
    3506 00000018 4810              LDR       A1, $C$CON11          ; [DPU_V7M3_PIPE] |611|  ; [ORIG 16-BIT INS]
    3507 0000001a 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |611|  ; [ORIG 16-BIT INS]
    3508 0000001c 1000F89D          LDRB      A2, [SP, #0]          ; [DPU_V7M3_PIPE] |611|  ; [KEEP 32-BIT INS]
    3509 00000020 7E00              LDRB      A1, [A1, #24]         ; [DPU_V7M3_PIPE] |611|  ; [ORIG 16-BIT INS]
    3510 00000022 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |611|  ; [ORIG 16-BIT INS]
    3511 00000024 D100              BNE       ||$C$L72||            ; [DPU_V7M3_PIPE] |611|  ; [ORIG 16-BIT INS]
    3512                            ; BRANCHCC OCCURS {||$C$L72||}   ; [] |611| 
    3513                    ;* --------------------------------------------------------------------------*
    3514 00000026 E00A              B         ||$C$L74||            ; [DPU_V7M3_PIPE] |611|  ; [ORIG 16-BIT INS]
    3515                            ; BRANCH OCCURS {||$C$L74||}     ; [] |611| 
    3516                    ;* --------------------------------------------------------------------------*
    3517                    ;* --------------------------------------------------------------------------*
    3518 00000028           ||$C$L72||:    
    3519                            .dwpsn  file "../MPU9250/inv_mpu.c",line 613,column 9,is_stmt,isa 1
    3520                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   65

    3521                    ; 613 | if (i2c_read(st.hw->addr, ii, 1, &data))                               
    3522                    ;----------------------------------------------------------------------
    3523 00000028 0000F89D          LDRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |613|  ; [KEEP 32-BIT INS]
    3524 0000002c 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |613|  ; [ORIG 16-BIT INS]
    3525 0000002e 0201F10D          ADD       A3, SP, #1            ; [DPU_V7M3_PIPE] |613|  ; [KEEP 32-BIT INS]
    3526                    $C$DW$108       .dwtag  DW_TAG_TI_branch
    3527                            .dwattr $C$DW$108, DW_AT_low_pc(0x00)
    3528                            .dwattr $C$DW$108, DW_AT_name("RD_MPU")
    3529                            .dwattr $C$DW$108, DW_AT_TI_call
    3530                    
    3531 00000032 FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |613|  ; [KEEP 32-BIT INS]
    3532                            ; CALL OCCURS {RD_MPU }          ; [] |613| 
    3533 00000036 B110              CBZ       A1, ||$C$L73||        ; []  ; [ORIG 16-BIT INS]
    3534                            ; BRANCHCC OCCURS {||$C$L73||}   ; [] |613| 
    3535                    ;* --------------------------------------------------------------------------*
    3536                            .dwpsn  file "../MPU9250/inv_mpu.c",line 614,column 13,is_stmt,isa 1
    3537                    ;----------------------------------------------------------------------
    3538                    ; 614 | return -1;                                                             
    3539                    ;----------------------------------------------------------------------
    3540 00000038 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |614|  ; [KEEP 32-BIT INS]
    3541 0000003c E00C              B         ||$C$L76||            ; [DPU_V7M3_PIPE] |614|  ; [ORIG 16-BIT INS]
    3542                            ; BRANCH OCCURS {||$C$L76||}     ; [] |614| 
    3543                    ;* --------------------------------------------------------------------------*
    3544 0000003e           ||$C$L73||:    
    3545                            .dwpsn  file "../MPU9250/inv_mpu.c",line 615,column 9,is_stmt,isa 1
    3546                    ;----------------------------------------------------------------------
    3547                    ; 615 | log_i("%#5x: %#5x\r\n", ii, data);                                     
    3548                    ;----------------------------------------------------------------------
    3549                    ;* --------------------------------------------------------------------------*
    3550 0000003e           ||$C$L74||:    
    3551                            .dwpsn  file "../MPU9250/inv_mpu.c",line 610,column 39,is_stmt,isa 1
    3552 0000003e 0000F89D          LDRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |610|  ; [KEEP 32-BIT INS]
    3553 00000042 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |610|  ; [ORIG 16-BIT INS]
    3554 00000044 0000F88D          STRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |610|  ; [KEEP 32-BIT INS]
    3555                    ;* --------------------------------------------------------------------------*
    3556                    ;*   BEGIN LOOP ||$C$L75||
    3557                    ;* --------------------------------------------------------------------------*
    3558 00000048           ||$C$L75||:    
    3559                            .dwpsn  file "../MPU9250/inv_mpu.c",line 610,column 18,is_stmt,isa 1
    3560 00000048 4805              LDR       A1, $C$CON12          ; [DPU_V7M3_PIPE] |610|  ; [ORIG 16-BIT INS]
    3561 0000004a 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |610|  ; [ORIG 16-BIT INS]
    3562 0000004c 1000F89D          LDRB      A2, [SP, #0]          ; [DPU_V7M3_PIPE] |610|  ; [KEEP 32-BIT INS]
    3563 00000050 7900              LDRB      A1, [A1, #4]          ; [DPU_V7M3_PIPE] |610|  ; [ORIG 16-BIT INS]
    3564 00000052 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |610|  ; [ORIG 16-BIT INS]
    3565 00000054 DCD9              BGT       ||$C$L71||            ; [DPU_V7M3_PIPE] |610|  ; [ORIG 16-BIT INS]
    3566                            ; BRANCHCC OCCURS {||$C$L71||}   ; [] |610| 
    3567                    ;* --------------------------------------------------------------------------*
    3568                            .dwpsn  file "../MPU9250/inv_mpu.c",line 617,column 5,is_stmt,isa 1
    3569                    ;----------------------------------------------------------------------
    3570                    ; 617 | return 0;                                                              
    3571                    ;----------------------------------------------------------------------
    3572 00000056 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |617|  ; [ORIG 16-BIT INS]
    3573                    ;* --------------------------------------------------------------------------*
    3574 00000058           ||$C$L76||:    
    3575                            .dwpsn  file "../MPU9250/inv_mpu.c",line 618,column 1,is_stmt,isa 1
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   66

    3576                    $C$DW$109       .dwtag  DW_TAG_TI_branch
    3577                            .dwattr $C$DW$109, DW_AT_low_pc(0x00)
    3578                            .dwattr $C$DW$109, DW_AT_TI_return
    3579                    
    3580 00000058 BD08              POP       {A4, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3581                            .dwcfi  cfa_offset, 0
    3582                            .dwcfi  restore_reg, 3
    3583                            ; BRANCH OCCURS                  ; [] 
    3584                            .dwattr $C$DW$105, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
    3585                            .dwattr $C$DW$105, DW_AT_TI_end_line(0x26a)
    3586                            .dwattr $C$DW$105, DW_AT_TI_end_column(0x01)
    3587                            .dwendentry
    3588                            .dwendtag $C$DW$105
    3589                    
    3590 00000000                   .sect   ".text:mpu_read_reg"
    3591                            .clink
    3592                            .thumbfunc mpu_read_reg
    3593 00000000                   .thumb
    3594                            .global mpu_read_reg
    3595                    
    3596                    $C$DW$110       .dwtag  DW_TAG_subprogram
    3597                            .dwattr $C$DW$110, DW_AT_name("mpu_read_reg")
    3598                            .dwattr $C$DW$110, DW_AT_low_pc(mpu_read_reg)
    3599                            .dwattr $C$DW$110, DW_AT_high_pc(0x00)
    3600                            .dwattr $C$DW$110, DW_AT_TI_symbol_name("mpu_read_reg")
    3601                            .dwattr $C$DW$110, DW_AT_external
    3602                            .dwattr $C$DW$110, DW_AT_type(*$C$DW$T$10)
    3603                            .dwattr $C$DW$110, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    3604                            .dwattr $C$DW$110, DW_AT_TI_begin_line(0x273)
    3605                            .dwattr $C$DW$110, DW_AT_TI_begin_column(0x05)
    3606                            .dwattr $C$DW$110, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    3607                            .dwattr $C$DW$110, DW_AT_decl_line(0x273)
    3608                            .dwattr $C$DW$110, DW_AT_decl_column(0x05)
    3609                            .dwattr $C$DW$110, DW_AT_TI_max_frame_size(0x10)
    3610                            .dwpsn  file "../MPU9250/inv_mpu.c",line 628,column 1,is_stmt,address mpu_read_reg,isa 1
    3611                    
    3612                            .dwfde $C$DW$CIE, mpu_read_reg
    3613                    $C$DW$111       .dwtag  DW_TAG_formal_parameter
    3614                            .dwattr $C$DW$111, DW_AT_name("reg")
    3615                            .dwattr $C$DW$111, DW_AT_TI_symbol_name("reg")
    3616                            .dwattr $C$DW$111, DW_AT_type(*$C$DW$T$10)
    3617                            .dwattr $C$DW$111, DW_AT_location[DW_OP_reg0]
    3618                    
    3619                    $C$DW$112       .dwtag  DW_TAG_formal_parameter
    3620                            .dwattr $C$DW$112, DW_AT_name("data")
    3621                            .dwattr $C$DW$112, DW_AT_TI_symbol_name("data")
    3622                            .dwattr $C$DW$112, DW_AT_type(*$C$DW$T$123)
    3623                            .dwattr $C$DW$112, DW_AT_location[DW_OP_reg1]
    3624                    
    3625                    ;----------------------------------------------------------------------
    3626                    ; 627 | int mpu_read_reg(unsigned char reg, unsigned char *data)               
    3627                    ;----------------------------------------------------------------------
    3628                    
    3629                    ;*****************************************************************************
    3630                    ;* FUNCTION NAME: mpu_read_reg                                               *
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   67

    3631                    ;*                                                                           *
    3632                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
    3633                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
    3634                    ;*   Local Frame Size  : 0 Args + 8 Auto + 4 Save = 12 byte                  *
    3635                    ;*****************************************************************************
    3636 00000000           mpu_read_reg:
    3637                    ;* --------------------------------------------------------------------------*
    3638                            .dwcfi  cfa_offset, 0
    3639 00000000 B50E              PUSH      {A2, A3, A4, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3640                            .dwcfi  cfa_offset, 16
    3641                            .dwcfi  save_reg_to_mem, 14, -4
    3642                            .dwcfi  save_reg_to_mem, 3, -8
    3643                            .dwcfi  save_reg_to_mem, 2, -12
    3644                            .dwcfi  save_reg_to_mem, 1, -16
    3645                    $C$DW$113       .dwtag  DW_TAG_variable
    3646                            .dwattr $C$DW$113, DW_AT_name("data")
    3647                            .dwattr $C$DW$113, DW_AT_TI_symbol_name("data")
    3648                            .dwattr $C$DW$113, DW_AT_type(*$C$DW$T$123)
    3649                            .dwattr $C$DW$113, DW_AT_location[DW_OP_breg13 0]
    3650                    
    3651                    $C$DW$114       .dwtag  DW_TAG_variable
    3652                            .dwattr $C$DW$114, DW_AT_name("reg")
    3653                            .dwattr $C$DW$114, DW_AT_TI_symbol_name("reg")
    3654                            .dwattr $C$DW$114, DW_AT_type(*$C$DW$T$6)
    3655                            .dwattr $C$DW$114, DW_AT_location[DW_OP_breg13 4]
    3656                    
    3657 00000002 9100              STR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |628|  ; [ORIG 16-BIT INS]
    3658 00000004 0004F88D          STRB      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |628|  ; [KEEP 32-BIT INS]
    3659                            .dwpsn  file "../MPU9250/inv_mpu.c",line 629,column 5,is_stmt,isa 1
    3660                    ;----------------------------------------------------------------------
    3661                    ; 629 | if (reg == st.reg->fifo_r_w || reg == st.reg->mem_r_w)                 
    3662                    ;----------------------------------------------------------------------
    3663 00000008 4810              LDR       A1, $C$CON13          ; [DPU_V7M3_PIPE] |629|  ; [ORIG 16-BIT INS]
    3664 0000000a 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |629|  ; [ORIG 16-BIT INS]
    3665 0000000c 1004F89D          LDRB      A2, [SP, #4]          ; [DPU_V7M3_PIPE] |629|  ; [KEEP 32-BIT INS]
    3666 00000010 7B40              LDRB      A1, [A1, #13]         ; [DPU_V7M3_PIPE] |629|  ; [ORIG 16-BIT INS]
    3667 00000012 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |629|  ; [ORIG 16-BIT INS]
    3668 00000014 D006              BEQ       ||$C$L77||            ; [DPU_V7M3_PIPE] |629|  ; [ORIG 16-BIT INS]
    3669                            ; BRANCHCC OCCURS {||$C$L77||}   ; [] |629| 
    3670                    ;* --------------------------------------------------------------------------*
    3671 00000016 480D              LDR       A1, $C$CON13          ; [DPU_V7M3_PIPE] |629|  ; [ORIG 16-BIT INS]
    3672 00000018 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |629|  ; [ORIG 16-BIT INS]
    3673 0000001a 1004F89D          LDRB      A2, [SP, #4]          ; [DPU_V7M3_PIPE] |629|  ; [KEEP 32-BIT INS]
    3674 0000001e 7E00              LDRB      A1, [A1, #24]         ; [DPU_V7M3_PIPE] |629|  ; [ORIG 16-BIT INS]
    3675 00000020 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |629|  ; [ORIG 16-BIT INS]
    3676 00000022 D102              BNE       ||$C$L78||            ; [DPU_V7M3_PIPE] |629|  ; [ORIG 16-BIT INS]
    3677                            ; BRANCHCC OCCURS {||$C$L78||}   ; [] |629| 
    3678                    ;* --------------------------------------------------------------------------*
    3679 00000024           ||$C$L77||:    
    3680                            .dwpsn  file "../MPU9250/inv_mpu.c",line 630,column 9,is_stmt,isa 1
    3681                    ;----------------------------------------------------------------------
    3682                    ; 630 | return -1;                                                             
    3683                    ;----------------------------------------------------------------------
    3684 00000024 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |630|  ; [KEEP 32-BIT INS]
    3685 00000028 E00F              B         ||$C$L80||            ; [DPU_V7M3_PIPE] |630|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   68

    3686                            ; BRANCH OCCURS {||$C$L80||}     ; [] |630| 
    3687                    ;* --------------------------------------------------------------------------*
    3688 0000002a           ||$C$L78||:    
    3689                            .dwpsn  file "../MPU9250/inv_mpu.c",line 631,column 5,is_stmt,isa 1
    3690                    ;----------------------------------------------------------------------
    3691                    ; 631 | if (reg >= st.hw->num_reg)                                             
    3692                    ;----------------------------------------------------------------------
    3693 0000002a 4809              LDR       A1, $C$CON14          ; [DPU_V7M3_PIPE] |631|  ; [ORIG 16-BIT INS]
    3694 0000002c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |631|  ; [ORIG 16-BIT INS]
    3695 0000002e 1004F89D          LDRB      A2, [SP, #4]          ; [DPU_V7M3_PIPE] |631|  ; [KEEP 32-BIT INS]
    3696 00000032 7900              LDRB      A1, [A1, #4]          ; [DPU_V7M3_PIPE] |631|  ; [ORIG 16-BIT INS]
    3697 00000034 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |631|  ; [ORIG 16-BIT INS]
    3698 00000036 DC02              BGT       ||$C$L79||            ; [DPU_V7M3_PIPE] |631|  ; [ORIG 16-BIT INS]
    3699                            ; BRANCHCC OCCURS {||$C$L79||}   ; [] |631| 
    3700                    ;* --------------------------------------------------------------------------*
    3701                            .dwpsn  file "../MPU9250/inv_mpu.c",line 632,column 9,is_stmt,isa 1
    3702                    ;----------------------------------------------------------------------
    3703                    ; 632 | return -1;                                                             
    3704                    ;----------------------------------------------------------------------
    3705 00000038 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |632|  ; [KEEP 32-BIT INS]
    3706 0000003c E005              B         ||$C$L80||            ; [DPU_V7M3_PIPE] |632|  ; [ORIG 16-BIT INS]
    3707                            ; BRANCH OCCURS {||$C$L80||}     ; [] |632| 
    3708                    ;* --------------------------------------------------------------------------*
    3709 0000003e           ||$C$L79||:    
    3710                            .dwpsn  file "../MPU9250/inv_mpu.c",line 633,column 5,is_stmt,isa 1
    3711                    ;----------------------------------------------------------------------
    3712                    ; 633 | return i2c_read(st.hw->addr, reg, 1, data);                            
    3713                    ;----------------------------------------------------------------------
    3714 0000003e 0004F89D          LDRB      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |633|  ; [KEEP 32-BIT INS]
    3715 00000042 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |633|  ; [ORIG 16-BIT INS]
    3716 00000044 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |633|  ; [ORIG 16-BIT INS]
    3717                    $C$DW$115       .dwtag  DW_TAG_TI_branch
    3718                            .dwattr $C$DW$115, DW_AT_low_pc(0x00)
    3719                            .dwattr $C$DW$115, DW_AT_name("RD_MPU")
    3720                            .dwattr $C$DW$115, DW_AT_TI_call
    3721                    
    3722 00000046 FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |633|  ; [KEEP 32-BIT INS]
    3723                            ; CALL OCCURS {RD_MPU }          ; [] |633| 
    3724                    ;* --------------------------------------------------------------------------*
    3725 0000004a           ||$C$L80||:    
    3726                            .dwpsn  file "../MPU9250/inv_mpu.c",line 634,column 1,is_stmt,isa 1
    3727                    $C$DW$116       .dwtag  DW_TAG_TI_branch
    3728                            .dwattr $C$DW$116, DW_AT_low_pc(0x00)
    3729                            .dwattr $C$DW$116, DW_AT_TI_return
    3730                    
    3731 0000004a BD0E              POP       {A2, A3, A4, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3732                            .dwcfi  cfa_offset, 0
    3733                            .dwcfi  restore_reg, 3
    3734                            .dwcfi  restore_reg, 2
    3735                            .dwcfi  restore_reg, 1
    3736                            ; BRANCH OCCURS                  ; [] 
    3737                            .dwattr $C$DW$110, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
    3738                            .dwattr $C$DW$110, DW_AT_TI_end_line(0x27a)
    3739                            .dwattr $C$DW$110, DW_AT_TI_end_column(0x01)
    3740                            .dwendentry
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   69

    3741                            .dwendtag $C$DW$110
    3742                    
    3743 00000000                   .sect   ".text:mpu_init"
    3744                            .clink
    3745                            .thumbfunc mpu_init
    3746 00000000                   .thumb
    3747                            .global mpu_init
    3748                    
    3749                    $C$DW$117       .dwtag  DW_TAG_subprogram
    3750                            .dwattr $C$DW$117, DW_AT_name("mpu_init")
    3751                            .dwattr $C$DW$117, DW_AT_low_pc(mpu_init)
    3752                            .dwattr $C$DW$117, DW_AT_high_pc(0x00)
    3753                            .dwattr $C$DW$117, DW_AT_TI_symbol_name("mpu_init")
    3754                            .dwattr $C$DW$117, DW_AT_external
    3755                            .dwattr $C$DW$117, DW_AT_type(*$C$DW$T$10)
    3756                            .dwattr $C$DW$117, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    3757                            .dwattr $C$DW$117, DW_AT_TI_begin_line(0x28f)
    3758                            .dwattr $C$DW$117, DW_AT_TI_begin_column(0x05)
    3759                            .dwattr $C$DW$117, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    3760                            .dwattr $C$DW$117, DW_AT_decl_line(0x28f)
    3761                            .dwattr $C$DW$117, DW_AT_decl_column(0x05)
    3762                            .dwattr $C$DW$117, DW_AT_TI_max_frame_size(0x40)
    3763                            .dwpsn  file "../MPU9250/inv_mpu.c",line 656,column 1,is_stmt,address mpu_init,isa 1
    3764                    
    3765                            .dwfde $C$DW$CIE, mpu_init
    3766                    $C$DW$118       .dwtag  DW_TAG_formal_parameter
    3767                            .dwattr $C$DW$118, DW_AT_name("int_param")
    3768                            .dwattr $C$DW$118, DW_AT_TI_symbol_name("int_param")
    3769                            .dwattr $C$DW$118, DW_AT_type(*$C$DW$T$231)
    3770                            .dwattr $C$DW$118, DW_AT_location[DW_OP_reg0]
    3771                    
    3772                    ;----------------------------------------------------------------------
    3773                    ; 655 | int mpu_init(struct int_param_s *int_param)                            
    3774                    ;----------------------------------------------------------------------
    3775                    
    3776                    ;*****************************************************************************
    3777                    ;* FUNCTION NAME: mpu_init                                                   *
    3778                    ;*                                                                           *
    3779                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V9,SP,LR,SR                          *
    3780                    ;*   Regs Used         : A1,A2,A3,A4,V1,V9,SP,LR,SR                          *
    3781                    ;*   Local Frame Size  : 0 Args + 52 Auto + 8 Save = 60 byte                 *
    3782                    ;*****************************************************************************
    3783 00000000           mpu_init:
    3784                    ;* --------------------------------------------------------------------------*
    3785                            .dwcfi  cfa_offset, 0
    3786 00000000 B510              PUSH      {V1, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3787                            .dwcfi  cfa_offset, 8
    3788                            .dwcfi  save_reg_to_mem, 14, -4
    3789                            .dwcfi  save_reg_to_mem, 4, -8
    3790 00000002 0D38F1AD          SUB       SP, SP, #56           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    3791                            .dwcfi  cfa_offset, 64
    3792                    $C$DW$119       .dwtag  DW_TAG_variable
    3793                            .dwattr $C$DW$119, DW_AT_name("gdiv")
    3794                            .dwattr $C$DW$119, DW_AT_TI_symbol_name("gdiv")
    3795                            .dwattr $C$DW$119, DW_AT_type(*$C$DW$T$367)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   70

    3796                            .dwattr $C$DW$119, DW_AT_location[DW_OP_breg13 0]
    3797                    
    3798                    $C$DW$120       .dwtag  DW_TAG_variable
    3799                            .dwattr $C$DW$120, DW_AT_name("adiv")
    3800                            .dwattr $C$DW$120, DW_AT_TI_symbol_name("adiv")
    3801                            .dwattr $C$DW$120, DW_AT_type(*$C$DW$T$367)
    3802                            .dwattr $C$DW$120, DW_AT_location[DW_OP_breg13 16]
    3803                    
    3804                    $C$DW$121       .dwtag  DW_TAG_variable
    3805                            .dwattr $C$DW$121, DW_AT_name("int_param")
    3806                            .dwattr $C$DW$121, DW_AT_TI_symbol_name("int_param")
    3807                            .dwattr $C$DW$121, DW_AT_type(*$C$DW$T$231)
    3808                            .dwattr $C$DW$121, DW_AT_location[DW_OP_breg13 32]
    3809                    
    3810                    $C$DW$122       .dwtag  DW_TAG_variable
    3811                            .dwattr $C$DW$122, DW_AT_name("data")
    3812                            .dwattr $C$DW$122, DW_AT_TI_symbol_name("data")
    3813                            .dwattr $C$DW$122, DW_AT_type(*$C$DW$T$177)
    3814                            .dwattr $C$DW$122, DW_AT_location[DW_OP_breg13 36]
    3815                    
    3816                    $C$DW$123       .dwtag  DW_TAG_variable
    3817                            .dwattr $C$DW$123, DW_AT_name("tmp")
    3818                            .dwattr $C$DW$123, DW_AT_TI_symbol_name("tmp")
    3819                            .dwattr $C$DW$123, DW_AT_type(*$C$DW$T$177)
    3820                            .dwattr $C$DW$123, DW_AT_location[DW_OP_breg13 44]
    3821                    
    3822                    ;----------------------------------------------------------------------
    3823                    ; 656 | { // mpu general config                                                
    3824                    ; 657 | U08 data[6];                                                           
    3825                    ;----------------------------------------------------------------------
    3826 00000006 9008              STR       A1, [SP, #32]         ; [DPU_V7M3_PIPE] |656|  ; [ORIG 16-BIT INS]
    3827                            .dwpsn  file "../MPU9250/inv_mpu.c",line 658,column 3,is_stmt,isa 1
    3828                    ;----------------------------------------------------------------------
    3829                    ; 658 | data[0] = 0x80;                                                        
    3830                    ;----------------------------------------------------------------------
    3831 00000008 2080              MOVS      A1, #128              ; [DPU_V7M3_PIPE] |658|  ; [ORIG 16-BIT INS]
    3832 0000000a 0024F88D          STRB      A1, [SP, #36]         ; [DPU_V7M3_PIPE] |658|  ; [KEEP 32-BIT INS]
    3833                            .dwpsn  file "../MPU9250/inv_mpu.c",line 659,column 3,is_stmt,isa 1
    3834                    ;----------------------------------------------------------------------
    3835                    ; 659 | i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data[0]);   // Reset dev
    3836                    ;     | ice                                                                    
    3837                    ;----------------------------------------------------------------------
    3838 0000000e 483F              LDR       A1, $C$CON15          ; [DPU_V7M3_PIPE] |659|  ; [ORIG 16-BIT INS]
    3839 00000010 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |659|  ; [ORIG 16-BIT INS]
    3840 00000012 7D40              LDRB      A1, [A1, #21]         ; [DPU_V7M3_PIPE] |659|  ; [ORIG 16-BIT INS]
    3841 00000014 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |659|  ; [ORIG 16-BIT INS]
    3842 00000016 AA09              ADD       A3, SP, #36           ; [DPU_V7M3_PIPE] |659|  ; [ORIG 16-BIT INS]
    3843                    $C$DW$124       .dwtag  DW_TAG_TI_branch
    3844                            .dwattr $C$DW$124, DW_AT_low_pc(0x00)
    3845                            .dwattr $C$DW$124, DW_AT_name("WR_MPU")
    3846                            .dwattr $C$DW$124, DW_AT_TI_call
    3847                    
    3848 00000018 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |659|  ; [KEEP 32-BIT INS]
    3849                            ; CALL OCCURS {WR_MPU }          ; [] |659| 
    3850                            .dwpsn  file "../MPU9250/inv_mpu.c",line 660,column 3,is_stmt,isa 1
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   71

    3851                    ;----------------------------------------------------------------------
    3852                    ; 660 | delay_ms(100);                                                         
    3853                    ;----------------------------------------------------------------------
    3854 0000001c 2064              MOVS      A1, #100              ; [DPU_V7M3_PIPE] |660|  ; [ORIG 16-BIT INS]
    3855                    $C$DW$125       .dwtag  DW_TAG_TI_branch
    3856                            .dwattr $C$DW$125, DW_AT_low_pc(0x00)
    3857                            .dwattr $C$DW$125, DW_AT_name("Delay_Ms")
    3858                            .dwattr $C$DW$125, DW_AT_TI_call
    3859                    
    3860 0000001e FFFEF7FF!         BL        Delay_Ms              ; [DPU_V7M3_PIPE] |660|  ; [KEEP 32-BIT INS]
    3861                            ; CALL OCCURS {Delay_Ms }        ; [] |660| 
    3862                            .dwpsn  file "../MPU9250/inv_mpu.c",line 661,column 3,is_stmt,isa 1
    3863                    ;----------------------------------------------------------------------
    3864                    ; 661 | data[1] = 0x00;                                                        
    3865                    ;----------------------------------------------------------------------
    3866 00000022 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |661|  ; [ORIG 16-BIT INS]
    3867 00000024 0025F88D          STRB      A1, [SP, #37]         ; [DPU_V7M3_PIPE] |661|  ; [KEEP 32-BIT INS]
    3868                            .dwpsn  file "../MPU9250/inv_mpu.c",line 662,column 3,is_stmt,isa 1
    3869                    ;----------------------------------------------------------------------
    3870                    ; 662 | i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data[1]);   // Wake up c
    3871                    ;     | hip                                                                    
    3872                    ;----------------------------------------------------------------------
    3873 00000028 4838              LDR       A1, $C$CON15          ; [DPU_V7M3_PIPE] |662|  ; [ORIG 16-BIT INS]
    3874 0000002a 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |662|  ; [ORIG 16-BIT INS]
    3875 0000002c 7D40              LDRB      A1, [A1, #21]         ; [DPU_V7M3_PIPE] |662|  ; [ORIG 16-BIT INS]
    3876 0000002e 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |662|  ; [ORIG 16-BIT INS]
    3877 00000030 0225F10D          ADD       A3, SP, #37           ; [DPU_V7M3_PIPE] |662|  ; [KEEP 32-BIT INS]
    3878                    $C$DW$126       .dwtag  DW_TAG_TI_branch
    3879                            .dwattr $C$DW$126, DW_AT_low_pc(0x00)
    3880                            .dwattr $C$DW$126, DW_AT_name("WR_MPU")
    3881                            .dwattr $C$DW$126, DW_AT_TI_call
    3882                    
    3883 00000034 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |662|  ; [KEEP 32-BIT INS]
    3884                            ; CALL OCCURS {WR_MPU }          ; [] |662| 
    3885                            .dwpsn  file "../MPU9250/inv_mpu.c",line 663,column 3,is_stmt,isa 1
    3886                    ;----------------------------------------------------------------------
    3887                    ; 663 | data[2] = 0x01;                                                        
    3888                    ;----------------------------------------------------------------------
    3889 00000038 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |663|  ; [ORIG 16-BIT INS]
    3890 0000003a 0026F88D          STRB      A1, [SP, #38]         ; [DPU_V7M3_PIPE] |663|  ; [KEEP 32-BIT INS]
    3891                            .dwpsn  file "../MPU9250/inv_mpu.c",line 664,column 3,is_stmt,isa 1
    3892                    ;----------------------------------------------------------------------
    3893                    ; 664 | i2c_write(st.hw->addr, st.reg->int_enable, 1, &data[2]);   // Data read
    3894                    ;     | y int enable                                                           
    3895                    ;----------------------------------------------------------------------
    3896 0000003e 4833              LDR       A1, $C$CON15          ; [DPU_V7M3_PIPE] |664|  ; [ORIG 16-BIT INS]
    3897 00000040 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |664|  ; [ORIG 16-BIT INS]
    3898 00000042 7C40              LDRB      A1, [A1, #17]         ; [DPU_V7M3_PIPE] |664|  ; [ORIG 16-BIT INS]
    3899 00000044 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |664|  ; [ORIG 16-BIT INS]
    3900 00000046 0226F10D          ADD       A3, SP, #38           ; [DPU_V7M3_PIPE] |664|  ; [KEEP 32-BIT INS]
    3901                    $C$DW$127       .dwtag  DW_TAG_TI_branch
    3902                            .dwattr $C$DW$127, DW_AT_low_pc(0x00)
    3903                            .dwattr $C$DW$127, DW_AT_name("WR_MPU")
    3904                            .dwattr $C$DW$127, DW_AT_TI_call
    3905                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   72

    3906 0000004a FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |664|  ; [KEEP 32-BIT INS]
    3907                            ; CALL OCCURS {WR_MPU }          ; [] |664| 
    3908                            .dwpsn  file "../MPU9250/inv_mpu.c",line 665,column 3,is_stmt,isa 1
    3909                    ;----------------------------------------------------------------------
    3910                    ; 665 | data[3] = 0x10;                                                        
    3911                    ;----------------------------------------------------------------------
    3912 0000004e 2010              MOVS      A1, #16               ; [DPU_V7M3_PIPE] |665|  ; [ORIG 16-BIT INS]
    3913 00000050 0027F88D          STRB      A1, [SP, #39]         ; [DPU_V7M3_PIPE] |665|  ; [KEEP 32-BIT INS]
    3914                            .dwpsn  file "../MPU9250/inv_mpu.c",line 666,column 3,is_stmt,isa 1
    3915                    ;----------------------------------------------------------------------
    3916                    ; 666 | i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &data[3]);  // Clear dat
    3917                    ;     | a ready flag with any read operation                                   
    3918                    ; 668 | // gyro, acc config                                                    
    3919                    ;----------------------------------------------------------------------
    3920 00000054 482D              LDR       A1, $C$CON15          ; [DPU_V7M3_PIPE] |666|  ; [ORIG 16-BIT INS]
    3921 00000056 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |666|  ; [ORIG 16-BIT INS]
    3922 00000058 7DC0              LDRB      A1, [A1, #23]         ; [DPU_V7M3_PIPE] |666|  ; [ORIG 16-BIT INS]
    3923 0000005a 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |666|  ; [ORIG 16-BIT INS]
    3924 0000005c 0227F10D          ADD       A3, SP, #39           ; [DPU_V7M3_PIPE] |666|  ; [KEEP 32-BIT INS]
    3925                    $C$DW$128       .dwtag  DW_TAG_TI_branch
    3926                            .dwattr $C$DW$128, DW_AT_low_pc(0x00)
    3927                            .dwattr $C$DW$128, DW_AT_name("WR_MPU")
    3928                            .dwattr $C$DW$128, DW_AT_TI_call
    3929                    
    3930 00000060 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |666|  ; [KEEP 32-BIT INS]
    3931                            ; CALL OCCURS {WR_MPU }          ; [] |666| 
    3932                            .dwpsn  file "../MPU9250/inv_mpu.c",line 669,column 7,is_stmt,isa 1
    3933                    ;----------------------------------------------------------------------
    3934                    ; 669 | U08 tmp[6]={ 0x00, 0x08, 0x10, 0x18, 0x01, 0x40};                // Sca
    3935                    ;     | les and dlpf                                                           
    3936                    ;----------------------------------------------------------------------
    3937 00000064 492A              LDR       A2, $C$CON16          ; [DPU_V7M3_PIPE] |669|  ; [ORIG 16-BIT INS]
    3938 00000066 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |669|  ; [ORIG 16-BIT INS]
    3939 00000068 A80B              ADD       A1, SP, #44           ; [DPU_V7M3_PIPE] |669|  ; [ORIG 16-BIT INS]
    3940 0000006a 6002              STR       A3, [A1, #0]          ; [DPU_V7M3_PIPE] |669|  ; [ORIG 16-BIT INS]
    3941 0000006c 8889              LDRH      A2, [A2, #4]          ; [DPU_V7M3_PIPE] |669|  ; [ORIG 16-BIT INS]
    3942 0000006e 8081              STRH      A2, [A1, #4]          ; [DPU_V7M3_PIPE] |669|  ; [ORIG 16-BIT INS]
    3943                            .dwpsn  file "../MPU9250/inv_mpu.c",line 670,column 7,is_stmt,isa 1
    3944                    ;----------------------------------------------------------------------
    3945                    ; 670 | F32 gdiv[4]={ 250,500,1000,2000 };                                     
    3946                    ;----------------------------------------------------------------------
    3947 00000070 4828              LDR       A1, $C$CON17          ; [DPU_V7M3_PIPE] |670|  ; [ORIG 16-BIT INS]
    3948 00000072 C80F              LDMIA     A1, {A4, A3, A2, A1}  ; [DPU_V7M3_PIPE] |670|  ; [ORIG 16-BIT INS]
    3949 00000074 000FE88D          STMIA     SP, {A4, A3, A2, A1}  ; [DPU_V7M3_PIPE] |670|  ; [KEEP 32-BIT INS]
    3950                            .dwpsn  file "../MPU9250/inv_mpu.c",line 671,column 7,is_stmt,isa 1
    3951                    ;----------------------------------------------------------------------
    3952                    ; 671 | F32 adiv[4]={   2,  4,   8,  16 };                                     
    3953                    ;----------------------------------------------------------------------
    3954 00000078 4927              LDR       A2, $C$CON18          ; [DPU_V7M3_PIPE] |671|  ; [ORIG 16-BIT INS]
    3955 0000007a C91E              LDMIA     A2, {V1, A4, A3, A2}  ; [DPU_V7M3_PIPE] |671|  ; [ORIG 16-BIT INS]
    3956 0000007c A804              ADD       A1, SP, #16           ; [DPU_V7M3_PIPE] |671|  ; [ORIG 16-BIT INS]
    3957 0000007e 001EE880          STMIA     A1, {V1, A4, A3, A2}  ; [DPU_V7M3_PIPE] |671|  ; [KEEP 32-BIT INS]
    3958                            .dwpsn  file "../MPU9250/inv_mpu.c",line 673,column 3,is_stmt,isa 1
    3959                    ;----------------------------------------------------------------------
    3960                    ; 673 | i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &tmp[3]);      // FS 3 both
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   73

    3961                    ;     | , and gyro fchoice 11 (1B)                                             
    3962                    ;----------------------------------------------------------------------
    3963 00000082 4822              LDR       A1, $C$CON15          ; [DPU_V7M3_PIPE] |673|  ; [ORIG 16-BIT INS]
    3964 00000084 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |673|  ; [ORIG 16-BIT INS]
    3965 00000086 7980              LDRB      A1, [A1, #6]          ; [DPU_V7M3_PIPE] |673|  ; [ORIG 16-BIT INS]
    3966 00000088 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |673|  ; [ORIG 16-BIT INS]
    3967 0000008a 022FF10D          ADD       A3, SP, #47           ; [DPU_V7M3_PIPE] |673|  ; [KEEP 32-BIT INS]
    3968                    $C$DW$129       .dwtag  DW_TAG_TI_branch
    3969                            .dwattr $C$DW$129, DW_AT_low_pc(0x00)
    3970                            .dwattr $C$DW$129, DW_AT_name("WR_MPU")
    3971                            .dwattr $C$DW$129, DW_AT_TI_call
    3972                    
    3973 0000008e FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |673|  ; [KEEP 32-BIT INS]
    3974                            ; CALL OCCURS {WR_MPU }          ; [] |673| 
    3975                            .dwpsn  file "../MPU9250/inv_mpu.c",line 674,column 3,is_stmt,isa 1
    3976                    ;----------------------------------------------------------------------
    3977                    ; 674 | i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &tmp[3]);     // 2000deg/s
    3978                    ;     |  and 16g                                                               
    3979                    ;----------------------------------------------------------------------
    3980 00000092 481E              LDR       A1, $C$CON15          ; [DPU_V7M3_PIPE] |674|  ; [ORIG 16-BIT INS]
    3981 00000094 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |674|  ; [ORIG 16-BIT INS]
    3982 00000096 79C0              LDRB      A1, [A1, #7]          ; [DPU_V7M3_PIPE] |674|  ; [ORIG 16-BIT INS]
    3983 00000098 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |674|  ; [ORIG 16-BIT INS]
    3984 0000009a 022FF10D          ADD       A3, SP, #47           ; [DPU_V7M3_PIPE] |674|  ; [KEEP 32-BIT INS]
    3985                    $C$DW$130       .dwtag  DW_TAG_TI_branch
    3986                            .dwattr $C$DW$130, DW_AT_low_pc(0x00)
    3987                            .dwattr $C$DW$130, DW_AT_name("WR_MPU")
    3988                            .dwattr $C$DW$130, DW_AT_TI_call
    3989                    
    3990 0000009e FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |674|  ; [KEEP 32-BIT INS]
    3991                            ; CALL OCCURS {WR_MPU }          ; [] |674| 
    3992                    ;* --------------------------------------------------------------------------*
    3993                            .dwpsn  file "../MPU9250/inv_mpu.c",line 675,column 3,is_stmt,isa 1
    3994                    ;----------------------------------------------------------------------
    3995                    ; 675 | i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, &tmp[5]);                
    3996                    ;----------------------------------------------------------------------
    3997 000000a2 481A              LDR       A1, $C$CON15          ; [DPU_V7M3_PIPE] |675|  ; [ORIG 16-BIT INS]
    3998 000000a4 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |675|  ; [ORIG 16-BIT INS]
    3999 000000a6 7A00              LDRB      A1, [A1, #8]          ; [DPU_V7M3_PIPE] |675|  ; [ORIG 16-BIT INS]
    4000 000000a8 0231F10D          ADD       A3, SP, #49           ; [DPU_V7M3_PIPE] |675|  ; [KEEP 32-BIT INS]
    4001 000000ac 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |675|  ; [ORIG 16-BIT INS]
    4002                    $C$DW$131       .dwtag  DW_TAG_TI_branch
    4003                            .dwattr $C$DW$131, DW_AT_low_pc(0x00)
    4004                            .dwattr $C$DW$131, DW_AT_name("WR_MPU")
    4005                            .dwattr $C$DW$131, DW_AT_TI_call
    4006                    
    4007 000000ae FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |675|  ; [KEEP 32-BIT INS]
    4008                            ; CALL OCCURS {WR_MPU }          ; [] |675| 
    4009                            .dwpsn  file "../MPU9250/inv_mpu.c",line 676,column 3,is_stmt,isa 1
    4010                    ;----------------------------------------------------------------------
    4011                    ; 676 | mpu.fsG=1.0f/(32768.0f/gdiv[GYR_FSR]);                                 
    4012                    ;----------------------------------------------------------------------
    4013 000000b2 9903              LDR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |676|  ; [ORIG 16-BIT INS]
    4014 000000b4 4813              LDR       A1, $C$FL1            ; [DPU_V7M3_PIPE] |676|  ; [ORIG 16-BIT INS]
    4015                    $C$DW$132       .dwtag  DW_TAG_TI_branch
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   74

    4016                            .dwattr $C$DW$132, DW_AT_low_pc(0x00)
    4017                            .dwattr $C$DW$132, DW_AT_name("__aeabi_fdiv")
    4018                            .dwattr $C$DW$132, DW_AT_TI_call
    4019                    
    4020 000000b6 FFFEF7FF!         BL        __aeabi_fdiv          ; [DPU_V7M3_PIPE] |676|  ; [KEEP 32-BIT INS]
    4021                            ; CALL OCCURS {__aeabi_fdiv }    ; [] |676| 
    4022 000000ba 4601              MOV       A2, A1                ; [DPU_V7M3_PIPE] |676|  ; [ORIG 16-BIT INS]
    4023 000000bc 4812              LDR       A1, $C$FL2            ; [DPU_V7M3_PIPE] |676|  ; [ORIG 16-BIT INS]
    4024                    $C$DW$133       .dwtag  DW_TAG_TI_branch
    4025                            .dwattr $C$DW$133, DW_AT_low_pc(0x00)
    4026                            .dwattr $C$DW$133, DW_AT_name("__aeabi_fdiv")
    4027                            .dwattr $C$DW$133, DW_AT_TI_call
    4028                    
    4029 000000be FFFEF7FF!         BL        __aeabi_fdiv          ; [DPU_V7M3_PIPE] |676|  ; [KEEP 32-BIT INS]
    4030                            ; CALL OCCURS {__aeabi_fdiv }    ; [] |676| 
    4031 000000c2 4916              LDR       A2, $C$CON19          ; [DPU_V7M3_PIPE] |676|  ; [ORIG 16-BIT INS]
    4032 000000c4 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |676|  ; [ORIG 16-BIT INS]
    4033                            .dwpsn  file "../MPU9250/inv_mpu.c",line 677,column 3,is_stmt,isa 1
    4034                    ;----------------------------------------------------------------------
    4035                    ; 677 | mpu.fsA=1.0f/(32768.0f/adiv[ACC_FSR]);                                 
    4036                    ;----------------------------------------------------------------------
    4037 000000c6 9907              LDR       A2, [SP, #28]         ; [DPU_V7M3_PIPE] |677|  ; [ORIG 16-BIT INS]
    4038 000000c8 480E              LDR       A1, $C$FL1            ; [DPU_V7M3_PIPE] |677|  ; [ORIG 16-BIT INS]
    4039                    $C$DW$134       .dwtag  DW_TAG_TI_branch
    4040                            .dwattr $C$DW$134, DW_AT_low_pc(0x00)
    4041                            .dwattr $C$DW$134, DW_AT_name("__aeabi_fdiv")
    4042                            .dwattr $C$DW$134, DW_AT_TI_call
    4043                    
    4044 000000ca FFFEF7FF!         BL        __aeabi_fdiv          ; [DPU_V7M3_PIPE] |677|  ; [KEEP 32-BIT INS]
    4045                            ; CALL OCCURS {__aeabi_fdiv }    ; [] |677| 
    4046 000000ce 4601              MOV       A2, A1                ; [DPU_V7M3_PIPE] |677|  ; [ORIG 16-BIT INS]
    4047 000000d0 480D              LDR       A1, $C$FL2            ; [DPU_V7M3_PIPE] |677|  ; [ORIG 16-BIT INS]
    4048                    $C$DW$135       .dwtag  DW_TAG_TI_branch
    4049                            .dwattr $C$DW$135, DW_AT_low_pc(0x00)
    4050                            .dwattr $C$DW$135, DW_AT_name("__aeabi_fdiv")
    4051                            .dwattr $C$DW$135, DW_AT_TI_call
    4052                    
    4053 000000d2 FFFEF7FF!         BL        __aeabi_fdiv          ; [DPU_V7M3_PIPE] |677|  ; [KEEP 32-BIT INS]
    4054                            ; CALL OCCURS {__aeabi_fdiv }    ; [] |677| 
    4055 000000d6 4912              LDR       A2, $C$CON20          ; [DPU_V7M3_PIPE] |677|  ; [ORIG 16-BIT INS]
    4056 000000d8 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |677|  ; [ORIG 16-BIT INS]
    4057                            .dwpsn  file "../MPU9250/inv_mpu.c",line 679,column 3,is_stmt,isa 1
    4058                    ;----------------------------------------------------------------------
    4059                    ; 679 | i2c_write(st.hw->addr, st.reg->lpf, 1, &tmp[4]);           // dlpf     
    4060                    ; 680 | // Set gyro sample rate                                                
    4061                    ;----------------------------------------------------------------------
    4062 000000da 480C              LDR       A1, $C$CON15          ; [DPU_V7M3_PIPE] |679|  ; [ORIG 16-BIT INS]
    4063 000000dc 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |679|  ; [ORIG 16-BIT INS]
    4064 000000de 7880              LDRB      A1, [A1, #2]          ; [DPU_V7M3_PIPE] |679|  ; [ORIG 16-BIT INS]
    4065 000000e0 AA0C              ADD       A3, SP, #48           ; [DPU_V7M3_PIPE] |679|  ; [ORIG 16-BIT INS]
    4066 000000e2 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |679|  ; [ORIG 16-BIT INS]
    4067                    $C$DW$136       .dwtag  DW_TAG_TI_branch
    4068                            .dwattr $C$DW$136, DW_AT_low_pc(0x00)
    4069                            .dwattr $C$DW$136, DW_AT_name("WR_MPU")
    4070                            .dwattr $C$DW$136, DW_AT_TI_call
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   75

    4071                    
    4072 000000e4 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |679|  ; [KEEP 32-BIT INS]
    4073                            ; CALL OCCURS {WR_MPU }          ; [] |679| 
    4074                            .dwpsn  file "../MPU9250/inv_mpu.c",line 681,column 3,is_stmt,isa 1
    4075                    ;----------------------------------------------------------------------
    4076                    ; 681 | data[4] = 0x00;                                                        
    4077                    ;----------------------------------------------------------------------
    4078 000000e8 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |681|  ; [ORIG 16-BIT INS]
    4079 000000ea 0028F88D          STRB      A1, [SP, #40]         ; [DPU_V7M3_PIPE] |681|  ; [KEEP 32-BIT INS]
    4080                            .dwpsn  file "../MPU9250/inv_mpu.c",line 682,column 3,is_stmt,isa 1
    4081                    ;----------------------------------------------------------------------
    4082                    ; 682 | i2c_write(st.hw->addr, st.reg->rate_div, 1, &data[4]);     // Gyro @8KH
    4083                    ;     | z                                                                      
    4084                    ;----------------------------------------------------------------------
    4085 000000ee 4807              LDR       A1, $C$CON15          ; [DPU_V7M3_PIPE] |682|  ; [ORIG 16-BIT INS]
    4086 000000f0 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |682|  ; [ORIG 16-BIT INS]
    4087 000000f2 7840              LDRB      A1, [A1, #1]          ; [DPU_V7M3_PIPE] |682|  ; [ORIG 16-BIT INS]
    4088 000000f4 AA0A              ADD       A3, SP, #40           ; [DPU_V7M3_PIPE] |682|  ; [ORIG 16-BIT INS]
    4089 000000f6 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |682|  ; [ORIG 16-BIT INS]
    4090                    $C$DW$137       .dwtag  DW_TAG_TI_branch
    4091                            .dwattr $C$DW$137, DW_AT_low_pc(0x00)
    4092                            .dwattr $C$DW$137, DW_AT_name("WR_MPU")
    4093                            .dwattr $C$DW$137, DW_AT_TI_call
    4094                    
    4095 000000f8 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |682|  ; [KEEP 32-BIT INS]
    4096                            ; CALL OCCURS {WR_MPU }          ; [] |682| 
    4097                            .dwpsn  file "../MPU9250/inv_mpu.c",line 683,column 3,is_stmt,isa 1
    4098                    ;----------------------------------------------------------------------
    4099                    ; 683 | return 0;                                                              
    4100                    ;----------------------------------------------------------------------
    4101 000000fc 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |683|  ; [ORIG 16-BIT INS]
    4102                            .dwpsn  file "../MPU9250/inv_mpu.c",line 684,column 1,is_stmt,isa 1
    4103 000000fe B00E              ADD       SP, SP, #56           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4104                            .dwcfi  cfa_offset, 8
    4105                    $C$DW$138       .dwtag  DW_TAG_TI_branch
    4106                            .dwattr $C$DW$138, DW_AT_low_pc(0x00)
    4107                            .dwattr $C$DW$138, DW_AT_TI_return
    4108                    
    4109 00000100 BD10              POP       {V1, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4110                            .dwcfi  cfa_offset, 0
    4111                            .dwcfi  restore_reg, 4
    4112                            ; BRANCH OCCURS                  ; [] 
    4113                            .dwattr $C$DW$117, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
    4114                            .dwattr $C$DW$117, DW_AT_TI_end_line(0x2ac)
    4115                            .dwattr $C$DW$117, DW_AT_TI_end_column(0x01)
    4116                            .dwendentry
    4117                            .dwendtag $C$DW$117
    4118                    
    4119 00000000                   .sect   ".text:mpu_rd"
    4120                            .clink
    4121                            .thumbfunc mpu_rd
    4122 00000000                   .thumb
    4123                            .global mpu_rd
    4124                    
    4125                    $C$DW$139       .dwtag  DW_TAG_subprogram
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   76

    4126                            .dwattr $C$DW$139, DW_AT_name("mpu_rd")
    4127                            .dwattr $C$DW$139, DW_AT_low_pc(mpu_rd)
    4128                            .dwattr $C$DW$139, DW_AT_high_pc(0x00)
    4129                            .dwattr $C$DW$139, DW_AT_TI_symbol_name("mpu_rd")
    4130                            .dwattr $C$DW$139, DW_AT_external
    4131                            .dwattr $C$DW$139, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    4132                            .dwattr $C$DW$139, DW_AT_TI_begin_line(0x2b0)
    4133                            .dwattr $C$DW$139, DW_AT_TI_begin_column(0x06)
    4134                            .dwattr $C$DW$139, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    4135                            .dwattr $C$DW$139, DW_AT_decl_line(0x2b0)
    4136                            .dwattr $C$DW$139, DW_AT_decl_column(0x06)
    4137                            .dwattr $C$DW$139, DW_AT_TI_max_frame_size(0x08)
    4138                            .dwpsn  file "../MPU9250/inv_mpu.c",line 689,column 1,is_stmt,address mpu_rd,isa 1
    4139                    
    4140                            .dwfde $C$DW$CIE, mpu_rd
    4141                    ;----------------------------------------------------------------------
    4142                    ; 688 | void mpu_rd()                                                          
    4143                    ;----------------------------------------------------------------------
    4144                    
    4145                    ;*****************************************************************************
    4146                    ;* FUNCTION NAME: mpu_rd                                                     *
    4147                    ;*                                                                           *
    4148                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
    4149                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
    4150                    ;*   Local Frame Size  : 0 Args + 4 Auto + 4 Save = 8 byte                   *
    4151                    ;*****************************************************************************
    4152 00000000           mpu_rd:
    4153                    ;* --------------------------------------------------------------------------*
    4154                            .dwcfi  cfa_offset, 0
    4155 00000000 B508              PUSH      {A4, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4156                            .dwcfi  cfa_offset, 8
    4157                            .dwcfi  save_reg_to_mem, 14, -4
    4158                            .dwcfi  save_reg_to_mem, 3, -8
    4159                    $C$DW$140       .dwtag  DW_TAG_variable
    4160                            .dwattr $C$DW$140, DW_AT_name("tmp")
    4161                            .dwattr $C$DW$140, DW_AT_TI_symbol_name("tmp")
    4162                            .dwattr $C$DW$140, DW_AT_type(*$C$DW$T$176)
    4163                            .dwattr $C$DW$140, DW_AT_location[DW_OP_breg13 0]
    4164                    
    4165                            .dwpsn  file "../MPU9250/inv_mpu.c",line 689,column 11,is_stmt,isa 1
    4166                    ;----------------------------------------------------------------------
    4167                    ; 689 | { U08* tmp=(U08*)&mpu.tmp[0];                                          
    4168                    ;----------------------------------------------------------------------
    4169 00000002 4860              LDR       A1, $C$CON21          ; [DPU_V7M3_PIPE] |689|  ; [ORIG 16-BIT INS]
    4170 00000004 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |689|  ; [ORIG 16-BIT INS]
    4171                            .dwpsn  file "../MPU9250/inv_mpu.c",line 690,column 3,is_stmt,isa 1
    4172                    ;----------------------------------------------------------------------
    4173                    ; 690 | i2c_read(st.hw->addr, st.reg->raw_accel, 16, tmp);                     
    4174                    ; 691 | //Accelerometer                                                        
    4175                    ;----------------------------------------------------------------------
    4176 00000006 4860              LDR       A1, $C$CON22          ; [DPU_V7M3_PIPE] |690|  ; [ORIG 16-BIT INS]
    4177 00000008 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |690|  ; [ORIG 16-BIT INS]
    4178 0000000a 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |690|  ; [ORIG 16-BIT INS]
    4179 0000000c 7BC0              LDRB      A1, [A1, #15]         ; [DPU_V7M3_PIPE] |690|  ; [ORIG 16-BIT INS]
    4180 0000000e 2110              MOVS      A2, #16               ; [DPU_V7M3_PIPE] |690|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   77

    4181                    $C$DW$141       .dwtag  DW_TAG_TI_branch
    4182                            .dwattr $C$DW$141, DW_AT_low_pc(0x00)
    4183                            .dwattr $C$DW$141, DW_AT_name("RD_MPU")
    4184                            .dwattr $C$DW$141, DW_AT_TI_call
    4185                    
    4186 00000010 FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |690|  ; [KEEP 32-BIT INS]
    4187                            ; CALL OCCURS {RD_MPU }          ; [] |690| 
    4188                            .dwpsn  file "../MPU9250/inv_mpu.c",line 692,column 3,is_stmt,isa 1
    4189                    ;----------------------------------------------------------------------
    4190                    ; 692 | mpu.raw[0] = (F32)(I16)((tmp[ 0]<<8) | tmp[ 1]);                       
    4191                    ;----------------------------------------------------------------------
    4192 00000014 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |692|  ; [ORIG 16-BIT INS]
    4193 00000016 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |692|  ; [ORIG 16-BIT INS]
    4194 00000018 7809              LDRB      A2, [A2, #0]          ; [DPU_V7M3_PIPE] |692|  ; [ORIG 16-BIT INS]
    4195 0000001a 7840              LDRB      A1, [A1, #1]          ; [DPU_V7M3_PIPE] |692|  ; [ORIG 16-BIT INS]
    4196 0000001c 2001EA40          ORR       A1, A1, A2, LSL #8    ; [DPU_V7M3_PIPE] |692|  ; [KEEP 32-BIT INS]
    4197 00000020 B200              SXTH      A1, A1                ; [DPU_V7M3_PIPE] |692|  ; [ORIG 16-BIT INS]
    4198                    $C$DW$142       .dwtag  DW_TAG_TI_branch
    4199                            .dwattr $C$DW$142, DW_AT_low_pc(0x00)
    4200                            .dwattr $C$DW$142, DW_AT_name("__aeabi_i2f")
    4201                            .dwattr $C$DW$142, DW_AT_TI_call
    4202                    
    4203 00000022 FFFEF7FF!         BL        __aeabi_i2f           ; [DPU_V7M3_PIPE] |692|  ; [KEEP 32-BIT INS]
    4204                            ; CALL OCCURS {__aeabi_i2f }     ; [] |692| 
    4205 00000026 4959              LDR       A2, $C$CON23          ; [DPU_V7M3_PIPE] |692|  ; [ORIG 16-BIT INS]
    4206 00000028 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |692|  ; [ORIG 16-BIT INS]
    4207                            .dwpsn  file "../MPU9250/inv_mpu.c",line 693,column 3,is_stmt,isa 1
    4208                    ;----------------------------------------------------------------------
    4209                    ; 693 | mpu.raw[1] = (F32)(I16)((tmp[ 2]<<8) | tmp[ 3]);                       
    4210                    ;----------------------------------------------------------------------
    4211 0000002a 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |693|  ; [ORIG 16-BIT INS]
    4212 0000002c 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |693|  ; [ORIG 16-BIT INS]
    4213 0000002e 7889              LDRB      A2, [A2, #2]          ; [DPU_V7M3_PIPE] |693|  ; [ORIG 16-BIT INS]
    4214 00000030 78C0              LDRB      A1, [A1, #3]          ; [DPU_V7M3_PIPE] |693|  ; [ORIG 16-BIT INS]
    4215 00000032 2001EA40          ORR       A1, A1, A2, LSL #8    ; [DPU_V7M3_PIPE] |693|  ; [KEEP 32-BIT INS]
    4216 00000036 B200              SXTH      A1, A1                ; [DPU_V7M3_PIPE] |693|  ; [ORIG 16-BIT INS]
    4217                    $C$DW$143       .dwtag  DW_TAG_TI_branch
    4218                            .dwattr $C$DW$143, DW_AT_low_pc(0x00)
    4219                            .dwattr $C$DW$143, DW_AT_name("__aeabi_i2f")
    4220                            .dwattr $C$DW$143, DW_AT_TI_call
    4221                    
    4222 00000038 FFFEF7FF!         BL        __aeabi_i2f           ; [DPU_V7M3_PIPE] |693|  ; [KEEP 32-BIT INS]
    4223                            ; CALL OCCURS {__aeabi_i2f }     ; [] |693| 
    4224 0000003c 4954              LDR       A2, $C$CON24          ; [DPU_V7M3_PIPE] |693|  ; [ORIG 16-BIT INS]
    4225 0000003e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |693|  ; [ORIG 16-BIT INS]
    4226                            .dwpsn  file "../MPU9250/inv_mpu.c",line 694,column 3,is_stmt,isa 1
    4227                    ;----------------------------------------------------------------------
    4228                    ; 694 | mpu.raw[2] = (F32)(I16)((tmp[ 4]<<8) | tmp[ 5]);                       
    4229                    ;----------------------------------------------------------------------
    4230 00000040 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |694|  ; [ORIG 16-BIT INS]
    4231 00000042 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |694|  ; [ORIG 16-BIT INS]
    4232 00000044 7909              LDRB      A2, [A2, #4]          ; [DPU_V7M3_PIPE] |694|  ; [ORIG 16-BIT INS]
    4233 00000046 7940              LDRB      A1, [A1, #5]          ; [DPU_V7M3_PIPE] |694|  ; [ORIG 16-BIT INS]
    4234 00000048 2001EA40          ORR       A1, A1, A2, LSL #8    ; [DPU_V7M3_PIPE] |694|  ; [KEEP 32-BIT INS]
    4235 0000004c B200              SXTH      A1, A1                ; [DPU_V7M3_PIPE] |694|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   78

    4236                    $C$DW$144       .dwtag  DW_TAG_TI_branch
    4237                            .dwattr $C$DW$144, DW_AT_low_pc(0x00)
    4238                            .dwattr $C$DW$144, DW_AT_name("__aeabi_i2f")
    4239                            .dwattr $C$DW$144, DW_AT_TI_call
    4240                    
    4241 0000004e FFFEF7FF!         BL        __aeabi_i2f           ; [DPU_V7M3_PIPE] |694|  ; [KEEP 32-BIT INS]
    4242                            ; CALL OCCURS {__aeabi_i2f }     ; [] |694| 
    4243 00000052 4950              LDR       A2, $C$CON25          ; [DPU_V7M3_PIPE] |694|  ; [ORIG 16-BIT INS]
    4244 00000054 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |694|  ; [ORIG 16-BIT INS]
    4245                            .dwpsn  file "../MPU9250/inv_mpu.c",line 695,column 3,is_stmt,isa 1
    4246                    ;----------------------------------------------------------------------
    4247                    ; 695 | MPU_OFS(0); MPU_OFS(1); MPU_OFS(2);                              // Off
    4248                    ;     | set                                                                    
    4249                    ;----------------------------------------------------------------------
    4250 00000056 4950              LDR       A2, $C$CON26          ; [DPU_V7M3_PIPE] |695|  ; [ORIG 16-BIT INS]
    4251 00000058 484C              LDR       A1, $C$CON23          ; [DPU_V7M3_PIPE] |695|  ; [ORIG 16-BIT INS]
    4252 0000005a 6809              LDR       A2, [A2, #0]          ; [DPU_V7M3_PIPE] |695|  ; [ORIG 16-BIT INS]
    4253 0000005c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |695|  ; [ORIG 16-BIT INS]
    4254                    $C$DW$145       .dwtag  DW_TAG_TI_branch
    4255                            .dwattr $C$DW$145, DW_AT_low_pc(0x00)
    4256                            .dwattr $C$DW$145, DW_AT_name("__aeabi_fsub")
    4257                            .dwattr $C$DW$145, DW_AT_TI_call
    4258                    
    4259 0000005e FFFEF7FF!         BL        __aeabi_fsub          ; [DPU_V7M3_PIPE] |695|  ; [KEEP 32-BIT INS]
    4260                            ; CALL OCCURS {__aeabi_fsub }    ; [] |695| 
    4261 00000062 494E              LDR       A2, $C$CON27          ; [DPU_V7M3_PIPE] |695|  ; [ORIG 16-BIT INS]
    4262 00000064 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |695|  ; [ORIG 16-BIT INS]
    4263                            .dwpsn  file "../MPU9250/inv_mpu.c",line 695,column 15,is_stmt,isa 1
    4264 00000066 494E              LDR       A2, $C$CON28          ; [DPU_V7M3_PIPE] |695|  ; [ORIG 16-BIT INS]
    4265 00000068 4849              LDR       A1, $C$CON24          ; [DPU_V7M3_PIPE] |695|  ; [ORIG 16-BIT INS]
    4266 0000006a 6809              LDR       A2, [A2, #0]          ; [DPU_V7M3_PIPE] |695|  ; [ORIG 16-BIT INS]
    4267 0000006c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |695|  ; [ORIG 16-BIT INS]
    4268                    $C$DW$146       .dwtag  DW_TAG_TI_branch
    4269                            .dwattr $C$DW$146, DW_AT_low_pc(0x00)
    4270                            .dwattr $C$DW$146, DW_AT_name("__aeabi_fsub")
    4271                            .dwattr $C$DW$146, DW_AT_TI_call
    4272                    
    4273 0000006e FFFEF7FF!         BL        __aeabi_fsub          ; [DPU_V7M3_PIPE] |695|  ; [KEEP 32-BIT INS]
    4274                            ; CALL OCCURS {__aeabi_fsub }    ; [] |695| 
    4275 00000072 494C              LDR       A2, $C$CON29          ; [DPU_V7M3_PIPE] |695|  ; [ORIG 16-BIT INS]
    4276 00000074 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |695|  ; [ORIG 16-BIT INS]
    4277                            .dwpsn  file "../MPU9250/inv_mpu.c",line 695,column 27,is_stmt,isa 1
    4278 00000076 4847              LDR       A1, $C$CON25          ; [DPU_V7M3_PIPE] |695|  ; [ORIG 16-BIT INS]
    4279                    ;* --------------------------------------------------------------------------*
    4280 00000078 494B              LDR       A2, $C$CON30          ; [DPU_V7M3_PIPE] |695|  ; [ORIG 16-BIT INS]
    4281 0000007a 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |695|  ; [ORIG 16-BIT INS]
    4282 0000007c 6809              LDR       A2, [A2, #0]          ; [DPU_V7M3_PIPE] |695|  ; [ORIG 16-BIT INS]
    4283                    $C$DW$147       .dwtag  DW_TAG_TI_branch
    4284                            .dwattr $C$DW$147, DW_AT_low_pc(0x00)
    4285                            .dwattr $C$DW$147, DW_AT_name("__aeabi_fsub")
    4286                            .dwattr $C$DW$147, DW_AT_TI_call
    4287                    
    4288 0000007e FFFEF7FF!         BL        __aeabi_fsub          ; [DPU_V7M3_PIPE] |695|  ; [KEEP 32-BIT INS]
    4289                            ; CALL OCCURS {__aeabi_fsub }    ; [] |695| 
    4290 00000082 494A              LDR       A2, $C$CON31          ; [DPU_V7M3_PIPE] |695|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   79

    4291 00000084 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |695|  ; [ORIG 16-BIT INS]
    4292                            .dwpsn  file "../MPU9250/inv_mpu.c",line 696,column 3,is_stmt,isa 1
    4293                    ;----------------------------------------------------------------------
    4294                    ; 696 | mpu.phy[0]=mpu.val[0]*mpu.fsA;                                   // Con
    4295                    ;     | vert to [g]                                                            
    4296                    ;----------------------------------------------------------------------
    4297 00000086 494A              LDR       A2, $C$CON32          ; [DPU_V7M3_PIPE] |696|  ; [ORIG 16-BIT INS]
    4298 00000088 4844              LDR       A1, $C$CON27          ; [DPU_V7M3_PIPE] |696|  ; [ORIG 16-BIT INS]
    4299 0000008a 6809              LDR       A2, [A2, #0]          ; [DPU_V7M3_PIPE] |696|  ; [ORIG 16-BIT INS]
    4300 0000008c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |696|  ; [ORIG 16-BIT INS]
    4301                    $C$DW$148       .dwtag  DW_TAG_TI_branch
    4302                            .dwattr $C$DW$148, DW_AT_low_pc(0x00)
    4303                            .dwattr $C$DW$148, DW_AT_name("__aeabi_fmul")
    4304                            .dwattr $C$DW$148, DW_AT_TI_call
    4305                    
    4306 0000008e FFFEF7FF!         BL        __aeabi_fmul          ; [DPU_V7M3_PIPE] |696|  ; [KEEP 32-BIT INS]
    4307                            ; CALL OCCURS {__aeabi_fmul }    ; [] |696| 
    4308 00000092 4948              LDR       A2, $C$CON33          ; [DPU_V7M3_PIPE] |696|  ; [ORIG 16-BIT INS]
    4309 00000094 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |696|  ; [ORIG 16-BIT INS]
    4310                            .dwpsn  file "../MPU9250/inv_mpu.c",line 697,column 3,is_stmt,isa 1
    4311                    ;----------------------------------------------------------------------
    4312                    ; 697 | mpu.phy[1]=mpu.val[1]*mpu.fsA;                                         
    4313                    ;----------------------------------------------------------------------
    4314 00000096 4946              LDR       A2, $C$CON32          ; [DPU_V7M3_PIPE] |697|  ; [ORIG 16-BIT INS]
    4315 00000098 4842              LDR       A1, $C$CON29          ; [DPU_V7M3_PIPE] |697|  ; [ORIG 16-BIT INS]
    4316 0000009a 6809              LDR       A2, [A2, #0]          ; [DPU_V7M3_PIPE] |697|  ; [ORIG 16-BIT INS]
    4317 0000009c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |697|  ; [ORIG 16-BIT INS]
    4318                    $C$DW$149       .dwtag  DW_TAG_TI_branch
    4319                            .dwattr $C$DW$149, DW_AT_low_pc(0x00)
    4320                            .dwattr $C$DW$149, DW_AT_name("__aeabi_fmul")
    4321                            .dwattr $C$DW$149, DW_AT_TI_call
    4322                    
    4323 0000009e FFFEF7FF!         BL        __aeabi_fmul          ; [DPU_V7M3_PIPE] |697|  ; [KEEP 32-BIT INS]
    4324                            ; CALL OCCURS {__aeabi_fmul }    ; [] |697| 
    4325 000000a2 4945              LDR       A2, $C$CON34          ; [DPU_V7M3_PIPE] |697|  ; [ORIG 16-BIT INS]
    4326 000000a4 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |697|  ; [ORIG 16-BIT INS]
    4327                            .dwpsn  file "../MPU9250/inv_mpu.c",line 698,column 3,is_stmt,isa 1
    4328                    ;----------------------------------------------------------------------
    4329                    ; 698 | mpu.phy[2]=mpu.val[2]*mpu.fsA;                                         
    4330                    ; 699 | //Gyroscope                                                            
    4331                    ;----------------------------------------------------------------------
    4332 000000a6 4942              LDR       A2, $C$CON32          ; [DPU_V7M3_PIPE] |698|  ; [ORIG 16-BIT INS]
    4333 000000a8 4840              LDR       A1, $C$CON31          ; [DPU_V7M3_PIPE] |698|  ; [ORIG 16-BIT INS]
    4334 000000aa 6809              LDR       A2, [A2, #0]          ; [DPU_V7M3_PIPE] |698|  ; [ORIG 16-BIT INS]
    4335 000000ac 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |698|  ; [ORIG 16-BIT INS]
    4336                    $C$DW$150       .dwtag  DW_TAG_TI_branch
    4337                            .dwattr $C$DW$150, DW_AT_low_pc(0x00)
    4338                            .dwattr $C$DW$150, DW_AT_name("__aeabi_fmul")
    4339                            .dwattr $C$DW$150, DW_AT_TI_call
    4340                    
    4341 000000ae FFFEF7FF!         BL        __aeabi_fmul          ; [DPU_V7M3_PIPE] |698|  ; [KEEP 32-BIT INS]
    4342                            ; CALL OCCURS {__aeabi_fmul }    ; [] |698| 
    4343 000000b2 4942              LDR       A2, $C$CON35          ; [DPU_V7M3_PIPE] |698|  ; [ORIG 16-BIT INS]
    4344 000000b4 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |698|  ; [ORIG 16-BIT INS]
    4345                            .dwpsn  file "../MPU9250/inv_mpu.c",line 700,column 3,is_stmt,isa 1
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   80

    4346                    ;----------------------------------------------------------------------
    4347                    ; 700 | mpu.raw[3] = (F32)(I16)((tmp[ 8]<<8) | tmp[ 9]);                       
    4348                    ;----------------------------------------------------------------------
    4349 000000b6 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |700|  ; [ORIG 16-BIT INS]
    4350 000000b8 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |700|  ; [ORIG 16-BIT INS]
    4351 000000ba 7A09              LDRB      A2, [A2, #8]          ; [DPU_V7M3_PIPE] |700|  ; [ORIG 16-BIT INS]
    4352 000000bc 7A40              LDRB      A1, [A1, #9]          ; [DPU_V7M3_PIPE] |700|  ; [ORIG 16-BIT INS]
    4353 000000be 2001EA40          ORR       A1, A1, A2, LSL #8    ; [DPU_V7M3_PIPE] |700|  ; [KEEP 32-BIT INS]
    4354 000000c2 B200              SXTH      A1, A1                ; [DPU_V7M3_PIPE] |700|  ; [ORIG 16-BIT INS]
    4355                    $C$DW$151       .dwtag  DW_TAG_TI_branch
    4356                            .dwattr $C$DW$151, DW_AT_low_pc(0x00)
    4357                            .dwattr $C$DW$151, DW_AT_name("__aeabi_i2f")
    4358                            .dwattr $C$DW$151, DW_AT_TI_call
    4359                    
    4360 000000c4 FFFEF7FF!         BL        __aeabi_i2f           ; [DPU_V7M3_PIPE] |700|  ; [KEEP 32-BIT INS]
    4361                            ; CALL OCCURS {__aeabi_i2f }     ; [] |700| 
    4362 000000c8 493D              LDR       A2, $C$CON36          ; [DPU_V7M3_PIPE] |700|  ; [ORIG 16-BIT INS]
    4363 000000ca 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |700|  ; [ORIG 16-BIT INS]
    4364                            .dwpsn  file "../MPU9250/inv_mpu.c",line 701,column 3,is_stmt,isa 1
    4365                    ;----------------------------------------------------------------------
    4366                    ; 701 | mpu.raw[4] = (F32)(I16)((tmp[10]<<8) | tmp[11]);                       
    4367                    ;----------------------------------------------------------------------
    4368 000000cc 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |701|  ; [ORIG 16-BIT INS]
    4369 000000ce 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |701|  ; [ORIG 16-BIT INS]
    4370 000000d0 7A89              LDRB      A2, [A2, #10]         ; [DPU_V7M3_PIPE] |701|  ; [ORIG 16-BIT INS]
    4371 000000d2 7AC0              LDRB      A1, [A1, #11]         ; [DPU_V7M3_PIPE] |701|  ; [ORIG 16-BIT INS]
    4372 000000d4 2001EA40          ORR       A1, A1, A2, LSL #8    ; [DPU_V7M3_PIPE] |701|  ; [KEEP 32-BIT INS]
    4373 000000d8 B200              SXTH      A1, A1                ; [DPU_V7M3_PIPE] |701|  ; [ORIG 16-BIT INS]
    4374                    $C$DW$152       .dwtag  DW_TAG_TI_branch
    4375                            .dwattr $C$DW$152, DW_AT_low_pc(0x00)
    4376                            .dwattr $C$DW$152, DW_AT_name("__aeabi_i2f")
    4377                            .dwattr $C$DW$152, DW_AT_TI_call
    4378                    
    4379 000000da FFFEF7FF!         BL        __aeabi_i2f           ; [DPU_V7M3_PIPE] |701|  ; [KEEP 32-BIT INS]
    4380                            ; CALL OCCURS {__aeabi_i2f }     ; [] |701| 
    4381 000000de 4939              LDR       A2, $C$CON37          ; [DPU_V7M3_PIPE] |701|  ; [ORIG 16-BIT INS]
    4382 000000e0 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |701|  ; [ORIG 16-BIT INS]
    4383                            .dwpsn  file "../MPU9250/inv_mpu.c",line 702,column 3,is_stmt,isa 1
    4384                    ;----------------------------------------------------------------------
    4385                    ; 702 | mpu.raw[5] = (F32)(I16)((tmp[12]<<8) | tmp[13]);                       
    4386                    ;----------------------------------------------------------------------
    4387 000000e2 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |702|  ; [ORIG 16-BIT INS]
    4388 000000e4 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |702|  ; [ORIG 16-BIT INS]
    4389 000000e6 7B09              LDRB      A2, [A2, #12]         ; [DPU_V7M3_PIPE] |702|  ; [ORIG 16-BIT INS]
    4390 000000e8 7B40              LDRB      A1, [A1, #13]         ; [DPU_V7M3_PIPE] |702|  ; [ORIG 16-BIT INS]
    4391 000000ea 2001EA40          ORR       A1, A1, A2, LSL #8    ; [DPU_V7M3_PIPE] |702|  ; [KEEP 32-BIT INS]
    4392 000000ee B200              SXTH      A1, A1                ; [DPU_V7M3_PIPE] |702|  ; [ORIG 16-BIT INS]
    4393                    $C$DW$153       .dwtag  DW_TAG_TI_branch
    4394                            .dwattr $C$DW$153, DW_AT_low_pc(0x00)
    4395                            .dwattr $C$DW$153, DW_AT_name("__aeabi_i2f")
    4396                            .dwattr $C$DW$153, DW_AT_TI_call
    4397                    
    4398 000000f0 FFFEF7FF!         BL        __aeabi_i2f           ; [DPU_V7M3_PIPE] |702|  ; [KEEP 32-BIT INS]
    4399                            ; CALL OCCURS {__aeabi_i2f }     ; [] |702| 
    4400 000000f4 4934              LDR       A2, $C$CON38          ; [DPU_V7M3_PIPE] |702|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   81

    4401 000000f6 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |702|  ; [ORIG 16-BIT INS]
    4402                            .dwpsn  file "../MPU9250/inv_mpu.c",line 703,column 3,is_stmt,isa 1
    4403                    ;----------------------------------------------------------------------
    4404                    ; 703 | MPU_OFS(3); MPU_OFS(4); MPU_OFS(5);                              // Off
    4405                    ;     | set                                                                    
    4406                    ;----------------------------------------------------------------------
    4407 000000f8 4934              LDR       A2, $C$CON39          ; [DPU_V7M3_PIPE] |703|  ; [ORIG 16-BIT INS]
    4408 000000fa 4831              LDR       A1, $C$CON36          ; [DPU_V7M3_PIPE] |703|  ; [ORIG 16-BIT INS]
    4409 000000fc 6809              LDR       A2, [A2, #0]          ; [DPU_V7M3_PIPE] |703|  ; [ORIG 16-BIT INS]
    4410 000000fe 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |703|  ; [ORIG 16-BIT INS]
    4411                    $C$DW$154       .dwtag  DW_TAG_TI_branch
    4412                            .dwattr $C$DW$154, DW_AT_low_pc(0x00)
    4413                            .dwattr $C$DW$154, DW_AT_name("__aeabi_fsub")
    4414                            .dwattr $C$DW$154, DW_AT_TI_call
    4415                    
    4416 00000100 FFFEF7FF!         BL        __aeabi_fsub          ; [DPU_V7M3_PIPE] |703|  ; [KEEP 32-BIT INS]
    4417                            ; CALL OCCURS {__aeabi_fsub }    ; [] |703| 
    4418 00000104 4932              LDR       A2, $C$CON40          ; [DPU_V7M3_PIPE] |703|  ; [ORIG 16-BIT INS]
    4419 00000106 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |703|  ; [ORIG 16-BIT INS]
    4420                            .dwpsn  file "../MPU9250/inv_mpu.c",line 703,column 15,is_stmt,isa 1
    4421 00000108 482E              LDR       A1, $C$CON37          ; [DPU_V7M3_PIPE] |703|  ; [ORIG 16-BIT INS]
    4422                    ;* --------------------------------------------------------------------------*
    4423 0000010a 4932              LDR       A2, $C$CON41          ; [DPU_V7M3_PIPE] |703|  ; [ORIG 16-BIT INS]
    4424 0000010c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |703|  ; [ORIG 16-BIT INS]
    4425 0000010e 6809              LDR       A2, [A2, #0]          ; [DPU_V7M3_PIPE] |703|  ; [ORIG 16-BIT INS]
    4426                    $C$DW$155       .dwtag  DW_TAG_TI_branch
    4427                            .dwattr $C$DW$155, DW_AT_low_pc(0x00)
    4428                            .dwattr $C$DW$155, DW_AT_name("__aeabi_fsub")
    4429                            .dwattr $C$DW$155, DW_AT_TI_call
    4430                    
    4431 00000110 FFFEF7FF!         BL        __aeabi_fsub          ; [DPU_V7M3_PIPE] |703|  ; [KEEP 32-BIT INS]
    4432                            ; CALL OCCURS {__aeabi_fsub }    ; [] |703| 
    4433 00000114 4930              LDR       A2, $C$CON42          ; [DPU_V7M3_PIPE] |703|  ; [ORIG 16-BIT INS]
    4434 00000116 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |703|  ; [ORIG 16-BIT INS]
    4435                            .dwpsn  file "../MPU9250/inv_mpu.c",line 703,column 27,is_stmt,isa 1
    4436 00000118 4930              LDR       A2, $C$CON43          ; [DPU_V7M3_PIPE] |703|  ; [ORIG 16-BIT INS]
    4437 0000011a 482B              LDR       A1, $C$CON38          ; [DPU_V7M3_PIPE] |703|  ; [ORIG 16-BIT INS]
    4438 0000011c 6809              LDR       A2, [A2, #0]          ; [DPU_V7M3_PIPE] |703|  ; [ORIG 16-BIT INS]
    4439 0000011e 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |703|  ; [ORIG 16-BIT INS]
    4440                    $C$DW$156       .dwtag  DW_TAG_TI_branch
    4441                            .dwattr $C$DW$156, DW_AT_low_pc(0x00)
    4442                            .dwattr $C$DW$156, DW_AT_name("__aeabi_fsub")
    4443                            .dwattr $C$DW$156, DW_AT_TI_call
    4444                    
    4445 00000120 FFFEF7FF!         BL        __aeabi_fsub          ; [DPU_V7M3_PIPE] |703|  ; [KEEP 32-BIT INS]
    4446                            ; CALL OCCURS {__aeabi_fsub }    ; [] |703| 
    4447 00000124 492E              LDR       A2, $C$CON44          ; [DPU_V7M3_PIPE] |703|  ; [ORIG 16-BIT INS]
    4448 00000126 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |703|  ; [ORIG 16-BIT INS]
    4449                            .dwpsn  file "../MPU9250/inv_mpu.c",line 704,column 3,is_stmt,isa 1
    4450                    ;----------------------------------------------------------------------
    4451                    ; 704 | mpu.phy[3] = mpu.val[3]*mpu.fsG;                                 // Con
    4452                    ;     | vert to [deg/s]                                                        
    4453                    ;----------------------------------------------------------------------
    4454 00000128 492E              LDR       A2, $C$CON45          ; [DPU_V7M3_PIPE] |704|  ; [ORIG 16-BIT INS]
    4455 0000012a 4829              LDR       A1, $C$CON40          ; [DPU_V7M3_PIPE] |704|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   82

    4456 0000012c 6809              LDR       A2, [A2, #0]          ; [DPU_V7M3_PIPE] |704|  ; [ORIG 16-BIT INS]
    4457 0000012e 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |704|  ; [ORIG 16-BIT INS]
    4458                    $C$DW$157       .dwtag  DW_TAG_TI_branch
    4459                            .dwattr $C$DW$157, DW_AT_low_pc(0x00)
    4460                            .dwattr $C$DW$157, DW_AT_name("__aeabi_fmul")
    4461                            .dwattr $C$DW$157, DW_AT_TI_call
    4462                    
    4463 00000130 FFFEF7FF!         BL        __aeabi_fmul          ; [DPU_V7M3_PIPE] |704|  ; [KEEP 32-BIT INS]
    4464                            ; CALL OCCURS {__aeabi_fmul }    ; [] |704| 
    4465 00000134 492C              LDR       A2, $C$CON46          ; [DPU_V7M3_PIPE] |704|  ; [ORIG 16-BIT INS]
    4466 00000136 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |704|  ; [ORIG 16-BIT INS]
    4467                            .dwpsn  file "../MPU9250/inv_mpu.c",line 705,column 3,is_stmt,isa 1
    4468                    ;----------------------------------------------------------------------
    4469                    ; 705 | mpu.phy[4] = mpu.val[4]*mpu.fsG;                                       
    4470                    ;----------------------------------------------------------------------
    4471 00000138 492A              LDR       A2, $C$CON45          ; [DPU_V7M3_PIPE] |705|  ; [ORIG 16-BIT INS]
    4472 0000013a 4827              LDR       A1, $C$CON42          ; [DPU_V7M3_PIPE] |705|  ; [ORIG 16-BIT INS]
    4473 0000013c 6809              LDR       A2, [A2, #0]          ; [DPU_V7M3_PIPE] |705|  ; [ORIG 16-BIT INS]
    4474 0000013e 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |705|  ; [ORIG 16-BIT INS]
    4475                    $C$DW$158       .dwtag  DW_TAG_TI_branch
    4476                            .dwattr $C$DW$158, DW_AT_low_pc(0x00)
    4477                            .dwattr $C$DW$158, DW_AT_name("__aeabi_fmul")
    4478                            .dwattr $C$DW$158, DW_AT_TI_call
    4479                    
    4480 00000140 FFFEF7FF!         BL        __aeabi_fmul          ; [DPU_V7M3_PIPE] |705|  ; [KEEP 32-BIT INS]
    4481                            ; CALL OCCURS {__aeabi_fmul }    ; [] |705| 
    4482 00000144 4929              LDR       A2, $C$CON47          ; [DPU_V7M3_PIPE] |705|  ; [ORIG 16-BIT INS]
    4483 00000146 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |705|  ; [ORIG 16-BIT INS]
    4484                            .dwpsn  file "../MPU9250/inv_mpu.c",line 706,column 3,is_stmt,isa 1
    4485                    ;----------------------------------------------------------------------
    4486                    ; 706 | mpu.phy[5] = mpu.val[5]*mpu.fsG;                                       
    4487                    ; 707 | //Temperature                                                          
    4488                    ;----------------------------------------------------------------------
    4489 00000148 4926              LDR       A2, $C$CON45          ; [DPU_V7M3_PIPE] |706|  ; [ORIG 16-BIT INS]
    4490 0000014a 4825              LDR       A1, $C$CON44          ; [DPU_V7M3_PIPE] |706|  ; [ORIG 16-BIT INS]
    4491 0000014c 6809              LDR       A2, [A2, #0]          ; [DPU_V7M3_PIPE] |706|  ; [ORIG 16-BIT INS]
    4492 0000014e 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |706|  ; [ORIG 16-BIT INS]
    4493                    $C$DW$159       .dwtag  DW_TAG_TI_branch
    4494                            .dwattr $C$DW$159, DW_AT_low_pc(0x00)
    4495                            .dwattr $C$DW$159, DW_AT_name("__aeabi_fmul")
    4496                            .dwattr $C$DW$159, DW_AT_TI_call
    4497                    
    4498 00000150 FFFEF7FF!         BL        __aeabi_fmul          ; [DPU_V7M3_PIPE] |706|  ; [KEEP 32-BIT INS]
    4499                            ; CALL OCCURS {__aeabi_fmul }    ; [] |706| 
    4500 00000154 4926              LDR       A2, $C$CON48          ; [DPU_V7M3_PIPE] |706|  ; [ORIG 16-BIT INS]
    4501 00000156 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |706|  ; [ORIG 16-BIT INS]
    4502                            .dwpsn  file "../MPU9250/inv_mpu.c",line 708,column 3,is_stmt,isa 1
    4503                    ;----------------------------------------------------------------------
    4504                    ; 708 | mpu.tem    = (F32)(I16)((tmp[ 6]<<8) | tmp[ 7])*INV_340+36.53f;  // [°
    4505                    ;     | C]                                                                     
    4506                    ;----------------------------------------------------------------------
    4507 00000158 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |708|  ; [ORIG 16-BIT INS]
    4508 0000015a 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |708|  ; [ORIG 16-BIT INS]
    4509 0000015c 7989              LDRB      A2, [A2, #6]          ; [DPU_V7M3_PIPE] |708|  ; [ORIG 16-BIT INS]
    4510 0000015e 79C0              LDRB      A1, [A1, #7]          ; [DPU_V7M3_PIPE] |708|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   83

    4511 00000160 2001EA40          ORR       A1, A1, A2, LSL #8    ; [DPU_V7M3_PIPE] |708|  ; [KEEP 32-BIT INS]
    4512 00000164 B200              SXTH      A1, A1                ; [DPU_V7M3_PIPE] |708|  ; [ORIG 16-BIT INS]
    4513                    $C$DW$160       .dwtag  DW_TAG_TI_branch
    4514                            .dwattr $C$DW$160, DW_AT_low_pc(0x00)
    4515                            .dwattr $C$DW$160, DW_AT_name("__aeabi_i2f")
    4516                            .dwattr $C$DW$160, DW_AT_TI_call
    4517                    
    4518 00000166 FFFEF7FF!         BL        __aeabi_i2f           ; [DPU_V7M3_PIPE] |708|  ; [KEEP 32-BIT INS]
    4519                            ; CALL OCCURS {__aeabi_i2f }     ; [] |708| 
    4520 0000016a 4904              LDR       A2, $C$FL3            ; [DPU_V7M3_PIPE] |708|  ; [ORIG 16-BIT INS]
    4521                    $C$DW$161       .dwtag  DW_TAG_TI_branch
    4522                            .dwattr $C$DW$161, DW_AT_low_pc(0x00)
    4523                            .dwattr $C$DW$161, DW_AT_name("__aeabi_fmul")
    4524                            .dwattr $C$DW$161, DW_AT_TI_call
    4525                    
    4526 0000016c FFFEF7FF!         BL        __aeabi_fmul          ; [DPU_V7M3_PIPE] |708|  ; [KEEP 32-BIT INS]
    4527                            ; CALL OCCURS {__aeabi_fmul }    ; [] |708| 
    4528 00000170 4903              LDR       A2, $C$FL4            ; [DPU_V7M3_PIPE] |708|  ; [ORIG 16-BIT INS]
    4529                    $C$DW$162       .dwtag  DW_TAG_TI_branch
    4530                            .dwattr $C$DW$162, DW_AT_low_pc(0x00)
    4531                            .dwattr $C$DW$162, DW_AT_name("__aeabi_fadd")
    4532                            .dwattr $C$DW$162, DW_AT_TI_call
    4533                    
    4534 00000172 FFFEF7FF!         BL        __aeabi_fadd          ; [DPU_V7M3_PIPE] |708|  ; [KEEP 32-BIT INS]
    4535                            ; CALL OCCURS {__aeabi_fadd }    ; [] |708| 
    4536 00000176 491F              LDR       A2, $C$CON49          ; [DPU_V7M3_PIPE] |708|  ; [ORIG 16-BIT INS]
    4537 00000178 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |708|  ; [ORIG 16-BIT INS]
    4538                            .dwpsn  file "../MPU9250/inv_mpu.c",line 709,column 3,is_stmt,isa 1
    4539                    ;----------------------------------------------------------------------
    4540                    ; 709 | ; }                                                                    
    4541                    ;----------------------------------------------------------------------
    4542                    $C$DW$163       .dwtag  DW_TAG_TI_branch
    4543                            .dwattr $C$DW$163, DW_AT_low_pc(0x00)
    4544                            .dwattr $C$DW$163, DW_AT_TI_return
    4545                    
    4546 0000017a BD08              POP       {A4, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4547                            .dwcfi  cfa_offset, 0
    4548                            .dwcfi  restore_reg, 3
    4549                            ; BRANCH OCCURS                  ; [] 
    4550                            .dwattr $C$DW$139, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
    4551                            .dwattr $C$DW$139, DW_AT_TI_end_line(0x2c5)
    4552                            .dwattr $C$DW$139, DW_AT_TI_end_column(0x03)
    4553                            .dwendentry
    4554                            .dwendtag $C$DW$139
    4555                    
    4556 00000000                   .sect   ".text:mpu_lp_accel_mode"
    4557                            .clink
    4558                            .thumbfunc mpu_lp_accel_mode
    4559 00000000                   .thumb
    4560                            .global mpu_lp_accel_mode
    4561                    
    4562                    $C$DW$164       .dwtag  DW_TAG_subprogram
    4563                            .dwattr $C$DW$164, DW_AT_name("mpu_lp_accel_mode")
    4564                            .dwattr $C$DW$164, DW_AT_low_pc(mpu_lp_accel_mode)
    4565                            .dwattr $C$DW$164, DW_AT_high_pc(0x00)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   84

    4566                            .dwattr $C$DW$164, DW_AT_TI_symbol_name("mpu_lp_accel_mode")
    4567                            .dwattr $C$DW$164, DW_AT_external
    4568                            .dwattr $C$DW$164, DW_AT_type(*$C$DW$T$10)
    4569                            .dwattr $C$DW$164, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    4570                            .dwattr $C$DW$164, DW_AT_TI_begin_line(0x2d6)
    4571                            .dwattr $C$DW$164, DW_AT_TI_begin_column(0x05)
    4572                            .dwattr $C$DW$164, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    4573                            .dwattr $C$DW$164, DW_AT_decl_line(0x2d6)
    4574                            .dwattr $C$DW$164, DW_AT_decl_column(0x05)
    4575                            .dwattr $C$DW$164, DW_AT_TI_max_frame_size(0x10)
    4576                            .dwpsn  file "../MPU9250/inv_mpu.c",line 727,column 1,is_stmt,address mpu_lp_accel_mode,isa 1
    4577                    
    4578                            .dwfde $C$DW$CIE, mpu_lp_accel_mode
    4579                    $C$DW$165       .dwtag  DW_TAG_formal_parameter
    4580                            .dwattr $C$DW$165, DW_AT_name("rate")
    4581                            .dwattr $C$DW$165, DW_AT_TI_symbol_name("rate")
    4582                            .dwattr $C$DW$165, DW_AT_type(*$C$DW$T$10)
    4583                            .dwattr $C$DW$165, DW_AT_location[DW_OP_reg0]
    4584                    
    4585                    ;----------------------------------------------------------------------
    4586                    ; 726 | int mpu_lp_accel_mode(unsigned short rate)                             
    4587                    ;----------------------------------------------------------------------
    4588                    
    4589                    ;*****************************************************************************
    4590                    ;* FUNCTION NAME: mpu_lp_accel_mode                                          *
    4591                    ;*                                                                           *
    4592                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
    4593                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
    4594                    ;*   Local Frame Size  : 0 Args + 8 Auto + 4 Save = 12 byte                  *
    4595                    ;*****************************************************************************
    4596 00000000           mpu_lp_accel_mode:
    4597                    ;* --------------------------------------------------------------------------*
    4598                            .dwcfi  cfa_offset, 0
    4599 00000000 B50E              PUSH      {A2, A3, A4, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4600                            .dwcfi  cfa_offset, 16
    4601                            .dwcfi  save_reg_to_mem, 14, -4
    4602                            .dwcfi  save_reg_to_mem, 3, -8
    4603                            .dwcfi  save_reg_to_mem, 2, -12
    4604                            .dwcfi  save_reg_to_mem, 1, -16
    4605                    $C$DW$166       .dwtag  DW_TAG_variable
    4606                            .dwattr $C$DW$166, DW_AT_name("rate")
    4607                            .dwattr $C$DW$166, DW_AT_TI_symbol_name("rate")
    4608                            .dwattr $C$DW$166, DW_AT_type(*$C$DW$T$9)
    4609                            .dwattr $C$DW$166, DW_AT_location[DW_OP_breg13 0]
    4610                    
    4611                    $C$DW$167       .dwtag  DW_TAG_variable
    4612                            .dwattr $C$DW$167, DW_AT_name("tmp")
    4613                            .dwattr $C$DW$167, DW_AT_TI_symbol_name("tmp")
    4614                            .dwattr $C$DW$167, DW_AT_type(*$C$DW$T$180)
    4615                            .dwattr $C$DW$167, DW_AT_location[DW_OP_breg13 2]
    4616                    
    4617                    ;----------------------------------------------------------------------
    4618                    ; 728 | unsigned char tmp[2];                                                  
    4619                    ;----------------------------------------------------------------------
    4620 00000002 0000F8AD          STRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |727|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   85

    4621                            .dwpsn  file "../MPU9250/inv_mpu.c",line 730,column 5,is_stmt,isa 1
    4622                    ;----------------------------------------------------------------------
    4623                    ; 730 | if (rate > 40)                                                         
    4624                    ;----------------------------------------------------------------------
    4625 00000006 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |730|  ; [KEEP 32-BIT INS]
    4626 0000000a 2828              CMP       A1, #40               ; [DPU_V7M3_PIPE] |730|  ; [ORIG 16-BIT INS]
    4627 0000000c DD02              BLE       ||$C$L81||            ; [DPU_V7M3_PIPE] |730|  ; [ORIG 16-BIT INS]
    4628                            ; BRANCHCC OCCURS {||$C$L81||}   ; [] |730| 
    4629                    ;* --------------------------------------------------------------------------*
    4630                            .dwpsn  file "../MPU9250/inv_mpu.c",line 731,column 9,is_stmt,isa 1
    4631                    ;----------------------------------------------------------------------
    4632                    ; 731 | return -1;                                                             
    4633                    ;----------------------------------------------------------------------
    4634 0000000e 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |731|  ; [KEEP 32-BIT INS]
    4635 00000012 E093              B         ||$C$L96||            ; [DPU_V7M3_PIPE] |731|  ; [ORIG 16-BIT INS]
    4636                            ; BRANCH OCCURS {||$C$L96||}     ; [] |731| 
    4637                    ;* --------------------------------------------------------------------------*
    4638 00000014           ||$C$L81||:    
    4639                            .dwpsn  file "../MPU9250/inv_mpu.c",line 733,column 5,is_stmt,isa 1
    4640                    ;----------------------------------------------------------------------
    4641                    ; 733 | if (!rate) {                                                           
    4642                    ;----------------------------------------------------------------------
    4643 00000014 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |733|  ; [KEEP 32-BIT INS]
    4644 00000018 B9C8              CBNZ      A1, ||$C$L83||        ; []  ; [ORIG 16-BIT INS]
    4645                            ; BRANCHCC OCCURS {||$C$L83||}   ; [] |733| 
    4646                    ;* --------------------------------------------------------------------------*
    4647                            .dwpsn  file "../MPU9250/inv_mpu.c",line 734,column 9,is_stmt,isa 1
    4648                    ;----------------------------------------------------------------------
    4649                    ; 734 | mpu_set_int_latched(0);                                                
    4650                    ;----------------------------------------------------------------------
    4651 0000001a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |734|  ; [ORIG 16-BIT INS]
    4652                    $C$DW$168       .dwtag  DW_TAG_TI_branch
    4653                            .dwattr $C$DW$168, DW_AT_low_pc(0x00)
    4654                            .dwattr $C$DW$168, DW_AT_name("mpu_set_int_latched")
    4655                            .dwattr $C$DW$168, DW_AT_TI_call
    4656                    
    4657 0000001c FFFEF7FF!         BL        mpu_set_int_latched   ; [DPU_V7M3_PIPE] |734|  ; [KEEP 32-BIT INS]
    4658                            ; CALL OCCURS {mpu_set_int_latched }  ; [] |734| 
    4659                            .dwpsn  file "../MPU9250/inv_mpu.c",line 735,column 9,is_stmt,isa 1
    4660                    ;----------------------------------------------------------------------
    4661                    ; 735 | tmp[0] = 0;                                                            
    4662                    ;----------------------------------------------------------------------
    4663 00000020 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |735|  ; [ORIG 16-BIT INS]
    4664 00000022 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |735|  ; [KEEP 32-BIT INS]
    4665                            .dwpsn  file "../MPU9250/inv_mpu.c",line 736,column 9,is_stmt,isa 1
    4666                    ;----------------------------------------------------------------------
    4667                    ; 736 | tmp[1] = BIT_STBY_XYZG;                                                
    4668                    ;----------------------------------------------------------------------
    4669 00000026 2007              MOVS      A1, #7                ; [DPU_V7M3_PIPE] |736|  ; [ORIG 16-BIT INS]
    4670 00000028 0003F88D          STRB      A1, [SP, #3]          ; [DPU_V7M3_PIPE] |736|  ; [KEEP 32-BIT INS]
    4671                            .dwpsn  file "../MPU9250/inv_mpu.c",line 737,column 9,is_stmt,isa 1
    4672                    ;----------------------------------------------------------------------
    4673                    ; 737 | if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))                
    4674                    ;----------------------------------------------------------------------
    4675 0000002c 4844              LDR       A1, $C$CON50          ; [DPU_V7M3_PIPE] |737|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   86

    4676 0000002e 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |737|  ; [ORIG 16-BIT INS]
    4677 00000030 7D40              LDRB      A1, [A1, #21]         ; [DPU_V7M3_PIPE] |737|  ; [ORIG 16-BIT INS]
    4678 00000032 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |737|  ; [ORIG 16-BIT INS]
    4679 00000034 0202F10D          ADD       A3, SP, #2            ; [DPU_V7M3_PIPE] |737|  ; [KEEP 32-BIT INS]
    4680                    $C$DW$169       .dwtag  DW_TAG_TI_branch
    4681                            .dwattr $C$DW$169, DW_AT_low_pc(0x00)
    4682                            .dwattr $C$DW$169, DW_AT_name("WR_MPU")
    4683                            .dwattr $C$DW$169, DW_AT_TI_call
    4684                    
    4685 00000038 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |737|  ; [KEEP 32-BIT INS]
    4686                            ; CALL OCCURS {WR_MPU }          ; [] |737| 
    4687 0000003c B110              CBZ       A1, ||$C$L82||        ; []  ; [ORIG 16-BIT INS]
    4688                            ; BRANCHCC OCCURS {||$C$L82||}   ; [] |737| 
    4689                    ;* --------------------------------------------------------------------------*
    4690                            .dwpsn  file "../MPU9250/inv_mpu.c",line 738,column 13,is_stmt,isa 1
    4691                    ;----------------------------------------------------------------------
    4692                    ; 738 | return -1;                                                             
    4693                    ;----------------------------------------------------------------------
    4694 0000003e 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |738|  ; [KEEP 32-BIT INS]
    4695 00000042 E07B              B         ||$C$L96||            ; [DPU_V7M3_PIPE] |738|  ; [ORIG 16-BIT INS]
    4696                            ; BRANCH OCCURS {||$C$L96||}     ; [] |738| 
    4697                    ;* --------------------------------------------------------------------------*
    4698 00000044           ||$C$L82||:    
    4699                            .dwpsn  file "../MPU9250/inv_mpu.c",line 739,column 9,is_stmt,isa 1
    4700                    ;----------------------------------------------------------------------
    4701                    ; 739 | st.chip_cfg.lp_accel_mode = 0;                                         
    4702                    ;----------------------------------------------------------------------
    4703 00000044 493F              LDR       A2, $C$CON51          ; [DPU_V7M3_PIPE] |739|  ; [ORIG 16-BIT INS]
    4704 00000046 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |739|  ; [ORIG 16-BIT INS]
    4705 00000048 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |739|  ; [ORIG 16-BIT INS]
    4706                            .dwpsn  file "../MPU9250/inv_mpu.c",line 740,column 9,is_stmt,isa 1
    4707                    ;----------------------------------------------------------------------
    4708                    ; 740 | return 0;                                                              
    4709                    ;----------------------------------------------------------------------
    4710 0000004a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |740|  ; [ORIG 16-BIT INS]
    4711 0000004c E076              B         ||$C$L96||            ; [DPU_V7M3_PIPE] |740|  ; [ORIG 16-BIT INS]
    4712                            ; BRANCH OCCURS {||$C$L96||}     ; [] |740| 
    4713                    ;* --------------------------------------------------------------------------*
    4714 0000004e           ||$C$L83||:    
    4715                            .dwpsn  file "../MPU9250/inv_mpu.c",line 749,column 5,is_stmt,isa 1
    4716                    ;----------------------------------------------------------------------
    4717                    ; 749 | mpu_set_int_latched(1);                                                
    4718                    ; 750 | #if defined MPU6050                                                    
    4719                    ; 751 | tmp[0] = BIT_LPA_CYCLE;                                                
    4720                    ; 752 | if (rate == 1) {                                                       
    4721                    ; 753 |     tmp[1] = INV_LPA_1_25HZ;                                           
    4722                    ; 754 |     mpu_set_lpf(5);                                                    
    4723                    ; 755 | } else if (rate <= 5) {                                                
    4724                    ; 756 |     tmp[1] = INV_LPA_5HZ;                                              
    4725                    ; 757 |     mpu_set_lpf(5);                                                    
    4726                    ; 758 | } else if (rate <= 20) {                                               
    4727                    ; 759 |     tmp[1] = INV_LPA_20HZ;                                             
    4728                    ; 760 |     mpu_set_lpf(10);                                                   
    4729                    ; 761 | } else {                                                               
    4730                    ; 762 |     tmp[1] = INV_LPA_40HZ;                                             
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   87

    4731                    ; 763 |     mpu_set_lpf(20);                                                   
    4732                    ; 765 | tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;                                
    4733                    ; 766 | if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))                
    4734                    ; 767 |     return -1;                                                         
    4735                    ; 768 | #elif defined MPU6500                                                  
    4736                    ;----------------------------------------------------------------------
    4737 0000004e 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |749|  ; [ORIG 16-BIT INS]
    4738                    $C$DW$170       .dwtag  DW_TAG_TI_branch
    4739                            .dwattr $C$DW$170, DW_AT_low_pc(0x00)
    4740                            .dwattr $C$DW$170, DW_AT_name("mpu_set_int_latched")
    4741                            .dwattr $C$DW$170, DW_AT_TI_call
    4742                    
    4743 00000050 FFFEF7FF!         BL        mpu_set_int_latched   ; [DPU_V7M3_PIPE] |749|  ; [KEEP 32-BIT INS]
    4744                            ; CALL OCCURS {mpu_set_int_latched }  ; [] |749| 
    4745                            .dwpsn  file "../MPU9250/inv_mpu.c",line 770,column 5,is_stmt,isa 1
    4746                    ;----------------------------------------------------------------------
    4747                    ; 770 | if (rate == 1)                                                         
    4748                    ;----------------------------------------------------------------------
    4749 00000054 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |770|  ; [KEEP 32-BIT INS]
    4750 00000058 2801              CMP       A1, #1                ; [DPU_V7M3_PIPE] |770|  ; [ORIG 16-BIT INS]
    4751 0000005a D103              BNE       ||$C$L84||            ; [DPU_V7M3_PIPE] |770|  ; [ORIG 16-BIT INS]
    4752                            ; BRANCHCC OCCURS {||$C$L84||}   ; [] |770| 
    4753                    ;* --------------------------------------------------------------------------*
    4754                            .dwpsn  file "../MPU9250/inv_mpu.c",line 771,column 9,is_stmt,isa 1
    4755                    ;----------------------------------------------------------------------
    4756                    ; 771 | tmp[0] = INV_LPA_1_25HZ;                                               
    4757                    ;----------------------------------------------------------------------
    4758 0000005c 2002              MOVS      A1, #2                ; [DPU_V7M3_PIPE] |771|  ; [ORIG 16-BIT INS]
    4759 0000005e 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |771|  ; [KEEP 32-BIT INS]
    4760 00000062 E043              B         ||$C$L93||            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4761                            ; BRANCH OCCURS {||$C$L93||}     ; [] 
    4762                    ;* --------------------------------------------------------------------------*
    4763 00000064           ||$C$L84||:    
    4764                            .dwpsn  file "../MPU9250/inv_mpu.c",line 772,column 10,is_stmt,isa 1
    4765                    ;----------------------------------------------------------------------
    4766                    ; 772 | else if (rate == 2)                                                    
    4767                    ;----------------------------------------------------------------------
    4768 00000064 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |772|  ; [KEEP 32-BIT INS]
    4769 00000068 2802              CMP       A1, #2                ; [DPU_V7M3_PIPE] |772|  ; [ORIG 16-BIT INS]
    4770 0000006a D103              BNE       ||$C$L85||            ; [DPU_V7M3_PIPE] |772|  ; [ORIG 16-BIT INS]
    4771                            ; BRANCHCC OCCURS {||$C$L85||}   ; [] |772| 
    4772                    ;* --------------------------------------------------------------------------*
    4773                            .dwpsn  file "../MPU9250/inv_mpu.c",line 773,column 9,is_stmt,isa 1
    4774                    ;----------------------------------------------------------------------
    4775                    ; 773 | tmp[0] = INV_LPA_2_5HZ;                                                
    4776                    ;----------------------------------------------------------------------
    4777 0000006c 2003              MOVS      A1, #3                ; [DPU_V7M3_PIPE] |773|  ; [ORIG 16-BIT INS]
    4778 0000006e 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |773|  ; [KEEP 32-BIT INS]
    4779 00000072 E03B              B         ||$C$L93||            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4780                            ; BRANCH OCCURS {||$C$L93||}     ; [] 
    4781                    ;* --------------------------------------------------------------------------*
    4782 00000074           ||$C$L85||:    
    4783                            .dwpsn  file "../MPU9250/inv_mpu.c",line 774,column 10,is_stmt,isa 1
    4784                    ;----------------------------------------------------------------------
    4785                    ; 774 | else if (rate <= 5)                                                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   88

    4786                    ;----------------------------------------------------------------------
    4787 00000074 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |774|  ; [KEEP 32-BIT INS]
    4788 00000078 2805              CMP       A1, #5                ; [DPU_V7M3_PIPE] |774|  ; [ORIG 16-BIT INS]
    4789 0000007a DC03              BGT       ||$C$L86||            ; [DPU_V7M3_PIPE] |774|  ; [ORIG 16-BIT INS]
    4790                            ; BRANCHCC OCCURS {||$C$L86||}   ; [] |774| 
    4791                    ;* --------------------------------------------------------------------------*
    4792                            .dwpsn  file "../MPU9250/inv_mpu.c",line 775,column 9,is_stmt,isa 1
    4793                    ;----------------------------------------------------------------------
    4794                    ; 775 | tmp[0] = INV_LPA_5HZ;                                                  
    4795                    ;----------------------------------------------------------------------
    4796 0000007c 2004              MOVS      A1, #4                ; [DPU_V7M3_PIPE] |775|  ; [ORIG 16-BIT INS]
    4797 0000007e 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |775|  ; [KEEP 32-BIT INS]
    4798 00000082 E033              B         ||$C$L93||            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4799                            ; BRANCH OCCURS {||$C$L93||}     ; [] 
    4800                    ;* --------------------------------------------------------------------------*
    4801 00000084           ||$C$L86||:    
    4802                            .dwpsn  file "../MPU9250/inv_mpu.c",line 776,column 10,is_stmt,isa 1
    4803                    ;----------------------------------------------------------------------
    4804                    ; 776 | else if (rate <= 10)                                                   
    4805                    ;----------------------------------------------------------------------
    4806 00000084 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |776|  ; [KEEP 32-BIT INS]
    4807 00000088 280A              CMP       A1, #10               ; [DPU_V7M3_PIPE] |776|  ; [ORIG 16-BIT INS]
    4808 0000008a DC03              BGT       ||$C$L87||            ; [DPU_V7M3_PIPE] |776|  ; [ORIG 16-BIT INS]
    4809                            ; BRANCHCC OCCURS {||$C$L87||}   ; [] |776| 
    4810                    ;* --------------------------------------------------------------------------*
    4811                            .dwpsn  file "../MPU9250/inv_mpu.c",line 777,column 9,is_stmt,isa 1
    4812                    ;----------------------------------------------------------------------
    4813                    ; 777 | tmp[0] = INV_LPA_10HZ;                                                 
    4814                    ;----------------------------------------------------------------------
    4815 0000008c 2005              MOVS      A1, #5                ; [DPU_V7M3_PIPE] |777|  ; [ORIG 16-BIT INS]
    4816 0000008e 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |777|  ; [KEEP 32-BIT INS]
    4817 00000092 E02B              B         ||$C$L93||            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4818                            ; BRANCH OCCURS {||$C$L93||}     ; [] 
    4819                    ;* --------------------------------------------------------------------------*
    4820 00000094           ||$C$L87||:    
    4821                            .dwpsn  file "../MPU9250/inv_mpu.c",line 778,column 10,is_stmt,isa 1
    4822                    ;----------------------------------------------------------------------
    4823                    ; 778 | else if (rate <= 20)                                                   
    4824                    ;----------------------------------------------------------------------
    4825 00000094 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |778|  ; [KEEP 32-BIT INS]
    4826 00000098 2814              CMP       A1, #20               ; [DPU_V7M3_PIPE] |778|  ; [ORIG 16-BIT INS]
    4827 0000009a DC03              BGT       ||$C$L88||            ; [DPU_V7M3_PIPE] |778|  ; [ORIG 16-BIT INS]
    4828                            ; BRANCHCC OCCURS {||$C$L88||}   ; [] |778| 
    4829                    ;* --------------------------------------------------------------------------*
    4830                            .dwpsn  file "../MPU9250/inv_mpu.c",line 779,column 9,is_stmt,isa 1
    4831                    ;----------------------------------------------------------------------
    4832                    ; 779 | tmp[0] = INV_LPA_20HZ;                                                 
    4833                    ;----------------------------------------------------------------------
    4834 0000009c 2006              MOVS      A1, #6                ; [DPU_V7M3_PIPE] |779|  ; [ORIG 16-BIT INS]
    4835 0000009e 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |779|  ; [KEEP 32-BIT INS]
    4836 000000a2 E023              B         ||$C$L93||            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4837                            ; BRANCH OCCURS {||$C$L93||}     ; [] 
    4838                    ;* --------------------------------------------------------------------------*
    4839 000000a4           ||$C$L88||:    
    4840                            .dwpsn  file "../MPU9250/inv_mpu.c",line 780,column 10,is_stmt,isa 1
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   89

    4841                    ;----------------------------------------------------------------------
    4842                    ; 780 | else if (rate <= 40)                                                   
    4843                    ;----------------------------------------------------------------------
    4844 000000a4 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |780|  ; [KEEP 32-BIT INS]
    4845 000000a8 2828              CMP       A1, #40               ; [DPU_V7M3_PIPE] |780|  ; [ORIG 16-BIT INS]
    4846 000000aa DC03              BGT       ||$C$L89||            ; [DPU_V7M3_PIPE] |780|  ; [ORIG 16-BIT INS]
    4847                            ; BRANCHCC OCCURS {||$C$L89||}   ; [] |780| 
    4848                    ;* --------------------------------------------------------------------------*
    4849                            .dwpsn  file "../MPU9250/inv_mpu.c",line 781,column 9,is_stmt,isa 1
    4850                    ;----------------------------------------------------------------------
    4851                    ; 781 | tmp[0] = INV_LPA_40HZ;                                                 
    4852                    ;----------------------------------------------------------------------
    4853 000000ac 2007              MOVS      A1, #7                ; [DPU_V7M3_PIPE] |781|  ; [ORIG 16-BIT INS]
    4854 000000ae 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |781|  ; [KEEP 32-BIT INS]
    4855 000000b2 E01B              B         ||$C$L93||            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4856                            ; BRANCH OCCURS {||$C$L93||}     ; [] 
    4857                    ;* --------------------------------------------------------------------------*
    4858 000000b4           ||$C$L89||:    
    4859                            .dwpsn  file "../MPU9250/inv_mpu.c",line 782,column 10,is_stmt,isa 1
    4860                    ;----------------------------------------------------------------------
    4861                    ; 782 | else if (rate <= 80)                                                   
    4862                    ;----------------------------------------------------------------------
    4863 000000b4 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |782|  ; [KEEP 32-BIT INS]
    4864 000000b8 2850              CMP       A1, #80               ; [DPU_V7M3_PIPE] |782|  ; [ORIG 16-BIT INS]
    4865 000000ba DC03              BGT       ||$C$L90||            ; [DPU_V7M3_PIPE] |782|  ; [ORIG 16-BIT INS]
    4866                            ; BRANCHCC OCCURS {||$C$L90||}   ; [] |782| 
    4867                    ;* --------------------------------------------------------------------------*
    4868                            .dwpsn  file "../MPU9250/inv_mpu.c",line 783,column 9,is_stmt,isa 1
    4869                    ;----------------------------------------------------------------------
    4870                    ; 783 | tmp[0] = INV_LPA_80HZ;                                                 
    4871                    ;----------------------------------------------------------------------
    4872 000000bc 2008              MOVS      A1, #8                ; [DPU_V7M3_PIPE] |783|  ; [ORIG 16-BIT INS]
    4873 000000be 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |783|  ; [KEEP 32-BIT INS]
    4874 000000c2 E013              B         ||$C$L93||            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4875                            ; BRANCH OCCURS {||$C$L93||}     ; [] 
    4876                    ;* --------------------------------------------------------------------------*
    4877 000000c4           ||$C$L90||:    
    4878                            .dwpsn  file "../MPU9250/inv_mpu.c",line 784,column 10,is_stmt,isa 1
    4879                    ;----------------------------------------------------------------------
    4880                    ; 784 | else if (rate <= 160)                                                  
    4881                    ;----------------------------------------------------------------------
    4882 000000c4 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |784|  ; [KEEP 32-BIT INS]
    4883 000000c8 28A0              CMP       A1, #160              ; [DPU_V7M3_PIPE] |784|  ; [ORIG 16-BIT INS]
    4884 000000ca DC03              BGT       ||$C$L91||            ; [DPU_V7M3_PIPE] |784|  ; [ORIG 16-BIT INS]
    4885                            ; BRANCHCC OCCURS {||$C$L91||}   ; [] |784| 
    4886                    ;* --------------------------------------------------------------------------*
    4887                            .dwpsn  file "../MPU9250/inv_mpu.c",line 785,column 9,is_stmt,isa 1
    4888                    ;----------------------------------------------------------------------
    4889                    ; 785 | tmp[0] = INV_LPA_160HZ;                                                
    4890                    ;----------------------------------------------------------------------
    4891 000000cc 2009              MOVS      A1, #9                ; [DPU_V7M3_PIPE] |785|  ; [ORIG 16-BIT INS]
    4892 000000ce 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |785|  ; [KEEP 32-BIT INS]
    4893 000000d2 E00B              B         ||$C$L93||            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4894                            ; BRANCH OCCURS {||$C$L93||}     ; [] 
    4895                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   90

    4896 000000d4           ||$C$L91||:    
    4897                            .dwpsn  file "../MPU9250/inv_mpu.c",line 786,column 10,is_stmt,isa 1
    4898                    ;----------------------------------------------------------------------
    4899                    ; 786 | else if (rate <= 320)                                                  
    4900                    ;----------------------------------------------------------------------
    4901 000000d4 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |786|  ; [KEEP 32-BIT INS]
    4902 000000d8 7FA0F5B0          CMP       A1, #320              ; [DPU_V7M3_PIPE] |786|  ; [KEEP 32-BIT INS]
    4903 000000dc DC03              BGT       ||$C$L92||            ; [DPU_V7M3_PIPE] |786|  ; [ORIG 16-BIT INS]
    4904                            ; BRANCHCC OCCURS {||$C$L92||}   ; [] |786| 
    4905                    ;* --------------------------------------------------------------------------*
    4906                            .dwpsn  file "../MPU9250/inv_mpu.c",line 787,column 9,is_stmt,isa 1
    4907                    ;----------------------------------------------------------------------
    4908                    ; 787 | tmp[0] = INV_LPA_320HZ;                                                
    4909                    ; 788 | else                                                                   
    4910                    ;----------------------------------------------------------------------
    4911 000000de 200A              MOVS      A1, #10               ; [DPU_V7M3_PIPE] |787|  ; [ORIG 16-BIT INS]
    4912 000000e0 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |787|  ; [KEEP 32-BIT INS]
    4913 000000e4 E002              B         ||$C$L93||            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4914                            ; BRANCH OCCURS {||$C$L93||}     ; [] 
    4915                    ;* --------------------------------------------------------------------------*
    4916 000000e6           ||$C$L92||:    
    4917                            .dwpsn  file "../MPU9250/inv_mpu.c",line 789,column 9,is_stmt,isa 1
    4918                    ;----------------------------------------------------------------------
    4919                    ; 789 | tmp[0] = INV_LPA_640HZ;                                                
    4920                    ;----------------------------------------------------------------------
    4921 000000e6 200B              MOVS      A1, #11               ; [DPU_V7M3_PIPE] |789|  ; [ORIG 16-BIT INS]
    4922 000000e8 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |789|  ; [KEEP 32-BIT INS]
    4923                    ;* --------------------------------------------------------------------------*
    4924 000000ec           ||$C$L93||:    
    4925                            .dwpsn  file "../MPU9250/inv_mpu.c",line 790,column 5,is_stmt,isa 1
    4926                    ;----------------------------------------------------------------------
    4927                    ; 790 | if (i2c_write(st.hw->addr, st.reg->lp_accel_odr, 1, tmp))              
    4928                    ;----------------------------------------------------------------------
    4929 000000ec 4814              LDR       A1, $C$CON50          ; [DPU_V7M3_PIPE] |790|  ; [ORIG 16-BIT INS]
    4930 000000ee 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |790|  ; [ORIG 16-BIT INS]
    4931 000000f0 7A40              LDRB      A1, [A1, #9]          ; [DPU_V7M3_PIPE] |790|  ; [ORIG 16-BIT INS]
    4932 000000f2 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |790|  ; [ORIG 16-BIT INS]
    4933 000000f4 0202F10D          ADD       A3, SP, #2            ; [DPU_V7M3_PIPE] |790|  ; [KEEP 32-BIT INS]
    4934                    $C$DW$171       .dwtag  DW_TAG_TI_branch
    4935                            .dwattr $C$DW$171, DW_AT_low_pc(0x00)
    4936                            .dwattr $C$DW$171, DW_AT_name("WR_MPU")
    4937                            .dwattr $C$DW$171, DW_AT_TI_call
    4938                    
    4939 000000f8 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |790|  ; [KEEP 32-BIT INS]
    4940                            ; CALL OCCURS {WR_MPU }          ; [] |790| 
    4941 000000fc B110              CBZ       A1, ||$C$L94||        ; []  ; [ORIG 16-BIT INS]
    4942                            ; BRANCHCC OCCURS {||$C$L94||}   ; [] |790| 
    4943                    ;* --------------------------------------------------------------------------*
    4944                            .dwpsn  file "../MPU9250/inv_mpu.c",line 791,column 9,is_stmt,isa 1
    4945                    ;----------------------------------------------------------------------
    4946                    ; 791 | return -1;                                                             
    4947                    ;----------------------------------------------------------------------
    4948 000000fe 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |791|  ; [KEEP 32-BIT INS]
    4949 00000102 E01B              B         ||$C$L96||            ; [DPU_V7M3_PIPE] |791|  ; [ORIG 16-BIT INS]
    4950                            ; BRANCH OCCURS {||$C$L96||}     ; [] |791| 
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   91

    4951                    ;* --------------------------------------------------------------------------*
    4952 00000104           ||$C$L94||:    
    4953                            .dwpsn  file "../MPU9250/inv_mpu.c",line 792,column 5,is_stmt,isa 1
    4954                    ;----------------------------------------------------------------------
    4955                    ; 792 | tmp[0] = BIT_LPA_CYCLE;                                                
    4956                    ;----------------------------------------------------------------------
    4957 00000104 2020              MOVS      A1, #32               ; [DPU_V7M3_PIPE] |792|  ; [ORIG 16-BIT INS]
    4958 00000106 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |792|  ; [KEEP 32-BIT INS]
    4959                            .dwpsn  file "../MPU9250/inv_mpu.c",line 793,column 5,is_stmt,isa 1
    4960                    ;----------------------------------------------------------------------
    4961                    ; 793 | if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))                
    4962                    ;----------------------------------------------------------------------
    4963 0000010a 480D              LDR       A1, $C$CON50          ; [DPU_V7M3_PIPE] |793|  ; [ORIG 16-BIT INS]
    4964 0000010c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |793|  ; [ORIG 16-BIT INS]
    4965 0000010e 7D40              LDRB      A1, [A1, #21]         ; [DPU_V7M3_PIPE] |793|  ; [ORIG 16-BIT INS]
    4966 00000110 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |793|  ; [ORIG 16-BIT INS]
    4967 00000112 0202F10D          ADD       A3, SP, #2            ; [DPU_V7M3_PIPE] |793|  ; [KEEP 32-BIT INS]
    4968                    $C$DW$172       .dwtag  DW_TAG_TI_branch
    4969                            .dwattr $C$DW$172, DW_AT_low_pc(0x00)
    4970                            .dwattr $C$DW$172, DW_AT_name("WR_MPU")
    4971                            .dwattr $C$DW$172, DW_AT_TI_call
    4972                    
    4973 00000116 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |793|  ; [KEEP 32-BIT INS]
    4974                            ; CALL OCCURS {WR_MPU }          ; [] |793| 
    4975 0000011a B110              CBZ       A1, ||$C$L95||        ; []  ; [ORIG 16-BIT INS]
    4976                            ; BRANCHCC OCCURS {||$C$L95||}   ; [] |793| 
    4977                    ;* --------------------------------------------------------------------------*
    4978                            .dwpsn  file "../MPU9250/inv_mpu.c",line 794,column 9,is_stmt,isa 1
    4979                    ;----------------------------------------------------------------------
    4980                    ; 794 | return -1;                                                             
    4981                    ; 795 | #endif                                                                 
    4982                    ;----------------------------------------------------------------------
    4983 0000011c 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |794|  ; [KEEP 32-BIT INS]
    4984 00000120 E00C              B         ||$C$L96||            ; [DPU_V7M3_PIPE] |794|  ; [ORIG 16-BIT INS]
    4985                            ; BRANCH OCCURS {||$C$L96||}     ; [] |794| 
    4986                    ;* --------------------------------------------------------------------------*
    4987 00000122           ||$C$L95||:    
    4988                            .dwpsn  file "../MPU9250/inv_mpu.c",line 796,column 5,is_stmt,isa 1
    4989                    ;----------------------------------------------------------------------
    4990                    ; 796 | st.chip_cfg.sensors = INV_XYZ_ACCEL;                                   
    4991                    ;----------------------------------------------------------------------
    4992 00000122 4909              LDR       A2, $C$CON52          ; [DPU_V7M3_PIPE] |796|  ; [ORIG 16-BIT INS]
    4993 00000124 2008              MOVS      A1, #8                ; [DPU_V7M3_PIPE] |796|  ; [ORIG 16-BIT INS]
    4994 00000126 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |796|  ; [ORIG 16-BIT INS]
    4995                            .dwpsn  file "../MPU9250/inv_mpu.c",line 797,column 5,is_stmt,isa 1
    4996                    ;----------------------------------------------------------------------
    4997                    ; 797 | st.chip_cfg.clk_src = 0;                                               
    4998                    ;----------------------------------------------------------------------
    4999 00000128 4908              LDR       A2, $C$CON53          ; [DPU_V7M3_PIPE] |797|  ; [ORIG 16-BIT INS]
    5000 0000012a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |797|  ; [ORIG 16-BIT INS]
    5001 0000012c 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |797|  ; [ORIG 16-BIT INS]
    5002                            .dwpsn  file "../MPU9250/inv_mpu.c",line 798,column 5,is_stmt,isa 1
    5003                    ;----------------------------------------------------------------------
    5004                    ; 798 | st.chip_cfg.lp_accel_mode = 1;                                         
    5005                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   92

    5006 0000012e 4905              LDR       A2, $C$CON51          ; [DPU_V7M3_PIPE] |798|  ; [ORIG 16-BIT INS]
    5007 00000130 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |798|  ; [ORIG 16-BIT INS]
    5008 00000132 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |798|  ; [ORIG 16-BIT INS]
    5009                            .dwpsn  file "../MPU9250/inv_mpu.c",line 799,column 5,is_stmt,isa 1
    5010                    ;----------------------------------------------------------------------
    5011                    ; 799 | mpu_configure_fifo(0);                                                 
    5012                    ;----------------------------------------------------------------------
    5013 00000134 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |799|  ; [ORIG 16-BIT INS]
    5014                    $C$DW$173       .dwtag  DW_TAG_TI_branch
    5015                            .dwattr $C$DW$173, DW_AT_low_pc(0x00)
    5016                            .dwattr $C$DW$173, DW_AT_name("mpu_configure_fifo")
    5017                            .dwattr $C$DW$173, DW_AT_TI_call
    5018                    
    5019 00000136 FFFEF7FF!         BL        mpu_configure_fifo    ; [DPU_V7M3_PIPE] |799|  ; [KEEP 32-BIT INS]
    5020                            ; CALL OCCURS {mpu_configure_fifo }  ; [] |799| 
    5021                            .dwpsn  file "../MPU9250/inv_mpu.c",line 801,column 5,is_stmt,isa 1
    5022                    ;----------------------------------------------------------------------
    5023                    ; 801 | return 0;                                                              
    5024                    ;----------------------------------------------------------------------
    5025 0000013a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |801|  ; [ORIG 16-BIT INS]
    5026                    ;* --------------------------------------------------------------------------*
    5027 0000013c           ||$C$L96||:    
    5028                            .dwpsn  file "../MPU9250/inv_mpu.c",line 802,column 1,is_stmt,isa 1
    5029                    $C$DW$174       .dwtag  DW_TAG_TI_branch
    5030                            .dwattr $C$DW$174, DW_AT_low_pc(0x00)
    5031                            .dwattr $C$DW$174, DW_AT_TI_return
    5032                    
    5033 0000013c BD0E              POP       {A2, A3, A4, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5034                            .dwcfi  cfa_offset, 0
    5035                            .dwcfi  restore_reg, 3
    5036                            .dwcfi  restore_reg, 2
    5037                            .dwcfi  restore_reg, 1
    5038                            ; BRANCH OCCURS                  ; [] 
    5039                            .dwattr $C$DW$164, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
    5040                            .dwattr $C$DW$164, DW_AT_TI_end_line(0x322)
    5041                            .dwattr $C$DW$164, DW_AT_TI_end_column(0x01)
    5042                            .dwendentry
    5043                            .dwendtag $C$DW$164
    5044                    
    5045 00000000                   .sect   ".text:mpu_get_gyro_reg"
    5046                            .clink
    5047                            .thumbfunc mpu_get_gyro_reg
    5048 00000000                   .thumb
    5049                            .global mpu_get_gyro_reg
    5050                    
    5051                    $C$DW$175       .dwtag  DW_TAG_subprogram
    5052                            .dwattr $C$DW$175, DW_AT_name("mpu_get_gyro_reg")
    5053                            .dwattr $C$DW$175, DW_AT_low_pc(mpu_get_gyro_reg)
    5054                            .dwattr $C$DW$175, DW_AT_high_pc(0x00)
    5055                            .dwattr $C$DW$175, DW_AT_TI_symbol_name("mpu_get_gyro_reg")
    5056                            .dwattr $C$DW$175, DW_AT_external
    5057                            .dwattr $C$DW$175, DW_AT_type(*$C$DW$T$10)
    5058                            .dwattr $C$DW$175, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    5059                            .dwattr $C$DW$175, DW_AT_TI_begin_line(0x32a)
    5060                            .dwattr $C$DW$175, DW_AT_TI_begin_column(0x05)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   93

    5061                            .dwattr $C$DW$175, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    5062                            .dwattr $C$DW$175, DW_AT_decl_line(0x32a)
    5063                            .dwattr $C$DW$175, DW_AT_decl_column(0x05)
    5064                            .dwattr $C$DW$175, DW_AT_TI_max_frame_size(0x18)
    5065                            .dwpsn  file "../MPU9250/inv_mpu.c",line 811,column 1,is_stmt,address mpu_get_gyro_reg,isa 1
    5066                    
    5067                            .dwfde $C$DW$CIE, mpu_get_gyro_reg
    5068                    $C$DW$176       .dwtag  DW_TAG_formal_parameter
    5069                            .dwattr $C$DW$176, DW_AT_name("data")
    5070                            .dwattr $C$DW$176, DW_AT_TI_symbol_name("data")
    5071                            .dwattr $C$DW$176, DW_AT_type(*$C$DW$T$196)
    5072                            .dwattr $C$DW$176, DW_AT_location[DW_OP_reg0]
    5073                    
    5074                    $C$DW$177       .dwtag  DW_TAG_formal_parameter
    5075                            .dwattr $C$DW$177, DW_AT_name("timestamp")
    5076                            .dwattr $C$DW$177, DW_AT_TI_symbol_name("timestamp")
    5077                            .dwattr $C$DW$177, DW_AT_type(*$C$DW$T$235)
    5078                            .dwattr $C$DW$177, DW_AT_location[DW_OP_reg1]
    5079                    
    5080                    ;----------------------------------------------------------------------
    5081                    ; 810 | int mpu_get_gyro_reg(short *data, unsigned long *timestamp)            
    5082                    ;----------------------------------------------------------------------
    5083                    
    5084                    ;*****************************************************************************
    5085                    ;* FUNCTION NAME: mpu_get_gyro_reg                                           *
    5086                    ;*                                                                           *
    5087                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
    5088                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
    5089                    ;*   Local Frame Size  : 0 Args + 16 Auto + 4 Save = 20 byte                 *
    5090                    ;*****************************************************************************
    5091 00000000           mpu_get_gyro_reg:
    5092                    ;* --------------------------------------------------------------------------*
    5093                            .dwcfi  cfa_offset, 0
    5094 00000000 B500              PUSH      {LR}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5095                            .dwcfi  cfa_offset, 4
    5096                            .dwcfi  save_reg_to_mem, 14, -4
    5097 00000002 0D14F1AD          SUB       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    5098                            .dwcfi  cfa_offset, 24
    5099                    $C$DW$178       .dwtag  DW_TAG_variable
    5100                            .dwattr $C$DW$178, DW_AT_name("data")
    5101                            .dwattr $C$DW$178, DW_AT_TI_symbol_name("data")
    5102                            .dwattr $C$DW$178, DW_AT_type(*$C$DW$T$196)
    5103                            .dwattr $C$DW$178, DW_AT_location[DW_OP_breg13 0]
    5104                    
    5105                    $C$DW$179       .dwtag  DW_TAG_variable
    5106                            .dwattr $C$DW$179, DW_AT_name("timestamp")
    5107                            .dwattr $C$DW$179, DW_AT_TI_symbol_name("timestamp")
    5108                            .dwattr $C$DW$179, DW_AT_type(*$C$DW$T$235)
    5109                            .dwattr $C$DW$179, DW_AT_location[DW_OP_breg13 4]
    5110                    
    5111                    $C$DW$180       .dwtag  DW_TAG_variable
    5112                            .dwattr $C$DW$180, DW_AT_name("tmp")
    5113                            .dwattr $C$DW$180, DW_AT_TI_symbol_name("tmp")
    5114                            .dwattr $C$DW$180, DW_AT_type(*$C$DW$T$181)
    5115                            .dwattr $C$DW$180, DW_AT_location[DW_OP_breg13 8]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   94

    5116                    
    5117                    ;----------------------------------------------------------------------
    5118                    ; 812 | unsigned char tmp[6];                                                  
    5119                    ;----------------------------------------------------------------------
    5120 00000006 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |811|  ; [ORIG 16-BIT INS]
    5121 00000008 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |811|  ; [ORIG 16-BIT INS]
    5122                            .dwpsn  file "../MPU9250/inv_mpu.c",line 814,column 5,is_stmt,isa 1
    5123                    ;----------------------------------------------------------------------
    5124                    ; 814 | if (!(st.chip_cfg.sensors & INV_XYZ_GYRO))                             
    5125                    ;----------------------------------------------------------------------
    5126 0000000a 4817              LDR       A1, $C$CON54          ; [DPU_V7M3_PIPE] |814|  ; [ORIG 16-BIT INS]
    5127 0000000c 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |814|  ; [ORIG 16-BIT INS]
    5128 0000000e 0F70F010          TST       A1, #112              ; [DPU_V7M3_PIPE] |814|  ; [KEEP 32-BIT INS]
    5129 00000012 D102              BNE       ||$C$L97||            ; [DPU_V7M3_PIPE] |814|  ; [ORIG 16-BIT INS]
    5130                            ; BRANCHCC OCCURS {||$C$L97||}   ; [] |814| 
    5131                    ;* --------------------------------------------------------------------------*
    5132                            .dwpsn  file "../MPU9250/inv_mpu.c",line 815,column 9,is_stmt,isa 1
    5133                    ;----------------------------------------------------------------------
    5134                    ; 815 | return -1;                                                             
    5135                    ;----------------------------------------------------------------------
    5136 00000014 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |815|  ; [KEEP 32-BIT INS]
    5137 00000018 E023              B         ||$C$L99||            ; [DPU_V7M3_PIPE] |815|  ; [ORIG 16-BIT INS]
    5138                            ; BRANCH OCCURS {||$C$L99||}     ; [] |815| 
    5139                    ;* --------------------------------------------------------------------------*
    5140 0000001a           ||$C$L97||:    
    5141                            .dwpsn  file "../MPU9250/inv_mpu.c",line 817,column 5,is_stmt,isa 1
    5142                    ;----------------------------------------------------------------------
    5143                    ; 817 | if (i2c_read(st.hw->addr, st.reg->raw_gyro, 6, tmp))                   
    5144                    ;----------------------------------------------------------------------
    5145 0000001a 4814              LDR       A1, $C$CON55          ; [DPU_V7M3_PIPE] |817|  ; [ORIG 16-BIT INS]
    5146 0000001c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |817|  ; [ORIG 16-BIT INS]
    5147 0000001e 7B80              LDRB      A1, [A1, #14]         ; [DPU_V7M3_PIPE] |817|  ; [ORIG 16-BIT INS]
    5148 00000020 2106              MOVS      A2, #6                ; [DPU_V7M3_PIPE] |817|  ; [ORIG 16-BIT INS]
    5149 00000022 AA02              ADD       A3, SP, #8            ; [DPU_V7M3_PIPE] |817|  ; [ORIG 16-BIT INS]
    5150                    $C$DW$181       .dwtag  DW_TAG_TI_branch
    5151                            .dwattr $C$DW$181, DW_AT_low_pc(0x00)
    5152                            .dwattr $C$DW$181, DW_AT_name("RD_MPU")
    5153                            .dwattr $C$DW$181, DW_AT_TI_call
    5154                    
    5155 00000024 FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |817|  ; [KEEP 32-BIT INS]
    5156                            ; CALL OCCURS {RD_MPU }          ; [] |817| 
    5157 00000028 B110              CBZ       A1, ||$C$L98||        ; []  ; [ORIG 16-BIT INS]
    5158                            ; BRANCHCC OCCURS {||$C$L98||}   ; [] |817| 
    5159                    ;* --------------------------------------------------------------------------*
    5160                            .dwpsn  file "../MPU9250/inv_mpu.c",line 818,column 9,is_stmt,isa 1
    5161                    ;----------------------------------------------------------------------
    5162                    ; 818 | return -1;                                                             
    5163                    ;----------------------------------------------------------------------
    5164 0000002a 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |818|  ; [KEEP 32-BIT INS]
    5165 0000002e E018              B         ||$C$L99||            ; [DPU_V7M3_PIPE] |818|  ; [ORIG 16-BIT INS]
    5166                            ; BRANCH OCCURS {||$C$L99||}     ; [] |818| 
    5167                    ;* --------------------------------------------------------------------------*
    5168 00000030           ||$C$L98||:    
    5169                            .dwpsn  file "../MPU9250/inv_mpu.c",line 819,column 5,is_stmt,isa 1
    5170                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   95

    5171                    ; 819 | data[0] = (tmp[0] << 8) | tmp[1];                                      
    5172                    ;----------------------------------------------------------------------
    5173 00000030 2008F89D          LDRB      A3, [SP, #8]          ; [DPU_V7M3_PIPE] |819|  ; [KEEP 32-BIT INS]
    5174 00000034 0009F89D          LDRB      A1, [SP, #9]          ; [DPU_V7M3_PIPE] |819|  ; [KEEP 32-BIT INS]
    5175 00000038 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |819|  ; [ORIG 16-BIT INS]
    5176 0000003a 2002EA40          ORR       A1, A1, A3, LSL #8    ; [DPU_V7M3_PIPE] |819|  ; [KEEP 32-BIT INS]
    5177 0000003e 8008              STRH      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |819|  ; [ORIG 16-BIT INS]
    5178                            .dwpsn  file "../MPU9250/inv_mpu.c",line 820,column 5,is_stmt,isa 1
    5179                    ;----------------------------------------------------------------------
    5180                    ; 820 | data[1] = (tmp[2] << 8) | tmp[3];                                      
    5181                    ;----------------------------------------------------------------------
    5182 00000040 000BF89D          LDRB      A1, [SP, #11]         ; [DPU_V7M3_PIPE] |820|  ; [KEEP 32-BIT INS]
    5183 00000044 200AF89D          LDRB      A3, [SP, #10]         ; [DPU_V7M3_PIPE] |820|  ; [KEEP 32-BIT INS]
    5184 00000048 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |820|  ; [ORIG 16-BIT INS]
    5185 0000004a 2002EA40          ORR       A1, A1, A3, LSL #8    ; [DPU_V7M3_PIPE] |820|  ; [KEEP 32-BIT INS]
    5186 0000004e 8048              STRH      A1, [A2, #2]          ; [DPU_V7M3_PIPE] |820|  ; [ORIG 16-BIT INS]
    5187                            .dwpsn  file "../MPU9250/inv_mpu.c",line 821,column 5,is_stmt,isa 1
    5188                    ;----------------------------------------------------------------------
    5189                    ; 821 | data[2] = (tmp[4] << 8) | tmp[5];                                      
    5190                    ;----------------------------------------------------------------------
    5191 00000050 000DF89D          LDRB      A1, [SP, #13]         ; [DPU_V7M3_PIPE] |821|  ; [KEEP 32-BIT INS]
    5192 00000054 200CF89D          LDRB      A3, [SP, #12]         ; [DPU_V7M3_PIPE] |821|  ; [KEEP 32-BIT INS]
    5193 00000058 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |821|  ; [ORIG 16-BIT INS]
    5194 0000005a 2002EA40          ORR       A1, A1, A3, LSL #8    ; [DPU_V7M3_PIPE] |821|  ; [KEEP 32-BIT INS]
    5195 0000005e 8088              STRH      A1, [A2, #4]          ; [DPU_V7M3_PIPE] |821|  ; [ORIG 16-BIT INS]
    5196                            .dwpsn  file "../MPU9250/inv_mpu.c",line 822,column 5,is_stmt,isa 1
    5197                    ;----------------------------------------------------------------------
    5198                    ; 822 | if (timestamp)                                                         
    5199                    ; 823 |     get_ms(timestamp);                                                 
    5200                    ;----------------------------------------------------------------------
    5201                            .dwpsn  file "../MPU9250/inv_mpu.c",line 824,column 5,is_stmt,isa 1
    5202                    ;----------------------------------------------------------------------
    5203                    ; 824 | return 0;                                                              
    5204                    ;----------------------------------------------------------------------
    5205 00000060 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |824|  ; [ORIG 16-BIT INS]
    5206                    ;* --------------------------------------------------------------------------*
    5207 00000062           ||$C$L99||:    
    5208                            .dwpsn  file "../MPU9250/inv_mpu.c",line 825,column 1,is_stmt,isa 1
    5209 00000062 B005              ADD       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5210                            .dwcfi  cfa_offset, 4
    5211                    $C$DW$182       .dwtag  DW_TAG_TI_branch
    5212                            .dwattr $C$DW$182, DW_AT_low_pc(0x00)
    5213                            .dwattr $C$DW$182, DW_AT_TI_return
    5214                    
    5215 00000064 BD00              POP       {PC}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5216                            .dwcfi  cfa_offset, 0
    5217                            ; BRANCH OCCURS                  ; [] 
    5218                            .dwattr $C$DW$175, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
    5219                            .dwattr $C$DW$175, DW_AT_TI_end_line(0x339)
    5220                            .dwattr $C$DW$175, DW_AT_TI_end_column(0x01)
    5221                            .dwendentry
    5222                            .dwendtag $C$DW$175
    5223                    
    5224 00000000                   .sect   ".text:mpu_get_accel_reg"
    5225                            .clink
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   96

    5226                            .thumbfunc mpu_get_accel_reg
    5227 00000000                   .thumb
    5228                            .global mpu_get_accel_reg
    5229                    
    5230                    $C$DW$183       .dwtag  DW_TAG_subprogram
    5231                            .dwattr $C$DW$183, DW_AT_name("mpu_get_accel_reg")
    5232                            .dwattr $C$DW$183, DW_AT_low_pc(mpu_get_accel_reg)
    5233                            .dwattr $C$DW$183, DW_AT_high_pc(0x00)
    5234                            .dwattr $C$DW$183, DW_AT_TI_symbol_name("mpu_get_accel_reg")
    5235                            .dwattr $C$DW$183, DW_AT_external
    5236                            .dwattr $C$DW$183, DW_AT_type(*$C$DW$T$10)
    5237                            .dwattr $C$DW$183, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    5238                            .dwattr $C$DW$183, DW_AT_TI_begin_line(0x341)
    5239                            .dwattr $C$DW$183, DW_AT_TI_begin_column(0x05)
    5240                            .dwattr $C$DW$183, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    5241                            .dwattr $C$DW$183, DW_AT_decl_line(0x341)
    5242                            .dwattr $C$DW$183, DW_AT_decl_column(0x05)
    5243                            .dwattr $C$DW$183, DW_AT_TI_max_frame_size(0x18)
    5244                            .dwpsn  file "../MPU9250/inv_mpu.c",line 834,column 1,is_stmt,address mpu_get_accel_reg,isa 1
    5245                    
    5246                            .dwfde $C$DW$CIE, mpu_get_accel_reg
    5247                    $C$DW$184       .dwtag  DW_TAG_formal_parameter
    5248                            .dwattr $C$DW$184, DW_AT_name("data")
    5249                            .dwattr $C$DW$184, DW_AT_TI_symbol_name("data")
    5250                            .dwattr $C$DW$184, DW_AT_type(*$C$DW$T$196)
    5251                            .dwattr $C$DW$184, DW_AT_location[DW_OP_reg0]
    5252                    
    5253                    $C$DW$185       .dwtag  DW_TAG_formal_parameter
    5254                            .dwattr $C$DW$185, DW_AT_name("timestamp")
    5255                            .dwattr $C$DW$185, DW_AT_TI_symbol_name("timestamp")
    5256                            .dwattr $C$DW$185, DW_AT_type(*$C$DW$T$235)
    5257                            .dwattr $C$DW$185, DW_AT_location[DW_OP_reg1]
    5258                    
    5259                    ;----------------------------------------------------------------------
    5260                    ; 833 | int mpu_get_accel_reg(short *data, unsigned long *timestamp)           
    5261                    ;----------------------------------------------------------------------
    5262                    
    5263                    ;*****************************************************************************
    5264                    ;* FUNCTION NAME: mpu_get_accel_reg                                          *
    5265                    ;*                                                                           *
    5266                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
    5267                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
    5268                    ;*   Local Frame Size  : 0 Args + 16 Auto + 4 Save = 20 byte                 *
    5269                    ;*****************************************************************************
    5270 00000000           mpu_get_accel_reg:
    5271                    ;* --------------------------------------------------------------------------*
    5272                            .dwcfi  cfa_offset, 0
    5273 00000000 B500              PUSH      {LR}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5274                            .dwcfi  cfa_offset, 4
    5275                            .dwcfi  save_reg_to_mem, 14, -4
    5276 00000002 0D14F1AD          SUB       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    5277                            .dwcfi  cfa_offset, 24
    5278                    $C$DW$186       .dwtag  DW_TAG_variable
    5279                            .dwattr $C$DW$186, DW_AT_name("data")
    5280                            .dwattr $C$DW$186, DW_AT_TI_symbol_name("data")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   97

    5281                            .dwattr $C$DW$186, DW_AT_type(*$C$DW$T$196)
    5282                            .dwattr $C$DW$186, DW_AT_location[DW_OP_breg13 0]
    5283                    
    5284                    $C$DW$187       .dwtag  DW_TAG_variable
    5285                            .dwattr $C$DW$187, DW_AT_name("timestamp")
    5286                            .dwattr $C$DW$187, DW_AT_TI_symbol_name("timestamp")
    5287                            .dwattr $C$DW$187, DW_AT_type(*$C$DW$T$235)
    5288                            .dwattr $C$DW$187, DW_AT_location[DW_OP_breg13 4]
    5289                    
    5290                    $C$DW$188       .dwtag  DW_TAG_variable
    5291                            .dwattr $C$DW$188, DW_AT_name("tmp")
    5292                            .dwattr $C$DW$188, DW_AT_TI_symbol_name("tmp")
    5293                            .dwattr $C$DW$188, DW_AT_type(*$C$DW$T$181)
    5294                            .dwattr $C$DW$188, DW_AT_location[DW_OP_breg13 8]
    5295                    
    5296                    ;----------------------------------------------------------------------
    5297                    ; 835 | unsigned char tmp[6];                                                  
    5298                    ;----------------------------------------------------------------------
    5299 00000006 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |834|  ; [ORIG 16-BIT INS]
    5300 00000008 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |834|  ; [ORIG 16-BIT INS]
    5301                            .dwpsn  file "../MPU9250/inv_mpu.c",line 837,column 5,is_stmt,isa 1
    5302                    ;----------------------------------------------------------------------
    5303                    ; 837 | if (!(st.chip_cfg.sensors & INV_XYZ_ACCEL))                            
    5304                    ;----------------------------------------------------------------------
    5305 0000000a 4816              LDR       A1, $C$CON56          ; [DPU_V7M3_PIPE] |837|  ; [ORIG 16-BIT INS]
    5306 0000000c 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |837|  ; [ORIG 16-BIT INS]
    5307 0000000e 0900              LSRS      A1, A1, #4            ; [DPU_V7M3_PIPE] |837|  ; [ORIG 16-BIT INS]
    5308 00000010 D202              BCS       ||$C$L100||           ; [DPU_V7M3_PIPE] |837|  ; [ORIG 16-BIT INS]
    5309                            ; BRANCHCC OCCURS {||$C$L100||}  ; [] |837| 
    5310                    ;* --------------------------------------------------------------------------*
    5311                            .dwpsn  file "../MPU9250/inv_mpu.c",line 838,column 9,is_stmt,isa 1
    5312                    ;----------------------------------------------------------------------
    5313                    ; 838 | return -1;                                                             
    5314                    ;----------------------------------------------------------------------
    5315 00000012 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |838|  ; [KEEP 32-BIT INS]
    5316 00000016 E023              B         ||$C$L102||           ; [DPU_V7M3_PIPE] |838|  ; [ORIG 16-BIT INS]
    5317                            ; BRANCH OCCURS {||$C$L102||}    ; [] |838| 
    5318                    ;* --------------------------------------------------------------------------*
    5319 00000018           ||$C$L100||:    
    5320                            .dwpsn  file "../MPU9250/inv_mpu.c",line 840,column 5,is_stmt,isa 1
    5321                    ;----------------------------------------------------------------------
    5322                    ; 840 | if (i2c_read(st.hw->addr, st.reg->raw_accel, 6, tmp))                  
    5323                    ;----------------------------------------------------------------------
    5324 00000018 4813              LDR       A1, $C$CON57          ; [DPU_V7M3_PIPE] |840|  ; [ORIG 16-BIT INS]
    5325 0000001a 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |840|  ; [ORIG 16-BIT INS]
    5326 0000001c 7BC0              LDRB      A1, [A1, #15]         ; [DPU_V7M3_PIPE] |840|  ; [ORIG 16-BIT INS]
    5327 0000001e 2106              MOVS      A2, #6                ; [DPU_V7M3_PIPE] |840|  ; [ORIG 16-BIT INS]
    5328 00000020 AA02              ADD       A3, SP, #8            ; [DPU_V7M3_PIPE] |840|  ; [ORIG 16-BIT INS]
    5329                    $C$DW$189       .dwtag  DW_TAG_TI_branch
    5330                            .dwattr $C$DW$189, DW_AT_low_pc(0x00)
    5331                            .dwattr $C$DW$189, DW_AT_name("RD_MPU")
    5332                            .dwattr $C$DW$189, DW_AT_TI_call
    5333                    
    5334 00000022 FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |840|  ; [KEEP 32-BIT INS]
    5335                            ; CALL OCCURS {RD_MPU }          ; [] |840| 
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   98

    5336 00000026 B110              CBZ       A1, ||$C$L101||       ; []  ; [ORIG 16-BIT INS]
    5337                            ; BRANCHCC OCCURS {||$C$L101||}  ; [] |840| 
    5338                    ;* --------------------------------------------------------------------------*
    5339                            .dwpsn  file "../MPU9250/inv_mpu.c",line 841,column 9,is_stmt,isa 1
    5340                    ;----------------------------------------------------------------------
    5341                    ; 841 | return -1;                                                             
    5342                    ;----------------------------------------------------------------------
    5343 00000028 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |841|  ; [KEEP 32-BIT INS]
    5344 0000002c E018              B         ||$C$L102||           ; [DPU_V7M3_PIPE] |841|  ; [ORIG 16-BIT INS]
    5345                            ; BRANCH OCCURS {||$C$L102||}    ; [] |841| 
    5346                    ;* --------------------------------------------------------------------------*
    5347 0000002e           ||$C$L101||:    
    5348                            .dwpsn  file "../MPU9250/inv_mpu.c",line 842,column 5,is_stmt,isa 1
    5349                    ;----------------------------------------------------------------------
    5350                    ; 842 | data[0] = (tmp[0] << 8) | tmp[1];                                      
    5351                    ;----------------------------------------------------------------------
    5352 0000002e 2008F89D          LDRB      A3, [SP, #8]          ; [DPU_V7M3_PIPE] |842|  ; [KEEP 32-BIT INS]
    5353 00000032 0009F89D          LDRB      A1, [SP, #9]          ; [DPU_V7M3_PIPE] |842|  ; [KEEP 32-BIT INS]
    5354 00000036 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |842|  ; [ORIG 16-BIT INS]
    5355 00000038 2002EA40          ORR       A1, A1, A3, LSL #8    ; [DPU_V7M3_PIPE] |842|  ; [KEEP 32-BIT INS]
    5356 0000003c 8008              STRH      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |842|  ; [ORIG 16-BIT INS]
    5357                            .dwpsn  file "../MPU9250/inv_mpu.c",line 843,column 5,is_stmt,isa 1
    5358                    ;----------------------------------------------------------------------
    5359                    ; 843 | data[1] = (tmp[2] << 8) | tmp[3];                                      
    5360                    ;----------------------------------------------------------------------
    5361 0000003e 000BF89D          LDRB      A1, [SP, #11]         ; [DPU_V7M3_PIPE] |843|  ; [KEEP 32-BIT INS]
    5362 00000042 200AF89D          LDRB      A3, [SP, #10]         ; [DPU_V7M3_PIPE] |843|  ; [KEEP 32-BIT INS]
    5363 00000046 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |843|  ; [ORIG 16-BIT INS]
    5364 00000048 2002EA40          ORR       A1, A1, A3, LSL #8    ; [DPU_V7M3_PIPE] |843|  ; [KEEP 32-BIT INS]
    5365 0000004c 8048              STRH      A1, [A2, #2]          ; [DPU_V7M3_PIPE] |843|  ; [ORIG 16-BIT INS]
    5366                            .dwpsn  file "../MPU9250/inv_mpu.c",line 844,column 5,is_stmt,isa 1
    5367                    ;----------------------------------------------------------------------
    5368                    ; 844 | data[2] = (tmp[4] << 8) | tmp[5];                                      
    5369                    ;----------------------------------------------------------------------
    5370 0000004e 000DF89D          LDRB      A1, [SP, #13]         ; [DPU_V7M3_PIPE] |844|  ; [KEEP 32-BIT INS]
    5371 00000052 200CF89D          LDRB      A3, [SP, #12]         ; [DPU_V7M3_PIPE] |844|  ; [KEEP 32-BIT INS]
    5372 00000056 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |844|  ; [ORIG 16-BIT INS]
    5373 00000058 2002EA40          ORR       A1, A1, A3, LSL #8    ; [DPU_V7M3_PIPE] |844|  ; [KEEP 32-BIT INS]
    5374 0000005c 8088              STRH      A1, [A2, #4]          ; [DPU_V7M3_PIPE] |844|  ; [ORIG 16-BIT INS]
    5375                            .dwpsn  file "../MPU9250/inv_mpu.c",line 845,column 5,is_stmt,isa 1
    5376                    ;----------------------------------------------------------------------
    5377                    ; 845 | if (timestamp)                                                         
    5378                    ; 846 |     get_ms(timestamp);                                                 
    5379                    ;----------------------------------------------------------------------
    5380                            .dwpsn  file "../MPU9250/inv_mpu.c",line 847,column 5,is_stmt,isa 1
    5381                    ;----------------------------------------------------------------------
    5382                    ; 847 | return 0;                                                              
    5383                    ;----------------------------------------------------------------------
    5384 0000005e 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |847|  ; [ORIG 16-BIT INS]
    5385                    ;* --------------------------------------------------------------------------*
    5386 00000060           ||$C$L102||:    
    5387                            .dwpsn  file "../MPU9250/inv_mpu.c",line 848,column 1,is_stmt,isa 1
    5388 00000060 B005              ADD       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5389                            .dwcfi  cfa_offset, 4
    5390                    $C$DW$190       .dwtag  DW_TAG_TI_branch
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE   99

    5391                            .dwattr $C$DW$190, DW_AT_low_pc(0x00)
    5392                            .dwattr $C$DW$190, DW_AT_TI_return
    5393                    
    5394 00000062 BD00              POP       {PC}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5395                            .dwcfi  cfa_offset, 0
    5396                            ; BRANCH OCCURS                  ; [] 
    5397                            .dwattr $C$DW$183, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
    5398                            .dwattr $C$DW$183, DW_AT_TI_end_line(0x350)
    5399                            .dwattr $C$DW$183, DW_AT_TI_end_column(0x01)
    5400                            .dwendentry
    5401                            .dwendtag $C$DW$183
    5402                    
    5403 00000000                   .sect   ".text:mpu_get_temperature"
    5404                            .clink
    5405                            .thumbfunc mpu_get_temperature
    5406 00000000                   .thumb
    5407                            .global mpu_get_temperature
    5408                    
    5409                    $C$DW$191       .dwtag  DW_TAG_subprogram
    5410                            .dwattr $C$DW$191, DW_AT_name("mpu_get_temperature")
    5411                            .dwattr $C$DW$191, DW_AT_low_pc(mpu_get_temperature)
    5412                            .dwattr $C$DW$191, DW_AT_high_pc(0x00)
    5413                            .dwattr $C$DW$191, DW_AT_TI_symbol_name("mpu_get_temperature")
    5414                            .dwattr $C$DW$191, DW_AT_external
    5415                            .dwattr $C$DW$191, DW_AT_type(*$C$DW$T$10)
    5416                            .dwattr $C$DW$191, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    5417                            .dwattr $C$DW$191, DW_AT_TI_begin_line(0x358)
    5418                            .dwattr $C$DW$191, DW_AT_TI_begin_column(0x05)
    5419                            .dwattr $C$DW$191, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    5420                            .dwattr $C$DW$191, DW_AT_decl_line(0x358)
    5421                            .dwattr $C$DW$191, DW_AT_decl_column(0x05)
    5422                            .dwattr $C$DW$191, DW_AT_TI_max_frame_size(0x18)
    5423                            .dwpsn  file "../MPU9250/inv_mpu.c",line 857,column 1,is_stmt,address mpu_get_temperature,isa 
    5424                    
    5425                            .dwfde $C$DW$CIE, mpu_get_temperature
    5426                    $C$DW$192       .dwtag  DW_TAG_formal_parameter
    5427                            .dwattr $C$DW$192, DW_AT_name("data")
    5428                            .dwattr $C$DW$192, DW_AT_TI_symbol_name("data")
    5429                            .dwattr $C$DW$192, DW_AT_type(*$C$DW$T$237)
    5430                            .dwattr $C$DW$192, DW_AT_location[DW_OP_reg0]
    5431                    
    5432                    $C$DW$193       .dwtag  DW_TAG_formal_parameter
    5433                            .dwattr $C$DW$193, DW_AT_name("timestamp")
    5434                            .dwattr $C$DW$193, DW_AT_TI_symbol_name("timestamp")
    5435                            .dwattr $C$DW$193, DW_AT_type(*$C$DW$T$235)
    5436                            .dwattr $C$DW$193, DW_AT_location[DW_OP_reg1]
    5437                    
    5438                    ;----------------------------------------------------------------------
    5439                    ; 856 | int mpu_get_temperature(long *data, unsigned long *timestamp)          
    5440                    ;----------------------------------------------------------------------
    5441                    
    5442                    ;*****************************************************************************
    5443                    ;* FUNCTION NAME: mpu_get_temperature                                        *
    5444                    ;*                                                                           *
    5445                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V9,SP,LR,SR                          *
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  100

    5446                    ;*   Regs Used         : A1,A2,A3,A4,V1,V9,SP,LR,SR                          *
    5447                    ;*   Local Frame Size  : 0 Args + 16 Auto + 8 Save = 24 byte                 *
    5448                    ;*****************************************************************************
    5449 00000000           mpu_get_temperature:
    5450                    ;* --------------------------------------------------------------------------*
    5451                            .dwcfi  cfa_offset, 0
    5452 00000000 B51F              PUSH      {A1, A2, A3, A4, V1, LR} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5453                            .dwcfi  cfa_offset, 24
    5454                            .dwcfi  save_reg_to_mem, 14, -4
    5455                            .dwcfi  save_reg_to_mem, 4, -8
    5456                            .dwcfi  save_reg_to_mem, 3, -12
    5457                            .dwcfi  save_reg_to_mem, 2, -16
    5458                            .dwcfi  save_reg_to_mem, 1, -20
    5459                            .dwcfi  save_reg_to_mem, 0, -24
    5460                    $C$DW$194       .dwtag  DW_TAG_variable
    5461                            .dwattr $C$DW$194, DW_AT_name("data")
    5462                            .dwattr $C$DW$194, DW_AT_TI_symbol_name("data")
    5463                            .dwattr $C$DW$194, DW_AT_type(*$C$DW$T$237)
    5464                            .dwattr $C$DW$194, DW_AT_location[DW_OP_breg13 0]
    5465                    
    5466                    $C$DW$195       .dwtag  DW_TAG_variable
    5467                            .dwattr $C$DW$195, DW_AT_name("timestamp")
    5468                            .dwattr $C$DW$195, DW_AT_TI_symbol_name("timestamp")
    5469                            .dwattr $C$DW$195, DW_AT_type(*$C$DW$T$235)
    5470                            .dwattr $C$DW$195, DW_AT_location[DW_OP_breg13 4]
    5471                    
    5472                    $C$DW$196       .dwtag  DW_TAG_variable
    5473                            .dwattr $C$DW$196, DW_AT_name("raw")
    5474                            .dwattr $C$DW$196, DW_AT_TI_symbol_name("raw")
    5475                            .dwattr $C$DW$196, DW_AT_type(*$C$DW$T$8)
    5476                            .dwattr $C$DW$196, DW_AT_location[DW_OP_breg13 8]
    5477                    
    5478                    $C$DW$197       .dwtag  DW_TAG_variable
    5479                            .dwattr $C$DW$197, DW_AT_name("tmp")
    5480                            .dwattr $C$DW$197, DW_AT_TI_symbol_name("tmp")
    5481                            .dwattr $C$DW$197, DW_AT_type(*$C$DW$T$180)
    5482                            .dwattr $C$DW$197, DW_AT_location[DW_OP_breg13 10]
    5483                    
    5484                    ;----------------------------------------------------------------------
    5485                    ; 858 | unsigned char tmp[2];                                                  
    5486                    ; 859 | short raw;                                                             
    5487                    ;----------------------------------------------------------------------
    5488 00000002 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |857|  ; [ORIG 16-BIT INS]
    5489 00000004 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |857|  ; [ORIG 16-BIT INS]
    5490                            .dwpsn  file "../MPU9250/inv_mpu.c",line 861,column 5,is_stmt,isa 1
    5491                    ;----------------------------------------------------------------------
    5492                    ; 861 | if (!(st.chip_cfg.sensors))                                            
    5493                    ;----------------------------------------------------------------------
    5494 00000006 4822              LDR       A1, $C$CON58          ; [DPU_V7M3_PIPE] |861|  ; [ORIG 16-BIT INS]
    5495 00000008 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |861|  ; [ORIG 16-BIT INS]
    5496 0000000a B910              CBNZ      A1, ||$C$L103||       ; []  ; [ORIG 16-BIT INS]
    5497                            ; BRANCHCC OCCURS {||$C$L103||}  ; [] |861| 
    5498                    ;* --------------------------------------------------------------------------*
    5499                            .dwpsn  file "../MPU9250/inv_mpu.c",line 862,column 9,is_stmt,isa 1
    5500                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  101

    5501                    ; 862 | return -1;                                                             
    5502                    ;----------------------------------------------------------------------
    5503 0000000c 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |862|  ; [KEEP 32-BIT INS]
    5504 00000010 E038              B         ||$C$L105||           ; [DPU_V7M3_PIPE] |862|  ; [ORIG 16-BIT INS]
    5505                            ; BRANCH OCCURS {||$C$L105||}    ; [] |862| 
    5506                    ;* --------------------------------------------------------------------------*
    5507 00000012           ||$C$L103||:    
    5508                            .dwpsn  file "../MPU9250/inv_mpu.c",line 864,column 5,is_stmt,isa 1
    5509                    ;----------------------------------------------------------------------
    5510                    ; 864 | if (i2c_read(st.hw->addr, st.reg->temp, 2, tmp))                       
    5511                    ;----------------------------------------------------------------------
    5512 00000012 4820              LDR       A1, $C$CON59          ; [DPU_V7M3_PIPE] |864|  ; [ORIG 16-BIT INS]
    5513 00000014 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |864|  ; [ORIG 16-BIT INS]
    5514 00000016 7C00              LDRB      A1, [A1, #16]         ; [DPU_V7M3_PIPE] |864|  ; [ORIG 16-BIT INS]
    5515 00000018 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |864|  ; [ORIG 16-BIT INS]
    5516 0000001a 020AF10D          ADD       A3, SP, #10           ; [DPU_V7M3_PIPE] |864|  ; [KEEP 32-BIT INS]
    5517                    $C$DW$198       .dwtag  DW_TAG_TI_branch
    5518                            .dwattr $C$DW$198, DW_AT_low_pc(0x00)
    5519                            .dwattr $C$DW$198, DW_AT_name("RD_MPU")
    5520                            .dwattr $C$DW$198, DW_AT_TI_call
    5521                    
    5522 0000001e FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |864|  ; [KEEP 32-BIT INS]
    5523                            ; CALL OCCURS {RD_MPU }          ; [] |864| 
    5524 00000022 B110              CBZ       A1, ||$C$L104||       ; []  ; [ORIG 16-BIT INS]
    5525                            ; BRANCHCC OCCURS {||$C$L104||}  ; [] |864| 
    5526                    ;* --------------------------------------------------------------------------*
    5527                            .dwpsn  file "../MPU9250/inv_mpu.c",line 865,column 9,is_stmt,isa 1
    5528                    ;----------------------------------------------------------------------
    5529                    ; 865 | return -1;                                                             
    5530                    ;----------------------------------------------------------------------
    5531 00000024 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |865|  ; [KEEP 32-BIT INS]
    5532 00000028 E02C              B         ||$C$L105||           ; [DPU_V7M3_PIPE] |865|  ; [ORIG 16-BIT INS]
    5533                            ; BRANCH OCCURS {||$C$L105||}    ; [] |865| 
    5534                    ;* --------------------------------------------------------------------------*
    5535 0000002a           ||$C$L104||:    
    5536                            .dwpsn  file "../MPU9250/inv_mpu.c",line 866,column 5,is_stmt,isa 1
    5537                    ;----------------------------------------------------------------------
    5538                    ; 866 | raw = (tmp[0] << 8) | tmp[1];                                          
    5539                    ;----------------------------------------------------------------------
    5540 0000002a 100AF89D          LDRB      A2, [SP, #10]         ; [DPU_V7M3_PIPE] |866|  ; [KEEP 32-BIT INS]
    5541 0000002e 000BF89D          LDRB      A1, [SP, #11]         ; [DPU_V7M3_PIPE] |866|  ; [KEEP 32-BIT INS]
    5542 00000032 2001EA40          ORR       A1, A1, A2, LSL #8    ; [DPU_V7M3_PIPE] |866|  ; [KEEP 32-BIT INS]
    5543 00000036 0008F8AD          STRH      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |866|  ; [KEEP 32-BIT INS]
    5544                            .dwpsn  file "../MPU9250/inv_mpu.c",line 867,column 5,is_stmt,isa 1
    5545                    ;----------------------------------------------------------------------
    5546                    ; 867 | if (timestamp)                                                         
    5547                    ; 868 |     get_ms(timestamp);                                                 
    5548                    ;----------------------------------------------------------------------
    5549                            .dwpsn  file "../MPU9250/inv_mpu.c",line 870,column 5,is_stmt,isa 1
    5550                    ;----------------------------------------------------------------------
    5551                    ; 870 | data[0] = (long)((35 + ((raw - (float)st.hw->temp_offset) / st.hw->temp
    5552                    ;     | _sens)) * 65536L);                                                     
    5553                    ;----------------------------------------------------------------------
    5554 0000003a 0008F9BD          LDRSH     A1, [SP, #8]          ; [DPU_V7M3_PIPE] |870|  ; [KEEP 32-BIT INS]
    5555                    $C$DW$199       .dwtag  DW_TAG_TI_branch
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  102

    5556                            .dwattr $C$DW$199, DW_AT_low_pc(0x00)
    5557                            .dwattr $C$DW$199, DW_AT_name("__aeabi_i2f")
    5558                            .dwattr $C$DW$199, DW_AT_TI_call
    5559                    
    5560 0000003e FFFEF7FF!         BL        __aeabi_i2f           ; [DPU_V7M3_PIPE] |870|  ; [KEEP 32-BIT INS]
    5561                            ; CALL OCCURS {__aeabi_i2f }     ; [] |870| 
    5562 00000042 4604              MOV       V1, A1                ; [DPU_V7M3_PIPE] |870|  ; [ORIG 16-BIT INS]
    5563 00000044 4814              LDR       A1, $C$CON60          ; [DPU_V7M3_PIPE] |870|  ; [ORIG 16-BIT INS]
    5564 00000046 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |870|  ; [ORIG 16-BIT INS]
    5565 00000048 0008F9B0          LDRSH     A1, [A1, #8]          ; [DPU_V7M3_PIPE] |870|  ; [KEEP 32-BIT INS]
    5566                    $C$DW$200       .dwtag  DW_TAG_TI_branch
    5567                            .dwattr $C$DW$200, DW_AT_low_pc(0x00)
    5568                            .dwattr $C$DW$200, DW_AT_name("__aeabi_i2f")
    5569                            .dwattr $C$DW$200, DW_AT_TI_call
    5570                    
    5571 0000004c FFFEF7FF!         BL        __aeabi_i2f           ; [DPU_V7M3_PIPE] |870|  ; [KEEP 32-BIT INS]
    5572                            ; CALL OCCURS {__aeabi_i2f }     ; [] |870| 
    5573 00000050 4601              MOV       A2, A1                ; [DPU_V7M3_PIPE] |870|  ; [ORIG 16-BIT INS]
    5574 00000052 4620              MOV       A1, V1                ; [DPU_V7M3_PIPE] |870|  ; [ORIG 16-BIT INS]
    5575                    $C$DW$201       .dwtag  DW_TAG_TI_branch
    5576                            .dwattr $C$DW$201, DW_AT_low_pc(0x00)
    5577                            .dwattr $C$DW$201, DW_AT_name("__aeabi_fsub")
    5578                            .dwattr $C$DW$201, DW_AT_TI_call
    5579                    
    5580 00000054 FFFEF7FF!         BL        __aeabi_fsub          ; [DPU_V7M3_PIPE] |870|  ; [KEEP 32-BIT INS]
    5581                            ; CALL OCCURS {__aeabi_fsub }    ; [] |870| 
    5582 00000058 4604              MOV       V1, A1                ; [DPU_V7M3_PIPE] |870|  ; [ORIG 16-BIT INS]
    5583 0000005a 480F              LDR       A1, $C$CON60          ; [DPU_V7M3_PIPE] |870|  ; [ORIG 16-BIT INS]
    5584 0000005c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |870|  ; [ORIG 16-BIT INS]
    5585 0000005e 88C0              LDRH      A1, [A1, #6]          ; [DPU_V7M3_PIPE] |870|  ; [ORIG 16-BIT INS]
    5586                    $C$DW$202       .dwtag  DW_TAG_TI_branch
    5587                            .dwattr $C$DW$202, DW_AT_low_pc(0x00)
    5588                            .dwattr $C$DW$202, DW_AT_name("__aeabi_ui2f")
    5589                            .dwattr $C$DW$202, DW_AT_TI_call
    5590                    
    5591 00000060 FFFEF7FF!         BL        __aeabi_ui2f          ; [DPU_V7M3_PIPE] |870|  ; [KEEP 32-BIT INS]
    5592                            ; CALL OCCURS {__aeabi_ui2f }    ; [] |870| 
    5593 00000064 4601              MOV       A2, A1                ; [DPU_V7M3_PIPE] |870|  ; [ORIG 16-BIT INS]
    5594 00000066 4620              MOV       A1, V1                ; [DPU_V7M3_PIPE] |870|  ; [ORIG 16-BIT INS]
    5595                    $C$DW$203       .dwtag  DW_TAG_TI_branch
    5596                            .dwattr $C$DW$203, DW_AT_low_pc(0x00)
    5597                            .dwattr $C$DW$203, DW_AT_name("__aeabi_fdiv")
    5598                            .dwattr $C$DW$203, DW_AT_TI_call
    5599                    
    5600 00000068 FFFEF7FF!         BL        __aeabi_fdiv          ; [DPU_V7M3_PIPE] |870|  ; [KEEP 32-BIT INS]
    5601                            ; CALL OCCURS {__aeabi_fdiv }    ; [] |870| 
    5602 0000006c 4601              MOV       A2, A1                ; [DPU_V7M3_PIPE] |870|  ; [ORIG 16-BIT INS]
    5603 0000006e 4806              LDR       A1, $C$FL5            ; [DPU_V7M3_PIPE] |870|  ; [ORIG 16-BIT INS]
    5604                    $C$DW$204       .dwtag  DW_TAG_TI_branch
    5605                            .dwattr $C$DW$204, DW_AT_low_pc(0x00)
    5606                            .dwattr $C$DW$204, DW_AT_name("__aeabi_fadd")
    5607                            .dwattr $C$DW$204, DW_AT_TI_call
    5608                    
    5609 00000070 FFFEF7FF!         BL        __aeabi_fadd          ; [DPU_V7M3_PIPE] |870|  ; [KEEP 32-BIT INS]
    5610                            ; CALL OCCURS {__aeabi_fadd }    ; [] |870| 
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  103

    5611 00000074 4905              LDR       A2, $C$FL6            ; [DPU_V7M3_PIPE] |870|  ; [ORIG 16-BIT INS]
    5612                    $C$DW$205       .dwtag  DW_TAG_TI_branch
    5613                            .dwattr $C$DW$205, DW_AT_low_pc(0x00)
    5614                            .dwattr $C$DW$205, DW_AT_name("__aeabi_fmul")
    5615                            .dwattr $C$DW$205, DW_AT_TI_call
    5616                    
    5617 00000076 FFFEF7FF!         BL        __aeabi_fmul          ; [DPU_V7M3_PIPE] |870|  ; [KEEP 32-BIT INS]
    5618                            ; CALL OCCURS {__aeabi_fmul }    ; [] |870| 
    5619                    $C$DW$206       .dwtag  DW_TAG_TI_branch
    5620                            .dwattr $C$DW$206, DW_AT_low_pc(0x00)
    5621                            .dwattr $C$DW$206, DW_AT_name("__aeabi_f2iz")
    5622                            .dwattr $C$DW$206, DW_AT_TI_call
    5623                    
    5624 0000007a FFFEF7FF!         BL        __aeabi_f2iz          ; [DPU_V7M3_PIPE] |870|  ; [KEEP 32-BIT INS]
    5625                            ; CALL OCCURS {__aeabi_f2iz }    ; [] |870| 
    5626 0000007e 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |870|  ; [ORIG 16-BIT INS]
    5627 00000080 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |870|  ; [ORIG 16-BIT INS]
    5628                            .dwpsn  file "../MPU9250/inv_mpu.c",line 871,column 5,is_stmt,isa 1
    5629                    ;----------------------------------------------------------------------
    5630                    ; 871 | return 0;                                                              
    5631                    ;----------------------------------------------------------------------
    5632 00000082 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |871|  ; [ORIG 16-BIT INS]
    5633                    ;* --------------------------------------------------------------------------*
    5634 00000084           ||$C$L105||:    
    5635                            .dwpsn  file "../MPU9250/inv_mpu.c",line 872,column 1,is_stmt,isa 1
    5636 00000084 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5637                    $C$DW$207       .dwtag  DW_TAG_TI_branch
    5638                            .dwattr $C$DW$207, DW_AT_low_pc(0x00)
    5639                            .dwattr $C$DW$207, DW_AT_TI_return
    5640                    
    5641 00000086 BD1F              POP       {A1, A2, A3, A4, V1, PC} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5642                            .dwcfi  cfa_offset, 0
    5643                            .dwcfi  restore_reg, 4
    5644                            .dwcfi  restore_reg, 3
    5645                            .dwcfi  restore_reg, 2
    5646                            .dwcfi  restore_reg, 1
    5647                            .dwcfi  restore_reg, 0
    5648                            ; BRANCH OCCURS                  ; [] 
    5649                            .dwattr $C$DW$191, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
    5650                            .dwattr $C$DW$191, DW_AT_TI_end_line(0x368)
    5651                            .dwattr $C$DW$191, DW_AT_TI_end_column(0x01)
    5652                            .dwendentry
    5653                            .dwendtag $C$DW$191
    5654                    
    5655 00000000                   .sect   ".text:mpu_read_6500_accel_bias"
    5656                            .clink
    5657                            .thumbfunc mpu_read_6500_accel_bias
    5658 00000000                   .thumb
    5659                            .global mpu_read_6500_accel_bias
    5660                    
    5661                    $C$DW$208       .dwtag  DW_TAG_subprogram
    5662                            .dwattr $C$DW$208, DW_AT_name("mpu_read_6500_accel_bias")
    5663                            .dwattr $C$DW$208, DW_AT_low_pc(mpu_read_6500_accel_bias)
    5664                            .dwattr $C$DW$208, DW_AT_high_pc(0x00)
    5665                            .dwattr $C$DW$208, DW_AT_TI_symbol_name("mpu_read_6500_accel_bias")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  104

    5666                            .dwattr $C$DW$208, DW_AT_external
    5667                            .dwattr $C$DW$208, DW_AT_type(*$C$DW$T$10)
    5668                            .dwattr $C$DW$208, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    5669                            .dwattr $C$DW$208, DW_AT_TI_begin_line(0x372)
    5670                            .dwattr $C$DW$208, DW_AT_TI_begin_column(0x05)
    5671                            .dwattr $C$DW$208, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    5672                            .dwattr $C$DW$208, DW_AT_decl_line(0x372)
    5673                            .dwattr $C$DW$208, DW_AT_decl_column(0x05)
    5674                            .dwattr $C$DW$208, DW_AT_TI_max_frame_size(0x10)
    5675                            .dwpsn  file "../MPU9250/inv_mpu.c",line 882,column 48,is_stmt,address mpu_read_6500_accel_bia
    5676                    
    5677                            .dwfde $C$DW$CIE, mpu_read_6500_accel_bias
    5678                    $C$DW$209       .dwtag  DW_TAG_formal_parameter
    5679                            .dwattr $C$DW$209, DW_AT_name("accel_bias")
    5680                            .dwattr $C$DW$209, DW_AT_TI_symbol_name("accel_bias")
    5681                            .dwattr $C$DW$209, DW_AT_type(*$C$DW$T$237)
    5682                            .dwattr $C$DW$209, DW_AT_location[DW_OP_reg0]
    5683                    
    5684                    
    5685                    ;*****************************************************************************
    5686                    ;* FUNCTION NAME: mpu_read_6500_accel_bias                                   *
    5687                    ;*                                                                           *
    5688                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
    5689                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
    5690                    ;*   Local Frame Size  : 0 Args + 12 Auto + 4 Save = 16 byte                 *
    5691                    ;*****************************************************************************
    5692 00000000           mpu_read_6500_accel_bias:
    5693                    ;* --------------------------------------------------------------------------*
    5694                            .dwcfi  cfa_offset, 0
    5695 00000000 B50E              PUSH      {A2, A3, A4, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5696                            .dwcfi  cfa_offset, 16
    5697                            .dwcfi  save_reg_to_mem, 14, -4
    5698                            .dwcfi  save_reg_to_mem, 3, -8
    5699                            .dwcfi  save_reg_to_mem, 2, -12
    5700                            .dwcfi  save_reg_to_mem, 1, -16
    5701                    $C$DW$210       .dwtag  DW_TAG_variable
    5702                            .dwattr $C$DW$210, DW_AT_name("accel_bias")
    5703                            .dwattr $C$DW$210, DW_AT_TI_symbol_name("accel_bias")
    5704                            .dwattr $C$DW$210, DW_AT_type(*$C$DW$T$237)
    5705                            .dwattr $C$DW$210, DW_AT_location[DW_OP_breg13 0]
    5706                    
    5707                    $C$DW$211       .dwtag  DW_TAG_variable
    5708                            .dwattr $C$DW$211, DW_AT_name("data")
    5709                            .dwattr $C$DW$211, DW_AT_TI_symbol_name("data")
    5710                            .dwattr $C$DW$211, DW_AT_type(*$C$DW$T$181)
    5711                            .dwattr $C$DW$211, DW_AT_location[DW_OP_breg13 4]
    5712                    
    5713                    ;----------------------------------------------------------------------
    5714                    ; 882 | int mpu_read_6500_accel_bias(long *accel_bias) {                       
    5715                    ; 883 | unsigned char data[6];                                                 
    5716                    ;----------------------------------------------------------------------
    5717 00000002 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |882|  ; [ORIG 16-BIT INS]
    5718                            .dwpsn  file "../MPU9250/inv_mpu.c",line 884,column 2,is_stmt,isa 1
    5719                    ;----------------------------------------------------------------------
    5720                    ; 884 | if (i2c_read(st.hw->addr, 0x77, 2, &data[0]))                          
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  105

    5721                    ;----------------------------------------------------------------------
    5722 00000004 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |884|  ; [ORIG 16-BIT INS]
    5723 00000006 2077              MOVS      A1, #119              ; [DPU_V7M3_PIPE] |884|  ; [ORIG 16-BIT INS]
    5724 00000008 AA01              ADD       A3, SP, #4            ; [DPU_V7M3_PIPE] |884|  ; [ORIG 16-BIT INS]
    5725                    $C$DW$212       .dwtag  DW_TAG_TI_branch
    5726                            .dwattr $C$DW$212, DW_AT_low_pc(0x00)
    5727                            .dwattr $C$DW$212, DW_AT_name("RD_MPU")
    5728                            .dwattr $C$DW$212, DW_AT_TI_call
    5729                    
    5730 0000000a FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |884|  ; [KEEP 32-BIT INS]
    5731                            ; CALL OCCURS {RD_MPU }          ; [] |884| 
    5732 0000000e B110              CBZ       A1, ||$C$L106||       ; []  ; [ORIG 16-BIT INS]
    5733                            ; BRANCHCC OCCURS {||$C$L106||}  ; [] |884| 
    5734                    ;* --------------------------------------------------------------------------*
    5735                            .dwpsn  file "../MPU9250/inv_mpu.c",line 885,column 3,is_stmt,isa 1
    5736                    ;----------------------------------------------------------------------
    5737                    ; 885 | return -1;                                                             
    5738                    ;----------------------------------------------------------------------
    5739 00000010 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |885|  ; [KEEP 32-BIT INS]
    5740 00000014 E02B              B         ||$C$L109||           ; [DPU_V7M3_PIPE] |885|  ; [ORIG 16-BIT INS]
    5741                            ; BRANCH OCCURS {||$C$L109||}    ; [] |885| 
    5742                    ;* --------------------------------------------------------------------------*
    5743 00000016           ||$C$L106||:    
    5744                            .dwpsn  file "../MPU9250/inv_mpu.c",line 886,column 2,is_stmt,isa 1
    5745                    ;----------------------------------------------------------------------
    5746                    ; 886 | if (i2c_read(st.hw->addr, 0x7A, 2, &data[2]))                          
    5747                    ;----------------------------------------------------------------------
    5748 00000016 0206F10D          ADD       A3, SP, #6            ; [DPU_V7M3_PIPE] |886|  ; [KEEP 32-BIT INS]
    5749 0000001a 207A              MOVS      A1, #122              ; [DPU_V7M3_PIPE] |886|  ; [ORIG 16-BIT INS]
    5750 0000001c 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |886|  ; [ORIG 16-BIT INS]
    5751                    $C$DW$213       .dwtag  DW_TAG_TI_branch
    5752                            .dwattr $C$DW$213, DW_AT_low_pc(0x00)
    5753                            .dwattr $C$DW$213, DW_AT_name("RD_MPU")
    5754                            .dwattr $C$DW$213, DW_AT_TI_call
    5755                    
    5756 0000001e FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |886|  ; [KEEP 32-BIT INS]
    5757                            ; CALL OCCURS {RD_MPU }          ; [] |886| 
    5758 00000022 B110              CBZ       A1, ||$C$L107||       ; []  ; [ORIG 16-BIT INS]
    5759                            ; BRANCHCC OCCURS {||$C$L107||}  ; [] |886| 
    5760                    ;* --------------------------------------------------------------------------*
    5761                            .dwpsn  file "../MPU9250/inv_mpu.c",line 887,column 3,is_stmt,isa 1
    5762                    ;----------------------------------------------------------------------
    5763                    ; 887 | return -1;                                                             
    5764                    ;----------------------------------------------------------------------
    5765 00000024 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |887|  ; [KEEP 32-BIT INS]
    5766 00000028 E021              B         ||$C$L109||           ; [DPU_V7M3_PIPE] |887|  ; [ORIG 16-BIT INS]
    5767                            ; BRANCH OCCURS {||$C$L109||}    ; [] |887| 
    5768                    ;* --------------------------------------------------------------------------*
    5769 0000002a           ||$C$L107||:    
    5770                            .dwpsn  file "../MPU9250/inv_mpu.c",line 888,column 2,is_stmt,isa 1
    5771                    ;----------------------------------------------------------------------
    5772                    ; 888 | if (i2c_read(st.hw->addr, 0x7D, 2, &data[4]))                          
    5773                    ;----------------------------------------------------------------------
    5774 0000002a AA02              ADD       A3, SP, #8            ; [DPU_V7M3_PIPE] |888|  ; [ORIG 16-BIT INS]
    5775 0000002c 207D              MOVS      A1, #125              ; [DPU_V7M3_PIPE] |888|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  106

    5776 0000002e 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |888|  ; [ORIG 16-BIT INS]
    5777                    $C$DW$214       .dwtag  DW_TAG_TI_branch
    5778                            .dwattr $C$DW$214, DW_AT_low_pc(0x00)
    5779                            .dwattr $C$DW$214, DW_AT_name("RD_MPU")
    5780                            .dwattr $C$DW$214, DW_AT_TI_call
    5781                    
    5782 00000030 FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |888|  ; [KEEP 32-BIT INS]
    5783                            ; CALL OCCURS {RD_MPU }          ; [] |888| 
    5784 00000034 B110              CBZ       A1, ||$C$L108||       ; []  ; [ORIG 16-BIT INS]
    5785                            ; BRANCHCC OCCURS {||$C$L108||}  ; [] |888| 
    5786                    ;* --------------------------------------------------------------------------*
    5787                            .dwpsn  file "../MPU9250/inv_mpu.c",line 889,column 3,is_stmt,isa 1
    5788                    ;----------------------------------------------------------------------
    5789                    ; 889 | return -1;                                                             
    5790                    ;----------------------------------------------------------------------
    5791 00000036 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |889|  ; [KEEP 32-BIT INS]
    5792 0000003a E018              B         ||$C$L109||           ; [DPU_V7M3_PIPE] |889|  ; [ORIG 16-BIT INS]
    5793                            ; BRANCH OCCURS {||$C$L109||}    ; [] |889| 
    5794                    ;* --------------------------------------------------------------------------*
    5795 0000003c           ||$C$L108||:    
    5796                            .dwpsn  file "../MPU9250/inv_mpu.c",line 890,column 2,is_stmt,isa 1
    5797                    ;----------------------------------------------------------------------
    5798                    ; 890 | accel_bias[0] = ((long)data[0]<<8) | data[1];                          
    5799                    ;----------------------------------------------------------------------
    5800 0000003c 2004F89D          LDRB      A3, [SP, #4]          ; [DPU_V7M3_PIPE] |890|  ; [KEEP 32-BIT INS]
    5801 00000040 0005F89D          LDRB      A1, [SP, #5]          ; [DPU_V7M3_PIPE] |890|  ; [KEEP 32-BIT INS]
    5802 00000044 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |890|  ; [ORIG 16-BIT INS]
    5803 00000046 2002EA40          ORR       A1, A1, A3, LSL #8    ; [DPU_V7M3_PIPE] |890|  ; [KEEP 32-BIT INS]
    5804 0000004a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |890|  ; [ORIG 16-BIT INS]
    5805                            .dwpsn  file "../MPU9250/inv_mpu.c",line 891,column 2,is_stmt,isa 1
    5806                    ;----------------------------------------------------------------------
    5807                    ; 891 | accel_bias[1] = ((long)data[2]<<8) | data[3];                          
    5808                    ;----------------------------------------------------------------------
    5809 0000004c 0007F89D          LDRB      A1, [SP, #7]          ; [DPU_V7M3_PIPE] |891|  ; [KEEP 32-BIT INS]
    5810 00000050 2006F89D          LDRB      A3, [SP, #6]          ; [DPU_V7M3_PIPE] |891|  ; [KEEP 32-BIT INS]
    5811 00000054 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |891|  ; [ORIG 16-BIT INS]
    5812 00000056 2002EA40          ORR       A1, A1, A3, LSL #8    ; [DPU_V7M3_PIPE] |891|  ; [KEEP 32-BIT INS]
    5813 0000005a 6048              STR       A1, [A2, #4]          ; [DPU_V7M3_PIPE] |891|  ; [ORIG 16-BIT INS]
    5814                            .dwpsn  file "../MPU9250/inv_mpu.c",line 892,column 2,is_stmt,isa 1
    5815                    ;----------------------------------------------------------------------
    5816                    ; 892 | accel_bias[2] = ((long)data[4]<<8) | data[5];                          
    5817                    ;----------------------------------------------------------------------
    5818 0000005c 0009F89D          LDRB      A1, [SP, #9]          ; [DPU_V7M3_PIPE] |892|  ; [KEEP 32-BIT INS]
    5819 00000060 2008F89D          LDRB      A3, [SP, #8]          ; [DPU_V7M3_PIPE] |892|  ; [KEEP 32-BIT INS]
    5820 00000064 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |892|  ; [ORIG 16-BIT INS]
    5821 00000066 2002EA40          ORR       A1, A1, A3, LSL #8    ; [DPU_V7M3_PIPE] |892|  ; [KEEP 32-BIT INS]
    5822 0000006a 6088              STR       A1, [A2, #8]          ; [DPU_V7M3_PIPE] |892|  ; [ORIG 16-BIT INS]
    5823                            .dwpsn  file "../MPU9250/inv_mpu.c",line 893,column 2,is_stmt,isa 1
    5824                    ;----------------------------------------------------------------------
    5825                    ; 893 | return 0;                                                              
    5826                    ;----------------------------------------------------------------------
    5827 0000006c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |893|  ; [ORIG 16-BIT INS]
    5828                    ;* --------------------------------------------------------------------------*
    5829 0000006e           ||$C$L109||:    
    5830                            .dwpsn  file "../MPU9250/inv_mpu.c",line 894,column 1,is_stmt,isa 1
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  107

    5831                    $C$DW$215       .dwtag  DW_TAG_TI_branch
    5832                            .dwattr $C$DW$215, DW_AT_low_pc(0x00)
    5833                            .dwattr $C$DW$215, DW_AT_TI_return
    5834                    
    5835 0000006e BD0E              POP       {A2, A3, A4, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5836                            .dwcfi  cfa_offset, 0
    5837                            .dwcfi  restore_reg, 3
    5838                            .dwcfi  restore_reg, 2
    5839                            .dwcfi  restore_reg, 1
    5840                            ; BRANCH OCCURS                  ; [] 
    5841                            .dwattr $C$DW$208, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
    5842                            .dwattr $C$DW$208, DW_AT_TI_end_line(0x37e)
    5843                            .dwattr $C$DW$208, DW_AT_TI_end_column(0x01)
    5844                            .dwendentry
    5845                            .dwendtag $C$DW$208
    5846                    
    5847 00000000                   .sect   ".text:mpu_read_6050_accel_bias"
    5848                            .clink
    5849                            .thumbfunc mpu_read_6050_accel_bias
    5850 00000000                   .thumb
    5851                            .global mpu_read_6050_accel_bias
    5852                    
    5853                    $C$DW$216       .dwtag  DW_TAG_subprogram
    5854                            .dwattr $C$DW$216, DW_AT_name("mpu_read_6050_accel_bias")
    5855                            .dwattr $C$DW$216, DW_AT_low_pc(mpu_read_6050_accel_bias)
    5856                            .dwattr $C$DW$216, DW_AT_high_pc(0x00)
    5857                            .dwattr $C$DW$216, DW_AT_TI_symbol_name("mpu_read_6050_accel_bias")
    5858                            .dwattr $C$DW$216, DW_AT_external
    5859                            .dwattr $C$DW$216, DW_AT_type(*$C$DW$T$10)
    5860                            .dwattr $C$DW$216, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    5861                            .dwattr $C$DW$216, DW_AT_TI_begin_line(0x388)
    5862                            .dwattr $C$DW$216, DW_AT_TI_begin_column(0x05)
    5863                            .dwattr $C$DW$216, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    5864                            .dwattr $C$DW$216, DW_AT_decl_line(0x388)
    5865                            .dwattr $C$DW$216, DW_AT_decl_column(0x05)
    5866                            .dwattr $C$DW$216, DW_AT_TI_max_frame_size(0x10)
    5867                            .dwpsn  file "../MPU9250/inv_mpu.c",line 904,column 48,is_stmt,address mpu_read_6050_accel_bia
    5868                    
    5869                            .dwfde $C$DW$CIE, mpu_read_6050_accel_bias
    5870                    $C$DW$217       .dwtag  DW_TAG_formal_parameter
    5871                            .dwattr $C$DW$217, DW_AT_name("accel_bias")
    5872                            .dwattr $C$DW$217, DW_AT_TI_symbol_name("accel_bias")
    5873                            .dwattr $C$DW$217, DW_AT_type(*$C$DW$T$237)
    5874                            .dwattr $C$DW$217, DW_AT_location[DW_OP_reg0]
    5875                    
    5876                    
    5877                    ;*****************************************************************************
    5878                    ;* FUNCTION NAME: mpu_read_6050_accel_bias                                   *
    5879                    ;*                                                                           *
    5880                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
    5881                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
    5882                    ;*   Local Frame Size  : 0 Args + 12 Auto + 4 Save = 16 byte                 *
    5883                    ;*****************************************************************************
    5884 00000000           mpu_read_6050_accel_bias:
    5885                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  108

    5886                            .dwcfi  cfa_offset, 0
    5887 00000000 B50E              PUSH      {A2, A3, A4, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5888                            .dwcfi  cfa_offset, 16
    5889                            .dwcfi  save_reg_to_mem, 14, -4
    5890                            .dwcfi  save_reg_to_mem, 3, -8
    5891                            .dwcfi  save_reg_to_mem, 2, -12
    5892                            .dwcfi  save_reg_to_mem, 1, -16
    5893                    $C$DW$218       .dwtag  DW_TAG_variable
    5894                            .dwattr $C$DW$218, DW_AT_name("accel_bias")
    5895                            .dwattr $C$DW$218, DW_AT_TI_symbol_name("accel_bias")
    5896                            .dwattr $C$DW$218, DW_AT_type(*$C$DW$T$237)
    5897                            .dwattr $C$DW$218, DW_AT_location[DW_OP_breg13 0]
    5898                    
    5899                    $C$DW$219       .dwtag  DW_TAG_variable
    5900                            .dwattr $C$DW$219, DW_AT_name("data")
    5901                            .dwattr $C$DW$219, DW_AT_TI_symbol_name("data")
    5902                            .dwattr $C$DW$219, DW_AT_type(*$C$DW$T$181)
    5903                            .dwattr $C$DW$219, DW_AT_location[DW_OP_breg13 4]
    5904                    
    5905                    ;----------------------------------------------------------------------
    5906                    ; 904 | int mpu_read_6050_accel_bias(long *accel_bias) {                       
    5907                    ; 905 | unsigned char data[6];                                                 
    5908                    ;----------------------------------------------------------------------
    5909 00000002 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |904|  ; [ORIG 16-BIT INS]
    5910                            .dwpsn  file "../MPU9250/inv_mpu.c",line 906,column 2,is_stmt,isa 1
    5911                    ;----------------------------------------------------------------------
    5912                    ; 906 | if (i2c_read(st.hw->addr, 0x06, 2, &data[0]))                          
    5913                    ;----------------------------------------------------------------------
    5914 00000004 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |906|  ; [ORIG 16-BIT INS]
    5915 00000006 2006              MOVS      A1, #6                ; [DPU_V7M3_PIPE] |906|  ; [ORIG 16-BIT INS]
    5916 00000008 AA01              ADD       A3, SP, #4            ; [DPU_V7M3_PIPE] |906|  ; [ORIG 16-BIT INS]
    5917                    $C$DW$220       .dwtag  DW_TAG_TI_branch
    5918                            .dwattr $C$DW$220, DW_AT_low_pc(0x00)
    5919                            .dwattr $C$DW$220, DW_AT_name("RD_MPU")
    5920                            .dwattr $C$DW$220, DW_AT_TI_call
    5921                    
    5922 0000000a FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |906|  ; [KEEP 32-BIT INS]
    5923                            ; CALL OCCURS {RD_MPU }          ; [] |906| 
    5924 0000000e B110              CBZ       A1, ||$C$L110||       ; []  ; [ORIG 16-BIT INS]
    5925                            ; BRANCHCC OCCURS {||$C$L110||}  ; [] |906| 
    5926                    ;* --------------------------------------------------------------------------*
    5927                            .dwpsn  file "../MPU9250/inv_mpu.c",line 907,column 3,is_stmt,isa 1
    5928                    ;----------------------------------------------------------------------
    5929                    ; 907 | return -1;                                                             
    5930                    ;----------------------------------------------------------------------
    5931 00000010 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |907|  ; [KEEP 32-BIT INS]
    5932 00000014 E02B              B         ||$C$L113||           ; [DPU_V7M3_PIPE] |907|  ; [ORIG 16-BIT INS]
    5933                            ; BRANCH OCCURS {||$C$L113||}    ; [] |907| 
    5934                    ;* --------------------------------------------------------------------------*
    5935 00000016           ||$C$L110||:    
    5936                            .dwpsn  file "../MPU9250/inv_mpu.c",line 908,column 2,is_stmt,isa 1
    5937                    ;----------------------------------------------------------------------
    5938                    ; 908 | if (i2c_read(st.hw->addr, 0x08, 2, &data[2]))                          
    5939                    ;----------------------------------------------------------------------
    5940 00000016 0206F10D          ADD       A3, SP, #6            ; [DPU_V7M3_PIPE] |908|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  109

    5941 0000001a 2008              MOVS      A1, #8                ; [DPU_V7M3_PIPE] |908|  ; [ORIG 16-BIT INS]
    5942 0000001c 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |908|  ; [ORIG 16-BIT INS]
    5943                    $C$DW$221       .dwtag  DW_TAG_TI_branch
    5944                            .dwattr $C$DW$221, DW_AT_low_pc(0x00)
    5945                            .dwattr $C$DW$221, DW_AT_name("RD_MPU")
    5946                            .dwattr $C$DW$221, DW_AT_TI_call
    5947                    
    5948 0000001e FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |908|  ; [KEEP 32-BIT INS]
    5949                            ; CALL OCCURS {RD_MPU }          ; [] |908| 
    5950 00000022 B110              CBZ       A1, ||$C$L111||       ; []  ; [ORIG 16-BIT INS]
    5951                            ; BRANCHCC OCCURS {||$C$L111||}  ; [] |908| 
    5952                    ;* --------------------------------------------------------------------------*
    5953                            .dwpsn  file "../MPU9250/inv_mpu.c",line 909,column 3,is_stmt,isa 1
    5954                    ;----------------------------------------------------------------------
    5955                    ; 909 | return -1;                                                             
    5956                    ;----------------------------------------------------------------------
    5957 00000024 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |909|  ; [KEEP 32-BIT INS]
    5958 00000028 E021              B         ||$C$L113||           ; [DPU_V7M3_PIPE] |909|  ; [ORIG 16-BIT INS]
    5959                            ; BRANCH OCCURS {||$C$L113||}    ; [] |909| 
    5960                    ;* --------------------------------------------------------------------------*
    5961 0000002a           ||$C$L111||:    
    5962                            .dwpsn  file "../MPU9250/inv_mpu.c",line 910,column 2,is_stmt,isa 1
    5963                    ;----------------------------------------------------------------------
    5964                    ; 910 | if (i2c_read(st.hw->addr, 0x0A, 2, &data[4]))                          
    5965                    ;----------------------------------------------------------------------
    5966 0000002a AA02              ADD       A3, SP, #8            ; [DPU_V7M3_PIPE] |910|  ; [ORIG 16-BIT INS]
    5967 0000002c 200A              MOVS      A1, #10               ; [DPU_V7M3_PIPE] |910|  ; [ORIG 16-BIT INS]
    5968 0000002e 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |910|  ; [ORIG 16-BIT INS]
    5969                    $C$DW$222       .dwtag  DW_TAG_TI_branch
    5970                            .dwattr $C$DW$222, DW_AT_low_pc(0x00)
    5971                            .dwattr $C$DW$222, DW_AT_name("RD_MPU")
    5972                            .dwattr $C$DW$222, DW_AT_TI_call
    5973                    
    5974 00000030 FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |910|  ; [KEEP 32-BIT INS]
    5975                            ; CALL OCCURS {RD_MPU }          ; [] |910| 
    5976 00000034 B110              CBZ       A1, ||$C$L112||       ; []  ; [ORIG 16-BIT INS]
    5977                            ; BRANCHCC OCCURS {||$C$L112||}  ; [] |910| 
    5978                    ;* --------------------------------------------------------------------------*
    5979                            .dwpsn  file "../MPU9250/inv_mpu.c",line 911,column 3,is_stmt,isa 1
    5980                    ;----------------------------------------------------------------------
    5981                    ; 911 | return -1;                                                             
    5982                    ;----------------------------------------------------------------------
    5983 00000036 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |911|  ; [KEEP 32-BIT INS]
    5984 0000003a E018              B         ||$C$L113||           ; [DPU_V7M3_PIPE] |911|  ; [ORIG 16-BIT INS]
    5985                            ; BRANCH OCCURS {||$C$L113||}    ; [] |911| 
    5986                    ;* --------------------------------------------------------------------------*
    5987 0000003c           ||$C$L112||:    
    5988                            .dwpsn  file "../MPU9250/inv_mpu.c",line 912,column 2,is_stmt,isa 1
    5989                    ;----------------------------------------------------------------------
    5990                    ; 912 | accel_bias[0] = ((long)data[0]<<8) | data[1];                          
    5991                    ;----------------------------------------------------------------------
    5992 0000003c 2004F89D          LDRB      A3, [SP, #4]          ; [DPU_V7M3_PIPE] |912|  ; [KEEP 32-BIT INS]
    5993 00000040 0005F89D          LDRB      A1, [SP, #5]          ; [DPU_V7M3_PIPE] |912|  ; [KEEP 32-BIT INS]
    5994 00000044 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |912|  ; [ORIG 16-BIT INS]
    5995 00000046 2002EA40          ORR       A1, A1, A3, LSL #8    ; [DPU_V7M3_PIPE] |912|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  110

    5996 0000004a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |912|  ; [ORIG 16-BIT INS]
    5997                            .dwpsn  file "../MPU9250/inv_mpu.c",line 913,column 2,is_stmt,isa 1
    5998                    ;----------------------------------------------------------------------
    5999                    ; 913 | accel_bias[1] = ((long)data[2]<<8) | data[3];                          
    6000                    ;----------------------------------------------------------------------
    6001 0000004c 0007F89D          LDRB      A1, [SP, #7]          ; [DPU_V7M3_PIPE] |913|  ; [KEEP 32-BIT INS]
    6002 00000050 2006F89D          LDRB      A3, [SP, #6]          ; [DPU_V7M3_PIPE] |913|  ; [KEEP 32-BIT INS]
    6003 00000054 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |913|  ; [ORIG 16-BIT INS]
    6004 00000056 2002EA40          ORR       A1, A1, A3, LSL #8    ; [DPU_V7M3_PIPE] |913|  ; [KEEP 32-BIT INS]
    6005 0000005a 6048              STR       A1, [A2, #4]          ; [DPU_V7M3_PIPE] |913|  ; [ORIG 16-BIT INS]
    6006                            .dwpsn  file "../MPU9250/inv_mpu.c",line 914,column 2,is_stmt,isa 1
    6007                    ;----------------------------------------------------------------------
    6008                    ; 914 | accel_bias[2] = ((long)data[4]<<8) | data[5];                          
    6009                    ;----------------------------------------------------------------------
    6010 0000005c 0009F89D          LDRB      A1, [SP, #9]          ; [DPU_V7M3_PIPE] |914|  ; [KEEP 32-BIT INS]
    6011 00000060 2008F89D          LDRB      A3, [SP, #8]          ; [DPU_V7M3_PIPE] |914|  ; [KEEP 32-BIT INS]
    6012 00000064 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |914|  ; [ORIG 16-BIT INS]
    6013 00000066 2002EA40          ORR       A1, A1, A3, LSL #8    ; [DPU_V7M3_PIPE] |914|  ; [KEEP 32-BIT INS]
    6014 0000006a 6088              STR       A1, [A2, #8]          ; [DPU_V7M3_PIPE] |914|  ; [ORIG 16-BIT INS]
    6015                            .dwpsn  file "../MPU9250/inv_mpu.c",line 915,column 2,is_stmt,isa 1
    6016                    ;----------------------------------------------------------------------
    6017                    ; 915 | return 0;                                                              
    6018                    ;----------------------------------------------------------------------
    6019 0000006c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |915|  ; [ORIG 16-BIT INS]
    6020                    ;* --------------------------------------------------------------------------*
    6021 0000006e           ||$C$L113||:    
    6022                            .dwpsn  file "../MPU9250/inv_mpu.c",line 916,column 1,is_stmt,isa 1
    6023                    $C$DW$223       .dwtag  DW_TAG_TI_branch
    6024                            .dwattr $C$DW$223, DW_AT_low_pc(0x00)
    6025                            .dwattr $C$DW$223, DW_AT_TI_return
    6026                    
    6027 0000006e BD0E              POP       {A2, A3, A4, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6028                            .dwcfi  cfa_offset, 0
    6029                            .dwcfi  restore_reg, 3
    6030                            .dwcfi  restore_reg, 2
    6031                            .dwcfi  restore_reg, 1
    6032                            ; BRANCH OCCURS                  ; [] 
    6033                            .dwattr $C$DW$216, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
    6034                            .dwattr $C$DW$216, DW_AT_TI_end_line(0x394)
    6035                            .dwattr $C$DW$216, DW_AT_TI_end_column(0x01)
    6036                            .dwendentry
    6037                            .dwendtag $C$DW$216
    6038                    
    6039 00000000                   .sect   ".text:mpu_read_6500_gyro_bias"
    6040                            .clink
    6041                            .thumbfunc mpu_read_6500_gyro_bias
    6042 00000000                   .thumb
    6043                            .global mpu_read_6500_gyro_bias
    6044                    
    6045                    $C$DW$224       .dwtag  DW_TAG_subprogram
    6046                            .dwattr $C$DW$224, DW_AT_name("mpu_read_6500_gyro_bias")
    6047                            .dwattr $C$DW$224, DW_AT_low_pc(mpu_read_6500_gyro_bias)
    6048                            .dwattr $C$DW$224, DW_AT_high_pc(0x00)
    6049                            .dwattr $C$DW$224, DW_AT_TI_symbol_name("mpu_read_6500_gyro_bias")
    6050                            .dwattr $C$DW$224, DW_AT_external
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  111

    6051                            .dwattr $C$DW$224, DW_AT_type(*$C$DW$T$10)
    6052                            .dwattr $C$DW$224, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    6053                            .dwattr $C$DW$224, DW_AT_TI_begin_line(0x396)
    6054                            .dwattr $C$DW$224, DW_AT_TI_begin_column(0x05)
    6055                            .dwattr $C$DW$224, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    6056                            .dwattr $C$DW$224, DW_AT_decl_line(0x396)
    6057                            .dwattr $C$DW$224, DW_AT_decl_column(0x05)
    6058                            .dwattr $C$DW$224, DW_AT_TI_max_frame_size(0x10)
    6059                            .dwpsn  file "../MPU9250/inv_mpu.c",line 918,column 46,is_stmt,address mpu_read_6500_gyro_bias
    6060                    
    6061                            .dwfde $C$DW$CIE, mpu_read_6500_gyro_bias
    6062                    $C$DW$225       .dwtag  DW_TAG_formal_parameter
    6063                            .dwattr $C$DW$225, DW_AT_name("gyro_bias")
    6064                            .dwattr $C$DW$225, DW_AT_TI_symbol_name("gyro_bias")
    6065                            .dwattr $C$DW$225, DW_AT_type(*$C$DW$T$237)
    6066                            .dwattr $C$DW$225, DW_AT_location[DW_OP_reg0]
    6067                    
    6068                    
    6069                    ;*****************************************************************************
    6070                    ;* FUNCTION NAME: mpu_read_6500_gyro_bias                                    *
    6071                    ;*                                                                           *
    6072                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
    6073                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
    6074                    ;*   Local Frame Size  : 0 Args + 12 Auto + 4 Save = 16 byte                 *
    6075                    ;*****************************************************************************
    6076 00000000           mpu_read_6500_gyro_bias:
    6077                    ;* --------------------------------------------------------------------------*
    6078                            .dwcfi  cfa_offset, 0
    6079 00000000 B50E              PUSH      {A2, A3, A4, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6080                            .dwcfi  cfa_offset, 16
    6081                            .dwcfi  save_reg_to_mem, 14, -4
    6082                            .dwcfi  save_reg_to_mem, 3, -8
    6083                            .dwcfi  save_reg_to_mem, 2, -12
    6084                            .dwcfi  save_reg_to_mem, 1, -16
    6085                    $C$DW$226       .dwtag  DW_TAG_variable
    6086                            .dwattr $C$DW$226, DW_AT_name("gyro_bias")
    6087                            .dwattr $C$DW$226, DW_AT_TI_symbol_name("gyro_bias")
    6088                            .dwattr $C$DW$226, DW_AT_type(*$C$DW$T$237)
    6089                            .dwattr $C$DW$226, DW_AT_location[DW_OP_breg13 0]
    6090                    
    6091                    $C$DW$227       .dwtag  DW_TAG_variable
    6092                            .dwattr $C$DW$227, DW_AT_name("data")
    6093                            .dwattr $C$DW$227, DW_AT_TI_symbol_name("data")
    6094                            .dwattr $C$DW$227, DW_AT_type(*$C$DW$T$181)
    6095                            .dwattr $C$DW$227, DW_AT_location[DW_OP_breg13 4]
    6096                    
    6097                    ;----------------------------------------------------------------------
    6098                    ; 918 | int mpu_read_6500_gyro_bias(long *gyro_bias) {                         
    6099                    ; 919 | unsigned char data[6];                                                 
    6100                    ;----------------------------------------------------------------------
    6101 00000002 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |918|  ; [ORIG 16-BIT INS]
    6102                            .dwpsn  file "../MPU9250/inv_mpu.c",line 920,column 2,is_stmt,isa 1
    6103                    ;----------------------------------------------------------------------
    6104                    ; 920 | if (i2c_read(st.hw->addr, 0x13, 2, &data[0]))                          
    6105                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  112

    6106 00000004 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |920|  ; [ORIG 16-BIT INS]
    6107 00000006 2013              MOVS      A1, #19               ; [DPU_V7M3_PIPE] |920|  ; [ORIG 16-BIT INS]
    6108 00000008 AA01              ADD       A3, SP, #4            ; [DPU_V7M3_PIPE] |920|  ; [ORIG 16-BIT INS]
    6109                    $C$DW$228       .dwtag  DW_TAG_TI_branch
    6110                            .dwattr $C$DW$228, DW_AT_low_pc(0x00)
    6111                            .dwattr $C$DW$228, DW_AT_name("RD_MPU")
    6112                            .dwattr $C$DW$228, DW_AT_TI_call
    6113                    
    6114 0000000a FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |920|  ; [KEEP 32-BIT INS]
    6115                            ; CALL OCCURS {RD_MPU }          ; [] |920| 
    6116 0000000e B110              CBZ       A1, ||$C$L114||       ; []  ; [ORIG 16-BIT INS]
    6117                            ; BRANCHCC OCCURS {||$C$L114||}  ; [] |920| 
    6118                    ;* --------------------------------------------------------------------------*
    6119                            .dwpsn  file "../MPU9250/inv_mpu.c",line 921,column 3,is_stmt,isa 1
    6120                    ;----------------------------------------------------------------------
    6121                    ; 921 | return -1;                                                             
    6122                    ;----------------------------------------------------------------------
    6123 00000010 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |921|  ; [KEEP 32-BIT INS]
    6124 00000014 E02B              B         ||$C$L117||           ; [DPU_V7M3_PIPE] |921|  ; [ORIG 16-BIT INS]
    6125                            ; BRANCH OCCURS {||$C$L117||}    ; [] |921| 
    6126                    ;* --------------------------------------------------------------------------*
    6127 00000016           ||$C$L114||:    
    6128                            .dwpsn  file "../MPU9250/inv_mpu.c",line 922,column 2,is_stmt,isa 1
    6129                    ;----------------------------------------------------------------------
    6130                    ; 922 | if (i2c_read(st.hw->addr, 0x15, 2, &data[2]))                          
    6131                    ;----------------------------------------------------------------------
    6132 00000016 0206F10D          ADD       A3, SP, #6            ; [DPU_V7M3_PIPE] |922|  ; [KEEP 32-BIT INS]
    6133 0000001a 2015              MOVS      A1, #21               ; [DPU_V7M3_PIPE] |922|  ; [ORIG 16-BIT INS]
    6134 0000001c 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |922|  ; [ORIG 16-BIT INS]
    6135                    $C$DW$229       .dwtag  DW_TAG_TI_branch
    6136                            .dwattr $C$DW$229, DW_AT_low_pc(0x00)
    6137                            .dwattr $C$DW$229, DW_AT_name("RD_MPU")
    6138                            .dwattr $C$DW$229, DW_AT_TI_call
    6139                    
    6140 0000001e FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |922|  ; [KEEP 32-BIT INS]
    6141                            ; CALL OCCURS {RD_MPU }          ; [] |922| 
    6142 00000022 B110              CBZ       A1, ||$C$L115||       ; []  ; [ORIG 16-BIT INS]
    6143                            ; BRANCHCC OCCURS {||$C$L115||}  ; [] |922| 
    6144                    ;* --------------------------------------------------------------------------*
    6145                            .dwpsn  file "../MPU9250/inv_mpu.c",line 923,column 3,is_stmt,isa 1
    6146                    ;----------------------------------------------------------------------
    6147                    ; 923 | return -1;                                                             
    6148                    ;----------------------------------------------------------------------
    6149 00000024 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |923|  ; [KEEP 32-BIT INS]
    6150 00000028 E021              B         ||$C$L117||           ; [DPU_V7M3_PIPE] |923|  ; [ORIG 16-BIT INS]
    6151                            ; BRANCH OCCURS {||$C$L117||}    ; [] |923| 
    6152                    ;* --------------------------------------------------------------------------*
    6153 0000002a           ||$C$L115||:    
    6154                            .dwpsn  file "../MPU9250/inv_mpu.c",line 924,column 2,is_stmt,isa 1
    6155                    ;----------------------------------------------------------------------
    6156                    ; 924 | if (i2c_read(st.hw->addr, 0x17, 2, &data[4]))                          
    6157                    ;----------------------------------------------------------------------
    6158 0000002a AA02              ADD       A3, SP, #8            ; [DPU_V7M3_PIPE] |924|  ; [ORIG 16-BIT INS]
    6159 0000002c 2017              MOVS      A1, #23               ; [DPU_V7M3_PIPE] |924|  ; [ORIG 16-BIT INS]
    6160 0000002e 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |924|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  113

    6161                    $C$DW$230       .dwtag  DW_TAG_TI_branch
    6162                            .dwattr $C$DW$230, DW_AT_low_pc(0x00)
    6163                            .dwattr $C$DW$230, DW_AT_name("RD_MPU")
    6164                            .dwattr $C$DW$230, DW_AT_TI_call
    6165                    
    6166 00000030 FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |924|  ; [KEEP 32-BIT INS]
    6167                            ; CALL OCCURS {RD_MPU }          ; [] |924| 
    6168 00000034 B110              CBZ       A1, ||$C$L116||       ; []  ; [ORIG 16-BIT INS]
    6169                            ; BRANCHCC OCCURS {||$C$L116||}  ; [] |924| 
    6170                    ;* --------------------------------------------------------------------------*
    6171                            .dwpsn  file "../MPU9250/inv_mpu.c",line 925,column 3,is_stmt,isa 1
    6172                    ;----------------------------------------------------------------------
    6173                    ; 925 | return -1;                                                             
    6174                    ;----------------------------------------------------------------------
    6175 00000036 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |925|  ; [KEEP 32-BIT INS]
    6176 0000003a E018              B         ||$C$L117||           ; [DPU_V7M3_PIPE] |925|  ; [ORIG 16-BIT INS]
    6177                            ; BRANCH OCCURS {||$C$L117||}    ; [] |925| 
    6178                    ;* --------------------------------------------------------------------------*
    6179 0000003c           ||$C$L116||:    
    6180                            .dwpsn  file "../MPU9250/inv_mpu.c",line 926,column 2,is_stmt,isa 1
    6181                    ;----------------------------------------------------------------------
    6182                    ; 926 | gyro_bias[0] = ((long)data[0]<<8) | data[1];                           
    6183                    ;----------------------------------------------------------------------
    6184 0000003c 2004F89D          LDRB      A3, [SP, #4]          ; [DPU_V7M3_PIPE] |926|  ; [KEEP 32-BIT INS]
    6185 00000040 0005F89D          LDRB      A1, [SP, #5]          ; [DPU_V7M3_PIPE] |926|  ; [KEEP 32-BIT INS]
    6186 00000044 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |926|  ; [ORIG 16-BIT INS]
    6187 00000046 2002EA40          ORR       A1, A1, A3, LSL #8    ; [DPU_V7M3_PIPE] |926|  ; [KEEP 32-BIT INS]
    6188 0000004a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |926|  ; [ORIG 16-BIT INS]
    6189                            .dwpsn  file "../MPU9250/inv_mpu.c",line 927,column 2,is_stmt,isa 1
    6190                    ;----------------------------------------------------------------------
    6191                    ; 927 | gyro_bias[1] = ((long)data[2]<<8) | data[3];                           
    6192                    ;----------------------------------------------------------------------
    6193 0000004c 0007F89D          LDRB      A1, [SP, #7]          ; [DPU_V7M3_PIPE] |927|  ; [KEEP 32-BIT INS]
    6194 00000050 2006F89D          LDRB      A3, [SP, #6]          ; [DPU_V7M3_PIPE] |927|  ; [KEEP 32-BIT INS]
    6195 00000054 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |927|  ; [ORIG 16-BIT INS]
    6196 00000056 2002EA40          ORR       A1, A1, A3, LSL #8    ; [DPU_V7M3_PIPE] |927|  ; [KEEP 32-BIT INS]
    6197 0000005a 6048              STR       A1, [A2, #4]          ; [DPU_V7M3_PIPE] |927|  ; [ORIG 16-BIT INS]
    6198                            .dwpsn  file "../MPU9250/inv_mpu.c",line 928,column 2,is_stmt,isa 1
    6199                    ;----------------------------------------------------------------------
    6200                    ; 928 | gyro_bias[2] = ((long)data[4]<<8) | data[5];                           
    6201                    ;----------------------------------------------------------------------
    6202 0000005c 0009F89D          LDRB      A1, [SP, #9]          ; [DPU_V7M3_PIPE] |928|  ; [KEEP 32-BIT INS]
    6203 00000060 2008F89D          LDRB      A3, [SP, #8]          ; [DPU_V7M3_PIPE] |928|  ; [KEEP 32-BIT INS]
    6204 00000064 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |928|  ; [ORIG 16-BIT INS]
    6205 00000066 2002EA40          ORR       A1, A1, A3, LSL #8    ; [DPU_V7M3_PIPE] |928|  ; [KEEP 32-BIT INS]
    6206 0000006a 6088              STR       A1, [A2, #8]          ; [DPU_V7M3_PIPE] |928|  ; [ORIG 16-BIT INS]
    6207                            .dwpsn  file "../MPU9250/inv_mpu.c",line 929,column 2,is_stmt,isa 1
    6208                    ;----------------------------------------------------------------------
    6209                    ; 929 | return 0;                                                              
    6210                    ;----------------------------------------------------------------------
    6211 0000006c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |929|  ; [ORIG 16-BIT INS]
    6212                    ;* --------------------------------------------------------------------------*
    6213 0000006e           ||$C$L117||:    
    6214                            .dwpsn  file "../MPU9250/inv_mpu.c",line 930,column 1,is_stmt,isa 1
    6215                    $C$DW$231       .dwtag  DW_TAG_TI_branch
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  114

    6216                            .dwattr $C$DW$231, DW_AT_low_pc(0x00)
    6217                            .dwattr $C$DW$231, DW_AT_TI_return
    6218                    
    6219 0000006e BD0E              POP       {A2, A3, A4, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6220                            .dwcfi  cfa_offset, 0
    6221                            .dwcfi  restore_reg, 3
    6222                            .dwcfi  restore_reg, 2
    6223                            .dwcfi  restore_reg, 1
    6224                            ; BRANCH OCCURS                  ; [] 
    6225                            .dwattr $C$DW$224, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
    6226                            .dwattr $C$DW$224, DW_AT_TI_end_line(0x3a2)
    6227                            .dwattr $C$DW$224, DW_AT_TI_end_column(0x01)
    6228                            .dwendentry
    6229                            .dwendtag $C$DW$224
    6230                    
    6231 00000000                   .sect   ".text:mpu_set_gyro_bias_reg"
    6232                            .clink
    6233                            .thumbfunc mpu_set_gyro_bias_reg
    6234 00000000                   .thumb
    6235                            .global mpu_set_gyro_bias_reg
    6236                    
    6237                    $C$DW$232       .dwtag  DW_TAG_subprogram
    6238                            .dwattr $C$DW$232, DW_AT_name("mpu_set_gyro_bias_reg")
    6239                            .dwattr $C$DW$232, DW_AT_low_pc(mpu_set_gyro_bias_reg)
    6240                            .dwattr $C$DW$232, DW_AT_high_pc(0x00)
    6241                            .dwattr $C$DW$232, DW_AT_TI_symbol_name("mpu_set_gyro_bias_reg")
    6242                            .dwattr $C$DW$232, DW_AT_external
    6243                            .dwattr $C$DW$232, DW_AT_type(*$C$DW$T$10)
    6244                            .dwattr $C$DW$232, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    6245                            .dwattr $C$DW$232, DW_AT_TI_begin_line(0x3ac)
    6246                            .dwattr $C$DW$232, DW_AT_TI_begin_column(0x05)
    6247                            .dwattr $C$DW$232, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    6248                            .dwattr $C$DW$232, DW_AT_decl_line(0x3ac)
    6249                            .dwattr $C$DW$232, DW_AT_decl_column(0x05)
    6250                            .dwattr $C$DW$232, DW_AT_TI_max_frame_size(0x18)
    6251                            .dwpsn  file "../MPU9250/inv_mpu.c",line 941,column 1,is_stmt,address mpu_set_gyro_bias_reg,is
    6252                    
    6253                            .dwfde $C$DW$CIE, mpu_set_gyro_bias_reg
    6254                    $C$DW$233       .dwtag  DW_TAG_formal_parameter
    6255                            .dwattr $C$DW$233, DW_AT_name("gyro_bias")
    6256                            .dwattr $C$DW$233, DW_AT_TI_symbol_name("gyro_bias")
    6257                            .dwattr $C$DW$233, DW_AT_type(*$C$DW$T$237)
    6258                            .dwattr $C$DW$233, DW_AT_location[DW_OP_reg0]
    6259                    
    6260                    ;----------------------------------------------------------------------
    6261                    ; 940 | int mpu_set_gyro_bias_reg(long *gyro_bias)                             
    6262                    ;----------------------------------------------------------------------
    6263                    
    6264                    ;*****************************************************************************
    6265                    ;* FUNCTION NAME: mpu_set_gyro_bias_reg                                      *
    6266                    ;*                                                                           *
    6267                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
    6268                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
    6269                    ;*   Local Frame Size  : 0 Args + 16 Auto + 4 Save = 20 byte                 *
    6270                    ;*****************************************************************************
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  115

    6271 00000000           mpu_set_gyro_bias_reg:
    6272                    ;* --------------------------------------------------------------------------*
    6273                            .dwcfi  cfa_offset, 0
    6274 00000000 B500              PUSH      {LR}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6275                            .dwcfi  cfa_offset, 4
    6276                            .dwcfi  save_reg_to_mem, 14, -4
    6277 00000002 0D14F1AD          SUB       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    6278                            .dwcfi  cfa_offset, 24
    6279                    $C$DW$234       .dwtag  DW_TAG_variable
    6280                            .dwattr $C$DW$234, DW_AT_name("gyro_bias")
    6281                            .dwattr $C$DW$234, DW_AT_TI_symbol_name("gyro_bias")
    6282                            .dwattr $C$DW$234, DW_AT_type(*$C$DW$T$237)
    6283                            .dwattr $C$DW$234, DW_AT_location[DW_OP_breg13 0]
    6284                    
    6285                    $C$DW$235       .dwtag  DW_TAG_variable
    6286                            .dwattr $C$DW$235, DW_AT_name("i")
    6287                            .dwattr $C$DW$235, DW_AT_TI_symbol_name("i")
    6288                            .dwattr $C$DW$235, DW_AT_type(*$C$DW$T$10)
    6289                            .dwattr $C$DW$235, DW_AT_location[DW_OP_breg13 4]
    6290                    
    6291                    $C$DW$236       .dwtag  DW_TAG_variable
    6292                            .dwattr $C$DW$236, DW_AT_name("data")
    6293                            .dwattr $C$DW$236, DW_AT_TI_symbol_name("data")
    6294                            .dwattr $C$DW$236, DW_AT_type(*$C$DW$T$181)
    6295                            .dwattr $C$DW$236, DW_AT_location[DW_OP_breg13 8]
    6296                    
    6297 00000006 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |941|  ; [ORIG 16-BIT INS]
    6298                            .dwpsn  file "../MPU9250/inv_mpu.c",line 942,column 27,is_stmt,isa 1
    6299                    ;----------------------------------------------------------------------
    6300                    ; 942 | unsigned char data[6] = {0, 0, 0, 0, 0, 0};                            
    6301                    ;----------------------------------------------------------------------
    6302 00000008 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |942|  ; [ORIG 16-BIT INS]
    6303 0000000a 2206              MOVS      A3, #6                ; [DPU_V7M3_PIPE] |942|  ; [ORIG 16-BIT INS]
    6304 0000000c A802              ADD       A1, SP, #8            ; [DPU_V7M3_PIPE] |942|  ; [ORIG 16-BIT INS]
    6305                    $C$DW$237       .dwtag  DW_TAG_TI_branch
    6306                            .dwattr $C$DW$237, DW_AT_low_pc(0x00)
    6307                            .dwattr $C$DW$237, DW_AT_name("memset")
    6308                            .dwattr $C$DW$237, DW_AT_TI_call
    6309                    
    6310 0000000e FFFEF7FF!         BL        memset                ; [DPU_V7M3_PIPE] |942|  ; [KEEP 32-BIT INS]
    6311                            ; CALL OCCURS {memset }          ; [] |942| 
    6312                            .dwpsn  file "../MPU9250/inv_mpu.c",line 943,column 10,is_stmt,isa 1
    6313                    ;----------------------------------------------------------------------
    6314                    ; 943 | int i=0;                                                               
    6315                    ;----------------------------------------------------------------------
    6316 00000012 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |943|  ; [ORIG 16-BIT INS]
    6317 00000014 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |943|  ; [ORIG 16-BIT INS]
    6318                            .dwpsn  file "../MPU9250/inv_mpu.c",line 944,column 9,is_stmt,isa 1
    6319                    ;----------------------------------------------------------------------
    6320                    ; 944 | for(i=0;i<3;i++) {                                                     
    6321                    ;----------------------------------------------------------------------
    6322 00000016 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |944|  ; [ORIG 16-BIT INS]
    6323 00000018 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |944|  ; [ORIG 16-BIT INS]
    6324                            .dwpsn  file "../MPU9250/inv_mpu.c",line 944,column 13,is_stmt,isa 1
    6325 0000001a 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |944|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  116

    6326 0000001c 2803              CMP       A1, #3                ; [DPU_V7M3_PIPE] |944|  ; [ORIG 16-BIT INS]
    6327 0000001e DA0E              BGE       ||$C$L119||           ; [DPU_V7M3_PIPE] |944|  ; [ORIG 16-BIT INS]
    6328                            ; BRANCHCC OCCURS {||$C$L119||}  ; [] |944| 
    6329                    ;* --------------------------------------------------------------------------*
    6330                    ;*   BEGIN LOOP ||$C$L118||
    6331                    ;*
    6332                    ;*   Loop source line                : 944
    6333                    ;*   Loop closing brace source line  : 946
    6334                    ;*   Known Minimum Trip Count        : 1
    6335                    ;*   Known Maximum Trip Count        : 4294967295
    6336                    ;*   Known Max Trip Count Factor     : 1
    6337                    ;* --------------------------------------------------------------------------*
    6338 00000020           ||$C$L118||:    
    6339                            .dwpsn  file "../MPU9250/inv_mpu.c",line 945,column 6,is_stmt,isa 1
    6340                    ;----------------------------------------------------------------------
    6341                    ; 945 | gyro_bias[i]= (-gyro_bias[i]);                                         
    6342                    ;----------------------------------------------------------------------
    6343 00000020 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |945|  ; [ORIG 16-BIT INS]
    6344 00000022 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |945|  ; [ORIG 16-BIT INS]
    6345 00000024 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |945|  ; [ORIG 16-BIT INS]
    6346 00000026 0020F851          LDR       A1, [A2, +A1, LSL #2] ; [DPU_V7M3_PIPE] |945|  ; [KEEP 32-BIT INS]
    6347 0000002a 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |945|  ; [ORIG 16-BIT INS]
    6348 0000002c 4240              RSBS      A1, A1, #0            ; [DPU_V7M3_PIPE] |945|  ; [ORIG 16-BIT INS]
    6349 0000002e 0021F842          STR       A1, [A3, +A2, LSL #2] ; [DPU_V7M3_PIPE] |945|  ; [KEEP 32-BIT INS]
    6350                            .dwpsn  file "../MPU9250/inv_mpu.c",line 944,column 17,is_stmt,isa 1
    6351 00000032 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |944|  ; [ORIG 16-BIT INS]
    6352 00000034 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |944|  ; [ORIG 16-BIT INS]
    6353 00000036 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |944|  ; [ORIG 16-BIT INS]
    6354                            .dwpsn  file "../MPU9250/inv_mpu.c",line 944,column 13,is_stmt,isa 1
    6355 00000038 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |944|  ; [ORIG 16-BIT INS]
    6356 0000003a 2803              CMP       A1, #3                ; [DPU_V7M3_PIPE] |944|  ; [ORIG 16-BIT INS]
    6357 0000003c DBF0              BLT       ||$C$L118||           ; [DPU_V7M3_PIPE] |944|  ; [ORIG 16-BIT INS]
    6358                            ; BRANCHCC OCCURS {||$C$L118||}  ; [] |944| 
    6359                    ;* --------------------------------------------------------------------------*
    6360 0000003e           ||$C$L119||:    
    6361                            .dwpsn  file "../MPU9250/inv_mpu.c",line 947,column 5,is_stmt,isa 1
    6362                    ;----------------------------------------------------------------------
    6363                    ; 947 | data[0] = (gyro_bias[0] >> 8) & 0xff;                                  
    6364                    ;----------------------------------------------------------------------
    6365 0000003e 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |947|  ; [ORIG 16-BIT INS]
    6366 00000040 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |947|  ; [ORIG 16-BIT INS]
    6367 00000042 2007F3C0          UBFX      A1, A1, #8, #8        ; [DPU_V7M3_PIPE] |947|  ; [KEEP 32-BIT INS]
    6368 00000046 0008F88D          STRB      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |947|  ; [KEEP 32-BIT INS]
    6369                            .dwpsn  file "../MPU9250/inv_mpu.c",line 948,column 5,is_stmt,isa 1
    6370                    ;----------------------------------------------------------------------
    6371                    ; 948 | data[1] = (gyro_bias[0]) & 0xff;                                       
    6372                    ;----------------------------------------------------------------------
    6373 0000004a 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |948|  ; [ORIG 16-BIT INS]
    6374 0000004c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |948|  ; [ORIG 16-BIT INS]
    6375 0000004e 00FFF000          AND       A1, A1, #255          ; [DPU_V7M3_PIPE] |948|  ; [KEEP 32-BIT INS]
    6376 00000052 0009F88D          STRB      A1, [SP, #9]          ; [DPU_V7M3_PIPE] |948|  ; [KEEP 32-BIT INS]
    6377                            .dwpsn  file "../MPU9250/inv_mpu.c",line 949,column 5,is_stmt,isa 1
    6378                    ;----------------------------------------------------------------------
    6379                    ; 949 | data[2] = (gyro_bias[1] >> 8) & 0xff;                                  
    6380                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  117

    6381 00000056 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |949|  ; [ORIG 16-BIT INS]
    6382 00000058 6840              LDR       A1, [A1, #4]          ; [DPU_V7M3_PIPE] |949|  ; [ORIG 16-BIT INS]
    6383 0000005a 2007F3C0          UBFX      A1, A1, #8, #8        ; [DPU_V7M3_PIPE] |949|  ; [KEEP 32-BIT INS]
    6384 0000005e 000AF88D          STRB      A1, [SP, #10]         ; [DPU_V7M3_PIPE] |949|  ; [KEEP 32-BIT INS]
    6385                            .dwpsn  file "../MPU9250/inv_mpu.c",line 950,column 5,is_stmt,isa 1
    6386                    ;----------------------------------------------------------------------
    6387                    ; 950 | data[3] = (gyro_bias[1]) & 0xff;                                       
    6388                    ;----------------------------------------------------------------------
    6389 00000062 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |950|  ; [ORIG 16-BIT INS]
    6390 00000064 6840              LDR       A1, [A1, #4]          ; [DPU_V7M3_PIPE] |950|  ; [ORIG 16-BIT INS]
    6391 00000066 00FFF000          AND       A1, A1, #255          ; [DPU_V7M3_PIPE] |950|  ; [KEEP 32-BIT INS]
    6392 0000006a 000BF88D          STRB      A1, [SP, #11]         ; [DPU_V7M3_PIPE] |950|  ; [KEEP 32-BIT INS]
    6393                            .dwpsn  file "../MPU9250/inv_mpu.c",line 951,column 5,is_stmt,isa 1
    6394                    ;----------------------------------------------------------------------
    6395                    ; 951 | data[4] = (gyro_bias[2] >> 8) & 0xff;                                  
    6396                    ;----------------------------------------------------------------------
    6397 0000006e 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |951|  ; [ORIG 16-BIT INS]
    6398 00000070 6880              LDR       A1, [A1, #8]          ; [DPU_V7M3_PIPE] |951|  ; [ORIG 16-BIT INS]
    6399 00000072 2007F3C0          UBFX      A1, A1, #8, #8        ; [DPU_V7M3_PIPE] |951|  ; [KEEP 32-BIT INS]
    6400 00000076 000CF88D          STRB      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |951|  ; [KEEP 32-BIT INS]
    6401                            .dwpsn  file "../MPU9250/inv_mpu.c",line 952,column 5,is_stmt,isa 1
    6402                    ;----------------------------------------------------------------------
    6403                    ; 952 | data[5] = (gyro_bias[2]) & 0xff;                                       
    6404                    ;----------------------------------------------------------------------
    6405 0000007a 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |952|  ; [ORIG 16-BIT INS]
    6406 0000007c 6880              LDR       A1, [A1, #8]          ; [DPU_V7M3_PIPE] |952|  ; [ORIG 16-BIT INS]
    6407 0000007e 00FFF000          AND       A1, A1, #255          ; [DPU_V7M3_PIPE] |952|  ; [KEEP 32-BIT INS]
    6408 00000082 000DF88D          STRB      A1, [SP, #13]         ; [DPU_V7M3_PIPE] |952|  ; [KEEP 32-BIT INS]
    6409                            .dwpsn  file "../MPU9250/inv_mpu.c",line 953,column 5,is_stmt,isa 1
    6410                    ;----------------------------------------------------------------------
    6411                    ; 953 | if (i2c_write(st.hw->addr, 0x13, 2, &data[0]))                         
    6412                    ;----------------------------------------------------------------------
    6413 00000086 AA02              ADD       A3, SP, #8            ; [DPU_V7M3_PIPE] |953|  ; [ORIG 16-BIT INS]
    6414 00000088 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |953|  ; [ORIG 16-BIT INS]
    6415 0000008a 2013              MOVS      A1, #19               ; [DPU_V7M3_PIPE] |953|  ; [ORIG 16-BIT INS]
    6416                    $C$DW$238       .dwtag  DW_TAG_TI_branch
    6417                            .dwattr $C$DW$238, DW_AT_low_pc(0x00)
    6418                            .dwattr $C$DW$238, DW_AT_name("WR_MPU")
    6419                            .dwattr $C$DW$238, DW_AT_TI_call
    6420                    
    6421 0000008c FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |953|  ; [KEEP 32-BIT INS]
    6422                            ; CALL OCCURS {WR_MPU }          ; [] |953| 
    6423 00000090 B110              CBZ       A1, ||$C$L120||       ; []  ; [ORIG 16-BIT INS]
    6424                            ; BRANCHCC OCCURS {||$C$L120||}  ; [] |953| 
    6425                    ;* --------------------------------------------------------------------------*
    6426                            .dwpsn  file "../MPU9250/inv_mpu.c",line 954,column 9,is_stmt,isa 1
    6427                    ;----------------------------------------------------------------------
    6428                    ; 954 | return -1;                                                             
    6429                    ;----------------------------------------------------------------------
    6430 00000092 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |954|  ; [KEEP 32-BIT INS]
    6431 00000096 E013              B         ||$C$L123||           ; [DPU_V7M3_PIPE] |954|  ; [ORIG 16-BIT INS]
    6432                            ; BRANCH OCCURS {||$C$L123||}    ; [] |954| 
    6433                    ;* --------------------------------------------------------------------------*
    6434 00000098           ||$C$L120||:    
    6435                            .dwpsn  file "../MPU9250/inv_mpu.c",line 955,column 5,is_stmt,isa 1
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  118

    6436                    ;----------------------------------------------------------------------
    6437                    ; 955 | if (i2c_write(st.hw->addr, 0x15, 2, &data[2]))                         
    6438                    ;----------------------------------------------------------------------
    6439 00000098 020AF10D          ADD       A3, SP, #10           ; [DPU_V7M3_PIPE] |955|  ; [KEEP 32-BIT INS]
    6440 0000009c 2015              MOVS      A1, #21               ; [DPU_V7M3_PIPE] |955|  ; [ORIG 16-BIT INS]
    6441 0000009e 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |955|  ; [ORIG 16-BIT INS]
    6442                    $C$DW$239       .dwtag  DW_TAG_TI_branch
    6443                            .dwattr $C$DW$239, DW_AT_low_pc(0x00)
    6444                            .dwattr $C$DW$239, DW_AT_name("WR_MPU")
    6445                            .dwattr $C$DW$239, DW_AT_TI_call
    6446                    
    6447 000000a0 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |955|  ; [KEEP 32-BIT INS]
    6448                            ; CALL OCCURS {WR_MPU }          ; [] |955| 
    6449 000000a4 B110              CBZ       A1, ||$C$L121||       ; []  ; [ORIG 16-BIT INS]
    6450                            ; BRANCHCC OCCURS {||$C$L121||}  ; [] |955| 
    6451                    ;* --------------------------------------------------------------------------*
    6452                            .dwpsn  file "../MPU9250/inv_mpu.c",line 956,column 9,is_stmt,isa 1
    6453                    ;----------------------------------------------------------------------
    6454                    ; 956 | return -1;                                                             
    6455                    ;----------------------------------------------------------------------
    6456 000000a6 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |956|  ; [KEEP 32-BIT INS]
    6457 000000aa E009              B         ||$C$L123||           ; [DPU_V7M3_PIPE] |956|  ; [ORIG 16-BIT INS]
    6458                            ; BRANCH OCCURS {||$C$L123||}    ; [] |956| 
    6459                    ;* --------------------------------------------------------------------------*
    6460 000000ac           ||$C$L121||:    
    6461                            .dwpsn  file "../MPU9250/inv_mpu.c",line 957,column 5,is_stmt,isa 1
    6462                    ;----------------------------------------------------------------------
    6463                    ; 957 | if (i2c_write(st.hw->addr, 0x17, 2, &data[4]))                         
    6464                    ;----------------------------------------------------------------------
    6465 000000ac AA03              ADD       A3, SP, #12           ; [DPU_V7M3_PIPE] |957|  ; [ORIG 16-BIT INS]
    6466 000000ae 2017              MOVS      A1, #23               ; [DPU_V7M3_PIPE] |957|  ; [ORIG 16-BIT INS]
    6467 000000b0 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |957|  ; [ORIG 16-BIT INS]
    6468                    $C$DW$240       .dwtag  DW_TAG_TI_branch
    6469                            .dwattr $C$DW$240, DW_AT_low_pc(0x00)
    6470                            .dwattr $C$DW$240, DW_AT_name("WR_MPU")
    6471                            .dwattr $C$DW$240, DW_AT_TI_call
    6472                    
    6473 000000b2 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |957|  ; [KEEP 32-BIT INS]
    6474                            ; CALL OCCURS {WR_MPU }          ; [] |957| 
    6475 000000b6 B110              CBZ       A1, ||$C$L122||       ; []  ; [ORIG 16-BIT INS]
    6476                            ; BRANCHCC OCCURS {||$C$L122||}  ; [] |957| 
    6477                    ;* --------------------------------------------------------------------------*
    6478                            .dwpsn  file "../MPU9250/inv_mpu.c",line 958,column 9,is_stmt,isa 1
    6479                    ;----------------------------------------------------------------------
    6480                    ; 958 | return -1;                                                             
    6481                    ;----------------------------------------------------------------------
    6482 000000b8 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |958|  ; [KEEP 32-BIT INS]
    6483 000000bc E000              B         ||$C$L123||           ; [DPU_V7M3_PIPE] |958|  ; [ORIG 16-BIT INS]
    6484                            ; BRANCH OCCURS {||$C$L123||}    ; [] |958| 
    6485                    ;* --------------------------------------------------------------------------*
    6486 000000be           ||$C$L122||:    
    6487                            .dwpsn  file "../MPU9250/inv_mpu.c",line 959,column 5,is_stmt,isa 1
    6488                    ;----------------------------------------------------------------------
    6489                    ; 959 | return 0;                                                              
    6490                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  119

    6491 000000be 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |959|  ; [ORIG 16-BIT INS]
    6492                    ;* --------------------------------------------------------------------------*
    6493 000000c0           ||$C$L123||:    
    6494                            .dwpsn  file "../MPU9250/inv_mpu.c",line 960,column 1,is_stmt,isa 1
    6495 000000c0 B005              ADD       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6496                            .dwcfi  cfa_offset, 4
    6497                    $C$DW$241       .dwtag  DW_TAG_TI_branch
    6498                            .dwattr $C$DW$241, DW_AT_low_pc(0x00)
    6499                            .dwattr $C$DW$241, DW_AT_TI_return
    6500                    
    6501 000000c2 BD00              POP       {PC}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6502                            .dwcfi  cfa_offset, 0
    6503                            ; BRANCH OCCURS                  ; [] 
    6504                            .dwattr $C$DW$232, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
    6505                            .dwattr $C$DW$232, DW_AT_TI_end_line(0x3c0)
    6506                            .dwattr $C$DW$232, DW_AT_TI_end_column(0x01)
    6507                            .dwendentry
    6508                            .dwendtag $C$DW$232
    6509                    
    6510 00000000                   .sect   ".text:mpu_set_accel_bias_6050_reg"
    6511                            .clink
    6512                            .thumbfunc mpu_set_accel_bias_6050_reg
    6513 00000000                   .thumb
    6514                            .global mpu_set_accel_bias_6050_reg
    6515                    
    6516                    $C$DW$242       .dwtag  DW_TAG_subprogram
    6517                            .dwattr $C$DW$242, DW_AT_name("mpu_set_accel_bias_6050_reg")
    6518                            .dwattr $C$DW$242, DW_AT_low_pc(mpu_set_accel_bias_6050_reg)
    6519                            .dwattr $C$DW$242, DW_AT_high_pc(0x00)
    6520                            .dwattr $C$DW$242, DW_AT_TI_symbol_name("mpu_set_accel_bias_6050_reg")
    6521                            .dwattr $C$DW$242, DW_AT_external
    6522                            .dwattr $C$DW$242, DW_AT_type(*$C$DW$T$10)
    6523                            .dwattr $C$DW$242, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    6524                            .dwattr $C$DW$242, DW_AT_TI_begin_line(0x3ca)
    6525                            .dwattr $C$DW$242, DW_AT_TI_begin_column(0x05)
    6526                            .dwattr $C$DW$242, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    6527                            .dwattr $C$DW$242, DW_AT_decl_line(0x3ca)
    6528                            .dwattr $C$DW$242, DW_AT_decl_column(0x05)
    6529                            .dwattr $C$DW$242, DW_AT_TI_max_frame_size(0x20)
    6530                            .dwpsn  file "../MPU9250/inv_mpu.c",line 970,column 57,is_stmt,address mpu_set_accel_bias_6050
    6531                    
    6532                            .dwfde $C$DW$CIE, mpu_set_accel_bias_6050_reg
    6533                    $C$DW$243       .dwtag  DW_TAG_formal_parameter
    6534                            .dwattr $C$DW$243, DW_AT_name("accel_bias")
    6535                            .dwattr $C$DW$243, DW_AT_TI_symbol_name("accel_bias")
    6536                            .dwattr $C$DW$243, DW_AT_type(*$C$DW$T$242)
    6537                            .dwattr $C$DW$243, DW_AT_location[DW_OP_reg0]
    6538                    
    6539                    
    6540                    ;*****************************************************************************
    6541                    ;* FUNCTION NAME: mpu_set_accel_bias_6050_reg                                *
    6542                    ;*                                                                           *
    6543                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
    6544                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
    6545                    ;*   Local Frame Size  : 0 Args + 24 Auto + 4 Save = 28 byte                 *
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  120

    6546                    ;*****************************************************************************
    6547 00000000           mpu_set_accel_bias_6050_reg:
    6548                    ;* --------------------------------------------------------------------------*
    6549                            .dwcfi  cfa_offset, 0
    6550 00000000 B500              PUSH      {LR}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6551                            .dwcfi  cfa_offset, 4
    6552                            .dwcfi  save_reg_to_mem, 14, -4
    6553 00000002 0D1CF1AD          SUB       SP, SP, #28           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    6554                            .dwcfi  cfa_offset, 32
    6555                    $C$DW$244       .dwtag  DW_TAG_variable
    6556                            .dwattr $C$DW$244, DW_AT_name("accel_reg_bias")
    6557                            .dwattr $C$DW$244, DW_AT_TI_symbol_name("accel_reg_bias")
    6558                            .dwattr $C$DW$244, DW_AT_type(*$C$DW$T$327)
    6559                            .dwattr $C$DW$244, DW_AT_location[DW_OP_breg13 0]
    6560                    
    6561                    $C$DW$245       .dwtag  DW_TAG_variable
    6562                            .dwattr $C$DW$245, DW_AT_name("accel_bias")
    6563                            .dwattr $C$DW$245, DW_AT_TI_symbol_name("accel_bias")
    6564                            .dwattr $C$DW$245, DW_AT_type(*$C$DW$T$242)
    6565                            .dwattr $C$DW$245, DW_AT_location[DW_OP_breg13 12]
    6566                    
    6567                    $C$DW$246       .dwtag  DW_TAG_variable
    6568                            .dwattr $C$DW$246, DW_AT_name("data")
    6569                            .dwattr $C$DW$246, DW_AT_TI_symbol_name("data")
    6570                            .dwattr $C$DW$246, DW_AT_type(*$C$DW$T$181)
    6571                            .dwattr $C$DW$246, DW_AT_location[DW_OP_breg13 16]
    6572                    
    6573                    ;----------------------------------------------------------------------
    6574                    ; 970 | int mpu_set_accel_bias_6050_reg(const long *accel_bias) {              
    6575                    ;----------------------------------------------------------------------
    6576 00000006 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |970|  ; [ORIG 16-BIT INS]
    6577                            .dwpsn  file "../MPU9250/inv_mpu.c",line 971,column 27,is_stmt,isa 1
    6578                    ;----------------------------------------------------------------------
    6579                    ; 971 | unsigned char data[6] = {0, 0, 0, 0, 0, 0};                            
    6580                    ;----------------------------------------------------------------------
    6581 00000008 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |971|  ; [ORIG 16-BIT INS]
    6582 0000000a 2206              MOVS      A3, #6                ; [DPU_V7M3_PIPE] |971|  ; [ORIG 16-BIT INS]
    6583 0000000c A804              ADD       A1, SP, #16           ; [DPU_V7M3_PIPE] |971|  ; [ORIG 16-BIT INS]
    6584                    $C$DW$247       .dwtag  DW_TAG_TI_branch
    6585                            .dwattr $C$DW$247, DW_AT_low_pc(0x00)
    6586                            .dwattr $C$DW$247, DW_AT_name("memset")
    6587                            .dwattr $C$DW$247, DW_AT_TI_call
    6588                    
    6589 0000000e FFFEF7FF!         BL        memset                ; [DPU_V7M3_PIPE] |971|  ; [KEEP 32-BIT INS]
    6590                            ; CALL OCCURS {memset }          ; [] |971| 
    6591                            .dwpsn  file "../MPU9250/inv_mpu.c",line 972,column 28,is_stmt,isa 1
    6592                    ;----------------------------------------------------------------------
    6593                    ; 972 | long accel_reg_bias[3] = {0, 0, 0};                                    
    6594                    ;----------------------------------------------------------------------
    6595 00000012 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |972|  ; [ORIG 16-BIT INS]
    6596 00000014 220C              MOVS      A3, #12               ; [DPU_V7M3_PIPE] |972|  ; [ORIG 16-BIT INS]
    6597 00000016 4668              MOV       A1, SP                ; [DPU_V7M3_PIPE] |972|  ; [ORIG 16-BIT INS]
    6598                    $C$DW$248       .dwtag  DW_TAG_TI_branch
    6599                            .dwattr $C$DW$248, DW_AT_low_pc(0x00)
    6600                            .dwattr $C$DW$248, DW_AT_name("memset")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  121

    6601                            .dwattr $C$DW$248, DW_AT_TI_call
    6602                    
    6603 00000018 FFFEF7FF!         BL        memset                ; [DPU_V7M3_PIPE] |972|  ; [KEEP 32-BIT INS]
    6604                            ; CALL OCCURS {memset }          ; [] |972| 
    6605                            .dwpsn  file "../MPU9250/inv_mpu.c",line 974,column 5,is_stmt,isa 1
    6606                    ;----------------------------------------------------------------------
    6607                    ; 974 | if(mpu_read_6050_accel_bias(accel_reg_bias))                           
    6608                    ;----------------------------------------------------------------------
    6609 0000001c 4668              MOV       A1, SP                ; [DPU_V7M3_PIPE] |974|  ; [ORIG 16-BIT INS]
    6610                    $C$DW$249       .dwtag  DW_TAG_TI_branch
    6611                            .dwattr $C$DW$249, DW_AT_low_pc(0x00)
    6612                            .dwattr $C$DW$249, DW_AT_name("mpu_read_6050_accel_bias")
    6613                            .dwattr $C$DW$249, DW_AT_TI_call
    6614                    
    6615 0000001e FFFEF7FF!         BL        mpu_read_6050_accel_bias ; [DPU_V7M3_PIPE] |974|  ; [KEEP 32-BIT INS]
    6616                            ; CALL OCCURS {mpu_read_6050_accel_bias }  ; [] |974| 
    6617 00000022 B110              CBZ       A1, ||$C$L124||       ; []  ; [ORIG 16-BIT INS]
    6618                            ; BRANCHCC OCCURS {||$C$L124||}  ; [] |974| 
    6619                    ;* --------------------------------------------------------------------------*
    6620                            .dwpsn  file "../MPU9250/inv_mpu.c",line 975,column 9,is_stmt,isa 1
    6621                    ;----------------------------------------------------------------------
    6622                    ; 975 | return -1;                                                             
    6623                    ;----------------------------------------------------------------------
    6624 00000024 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |975|  ; [KEEP 32-BIT INS]
    6625 00000028 E050              B         ||$C$L128||           ; [DPU_V7M3_PIPE] |975|  ; [ORIG 16-BIT INS]
    6626                            ; BRANCH OCCURS {||$C$L128||}    ; [] |975| 
    6627                    ;* --------------------------------------------------------------------------*
    6628 0000002a           ||$C$L124||:    
    6629                            .dwpsn  file "../MPU9250/inv_mpu.c",line 977,column 5,is_stmt,isa 1
    6630                    ;----------------------------------------------------------------------
    6631                    ; 977 | accel_reg_bias[0] -= (accel_bias[0] & ~1);                             
    6632                    ;----------------------------------------------------------------------
    6633 0000002a 466A              MOV       A3, SP                ; [DPU_V7M3_PIPE] |977|  ; [ORIG 16-BIT INS]
    6634 0000002c 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |977|  ; [ORIG 16-BIT INS]
    6635 0000002e 6811              LDR       A2, [A3, #0]          ; [DPU_V7M3_PIPE] |977|  ; [ORIG 16-BIT INS]
    6636 00000030 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |977|  ; [ORIG 16-BIT INS]
    6637 00000032 0001F020          BIC       A1, A1, #1            ; [DPU_V7M3_PIPE] |977|  ; [KEEP 32-BIT INS]
    6638 00000036 1A09              SUBS      A2, A2, A1            ; [DPU_V7M3_PIPE] |977|  ; [ORIG 16-BIT INS]
    6639 00000038 6011              STR       A2, [A3, #0]          ; [DPU_V7M3_PIPE] |977|  ; [ORIG 16-BIT INS]
    6640                            .dwpsn  file "../MPU9250/inv_mpu.c",line 978,column 5,is_stmt,isa 1
    6641                    ;----------------------------------------------------------------------
    6642                    ; 978 | accel_reg_bias[1] -= (accel_bias[1] & ~1);                             
    6643                    ;----------------------------------------------------------------------
    6644 0000003a 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |978|  ; [ORIG 16-BIT INS]
    6645 0000003c 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |978|  ; [ORIG 16-BIT INS]
    6646 0000003e 6840              LDR       A1, [A1, #4]          ; [DPU_V7M3_PIPE] |978|  ; [ORIG 16-BIT INS]
    6647 00000040 0001F020          BIC       A1, A1, #1            ; [DPU_V7M3_PIPE] |978|  ; [KEEP 32-BIT INS]
    6648 00000044 1A09              SUBS      A2, A2, A1            ; [DPU_V7M3_PIPE] |978|  ; [ORIG 16-BIT INS]
    6649 00000046 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |978|  ; [ORIG 16-BIT INS]
    6650                            .dwpsn  file "../MPU9250/inv_mpu.c",line 979,column 5,is_stmt,isa 1
    6651                    ;----------------------------------------------------------------------
    6652                    ; 979 | accel_reg_bias[2] -= (accel_bias[2] & ~1);                             
    6653                    ;----------------------------------------------------------------------
    6654 00000048 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |979|  ; [ORIG 16-BIT INS]
    6655 0000004a 9902              LDR       A2, [SP, #8]          ; [DPU_V7M3_PIPE] |979|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  122

    6656 0000004c 6880              LDR       A1, [A1, #8]          ; [DPU_V7M3_PIPE] |979|  ; [ORIG 16-BIT INS]
    6657 0000004e 0001F020          BIC       A1, A1, #1            ; [DPU_V7M3_PIPE] |979|  ; [KEEP 32-BIT INS]
    6658 00000052 1A09              SUBS      A2, A2, A1            ; [DPU_V7M3_PIPE] |979|  ; [ORIG 16-BIT INS]
    6659 00000054 9102              STR       A2, [SP, #8]          ; [DPU_V7M3_PIPE] |979|  ; [ORIG 16-BIT INS]
    6660                            .dwpsn  file "../MPU9250/inv_mpu.c",line 981,column 5,is_stmt,isa 1
    6661                    ;----------------------------------------------------------------------
    6662                    ; 981 | data[0] = (accel_reg_bias[0] >> 8) & 0xff;                             
    6663                    ;----------------------------------------------------------------------
    6664 00000056 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |981|  ; [ORIG 16-BIT INS]
    6665 00000058 2007F3C0          UBFX      A1, A1, #8, #8        ; [DPU_V7M3_PIPE] |981|  ; [KEEP 32-BIT INS]
    6666 0000005c 0010F88D          STRB      A1, [SP, #16]         ; [DPU_V7M3_PIPE] |981|  ; [KEEP 32-BIT INS]
    6667                            .dwpsn  file "../MPU9250/inv_mpu.c",line 982,column 5,is_stmt,isa 1
    6668                    ;----------------------------------------------------------------------
    6669                    ; 982 | data[1] = (accel_reg_bias[0]) & 0xff;                                  
    6670                    ;----------------------------------------------------------------------
    6671 00000060 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |982|  ; [ORIG 16-BIT INS]
    6672 00000062 00FFF000          AND       A1, A1, #255          ; [DPU_V7M3_PIPE] |982|  ; [KEEP 32-BIT INS]
    6673 00000066 0011F88D          STRB      A1, [SP, #17]         ; [DPU_V7M3_PIPE] |982|  ; [KEEP 32-BIT INS]
    6674                            .dwpsn  file "../MPU9250/inv_mpu.c",line 983,column 5,is_stmt,isa 1
    6675                    ;----------------------------------------------------------------------
    6676                    ; 983 | data[2] = (accel_reg_bias[1] >> 8) & 0xff;                             
    6677                    ;----------------------------------------------------------------------
    6678 0000006a 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |983|  ; [ORIG 16-BIT INS]
    6679 0000006c 2007F3C0          UBFX      A1, A1, #8, #8        ; [DPU_V7M3_PIPE] |983|  ; [KEEP 32-BIT INS]
    6680 00000070 0012F88D          STRB      A1, [SP, #18]         ; [DPU_V7M3_PIPE] |983|  ; [KEEP 32-BIT INS]
    6681                            .dwpsn  file "../MPU9250/inv_mpu.c",line 984,column 5,is_stmt,isa 1
    6682                    ;----------------------------------------------------------------------
    6683                    ; 984 | data[3] = (accel_reg_bias[1]) & 0xff;                                  
    6684                    ;----------------------------------------------------------------------
    6685 00000074 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |984|  ; [ORIG 16-BIT INS]
    6686 00000076 00FFF000          AND       A1, A1, #255          ; [DPU_V7M3_PIPE] |984|  ; [KEEP 32-BIT INS]
    6687 0000007a 0013F88D          STRB      A1, [SP, #19]         ; [DPU_V7M3_PIPE] |984|  ; [KEEP 32-BIT INS]
    6688                            .dwpsn  file "../MPU9250/inv_mpu.c",line 985,column 5,is_stmt,isa 1
    6689                    ;----------------------------------------------------------------------
    6690                    ; 985 | data[4] = (accel_reg_bias[2] >> 8) & 0xff;                             
    6691                    ;----------------------------------------------------------------------
    6692 0000007e 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |985|  ; [ORIG 16-BIT INS]
    6693 00000080 2007F3C0          UBFX      A1, A1, #8, #8        ; [DPU_V7M3_PIPE] |985|  ; [KEEP 32-BIT INS]
    6694 00000084 0014F88D          STRB      A1, [SP, #20]         ; [DPU_V7M3_PIPE] |985|  ; [KEEP 32-BIT INS]
    6695                            .dwpsn  file "../MPU9250/inv_mpu.c",line 986,column 5,is_stmt,isa 1
    6696                    ;----------------------------------------------------------------------
    6697                    ; 986 | data[5] = (accel_reg_bias[2]) & 0xff;                                  
    6698                    ;----------------------------------------------------------------------
    6699 00000088 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |986|  ; [ORIG 16-BIT INS]
    6700 0000008a 00FFF000          AND       A1, A1, #255          ; [DPU_V7M3_PIPE] |986|  ; [KEEP 32-BIT INS]
    6701 0000008e 0015F88D          STRB      A1, [SP, #21]         ; [DPU_V7M3_PIPE] |986|  ; [KEEP 32-BIT INS]
    6702                            .dwpsn  file "../MPU9250/inv_mpu.c",line 988,column 5,is_stmt,isa 1
    6703                    ;----------------------------------------------------------------------
    6704                    ; 988 | if (i2c_write(st.hw->addr, 0x06, 2, &data[0]))                         
    6705                    ;----------------------------------------------------------------------
    6706 00000092 2006              MOVS      A1, #6                ; [DPU_V7M3_PIPE] |988|  ; [ORIG 16-BIT INS]
    6707 00000094 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |988|  ; [ORIG 16-BIT INS]
    6708 00000096 AA04              ADD       A3, SP, #16           ; [DPU_V7M3_PIPE] |988|  ; [ORIG 16-BIT INS]
    6709                    $C$DW$250       .dwtag  DW_TAG_TI_branch
    6710                            .dwattr $C$DW$250, DW_AT_low_pc(0x00)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  123

    6711                            .dwattr $C$DW$250, DW_AT_name("WR_MPU")
    6712                            .dwattr $C$DW$250, DW_AT_TI_call
    6713                    
    6714 00000098 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |988|  ; [KEEP 32-BIT INS]
    6715                            ; CALL OCCURS {WR_MPU }          ; [] |988| 
    6716 0000009c B110              CBZ       A1, ||$C$L125||       ; []  ; [ORIG 16-BIT INS]
    6717                            ; BRANCHCC OCCURS {||$C$L125||}  ; [] |988| 
    6718                    ;* --------------------------------------------------------------------------*
    6719                            .dwpsn  file "../MPU9250/inv_mpu.c",line 989,column 9,is_stmt,isa 1
    6720                    ;----------------------------------------------------------------------
    6721                    ; 989 | return -1;                                                             
    6722                    ;----------------------------------------------------------------------
    6723 0000009e 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |989|  ; [KEEP 32-BIT INS]
    6724 000000a2 E013              B         ||$C$L128||           ; [DPU_V7M3_PIPE] |989|  ; [ORIG 16-BIT INS]
    6725                            ; BRANCH OCCURS {||$C$L128||}    ; [] |989| 
    6726                    ;* --------------------------------------------------------------------------*
    6727 000000a4           ||$C$L125||:    
    6728                            .dwpsn  file "../MPU9250/inv_mpu.c",line 990,column 5,is_stmt,isa 1
    6729                    ;----------------------------------------------------------------------
    6730                    ; 990 | if (i2c_write(st.hw->addr, 0x08, 2, &data[2]))                         
    6731                    ;----------------------------------------------------------------------
    6732 000000a4 0212F10D          ADD       A3, SP, #18           ; [DPU_V7M3_PIPE] |990|  ; [KEEP 32-BIT INS]
    6733 000000a8 2008              MOVS      A1, #8                ; [DPU_V7M3_PIPE] |990|  ; [ORIG 16-BIT INS]
    6734 000000aa 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |990|  ; [ORIG 16-BIT INS]
    6735                    $C$DW$251       .dwtag  DW_TAG_TI_branch
    6736                            .dwattr $C$DW$251, DW_AT_low_pc(0x00)
    6737                            .dwattr $C$DW$251, DW_AT_name("WR_MPU")
    6738                            .dwattr $C$DW$251, DW_AT_TI_call
    6739                    
    6740 000000ac FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |990|  ; [KEEP 32-BIT INS]
    6741                            ; CALL OCCURS {WR_MPU }          ; [] |990| 
    6742 000000b0 B110              CBZ       A1, ||$C$L126||       ; []  ; [ORIG 16-BIT INS]
    6743                            ; BRANCHCC OCCURS {||$C$L126||}  ; [] |990| 
    6744                    ;* --------------------------------------------------------------------------*
    6745                            .dwpsn  file "../MPU9250/inv_mpu.c",line 991,column 9,is_stmt,isa 1
    6746                    ;----------------------------------------------------------------------
    6747                    ; 991 | return -1;                                                             
    6748                    ;----------------------------------------------------------------------
    6749 000000b2 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |991|  ; [KEEP 32-BIT INS]
    6750 000000b6 E009              B         ||$C$L128||           ; [DPU_V7M3_PIPE] |991|  ; [ORIG 16-BIT INS]
    6751                            ; BRANCH OCCURS {||$C$L128||}    ; [] |991| 
    6752                    ;* --------------------------------------------------------------------------*
    6753 000000b8           ||$C$L126||:    
    6754                            .dwpsn  file "../MPU9250/inv_mpu.c",line 992,column 5,is_stmt,isa 1
    6755                    ;----------------------------------------------------------------------
    6756                    ; 992 | if (i2c_write(st.hw->addr, 0x0A, 2, &data[4]))                         
    6757                    ;----------------------------------------------------------------------
    6758 000000b8 AA05              ADD       A3, SP, #20           ; [DPU_V7M3_PIPE] |992|  ; [ORIG 16-BIT INS]
    6759 000000ba 200A              MOVS      A1, #10               ; [DPU_V7M3_PIPE] |992|  ; [ORIG 16-BIT INS]
    6760 000000bc 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |992|  ; [ORIG 16-BIT INS]
    6761                    $C$DW$252       .dwtag  DW_TAG_TI_branch
    6762                            .dwattr $C$DW$252, DW_AT_low_pc(0x00)
    6763                            .dwattr $C$DW$252, DW_AT_name("WR_MPU")
    6764                            .dwattr $C$DW$252, DW_AT_TI_call
    6765                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  124

    6766 000000be FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |992|  ; [KEEP 32-BIT INS]
    6767                            ; CALL OCCURS {WR_MPU }          ; [] |992| 
    6768 000000c2 B110              CBZ       A1, ||$C$L127||       ; []  ; [ORIG 16-BIT INS]
    6769                            ; BRANCHCC OCCURS {||$C$L127||}  ; [] |992| 
    6770                    ;* --------------------------------------------------------------------------*
    6771                            .dwpsn  file "../MPU9250/inv_mpu.c",line 993,column 9,is_stmt,isa 1
    6772                    ;----------------------------------------------------------------------
    6773                    ; 993 | return -1;                                                             
    6774                    ;----------------------------------------------------------------------
    6775 000000c4 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |993|  ; [KEEP 32-BIT INS]
    6776 000000c8 E000              B         ||$C$L128||           ; [DPU_V7M3_PIPE] |993|  ; [ORIG 16-BIT INS]
    6777                            ; BRANCH OCCURS {||$C$L128||}    ; [] |993| 
    6778                    ;* --------------------------------------------------------------------------*
    6779 000000ca           ||$C$L127||:    
    6780                            .dwpsn  file "../MPU9250/inv_mpu.c",line 995,column 5,is_stmt,isa 1
    6781                    ;----------------------------------------------------------------------
    6782                    ; 995 | return 0;                                                              
    6783                    ;----------------------------------------------------------------------
    6784 000000ca 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |995|  ; [ORIG 16-BIT INS]
    6785                    ;* --------------------------------------------------------------------------*
    6786 000000cc           ||$C$L128||:    
    6787                            .dwpsn  file "../MPU9250/inv_mpu.c",line 996,column 1,is_stmt,isa 1
    6788 000000cc B007              ADD       SP, SP, #28           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6789                            .dwcfi  cfa_offset, 4
    6790                    $C$DW$253       .dwtag  DW_TAG_TI_branch
    6791                            .dwattr $C$DW$253, DW_AT_low_pc(0x00)
    6792                            .dwattr $C$DW$253, DW_AT_TI_return
    6793                    
    6794 000000ce BD00              POP       {PC}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6795                            .dwcfi  cfa_offset, 0
    6796                            ; BRANCH OCCURS                  ; [] 
    6797                            .dwattr $C$DW$242, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
    6798                            .dwattr $C$DW$242, DW_AT_TI_end_line(0x3e4)
    6799                            .dwattr $C$DW$242, DW_AT_TI_end_column(0x01)
    6800                            .dwendentry
    6801                            .dwendtag $C$DW$242
    6802                    
    6803 00000000                   .sect   ".text:mpu_set_accel_bias_6500_reg"
    6804                            .clink
    6805                            .thumbfunc mpu_set_accel_bias_6500_reg
    6806 00000000                   .thumb
    6807                            .global mpu_set_accel_bias_6500_reg
    6808                    
    6809                    $C$DW$254       .dwtag  DW_TAG_subprogram
    6810                            .dwattr $C$DW$254, DW_AT_name("mpu_set_accel_bias_6500_reg")
    6811                            .dwattr $C$DW$254, DW_AT_low_pc(mpu_set_accel_bias_6500_reg)
    6812                            .dwattr $C$DW$254, DW_AT_high_pc(0x00)
    6813                            .dwattr $C$DW$254, DW_AT_TI_symbol_name("mpu_set_accel_bias_6500_reg")
    6814                            .dwattr $C$DW$254, DW_AT_external
    6815                            .dwattr $C$DW$254, DW_AT_type(*$C$DW$T$10)
    6816                            .dwattr $C$DW$254, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    6817                            .dwattr $C$DW$254, DW_AT_TI_begin_line(0x3f0)
    6818                            .dwattr $C$DW$254, DW_AT_TI_begin_column(0x05)
    6819                            .dwattr $C$DW$254, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    6820                            .dwattr $C$DW$254, DW_AT_decl_line(0x3f0)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  125

    6821                            .dwattr $C$DW$254, DW_AT_decl_column(0x05)
    6822                            .dwattr $C$DW$254, DW_AT_TI_max_frame_size(0x20)
    6823                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1008,column 57,is_stmt,address mpu_set_accel_bias_650
    6824                    
    6825                            .dwfde $C$DW$CIE, mpu_set_accel_bias_6500_reg
    6826                    $C$DW$255       .dwtag  DW_TAG_formal_parameter
    6827                            .dwattr $C$DW$255, DW_AT_name("accel_bias")
    6828                            .dwattr $C$DW$255, DW_AT_TI_symbol_name("accel_bias")
    6829                            .dwattr $C$DW$255, DW_AT_type(*$C$DW$T$242)
    6830                            .dwattr $C$DW$255, DW_AT_location[DW_OP_reg0]
    6831                    
    6832                    
    6833                    ;*****************************************************************************
    6834                    ;* FUNCTION NAME: mpu_set_accel_bias_6500_reg                                *
    6835                    ;*                                                                           *
    6836                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
    6837                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
    6838                    ;*   Local Frame Size  : 0 Args + 24 Auto + 4 Save = 28 byte                 *
    6839                    ;*****************************************************************************
    6840 00000000           mpu_set_accel_bias_6500_reg:
    6841                    ;* --------------------------------------------------------------------------*
    6842                            .dwcfi  cfa_offset, 0
    6843 00000000 B500              PUSH      {LR}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6844                            .dwcfi  cfa_offset, 4
    6845                            .dwcfi  save_reg_to_mem, 14, -4
    6846 00000002 0D1CF1AD          SUB       SP, SP, #28           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    6847                            .dwcfi  cfa_offset, 32
    6848                    $C$DW$256       .dwtag  DW_TAG_variable
    6849                            .dwattr $C$DW$256, DW_AT_name("accel_reg_bias")
    6850                            .dwattr $C$DW$256, DW_AT_TI_symbol_name("accel_reg_bias")
    6851                            .dwattr $C$DW$256, DW_AT_type(*$C$DW$T$327)
    6852                            .dwattr $C$DW$256, DW_AT_location[DW_OP_breg13 0]
    6853                    
    6854                    $C$DW$257       .dwtag  DW_TAG_variable
    6855                            .dwattr $C$DW$257, DW_AT_name("accel_bias")
    6856                            .dwattr $C$DW$257, DW_AT_TI_symbol_name("accel_bias")
    6857                            .dwattr $C$DW$257, DW_AT_type(*$C$DW$T$242)
    6858                            .dwattr $C$DW$257, DW_AT_location[DW_OP_breg13 12]
    6859                    
    6860                    $C$DW$258       .dwtag  DW_TAG_variable
    6861                            .dwattr $C$DW$258, DW_AT_name("data")
    6862                            .dwattr $C$DW$258, DW_AT_TI_symbol_name("data")
    6863                            .dwattr $C$DW$258, DW_AT_type(*$C$DW$T$181)
    6864                            .dwattr $C$DW$258, DW_AT_location[DW_OP_breg13 16]
    6865                    
    6866                    ;----------------------------------------------------------------------
    6867                    ; 1008 | int mpu_set_accel_bias_6500_reg(const long *accel_bias) {              
    6868                    ;----------------------------------------------------------------------
    6869 00000006 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |1008|  ; [ORIG 16-BIT INS]
    6870                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1009,column 27,is_stmt,isa 1
    6871                    ;----------------------------------------------------------------------
    6872                    ; 1009 | unsigned char data[6] = {0, 0, 0, 0, 0, 0};                            
    6873                    ;----------------------------------------------------------------------
    6874 00000008 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |1009|  ; [ORIG 16-BIT INS]
    6875 0000000a 2206              MOVS      A3, #6                ; [DPU_V7M3_PIPE] |1009|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  126

    6876 0000000c A804              ADD       A1, SP, #16           ; [DPU_V7M3_PIPE] |1009|  ; [ORIG 16-BIT INS]
    6877                    $C$DW$259       .dwtag  DW_TAG_TI_branch
    6878                            .dwattr $C$DW$259, DW_AT_low_pc(0x00)
    6879                            .dwattr $C$DW$259, DW_AT_name("memset")
    6880                            .dwattr $C$DW$259, DW_AT_TI_call
    6881                    
    6882 0000000e FFFEF7FF!         BL        memset                ; [DPU_V7M3_PIPE] |1009|  ; [KEEP 32-BIT INS]
    6883                            ; CALL OCCURS {memset }          ; [] |1009| 
    6884                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1010,column 28,is_stmt,isa 1
    6885                    ;----------------------------------------------------------------------
    6886                    ; 1010 | long accel_reg_bias[3] = {0, 0, 0};                                    
    6887                    ;----------------------------------------------------------------------
    6888 00000012 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |1010|  ; [ORIG 16-BIT INS]
    6889 00000014 220C              MOVS      A3, #12               ; [DPU_V7M3_PIPE] |1010|  ; [ORIG 16-BIT INS]
    6890 00000016 4668              MOV       A1, SP                ; [DPU_V7M3_PIPE] |1010|  ; [ORIG 16-BIT INS]
    6891                    $C$DW$260       .dwtag  DW_TAG_TI_branch
    6892                            .dwattr $C$DW$260, DW_AT_low_pc(0x00)
    6893                            .dwattr $C$DW$260, DW_AT_name("memset")
    6894                            .dwattr $C$DW$260, DW_AT_TI_call
    6895                    
    6896 00000018 FFFEF7FF!         BL        memset                ; [DPU_V7M3_PIPE] |1010|  ; [KEEP 32-BIT INS]
    6897                            ; CALL OCCURS {memset }          ; [] |1010| 
    6898                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1012,column 5,is_stmt,isa 1
    6899                    ;----------------------------------------------------------------------
    6900                    ; 1012 | if(mpu_read_6500_accel_bias(accel_reg_bias))                           
    6901                    ;----------------------------------------------------------------------
    6902 0000001c 4668              MOV       A1, SP                ; [DPU_V7M3_PIPE] |1012|  ; [ORIG 16-BIT INS]
    6903                    $C$DW$261       .dwtag  DW_TAG_TI_branch
    6904                            .dwattr $C$DW$261, DW_AT_low_pc(0x00)
    6905                            .dwattr $C$DW$261, DW_AT_name("mpu_read_6500_accel_bias")
    6906                            .dwattr $C$DW$261, DW_AT_TI_call
    6907                    
    6908 0000001e FFFEF7FF!         BL        mpu_read_6500_accel_bias ; [DPU_V7M3_PIPE] |1012|  ; [KEEP 32-BIT INS]
    6909                            ; CALL OCCURS {mpu_read_6500_accel_bias }  ; [] |1012| 
    6910 00000022 B110              CBZ       A1, ||$C$L129||       ; []  ; [ORIG 16-BIT INS]
    6911                            ; BRANCHCC OCCURS {||$C$L129||}  ; [] |1012| 
    6912                    ;* --------------------------------------------------------------------------*
    6913                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1013,column 9,is_stmt,isa 1
    6914                    ;----------------------------------------------------------------------
    6915                    ; 1013 | return -1;                                                             
    6916                    ; 1015 | // Preserve bit 0 of factory value (for temperature compensation)      
    6917                    ;----------------------------------------------------------------------
    6918 00000024 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1013|  ; [KEEP 32-BIT INS]
    6919 00000028 E050              B         ||$C$L133||           ; [DPU_V7M3_PIPE] |1013|  ; [ORIG 16-BIT INS]
    6920                            ; BRANCH OCCURS {||$C$L133||}    ; [] |1013| 
    6921                    ;* --------------------------------------------------------------------------*
    6922 0000002a           ||$C$L129||:    
    6923                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1016,column 5,is_stmt,isa 1
    6924                    ;----------------------------------------------------------------------
    6925                    ; 1016 | accel_reg_bias[0] -= (accel_bias[0] & ~1);                             
    6926                    ;----------------------------------------------------------------------
    6927 0000002a 466A              MOV       A3, SP                ; [DPU_V7M3_PIPE] |1016|  ; [ORIG 16-BIT INS]
    6928 0000002c 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |1016|  ; [ORIG 16-BIT INS]
    6929 0000002e 6811              LDR       A2, [A3, #0]          ; [DPU_V7M3_PIPE] |1016|  ; [ORIG 16-BIT INS]
    6930 00000030 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1016|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  127

    6931 00000032 0001F020          BIC       A1, A1, #1            ; [DPU_V7M3_PIPE] |1016|  ; [KEEP 32-BIT INS]
    6932 00000036 1A09              SUBS      A2, A2, A1            ; [DPU_V7M3_PIPE] |1016|  ; [ORIG 16-BIT INS]
    6933 00000038 6011              STR       A2, [A3, #0]          ; [DPU_V7M3_PIPE] |1016|  ; [ORIG 16-BIT INS]
    6934                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1017,column 5,is_stmt,isa 1
    6935                    ;----------------------------------------------------------------------
    6936                    ; 1017 | accel_reg_bias[1] -= (accel_bias[1] & ~1);                             
    6937                    ;----------------------------------------------------------------------
    6938 0000003a 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |1017|  ; [ORIG 16-BIT INS]
    6939 0000003c 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1017|  ; [ORIG 16-BIT INS]
    6940 0000003e 6840              LDR       A1, [A1, #4]          ; [DPU_V7M3_PIPE] |1017|  ; [ORIG 16-BIT INS]
    6941 00000040 0001F020          BIC       A1, A1, #1            ; [DPU_V7M3_PIPE] |1017|  ; [KEEP 32-BIT INS]
    6942 00000044 1A09              SUBS      A2, A2, A1            ; [DPU_V7M3_PIPE] |1017|  ; [ORIG 16-BIT INS]
    6943 00000046 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1017|  ; [ORIG 16-BIT INS]
    6944                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1018,column 5,is_stmt,isa 1
    6945                    ;----------------------------------------------------------------------
    6946                    ; 1018 | accel_reg_bias[2] -= (accel_bias[2] & ~1);                             
    6947                    ;----------------------------------------------------------------------
    6948 00000048 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |1018|  ; [ORIG 16-BIT INS]
    6949 0000004a 9902              LDR       A2, [SP, #8]          ; [DPU_V7M3_PIPE] |1018|  ; [ORIG 16-BIT INS]
    6950 0000004c 6880              LDR       A1, [A1, #8]          ; [DPU_V7M3_PIPE] |1018|  ; [ORIG 16-BIT INS]
    6951 0000004e 0001F020          BIC       A1, A1, #1            ; [DPU_V7M3_PIPE] |1018|  ; [KEEP 32-BIT INS]
    6952 00000052 1A09              SUBS      A2, A2, A1            ; [DPU_V7M3_PIPE] |1018|  ; [ORIG 16-BIT INS]
    6953 00000054 9102              STR       A2, [SP, #8]          ; [DPU_V7M3_PIPE] |1018|  ; [ORIG 16-BIT INS]
    6954                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1020,column 5,is_stmt,isa 1
    6955                    ;----------------------------------------------------------------------
    6956                    ; 1020 | data[0] = (accel_reg_bias[0] >> 8) & 0xff;                             
    6957                    ;----------------------------------------------------------------------
    6958 00000056 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1020|  ; [ORIG 16-BIT INS]
    6959 00000058 2007F3C0          UBFX      A1, A1, #8, #8        ; [DPU_V7M3_PIPE] |1020|  ; [KEEP 32-BIT INS]
    6960 0000005c 0010F88D          STRB      A1, [SP, #16]         ; [DPU_V7M3_PIPE] |1020|  ; [KEEP 32-BIT INS]
    6961                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1021,column 5,is_stmt,isa 1
    6962                    ;----------------------------------------------------------------------
    6963                    ; 1021 | data[1] = (accel_reg_bias[0]) & 0xff;                                  
    6964                    ;----------------------------------------------------------------------
    6965 00000060 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1021|  ; [ORIG 16-BIT INS]
    6966 00000062 00FFF000          AND       A1, A1, #255          ; [DPU_V7M3_PIPE] |1021|  ; [KEEP 32-BIT INS]
    6967 00000066 0011F88D          STRB      A1, [SP, #17]         ; [DPU_V7M3_PIPE] |1021|  ; [KEEP 32-BIT INS]
    6968                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1022,column 5,is_stmt,isa 1
    6969                    ;----------------------------------------------------------------------
    6970                    ; 1022 | data[2] = (accel_reg_bias[1] >> 8) & 0xff;                             
    6971                    ;----------------------------------------------------------------------
    6972 0000006a 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1022|  ; [ORIG 16-BIT INS]
    6973 0000006c 2007F3C0          UBFX      A1, A1, #8, #8        ; [DPU_V7M3_PIPE] |1022|  ; [KEEP 32-BIT INS]
    6974 00000070 0012F88D          STRB      A1, [SP, #18]         ; [DPU_V7M3_PIPE] |1022|  ; [KEEP 32-BIT INS]
    6975                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1023,column 5,is_stmt,isa 1
    6976                    ;----------------------------------------------------------------------
    6977                    ; 1023 | data[3] = (accel_reg_bias[1]) & 0xff;                                  
    6978                    ;----------------------------------------------------------------------
    6979 00000074 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1023|  ; [ORIG 16-BIT INS]
    6980 00000076 00FFF000          AND       A1, A1, #255          ; [DPU_V7M3_PIPE] |1023|  ; [KEEP 32-BIT INS]
    6981 0000007a 0013F88D          STRB      A1, [SP, #19]         ; [DPU_V7M3_PIPE] |1023|  ; [KEEP 32-BIT INS]
    6982                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1024,column 5,is_stmt,isa 1
    6983                    ;----------------------------------------------------------------------
    6984                    ; 1024 | data[4] = (accel_reg_bias[2] >> 8) & 0xff;                             
    6985                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  128

    6986 0000007e 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1024|  ; [ORIG 16-BIT INS]
    6987 00000080 2007F3C0          UBFX      A1, A1, #8, #8        ; [DPU_V7M3_PIPE] |1024|  ; [KEEP 32-BIT INS]
    6988 00000084 0014F88D          STRB      A1, [SP, #20]         ; [DPU_V7M3_PIPE] |1024|  ; [KEEP 32-BIT INS]
    6989                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1025,column 5,is_stmt,isa 1
    6990                    ;----------------------------------------------------------------------
    6991                    ; 1025 | data[5] = (accel_reg_bias[2]) & 0xff;                                  
    6992                    ;----------------------------------------------------------------------
    6993 00000088 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1025|  ; [ORIG 16-BIT INS]
    6994 0000008a 00FFF000          AND       A1, A1, #255          ; [DPU_V7M3_PIPE] |1025|  ; [KEEP 32-BIT INS]
    6995 0000008e 0015F88D          STRB      A1, [SP, #21]         ; [DPU_V7M3_PIPE] |1025|  ; [KEEP 32-BIT INS]
    6996                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1027,column 5,is_stmt,isa 1
    6997                    ;----------------------------------------------------------------------
    6998                    ; 1027 | if (i2c_write(st.hw->addr, 0x77, 2, &data[0]))                         
    6999                    ;----------------------------------------------------------------------
    7000 00000092 2077              MOVS      A1, #119              ; [DPU_V7M3_PIPE] |1027|  ; [ORIG 16-BIT INS]
    7001 00000094 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |1027|  ; [ORIG 16-BIT INS]
    7002 00000096 AA04              ADD       A3, SP, #16           ; [DPU_V7M3_PIPE] |1027|  ; [ORIG 16-BIT INS]
    7003                    $C$DW$262       .dwtag  DW_TAG_TI_branch
    7004                            .dwattr $C$DW$262, DW_AT_low_pc(0x00)
    7005                            .dwattr $C$DW$262, DW_AT_name("WR_MPU")
    7006                            .dwattr $C$DW$262, DW_AT_TI_call
    7007                    
    7008 00000098 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1027|  ; [KEEP 32-BIT INS]
    7009                            ; CALL OCCURS {WR_MPU }          ; [] |1027| 
    7010 0000009c B110              CBZ       A1, ||$C$L130||       ; []  ; [ORIG 16-BIT INS]
    7011                            ; BRANCHCC OCCURS {||$C$L130||}  ; [] |1027| 
    7012                    ;* --------------------------------------------------------------------------*
    7013                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1028,column 9,is_stmt,isa 1
    7014                    ;----------------------------------------------------------------------
    7015                    ; 1028 | return -1;                                                             
    7016                    ;----------------------------------------------------------------------
    7017 0000009e 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1028|  ; [KEEP 32-BIT INS]
    7018 000000a2 E013              B         ||$C$L133||           ; [DPU_V7M3_PIPE] |1028|  ; [ORIG 16-BIT INS]
    7019                            ; BRANCH OCCURS {||$C$L133||}    ; [] |1028| 
    7020                    ;* --------------------------------------------------------------------------*
    7021 000000a4           ||$C$L130||:    
    7022                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1029,column 5,is_stmt,isa 1
    7023                    ;----------------------------------------------------------------------
    7024                    ; 1029 | if (i2c_write(st.hw->addr, 0x7A, 2, &data[2]))                         
    7025                    ;----------------------------------------------------------------------
    7026 000000a4 0212F10D          ADD       A3, SP, #18           ; [DPU_V7M3_PIPE] |1029|  ; [KEEP 32-BIT INS]
    7027 000000a8 207A              MOVS      A1, #122              ; [DPU_V7M3_PIPE] |1029|  ; [ORIG 16-BIT INS]
    7028 000000aa 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |1029|  ; [ORIG 16-BIT INS]
    7029                    $C$DW$263       .dwtag  DW_TAG_TI_branch
    7030                            .dwattr $C$DW$263, DW_AT_low_pc(0x00)
    7031                            .dwattr $C$DW$263, DW_AT_name("WR_MPU")
    7032                            .dwattr $C$DW$263, DW_AT_TI_call
    7033                    
    7034 000000ac FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1029|  ; [KEEP 32-BIT INS]
    7035                            ; CALL OCCURS {WR_MPU }          ; [] |1029| 
    7036 000000b0 B110              CBZ       A1, ||$C$L131||       ; []  ; [ORIG 16-BIT INS]
    7037                            ; BRANCHCC OCCURS {||$C$L131||}  ; [] |1029| 
    7038                    ;* --------------------------------------------------------------------------*
    7039                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1030,column 9,is_stmt,isa 1
    7040                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  129

    7041                    ; 1030 | return -1;                                                             
    7042                    ;----------------------------------------------------------------------
    7043 000000b2 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1030|  ; [KEEP 32-BIT INS]
    7044 000000b6 E009              B         ||$C$L133||           ; [DPU_V7M3_PIPE] |1030|  ; [ORIG 16-BIT INS]
    7045                            ; BRANCH OCCURS {||$C$L133||}    ; [] |1030| 
    7046                    ;* --------------------------------------------------------------------------*
    7047 000000b8           ||$C$L131||:    
    7048                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1031,column 5,is_stmt,isa 1
    7049                    ;----------------------------------------------------------------------
    7050                    ; 1031 | if (i2c_write(st.hw->addr, 0x7D, 2, &data[4]))                         
    7051                    ;----------------------------------------------------------------------
    7052 000000b8 AA05              ADD       A3, SP, #20           ; [DPU_V7M3_PIPE] |1031|  ; [ORIG 16-BIT INS]
    7053 000000ba 207D              MOVS      A1, #125              ; [DPU_V7M3_PIPE] |1031|  ; [ORIG 16-BIT INS]
    7054 000000bc 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |1031|  ; [ORIG 16-BIT INS]
    7055                    $C$DW$264       .dwtag  DW_TAG_TI_branch
    7056                            .dwattr $C$DW$264, DW_AT_low_pc(0x00)
    7057                            .dwattr $C$DW$264, DW_AT_name("WR_MPU")
    7058                            .dwattr $C$DW$264, DW_AT_TI_call
    7059                    
    7060 000000be FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1031|  ; [KEEP 32-BIT INS]
    7061                            ; CALL OCCURS {WR_MPU }          ; [] |1031| 
    7062 000000c2 B110              CBZ       A1, ||$C$L132||       ; []  ; [ORIG 16-BIT INS]
    7063                            ; BRANCHCC OCCURS {||$C$L132||}  ; [] |1031| 
    7064                    ;* --------------------------------------------------------------------------*
    7065                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1032,column 9,is_stmt,isa 1
    7066                    ;----------------------------------------------------------------------
    7067                    ; 1032 | return -1;                                                             
    7068                    ;----------------------------------------------------------------------
    7069 000000c4 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1032|  ; [KEEP 32-BIT INS]
    7070 000000c8 E000              B         ||$C$L133||           ; [DPU_V7M3_PIPE] |1032|  ; [ORIG 16-BIT INS]
    7071                            ; BRANCH OCCURS {||$C$L133||}    ; [] |1032| 
    7072                    ;* --------------------------------------------------------------------------*
    7073 000000ca           ||$C$L132||:    
    7074                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1034,column 5,is_stmt,isa 1
    7075                    ;----------------------------------------------------------------------
    7076                    ; 1034 | return 0;                                                              
    7077                    ;----------------------------------------------------------------------
    7078 000000ca 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1034|  ; [ORIG 16-BIT INS]
    7079                    ;* --------------------------------------------------------------------------*
    7080 000000cc           ||$C$L133||:    
    7081                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1035,column 1,is_stmt,isa 1
    7082 000000cc B007              ADD       SP, SP, #28           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    7083                            .dwcfi  cfa_offset, 4
    7084                    $C$DW$265       .dwtag  DW_TAG_TI_branch
    7085                            .dwattr $C$DW$265, DW_AT_low_pc(0x00)
    7086                            .dwattr $C$DW$265, DW_AT_TI_return
    7087                    
    7088 000000ce BD00              POP       {PC}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    7089                            .dwcfi  cfa_offset, 0
    7090                            ; BRANCH OCCURS                  ; [] 
    7091                            .dwattr $C$DW$254, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
    7092                            .dwattr $C$DW$254, DW_AT_TI_end_line(0x40b)
    7093                            .dwattr $C$DW$254, DW_AT_TI_end_column(0x01)
    7094                            .dwendentry
    7095                            .dwendtag $C$DW$254
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  130

    7096                    
    7097 00000000                   .sect   ".text:mpu_reset_fifo"
    7098                            .clink
    7099                            .thumbfunc mpu_reset_fifo
    7100 00000000                   .thumb
    7101                            .global mpu_reset_fifo
    7102                    
    7103                    $C$DW$266       .dwtag  DW_TAG_subprogram
    7104                            .dwattr $C$DW$266, DW_AT_name("mpu_reset_fifo")
    7105                            .dwattr $C$DW$266, DW_AT_low_pc(mpu_reset_fifo)
    7106                            .dwattr $C$DW$266, DW_AT_high_pc(0x00)
    7107                            .dwattr $C$DW$266, DW_AT_TI_symbol_name("mpu_reset_fifo")
    7108                            .dwattr $C$DW$266, DW_AT_external
    7109                            .dwattr $C$DW$266, DW_AT_type(*$C$DW$T$10)
    7110                            .dwattr $C$DW$266, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    7111                            .dwattr $C$DW$266, DW_AT_TI_begin_line(0x412)
    7112                            .dwattr $C$DW$266, DW_AT_TI_begin_column(0x05)
    7113                            .dwattr $C$DW$266, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    7114                            .dwattr $C$DW$266, DW_AT_decl_line(0x412)
    7115                            .dwattr $C$DW$266, DW_AT_decl_column(0x05)
    7116                            .dwattr $C$DW$266, DW_AT_TI_max_frame_size(0x08)
    7117                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1043,column 1,is_stmt,address mpu_reset_fifo,isa 1
    7118                    
    7119                            .dwfde $C$DW$CIE, mpu_reset_fifo
    7120                    ;----------------------------------------------------------------------
    7121                    ; 1042 | int mpu_reset_fifo(void)                                               
    7122                    ; 1044 | unsigned char data;                                                    
    7123                    ;----------------------------------------------------------------------
    7124                    
    7125                    ;*****************************************************************************
    7126                    ;* FUNCTION NAME: mpu_reset_fifo                                             *
    7127                    ;*                                                                           *
    7128                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
    7129                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
    7130                    ;*   Local Frame Size  : 0 Args + 4 Auto + 4 Save = 8 byte                   *
    7131                    ;*****************************************************************************
    7132 00000000           mpu_reset_fifo:
    7133                    ;* --------------------------------------------------------------------------*
    7134                            .dwcfi  cfa_offset, 0
    7135 00000000 B508              PUSH      {A4, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    7136                            .dwcfi  cfa_offset, 8
    7137                            .dwcfi  save_reg_to_mem, 14, -4
    7138                            .dwcfi  save_reg_to_mem, 3, -8
    7139                    $C$DW$267       .dwtag  DW_TAG_variable
    7140                            .dwattr $C$DW$267, DW_AT_name("data")
    7141                            .dwattr $C$DW$267, DW_AT_TI_symbol_name("data")
    7142                            .dwattr $C$DW$267, DW_AT_type(*$C$DW$T$6)
    7143                            .dwattr $C$DW$267, DW_AT_location[DW_OP_breg13 0]
    7144                    
    7145                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1046,column 5,is_stmt,isa 1
    7146                    ;----------------------------------------------------------------------
    7147                    ; 1046 | if (!(st.chip_cfg.sensors))                                            
    7148                    ;----------------------------------------------------------------------
    7149 00000002 4863              LDR       A1, $C$CON61          ; [DPU_V7M3_PIPE] |1046|  ; [ORIG 16-BIT INS]
    7150 00000004 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1046|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  131

    7151 00000006 B910              CBNZ      A1, ||$C$L134||       ; []  ; [ORIG 16-BIT INS]
    7152                            ; BRANCHCC OCCURS {||$C$L134||}  ; [] |1046| 
    7153                    ;* --------------------------------------------------------------------------*
    7154                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1047,column 9,is_stmt,isa 1
    7155                    ;----------------------------------------------------------------------
    7156                    ; 1047 | return -1;                                                             
    7157                    ;----------------------------------------------------------------------
    7158 00000008 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1047|  ; [KEEP 32-BIT INS]
    7159 0000000c E0BF              B         ||$C$L154||           ; [DPU_V7M3_PIPE] |1047|  ; [ORIG 16-BIT INS]
    7160                            ; BRANCH OCCURS {||$C$L154||}    ; [] |1047| 
    7161                    ;* --------------------------------------------------------------------------*
    7162 0000000e           ||$C$L134||:    
    7163                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1049,column 5,is_stmt,isa 1
    7164                    ;----------------------------------------------------------------------
    7165                    ; 1049 | data = 0;                                                              
    7166                    ;----------------------------------------------------------------------
    7167 0000000e 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1049|  ; [ORIG 16-BIT INS]
    7168 00000010 0000F88D          STRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1049|  ; [KEEP 32-BIT INS]
    7169                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1050,column 5,is_stmt,isa 1
    7170                    ;----------------------------------------------------------------------
    7171                    ; 1050 | if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))              
    7172                    ;----------------------------------------------------------------------
    7173 00000014 485F              LDR       A1, $C$CON62          ; [DPU_V7M3_PIPE] |1050|  ; [ORIG 16-BIT INS]
    7174 00000016 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1050|  ; [ORIG 16-BIT INS]
    7175 00000018 7C40              LDRB      A1, [A1, #17]         ; [DPU_V7M3_PIPE] |1050|  ; [ORIG 16-BIT INS]
    7176 0000001a 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1050|  ; [ORIG 16-BIT INS]
    7177 0000001c 466A              MOV       A3, SP                ; [DPU_V7M3_PIPE] |1050|  ; [ORIG 16-BIT INS]
    7178                    $C$DW$268       .dwtag  DW_TAG_TI_branch
    7179                            .dwattr $C$DW$268, DW_AT_low_pc(0x00)
    7180                            .dwattr $C$DW$268, DW_AT_name("WR_MPU")
    7181                            .dwattr $C$DW$268, DW_AT_TI_call
    7182                    
    7183 0000001e FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1050|  ; [KEEP 32-BIT INS]
    7184                            ; CALL OCCURS {WR_MPU }          ; [] |1050| 
    7185 00000022 B110              CBZ       A1, ||$C$L135||       ; []  ; [ORIG 16-BIT INS]
    7186                            ; BRANCHCC OCCURS {||$C$L135||}  ; [] |1050| 
    7187                    ;* --------------------------------------------------------------------------*
    7188                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1051,column 9,is_stmt,isa 1
    7189                    ;----------------------------------------------------------------------
    7190                    ; 1051 | return -1;                                                             
    7191                    ;----------------------------------------------------------------------
    7192 00000024 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1051|  ; [KEEP 32-BIT INS]
    7193 00000028 E0B1              B         ||$C$L154||           ; [DPU_V7M3_PIPE] |1051|  ; [ORIG 16-BIT INS]
    7194                            ; BRANCH OCCURS {||$C$L154||}    ; [] |1051| 
    7195                    ;* --------------------------------------------------------------------------*
    7196 0000002a           ||$C$L135||:    
    7197                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1052,column 5,is_stmt,isa 1
    7198                    ;----------------------------------------------------------------------
    7199                    ; 1052 | if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))                 
    7200                    ;----------------------------------------------------------------------
    7201 0000002a 485A              LDR       A1, $C$CON62          ; [DPU_V7M3_PIPE] |1052|  ; [ORIG 16-BIT INS]
    7202 0000002c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1052|  ; [ORIG 16-BIT INS]
    7203 0000002e 7940              LDRB      A1, [A1, #5]          ; [DPU_V7M3_PIPE] |1052|  ; [ORIG 16-BIT INS]
    7204 00000030 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1052|  ; [ORIG 16-BIT INS]
    7205 00000032 466A              MOV       A3, SP                ; [DPU_V7M3_PIPE] |1052|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  132

    7206                    $C$DW$269       .dwtag  DW_TAG_TI_branch
    7207                            .dwattr $C$DW$269, DW_AT_low_pc(0x00)
    7208                            .dwattr $C$DW$269, DW_AT_name("WR_MPU")
    7209                            .dwattr $C$DW$269, DW_AT_TI_call
    7210                    
    7211 00000034 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1052|  ; [KEEP 32-BIT INS]
    7212                            ; CALL OCCURS {WR_MPU }          ; [] |1052| 
    7213 00000038 B110              CBZ       A1, ||$C$L136||       ; []  ; [ORIG 16-BIT INS]
    7214                            ; BRANCHCC OCCURS {||$C$L136||}  ; [] |1052| 
    7215                    ;* --------------------------------------------------------------------------*
    7216                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1053,column 9,is_stmt,isa 1
    7217                    ;----------------------------------------------------------------------
    7218                    ; 1053 | return -1;                                                             
    7219                    ;----------------------------------------------------------------------
    7220 0000003a 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1053|  ; [KEEP 32-BIT INS]
    7221 0000003e E0A6              B         ||$C$L154||           ; [DPU_V7M3_PIPE] |1053|  ; [ORIG 16-BIT INS]
    7222                            ; BRANCH OCCURS {||$C$L154||}    ; [] |1053| 
    7223                    ;* --------------------------------------------------------------------------*
    7224 00000040           ||$C$L136||:    
    7225                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1054,column 5,is_stmt,isa 1
    7226                    ;----------------------------------------------------------------------
    7227                    ; 1054 | if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))               
    7228                    ;----------------------------------------------------------------------
    7229 00000040 4854              LDR       A1, $C$CON62          ; [DPU_V7M3_PIPE] |1054|  ; [ORIG 16-BIT INS]
    7230 00000042 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1054|  ; [ORIG 16-BIT INS]
    7231 00000044 7900              LDRB      A1, [A1, #4]          ; [DPU_V7M3_PIPE] |1054|  ; [ORIG 16-BIT INS]
    7232 00000046 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1054|  ; [ORIG 16-BIT INS]
    7233 00000048 466A              MOV       A3, SP                ; [DPU_V7M3_PIPE] |1054|  ; [ORIG 16-BIT INS]
    7234                    $C$DW$270       .dwtag  DW_TAG_TI_branch
    7235                            .dwattr $C$DW$270, DW_AT_low_pc(0x00)
    7236                            .dwattr $C$DW$270, DW_AT_name("WR_MPU")
    7237                            .dwattr $C$DW$270, DW_AT_TI_call
    7238                    
    7239 0000004a FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1054|  ; [KEEP 32-BIT INS]
    7240                            ; CALL OCCURS {WR_MPU }          ; [] |1054| 
    7241 0000004e B110              CBZ       A1, ||$C$L137||       ; []  ; [ORIG 16-BIT INS]
    7242                            ; BRANCHCC OCCURS {||$C$L137||}  ; [] |1054| 
    7243                    ;* --------------------------------------------------------------------------*
    7244                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1055,column 9,is_stmt,isa 1
    7245                    ;----------------------------------------------------------------------
    7246                    ; 1055 | return -1;                                                             
    7247                    ;----------------------------------------------------------------------
    7248 00000050 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1055|  ; [KEEP 32-BIT INS]
    7249 00000054 E09B              B         ||$C$L154||           ; [DPU_V7M3_PIPE] |1055|  ; [ORIG 16-BIT INS]
    7250                            ; BRANCH OCCURS {||$C$L154||}    ; [] |1055| 
    7251                    ;* --------------------------------------------------------------------------*
    7252 00000056           ||$C$L137||:    
    7253                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1057,column 5,is_stmt,isa 1
    7254                    ;----------------------------------------------------------------------
    7255                    ; 1057 | if (st.chip_cfg.dmp_on) {                                              
    7256                    ;----------------------------------------------------------------------
    7257 00000056 4850              LDR       A1, $C$CON63          ; [DPU_V7M3_PIPE] |1057|  ; [ORIG 16-BIT INS]
    7258 00000058 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1057|  ; [ORIG 16-BIT INS]
    7259 0000005a 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |1057|  ; [ORIG 16-BIT INS]
    7260 0000005c D04C              BEQ       ||$C$L144||           ; [DPU_V7M3_PIPE] |1057|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  133

    7261                            ; BRANCHCC OCCURS {||$C$L144||}  ; [] |1057| 
    7262                    ;* --------------------------------------------------------------------------*
    7263                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1058,column 9,is_stmt,isa 1
    7264                    ;----------------------------------------------------------------------
    7265                    ; 1058 | data = BIT_FIFO_RST | BIT_DMP_RST;                                     
    7266                    ;----------------------------------------------------------------------
    7267 0000005e 200C              MOVS      A1, #12               ; [DPU_V7M3_PIPE] |1058|  ; [ORIG 16-BIT INS]
    7268 00000060 0000F88D          STRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1058|  ; [KEEP 32-BIT INS]
    7269                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1059,column 9,is_stmt,isa 1
    7270                    ;----------------------------------------------------------------------
    7271                    ; 1059 | if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))               
    7272                    ;----------------------------------------------------------------------
    7273 00000064 484B              LDR       A1, $C$CON62          ; [DPU_V7M3_PIPE] |1059|  ; [ORIG 16-BIT INS]
    7274 00000066 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1059|  ; [ORIG 16-BIT INS]
    7275 00000068 7900              LDRB      A1, [A1, #4]          ; [DPU_V7M3_PIPE] |1059|  ; [ORIG 16-BIT INS]
    7276 0000006a 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1059|  ; [ORIG 16-BIT INS]
    7277 0000006c 466A              MOV       A3, SP                ; [DPU_V7M3_PIPE] |1059|  ; [ORIG 16-BIT INS]
    7278                    $C$DW$271       .dwtag  DW_TAG_TI_branch
    7279                            .dwattr $C$DW$271, DW_AT_low_pc(0x00)
    7280                            .dwattr $C$DW$271, DW_AT_name("WR_MPU")
    7281                            .dwattr $C$DW$271, DW_AT_TI_call
    7282                    
    7283 0000006e FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1059|  ; [KEEP 32-BIT INS]
    7284                            ; CALL OCCURS {WR_MPU }          ; [] |1059| 
    7285 00000072 B110              CBZ       A1, ||$C$L138||       ; []  ; [ORIG 16-BIT INS]
    7286                            ; BRANCHCC OCCURS {||$C$L138||}  ; [] |1059| 
    7287                    ;* --------------------------------------------------------------------------*
    7288                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1060,column 13,is_stmt,isa 1
    7289                    ;----------------------------------------------------------------------
    7290                    ; 1060 | return -1;                                                             
    7291                    ;----------------------------------------------------------------------
    7292 00000074 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1060|  ; [KEEP 32-BIT INS]
    7293 00000078 E089              B         ||$C$L154||           ; [DPU_V7M3_PIPE] |1060|  ; [ORIG 16-BIT INS]
    7294                            ; BRANCH OCCURS {||$C$L154||}    ; [] |1060| 
    7295                    ;* --------------------------------------------------------------------------*
    7296 0000007a           ||$C$L138||:    
    7297                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1061,column 9,is_stmt,isa 1
    7298                    ;----------------------------------------------------------------------
    7299                    ; 1061 | delay_ms(50);                                                          
    7300                    ;----------------------------------------------------------------------
    7301 0000007a 2032              MOVS      A1, #50               ; [DPU_V7M3_PIPE] |1061|  ; [ORIG 16-BIT INS]
    7302                    $C$DW$272       .dwtag  DW_TAG_TI_branch
    7303                            .dwattr $C$DW$272, DW_AT_low_pc(0x00)
    7304                            .dwattr $C$DW$272, DW_AT_name("Delay_Ms")
    7305                            .dwattr $C$DW$272, DW_AT_TI_call
    7306                    
    7307 0000007c FFFEF7FF!         BL        Delay_Ms              ; [DPU_V7M3_PIPE] |1061|  ; [KEEP 32-BIT INS]
    7308                            ; CALL OCCURS {Delay_Ms }        ; [] |1061| 
    7309                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1062,column 9,is_stmt,isa 1
    7310                    ;----------------------------------------------------------------------
    7311                    ; 1062 | data = BIT_DMP_EN | BIT_FIFO_EN;                                       
    7312                    ;----------------------------------------------------------------------
    7313 00000080 20C0              MOVS      A1, #192              ; [DPU_V7M3_PIPE] |1062|  ; [ORIG 16-BIT INS]
    7314 00000082 0000F88D          STRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1062|  ; [KEEP 32-BIT INS]
    7315                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1063,column 9,is_stmt,isa 1
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  134

    7316                    ;----------------------------------------------------------------------
    7317                    ; 1063 | if (st.chip_cfg.sensors & INV_XYZ_COMPASS)                             
    7318                    ;----------------------------------------------------------------------
    7319 00000086 4842              LDR       A1, $C$CON61          ; [DPU_V7M3_PIPE] |1063|  ; [ORIG 16-BIT INS]
    7320 00000088 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1063|  ; [ORIG 16-BIT INS]
    7321 0000008a 0840              LSRS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1063|  ; [ORIG 16-BIT INS]
    7322 0000008c D305              BCC       ||$C$L139||           ; [DPU_V7M3_PIPE] |1063|  ; [ORIG 16-BIT INS]
    7323                            ; BRANCHCC OCCURS {||$C$L139||}  ; [] |1063| 
    7324                    ;* --------------------------------------------------------------------------*
    7325                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1064,column 13,is_stmt,isa 1
    7326                    ;----------------------------------------------------------------------
    7327                    ; 1064 | data |= BIT_AUX_IF_EN;                                                 
    7328                    ;----------------------------------------------------------------------
    7329 0000008e 0000F89D          LDRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1064|  ; [KEEP 32-BIT INS]
    7330 00000092 0020F040          ORR       A1, A1, #32           ; [DPU_V7M3_PIPE] |1064|  ; [KEEP 32-BIT INS]
    7331 00000096 0000F88D          STRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1064|  ; [KEEP 32-BIT INS]
    7332                    ;* --------------------------------------------------------------------------*
    7333 0000009a           ||$C$L139||:    
    7334                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1065,column 9,is_stmt,isa 1
    7335                    ;----------------------------------------------------------------------
    7336                    ; 1065 | if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))               
    7337                    ;----------------------------------------------------------------------
    7338 0000009a 483E              LDR       A1, $C$CON62          ; [DPU_V7M3_PIPE] |1065|  ; [ORIG 16-BIT INS]
    7339 0000009c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1065|  ; [ORIG 16-BIT INS]
    7340 0000009e 7900              LDRB      A1, [A1, #4]          ; [DPU_V7M3_PIPE] |1065|  ; [ORIG 16-BIT INS]
    7341 000000a0 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1065|  ; [ORIG 16-BIT INS]
    7342 000000a2 466A              MOV       A3, SP                ; [DPU_V7M3_PIPE] |1065|  ; [ORIG 16-BIT INS]
    7343                    $C$DW$273       .dwtag  DW_TAG_TI_branch
    7344                            .dwattr $C$DW$273, DW_AT_low_pc(0x00)
    7345                            .dwattr $C$DW$273, DW_AT_name("WR_MPU")
    7346                            .dwattr $C$DW$273, DW_AT_TI_call
    7347                    
    7348 000000a4 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1065|  ; [KEEP 32-BIT INS]
    7349                            ; CALL OCCURS {WR_MPU }          ; [] |1065| 
    7350 000000a8 B110              CBZ       A1, ||$C$L140||       ; []  ; [ORIG 16-BIT INS]
    7351                            ; BRANCHCC OCCURS {||$C$L140||}  ; [] |1065| 
    7352                    ;* --------------------------------------------------------------------------*
    7353                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1066,column 13,is_stmt,isa 1
    7354                    ;----------------------------------------------------------------------
    7355                    ; 1066 | return -1;                                                             
    7356                    ;----------------------------------------------------------------------
    7357 000000aa 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1066|  ; [KEEP 32-BIT INS]
    7358 000000ae E06E              B         ||$C$L154||           ; [DPU_V7M3_PIPE] |1066|  ; [ORIG 16-BIT INS]
    7359                            ; BRANCH OCCURS {||$C$L154||}    ; [] |1066| 
    7360                    ;* --------------------------------------------------------------------------*
    7361 000000b0           ||$C$L140||:    
    7362                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1067,column 9,is_stmt,isa 1
    7363                    ;----------------------------------------------------------------------
    7364                    ; 1067 | if (st.chip_cfg.int_enable)                                            
    7365                    ;----------------------------------------------------------------------
    7366 000000b0 483A              LDR       A1, $C$CON64          ; [DPU_V7M3_PIPE] |1067|  ; [ORIG 16-BIT INS]
    7367 000000b2 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1067|  ; [ORIG 16-BIT INS]
    7368 000000b4 B118              CBZ       A1, ||$C$L141||       ; []  ; [ORIG 16-BIT INS]
    7369                            ; BRANCHCC OCCURS {||$C$L141||}  ; [] |1067| 
    7370                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  135

    7371                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1068,column 13,is_stmt,isa 1
    7372                    ;----------------------------------------------------------------------
    7373                    ; 1068 | data = BIT_DMP_INT_EN;                                                 
    7374                    ; 1069 | else                                                                   
    7375                    ;----------------------------------------------------------------------
    7376 000000b6 2002              MOVS      A1, #2                ; [DPU_V7M3_PIPE] |1068|  ; [ORIG 16-BIT INS]
    7377 000000b8 0000F88D          STRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1068|  ; [KEEP 32-BIT INS]
    7378 000000bc E002              B         ||$C$L142||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    7379                            ; BRANCH OCCURS {||$C$L142||}    ; [] 
    7380                    ;* --------------------------------------------------------------------------*
    7381 000000be           ||$C$L141||:    
    7382                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1070,column 13,is_stmt,isa 1
    7383                    ;----------------------------------------------------------------------
    7384                    ; 1070 | data = 0;                                                              
    7385                    ;----------------------------------------------------------------------
    7386 000000be 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1070|  ; [ORIG 16-BIT INS]
    7387 000000c0 0000F88D          STRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1070|  ; [KEEP 32-BIT INS]
    7388                    ;* --------------------------------------------------------------------------*
    7389 000000c4           ||$C$L142||:    
    7390                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1071,column 9,is_stmt,isa 1
    7391                    ;----------------------------------------------------------------------
    7392                    ; 1071 | if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))              
    7393                    ;----------------------------------------------------------------------
    7394 000000c4 4833              LDR       A1, $C$CON62          ; [DPU_V7M3_PIPE] |1071|  ; [ORIG 16-BIT INS]
    7395 000000c6 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1071|  ; [ORIG 16-BIT INS]
    7396 000000c8 7C40              LDRB      A1, [A1, #17]         ; [DPU_V7M3_PIPE] |1071|  ; [ORIG 16-BIT INS]
    7397 000000ca 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1071|  ; [ORIG 16-BIT INS]
    7398 000000cc 466A              MOV       A3, SP                ; [DPU_V7M3_PIPE] |1071|  ; [ORIG 16-BIT INS]
    7399                    $C$DW$274       .dwtag  DW_TAG_TI_branch
    7400                            .dwattr $C$DW$274, DW_AT_low_pc(0x00)
    7401                            .dwattr $C$DW$274, DW_AT_name("WR_MPU")
    7402                            .dwattr $C$DW$274, DW_AT_TI_call
    7403                    
    7404 000000ce FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1071|  ; [KEEP 32-BIT INS]
    7405                            ; CALL OCCURS {WR_MPU }          ; [] |1071| 
    7406 000000d2 B110              CBZ       A1, ||$C$L143||       ; []  ; [ORIG 16-BIT INS]
    7407                            ; BRANCHCC OCCURS {||$C$L143||}  ; [] |1071| 
    7408                    ;* --------------------------------------------------------------------------*
    7409                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1072,column 13,is_stmt,isa 1
    7410                    ;----------------------------------------------------------------------
    7411                    ; 1072 | return -1;                                                             
    7412                    ;----------------------------------------------------------------------
    7413 000000d4 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1072|  ; [KEEP 32-BIT INS]
    7414 000000d8 E059              B         ||$C$L154||           ; [DPU_V7M3_PIPE] |1072|  ; [ORIG 16-BIT INS]
    7415                            ; BRANCH OCCURS {||$C$L154||}    ; [] |1072| 
    7416                    ;* --------------------------------------------------------------------------*
    7417 000000da           ||$C$L143||:    
    7418                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1073,column 9,is_stmt,isa 1
    7419                    ;----------------------------------------------------------------------
    7420                    ; 1073 | data = 0;                                                              
    7421                    ;----------------------------------------------------------------------
    7422 000000da 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1073|  ; [ORIG 16-BIT INS]
    7423 000000dc 0000F88D          STRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1073|  ; [KEEP 32-BIT INS]
    7424                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1074,column 9,is_stmt,isa 1
    7425                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  136

    7426                    ; 1074 | if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))                 
    7427                    ;----------------------------------------------------------------------
    7428 000000e0 482C              LDR       A1, $C$CON62          ; [DPU_V7M3_PIPE] |1074|  ; [ORIG 16-BIT INS]
    7429 000000e2 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1074|  ; [ORIG 16-BIT INS]
    7430 000000e4 7940              LDRB      A1, [A1, #5]          ; [DPU_V7M3_PIPE] |1074|  ; [ORIG 16-BIT INS]
    7431 000000e6 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1074|  ; [ORIG 16-BIT INS]
    7432 000000e8 466A              MOV       A3, SP                ; [DPU_V7M3_PIPE] |1074|  ; [ORIG 16-BIT INS]
    7433                    $C$DW$275       .dwtag  DW_TAG_TI_branch
    7434                            .dwattr $C$DW$275, DW_AT_low_pc(0x00)
    7435                            .dwattr $C$DW$275, DW_AT_name("WR_MPU")
    7436                            .dwattr $C$DW$275, DW_AT_TI_call
    7437                    
    7438 000000ea FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1074|  ; [KEEP 32-BIT INS]
    7439                            ; CALL OCCURS {WR_MPU }          ; [] |1074| 
    7440 000000ee 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |1074|  ; [ORIG 16-BIT INS]
    7441 000000f0 D04C              BEQ       ||$C$L153||           ; [DPU_V7M3_PIPE] |1074|  ; [ORIG 16-BIT INS]
    7442                            ; BRANCHCC OCCURS {||$C$L153||}  ; [] |1074| 
    7443                    ;* --------------------------------------------------------------------------*
    7444                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1075,column 13,is_stmt,isa 1
    7445                    ;----------------------------------------------------------------------
    7446                    ; 1075 | return -1;                                                             
    7447                    ; 1076 | } else {                                                               
    7448                    ;----------------------------------------------------------------------
    7449 000000f2 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1075|  ; [KEEP 32-BIT INS]
    7450 000000f6 E04A              B         ||$C$L154||           ; [DPU_V7M3_PIPE] |1075|  ; [ORIG 16-BIT INS]
    7451                            ; BRANCH OCCURS {||$C$L154||}    ; [] |1075| 
    7452                    ;* --------------------------------------------------------------------------*
    7453 000000f8           ||$C$L144||:    
    7454                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1077,column 9,is_stmt,isa 1
    7455                    ;----------------------------------------------------------------------
    7456                    ; 1077 | data = BIT_FIFO_RST;                                                   
    7457                    ;----------------------------------------------------------------------
    7458 000000f8 2004              MOVS      A1, #4                ; [DPU_V7M3_PIPE] |1077|  ; [ORIG 16-BIT INS]
    7459 000000fa 0000F88D          STRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1077|  ; [KEEP 32-BIT INS]
    7460                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1078,column 9,is_stmt,isa 1
    7461                    ;----------------------------------------------------------------------
    7462                    ; 1078 | if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))               
    7463                    ;----------------------------------------------------------------------
    7464 000000fe 4825              LDR       A1, $C$CON62          ; [DPU_V7M3_PIPE] |1078|  ; [ORIG 16-BIT INS]
    7465 00000100 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1078|  ; [ORIG 16-BIT INS]
    7466 00000102 7900              LDRB      A1, [A1, #4]          ; [DPU_V7M3_PIPE] |1078|  ; [ORIG 16-BIT INS]
    7467 00000104 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1078|  ; [ORIG 16-BIT INS]
    7468 00000106 466A              MOV       A3, SP                ; [DPU_V7M3_PIPE] |1078|  ; [ORIG 16-BIT INS]
    7469                    $C$DW$276       .dwtag  DW_TAG_TI_branch
    7470                            .dwattr $C$DW$276, DW_AT_low_pc(0x00)
    7471                            .dwattr $C$DW$276, DW_AT_name("WR_MPU")
    7472                            .dwattr $C$DW$276, DW_AT_TI_call
    7473                    
    7474 00000108 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1078|  ; [KEEP 32-BIT INS]
    7475                            ; CALL OCCURS {WR_MPU }          ; [] |1078| 
    7476 0000010c B110              CBZ       A1, ||$C$L145||       ; []  ; [ORIG 16-BIT INS]
    7477                            ; BRANCHCC OCCURS {||$C$L145||}  ; [] |1078| 
    7478                    ;* --------------------------------------------------------------------------*
    7479                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1079,column 13,is_stmt,isa 1
    7480                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  137

    7481                    ; 1079 | return -1;                                                             
    7482                    ;----------------------------------------------------------------------
    7483 0000010e 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1079|  ; [KEEP 32-BIT INS]
    7484 00000112 E03C              B         ||$C$L154||           ; [DPU_V7M3_PIPE] |1079|  ; [ORIG 16-BIT INS]
    7485                            ; BRANCH OCCURS {||$C$L154||}    ; [] |1079| 
    7486                    ;* --------------------------------------------------------------------------*
    7487 00000114           ||$C$L145||:    
    7488                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1080,column 9,is_stmt,isa 1
    7489                    ;----------------------------------------------------------------------
    7490                    ; 1080 | if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS)
    7491                    ;     | )                                                                      
    7492                    ;----------------------------------------------------------------------
    7493 00000114 4822              LDR       A1, $C$CON65          ; [DPU_V7M3_PIPE] |1080|  ; [ORIG 16-BIT INS]
    7494 00000116 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1080|  ; [ORIG 16-BIT INS]
    7495 00000118 B918              CBNZ      A1, ||$C$L146||       ; []  ; [ORIG 16-BIT INS]
    7496                            ; BRANCHCC OCCURS {||$C$L146||}  ; [] |1080| 
    7497                    ;* --------------------------------------------------------------------------*
    7498 0000011a 481D              LDR       A1, $C$CON61          ; [DPU_V7M3_PIPE] |1080|  ; [ORIG 16-BIT INS]
    7499 0000011c 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1080|  ; [ORIG 16-BIT INS]
    7500 0000011e 0840              LSRS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1080|  ; [ORIG 16-BIT INS]
    7501 00000120 D203              BCS       ||$C$L147||           ; [DPU_V7M3_PIPE] |1080|  ; [ORIG 16-BIT INS]
    7502                            ; BRANCHCC OCCURS {||$C$L147||}  ; [] |1080| 
    7503                    ;* --------------------------------------------------------------------------*
    7504 00000122           ||$C$L146||:    
    7505                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1081,column 13,is_stmt,isa 1
    7506                    ;----------------------------------------------------------------------
    7507                    ; 1081 | data = BIT_FIFO_EN;                                                    
    7508                    ; 1082 | else                                                                   
    7509                    ;----------------------------------------------------------------------
    7510 00000122 2040              MOVS      A1, #64               ; [DPU_V7M3_PIPE] |1081|  ; [ORIG 16-BIT INS]
    7511 00000124 0000F88D          STRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1081|  ; [KEEP 32-BIT INS]
    7512 00000128 E002              B         ||$C$L148||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    7513                            ; BRANCH OCCURS {||$C$L148||}    ; [] 
    7514                    ;* --------------------------------------------------------------------------*
    7515 0000012a           ||$C$L147||:    
    7516                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1083,column 13,is_stmt,isa 1
    7517                    ;----------------------------------------------------------------------
    7518                    ; 1083 | data = BIT_FIFO_EN | BIT_AUX_IF_EN;                                    
    7519                    ;----------------------------------------------------------------------
    7520 0000012a 2060              MOVS      A1, #96               ; [DPU_V7M3_PIPE] |1083|  ; [ORIG 16-BIT INS]
    7521 0000012c 0000F88D          STRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1083|  ; [KEEP 32-BIT INS]
    7522                    ;* --------------------------------------------------------------------------*
    7523 00000130           ||$C$L148||:    
    7524                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1084,column 9,is_stmt,isa 1
    7525                    ;----------------------------------------------------------------------
    7526                    ; 1084 | if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))               
    7527                    ;----------------------------------------------------------------------
    7528 00000130 4818              LDR       A1, $C$CON62          ; [DPU_V7M3_PIPE] |1084|  ; [ORIG 16-BIT INS]
    7529 00000132 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1084|  ; [ORIG 16-BIT INS]
    7530 00000134 7900              LDRB      A1, [A1, #4]          ; [DPU_V7M3_PIPE] |1084|  ; [ORIG 16-BIT INS]
    7531 00000136 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1084|  ; [ORIG 16-BIT INS]
    7532 00000138 466A              MOV       A3, SP                ; [DPU_V7M3_PIPE] |1084|  ; [ORIG 16-BIT INS]
    7533                    $C$DW$277       .dwtag  DW_TAG_TI_branch
    7534                            .dwattr $C$DW$277, DW_AT_low_pc(0x00)
    7535                            .dwattr $C$DW$277, DW_AT_name("WR_MPU")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  138

    7536                            .dwattr $C$DW$277, DW_AT_TI_call
    7537                    
    7538 0000013a FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1084|  ; [KEEP 32-BIT INS]
    7539                            ; CALL OCCURS {WR_MPU }          ; [] |1084| 
    7540 0000013e B110              CBZ       A1, ||$C$L149||       ; []  ; [ORIG 16-BIT INS]
    7541                            ; BRANCHCC OCCURS {||$C$L149||}  ; [] |1084| 
    7542                    ;* --------------------------------------------------------------------------*
    7543                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1085,column 13,is_stmt,isa 1
    7544                    ;----------------------------------------------------------------------
    7545                    ; 1085 | return -1;                                                             
    7546                    ;----------------------------------------------------------------------
    7547 00000140 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1085|  ; [KEEP 32-BIT INS]
    7548 00000144 E023              B         ||$C$L154||           ; [DPU_V7M3_PIPE] |1085|  ; [ORIG 16-BIT INS]
    7549                            ; BRANCH OCCURS {||$C$L154||}    ; [] |1085| 
    7550                    ;* --------------------------------------------------------------------------*
    7551 00000146           ||$C$L149||:    
    7552                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1086,column 9,is_stmt,isa 1
    7553                    ;----------------------------------------------------------------------
    7554                    ; 1086 | delay_ms(50);                                                          
    7555                    ;----------------------------------------------------------------------
    7556 00000146 2032              MOVS      A1, #50               ; [DPU_V7M3_PIPE] |1086|  ; [ORIG 16-BIT INS]
    7557                    $C$DW$278       .dwtag  DW_TAG_TI_branch
    7558                            .dwattr $C$DW$278, DW_AT_low_pc(0x00)
    7559                            .dwattr $C$DW$278, DW_AT_name("Delay_Ms")
    7560                            .dwattr $C$DW$278, DW_AT_TI_call
    7561                    
    7562 00000148 FFFEF7FF!         BL        Delay_Ms              ; [DPU_V7M3_PIPE] |1086|  ; [KEEP 32-BIT INS]
    7563                            ; CALL OCCURS {Delay_Ms }        ; [] |1086| 
    7564                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1087,column 9,is_stmt,isa 1
    7565                    ;----------------------------------------------------------------------
    7566                    ; 1087 | if (st.chip_cfg.int_enable)                                            
    7567                    ;----------------------------------------------------------------------
    7568 0000014c 4813              LDR       A1, $C$CON64          ; [DPU_V7M3_PIPE] |1087|  ; [ORIG 16-BIT INS]
    7569 0000014e 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1087|  ; [ORIG 16-BIT INS]
    7570 00000150 B118              CBZ       A1, ||$C$L150||       ; []  ; [ORIG 16-BIT INS]
    7571                            ; BRANCHCC OCCURS {||$C$L150||}  ; [] |1087| 
    7572                    ;* --------------------------------------------------------------------------*
    7573                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1088,column 13,is_stmt,isa 1
    7574                    ;----------------------------------------------------------------------
    7575                    ; 1088 | data = BIT_DATA_RDY_EN;                                                
    7576                    ; 1089 | else                                                                   
    7577                    ;----------------------------------------------------------------------
    7578 00000152 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |1088|  ; [ORIG 16-BIT INS]
    7579 00000154 0000F88D          STRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1088|  ; [KEEP 32-BIT INS]
    7580 00000158 E002              B         ||$C$L151||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    7581                            ; BRANCH OCCURS {||$C$L151||}    ; [] 
    7582                    ;* --------------------------------------------------------------------------*
    7583 0000015a           ||$C$L150||:    
    7584                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1090,column 13,is_stmt,isa 1
    7585                    ;----------------------------------------------------------------------
    7586                    ; 1090 | data = 0;                                                              
    7587                    ;----------------------------------------------------------------------
    7588 0000015a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1090|  ; [ORIG 16-BIT INS]
    7589 0000015c 0000F88D          STRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1090|  ; [KEEP 32-BIT INS]
    7590                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  139

    7591 00000160           ||$C$L151||:    
    7592                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1091,column 9,is_stmt,isa 1
    7593                    ;----------------------------------------------------------------------
    7594                    ; 1091 | if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))              
    7595                    ;----------------------------------------------------------------------
    7596 00000160 480C              LDR       A1, $C$CON62          ; [DPU_V7M3_PIPE] |1091|  ; [ORIG 16-BIT INS]
    7597 00000162 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1091|  ; [ORIG 16-BIT INS]
    7598 00000164 7C40              LDRB      A1, [A1, #17]         ; [DPU_V7M3_PIPE] |1091|  ; [ORIG 16-BIT INS]
    7599 00000166 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1091|  ; [ORIG 16-BIT INS]
    7600 00000168 466A              MOV       A3, SP                ; [DPU_V7M3_PIPE] |1091|  ; [ORIG 16-BIT INS]
    7601                    $C$DW$279       .dwtag  DW_TAG_TI_branch
    7602                            .dwattr $C$DW$279, DW_AT_low_pc(0x00)
    7603                            .dwattr $C$DW$279, DW_AT_name("WR_MPU")
    7604                            .dwattr $C$DW$279, DW_AT_TI_call
    7605                    
    7606 0000016a FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1091|  ; [KEEP 32-BIT INS]
    7607                            ; CALL OCCURS {WR_MPU }          ; [] |1091| 
    7608 0000016e B110              CBZ       A1, ||$C$L152||       ; []  ; [ORIG 16-BIT INS]
    7609                            ; BRANCHCC OCCURS {||$C$L152||}  ; [] |1091| 
    7610                    ;* --------------------------------------------------------------------------*
    7611                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1092,column 13,is_stmt,isa 1
    7612                    ;----------------------------------------------------------------------
    7613                    ; 1092 | return -1;                                                             
    7614                    ;----------------------------------------------------------------------
    7615 00000170 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1092|  ; [KEEP 32-BIT INS]
    7616 00000174 E00B              B         ||$C$L154||           ; [DPU_V7M3_PIPE] |1092|  ; [ORIG 16-BIT INS]
    7617                            ; BRANCH OCCURS {||$C$L154||}    ; [] |1092| 
    7618                    ;* --------------------------------------------------------------------------*
    7619 00000176           ||$C$L152||:    
    7620                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1093,column 9,is_stmt,isa 1
    7621                    ;----------------------------------------------------------------------
    7622                    ; 1093 | if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable
    7623                    ;     | ))                                                                     
    7624                    ;----------------------------------------------------------------------
    7625 00000176 4807              LDR       A1, $C$CON62          ; [DPU_V7M3_PIPE] |1093|  ; [ORIG 16-BIT INS]
    7626 00000178 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1093|  ; [ORIG 16-BIT INS]
    7627 0000017a 4A0A              LDR       A3, $C$CON66          ; [DPU_V7M3_PIPE] |1093|  ; [ORIG 16-BIT INS]
    7628 0000017c 7940              LDRB      A1, [A1, #5]          ; [DPU_V7M3_PIPE] |1093|  ; [ORIG 16-BIT INS]
    7629 0000017e 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1093|  ; [ORIG 16-BIT INS]
    7630                    $C$DW$280       .dwtag  DW_TAG_TI_branch
    7631                            .dwattr $C$DW$280, DW_AT_low_pc(0x00)
    7632                            .dwattr $C$DW$280, DW_AT_name("WR_MPU")
    7633                            .dwattr $C$DW$280, DW_AT_TI_call
    7634                    
    7635 00000180 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1093|  ; [KEEP 32-BIT INS]
    7636                            ; CALL OCCURS {WR_MPU }          ; [] |1093| 
    7637 00000184 B110              CBZ       A1, ||$C$L153||       ; []  ; [ORIG 16-BIT INS]
    7638                            ; BRANCHCC OCCURS {||$C$L153||}  ; [] |1093| 
    7639                    ;* --------------------------------------------------------------------------*
    7640                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1094,column 13,is_stmt,isa 1
    7641                    ;----------------------------------------------------------------------
    7642                    ; 1094 | return -1;                                                             
    7643                    ;----------------------------------------------------------------------
    7644 00000186 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1094|  ; [KEEP 32-BIT INS]
    7645 0000018a E000              B         ||$C$L154||           ; [DPU_V7M3_PIPE] |1094|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  140

    7646                            ; BRANCH OCCURS {||$C$L154||}    ; [] |1094| 
    7647                    ;* --------------------------------------------------------------------------*
    7648 0000018c           ||$C$L153||:    
    7649                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1096,column 5,is_stmt,isa 1
    7650                    ;----------------------------------------------------------------------
    7651                    ; 1096 | return 0;                                                              
    7652                    ;----------------------------------------------------------------------
    7653 0000018c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1096|  ; [ORIG 16-BIT INS]
    7654                    ;* --------------------------------------------------------------------------*
    7655 0000018e           ||$C$L154||:    
    7656                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1097,column 1,is_stmt,isa 1
    7657                    $C$DW$281       .dwtag  DW_TAG_TI_branch
    7658                            .dwattr $C$DW$281, DW_AT_low_pc(0x00)
    7659                            .dwattr $C$DW$281, DW_AT_TI_return
    7660                    
    7661 0000018e BD08              POP       {A4, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    7662                            .dwcfi  cfa_offset, 0
    7663                            .dwcfi  restore_reg, 3
    7664                            ; BRANCH OCCURS                  ; [] 
    7665                            .dwattr $C$DW$266, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
    7666                            .dwattr $C$DW$266, DW_AT_TI_end_line(0x449)
    7667                            .dwattr $C$DW$266, DW_AT_TI_end_column(0x01)
    7668                            .dwendentry
    7669                            .dwendtag $C$DW$266
    7670                    
    7671 00000000                   .sect   ".text:mpu_get_gyro_fsr"
    7672                            .clink
    7673                            .thumbfunc mpu_get_gyro_fsr
    7674 00000000                   .thumb
    7675                            .global mpu_get_gyro_fsr
    7676                    
    7677                    $C$DW$282       .dwtag  DW_TAG_subprogram
    7678                            .dwattr $C$DW$282, DW_AT_name("mpu_get_gyro_fsr")
    7679                            .dwattr $C$DW$282, DW_AT_low_pc(mpu_get_gyro_fsr)
    7680                            .dwattr $C$DW$282, DW_AT_high_pc(0x00)
    7681                            .dwattr $C$DW$282, DW_AT_TI_symbol_name("mpu_get_gyro_fsr")
    7682                            .dwattr $C$DW$282, DW_AT_external
    7683                            .dwattr $C$DW$282, DW_AT_type(*$C$DW$T$10)
    7684                            .dwattr $C$DW$282, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    7685                            .dwattr $C$DW$282, DW_AT_TI_begin_line(0x450)
    7686                            .dwattr $C$DW$282, DW_AT_TI_begin_column(0x05)
    7687                            .dwattr $C$DW$282, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    7688                            .dwattr $C$DW$282, DW_AT_decl_line(0x450)
    7689                            .dwattr $C$DW$282, DW_AT_decl_column(0x05)
    7690                            .dwattr $C$DW$282, DW_AT_TI_max_frame_size(0x08)
    7691                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1105,column 1,is_stmt,address mpu_get_gyro_fsr,isa 1
    7692                    
    7693                            .dwfde $C$DW$CIE, mpu_get_gyro_fsr
    7694                    $C$DW$283       .dwtag  DW_TAG_formal_parameter
    7695                            .dwattr $C$DW$283, DW_AT_name("fsr")
    7696                            .dwattr $C$DW$283, DW_AT_TI_symbol_name("fsr")
    7697                            .dwattr $C$DW$283, DW_AT_type(*$C$DW$T$205)
    7698                            .dwattr $C$DW$283, DW_AT_location[DW_OP_reg0]
    7699                    
    7700                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  141

    7701                    ; 1104 | int mpu_get_gyro_fsr(unsigned short *fsr)                              
    7702                    ;----------------------------------------------------------------------
    7703                    
    7704                    ;*****************************************************************************
    7705                    ;* FUNCTION NAME: mpu_get_gyro_fsr                                           *
    7706                    ;*                                                                           *
    7707                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
    7708                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
    7709                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    7710                    ;*****************************************************************************
    7711 00000000           mpu_get_gyro_fsr:
    7712                    ;* --------------------------------------------------------------------------*
    7713                            .dwcfi  cfa_offset, 0
    7714 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    7715                            .dwcfi  cfa_offset, 8
    7716                    $C$DW$284       .dwtag  DW_TAG_variable
    7717                            .dwattr $C$DW$284, DW_AT_name("fsr")
    7718                            .dwattr $C$DW$284, DW_AT_TI_symbol_name("fsr")
    7719                            .dwattr $C$DW$284, DW_AT_type(*$C$DW$T$205)
    7720                            .dwattr $C$DW$284, DW_AT_location[DW_OP_breg13 0]
    7721                    
    7722 00000004 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1105|  ; [ORIG 16-BIT INS]
    7723                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1106,column 5,is_stmt,isa 1
    7724                    ;----------------------------------------------------------------------
    7725                    ; 1106 | switch (st.chip_cfg.gyro_fsr) {                                        
    7726                    ; 1107 | case INV_FSR_250DPS:                                                   
    7727                    ;----------------------------------------------------------------------
    7728 00000006 E016              B         ||$C$L160||           ; [DPU_V7M3_PIPE] |1106|  ; [ORIG 16-BIT INS]
    7729                            ; BRANCH OCCURS {||$C$L160||}    ; [] |1106| 
    7730                    ;* --------------------------------------------------------------------------*
    7731 00000008           ||$C$L155||:    
    7732                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1108,column 9,is_stmt,isa 1
    7733                    ;----------------------------------------------------------------------
    7734                    ; 1108 | fsr[0] = 250;                                                          
    7735                    ;----------------------------------------------------------------------
    7736 00000008 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1108|  ; [ORIG 16-BIT INS]
    7737 0000000a 21FA              MOVS      A2, #250              ; [DPU_V7M3_PIPE] |1108|  ; [ORIG 16-BIT INS]
    7738 0000000c 8001              STRH      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1108|  ; [ORIG 16-BIT INS]
    7739                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1109,column 9,is_stmt,isa 1
    7740                    ;----------------------------------------------------------------------
    7741                    ; 1109 | break;                                                                 
    7742                    ; 1110 | case INV_FSR_500DPS:                                                   
    7743                    ;----------------------------------------------------------------------
    7744 0000000e E01D              B         ||$C$L161||           ; [DPU_V7M3_PIPE] |1109|  ; [ORIG 16-BIT INS]
    7745                            ; BRANCH OCCURS {||$C$L161||}    ; [] |1109| 
    7746                    ;* --------------------------------------------------------------------------*
    7747 00000010           ||$C$L156||:    
    7748                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1111,column 9,is_stmt,isa 1
    7749                    ;----------------------------------------------------------------------
    7750                    ; 1111 | fsr[0] = 500;                                                          
    7751                    ;----------------------------------------------------------------------
    7752 00000010 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1111|  ; [ORIG 16-BIT INS]
    7753 00000012 71FAF44F          MOV       A2, #500              ; [DPU_V7M3_PIPE] |1111|  ; [KEEP 32-BIT INS]
    7754 00000016 8001              STRH      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1111|  ; [ORIG 16-BIT INS]
    7755                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1112,column 9,is_stmt,isa 1
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  142

    7756                    ;----------------------------------------------------------------------
    7757                    ; 1112 | break;                                                                 
    7758                    ; 1113 | case INV_FSR_1000DPS:                                                  
    7759                    ;----------------------------------------------------------------------
    7760 00000018 E018              B         ||$C$L161||           ; [DPU_V7M3_PIPE] |1112|  ; [ORIG 16-BIT INS]
    7761                            ; BRANCH OCCURS {||$C$L161||}    ; [] |1112| 
    7762                    ;* --------------------------------------------------------------------------*
    7763 0000001a           ||$C$L157||:    
    7764                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1114,column 9,is_stmt,isa 1
    7765                    ;----------------------------------------------------------------------
    7766                    ; 1114 | fsr[0] = 1000;                                                         
    7767                    ;----------------------------------------------------------------------
    7768 0000001a 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1114|  ; [ORIG 16-BIT INS]
    7769 0000001c 717AF44F          MOV       A2, #1000             ; [DPU_V7M3_PIPE] |1114|  ; [KEEP 32-BIT INS]
    7770 00000020 8001              STRH      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1114|  ; [ORIG 16-BIT INS]
    7771                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1115,column 9,is_stmt,isa 1
    7772                    ;----------------------------------------------------------------------
    7773                    ; 1115 | break;                                                                 
    7774                    ; 1116 | case INV_FSR_2000DPS:                                                  
    7775                    ;----------------------------------------------------------------------
    7776 00000022 E013              B         ||$C$L161||           ; [DPU_V7M3_PIPE] |1115|  ; [ORIG 16-BIT INS]
    7777                            ; BRANCH OCCURS {||$C$L161||}    ; [] |1115| 
    7778                    ;* --------------------------------------------------------------------------*
    7779 00000024           ||$C$L158||:    
    7780                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1117,column 9,is_stmt,isa 1
    7781                    ;----------------------------------------------------------------------
    7782                    ; 1117 | fsr[0] = 2000;                                                         
    7783                    ;----------------------------------------------------------------------
    7784 00000024 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1117|  ; [ORIG 16-BIT INS]
    7785 00000026 61FAF44F          MOV       A2, #2000             ; [DPU_V7M3_PIPE] |1117|  ; [KEEP 32-BIT INS]
    7786 0000002a 8001              STRH      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1117|  ; [ORIG 16-BIT INS]
    7787                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1118,column 9,is_stmt,isa 1
    7788                    ;----------------------------------------------------------------------
    7789                    ; 1118 | break;                                                                 
    7790                    ; 1119 | default:                                                               
    7791                    ;----------------------------------------------------------------------
    7792 0000002c E00E              B         ||$C$L161||           ; [DPU_V7M3_PIPE] |1118|  ; [ORIG 16-BIT INS]
    7793                            ; BRANCH OCCURS {||$C$L161||}    ; [] |1118| 
    7794                    ;* --------------------------------------------------------------------------*
    7795 0000002e           ||$C$L159||:    
    7796                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1120,column 9,is_stmt,isa 1
    7797                    ;----------------------------------------------------------------------
    7798                    ; 1120 | fsr[0] = 0;                                                            
    7799                    ;----------------------------------------------------------------------
    7800 0000002e 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1120|  ; [ORIG 16-BIT INS]
    7801 00000030 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |1120|  ; [ORIG 16-BIT INS]
    7802 00000032 8001              STRH      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1120|  ; [ORIG 16-BIT INS]
    7803                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1121,column 9,is_stmt,isa 1
    7804                    ;----------------------------------------------------------------------
    7805                    ; 1121 | break;                                                                 
    7806                    ;----------------------------------------------------------------------
    7807 00000034 E00A              B         ||$C$L161||           ; [DPU_V7M3_PIPE] |1121|  ; [ORIG 16-BIT INS]
    7808                            ; BRANCH OCCURS {||$C$L161||}    ; [] |1121| 
    7809                    ;* --------------------------------------------------------------------------*
    7810                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  143

    7811 00000036           ||$C$L160||:    
    7812                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1106,column 5,is_stmt,isa 1
    7813 00000036 4807              LDR       A1, $C$CON67          ; [DPU_V7M3_PIPE] |1106|  ; [ORIG 16-BIT INS]
    7814 00000038 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1106|  ; [ORIG 16-BIT INS]
    7815 0000003a 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |1106|  ; [ORIG 16-BIT INS]
    7816 0000003c D0E4              BEQ       ||$C$L155||           ; [DPU_V7M3_PIPE] |1106|  ; [ORIG 16-BIT INS]
    7817                            ; BRANCHCC OCCURS {||$C$L155||}  ; [] |1106| 
    7818                    ;* --------------------------------------------------------------------------*
    7819 0000003e 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1106|  ; [ORIG 16-BIT INS]
    7820 00000040 D0E6              BEQ       ||$C$L156||           ; [DPU_V7M3_PIPE] |1106|  ; [ORIG 16-BIT INS]
    7821                            ; BRANCHCC OCCURS {||$C$L156||}  ; [] |1106| 
    7822                    ;* --------------------------------------------------------------------------*
    7823 00000042 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1106|  ; [ORIG 16-BIT INS]
    7824 00000044 D0E9              BEQ       ||$C$L157||           ; [DPU_V7M3_PIPE] |1106|  ; [ORIG 16-BIT INS]
    7825                            ; BRANCHCC OCCURS {||$C$L157||}  ; [] |1106| 
    7826                    ;* --------------------------------------------------------------------------*
    7827 00000046 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1106|  ; [ORIG 16-BIT INS]
    7828 00000048 D0EC              BEQ       ||$C$L158||           ; [DPU_V7M3_PIPE] |1106|  ; [ORIG 16-BIT INS]
    7829                            ; BRANCHCC OCCURS {||$C$L158||}  ; [] |1106| 
    7830                    ;* --------------------------------------------------------------------------*
    7831 0000004a E7F0              B         ||$C$L159||           ; [DPU_V7M3_PIPE] |1106|  ; [ORIG 16-BIT INS]
    7832                            ; BRANCH OCCURS {||$C$L159||}    ; [] |1106| 
    7833                    ;* --------------------------------------------------------------------------*
    7834 0000004c           ||$C$L161||:    
    7835                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1123,column 5,is_stmt,isa 1
    7836                    ;----------------------------------------------------------------------
    7837                    ; 1123 | return 0;                                                              
    7838                    ;----------------------------------------------------------------------
    7839 0000004c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1123|  ; [ORIG 16-BIT INS]
    7840                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1124,column 1,is_stmt,isa 1
    7841 0000004e B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    7842                            .dwcfi  cfa_offset, 0
    7843                    $C$DW$285       .dwtag  DW_TAG_TI_branch
    7844                            .dwattr $C$DW$285, DW_AT_low_pc(0x00)
    7845                            .dwattr $C$DW$285, DW_AT_TI_return
    7846                    
    7847 00000050 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    7848                            ; BRANCH OCCURS                  ; [] 
    7849                            .dwattr $C$DW$282, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
    7850                            .dwattr $C$DW$282, DW_AT_TI_end_line(0x464)
    7851                            .dwattr $C$DW$282, DW_AT_TI_end_column(0x01)
    7852                            .dwendentry
    7853                            .dwendtag $C$DW$282
    7854                    
    7855 00000000                   .sect   ".text:mpu_set_gyro_fsr"
    7856                            .clink
    7857                            .thumbfunc mpu_set_gyro_fsr
    7858 00000000                   .thumb
    7859                            .global mpu_set_gyro_fsr
    7860                    
    7861                    $C$DW$286       .dwtag  DW_TAG_subprogram
    7862                            .dwattr $C$DW$286, DW_AT_name("mpu_set_gyro_fsr")
    7863                            .dwattr $C$DW$286, DW_AT_low_pc(mpu_set_gyro_fsr)
    7864                            .dwattr $C$DW$286, DW_AT_high_pc(0x00)
    7865                            .dwattr $C$DW$286, DW_AT_TI_symbol_name("mpu_set_gyro_fsr")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  144

    7866                            .dwattr $C$DW$286, DW_AT_external
    7867                            .dwattr $C$DW$286, DW_AT_type(*$C$DW$T$10)
    7868                            .dwattr $C$DW$286, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    7869                            .dwattr $C$DW$286, DW_AT_TI_begin_line(0x46b)
    7870                            .dwattr $C$DW$286, DW_AT_TI_begin_column(0x05)
    7871                            .dwattr $C$DW$286, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    7872                            .dwattr $C$DW$286, DW_AT_decl_line(0x46b)
    7873                            .dwattr $C$DW$286, DW_AT_decl_column(0x05)
    7874                            .dwattr $C$DW$286, DW_AT_TI_max_frame_size(0x08)
    7875                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1132,column 1,is_stmt,address mpu_set_gyro_fsr,isa 1
    7876                    
    7877                            .dwfde $C$DW$CIE, mpu_set_gyro_fsr
    7878                    $C$DW$287       .dwtag  DW_TAG_formal_parameter
    7879                            .dwattr $C$DW$287, DW_AT_name("fsr")
    7880                            .dwattr $C$DW$287, DW_AT_TI_symbol_name("fsr")
    7881                            .dwattr $C$DW$287, DW_AT_type(*$C$DW$T$10)
    7882                            .dwattr $C$DW$287, DW_AT_location[DW_OP_reg0]
    7883                    
    7884                    ;----------------------------------------------------------------------
    7885                    ; 1131 | int mpu_set_gyro_fsr(unsigned short fsr)                               
    7886                    ;----------------------------------------------------------------------
    7887                    
    7888                    ;*****************************************************************************
    7889                    ;* FUNCTION NAME: mpu_set_gyro_fsr                                           *
    7890                    ;*                                                                           *
    7891                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
    7892                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
    7893                    ;*   Local Frame Size  : 0 Args + 4 Auto + 4 Save = 8 byte                   *
    7894                    ;*****************************************************************************
    7895 00000000           mpu_set_gyro_fsr:
    7896                    ;* --------------------------------------------------------------------------*
    7897                            .dwcfi  cfa_offset, 0
    7898 00000000 B508              PUSH      {A4, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    7899                            .dwcfi  cfa_offset, 8
    7900                            .dwcfi  save_reg_to_mem, 14, -4
    7901                            .dwcfi  save_reg_to_mem, 3, -8
    7902                    $C$DW$288       .dwtag  DW_TAG_variable
    7903                            .dwattr $C$DW$288, DW_AT_name("fsr")
    7904                            .dwattr $C$DW$288, DW_AT_TI_symbol_name("fsr")
    7905                            .dwattr $C$DW$288, DW_AT_type(*$C$DW$T$9)
    7906                            .dwattr $C$DW$288, DW_AT_location[DW_OP_breg13 0]
    7907                    
    7908                    $C$DW$289       .dwtag  DW_TAG_variable
    7909                            .dwattr $C$DW$289, DW_AT_name("data")
    7910                            .dwattr $C$DW$289, DW_AT_TI_symbol_name("data")
    7911                            .dwattr $C$DW$289, DW_AT_type(*$C$DW$T$6)
    7912                            .dwattr $C$DW$289, DW_AT_location[DW_OP_breg13 2]
    7913                    
    7914                    ;----------------------------------------------------------------------
    7915                    ; 1133 | unsigned char data;                                                    
    7916                    ;----------------------------------------------------------------------
    7917 00000002 0000F8AD          STRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1132|  ; [KEEP 32-BIT INS]
    7918                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1135,column 5,is_stmt,isa 1
    7919                    ;----------------------------------------------------------------------
    7920                    ; 1135 | if (!(st.chip_cfg.sensors))                                            
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  145

    7921                    ;----------------------------------------------------------------------
    7922 00000006 4821              LDR       A1, $C$CON68          ; [DPU_V7M3_PIPE] |1135|  ; [ORIG 16-BIT INS]
    7923 00000008 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1135|  ; [ORIG 16-BIT INS]
    7924 0000000a B9A8              CBNZ      A1, ||$C$L167||       ; []  ; [ORIG 16-BIT INS]
    7925                            ; BRANCHCC OCCURS {||$C$L167||}  ; [] |1135| 
    7926                    ;* --------------------------------------------------------------------------*
    7927                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1136,column 9,is_stmt,isa 1
    7928                    ;----------------------------------------------------------------------
    7929                    ; 1136 | return -1;                                                             
    7930                    ; 1138 | switch (fsr) {                                                         
    7931                    ; 1139 | case 250:                                                              
    7932                    ;----------------------------------------------------------------------
    7933 0000000c 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1136|  ; [KEEP 32-BIT INS]
    7934 00000010 E03A              B         ||$C$L171||           ; [DPU_V7M3_PIPE] |1136|  ; [ORIG 16-BIT INS]
    7935                            ; BRANCH OCCURS {||$C$L171||}    ; [] |1136| 
    7936                    ;* --------------------------------------------------------------------------*
    7937                    ;* --------------------------------------------------------------------------*
    7938 00000012           ||$C$L162||:    
    7939                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1140,column 9,is_stmt,isa 1
    7940                    ;----------------------------------------------------------------------
    7941                    ; 1140 | data = INV_FSR_250DPS << 3;                                            
    7942                    ;----------------------------------------------------------------------
    7943 00000012 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1140|  ; [ORIG 16-BIT INS]
    7944 00000014 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |1140|  ; [KEEP 32-BIT INS]
    7945                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1141,column 9,is_stmt,isa 1
    7946                    ;----------------------------------------------------------------------
    7947                    ; 1141 | break;                                                                 
    7948                    ; 1142 | case 500:                                                              
    7949                    ;----------------------------------------------------------------------
    7950 00000018 E01B              B         ||$C$L168||           ; [DPU_V7M3_PIPE] |1141|  ; [ORIG 16-BIT INS]
    7951                            ; BRANCH OCCURS {||$C$L168||}    ; [] |1141| 
    7952                    ;* --------------------------------------------------------------------------*
    7953 0000001a           ||$C$L163||:    
    7954                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1143,column 9,is_stmt,isa 1
    7955                    ;----------------------------------------------------------------------
    7956                    ; 1143 | data = INV_FSR_500DPS << 3;                                            
    7957                    ;----------------------------------------------------------------------
    7958 0000001a 2008              MOVS      A1, #8                ; [DPU_V7M3_PIPE] |1143|  ; [ORIG 16-BIT INS]
    7959 0000001c 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |1143|  ; [KEEP 32-BIT INS]
    7960                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1144,column 9,is_stmt,isa 1
    7961                    ;----------------------------------------------------------------------
    7962                    ; 1144 | break;                                                                 
    7963                    ; 1145 | case 1000:                                                             
    7964                    ;----------------------------------------------------------------------
    7965 00000020 E017              B         ||$C$L168||           ; [DPU_V7M3_PIPE] |1144|  ; [ORIG 16-BIT INS]
    7966                            ; BRANCH OCCURS {||$C$L168||}    ; [] |1144| 
    7967                    ;* --------------------------------------------------------------------------*
    7968 00000022           ||$C$L164||:    
    7969                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1146,column 9,is_stmt,isa 1
    7970                    ;----------------------------------------------------------------------
    7971                    ; 1146 | data = INV_FSR_1000DPS << 3;                                           
    7972                    ;----------------------------------------------------------------------
    7973 00000022 2010              MOVS      A1, #16               ; [DPU_V7M3_PIPE] |1146|  ; [ORIG 16-BIT INS]
    7974 00000024 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |1146|  ; [KEEP 32-BIT INS]
    7975                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1147,column 9,is_stmt,isa 1
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  146

    7976                    ;----------------------------------------------------------------------
    7977                    ; 1147 | break;                                                                 
    7978                    ; 1148 | case 2000:                                                             
    7979                    ;----------------------------------------------------------------------
    7980 00000028 E013              B         ||$C$L168||           ; [DPU_V7M3_PIPE] |1147|  ; [ORIG 16-BIT INS]
    7981                            ; BRANCH OCCURS {||$C$L168||}    ; [] |1147| 
    7982                    ;* --------------------------------------------------------------------------*
    7983 0000002a           ||$C$L165||:    
    7984                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1149,column 9,is_stmt,isa 1
    7985                    ;----------------------------------------------------------------------
    7986                    ; 1149 | data = INV_FSR_2000DPS << 3;                                           
    7987                    ;----------------------------------------------------------------------
    7988 0000002a 2018              MOVS      A1, #24               ; [DPU_V7M3_PIPE] |1149|  ; [ORIG 16-BIT INS]
    7989 0000002c 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |1149|  ; [KEEP 32-BIT INS]
    7990                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1150,column 9,is_stmt,isa 1
    7991                    ;----------------------------------------------------------------------
    7992                    ; 1150 | break;                                                                 
    7993                    ; 1151 | default:                                                               
    7994                    ;----------------------------------------------------------------------
    7995 00000030 E00F              B         ||$C$L168||           ; [DPU_V7M3_PIPE] |1150|  ; [ORIG 16-BIT INS]
    7996                            ; BRANCH OCCURS {||$C$L168||}    ; [] |1150| 
    7997                    ;* --------------------------------------------------------------------------*
    7998 00000032           ||$C$L166||:    
    7999                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1152,column 9,is_stmt,isa 1
    8000                    ;----------------------------------------------------------------------
    8001                    ; 1152 | return -1;                                                             
    8002                    ;----------------------------------------------------------------------
    8003 00000032 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1152|  ; [KEEP 32-BIT INS]
    8004 00000036 E027              B         ||$C$L171||           ; [DPU_V7M3_PIPE] |1152|  ; [ORIG 16-BIT INS]
    8005                            ; BRANCH OCCURS {||$C$L171||}    ; [] |1152| 
    8006                    ;* --------------------------------------------------------------------------*
    8007                    ;* --------------------------------------------------------------------------*
    8008 00000038           ||$C$L167||:    
    8009                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1138,column 5,is_stmt,isa 1
    8010 00000038 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1138|  ; [KEEP 32-BIT INS]
    8011 0000003c 38FA              SUBS      A1, A1, #250          ; [DPU_V7M3_PIPE] |1138|  ; [ORIG 16-BIT INS]
    8012 0000003e D0E8              BEQ       ||$C$L162||           ; [DPU_V7M3_PIPE] |1138|  ; [ORIG 16-BIT INS]
    8013                            ; BRANCHCC OCCURS {||$C$L162||}  ; [] |1138| 
    8014                    ;* --------------------------------------------------------------------------*
    8015 00000040 38FA              SUBS      A1, A1, #250          ; [DPU_V7M3_PIPE] |1138|  ; [ORIG 16-BIT INS]
    8016 00000042 D0EA              BEQ       ||$C$L163||           ; [DPU_V7M3_PIPE] |1138|  ; [ORIG 16-BIT INS]
    8017                            ; BRANCHCC OCCURS {||$C$L163||}  ; [] |1138| 
    8018                    ;* --------------------------------------------------------------------------*
    8019 00000044 70FAF5B0          SUBS      A1, A1, #500          ; [DPU_V7M3_PIPE] |1138|  ; [KEEP 32-BIT INS]
    8020 00000048 D0EB              BEQ       ||$C$L164||           ; [DPU_V7M3_PIPE] |1138|  ; [ORIG 16-BIT INS]
    8021                            ; BRANCHCC OCCURS {||$C$L164||}  ; [] |1138| 
    8022                    ;* --------------------------------------------------------------------------*
    8023 0000004a 707AF5B0          SUBS      A1, A1, #1000         ; [DPU_V7M3_PIPE] |1138|  ; [KEEP 32-BIT INS]
    8024 0000004e D0EC              BEQ       ||$C$L165||           ; [DPU_V7M3_PIPE] |1138|  ; [ORIG 16-BIT INS]
    8025                            ; BRANCHCC OCCURS {||$C$L165||}  ; [] |1138| 
    8026                    ;* --------------------------------------------------------------------------*
    8027 00000050 E7EF              B         ||$C$L166||           ; [DPU_V7M3_PIPE] |1138|  ; [ORIG 16-BIT INS]
    8028                            ; BRANCH OCCURS {||$C$L166||}    ; [] |1138| 
    8029                    ;* --------------------------------------------------------------------------*
    8030 00000052           ||$C$L168||:    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  147

    8031                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1155,column 5,is_stmt,isa 1
    8032                    ;----------------------------------------------------------------------
    8033                    ; 1155 | if (st.chip_cfg.gyro_fsr == (data >> 3))                               
    8034                    ;----------------------------------------------------------------------
    8035 00000052 480F              LDR       A1, $C$CON69          ; [DPU_V7M3_PIPE] |1155|  ; [ORIG 16-BIT INS]
    8036 00000054 1002F89D          LDRB      A2, [SP, #2]          ; [DPU_V7M3_PIPE] |1155|  ; [KEEP 32-BIT INS]
    8037 00000058 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1155|  ; [ORIG 16-BIT INS]
    8038 0000005a 0FE1EBB0          CMP       A1, A2, ASR #3        ; [DPU_V7M3_PIPE] |1155|  ; [KEEP 32-BIT INS]
    8039 0000005e D101              BNE       ||$C$L169||           ; [DPU_V7M3_PIPE] |1155|  ; [ORIG 16-BIT INS]
    8040                            ; BRANCHCC OCCURS {||$C$L169||}  ; [] |1155| 
    8041                    ;* --------------------------------------------------------------------------*
    8042                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1156,column 9,is_stmt,isa 1
    8043                    ;----------------------------------------------------------------------
    8044                    ; 1156 | return 0;                                                              
    8045                    ;----------------------------------------------------------------------
    8046 00000060 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1156|  ; [ORIG 16-BIT INS]
    8047 00000062 E011              B         ||$C$L171||           ; [DPU_V7M3_PIPE] |1156|  ; [ORIG 16-BIT INS]
    8048                            ; BRANCH OCCURS {||$C$L171||}    ; [] |1156| 
    8049                    ;* --------------------------------------------------------------------------*
    8050 00000064           ||$C$L169||:    
    8051                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1157,column 5,is_stmt,isa 1
    8052                    ;----------------------------------------------------------------------
    8053                    ; 1157 | if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))                
    8054                    ;----------------------------------------------------------------------
    8055 00000064 480B              LDR       A1, $C$CON70          ; [DPU_V7M3_PIPE] |1157|  ; [ORIG 16-BIT INS]
    8056 00000066 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1157|  ; [ORIG 16-BIT INS]
    8057 00000068 7980              LDRB      A1, [A1, #6]          ; [DPU_V7M3_PIPE] |1157|  ; [ORIG 16-BIT INS]
    8058 0000006a 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1157|  ; [ORIG 16-BIT INS]
    8059 0000006c 0202F10D          ADD       A3, SP, #2            ; [DPU_V7M3_PIPE] |1157|  ; [KEEP 32-BIT INS]
    8060                    $C$DW$290       .dwtag  DW_TAG_TI_branch
    8061                            .dwattr $C$DW$290, DW_AT_low_pc(0x00)
    8062                            .dwattr $C$DW$290, DW_AT_name("WR_MPU")
    8063                            .dwattr $C$DW$290, DW_AT_TI_call
    8064                    
    8065 00000070 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1157|  ; [KEEP 32-BIT INS]
    8066                            ; CALL OCCURS {WR_MPU }          ; [] |1157| 
    8067 00000074 B110              CBZ       A1, ||$C$L170||       ; []  ; [ORIG 16-BIT INS]
    8068                            ; BRANCHCC OCCURS {||$C$L170||}  ; [] |1157| 
    8069                    ;* --------------------------------------------------------------------------*
    8070                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1158,column 9,is_stmt,isa 1
    8071                    ;----------------------------------------------------------------------
    8072                    ; 1158 | return -1;                                                             
    8073                    ;----------------------------------------------------------------------
    8074 00000076 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1158|  ; [KEEP 32-BIT INS]
    8075 0000007a E005              B         ||$C$L171||           ; [DPU_V7M3_PIPE] |1158|  ; [ORIG 16-BIT INS]
    8076                            ; BRANCH OCCURS {||$C$L171||}    ; [] |1158| 
    8077                    ;* --------------------------------------------------------------------------*
    8078 0000007c           ||$C$L170||:    
    8079                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1159,column 5,is_stmt,isa 1
    8080                    ;----------------------------------------------------------------------
    8081                    ; 1159 | st.chip_cfg.gyro_fsr = data >> 3;                                      
    8082                    ;----------------------------------------------------------------------
    8083 0000007c 0002F89D          LDRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |1159|  ; [KEEP 32-BIT INS]
    8084 00000080 4903              LDR       A2, $C$CON69          ; [DPU_V7M3_PIPE] |1159|  ; [ORIG 16-BIT INS]
    8085 00000082 10C0              ASRS      A1, A1, #3            ; [DPU_V7M3_PIPE] |1159|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  148

    8086 00000084 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1159|  ; [ORIG 16-BIT INS]
    8087                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1160,column 5,is_stmt,isa 1
    8088                    ;----------------------------------------------------------------------
    8089                    ; 1160 | return 0;                                                              
    8090                    ;----------------------------------------------------------------------
    8091 00000086 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1160|  ; [ORIG 16-BIT INS]
    8092                    ;* --------------------------------------------------------------------------*
    8093 00000088           ||$C$L171||:    
    8094                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1161,column 1,is_stmt,isa 1
    8095                    $C$DW$291       .dwtag  DW_TAG_TI_branch
    8096                            .dwattr $C$DW$291, DW_AT_low_pc(0x00)
    8097                            .dwattr $C$DW$291, DW_AT_TI_return
    8098                    
    8099 00000088 BD08              POP       {A4, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    8100                            .dwcfi  cfa_offset, 0
    8101                            .dwcfi  restore_reg, 3
    8102                            ; BRANCH OCCURS                  ; [] 
    8103                            .dwattr $C$DW$286, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
    8104                            .dwattr $C$DW$286, DW_AT_TI_end_line(0x489)
    8105                            .dwattr $C$DW$286, DW_AT_TI_end_column(0x01)
    8106                            .dwendentry
    8107                            .dwendtag $C$DW$286
    8108                    
    8109 00000000                   .sect   ".text:mpu_get_accel_fsr"
    8110                            .clink
    8111                            .thumbfunc mpu_get_accel_fsr
    8112 00000000                   .thumb
    8113                            .global mpu_get_accel_fsr
    8114                    
    8115                    $C$DW$292       .dwtag  DW_TAG_subprogram
    8116                            .dwattr $C$DW$292, DW_AT_name("mpu_get_accel_fsr")
    8117                            .dwattr $C$DW$292, DW_AT_low_pc(mpu_get_accel_fsr)
    8118                            .dwattr $C$DW$292, DW_AT_high_pc(0x00)
    8119                            .dwattr $C$DW$292, DW_AT_TI_symbol_name("mpu_get_accel_fsr")
    8120                            .dwattr $C$DW$292, DW_AT_external
    8121                            .dwattr $C$DW$292, DW_AT_type(*$C$DW$T$10)
    8122                            .dwattr $C$DW$292, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    8123                            .dwattr $C$DW$292, DW_AT_TI_begin_line(0x490)
    8124                            .dwattr $C$DW$292, DW_AT_TI_begin_column(0x05)
    8125                            .dwattr $C$DW$292, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    8126                            .dwattr $C$DW$292, DW_AT_decl_line(0x490)
    8127                            .dwattr $C$DW$292, DW_AT_decl_column(0x05)
    8128                            .dwattr $C$DW$292, DW_AT_TI_max_frame_size(0x08)
    8129                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1169,column 1,is_stmt,address mpu_get_accel_fsr,isa 1
    8130                    
    8131                            .dwfde $C$DW$CIE, mpu_get_accel_fsr
    8132                    $C$DW$293       .dwtag  DW_TAG_formal_parameter
    8133                            .dwattr $C$DW$293, DW_AT_name("fsr")
    8134                            .dwattr $C$DW$293, DW_AT_TI_symbol_name("fsr")
    8135                            .dwattr $C$DW$293, DW_AT_type(*$C$DW$T$123)
    8136                            .dwattr $C$DW$293, DW_AT_location[DW_OP_reg0]
    8137                    
    8138                    ;----------------------------------------------------------------------
    8139                    ; 1168 | int mpu_get_accel_fsr(unsigned char *fsr)                              
    8140                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  149

    8141                    
    8142                    ;*****************************************************************************
    8143                    ;* FUNCTION NAME: mpu_get_accel_fsr                                          *
    8144                    ;*                                                                           *
    8145                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
    8146                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
    8147                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    8148                    ;*****************************************************************************
    8149 00000000           mpu_get_accel_fsr:
    8150                    ;* --------------------------------------------------------------------------*
    8151                            .dwcfi  cfa_offset, 0
    8152 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    8153                            .dwcfi  cfa_offset, 8
    8154                    $C$DW$294       .dwtag  DW_TAG_variable
    8155                            .dwattr $C$DW$294, DW_AT_name("fsr")
    8156                            .dwattr $C$DW$294, DW_AT_TI_symbol_name("fsr")
    8157                            .dwattr $C$DW$294, DW_AT_type(*$C$DW$T$123)
    8158                            .dwattr $C$DW$294, DW_AT_location[DW_OP_breg13 0]
    8159                    
    8160 00000004 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1169|  ; [ORIG 16-BIT INS]
    8161                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1170,column 5,is_stmt,isa 1
    8162                    ;----------------------------------------------------------------------
    8163                    ; 1170 | switch (st.chip_cfg.accel_fsr) {                                       
    8164                    ; 1171 | case INV_FSR_2G:                                                       
    8165                    ;----------------------------------------------------------------------
    8166 00000006 E012              B         ||$C$L177||           ; [DPU_V7M3_PIPE] |1170|  ; [ORIG 16-BIT INS]
    8167                            ; BRANCH OCCURS {||$C$L177||}    ; [] |1170| 
    8168                    ;* --------------------------------------------------------------------------*
    8169 00000008           ||$C$L172||:    
    8170                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1172,column 9,is_stmt,isa 1
    8171                    ;----------------------------------------------------------------------
    8172                    ; 1172 | fsr[0] = 2;                                                            
    8173                    ;----------------------------------------------------------------------
    8174 00000008 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1172|  ; [ORIG 16-BIT INS]
    8175 0000000a 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |1172|  ; [ORIG 16-BIT INS]
    8176 0000000c 7001              STRB      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1172|  ; [ORIG 16-BIT INS]
    8177                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1173,column 9,is_stmt,isa 1
    8178                    ;----------------------------------------------------------------------
    8179                    ; 1173 | break;                                                                 
    8180                    ; 1174 | case INV_FSR_4G:                                                       
    8181                    ;----------------------------------------------------------------------
    8182 0000000e E019              B         ||$C$L178||           ; [DPU_V7M3_PIPE] |1173|  ; [ORIG 16-BIT INS]
    8183                            ; BRANCH OCCURS {||$C$L178||}    ; [] |1173| 
    8184                    ;* --------------------------------------------------------------------------*
    8185 00000010           ||$C$L173||:    
    8186                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1175,column 9,is_stmt,isa 1
    8187                    ;----------------------------------------------------------------------
    8188                    ; 1175 | fsr[0] = 4;                                                            
    8189                    ;----------------------------------------------------------------------
    8190 00000010 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1175|  ; [ORIG 16-BIT INS]
    8191 00000012 2104              MOVS      A2, #4                ; [DPU_V7M3_PIPE] |1175|  ; [ORIG 16-BIT INS]
    8192 00000014 7001              STRB      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1175|  ; [ORIG 16-BIT INS]
    8193                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1176,column 9,is_stmt,isa 1
    8194                    ;----------------------------------------------------------------------
    8195                    ; 1176 | break;                                                                 
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  150

    8196                    ; 1177 | case INV_FSR_8G:                                                       
    8197                    ;----------------------------------------------------------------------
    8198 00000016 E015              B         ||$C$L178||           ; [DPU_V7M3_PIPE] |1176|  ; [ORIG 16-BIT INS]
    8199                            ; BRANCH OCCURS {||$C$L178||}    ; [] |1176| 
    8200                    ;* --------------------------------------------------------------------------*
    8201 00000018           ||$C$L174||:    
    8202                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1178,column 9,is_stmt,isa 1
    8203                    ;----------------------------------------------------------------------
    8204                    ; 1178 | fsr[0] = 8;                                                            
    8205                    ;----------------------------------------------------------------------
    8206 00000018 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1178|  ; [ORIG 16-BIT INS]
    8207 0000001a 2108              MOVS      A2, #8                ; [DPU_V7M3_PIPE] |1178|  ; [ORIG 16-BIT INS]
    8208 0000001c 7001              STRB      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1178|  ; [ORIG 16-BIT INS]
    8209                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1179,column 9,is_stmt,isa 1
    8210                    ;----------------------------------------------------------------------
    8211                    ; 1179 | break;                                                                 
    8212                    ; 1180 | case INV_FSR_16G:                                                      
    8213                    ;----------------------------------------------------------------------
    8214 0000001e E011              B         ||$C$L178||           ; [DPU_V7M3_PIPE] |1179|  ; [ORIG 16-BIT INS]
    8215                            ; BRANCH OCCURS {||$C$L178||}    ; [] |1179| 
    8216                    ;* --------------------------------------------------------------------------*
    8217 00000020           ||$C$L175||:    
    8218                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1181,column 9,is_stmt,isa 1
    8219                    ;----------------------------------------------------------------------
    8220                    ; 1181 | fsr[0] = 16;                                                           
    8221                    ;----------------------------------------------------------------------
    8222 00000020 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1181|  ; [ORIG 16-BIT INS]
    8223 00000022 2110              MOVS      A2, #16               ; [DPU_V7M3_PIPE] |1181|  ; [ORIG 16-BIT INS]
    8224 00000024 7001              STRB      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1181|  ; [ORIG 16-BIT INS]
    8225                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1182,column 9,is_stmt,isa 1
    8226                    ;----------------------------------------------------------------------
    8227                    ; 1182 | break;                                                                 
    8228                    ; 1183 | default:                                                               
    8229                    ;----------------------------------------------------------------------
    8230 00000026 E00D              B         ||$C$L178||           ; [DPU_V7M3_PIPE] |1182|  ; [ORIG 16-BIT INS]
    8231                            ; BRANCH OCCURS {||$C$L178||}    ; [] |1182| 
    8232                    ;* --------------------------------------------------------------------------*
    8233 00000028           ||$C$L176||:    
    8234                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1184,column 9,is_stmt,isa 1
    8235                    ;----------------------------------------------------------------------
    8236                    ; 1184 | return -1;                                                             
    8237                    ;----------------------------------------------------------------------
    8238 00000028 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1184|  ; [KEEP 32-BIT INS]
    8239 0000002c E012              B         ||$C$L180||           ; [DPU_V7M3_PIPE] |1184|  ; [ORIG 16-BIT INS]
    8240                            ; BRANCH OCCURS {||$C$L180||}    ; [] |1184| 
    8241                    ;* --------------------------------------------------------------------------*
    8242                    ;* --------------------------------------------------------------------------*
    8243 0000002e           ||$C$L177||:    
    8244                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1170,column 5,is_stmt,isa 1
    8245 0000002e 480A              LDR       A1, $C$CON71          ; [DPU_V7M3_PIPE] |1170|  ; [ORIG 16-BIT INS]
    8246 00000030 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1170|  ; [ORIG 16-BIT INS]
    8247 00000032 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |1170|  ; [ORIG 16-BIT INS]
    8248 00000034 D0E8              BEQ       ||$C$L172||           ; [DPU_V7M3_PIPE] |1170|  ; [ORIG 16-BIT INS]
    8249                            ; BRANCHCC OCCURS {||$C$L172||}  ; [] |1170| 
    8250                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  151

    8251 00000036 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1170|  ; [ORIG 16-BIT INS]
    8252 00000038 D0EA              BEQ       ||$C$L173||           ; [DPU_V7M3_PIPE] |1170|  ; [ORIG 16-BIT INS]
    8253                            ; BRANCHCC OCCURS {||$C$L173||}  ; [] |1170| 
    8254                    ;* --------------------------------------------------------------------------*
    8255 0000003a 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1170|  ; [ORIG 16-BIT INS]
    8256 0000003c D0EC              BEQ       ||$C$L174||           ; [DPU_V7M3_PIPE] |1170|  ; [ORIG 16-BIT INS]
    8257                            ; BRANCHCC OCCURS {||$C$L174||}  ; [] |1170| 
    8258                    ;* --------------------------------------------------------------------------*
    8259 0000003e 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1170|  ; [ORIG 16-BIT INS]
    8260 00000040 D0EE              BEQ       ||$C$L175||           ; [DPU_V7M3_PIPE] |1170|  ; [ORIG 16-BIT INS]
    8261                            ; BRANCHCC OCCURS {||$C$L175||}  ; [] |1170| 
    8262                    ;* --------------------------------------------------------------------------*
    8263 00000042 E7F1              B         ||$C$L176||           ; [DPU_V7M3_PIPE] |1170|  ; [ORIG 16-BIT INS]
    8264                            ; BRANCH OCCURS {||$C$L176||}    ; [] |1170| 
    8265                    ;* --------------------------------------------------------------------------*
    8266 00000044           ||$C$L178||:    
    8267                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1186,column 5,is_stmt,isa 1
    8268                    ;----------------------------------------------------------------------
    8269                    ; 1186 | if (st.chip_cfg.accel_half)                                            
    8270                    ;----------------------------------------------------------------------
    8271 00000044 4805              LDR       A1, $C$CON72          ; [DPU_V7M3_PIPE] |1186|  ; [ORIG 16-BIT INS]
    8272 00000046 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1186|  ; [ORIG 16-BIT INS]
    8273 00000048 B118              CBZ       A1, ||$C$L179||       ; []  ; [ORIG 16-BIT INS]
    8274                            ; BRANCHCC OCCURS {||$C$L179||}  ; [] |1186| 
    8275                    ;* --------------------------------------------------------------------------*
    8276                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1187,column 9,is_stmt,isa 1
    8277                    ;----------------------------------------------------------------------
    8278                    ; 1187 | fsr[0] <<= 1;                                                          
    8279                    ;----------------------------------------------------------------------
    8280 0000004a 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1187|  ; [ORIG 16-BIT INS]
    8281 0000004c 7801              LDRB      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1187|  ; [ORIG 16-BIT INS]
    8282 0000004e 0049              LSLS      A2, A2, #1            ; [DPU_V7M3_PIPE] |1187|  ; [ORIG 16-BIT INS]
    8283 00000050 7001              STRB      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1187|  ; [ORIG 16-BIT INS]
    8284                    ;* --------------------------------------------------------------------------*
    8285 00000052           ||$C$L179||:    
    8286                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1188,column 5,is_stmt,isa 1
    8287                    ;----------------------------------------------------------------------
    8288                    ; 1188 | return 0;                                                              
    8289                    ;----------------------------------------------------------------------
    8290 00000052 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1188|  ; [ORIG 16-BIT INS]
    8291                    ;* --------------------------------------------------------------------------*
    8292 00000054           ||$C$L180||:    
    8293                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1189,column 1,is_stmt,isa 1
    8294 00000054 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    8295                            .dwcfi  cfa_offset, 0
    8296                    $C$DW$295       .dwtag  DW_TAG_TI_branch
    8297                            .dwattr $C$DW$295, DW_AT_low_pc(0x00)
    8298                            .dwattr $C$DW$295, DW_AT_TI_return
    8299                    
    8300 00000056 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    8301                            ; BRANCH OCCURS                  ; [] 
    8302                            .dwattr $C$DW$292, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
    8303                            .dwattr $C$DW$292, DW_AT_TI_end_line(0x4a5)
    8304                            .dwattr $C$DW$292, DW_AT_TI_end_column(0x01)
    8305                            .dwendentry
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  152

    8306                            .dwendtag $C$DW$292
    8307                    
    8308 00000000                   .sect   ".text:mpu_set_accel_fsr"
    8309                            .clink
    8310                            .thumbfunc mpu_set_accel_fsr
    8311 00000000                   .thumb
    8312                            .global mpu_set_accel_fsr
    8313                    
    8314                    $C$DW$296       .dwtag  DW_TAG_subprogram
    8315                            .dwattr $C$DW$296, DW_AT_name("mpu_set_accel_fsr")
    8316                            .dwattr $C$DW$296, DW_AT_low_pc(mpu_set_accel_fsr)
    8317                            .dwattr $C$DW$296, DW_AT_high_pc(0x00)
    8318                            .dwattr $C$DW$296, DW_AT_TI_symbol_name("mpu_set_accel_fsr")
    8319                            .dwattr $C$DW$296, DW_AT_external
    8320                            .dwattr $C$DW$296, DW_AT_type(*$C$DW$T$10)
    8321                            .dwattr $C$DW$296, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    8322                            .dwattr $C$DW$296, DW_AT_TI_begin_line(0x4ac)
    8323                            .dwattr $C$DW$296, DW_AT_TI_begin_column(0x05)
    8324                            .dwattr $C$DW$296, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    8325                            .dwattr $C$DW$296, DW_AT_decl_line(0x4ac)
    8326                            .dwattr $C$DW$296, DW_AT_decl_column(0x05)
    8327                            .dwattr $C$DW$296, DW_AT_TI_max_frame_size(0x08)
    8328                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1197,column 1,is_stmt,address mpu_set_accel_fsr,isa 1
    8329                    
    8330                            .dwfde $C$DW$CIE, mpu_set_accel_fsr
    8331                    $C$DW$297       .dwtag  DW_TAG_formal_parameter
    8332                            .dwattr $C$DW$297, DW_AT_name("fsr")
    8333                            .dwattr $C$DW$297, DW_AT_TI_symbol_name("fsr")
    8334                            .dwattr $C$DW$297, DW_AT_type(*$C$DW$T$10)
    8335                            .dwattr $C$DW$297, DW_AT_location[DW_OP_reg0]
    8336                    
    8337                    ;----------------------------------------------------------------------
    8338                    ; 1196 | int mpu_set_accel_fsr(unsigned char fsr)                               
    8339                    ;----------------------------------------------------------------------
    8340                    
    8341                    ;*****************************************************************************
    8342                    ;* FUNCTION NAME: mpu_set_accel_fsr                                          *
    8343                    ;*                                                                           *
    8344                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
    8345                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
    8346                    ;*   Local Frame Size  : 0 Args + 4 Auto + 4 Save = 8 byte                   *
    8347                    ;*****************************************************************************
    8348 00000000           mpu_set_accel_fsr:
    8349                    ;* --------------------------------------------------------------------------*
    8350                            .dwcfi  cfa_offset, 0
    8351 00000000 B508              PUSH      {A4, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    8352                            .dwcfi  cfa_offset, 8
    8353                            .dwcfi  save_reg_to_mem, 14, -4
    8354                            .dwcfi  save_reg_to_mem, 3, -8
    8355                    $C$DW$298       .dwtag  DW_TAG_variable
    8356                            .dwattr $C$DW$298, DW_AT_name("fsr")
    8357                            .dwattr $C$DW$298, DW_AT_TI_symbol_name("fsr")
    8358                            .dwattr $C$DW$298, DW_AT_type(*$C$DW$T$6)
    8359                            .dwattr $C$DW$298, DW_AT_location[DW_OP_breg13 0]
    8360                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  153

    8361                    $C$DW$299       .dwtag  DW_TAG_variable
    8362                            .dwattr $C$DW$299, DW_AT_name("data")
    8363                            .dwattr $C$DW$299, DW_AT_TI_symbol_name("data")
    8364                            .dwattr $C$DW$299, DW_AT_type(*$C$DW$T$6)
    8365                            .dwattr $C$DW$299, DW_AT_location[DW_OP_breg13 1]
    8366                    
    8367                    ;----------------------------------------------------------------------
    8368                    ; 1198 | unsigned char data;                                                    
    8369                    ;----------------------------------------------------------------------
    8370 00000002 0000F88D          STRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1197|  ; [KEEP 32-BIT INS]
    8371                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1200,column 5,is_stmt,isa 1
    8372                    ;----------------------------------------------------------------------
    8373                    ; 1200 | if (!(st.chip_cfg.sensors))                                            
    8374                    ;----------------------------------------------------------------------
    8375 00000006 4820              LDR       A1, $C$CON73          ; [DPU_V7M3_PIPE] |1200|  ; [ORIG 16-BIT INS]
    8376 00000008 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1200|  ; [ORIG 16-BIT INS]
    8377 0000000a B9A8              CBNZ      A1, ||$C$L186||       ; []  ; [ORIG 16-BIT INS]
    8378                            ; BRANCHCC OCCURS {||$C$L186||}  ; [] |1200| 
    8379                    ;* --------------------------------------------------------------------------*
    8380                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1201,column 9,is_stmt,isa 1
    8381                    ;----------------------------------------------------------------------
    8382                    ; 1201 | return -1;                                                             
    8383                    ; 1203 | switch (fsr) {                                                         
    8384                    ; 1204 | case 2:                                                                
    8385                    ;----------------------------------------------------------------------
    8386 0000000c 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1201|  ; [KEEP 32-BIT INS]
    8387 00000010 E038              B         ||$C$L190||           ; [DPU_V7M3_PIPE] |1201|  ; [ORIG 16-BIT INS]
    8388                            ; BRANCH OCCURS {||$C$L190||}    ; [] |1201| 
    8389                    ;* --------------------------------------------------------------------------*
    8390                    ;* --------------------------------------------------------------------------*
    8391 00000012           ||$C$L181||:    
    8392                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1205,column 9,is_stmt,isa 1
    8393                    ;----------------------------------------------------------------------
    8394                    ; 1205 | data = INV_FSR_2G << 3;                                                
    8395                    ;----------------------------------------------------------------------
    8396 00000012 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1205|  ; [ORIG 16-BIT INS]
    8397 00000014 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1205|  ; [KEEP 32-BIT INS]
    8398                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1206,column 9,is_stmt,isa 1
    8399                    ;----------------------------------------------------------------------
    8400                    ; 1206 | break;                                                                 
    8401                    ; 1207 | case 4:                                                                
    8402                    ;----------------------------------------------------------------------
    8403 00000018 E019              B         ||$C$L187||           ; [DPU_V7M3_PIPE] |1206|  ; [ORIG 16-BIT INS]
    8404                            ; BRANCH OCCURS {||$C$L187||}    ; [] |1206| 
    8405                    ;* --------------------------------------------------------------------------*
    8406 0000001a           ||$C$L182||:    
    8407                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1208,column 9,is_stmt,isa 1
    8408                    ;----------------------------------------------------------------------
    8409                    ; 1208 | data = INV_FSR_4G << 3;                                                
    8410                    ;----------------------------------------------------------------------
    8411 0000001a 2008              MOVS      A1, #8                ; [DPU_V7M3_PIPE] |1208|  ; [ORIG 16-BIT INS]
    8412 0000001c 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1208|  ; [KEEP 32-BIT INS]
    8413                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1209,column 9,is_stmt,isa 1
    8414                    ;----------------------------------------------------------------------
    8415                    ; 1209 | break;                                                                 
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  154

    8416                    ; 1210 | case 8:                                                                
    8417                    ;----------------------------------------------------------------------
    8418 00000020 E015              B         ||$C$L187||           ; [DPU_V7M3_PIPE] |1209|  ; [ORIG 16-BIT INS]
    8419                            ; BRANCH OCCURS {||$C$L187||}    ; [] |1209| 
    8420                    ;* --------------------------------------------------------------------------*
    8421 00000022           ||$C$L183||:    
    8422                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1211,column 9,is_stmt,isa 1
    8423                    ;----------------------------------------------------------------------
    8424                    ; 1211 | data = INV_FSR_8G << 3;                                                
    8425                    ;----------------------------------------------------------------------
    8426 00000022 2010              MOVS      A1, #16               ; [DPU_V7M3_PIPE] |1211|  ; [ORIG 16-BIT INS]
    8427 00000024 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1211|  ; [KEEP 32-BIT INS]
    8428                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1212,column 9,is_stmt,isa 1
    8429                    ;----------------------------------------------------------------------
    8430                    ; 1212 | break;                                                                 
    8431                    ; 1213 | case 16:                                                               
    8432                    ;----------------------------------------------------------------------
    8433 00000028 E011              B         ||$C$L187||           ; [DPU_V7M3_PIPE] |1212|  ; [ORIG 16-BIT INS]
    8434                            ; BRANCH OCCURS {||$C$L187||}    ; [] |1212| 
    8435                    ;* --------------------------------------------------------------------------*
    8436 0000002a           ||$C$L184||:    
    8437                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1214,column 9,is_stmt,isa 1
    8438                    ;----------------------------------------------------------------------
    8439                    ; 1214 | data = INV_FSR_16G << 3;                                               
    8440                    ;----------------------------------------------------------------------
    8441 0000002a 2018              MOVS      A1, #24               ; [DPU_V7M3_PIPE] |1214|  ; [ORIG 16-BIT INS]
    8442 0000002c 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1214|  ; [KEEP 32-BIT INS]
    8443                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1215,column 9,is_stmt,isa 1
    8444                    ;----------------------------------------------------------------------
    8445                    ; 1215 | break;                                                                 
    8446                    ; 1216 | default:                                                               
    8447                    ;----------------------------------------------------------------------
    8448 00000030 E00D              B         ||$C$L187||           ; [DPU_V7M3_PIPE] |1215|  ; [ORIG 16-BIT INS]
    8449                            ; BRANCH OCCURS {||$C$L187||}    ; [] |1215| 
    8450                    ;* --------------------------------------------------------------------------*
    8451 00000032           ||$C$L185||:    
    8452                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1217,column 9,is_stmt,isa 1
    8453                    ;----------------------------------------------------------------------
    8454                    ; 1217 | return -1;                                                             
    8455                    ;----------------------------------------------------------------------
    8456 00000032 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1217|  ; [KEEP 32-BIT INS]
    8457 00000036 E025              B         ||$C$L190||           ; [DPU_V7M3_PIPE] |1217|  ; [ORIG 16-BIT INS]
    8458                            ; BRANCH OCCURS {||$C$L190||}    ; [] |1217| 
    8459                    ;* --------------------------------------------------------------------------*
    8460                    ;* --------------------------------------------------------------------------*
    8461 00000038           ||$C$L186||:    
    8462                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1203,column 5,is_stmt,isa 1
    8463 00000038 0000F89D          LDRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1203|  ; [KEEP 32-BIT INS]
    8464 0000003c 1E80              SUBS      A1, A1, #2            ; [DPU_V7M3_PIPE] |1203|  ; [ORIG 16-BIT INS]
    8465 0000003e D0E8              BEQ       ||$C$L181||           ; [DPU_V7M3_PIPE] |1203|  ; [ORIG 16-BIT INS]
    8466                            ; BRANCHCC OCCURS {||$C$L181||}  ; [] |1203| 
    8467                    ;* --------------------------------------------------------------------------*
    8468 00000040 1E80              SUBS      A1, A1, #2            ; [DPU_V7M3_PIPE] |1203|  ; [ORIG 16-BIT INS]
    8469 00000042 D0EA              BEQ       ||$C$L182||           ; [DPU_V7M3_PIPE] |1203|  ; [ORIG 16-BIT INS]
    8470                            ; BRANCHCC OCCURS {||$C$L182||}  ; [] |1203| 
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  155

    8471                    ;* --------------------------------------------------------------------------*
    8472 00000044 1F00              SUBS      A1, A1, #4            ; [DPU_V7M3_PIPE] |1203|  ; [ORIG 16-BIT INS]
    8473 00000046 D0EC              BEQ       ||$C$L183||           ; [DPU_V7M3_PIPE] |1203|  ; [ORIG 16-BIT INS]
    8474                            ; BRANCHCC OCCURS {||$C$L183||}  ; [] |1203| 
    8475                    ;* --------------------------------------------------------------------------*
    8476 00000048 3808              SUBS      A1, A1, #8            ; [DPU_V7M3_PIPE] |1203|  ; [ORIG 16-BIT INS]
    8477 0000004a D0EE              BEQ       ||$C$L184||           ; [DPU_V7M3_PIPE] |1203|  ; [ORIG 16-BIT INS]
    8478                            ; BRANCHCC OCCURS {||$C$L184||}  ; [] |1203| 
    8479                    ;* --------------------------------------------------------------------------*
    8480 0000004c E7F1              B         ||$C$L185||           ; [DPU_V7M3_PIPE] |1203|  ; [ORIG 16-BIT INS]
    8481                            ; BRANCH OCCURS {||$C$L185||}    ; [] |1203| 
    8482                    ;* --------------------------------------------------------------------------*
    8483 0000004e           ||$C$L187||:    
    8484                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1220,column 5,is_stmt,isa 1
    8485                    ;----------------------------------------------------------------------
    8486                    ; 1220 | if (st.chip_cfg.accel_fsr == (data >> 3))                              
    8487                    ;----------------------------------------------------------------------
    8488 0000004e 480F              LDR       A1, $C$CON74          ; [DPU_V7M3_PIPE] |1220|  ; [ORIG 16-BIT INS]
    8489 00000050 1001F89D          LDRB      A2, [SP, #1]          ; [DPU_V7M3_PIPE] |1220|  ; [KEEP 32-BIT INS]
    8490 00000054 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1220|  ; [ORIG 16-BIT INS]
    8491 00000056 0FE1EBB0          CMP       A1, A2, ASR #3        ; [DPU_V7M3_PIPE] |1220|  ; [KEEP 32-BIT INS]
    8492 0000005a D101              BNE       ||$C$L188||           ; [DPU_V7M3_PIPE] |1220|  ; [ORIG 16-BIT INS]
    8493                            ; BRANCHCC OCCURS {||$C$L188||}  ; [] |1220| 
    8494                    ;* --------------------------------------------------------------------------*
    8495                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1221,column 9,is_stmt,isa 1
    8496                    ;----------------------------------------------------------------------
    8497                    ; 1221 | return 0;                                                              
    8498                    ;----------------------------------------------------------------------
    8499 0000005c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1221|  ; [ORIG 16-BIT INS]
    8500 0000005e E011              B         ||$C$L190||           ; [DPU_V7M3_PIPE] |1221|  ; [ORIG 16-BIT INS]
    8501                            ; BRANCH OCCURS {||$C$L190||}    ; [] |1221| 
    8502                    ;* --------------------------------------------------------------------------*
    8503 00000060           ||$C$L188||:    
    8504                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1222,column 5,is_stmt,isa 1
    8505                    ;----------------------------------------------------------------------
    8506                    ; 1222 | if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))               
    8507                    ;----------------------------------------------------------------------
    8508 00000060 480B              LDR       A1, $C$CON75          ; [DPU_V7M3_PIPE] |1222|  ; [ORIG 16-BIT INS]
    8509 00000062 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1222|  ; [ORIG 16-BIT INS]
    8510 00000064 79C0              LDRB      A1, [A1, #7]          ; [DPU_V7M3_PIPE] |1222|  ; [ORIG 16-BIT INS]
    8511 00000066 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1222|  ; [ORIG 16-BIT INS]
    8512 00000068 0201F10D          ADD       A3, SP, #1            ; [DPU_V7M3_PIPE] |1222|  ; [KEEP 32-BIT INS]
    8513                    $C$DW$300       .dwtag  DW_TAG_TI_branch
    8514                            .dwattr $C$DW$300, DW_AT_low_pc(0x00)
    8515                            .dwattr $C$DW$300, DW_AT_name("WR_MPU")
    8516                            .dwattr $C$DW$300, DW_AT_TI_call
    8517                    
    8518 0000006c FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1222|  ; [KEEP 32-BIT INS]
    8519                            ; CALL OCCURS {WR_MPU }          ; [] |1222| 
    8520 00000070 B110              CBZ       A1, ||$C$L189||       ; []  ; [ORIG 16-BIT INS]
    8521                            ; BRANCHCC OCCURS {||$C$L189||}  ; [] |1222| 
    8522                    ;* --------------------------------------------------------------------------*
    8523                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1223,column 9,is_stmt,isa 1
    8524                    ;----------------------------------------------------------------------
    8525                    ; 1223 | return -1;                                                             
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  156

    8526                    ;----------------------------------------------------------------------
    8527 00000072 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1223|  ; [KEEP 32-BIT INS]
    8528 00000076 E005              B         ||$C$L190||           ; [DPU_V7M3_PIPE] |1223|  ; [ORIG 16-BIT INS]
    8529                            ; BRANCH OCCURS {||$C$L190||}    ; [] |1223| 
    8530                    ;* --------------------------------------------------------------------------*
    8531 00000078           ||$C$L189||:    
    8532                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1224,column 5,is_stmt,isa 1
    8533                    ;----------------------------------------------------------------------
    8534                    ; 1224 | st.chip_cfg.accel_fsr = data >> 3;                                     
    8535                    ;----------------------------------------------------------------------
    8536 00000078 0001F89D          LDRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1224|  ; [KEEP 32-BIT INS]
    8537 0000007c 4903              LDR       A2, $C$CON74          ; [DPU_V7M3_PIPE] |1224|  ; [ORIG 16-BIT INS]
    8538 0000007e 10C0              ASRS      A1, A1, #3            ; [DPU_V7M3_PIPE] |1224|  ; [ORIG 16-BIT INS]
    8539 00000080 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1224|  ; [ORIG 16-BIT INS]
    8540                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1225,column 5,is_stmt,isa 1
    8541                    ;----------------------------------------------------------------------
    8542                    ; 1225 | return 0;                                                              
    8543                    ;----------------------------------------------------------------------
    8544 00000082 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1225|  ; [ORIG 16-BIT INS]
    8545                    ;* --------------------------------------------------------------------------*
    8546 00000084           ||$C$L190||:    
    8547                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1226,column 1,is_stmt,isa 1
    8548                    $C$DW$301       .dwtag  DW_TAG_TI_branch
    8549                            .dwattr $C$DW$301, DW_AT_low_pc(0x00)
    8550                            .dwattr $C$DW$301, DW_AT_TI_return
    8551                    
    8552 00000084 BD08              POP       {A4, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    8553                            .dwcfi  cfa_offset, 0
    8554                            .dwcfi  restore_reg, 3
    8555                            ; BRANCH OCCURS                  ; [] 
    8556                            .dwattr $C$DW$296, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
    8557                            .dwattr $C$DW$296, DW_AT_TI_end_line(0x4ca)
    8558                            .dwattr $C$DW$296, DW_AT_TI_end_column(0x01)
    8559                            .dwendentry
    8560                            .dwendtag $C$DW$296
    8561                    
    8562 00000000                   .sect   ".text:mpu_get_lpf"
    8563                            .clink
    8564                            .thumbfunc mpu_get_lpf
    8565 00000000                   .thumb
    8566                            .global mpu_get_lpf
    8567                    
    8568                    $C$DW$302       .dwtag  DW_TAG_subprogram
    8569                            .dwattr $C$DW$302, DW_AT_name("mpu_get_lpf")
    8570                            .dwattr $C$DW$302, DW_AT_low_pc(mpu_get_lpf)
    8571                            .dwattr $C$DW$302, DW_AT_high_pc(0x00)
    8572                            .dwattr $C$DW$302, DW_AT_TI_symbol_name("mpu_get_lpf")
    8573                            .dwattr $C$DW$302, DW_AT_external
    8574                            .dwattr $C$DW$302, DW_AT_type(*$C$DW$T$10)
    8575                            .dwattr $C$DW$302, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    8576                            .dwattr $C$DW$302, DW_AT_TI_begin_line(0x4d1)
    8577                            .dwattr $C$DW$302, DW_AT_TI_begin_column(0x05)
    8578                            .dwattr $C$DW$302, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    8579                            .dwattr $C$DW$302, DW_AT_decl_line(0x4d1)
    8580                            .dwattr $C$DW$302, DW_AT_decl_column(0x05)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  157

    8581                            .dwattr $C$DW$302, DW_AT_TI_max_frame_size(0x08)
    8582                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1234,column 1,is_stmt,address mpu_get_lpf,isa 1
    8583                    
    8584                            .dwfde $C$DW$CIE, mpu_get_lpf
    8585                    $C$DW$303       .dwtag  DW_TAG_formal_parameter
    8586                            .dwattr $C$DW$303, DW_AT_name("lpf")
    8587                            .dwattr $C$DW$303, DW_AT_TI_symbol_name("lpf")
    8588                            .dwattr $C$DW$303, DW_AT_type(*$C$DW$T$205)
    8589                            .dwattr $C$DW$303, DW_AT_location[DW_OP_reg0]
    8590                    
    8591                    ;----------------------------------------------------------------------
    8592                    ; 1233 | int mpu_get_lpf(unsigned short *lpf)                                   
    8593                    ;----------------------------------------------------------------------
    8594                    
    8595                    ;*****************************************************************************
    8596                    ;* FUNCTION NAME: mpu_get_lpf                                                *
    8597                    ;*                                                                           *
    8598                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
    8599                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
    8600                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    8601                    ;*****************************************************************************
    8602 00000000           mpu_get_lpf:
    8603                    ;* --------------------------------------------------------------------------*
    8604                            .dwcfi  cfa_offset, 0
    8605 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    8606                            .dwcfi  cfa_offset, 8
    8607                    $C$DW$304       .dwtag  DW_TAG_variable
    8608                            .dwattr $C$DW$304, DW_AT_name("lpf")
    8609                            .dwattr $C$DW$304, DW_AT_TI_symbol_name("lpf")
    8610                            .dwattr $C$DW$304, DW_AT_type(*$C$DW$T$205)
    8611                            .dwattr $C$DW$304, DW_AT_location[DW_OP_breg13 0]
    8612                    
    8613 00000004 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1234|  ; [ORIG 16-BIT INS]
    8614                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1235,column 5,is_stmt,isa 1
    8615                    ;----------------------------------------------------------------------
    8616                    ; 1235 | switch (st.chip_cfg.lpf) {                                             
    8617                    ; 1236 | case INV_FILTER_188HZ:                                                 
    8618                    ;----------------------------------------------------------------------
    8619 00000006 E01B              B         ||$C$L198||           ; [DPU_V7M3_PIPE] |1235|  ; [ORIG 16-BIT INS]
    8620                            ; BRANCH OCCURS {||$C$L198||}    ; [] |1235| 
    8621                    ;* --------------------------------------------------------------------------*
    8622 00000008           ||$C$L191||:    
    8623                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1237,column 9,is_stmt,isa 1
    8624                    ;----------------------------------------------------------------------
    8625                    ; 1237 | lpf[0] = 188;                                                          
    8626                    ;----------------------------------------------------------------------
    8627 00000008 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1237|  ; [ORIG 16-BIT INS]
    8628 0000000a 21BC              MOVS      A2, #188              ; [DPU_V7M3_PIPE] |1237|  ; [ORIG 16-BIT INS]
    8629 0000000c 8001              STRH      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1237|  ; [ORIG 16-BIT INS]
    8630                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1238,column 9,is_stmt,isa 1
    8631                    ;----------------------------------------------------------------------
    8632                    ; 1238 | break;                                                                 
    8633                    ; 1239 | case INV_FILTER_98HZ:                                                  
    8634                    ;----------------------------------------------------------------------
    8635 0000000e E02F              B         ||$C$L199||           ; [DPU_V7M3_PIPE] |1238|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  158

    8636                            ; BRANCH OCCURS {||$C$L199||}    ; [] |1238| 
    8637                    ;* --------------------------------------------------------------------------*
    8638 00000010           ||$C$L192||:    
    8639                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1240,column 9,is_stmt,isa 1
    8640                    ;----------------------------------------------------------------------
    8641                    ; 1240 | lpf[0] = 98;                                                           
    8642                    ;----------------------------------------------------------------------
    8643 00000010 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1240|  ; [ORIG 16-BIT INS]
    8644 00000012 2162              MOVS      A2, #98               ; [DPU_V7M3_PIPE] |1240|  ; [ORIG 16-BIT INS]
    8645 00000014 8001              STRH      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1240|  ; [ORIG 16-BIT INS]
    8646                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1241,column 9,is_stmt,isa 1
    8647                    ;----------------------------------------------------------------------
    8648                    ; 1241 | break;                                                                 
    8649                    ; 1242 | case INV_FILTER_42HZ:                                                  
    8650                    ;----------------------------------------------------------------------
    8651 00000016 E02B              B         ||$C$L199||           ; [DPU_V7M3_PIPE] |1241|  ; [ORIG 16-BIT INS]
    8652                            ; BRANCH OCCURS {||$C$L199||}    ; [] |1241| 
    8653                    ;* --------------------------------------------------------------------------*
    8654 00000018           ||$C$L193||:    
    8655                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1243,column 9,is_stmt,isa 1
    8656                    ;----------------------------------------------------------------------
    8657                    ; 1243 | lpf[0] = 42;                                                           
    8658                    ;----------------------------------------------------------------------
    8659 00000018 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1243|  ; [ORIG 16-BIT INS]
    8660 0000001a 212A              MOVS      A2, #42               ; [DPU_V7M3_PIPE] |1243|  ; [ORIG 16-BIT INS]
    8661 0000001c 8001              STRH      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1243|  ; [ORIG 16-BIT INS]
    8662                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1244,column 9,is_stmt,isa 1
    8663                    ;----------------------------------------------------------------------
    8664                    ; 1244 | break;                                                                 
    8665                    ; 1245 | case INV_FILTER_20HZ:                                                  
    8666                    ;----------------------------------------------------------------------
    8667 0000001e E027              B         ||$C$L199||           ; [DPU_V7M3_PIPE] |1244|  ; [ORIG 16-BIT INS]
    8668                            ; BRANCH OCCURS {||$C$L199||}    ; [] |1244| 
    8669                    ;* --------------------------------------------------------------------------*
    8670 00000020           ||$C$L194||:    
    8671                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1246,column 9,is_stmt,isa 1
    8672                    ;----------------------------------------------------------------------
    8673                    ; 1246 | lpf[0] = 20;                                                           
    8674                    ;----------------------------------------------------------------------
    8675 00000020 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1246|  ; [ORIG 16-BIT INS]
    8676 00000022 2114              MOVS      A2, #20               ; [DPU_V7M3_PIPE] |1246|  ; [ORIG 16-BIT INS]
    8677 00000024 8001              STRH      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1246|  ; [ORIG 16-BIT INS]
    8678                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1247,column 9,is_stmt,isa 1
    8679                    ;----------------------------------------------------------------------
    8680                    ; 1247 | break;                                                                 
    8681                    ; 1248 | case INV_FILTER_10HZ:                                                  
    8682                    ;----------------------------------------------------------------------
    8683 00000026 E023              B         ||$C$L199||           ; [DPU_V7M3_PIPE] |1247|  ; [ORIG 16-BIT INS]
    8684                            ; BRANCH OCCURS {||$C$L199||}    ; [] |1247| 
    8685                    ;* --------------------------------------------------------------------------*
    8686 00000028           ||$C$L195||:    
    8687                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1249,column 9,is_stmt,isa 1
    8688                    ;----------------------------------------------------------------------
    8689                    ; 1249 | lpf[0] = 10;                                                           
    8690                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  159

    8691 00000028 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1249|  ; [ORIG 16-BIT INS]
    8692 0000002a 210A              MOVS      A2, #10               ; [DPU_V7M3_PIPE] |1249|  ; [ORIG 16-BIT INS]
    8693 0000002c 8001              STRH      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1249|  ; [ORIG 16-BIT INS]
    8694                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1250,column 9,is_stmt,isa 1
    8695                    ;----------------------------------------------------------------------
    8696                    ; 1250 | break;                                                                 
    8697                    ; 1251 | case INV_FILTER_5HZ:                                                   
    8698                    ;----------------------------------------------------------------------
    8699 0000002e E01F              B         ||$C$L199||           ; [DPU_V7M3_PIPE] |1250|  ; [ORIG 16-BIT INS]
    8700                            ; BRANCH OCCURS {||$C$L199||}    ; [] |1250| 
    8701                    ;* --------------------------------------------------------------------------*
    8702 00000030           ||$C$L196||:    
    8703                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1252,column 9,is_stmt,isa 1
    8704                    ;----------------------------------------------------------------------
    8705                    ; 1252 | lpf[0] = 5;                                                            
    8706                    ;----------------------------------------------------------------------
    8707 00000030 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1252|  ; [ORIG 16-BIT INS]
    8708 00000032 2105              MOVS      A2, #5                ; [DPU_V7M3_PIPE] |1252|  ; [ORIG 16-BIT INS]
    8709 00000034 8001              STRH      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1252|  ; [ORIG 16-BIT INS]
    8710                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1253,column 9,is_stmt,isa 1
    8711                    ;----------------------------------------------------------------------
    8712                    ; 1253 | break;                                                                 
    8713                    ; 1254 | case INV_FILTER_256HZ_NOLPF2:                                          
    8714                    ; 1255 | case INV_FILTER_2100HZ_NOLPF:                                          
    8715                    ; 1256 | default:                                                               
    8716                    ;----------------------------------------------------------------------
    8717 00000036 E01B              B         ||$C$L199||           ; [DPU_V7M3_PIPE] |1253|  ; [ORIG 16-BIT INS]
    8718                            ; BRANCH OCCURS {||$C$L199||}    ; [] |1253| 
    8719                    ;* --------------------------------------------------------------------------*
    8720 00000038           ||$C$L197||:    
    8721                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1257,column 9,is_stmt,isa 1
    8722                    ;----------------------------------------------------------------------
    8723                    ; 1257 | lpf[0] = 0;                                                            
    8724                    ;----------------------------------------------------------------------
    8725 00000038 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1257|  ; [ORIG 16-BIT INS]
    8726 0000003a 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |1257|  ; [ORIG 16-BIT INS]
    8727 0000003c 8001              STRH      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1257|  ; [ORIG 16-BIT INS]
    8728                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1258,column 9,is_stmt,isa 1
    8729                    ;----------------------------------------------------------------------
    8730                    ; 1258 | break;                                                                 
    8731                    ;----------------------------------------------------------------------
    8732 0000003e E017              B         ||$C$L199||           ; [DPU_V7M3_PIPE] |1258|  ; [ORIG 16-BIT INS]
    8733                            ; BRANCH OCCURS {||$C$L199||}    ; [] |1258| 
    8734                    ;* --------------------------------------------------------------------------*
    8735                    ;* --------------------------------------------------------------------------*
    8736 00000040           ||$C$L198||:    
    8737                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1235,column 5,is_stmt,isa 1
    8738 00000040 480D              LDR       A1, $C$CON76          ; [DPU_V7M3_PIPE] |1235|  ; [ORIG 16-BIT INS]
    8739 00000042 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1235|  ; [ORIG 16-BIT INS]
    8740 00000044 2807              CMP       A1, #7                ; [DPU_V7M3_PIPE] |1235|  ; [ORIG 16-BIT INS]
    8741 00000046 D8F7              BHI       ||$C$L197||           ; [DPU_V7M3_PIPE] |1235|  ; [ORIG 16-BIT INS]
    8742                            ; BRANCHCC OCCURS {||$C$L197||}  ; [] |1235| 
    8743                    ;* --------------------------------------------------------------------------*
    8744 00000048 A101              ADR       A2, ||$C$SW1||        ; [DPU_V7M3_PIPE] |1235|  ; [ORIG 16-BIT INS]
    8745 0000004a 0020F851          LDR       A1, [A2, +A1, LSL #2] ; [DPU_V7M3_PIPE] |1235|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  160

    8746 0000004e 4687              MOV       PC, A1                ; [DPU_V7M3_PIPE] |1235|  ; [ORIG 16-BIT INS]
    8747                            ; BRANCH OCCURS                  ; [] |1235| 
    8748 00000050 00000000! ||$C$SW1||:     .word   ||$C$L197||     ; 0
    8749 00000054 00000000!         .word   ||$C$L191||     ; 1
    8750 00000058 00000000!         .word   ||$C$L192||     ; 2
    8751 0000005c 00000000!         .word   ||$C$L193||     ; 3
    8752 00000060 00000000!         .word   ||$C$L194||     ; 4
    8753 00000064 00000000!         .word   ||$C$L195||     ; 5
    8754 00000068 00000000!         .word   ||$C$L196||     ; 6
    8755 0000006c 00000000!         .word   ||$C$L197||     ; 7
    8756                    ;* --------------------------------------------------------------------------*
    8757 00000070           ||$C$L199||:    
    8758                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1260,column 5,is_stmt,isa 1
    8759                    ;----------------------------------------------------------------------
    8760                    ; 1260 | return 0;                                                              
    8761                    ;----------------------------------------------------------------------
    8762 00000070 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1260|  ; [ORIG 16-BIT INS]
    8763                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1261,column 1,is_stmt,isa 1
    8764 00000072 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    8765                            .dwcfi  cfa_offset, 0
    8766                    $C$DW$305       .dwtag  DW_TAG_TI_branch
    8767                            .dwattr $C$DW$305, DW_AT_low_pc(0x00)
    8768                            .dwattr $C$DW$305, DW_AT_TI_return
    8769                    
    8770 00000074 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    8771                            ; BRANCH OCCURS                  ; [] 
    8772                            .dwattr $C$DW$302, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
    8773                            .dwattr $C$DW$302, DW_AT_TI_end_line(0x4ed)
    8774                            .dwattr $C$DW$302, DW_AT_TI_end_column(0x01)
    8775                            .dwendentry
    8776                            .dwendtag $C$DW$302
    8777                    
    8778 00000000                   .sect   ".text:mpu_set_lpf"
    8779                            .clink
    8780                            .thumbfunc mpu_set_lpf
    8781 00000000                   .thumb
    8782                            .global mpu_set_lpf
    8783                    
    8784                    $C$DW$306       .dwtag  DW_TAG_subprogram
    8785                            .dwattr $C$DW$306, DW_AT_name("mpu_set_lpf")
    8786                            .dwattr $C$DW$306, DW_AT_low_pc(mpu_set_lpf)
    8787                            .dwattr $C$DW$306, DW_AT_high_pc(0x00)
    8788                            .dwattr $C$DW$306, DW_AT_TI_symbol_name("mpu_set_lpf")
    8789                            .dwattr $C$DW$306, DW_AT_external
    8790                            .dwattr $C$DW$306, DW_AT_type(*$C$DW$T$10)
    8791                            .dwattr $C$DW$306, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    8792                            .dwattr $C$DW$306, DW_AT_TI_begin_line(0x4f5)
    8793                            .dwattr $C$DW$306, DW_AT_TI_begin_column(0x05)
    8794                            .dwattr $C$DW$306, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    8795                            .dwattr $C$DW$306, DW_AT_decl_line(0x4f5)
    8796                            .dwattr $C$DW$306, DW_AT_decl_column(0x05)
    8797                            .dwattr $C$DW$306, DW_AT_TI_max_frame_size(0x08)
    8798                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1270,column 1,is_stmt,address mpu_set_lpf,isa 1
    8799                    
    8800                            .dwfde $C$DW$CIE, mpu_set_lpf
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  161

    8801                    $C$DW$307       .dwtag  DW_TAG_formal_parameter
    8802                            .dwattr $C$DW$307, DW_AT_name("lpf")
    8803                            .dwattr $C$DW$307, DW_AT_TI_symbol_name("lpf")
    8804                            .dwattr $C$DW$307, DW_AT_type(*$C$DW$T$10)
    8805                            .dwattr $C$DW$307, DW_AT_location[DW_OP_reg0]
    8806                    
    8807                    ;----------------------------------------------------------------------
    8808                    ; 1269 | int mpu_set_lpf(unsigned short lpf)                                    
    8809                    ;----------------------------------------------------------------------
    8810                    
    8811                    ;*****************************************************************************
    8812                    ;* FUNCTION NAME: mpu_set_lpf                                                *
    8813                    ;*                                                                           *
    8814                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
    8815                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
    8816                    ;*   Local Frame Size  : 0 Args + 4 Auto + 4 Save = 8 byte                   *
    8817                    ;*****************************************************************************
    8818 00000000           mpu_set_lpf:
    8819                    ;* --------------------------------------------------------------------------*
    8820                            .dwcfi  cfa_offset, 0
    8821 00000000 B508              PUSH      {A4, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    8822                            .dwcfi  cfa_offset, 8
    8823                            .dwcfi  save_reg_to_mem, 14, -4
    8824                            .dwcfi  save_reg_to_mem, 3, -8
    8825                    $C$DW$308       .dwtag  DW_TAG_variable
    8826                            .dwattr $C$DW$308, DW_AT_name("lpf")
    8827                            .dwattr $C$DW$308, DW_AT_TI_symbol_name("lpf")
    8828                            .dwattr $C$DW$308, DW_AT_type(*$C$DW$T$9)
    8829                            .dwattr $C$DW$308, DW_AT_location[DW_OP_breg13 0]
    8830                    
    8831                    $C$DW$309       .dwtag  DW_TAG_variable
    8832                            .dwattr $C$DW$309, DW_AT_name("data")
    8833                            .dwattr $C$DW$309, DW_AT_TI_symbol_name("data")
    8834                            .dwattr $C$DW$309, DW_AT_type(*$C$DW$T$6)
    8835                            .dwattr $C$DW$309, DW_AT_location[DW_OP_breg13 2]
    8836                    
    8837                    ;----------------------------------------------------------------------
    8838                    ; 1271 | unsigned char data;                                                    
    8839                    ;----------------------------------------------------------------------
    8840 00000002 0000F8AD          STRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1270|  ; [KEEP 32-BIT INS]
    8841                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1273,column 5,is_stmt,isa 1
    8842                    ;----------------------------------------------------------------------
    8843                    ; 1273 | if (!(st.chip_cfg.sensors))                                            
    8844                    ;----------------------------------------------------------------------
    8845 00000006 4825              LDR       A1, $C$CON77          ; [DPU_V7M3_PIPE] |1273|  ; [ORIG 16-BIT INS]
    8846 00000008 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1273|  ; [ORIG 16-BIT INS]
    8847 0000000a B910              CBNZ      A1, ||$C$L200||       ; []  ; [ORIG 16-BIT INS]
    8848                            ; BRANCHCC OCCURS {||$C$L200||}  ; [] |1273| 
    8849                    ;* --------------------------------------------------------------------------*
    8850                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1274,column 9,is_stmt,isa 1
    8851                    ;----------------------------------------------------------------------
    8852                    ; 1274 | return -1;                                                             
    8853                    ;----------------------------------------------------------------------
    8854 0000000c 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1274|  ; [KEEP 32-BIT INS]
    8855 00000010 E043              B         ||$C$L209||           ; [DPU_V7M3_PIPE] |1274|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  162

    8856                            ; BRANCH OCCURS {||$C$L209||}    ; [] |1274| 
    8857                    ;* --------------------------------------------------------------------------*
    8858 00000012           ||$C$L200||:    
    8859                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1276,column 5,is_stmt,isa 1
    8860                    ;----------------------------------------------------------------------
    8861                    ; 1276 | if (lpf >= 188)                                                        
    8862                    ;----------------------------------------------------------------------
    8863 00000012 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1276|  ; [KEEP 32-BIT INS]
    8864 00000016 28BC              CMP       A1, #188              ; [DPU_V7M3_PIPE] |1276|  ; [ORIG 16-BIT INS]
    8865 00000018 DB03              BLT       ||$C$L201||           ; [DPU_V7M3_PIPE] |1276|  ; [ORIG 16-BIT INS]
    8866                            ; BRANCHCC OCCURS {||$C$L201||}  ; [] |1276| 
    8867                    ;* --------------------------------------------------------------------------*
    8868                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1277,column 9,is_stmt,isa 1
    8869                    ;----------------------------------------------------------------------
    8870                    ; 1277 | data = INV_FILTER_188HZ;                                               
    8871                    ;----------------------------------------------------------------------
    8872 0000001a 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |1277|  ; [ORIG 16-BIT INS]
    8873 0000001c 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |1277|  ; [KEEP 32-BIT INS]
    8874 00000020 E022              B         ||$C$L206||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    8875                            ; BRANCH OCCURS {||$C$L206||}    ; [] 
    8876                    ;* --------------------------------------------------------------------------*
    8877 00000022           ||$C$L201||:    
    8878                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1278,column 10,is_stmt,isa 1
    8879                    ;----------------------------------------------------------------------
    8880                    ; 1278 | else if (lpf >= 98)                                                    
    8881                    ;----------------------------------------------------------------------
    8882 00000022 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1278|  ; [KEEP 32-BIT INS]
    8883 00000026 2862              CMP       A1, #98               ; [DPU_V7M3_PIPE] |1278|  ; [ORIG 16-BIT INS]
    8884 00000028 DB03              BLT       ||$C$L202||           ; [DPU_V7M3_PIPE] |1278|  ; [ORIG 16-BIT INS]
    8885                            ; BRANCHCC OCCURS {||$C$L202||}  ; [] |1278| 
    8886                    ;* --------------------------------------------------------------------------*
    8887                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1279,column 9,is_stmt,isa 1
    8888                    ;----------------------------------------------------------------------
    8889                    ; 1279 | data = INV_FILTER_98HZ;                                                
    8890                    ;----------------------------------------------------------------------
    8891 0000002a 2002              MOVS      A1, #2                ; [DPU_V7M3_PIPE] |1279|  ; [ORIG 16-BIT INS]
    8892 0000002c 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |1279|  ; [KEEP 32-BIT INS]
    8893 00000030 E01A              B         ||$C$L206||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    8894                            ; BRANCH OCCURS {||$C$L206||}    ; [] 
    8895                    ;* --------------------------------------------------------------------------*
    8896 00000032           ||$C$L202||:    
    8897                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1280,column 10,is_stmt,isa 1
    8898                    ;----------------------------------------------------------------------
    8899                    ; 1280 | else if (lpf >= 42)                                                    
    8900                    ;----------------------------------------------------------------------
    8901 00000032 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1280|  ; [KEEP 32-BIT INS]
    8902 00000036 282A              CMP       A1, #42               ; [DPU_V7M3_PIPE] |1280|  ; [ORIG 16-BIT INS]
    8903 00000038 DB03              BLT       ||$C$L203||           ; [DPU_V7M3_PIPE] |1280|  ; [ORIG 16-BIT INS]
    8904                            ; BRANCHCC OCCURS {||$C$L203||}  ; [] |1280| 
    8905                    ;* --------------------------------------------------------------------------*
    8906                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1281,column 9,is_stmt,isa 1
    8907                    ;----------------------------------------------------------------------
    8908                    ; 1281 | data = INV_FILTER_42HZ;                                                
    8909                    ;----------------------------------------------------------------------
    8910 0000003a 2003              MOVS      A1, #3                ; [DPU_V7M3_PIPE] |1281|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  163

    8911 0000003c 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |1281|  ; [KEEP 32-BIT INS]
    8912 00000040 E012              B         ||$C$L206||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    8913                            ; BRANCH OCCURS {||$C$L206||}    ; [] 
    8914                    ;* --------------------------------------------------------------------------*
    8915 00000042           ||$C$L203||:    
    8916                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1282,column 10,is_stmt,isa 1
    8917                    ;----------------------------------------------------------------------
    8918                    ; 1282 | else if (lpf >= 20)                                                    
    8919                    ;----------------------------------------------------------------------
    8920 00000042 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1282|  ; [KEEP 32-BIT INS]
    8921 00000046 2814              CMP       A1, #20               ; [DPU_V7M3_PIPE] |1282|  ; [ORIG 16-BIT INS]
    8922 00000048 DB03              BLT       ||$C$L204||           ; [DPU_V7M3_PIPE] |1282|  ; [ORIG 16-BIT INS]
    8923                            ; BRANCHCC OCCURS {||$C$L204||}  ; [] |1282| 
    8924                    ;* --------------------------------------------------------------------------*
    8925                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1283,column 9,is_stmt,isa 1
    8926                    ;----------------------------------------------------------------------
    8927                    ; 1283 | data = INV_FILTER_20HZ;                                                
    8928                    ;----------------------------------------------------------------------
    8929 0000004a 2004              MOVS      A1, #4                ; [DPU_V7M3_PIPE] |1283|  ; [ORIG 16-BIT INS]
    8930 0000004c 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |1283|  ; [KEEP 32-BIT INS]
    8931 00000050 E00A              B         ||$C$L206||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    8932                            ; BRANCH OCCURS {||$C$L206||}    ; [] 
    8933                    ;* --------------------------------------------------------------------------*
    8934 00000052           ||$C$L204||:    
    8935                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1284,column 10,is_stmt,isa 1
    8936                    ;----------------------------------------------------------------------
    8937                    ; 1284 | else if (lpf >= 10)                                                    
    8938                    ;----------------------------------------------------------------------
    8939 00000052 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1284|  ; [KEEP 32-BIT INS]
    8940 00000056 280A              CMP       A1, #10               ; [DPU_V7M3_PIPE] |1284|  ; [ORIG 16-BIT INS]
    8941 00000058 DB03              BLT       ||$C$L205||           ; [DPU_V7M3_PIPE] |1284|  ; [ORIG 16-BIT INS]
    8942                            ; BRANCHCC OCCURS {||$C$L205||}  ; [] |1284| 
    8943                    ;* --------------------------------------------------------------------------*
    8944                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1285,column 9,is_stmt,isa 1
    8945                    ;----------------------------------------------------------------------
    8946                    ; 1285 | data = INV_FILTER_10HZ;                                                
    8947                    ; 1286 | else                                                                   
    8948                    ;----------------------------------------------------------------------
    8949 0000005a 2005              MOVS      A1, #5                ; [DPU_V7M3_PIPE] |1285|  ; [ORIG 16-BIT INS]
    8950 0000005c 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |1285|  ; [KEEP 32-BIT INS]
    8951 00000060 E002              B         ||$C$L206||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    8952                            ; BRANCH OCCURS {||$C$L206||}    ; [] 
    8953                    ;* --------------------------------------------------------------------------*
    8954 00000062           ||$C$L205||:    
    8955                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1287,column 9,is_stmt,isa 1
    8956                    ;----------------------------------------------------------------------
    8957                    ; 1287 | data = INV_FILTER_5HZ;                                                 
    8958                    ;----------------------------------------------------------------------
    8959 00000062 2006              MOVS      A1, #6                ; [DPU_V7M3_PIPE] |1287|  ; [ORIG 16-BIT INS]
    8960 00000064 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |1287|  ; [KEEP 32-BIT INS]
    8961                    ;* --------------------------------------------------------------------------*
    8962 00000068           ||$C$L206||:    
    8963                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1289,column 5,is_stmt,isa 1
    8964                    ;----------------------------------------------------------------------
    8965                    ; 1289 | if (st.chip_cfg.lpf == data)                                           
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  164

    8966                    ;----------------------------------------------------------------------
    8967 00000068 490D              LDR       A2, $C$CON78          ; [DPU_V7M3_PIPE] |1289|  ; [ORIG 16-BIT INS]
    8968 0000006a 0002F89D          LDRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |1289|  ; [KEEP 32-BIT INS]
    8969 0000006e 7809              LDRB      A2, [A2, #0]          ; [DPU_V7M3_PIPE] |1289|  ; [ORIG 16-BIT INS]
    8970 00000070 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |1289|  ; [ORIG 16-BIT INS]
    8971 00000072 D101              BNE       ||$C$L207||           ; [DPU_V7M3_PIPE] |1289|  ; [ORIG 16-BIT INS]
    8972                            ; BRANCHCC OCCURS {||$C$L207||}  ; [] |1289| 
    8973                    ;* --------------------------------------------------------------------------*
    8974                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1290,column 9,is_stmt,isa 1
    8975                    ;----------------------------------------------------------------------
    8976                    ; 1290 | return 0;                                                              
    8977                    ;----------------------------------------------------------------------
    8978 00000074 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1290|  ; [ORIG 16-BIT INS]
    8979 00000076 E010              B         ||$C$L209||           ; [DPU_V7M3_PIPE] |1290|  ; [ORIG 16-BIT INS]
    8980                            ; BRANCH OCCURS {||$C$L209||}    ; [] |1290| 
    8981                    ;* --------------------------------------------------------------------------*
    8982 00000078           ||$C$L207||:    
    8983                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1291,column 5,is_stmt,isa 1
    8984                    ;----------------------------------------------------------------------
    8985                    ; 1291 | if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))                     
    8986                    ;----------------------------------------------------------------------
    8987 00000078 480A              LDR       A1, $C$CON79          ; [DPU_V7M3_PIPE] |1291|  ; [ORIG 16-BIT INS]
    8988 0000007a 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1291|  ; [ORIG 16-BIT INS]
    8989 0000007c 7880              LDRB      A1, [A1, #2]          ; [DPU_V7M3_PIPE] |1291|  ; [ORIG 16-BIT INS]
    8990 0000007e 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1291|  ; [ORIG 16-BIT INS]
    8991 00000080 0202F10D          ADD       A3, SP, #2            ; [DPU_V7M3_PIPE] |1291|  ; [KEEP 32-BIT INS]
    8992                    $C$DW$310       .dwtag  DW_TAG_TI_branch
    8993                            .dwattr $C$DW$310, DW_AT_low_pc(0x00)
    8994                            .dwattr $C$DW$310, DW_AT_name("WR_MPU")
    8995                            .dwattr $C$DW$310, DW_AT_TI_call
    8996                    
    8997 00000084 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1291|  ; [KEEP 32-BIT INS]
    8998                            ; CALL OCCURS {WR_MPU }          ; [] |1291| 
    8999 00000088 B110              CBZ       A1, ||$C$L208||       ; []  ; [ORIG 16-BIT INS]
    9000                            ; BRANCHCC OCCURS {||$C$L208||}  ; [] |1291| 
    9001                    ;* --------------------------------------------------------------------------*
    9002                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1292,column 9,is_stmt,isa 1
    9003                    ;----------------------------------------------------------------------
    9004                    ; 1292 | return -1;                                                             
    9005                    ;----------------------------------------------------------------------
    9006 0000008a 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1292|  ; [KEEP 32-BIT INS]
    9007 0000008e E004              B         ||$C$L209||           ; [DPU_V7M3_PIPE] |1292|  ; [ORIG 16-BIT INS]
    9008                            ; BRANCH OCCURS {||$C$L209||}    ; [] |1292| 
    9009                    ;* --------------------------------------------------------------------------*
    9010 00000090           ||$C$L208||:    
    9011                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1293,column 5,is_stmt,isa 1
    9012                    ;----------------------------------------------------------------------
    9013                    ; 1293 | st.chip_cfg.lpf = data;                                                
    9014                    ;----------------------------------------------------------------------
    9015 00000090 0002F89D          LDRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |1293|  ; [KEEP 32-BIT INS]
    9016 00000094 4902              LDR       A2, $C$CON78          ; [DPU_V7M3_PIPE] |1293|  ; [ORIG 16-BIT INS]
    9017 00000096 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1293|  ; [ORIG 16-BIT INS]
    9018                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1294,column 5,is_stmt,isa 1
    9019                    ;----------------------------------------------------------------------
    9020                    ; 1294 | return 0;                                                              
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  165

    9021                    ;----------------------------------------------------------------------
    9022 00000098 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1294|  ; [ORIG 16-BIT INS]
    9023                    ;* --------------------------------------------------------------------------*
    9024 0000009a           ||$C$L209||:    
    9025                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1295,column 1,is_stmt,isa 1
    9026                    $C$DW$311       .dwtag  DW_TAG_TI_branch
    9027                            .dwattr $C$DW$311, DW_AT_low_pc(0x00)
    9028                            .dwattr $C$DW$311, DW_AT_TI_return
    9029                    
    9030 0000009a BD08              POP       {A4, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    9031                            .dwcfi  cfa_offset, 0
    9032                            .dwcfi  restore_reg, 3
    9033                            ; BRANCH OCCURS                  ; [] 
    9034                            .dwattr $C$DW$306, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
    9035                            .dwattr $C$DW$306, DW_AT_TI_end_line(0x50f)
    9036                            .dwattr $C$DW$306, DW_AT_TI_end_column(0x01)
    9037                            .dwendentry
    9038                            .dwendtag $C$DW$306
    9039                    
    9040 00000000                   .sect   ".text:mpu_get_sample_rate"
    9041                            .clink
    9042                            .thumbfunc mpu_get_sample_rate
    9043 00000000                   .thumb
    9044                            .global mpu_get_sample_rate
    9045                    
    9046                    $C$DW$312       .dwtag  DW_TAG_subprogram
    9047                            .dwattr $C$DW$312, DW_AT_name("mpu_get_sample_rate")
    9048                            .dwattr $C$DW$312, DW_AT_low_pc(mpu_get_sample_rate)
    9049                            .dwattr $C$DW$312, DW_AT_high_pc(0x00)
    9050                            .dwattr $C$DW$312, DW_AT_TI_symbol_name("mpu_get_sample_rate")
    9051                            .dwattr $C$DW$312, DW_AT_external
    9052                            .dwattr $C$DW$312, DW_AT_type(*$C$DW$T$10)
    9053                            .dwattr $C$DW$312, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    9054                            .dwattr $C$DW$312, DW_AT_TI_begin_line(0x516)
    9055                            .dwattr $C$DW$312, DW_AT_TI_begin_column(0x05)
    9056                            .dwattr $C$DW$312, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    9057                            .dwattr $C$DW$312, DW_AT_decl_line(0x516)
    9058                            .dwattr $C$DW$312, DW_AT_decl_column(0x05)
    9059                            .dwattr $C$DW$312, DW_AT_TI_max_frame_size(0x08)
    9060                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1303,column 1,is_stmt,address mpu_get_sample_rate,isa
    9061                    
    9062                            .dwfde $C$DW$CIE, mpu_get_sample_rate
    9063                    $C$DW$313       .dwtag  DW_TAG_formal_parameter
    9064                            .dwattr $C$DW$313, DW_AT_name("rate")
    9065                            .dwattr $C$DW$313, DW_AT_TI_symbol_name("rate")
    9066                            .dwattr $C$DW$313, DW_AT_type(*$C$DW$T$205)
    9067                            .dwattr $C$DW$313, DW_AT_location[DW_OP_reg0]
    9068                    
    9069                    ;----------------------------------------------------------------------
    9070                    ; 1302 | int mpu_get_sample_rate(unsigned short *rate)                          
    9071                    ;----------------------------------------------------------------------
    9072                    
    9073                    ;*****************************************************************************
    9074                    ;* FUNCTION NAME: mpu_get_sample_rate                                        *
    9075                    ;*                                                                           *
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  166

    9076                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
    9077                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
    9078                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    9079                    ;*****************************************************************************
    9080 00000000           mpu_get_sample_rate:
    9081                    ;* --------------------------------------------------------------------------*
    9082                            .dwcfi  cfa_offset, 0
    9083 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    9084                            .dwcfi  cfa_offset, 8
    9085                    $C$DW$314       .dwtag  DW_TAG_variable
    9086                            .dwattr $C$DW$314, DW_AT_name("rate")
    9087                            .dwattr $C$DW$314, DW_AT_TI_symbol_name("rate")
    9088                            .dwattr $C$DW$314, DW_AT_type(*$C$DW$T$205)
    9089                            .dwattr $C$DW$314, DW_AT_location[DW_OP_breg13 0]
    9090                    
    9091 00000004 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1303|  ; [ORIG 16-BIT INS]
    9092                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1304,column 5,is_stmt,isa 1
    9093                    ;----------------------------------------------------------------------
    9094                    ; 1304 | if (st.chip_cfg.dmp_on)                                                
    9095                    ;----------------------------------------------------------------------
    9096 00000006 4806              LDR       A1, $C$CON80          ; [DPU_V7M3_PIPE] |1304|  ; [ORIG 16-BIT INS]
    9097 00000008 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1304|  ; [ORIG 16-BIT INS]
    9098 0000000a B110              CBZ       A1, ||$C$L210||       ; []  ; [ORIG 16-BIT INS]
    9099                            ; BRANCHCC OCCURS {||$C$L210||}  ; [] |1304| 
    9100                    ;* --------------------------------------------------------------------------*
    9101                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1305,column 9,is_stmt,isa 1
    9102                    ;----------------------------------------------------------------------
    9103                    ; 1305 | return -1;                                                             
    9104                    ; 1306 | else                                                                   
    9105                    ;----------------------------------------------------------------------
    9106 0000000c 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1305|  ; [KEEP 32-BIT INS]
    9107 00000010 E004              B         ||$C$L211||           ; [DPU_V7M3_PIPE] |1305|  ; [ORIG 16-BIT INS]
    9108                            ; BRANCH OCCURS {||$C$L211||}    ; [] |1305| 
    9109                    ;* --------------------------------------------------------------------------*
    9110 00000012           ||$C$L210||:    
    9111                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1307,column 9,is_stmt,isa 1
    9112                    ;----------------------------------------------------------------------
    9113                    ; 1307 | rate[0] = st.chip_cfg.sample_rate;                                     
    9114                    ;----------------------------------------------------------------------
    9115 00000012 4804              LDR       A1, $C$CON81          ; [DPU_V7M3_PIPE] |1307|  ; [ORIG 16-BIT INS]
    9116 00000014 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |1307|  ; [ORIG 16-BIT INS]
    9117 00000016 8800              LDRH      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1307|  ; [ORIG 16-BIT INS]
    9118 00000018 8008              STRH      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1307|  ; [ORIG 16-BIT INS]
    9119                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1308,column 5,is_stmt,isa 1
    9120                    ;----------------------------------------------------------------------
    9121                    ; 1308 | return 0;                                                              
    9122                    ;----------------------------------------------------------------------
    9123 0000001a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1308|  ; [ORIG 16-BIT INS]
    9124                    ;* --------------------------------------------------------------------------*
    9125 0000001c           ||$C$L211||:    
    9126                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1309,column 1,is_stmt,isa 1
    9127 0000001c B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    9128                            .dwcfi  cfa_offset, 0
    9129                    $C$DW$315       .dwtag  DW_TAG_TI_branch
    9130                            .dwattr $C$DW$315, DW_AT_low_pc(0x00)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  167

    9131                            .dwattr $C$DW$315, DW_AT_TI_return
    9132                    
    9133 0000001e 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    9134                            ; BRANCH OCCURS                  ; [] 
    9135                            .dwattr $C$DW$312, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
    9136                            .dwattr $C$DW$312, DW_AT_TI_end_line(0x51d)
    9137                            .dwattr $C$DW$312, DW_AT_TI_end_column(0x01)
    9138                            .dwendentry
    9139                            .dwendtag $C$DW$312
    9140                    
    9141 00000000                   .sect   ".text:mpu_set_sample_rate"
    9142                            .clink
    9143                            .thumbfunc mpu_set_sample_rate
    9144 00000000                   .thumb
    9145                            .global mpu_set_sample_rate
    9146                    
    9147                    $C$DW$316       .dwtag  DW_TAG_subprogram
    9148                            .dwattr $C$DW$316, DW_AT_name("mpu_set_sample_rate")
    9149                            .dwattr $C$DW$316, DW_AT_low_pc(mpu_set_sample_rate)
    9150                            .dwattr $C$DW$316, DW_AT_high_pc(0x00)
    9151                            .dwattr $C$DW$316, DW_AT_TI_symbol_name("mpu_set_sample_rate")
    9152                            .dwattr $C$DW$316, DW_AT_external
    9153                            .dwattr $C$DW$316, DW_AT_type(*$C$DW$T$10)
    9154                            .dwattr $C$DW$316, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    9155                            .dwattr $C$DW$316, DW_AT_TI_begin_line(0x525)
    9156                            .dwattr $C$DW$316, DW_AT_TI_begin_column(0x05)
    9157                            .dwattr $C$DW$316, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    9158                            .dwattr $C$DW$316, DW_AT_decl_line(0x525)
    9159                            .dwattr $C$DW$316, DW_AT_decl_column(0x05)
    9160                            .dwattr $C$DW$316, DW_AT_TI_max_frame_size(0x08)
    9161                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1318,column 1,is_stmt,address mpu_set_sample_rate,isa
    9162                    
    9163                            .dwfde $C$DW$CIE, mpu_set_sample_rate
    9164                    $C$DW$317       .dwtag  DW_TAG_formal_parameter
    9165                            .dwattr $C$DW$317, DW_AT_name("rate")
    9166                            .dwattr $C$DW$317, DW_AT_TI_symbol_name("rate")
    9167                            .dwattr $C$DW$317, DW_AT_type(*$C$DW$T$10)
    9168                            .dwattr $C$DW$317, DW_AT_location[DW_OP_reg0]
    9169                    
    9170                    ;----------------------------------------------------------------------
    9171                    ; 1317 | int mpu_set_sample_rate(unsigned short rate)                           
    9172                    ;----------------------------------------------------------------------
    9173                    
    9174                    ;*****************************************************************************
    9175                    ;* FUNCTION NAME: mpu_set_sample_rate                                        *
    9176                    ;*                                                                           *
    9177                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
    9178                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
    9179                    ;*   Local Frame Size  : 0 Args + 4 Auto + 4 Save = 8 byte                   *
    9180                    ;*****************************************************************************
    9181 00000000           mpu_set_sample_rate:
    9182                    ;* --------------------------------------------------------------------------*
    9183                            .dwcfi  cfa_offset, 0
    9184 00000000 B508              PUSH      {A4, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    9185                            .dwcfi  cfa_offset, 8
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  168

    9186                            .dwcfi  save_reg_to_mem, 14, -4
    9187                            .dwcfi  save_reg_to_mem, 3, -8
    9188                    $C$DW$318       .dwtag  DW_TAG_variable
    9189                            .dwattr $C$DW$318, DW_AT_name("rate")
    9190                            .dwattr $C$DW$318, DW_AT_TI_symbol_name("rate")
    9191                            .dwattr $C$DW$318, DW_AT_type(*$C$DW$T$9)
    9192                            .dwattr $C$DW$318, DW_AT_location[DW_OP_breg13 0]
    9193                    
    9194                    $C$DW$319       .dwtag  DW_TAG_variable
    9195                            .dwattr $C$DW$319, DW_AT_name("data")
    9196                            .dwattr $C$DW$319, DW_AT_TI_symbol_name("data")
    9197                            .dwattr $C$DW$319, DW_AT_type(*$C$DW$T$6)
    9198                            .dwattr $C$DW$319, DW_AT_location[DW_OP_breg13 2]
    9199                    
    9200                    ;----------------------------------------------------------------------
    9201                    ; 1319 | unsigned char data;                                                    
    9202                    ;----------------------------------------------------------------------
    9203 00000002 0000F8AD          STRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1318|  ; [KEEP 32-BIT INS]
    9204                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1321,column 5,is_stmt,isa 1
    9205                    ;----------------------------------------------------------------------
    9206                    ; 1321 | if (!(st.chip_cfg.sensors))                                            
    9207                    ;----------------------------------------------------------------------
    9208 00000006 482F              LDR       A1, $C$CON82          ; [DPU_V7M3_PIPE] |1321|  ; [ORIG 16-BIT INS]
    9209 00000008 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1321|  ; [ORIG 16-BIT INS]
    9210 0000000a B910              CBNZ      A1, ||$C$L212||       ; []  ; [ORIG 16-BIT INS]
    9211                            ; BRANCHCC OCCURS {||$C$L212||}  ; [] |1321| 
    9212                    ;* --------------------------------------------------------------------------*
    9213                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1322,column 9,is_stmt,isa 1
    9214                    ;----------------------------------------------------------------------
    9215                    ; 1322 | return -1;                                                             
    9216                    ;----------------------------------------------------------------------
    9217 0000000c 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1322|  ; [KEEP 32-BIT INS]
    9218 00000010 E057              B         ||$C$L221||           ; [DPU_V7M3_PIPE] |1322|  ; [ORIG 16-BIT INS]
    9219                            ; BRANCH OCCURS {||$C$L221||}    ; [] |1322| 
    9220                    ;* --------------------------------------------------------------------------*
    9221 00000012           ||$C$L212||:    
    9222                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1324,column 5,is_stmt,isa 1
    9223                    ;----------------------------------------------------------------------
    9224                    ; 1324 | if (st.chip_cfg.dmp_on)                                                
    9225                    ;----------------------------------------------------------------------
    9226 00000012 482D              LDR       A1, $C$CON83          ; [DPU_V7M3_PIPE] |1324|  ; [ORIG 16-BIT INS]
    9227 00000014 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1324|  ; [ORIG 16-BIT INS]
    9228 00000016 B110              CBZ       A1, ||$C$L213||       ; []  ; [ORIG 16-BIT INS]
    9229                            ; BRANCHCC OCCURS {||$C$L213||}  ; [] |1324| 
    9230                    ;* --------------------------------------------------------------------------*
    9231                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1325,column 9,is_stmt,isa 1
    9232                    ;----------------------------------------------------------------------
    9233                    ; 1325 | return -1;                                                             
    9234                    ; 1326 | else {                                                                 
    9235                    ;----------------------------------------------------------------------
    9236 00000018 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1325|  ; [KEEP 32-BIT INS]
    9237 0000001c E051              B         ||$C$L221||           ; [DPU_V7M3_PIPE] |1325|  ; [ORIG 16-BIT INS]
    9238                            ; BRANCH OCCURS {||$C$L221||}    ; [] |1325| 
    9239                    ;* --------------------------------------------------------------------------*
    9240 0000001e           ||$C$L213||:    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  169

    9241                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1327,column 9,is_stmt,isa 1
    9242                    ;----------------------------------------------------------------------
    9243                    ; 1327 | if (st.chip_cfg.lp_accel_mode) {                                       
    9244                    ;----------------------------------------------------------------------
    9245 0000001e 482B              LDR       A1, $C$CON84          ; [DPU_V7M3_PIPE] |1327|  ; [ORIG 16-BIT INS]
    9246 00000020 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1327|  ; [ORIG 16-BIT INS]
    9247 00000022 B178              CBZ       A1, ||$C$L215||       ; []  ; [ORIG 16-BIT INS]
    9248                            ; BRANCHCC OCCURS {||$C$L215||}  ; [] |1327| 
    9249                    ;* --------------------------------------------------------------------------*
    9250                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1328,column 13,is_stmt,isa 1
    9251                    ;----------------------------------------------------------------------
    9252                    ; 1328 | if (rate && (rate <= 40)) {                                            
    9253                    ;----------------------------------------------------------------------
    9254 00000024 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1328|  ; [KEEP 32-BIT INS]
    9255 00000028 B148              CBZ       A1, ||$C$L214||       ; []  ; [ORIG 16-BIT INS]
    9256                            ; BRANCHCC OCCURS {||$C$L214||}  ; [] |1328| 
    9257                    ;* --------------------------------------------------------------------------*
    9258 0000002a 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1328|  ; [KEEP 32-BIT INS]
    9259 0000002e 2828              CMP       A1, #40               ; [DPU_V7M3_PIPE] |1328|  ; [ORIG 16-BIT INS]
    9260 00000030 DC05              BGT       ||$C$L214||           ; [DPU_V7M3_PIPE] |1328|  ; [ORIG 16-BIT INS]
    9261                            ; BRANCHCC OCCURS {||$C$L214||}  ; [] |1328| 
    9262                    ;* --------------------------------------------------------------------------*
    9263                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1330,column 17,is_stmt,isa 1
    9264                    ;----------------------------------------------------------------------
    9265                    ; 1330 | mpu_lp_accel_mode(rate);                                               
    9266                    ;----------------------------------------------------------------------
    9267 00000032 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1330|  ; [KEEP 32-BIT INS]
    9268                    $C$DW$320       .dwtag  DW_TAG_TI_branch
    9269                            .dwattr $C$DW$320, DW_AT_low_pc(0x00)
    9270                            .dwattr $C$DW$320, DW_AT_name("mpu_lp_accel_mode")
    9271                            .dwattr $C$DW$320, DW_AT_TI_call
    9272                    
    9273 00000036 FFFEF7FF!         BL        mpu_lp_accel_mode     ; [DPU_V7M3_PIPE] |1330|  ; [KEEP 32-BIT INS]
    9274                            ; CALL OCCURS {mpu_lp_accel_mode }  ; [] |1330| 
    9275                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1331,column 17,is_stmt,isa 1
    9276                    ;----------------------------------------------------------------------
    9277                    ; 1331 | return 0;                                                              
    9278                    ;----------------------------------------------------------------------
    9279 0000003a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1331|  ; [ORIG 16-BIT INS]
    9280 0000003c E041              B         ||$C$L221||           ; [DPU_V7M3_PIPE] |1331|  ; [ORIG 16-BIT INS]
    9281                            ; BRANCH OCCURS {||$C$L221||}    ; [] |1331| 
    9282                    ;* --------------------------------------------------------------------------*
    9283 0000003e           ||$C$L214||:    
    9284                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1336,column 13,is_stmt,isa 1
    9285                    ;----------------------------------------------------------------------
    9286                    ; 1336 | mpu_lp_accel_mode(0);                                                  
    9287                    ;----------------------------------------------------------------------
    9288 0000003e 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1336|  ; [ORIG 16-BIT INS]
    9289                    $C$DW$321       .dwtag  DW_TAG_TI_branch
    9290                            .dwattr $C$DW$321, DW_AT_low_pc(0x00)
    9291                            .dwattr $C$DW$321, DW_AT_name("mpu_lp_accel_mode")
    9292                            .dwattr $C$DW$321, DW_AT_TI_call
    9293                    
    9294 00000040 FFFEF7FF!         BL        mpu_lp_accel_mode     ; [DPU_V7M3_PIPE] |1336|  ; [KEEP 32-BIT INS]
    9295                            ; CALL OCCURS {mpu_lp_accel_mode }  ; [] |1336| 
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  170

    9296                    ;* --------------------------------------------------------------------------*
    9297 00000044           ||$C$L215||:    
    9298                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1338,column 9,is_stmt,isa 1
    9299                    ;----------------------------------------------------------------------
    9300                    ; 1338 | if (rate < 4)                                                          
    9301                    ;----------------------------------------------------------------------
    9302 00000044 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1338|  ; [KEEP 32-BIT INS]
    9303 00000048 2804              CMP       A1, #4                ; [DPU_V7M3_PIPE] |1338|  ; [ORIG 16-BIT INS]
    9304 0000004a DA03              BGE       ||$C$L216||           ; [DPU_V7M3_PIPE] |1338|  ; [ORIG 16-BIT INS]
    9305                            ; BRANCHCC OCCURS {||$C$L216||}  ; [] |1338| 
    9306                    ;* --------------------------------------------------------------------------*
    9307                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1339,column 13,is_stmt,isa 1
    9308                    ;----------------------------------------------------------------------
    9309                    ; 1339 | rate = 4;                                                              
    9310                    ;----------------------------------------------------------------------
    9311 0000004c 2004              MOVS      A1, #4                ; [DPU_V7M3_PIPE] |1339|  ; [ORIG 16-BIT INS]
    9312 0000004e 0000F8AD          STRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1339|  ; [KEEP 32-BIT INS]
    9313 00000052 E008              B         ||$C$L217||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    9314                            ; BRANCH OCCURS {||$C$L217||}    ; [] 
    9315                    ;* --------------------------------------------------------------------------*
    9316 00000054           ||$C$L216||:    
    9317                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1340,column 14,is_stmt,isa 1
    9318                    ;----------------------------------------------------------------------
    9319                    ; 1340 | else if (rate > 1000)                                                  
    9320                    ;----------------------------------------------------------------------
    9321 00000054 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1340|  ; [KEEP 32-BIT INS]
    9322 00000058 7F7AF5B0          CMP       A1, #1000             ; [DPU_V7M3_PIPE] |1340|  ; [KEEP 32-BIT INS]
    9323 0000005c DD03              BLE       ||$C$L217||           ; [DPU_V7M3_PIPE] |1340|  ; [ORIG 16-BIT INS]
    9324                            ; BRANCHCC OCCURS {||$C$L217||}  ; [] |1340| 
    9325                    ;* --------------------------------------------------------------------------*
    9326                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1341,column 13,is_stmt,isa 1
    9327                    ;----------------------------------------------------------------------
    9328                    ; 1341 | rate = 1000;                                                           
    9329                    ;----------------------------------------------------------------------
    9330 0000005e 707AF44F          MOV       A1, #1000             ; [DPU_V7M3_PIPE] |1341|  ; [KEEP 32-BIT INS]
    9331 00000062 0000F8AD          STRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1341|  ; [KEEP 32-BIT INS]
    9332                    ;* --------------------------------------------------------------------------*
    9333 00000066           ||$C$L217||:    
    9334                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1343,column 9,is_stmt,isa 1
    9335                    ;----------------------------------------------------------------------
    9336                    ; 1343 | data = 1000 / rate - 1;                                                
    9337                    ;----------------------------------------------------------------------
    9338 00000066 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1343|  ; [KEEP 32-BIT INS]
    9339 0000006a 717AF44F          MOV       A2, #1000             ; [DPU_V7M3_PIPE] |1343|  ; [KEEP 32-BIT INS]
    9340 0000006e F0F0FBB1          UDIV      A1, A2, A1            ; [DPU_V7M3_PIPE] |1343|  ; [KEEP 32-BIT INS]
    9341 00000072 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1343|  ; [ORIG 16-BIT INS]
    9342 00000074 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |1343|  ; [KEEP 32-BIT INS]
    9343                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1344,column 9,is_stmt,isa 1
    9344                    ;----------------------------------------------------------------------
    9345                    ; 1344 | if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))                
    9346                    ;----------------------------------------------------------------------
    9347 00000078 4815              LDR       A1, $C$CON85          ; [DPU_V7M3_PIPE] |1344|  ; [ORIG 16-BIT INS]
    9348 0000007a 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1344|  ; [ORIG 16-BIT INS]
    9349 0000007c 7840              LDRB      A1, [A1, #1]          ; [DPU_V7M3_PIPE] |1344|  ; [ORIG 16-BIT INS]
    9350 0000007e 0202F10D          ADD       A3, SP, #2            ; [DPU_V7M3_PIPE] |1344|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  171

    9351 00000082 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1344|  ; [ORIG 16-BIT INS]
    9352                    $C$DW$322       .dwtag  DW_TAG_TI_branch
    9353                            .dwattr $C$DW$322, DW_AT_low_pc(0x00)
    9354                            .dwattr $C$DW$322, DW_AT_name("WR_MPU")
    9355                            .dwattr $C$DW$322, DW_AT_TI_call
    9356                    
    9357 00000084 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1344|  ; [KEEP 32-BIT INS]
    9358                            ; CALL OCCURS {WR_MPU }          ; [] |1344| 
    9359 00000088 B110              CBZ       A1, ||$C$L218||       ; []  ; [ORIG 16-BIT INS]
    9360                            ; BRANCHCC OCCURS {||$C$L218||}  ; [] |1344| 
    9361                    ;* --------------------------------------------------------------------------*
    9362                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1345,column 13,is_stmt,isa 1
    9363                    ;----------------------------------------------------------------------
    9364                    ; 1345 | return -1;                                                             
    9365                    ;----------------------------------------------------------------------
    9366 0000008a 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1345|  ; [KEEP 32-BIT INS]
    9367 0000008e E018              B         ||$C$L221||           ; [DPU_V7M3_PIPE] |1345|  ; [ORIG 16-BIT INS]
    9368                            ; BRANCH OCCURS {||$C$L221||}    ; [] |1345| 
    9369                    ;* --------------------------------------------------------------------------*
    9370 00000090           ||$C$L218||:    
    9371                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1347,column 9,is_stmt,isa 1
    9372                    ;----------------------------------------------------------------------
    9373                    ; 1347 | st.chip_cfg.sample_rate = 1000 / (1 + data);                           
    9374                    ; 1349 | #ifdef AK89xx_SECONDARY                                                
    9375                    ;----------------------------------------------------------------------
    9376 00000090 0002F89D          LDRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |1347|  ; [KEEP 32-BIT INS]
    9377 00000094 490F              LDR       A2, $C$CON86          ; [DPU_V7M3_PIPE] |1347|  ; [ORIG 16-BIT INS]
    9378 00000096 727AF44F          MOV       A3, #1000             ; [DPU_V7M3_PIPE] |1347|  ; [KEEP 32-BIT INS]
    9379 0000009a 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1347|  ; [ORIG 16-BIT INS]
    9380 0000009c F0F0FB92          SDIV      A1, A3, A1            ; [DPU_V7M3_PIPE] |1347|  ; [KEEP 32-BIT INS]
    9381 000000a0 8008              STRH      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1347|  ; [ORIG 16-BIT INS]
    9382                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1350,column 9,is_stmt,isa 1
    9383                    ;----------------------------------------------------------------------
    9384                    ; 1350 | mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_CO
    9385                    ;     | MPASS_SAMPLE_RATE));                                                   
    9386                    ; 1351 | #endif                                                                 
    9387                    ;----------------------------------------------------------------------
    9388 000000a2 480D              LDR       A1, $C$CON87          ; [DPU_V7M3_PIPE] |1350|  ; [ORIG 16-BIT INS]
    9389 000000a4 8800              LDRH      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1350|  ; [ORIG 16-BIT INS]
    9390 000000a6 2864              CMP       A1, #100              ; [DPU_V7M3_PIPE] |1350|  ; [ORIG 16-BIT INS]
    9391 000000a8 DA02              BGE       ||$C$L219||           ; [DPU_V7M3_PIPE] |1350|  ; [ORIG 16-BIT INS]
    9392                            ; BRANCHCC OCCURS {||$C$L219||}  ; [] |1350| 
    9393                    ;* --------------------------------------------------------------------------*
    9394 000000aa 480B              LDR       A1, $C$CON87          ; [DPU_V7M3_PIPE] |1350|  ; [ORIG 16-BIT INS]
    9395 000000ac 8800              LDRH      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1350|  ; [ORIG 16-BIT INS]
    9396 000000ae E000              B         ||$C$L220||           ; [DPU_V7M3_PIPE] |1350|  ; [ORIG 16-BIT INS]
    9397                            ; BRANCH OCCURS {||$C$L220||}    ; [] |1350| 
    9398                    ;* --------------------------------------------------------------------------*
    9399 000000b0           ||$C$L219||:    
    9400 000000b0 2064              MOVS      A1, #100              ; [DPU_V7M3_PIPE] |1350|  ; [ORIG 16-BIT INS]
    9401                    ;* --------------------------------------------------------------------------*
    9402                    ||$C$L220||:    
    9403                    $C$DW$323       .dwtag  DW_TAG_TI_branch
    9404                            .dwattr $C$DW$323, DW_AT_low_pc(0x00)
    9405                            .dwattr $C$DW$323, DW_AT_name("mpu_set_compass_sample_rate")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  172

    9406                            .dwattr $C$DW$323, DW_AT_TI_call
    9407                    
    9408 000000b2 FFFEF7FF!         BL        mpu_set_compass_sample_rate ; [DPU_V7M3_PIPE] |1350|  ; [KEEP 32-BIT INS]
    9409                            ; CALL OCCURS {mpu_set_compass_sample_rate }  ; [] |1350| 
    9410                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1354,column 9,is_stmt,isa 1
    9411                    ;----------------------------------------------------------------------
    9412                    ; 1354 | mpu_set_lpf(st.chip_cfg.sample_rate >> 1);                             
    9413                    ;----------------------------------------------------------------------
    9414 000000b6 4807              LDR       A1, $C$CON86          ; [DPU_V7M3_PIPE] |1354|  ; [ORIG 16-BIT INS]
    9415 000000b8 8800              LDRH      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1354|  ; [ORIG 16-BIT INS]
    9416 000000ba 1040              ASRS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1354|  ; [ORIG 16-BIT INS]
    9417                    $C$DW$324       .dwtag  DW_TAG_TI_branch
    9418                            .dwattr $C$DW$324, DW_AT_low_pc(0x00)
    9419                            .dwattr $C$DW$324, DW_AT_name("mpu_set_lpf")
    9420                            .dwattr $C$DW$324, DW_AT_TI_call
    9421                    
    9422 000000bc FFFEF7FF!         BL        mpu_set_lpf           ; [DPU_V7M3_PIPE] |1354|  ; [KEEP 32-BIT INS]
    9423                            ; CALL OCCURS {mpu_set_lpf }     ; [] |1354| 
    9424                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1355,column 9,is_stmt,isa 1
    9425                    ;----------------------------------------------------------------------
    9426                    ; 1355 | return 0;                                                              
    9427                    ;----------------------------------------------------------------------
    9428 000000c0 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1355|  ; [ORIG 16-BIT INS]
    9429                    ;* --------------------------------------------------------------------------*
    9430 000000c2           ||$C$L221||:    
    9431                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1357,column 1,is_stmt,isa 1
    9432                    $C$DW$325       .dwtag  DW_TAG_TI_branch
    9433                            .dwattr $C$DW$325, DW_AT_low_pc(0x00)
    9434                            .dwattr $C$DW$325, DW_AT_TI_return
    9435                    
    9436 000000c2 BD08              POP       {A4, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    9437                            .dwcfi  cfa_offset, 0
    9438                            .dwcfi  restore_reg, 3
    9439                            ; BRANCH OCCURS                  ; [] 
    9440                            .dwattr $C$DW$316, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
    9441                            .dwattr $C$DW$316, DW_AT_TI_end_line(0x54d)
    9442                            .dwattr $C$DW$316, DW_AT_TI_end_column(0x01)
    9443                            .dwendentry
    9444                            .dwendtag $C$DW$316
    9445                    
    9446 00000000                   .sect   ".text:mpu_get_compass_sample_rate"
    9447                            .clink
    9448                            .thumbfunc mpu_get_compass_sample_rate
    9449 00000000                   .thumb
    9450                            .global mpu_get_compass_sample_rate
    9451                    
    9452                    $C$DW$326       .dwtag  DW_TAG_subprogram
    9453                            .dwattr $C$DW$326, DW_AT_name("mpu_get_compass_sample_rate")
    9454                            .dwattr $C$DW$326, DW_AT_low_pc(mpu_get_compass_sample_rate)
    9455                            .dwattr $C$DW$326, DW_AT_high_pc(0x00)
    9456                            .dwattr $C$DW$326, DW_AT_TI_symbol_name("mpu_get_compass_sample_rate")
    9457                            .dwattr $C$DW$326, DW_AT_external
    9458                            .dwattr $C$DW$326, DW_AT_type(*$C$DW$T$10)
    9459                            .dwattr $C$DW$326, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    9460                            .dwattr $C$DW$326, DW_AT_TI_begin_line(0x554)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  173

    9461                            .dwattr $C$DW$326, DW_AT_TI_begin_column(0x05)
    9462                            .dwattr $C$DW$326, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    9463                            .dwattr $C$DW$326, DW_AT_decl_line(0x554)
    9464                            .dwattr $C$DW$326, DW_AT_decl_column(0x05)
    9465                            .dwattr $C$DW$326, DW_AT_TI_max_frame_size(0x08)
    9466                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1365,column 1,is_stmt,address mpu_get_compass_sample_
    9467                    
    9468                            .dwfde $C$DW$CIE, mpu_get_compass_sample_rate
    9469                    $C$DW$327       .dwtag  DW_TAG_formal_parameter
    9470                            .dwattr $C$DW$327, DW_AT_name("rate")
    9471                            .dwattr $C$DW$327, DW_AT_TI_symbol_name("rate")
    9472                            .dwattr $C$DW$327, DW_AT_type(*$C$DW$T$205)
    9473                            .dwattr $C$DW$327, DW_AT_location[DW_OP_reg0]
    9474                    
    9475                    ;----------------------------------------------------------------------
    9476                    ; 1364 | int mpu_get_compass_sample_rate(unsigned short *rate)                  
    9477                    ;----------------------------------------------------------------------
    9478                    
    9479                    ;*****************************************************************************
    9480                    ;* FUNCTION NAME: mpu_get_compass_sample_rate                                *
    9481                    ;*                                                                           *
    9482                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
    9483                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
    9484                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    9485                    ;*****************************************************************************
    9486 00000000           mpu_get_compass_sample_rate:
    9487                    ;* --------------------------------------------------------------------------*
    9488                            .dwcfi  cfa_offset, 0
    9489 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    9490                            .dwcfi  cfa_offset, 8
    9491                    $C$DW$328       .dwtag  DW_TAG_variable
    9492                            .dwattr $C$DW$328, DW_AT_name("rate")
    9493                            .dwattr $C$DW$328, DW_AT_TI_symbol_name("rate")
    9494                            .dwattr $C$DW$328, DW_AT_type(*$C$DW$T$205)
    9495                            .dwattr $C$DW$328, DW_AT_location[DW_OP_breg13 0]
    9496                    
    9497                    ;----------------------------------------------------------------------
    9498                    ; 1366 | #ifdef AK89xx_SECONDARY                                                
    9499                    ;----------------------------------------------------------------------
    9500 00000004 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1365|  ; [ORIG 16-BIT INS]
    9501                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1367,column 5,is_stmt,isa 1
    9502                    ;----------------------------------------------------------------------
    9503                    ; 1367 | rate[0] = st.chip_cfg.compass_sample_rate;                             
    9504                    ;----------------------------------------------------------------------
    9505 00000006 4803              LDR       A1, $C$CON88          ; [DPU_V7M3_PIPE] |1367|  ; [ORIG 16-BIT INS]
    9506 00000008 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |1367|  ; [ORIG 16-BIT INS]
    9507 0000000a 8800              LDRH      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1367|  ; [ORIG 16-BIT INS]
    9508 0000000c 8008              STRH      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1367|  ; [ORIG 16-BIT INS]
    9509                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1368,column 5,is_stmt,isa 1
    9510                    ;----------------------------------------------------------------------
    9511                    ; 1368 | return 0;                                                              
    9512                    ; 1369 | #else                                                                  
    9513                    ; 1370 | rate[0] = 0;                                                           
    9514                    ; 1371 | return -1;                                                             
    9515                    ; 1372 | #endif                                                                 
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  174

    9516                    ;----------------------------------------------------------------------
    9517 0000000e 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1368|  ; [ORIG 16-BIT INS]
    9518                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1373,column 1,is_stmt,isa 1
    9519 00000010 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    9520                            .dwcfi  cfa_offset, 0
    9521                    $C$DW$329       .dwtag  DW_TAG_TI_branch
    9522                            .dwattr $C$DW$329, DW_AT_low_pc(0x00)
    9523                            .dwattr $C$DW$329, DW_AT_TI_return
    9524                    
    9525 00000012 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    9526                            ; BRANCH OCCURS                  ; [] 
    9527                            .dwattr $C$DW$326, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
    9528                            .dwattr $C$DW$326, DW_AT_TI_end_line(0x55d)
    9529                            .dwattr $C$DW$326, DW_AT_TI_end_column(0x01)
    9530                            .dwendentry
    9531                            .dwendtag $C$DW$326
    9532                    
    9533 00000000                   .sect   ".text:mpu_set_compass_sample_rate"
    9534                            .clink
    9535                            .thumbfunc mpu_set_compass_sample_rate
    9536 00000000                   .thumb
    9537                            .global mpu_set_compass_sample_rate
    9538                    
    9539                    $C$DW$330       .dwtag  DW_TAG_subprogram
    9540                            .dwattr $C$DW$330, DW_AT_name("mpu_set_compass_sample_rate")
    9541                            .dwattr $C$DW$330, DW_AT_low_pc(mpu_set_compass_sample_rate)
    9542                            .dwattr $C$DW$330, DW_AT_high_pc(0x00)
    9543                            .dwattr $C$DW$330, DW_AT_TI_symbol_name("mpu_set_compass_sample_rate")
    9544                            .dwattr $C$DW$330, DW_AT_external
    9545                            .dwattr $C$DW$330, DW_AT_type(*$C$DW$T$10)
    9546                            .dwattr $C$DW$330, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    9547                            .dwattr $C$DW$330, DW_AT_TI_begin_line(0x56a)
    9548                            .dwattr $C$DW$330, DW_AT_TI_begin_column(0x05)
    9549                            .dwattr $C$DW$330, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    9550                            .dwattr $C$DW$330, DW_AT_decl_line(0x56a)
    9551                            .dwattr $C$DW$330, DW_AT_decl_column(0x05)
    9552                            .dwattr $C$DW$330, DW_AT_TI_max_frame_size(0x08)
    9553                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1387,column 1,is_stmt,address mpu_set_compass_sample_
    9554                    
    9555                            .dwfde $C$DW$CIE, mpu_set_compass_sample_rate
    9556                    $C$DW$331       .dwtag  DW_TAG_formal_parameter
    9557                            .dwattr $C$DW$331, DW_AT_name("rate")
    9558                            .dwattr $C$DW$331, DW_AT_TI_symbol_name("rate")
    9559                            .dwattr $C$DW$331, DW_AT_type(*$C$DW$T$10)
    9560                            .dwattr $C$DW$331, DW_AT_location[DW_OP_reg0]
    9561                    
    9562                    ;----------------------------------------------------------------------
    9563                    ; 1386 | int mpu_set_compass_sample_rate(unsigned short rate)                   
    9564                    ;----------------------------------------------------------------------
    9565                    
    9566                    ;*****************************************************************************
    9567                    ;* FUNCTION NAME: mpu_set_compass_sample_rate                                *
    9568                    ;*                                                                           *
    9569                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
    9570                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  175

    9571                    ;*   Local Frame Size  : 0 Args + 4 Auto + 4 Save = 8 byte                   *
    9572                    ;*****************************************************************************
    9573 00000000           mpu_set_compass_sample_rate:
    9574                    ;* --------------------------------------------------------------------------*
    9575                            .dwcfi  cfa_offset, 0
    9576 00000000 B508              PUSH      {A4, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    9577                            .dwcfi  cfa_offset, 8
    9578                            .dwcfi  save_reg_to_mem, 14, -4
    9579                            .dwcfi  save_reg_to_mem, 3, -8
    9580                    $C$DW$332       .dwtag  DW_TAG_variable
    9581                            .dwattr $C$DW$332, DW_AT_name("rate")
    9582                            .dwattr $C$DW$332, DW_AT_TI_symbol_name("rate")
    9583                            .dwattr $C$DW$332, DW_AT_type(*$C$DW$T$9)
    9584                            .dwattr $C$DW$332, DW_AT_location[DW_OP_breg13 0]
    9585                    
    9586                    $C$DW$333       .dwtag  DW_TAG_variable
    9587                            .dwattr $C$DW$333, DW_AT_name("div")
    9588                            .dwattr $C$DW$333, DW_AT_TI_symbol_name("div")
    9589                            .dwattr $C$DW$333, DW_AT_type(*$C$DW$T$6)
    9590                            .dwattr $C$DW$333, DW_AT_location[DW_OP_breg13 2]
    9591                    
    9592                    ;----------------------------------------------------------------------
    9593                    ; 1388 | #ifdef AK89xx_SECONDARY                                                
    9594                    ; 1389 | unsigned char div;                                                     
    9595                    ;----------------------------------------------------------------------
    9596 00000002 0000F8AD          STRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1387|  ; [KEEP 32-BIT INS]
    9597                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1390,column 5,is_stmt,isa 1
    9598                    ;----------------------------------------------------------------------
    9599                    ; 1390 | if (!rate || rate > st.chip_cfg.sample_rate || rate > MAX_COMPASS_SAMPL
    9600                    ;     | E_RATE)                                                                
    9601                    ;----------------------------------------------------------------------
    9602 00000006 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1390|  ; [KEEP 32-BIT INS]
    9603 0000000a B148              CBZ       A1, ||$C$L222||       ; []  ; [ORIG 16-BIT INS]
    9604                            ; BRANCHCC OCCURS {||$C$L222||}  ; [] |1390| 
    9605                    ;* --------------------------------------------------------------------------*
    9606 0000000c 4816              LDR       A1, $C$CON89          ; [DPU_V7M3_PIPE] |1390|  ; [ORIG 16-BIT INS]
    9607 0000000e 1000F8BD          LDRH      A2, [SP, #0]          ; [DPU_V7M3_PIPE] |1390|  ; [KEEP 32-BIT INS]
    9608 00000012 8800              LDRH      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1390|  ; [ORIG 16-BIT INS]
    9609 00000014 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |1390|  ; [ORIG 16-BIT INS]
    9610 00000016 DB03              BLT       ||$C$L222||           ; [DPU_V7M3_PIPE] |1390|  ; [ORIG 16-BIT INS]
    9611                            ; BRANCHCC OCCURS {||$C$L222||}  ; [] |1390| 
    9612                    ;* --------------------------------------------------------------------------*
    9613 00000018 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1390|  ; [KEEP 32-BIT INS]
    9614 0000001c 2864              CMP       A1, #100              ; [DPU_V7M3_PIPE] |1390|  ; [ORIG 16-BIT INS]
    9615 0000001e DD02              BLE       ||$C$L223||           ; [DPU_V7M3_PIPE] |1390|  ; [ORIG 16-BIT INS]
    9616                            ; BRANCHCC OCCURS {||$C$L223||}  ; [] |1390| 
    9617                    ;* --------------------------------------------------------------------------*
    9618 00000020           ||$C$L222||:    
    9619                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1391,column 9,is_stmt,isa 1
    9620                    ;----------------------------------------------------------------------
    9621                    ; 1391 | return -1;                                                             
    9622                    ;----------------------------------------------------------------------
    9623 00000020 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1391|  ; [KEEP 32-BIT INS]
    9624 00000024 E01F              B         ||$C$L225||           ; [DPU_V7M3_PIPE] |1391|  ; [ORIG 16-BIT INS]
    9625                            ; BRANCH OCCURS {||$C$L225||}    ; [] |1391| 
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  176

    9626                    ;* --------------------------------------------------------------------------*
    9627 00000026           ||$C$L223||:    
    9628                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1393,column 5,is_stmt,isa 1
    9629                    ;----------------------------------------------------------------------
    9630                    ; 1393 | div = st.chip_cfg.sample_rate / rate - 1;                              
    9631                    ;----------------------------------------------------------------------
    9632 00000026 4810              LDR       A1, $C$CON89          ; [DPU_V7M3_PIPE] |1393|  ; [ORIG 16-BIT INS]
    9633 00000028 1000F8BD          LDRH      A2, [SP, #0]          ; [DPU_V7M3_PIPE] |1393|  ; [KEEP 32-BIT INS]
    9634 0000002c 8800              LDRH      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1393|  ; [ORIG 16-BIT INS]
    9635 0000002e F0F1FBB0          UDIV      A1, A1, A2            ; [DPU_V7M3_PIPE] |1393|  ; [KEEP 32-BIT INS]
    9636 00000032 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1393|  ; [ORIG 16-BIT INS]
    9637 00000034 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |1393|  ; [KEEP 32-BIT INS]
    9638                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1394,column 5,is_stmt,isa 1
    9639                    ;----------------------------------------------------------------------
    9640                    ; 1394 | if (i2c_write(st.hw->addr, st.reg->s4_ctrl, 1, &div))                  
    9641                    ;----------------------------------------------------------------------
    9642 00000038 480C              LDR       A1, $C$CON90          ; [DPU_V7M3_PIPE] |1394|  ; [ORIG 16-BIT INS]
    9643 0000003a 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1394|  ; [ORIG 16-BIT INS]
    9644 0000003c 0024F890          LDRB      A1, [A1, #36]         ; [DPU_V7M3_PIPE] |1394|  ; [KEEP 32-BIT INS]
    9645 00000040 0202F10D          ADD       A3, SP, #2            ; [DPU_V7M3_PIPE] |1394|  ; [KEEP 32-BIT INS]
    9646 00000044 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1394|  ; [ORIG 16-BIT INS]
    9647                    $C$DW$334       .dwtag  DW_TAG_TI_branch
    9648                            .dwattr $C$DW$334, DW_AT_low_pc(0x00)
    9649                            .dwattr $C$DW$334, DW_AT_name("WR_MPU")
    9650                            .dwattr $C$DW$334, DW_AT_TI_call
    9651                    
    9652 00000046 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1394|  ; [KEEP 32-BIT INS]
    9653                            ; CALL OCCURS {WR_MPU }          ; [] |1394| 
    9654 0000004a B110              CBZ       A1, ||$C$L224||       ; []  ; [ORIG 16-BIT INS]
    9655                            ; BRANCHCC OCCURS {||$C$L224||}  ; [] |1394| 
    9656                    ;* --------------------------------------------------------------------------*
    9657                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1395,column 9,is_stmt,isa 1
    9658                    ;----------------------------------------------------------------------
    9659                    ; 1395 | return -1;                                                             
    9660                    ;----------------------------------------------------------------------
    9661 0000004c 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1395|  ; [KEEP 32-BIT INS]
    9662 00000050 E009              B         ||$C$L225||           ; [DPU_V7M3_PIPE] |1395|  ; [ORIG 16-BIT INS]
    9663                            ; BRANCH OCCURS {||$C$L225||}    ; [] |1395| 
    9664                    ;* --------------------------------------------------------------------------*
    9665 00000052           ||$C$L224||:    
    9666                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1396,column 5,is_stmt,isa 1
    9667                    ;----------------------------------------------------------------------
    9668                    ; 1396 | st.chip_cfg.compass_sample_rate = st.chip_cfg.sample_rate / (div + 1); 
    9669                    ;----------------------------------------------------------------------
    9670 00000052 4905              LDR       A2, $C$CON89          ; [DPU_V7M3_PIPE] |1396|  ; [ORIG 16-BIT INS]
    9671 00000054 0002F89D          LDRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |1396|  ; [KEEP 32-BIT INS]
    9672 00000058 4A05              LDR       A3, $C$CON91          ; [DPU_V7M3_PIPE] |1396|  ; [ORIG 16-BIT INS]
    9673 0000005a 8809              LDRH      A2, [A2, #0]          ; [DPU_V7M3_PIPE] |1396|  ; [ORIG 16-BIT INS]
    9674 0000005c 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1396|  ; [ORIG 16-BIT INS]
    9675 0000005e F0F0FB91          SDIV      A1, A2, A1            ; [DPU_V7M3_PIPE] |1396|  ; [KEEP 32-BIT INS]
    9676 00000062 8010              STRH      A1, [A3, #0]          ; [DPU_V7M3_PIPE] |1396|  ; [ORIG 16-BIT INS]
    9677                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1397,column 5,is_stmt,isa 1
    9678                    ;----------------------------------------------------------------------
    9679                    ; 1397 | return 0;                                                              
    9680                    ; 1398 | #else                                                                  
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  177

    9681                    ; 1399 | return -1;                                                             
    9682                    ; 1400 | #endif                                                                 
    9683                    ;----------------------------------------------------------------------
    9684 00000064 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1397|  ; [ORIG 16-BIT INS]
    9685                    ;* --------------------------------------------------------------------------*
    9686 00000066           ||$C$L225||:    
    9687                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1401,column 1,is_stmt,isa 1
    9688                    $C$DW$335       .dwtag  DW_TAG_TI_branch
    9689                            .dwattr $C$DW$335, DW_AT_low_pc(0x00)
    9690                            .dwattr $C$DW$335, DW_AT_TI_return
    9691                    
    9692 00000066 BD08              POP       {A4, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    9693                            .dwcfi  cfa_offset, 0
    9694                            .dwcfi  restore_reg, 3
    9695                            ; BRANCH OCCURS                  ; [] 
    9696                            .dwattr $C$DW$330, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
    9697                            .dwattr $C$DW$330, DW_AT_TI_end_line(0x579)
    9698                            .dwattr $C$DW$330, DW_AT_TI_end_column(0x01)
    9699                            .dwendentry
    9700                            .dwendtag $C$DW$330
    9701                    
    9702 00000000                   .sect   ".text:mpu_get_gyro_sens"
    9703                            .clink
    9704                            .thumbfunc mpu_get_gyro_sens
    9705 00000000                   .thumb
    9706                            .global mpu_get_gyro_sens
    9707                    
    9708                    $C$DW$336       .dwtag  DW_TAG_subprogram
    9709                            .dwattr $C$DW$336, DW_AT_name("mpu_get_gyro_sens")
    9710                            .dwattr $C$DW$336, DW_AT_low_pc(mpu_get_gyro_sens)
    9711                            .dwattr $C$DW$336, DW_AT_high_pc(0x00)
    9712                            .dwattr $C$DW$336, DW_AT_TI_symbol_name("mpu_get_gyro_sens")
    9713                            .dwattr $C$DW$336, DW_AT_external
    9714                            .dwattr $C$DW$336, DW_AT_type(*$C$DW$T$10)
    9715                            .dwattr $C$DW$336, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    9716                            .dwattr $C$DW$336, DW_AT_TI_begin_line(0x580)
    9717                            .dwattr $C$DW$336, DW_AT_TI_begin_column(0x05)
    9718                            .dwattr $C$DW$336, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    9719                            .dwattr $C$DW$336, DW_AT_decl_line(0x580)
    9720                            .dwattr $C$DW$336, DW_AT_decl_column(0x05)
    9721                            .dwattr $C$DW$336, DW_AT_TI_max_frame_size(0x08)
    9722                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1409,column 1,is_stmt,address mpu_get_gyro_sens,isa 1
    9723                    
    9724                            .dwfde $C$DW$CIE, mpu_get_gyro_sens
    9725                    $C$DW$337       .dwtag  DW_TAG_formal_parameter
    9726                            .dwattr $C$DW$337, DW_AT_name("sens")
    9727                            .dwattr $C$DW$337, DW_AT_TI_symbol_name("sens")
    9728                            .dwattr $C$DW$337, DW_AT_type(*$C$DW$T$248)
    9729                            .dwattr $C$DW$337, DW_AT_location[DW_OP_reg0]
    9730                    
    9731                    ;----------------------------------------------------------------------
    9732                    ; 1408 | int mpu_get_gyro_sens(float *sens)                                     
    9733                    ;----------------------------------------------------------------------
    9734                    
    9735                    ;*****************************************************************************
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  178

    9736                    ;* FUNCTION NAME: mpu_get_gyro_sens                                          *
    9737                    ;*                                                                           *
    9738                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
    9739                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
    9740                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    9741                    ;*****************************************************************************
    9742 00000000           mpu_get_gyro_sens:
    9743                    ;* --------------------------------------------------------------------------*
    9744                            .dwcfi  cfa_offset, 0
    9745 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    9746                            .dwcfi  cfa_offset, 8
    9747                    $C$DW$338       .dwtag  DW_TAG_variable
    9748                            .dwattr $C$DW$338, DW_AT_name("sens")
    9749                            .dwattr $C$DW$338, DW_AT_TI_symbol_name("sens")
    9750                            .dwattr $C$DW$338, DW_AT_type(*$C$DW$T$248)
    9751                            .dwattr $C$DW$338, DW_AT_location[DW_OP_breg13 0]
    9752                    
    9753 00000004 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1409|  ; [ORIG 16-BIT INS]
    9754                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1410,column 5,is_stmt,isa 1
    9755                    ;----------------------------------------------------------------------
    9756                    ; 1410 | switch (st.chip_cfg.gyro_fsr) {                                        
    9757                    ; 1411 | case INV_FSR_250DPS:                                                   
    9758                    ;----------------------------------------------------------------------
    9759 00000006 E012              B         ||$C$L231||           ; [DPU_V7M3_PIPE] |1410|  ; [ORIG 16-BIT INS]
    9760                            ; BRANCH OCCURS {||$C$L231||}    ; [] |1410| 
    9761                    ;* --------------------------------------------------------------------------*
    9762 00000008           ||$C$L226||:    
    9763                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1412,column 9,is_stmt,isa 1
    9764                    ;----------------------------------------------------------------------
    9765                    ; 1412 | sens[0] = 131.f;                                                       
    9766                    ;----------------------------------------------------------------------
    9767 00000008 4910              LDR       A2, $C$FL7            ; [DPU_V7M3_PIPE] |1412|  ; [ORIG 16-BIT INS]
    9768 0000000a 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1412|  ; [ORIG 16-BIT INS]
    9769 0000000c 6001              STR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1412|  ; [ORIG 16-BIT INS]
    9770                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1413,column 9,is_stmt,isa 1
    9771                    ;----------------------------------------------------------------------
    9772                    ; 1413 | break;                                                                 
    9773                    ; 1414 | case INV_FSR_500DPS:                                                   
    9774                    ;----------------------------------------------------------------------
    9775 0000000e E019              B         ||$C$L232||           ; [DPU_V7M3_PIPE] |1413|  ; [ORIG 16-BIT INS]
    9776                            ; BRANCH OCCURS {||$C$L232||}    ; [] |1413| 
    9777                    ;* --------------------------------------------------------------------------*
    9778 00000010           ||$C$L227||:    
    9779                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1415,column 9,is_stmt,isa 1
    9780                    ;----------------------------------------------------------------------
    9781                    ; 1415 | sens[0] = 65.5f;                                                       
    9782                    ;----------------------------------------------------------------------
    9783 00000010 490F              LDR       A2, $C$FL8            ; [DPU_V7M3_PIPE] |1415|  ; [ORIG 16-BIT INS]
    9784 00000012 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1415|  ; [ORIG 16-BIT INS]
    9785 00000014 6001              STR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1415|  ; [ORIG 16-BIT INS]
    9786                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1416,column 9,is_stmt,isa 1
    9787                    ;----------------------------------------------------------------------
    9788                    ; 1416 | break;                                                                 
    9789                    ; 1417 | case INV_FSR_1000DPS:                                                  
    9790                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  179

    9791 00000016 E015              B         ||$C$L232||           ; [DPU_V7M3_PIPE] |1416|  ; [ORIG 16-BIT INS]
    9792                            ; BRANCH OCCURS {||$C$L232||}    ; [] |1416| 
    9793                    ;* --------------------------------------------------------------------------*
    9794 00000018           ||$C$L228||:    
    9795                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1418,column 9,is_stmt,isa 1
    9796                    ;----------------------------------------------------------------------
    9797                    ; 1418 | sens[0] = 32.8f;                                                       
    9798                    ;----------------------------------------------------------------------
    9799 00000018 490E              LDR       A2, $C$FL9            ; [DPU_V7M3_PIPE] |1418|  ; [ORIG 16-BIT INS]
    9800 0000001a 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1418|  ; [ORIG 16-BIT INS]
    9801 0000001c 6001              STR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1418|  ; [ORIG 16-BIT INS]
    9802                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1419,column 9,is_stmt,isa 1
    9803                    ;----------------------------------------------------------------------
    9804                    ; 1419 | break;                                                                 
    9805                    ; 1420 | case INV_FSR_2000DPS:                                                  
    9806                    ;----------------------------------------------------------------------
    9807 0000001e E011              B         ||$C$L232||           ; [DPU_V7M3_PIPE] |1419|  ; [ORIG 16-BIT INS]
    9808                            ; BRANCH OCCURS {||$C$L232||}    ; [] |1419| 
    9809                    ;* --------------------------------------------------------------------------*
    9810 00000020           ||$C$L229||:    
    9811                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1421,column 9,is_stmt,isa 1
    9812                    ;----------------------------------------------------------------------
    9813                    ; 1421 | sens[0] = 16.4f;                                                       
    9814                    ;----------------------------------------------------------------------
    9815 00000020 490D              LDR       A2, $C$FL10           ; [DPU_V7M3_PIPE] |1421|  ; [ORIG 16-BIT INS]
    9816 00000022 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1421|  ; [ORIG 16-BIT INS]
    9817 00000024 6001              STR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1421|  ; [ORIG 16-BIT INS]
    9818                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1422,column 9,is_stmt,isa 1
    9819                    ;----------------------------------------------------------------------
    9820                    ; 1422 | break;                                                                 
    9821                    ; 1423 | default:                                                               
    9822                    ;----------------------------------------------------------------------
    9823 00000026 E00D              B         ||$C$L232||           ; [DPU_V7M3_PIPE] |1422|  ; [ORIG 16-BIT INS]
    9824                            ; BRANCH OCCURS {||$C$L232||}    ; [] |1422| 
    9825                    ;* --------------------------------------------------------------------------*
    9826 00000028           ||$C$L230||:    
    9827                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1424,column 9,is_stmt,isa 1
    9828                    ;----------------------------------------------------------------------
    9829                    ; 1424 | return -1;                                                             
    9830                    ;----------------------------------------------------------------------
    9831 00000028 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1424|  ; [KEEP 32-BIT INS]
    9832 0000002c E00B              B         ||$C$L233||           ; [DPU_V7M3_PIPE] |1424|  ; [ORIG 16-BIT INS]
    9833                            ; BRANCH OCCURS {||$C$L233||}    ; [] |1424| 
    9834                    ;* --------------------------------------------------------------------------*
    9835                    ;* --------------------------------------------------------------------------*
    9836 0000002e           ||$C$L231||:    
    9837                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1410,column 5,is_stmt,isa 1
    9838 0000002e 480B              LDR       A1, $C$CON92          ; [DPU_V7M3_PIPE] |1410|  ; [ORIG 16-BIT INS]
    9839 00000030 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1410|  ; [ORIG 16-BIT INS]
    9840 00000032 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |1410|  ; [ORIG 16-BIT INS]
    9841 00000034 D0E8              BEQ       ||$C$L226||           ; [DPU_V7M3_PIPE] |1410|  ; [ORIG 16-BIT INS]
    9842                            ; BRANCHCC OCCURS {||$C$L226||}  ; [] |1410| 
    9843                    ;* --------------------------------------------------------------------------*
    9844 00000036 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1410|  ; [ORIG 16-BIT INS]
    9845 00000038 D0EA              BEQ       ||$C$L227||           ; [DPU_V7M3_PIPE] |1410|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  180

    9846                            ; BRANCHCC OCCURS {||$C$L227||}  ; [] |1410| 
    9847                    ;* --------------------------------------------------------------------------*
    9848 0000003a 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1410|  ; [ORIG 16-BIT INS]
    9849 0000003c D0EC              BEQ       ||$C$L228||           ; [DPU_V7M3_PIPE] |1410|  ; [ORIG 16-BIT INS]
    9850                            ; BRANCHCC OCCURS {||$C$L228||}  ; [] |1410| 
    9851                    ;* --------------------------------------------------------------------------*
    9852 0000003e 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1410|  ; [ORIG 16-BIT INS]
    9853 00000040 D0EE              BEQ       ||$C$L229||           ; [DPU_V7M3_PIPE] |1410|  ; [ORIG 16-BIT INS]
    9854                            ; BRANCHCC OCCURS {||$C$L229||}  ; [] |1410| 
    9855                    ;* --------------------------------------------------------------------------*
    9856 00000042 E7F1              B         ||$C$L230||           ; [DPU_V7M3_PIPE] |1410|  ; [ORIG 16-BIT INS]
    9857                            ; BRANCH OCCURS {||$C$L230||}    ; [] |1410| 
    9858                    ;* --------------------------------------------------------------------------*
    9859 00000044           ||$C$L232||:    
    9860                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1426,column 5,is_stmt,isa 1
    9861                    ;----------------------------------------------------------------------
    9862                    ; 1426 | return 0;                                                              
    9863                    ;----------------------------------------------------------------------
    9864 00000044 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1426|  ; [ORIG 16-BIT INS]
    9865                    ;* --------------------------------------------------------------------------*
    9866 00000046           ||$C$L233||:    
    9867                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1427,column 1,is_stmt,isa 1
    9868 00000046 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    9869                            .dwcfi  cfa_offset, 0
    9870                    $C$DW$339       .dwtag  DW_TAG_TI_branch
    9871                            .dwattr $C$DW$339, DW_AT_low_pc(0x00)
    9872                            .dwattr $C$DW$339, DW_AT_TI_return
    9873                    
    9874 00000048 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    9875                            ; BRANCH OCCURS                  ; [] 
    9876                            .dwattr $C$DW$336, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
    9877                            .dwattr $C$DW$336, DW_AT_TI_end_line(0x593)
    9878                            .dwattr $C$DW$336, DW_AT_TI_end_column(0x01)
    9879                            .dwendentry
    9880                            .dwendtag $C$DW$336
    9881                    
    9882 00000000                   .sect   ".text:mpu_get_accel_sens"
    9883                            .clink
    9884                            .thumbfunc mpu_get_accel_sens
    9885 00000000                   .thumb
    9886                            .global mpu_get_accel_sens
    9887                    
    9888                    $C$DW$340       .dwtag  DW_TAG_subprogram
    9889                            .dwattr $C$DW$340, DW_AT_name("mpu_get_accel_sens")
    9890                            .dwattr $C$DW$340, DW_AT_low_pc(mpu_get_accel_sens)
    9891                            .dwattr $C$DW$340, DW_AT_high_pc(0x00)
    9892                            .dwattr $C$DW$340, DW_AT_TI_symbol_name("mpu_get_accel_sens")
    9893                            .dwattr $C$DW$340, DW_AT_external
    9894                            .dwattr $C$DW$340, DW_AT_type(*$C$DW$T$10)
    9895                            .dwattr $C$DW$340, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
    9896                            .dwattr $C$DW$340, DW_AT_TI_begin_line(0x59a)
    9897                            .dwattr $C$DW$340, DW_AT_TI_begin_column(0x05)
    9898                            .dwattr $C$DW$340, DW_AT_decl_file("../MPU9250/inv_mpu.c")
    9899                            .dwattr $C$DW$340, DW_AT_decl_line(0x59a)
    9900                            .dwattr $C$DW$340, DW_AT_decl_column(0x05)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  181

    9901                            .dwattr $C$DW$340, DW_AT_TI_max_frame_size(0x08)
    9902                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1435,column 1,is_stmt,address mpu_get_accel_sens,isa 
    9903                    
    9904                            .dwfde $C$DW$CIE, mpu_get_accel_sens
    9905                    $C$DW$341       .dwtag  DW_TAG_formal_parameter
    9906                            .dwattr $C$DW$341, DW_AT_name("sens")
    9907                            .dwattr $C$DW$341, DW_AT_TI_symbol_name("sens")
    9908                            .dwattr $C$DW$341, DW_AT_type(*$C$DW$T$205)
    9909                            .dwattr $C$DW$341, DW_AT_location[DW_OP_reg0]
    9910                    
    9911                    ;----------------------------------------------------------------------
    9912                    ; 1434 | int mpu_get_accel_sens(unsigned short *sens)                           
    9913                    ;----------------------------------------------------------------------
    9914                    
    9915                    ;*****************************************************************************
    9916                    ;* FUNCTION NAME: mpu_get_accel_sens                                         *
    9917                    ;*                                                                           *
    9918                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
    9919                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
    9920                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    9921                    ;*****************************************************************************
    9922 00000000           mpu_get_accel_sens:
    9923                    ;* --------------------------------------------------------------------------*
    9924                            .dwcfi  cfa_offset, 0
    9925 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    9926                            .dwcfi  cfa_offset, 8
    9927                    $C$DW$342       .dwtag  DW_TAG_variable
    9928                            .dwattr $C$DW$342, DW_AT_name("sens")
    9929                            .dwattr $C$DW$342, DW_AT_TI_symbol_name("sens")
    9930                            .dwattr $C$DW$342, DW_AT_type(*$C$DW$T$205)
    9931                            .dwattr $C$DW$342, DW_AT_location[DW_OP_breg13 0]
    9932                    
    9933 00000004 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1435|  ; [ORIG 16-BIT INS]
    9934                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1436,column 5,is_stmt,isa 1
    9935                    ;----------------------------------------------------------------------
    9936                    ; 1436 | switch (st.chip_cfg.accel_fsr) {                                       
    9937                    ; 1437 | case INV_FSR_2G:                                                       
    9938                    ;----------------------------------------------------------------------
    9939 00000006 E016              B         ||$C$L239||           ; [DPU_V7M3_PIPE] |1436|  ; [ORIG 16-BIT INS]
    9940                            ; BRANCH OCCURS {||$C$L239||}    ; [] |1436| 
    9941                    ;* --------------------------------------------------------------------------*
    9942 00000008           ||$C$L234||:    
    9943                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1438,column 9,is_stmt,isa 1
    9944                    ;----------------------------------------------------------------------
    9945                    ; 1438 | sens[0] = 16384;                                                       
    9946                    ;----------------------------------------------------------------------
    9947 00000008 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1438|  ; [ORIG 16-BIT INS]
    9948 0000000a 4180F44F          MOV       A2, #16384            ; [DPU_V7M3_PIPE] |1438|  ; [KEEP 32-BIT INS]
    9949 0000000e 8001              STRH      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1438|  ; [ORIG 16-BIT INS]
    9950                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1439,column 9,is_stmt,isa 1
    9951                    ;----------------------------------------------------------------------
    9952                    ; 1439 | break;                                                                 
    9953                    ; 1440 | case INV_FSR_4G:                                                       
    9954                    ;----------------------------------------------------------------------
    9955 00000010 E01C              B         ||$C$L240||           ; [DPU_V7M3_PIPE] |1439|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  182

    9956                            ; BRANCH OCCURS {||$C$L240||}    ; [] |1439| 
    9957                    ;* --------------------------------------------------------------------------*
    9958 00000012           ||$C$L235||:    
    9959                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1441,column 9,is_stmt,isa 1
    9960                    ;----------------------------------------------------------------------
    9961                    ; 1441 | sens[0] = 8192;                                                        
    9962                    ;----------------------------------------------------------------------
    9963 00000012 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1441|  ; [ORIG 16-BIT INS]
    9964 00000014 5100F44F          MOV       A2, #8192             ; [DPU_V7M3_PIPE] |1441|  ; [KEEP 32-BIT INS]
    9965 00000018 8001              STRH      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1441|  ; [ORIG 16-BIT INS]
    9966                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1442,column 9,is_stmt,isa 1
    9967                    ;----------------------------------------------------------------------
    9968                    ; 1442 | break;                                                                 
    9969                    ; 1443 | case INV_FSR_8G:                                                       
    9970                    ;----------------------------------------------------------------------
    9971 0000001a E017              B         ||$C$L240||           ; [DPU_V7M3_PIPE] |1442|  ; [ORIG 16-BIT INS]
    9972                            ; BRANCH OCCURS {||$C$L240||}    ; [] |1442| 
    9973                    ;* --------------------------------------------------------------------------*
    9974 0000001c           ||$C$L236||:    
    9975                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1444,column 9,is_stmt,isa 1
    9976                    ;----------------------------------------------------------------------
    9977                    ; 1444 | sens[0] = 4096;                                                        
    9978                    ;----------------------------------------------------------------------
    9979 0000001c 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1444|  ; [ORIG 16-BIT INS]
    9980 0000001e 5180F44F          MOV       A2, #4096             ; [DPU_V7M3_PIPE] |1444|  ; [KEEP 32-BIT INS]
    9981 00000022 8001              STRH      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1444|  ; [ORIG 16-BIT INS]
    9982                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1445,column 9,is_stmt,isa 1
    9983                    ;----------------------------------------------------------------------
    9984                    ; 1445 | break;                                                                 
    9985                    ; 1446 | case INV_FSR_16G:                                                      
    9986                    ;----------------------------------------------------------------------
    9987 00000024 E012              B         ||$C$L240||           ; [DPU_V7M3_PIPE] |1445|  ; [ORIG 16-BIT INS]
    9988                            ; BRANCH OCCURS {||$C$L240||}    ; [] |1445| 
    9989                    ;* --------------------------------------------------------------------------*
    9990 00000026           ||$C$L237||:    
    9991                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1447,column 9,is_stmt,isa 1
    9992                    ;----------------------------------------------------------------------
    9993                    ; 1447 | sens[0] = 2048;                                                        
    9994                    ;----------------------------------------------------------------------
    9995 00000026 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1447|  ; [ORIG 16-BIT INS]
    9996 00000028 6100F44F          MOV       A2, #2048             ; [DPU_V7M3_PIPE] |1447|  ; [KEEP 32-BIT INS]
    9997 0000002c 8001              STRH      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1447|  ; [ORIG 16-BIT INS]
    9998                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1448,column 9,is_stmt,isa 1
    9999                    ;----------------------------------------------------------------------
   10000                    ; 1448 | break;                                                                 
   10001                    ; 1449 | default:                                                               
   10002                    ;----------------------------------------------------------------------
   10003 0000002e E00D              B         ||$C$L240||           ; [DPU_V7M3_PIPE] |1448|  ; [ORIG 16-BIT INS]
   10004                            ; BRANCH OCCURS {||$C$L240||}    ; [] |1448| 
   10005                    ;* --------------------------------------------------------------------------*
   10006 00000030           ||$C$L238||:    
   10007                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1450,column 9,is_stmt,isa 1
   10008                    ;----------------------------------------------------------------------
   10009                    ; 1450 | return -1;                                                             
   10010                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  183

   10011 00000030 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1450|  ; [KEEP 32-BIT INS]
   10012 00000034 E012              B         ||$C$L242||           ; [DPU_V7M3_PIPE] |1450|  ; [ORIG 16-BIT INS]
   10013                            ; BRANCH OCCURS {||$C$L242||}    ; [] |1450| 
   10014                    ;* --------------------------------------------------------------------------*
   10015                    ;* --------------------------------------------------------------------------*
   10016 00000036           ||$C$L239||:    
   10017                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1436,column 5,is_stmt,isa 1
   10018 00000036 480A              LDR       A1, $C$CON93          ; [DPU_V7M3_PIPE] |1436|  ; [ORIG 16-BIT INS]
   10019 00000038 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1436|  ; [ORIG 16-BIT INS]
   10020 0000003a 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |1436|  ; [ORIG 16-BIT INS]
   10021 0000003c D0E4              BEQ       ||$C$L234||           ; [DPU_V7M3_PIPE] |1436|  ; [ORIG 16-BIT INS]
   10022                            ; BRANCHCC OCCURS {||$C$L234||}  ; [] |1436| 
   10023                    ;* --------------------------------------------------------------------------*
   10024 0000003e 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1436|  ; [ORIG 16-BIT INS]
   10025 00000040 D0E7              BEQ       ||$C$L235||           ; [DPU_V7M3_PIPE] |1436|  ; [ORIG 16-BIT INS]
   10026                            ; BRANCHCC OCCURS {||$C$L235||}  ; [] |1436| 
   10027                    ;* --------------------------------------------------------------------------*
   10028 00000042 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1436|  ; [ORIG 16-BIT INS]
   10029 00000044 D0EA              BEQ       ||$C$L236||           ; [DPU_V7M3_PIPE] |1436|  ; [ORIG 16-BIT INS]
   10030                            ; BRANCHCC OCCURS {||$C$L236||}  ; [] |1436| 
   10031                    ;* --------------------------------------------------------------------------*
   10032 00000046 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1436|  ; [ORIG 16-BIT INS]
   10033 00000048 D0ED              BEQ       ||$C$L237||           ; [DPU_V7M3_PIPE] |1436|  ; [ORIG 16-BIT INS]
   10034                            ; BRANCHCC OCCURS {||$C$L237||}  ; [] |1436| 
   10035                    ;* --------------------------------------------------------------------------*
   10036 0000004a E7F1              B         ||$C$L238||           ; [DPU_V7M3_PIPE] |1436|  ; [ORIG 16-BIT INS]
   10037                            ; BRANCH OCCURS {||$C$L238||}    ; [] |1436| 
   10038                    ;* --------------------------------------------------------------------------*
   10039 0000004c           ||$C$L240||:    
   10040                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1452,column 5,is_stmt,isa 1
   10041                    ;----------------------------------------------------------------------
   10042                    ; 1452 | if (st.chip_cfg.accel_half)                                            
   10043                    ;----------------------------------------------------------------------
   10044 0000004c 4805              LDR       A1, $C$CON94          ; [DPU_V7M3_PIPE] |1452|  ; [ORIG 16-BIT INS]
   10045 0000004e 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1452|  ; [ORIG 16-BIT INS]
   10046 00000050 B118              CBZ       A1, ||$C$L241||       ; []  ; [ORIG 16-BIT INS]
   10047                            ; BRANCHCC OCCURS {||$C$L241||}  ; [] |1452| 
   10048                    ;* --------------------------------------------------------------------------*
   10049                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1453,column 9,is_stmt,isa 1
   10050                    ;----------------------------------------------------------------------
   10051                    ; 1453 | sens[0] >>= 1;                                                         
   10052                    ;----------------------------------------------------------------------
   10053 00000052 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1453|  ; [ORIG 16-BIT INS]
   10054 00000054 8801              LDRH      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1453|  ; [ORIG 16-BIT INS]
   10055 00000056 1049              ASRS      A2, A2, #1            ; [DPU_V7M3_PIPE] |1453|  ; [ORIG 16-BIT INS]
   10056 00000058 8001              STRH      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1453|  ; [ORIG 16-BIT INS]
   10057                    ;* --------------------------------------------------------------------------*
   10058 0000005a           ||$C$L241||:    
   10059                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1454,column 5,is_stmt,isa 1
   10060                    ;----------------------------------------------------------------------
   10061                    ; 1454 | return 0;                                                              
   10062                    ;----------------------------------------------------------------------
   10063 0000005a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1454|  ; [ORIG 16-BIT INS]
   10064                    ;* --------------------------------------------------------------------------*
   10065 0000005c           ||$C$L242||:    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  184

   10066                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1455,column 1,is_stmt,isa 1
   10067 0000005c B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   10068                            .dwcfi  cfa_offset, 0
   10069                    $C$DW$343       .dwtag  DW_TAG_TI_branch
   10070                            .dwattr $C$DW$343, DW_AT_low_pc(0x00)
   10071                            .dwattr $C$DW$343, DW_AT_TI_return
   10072                    
   10073 0000005e 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   10074                            ; BRANCH OCCURS                  ; [] 
   10075                            .dwattr $C$DW$340, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   10076                            .dwattr $C$DW$340, DW_AT_TI_end_line(0x5af)
   10077                            .dwattr $C$DW$340, DW_AT_TI_end_column(0x01)
   10078                            .dwendentry
   10079                            .dwendtag $C$DW$340
   10080                    
   10081 00000000                   .sect   ".text:mpu_get_fifo_config"
   10082                            .clink
   10083                            .thumbfunc mpu_get_fifo_config
   10084 00000000                   .thumb
   10085                            .global mpu_get_fifo_config
   10086                    
   10087                    $C$DW$344       .dwtag  DW_TAG_subprogram
   10088                            .dwattr $C$DW$344, DW_AT_name("mpu_get_fifo_config")
   10089                            .dwattr $C$DW$344, DW_AT_low_pc(mpu_get_fifo_config)
   10090                            .dwattr $C$DW$344, DW_AT_high_pc(0x00)
   10091                            .dwattr $C$DW$344, DW_AT_TI_symbol_name("mpu_get_fifo_config")
   10092                            .dwattr $C$DW$344, DW_AT_external
   10093                            .dwattr $C$DW$344, DW_AT_type(*$C$DW$T$10)
   10094                            .dwattr $C$DW$344, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   10095                            .dwattr $C$DW$344, DW_AT_TI_begin_line(0x5ba)
   10096                            .dwattr $C$DW$344, DW_AT_TI_begin_column(0x05)
   10097                            .dwattr $C$DW$344, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   10098                            .dwattr $C$DW$344, DW_AT_decl_line(0x5ba)
   10099                            .dwattr $C$DW$344, DW_AT_decl_column(0x05)
   10100                            .dwattr $C$DW$344, DW_AT_TI_max_frame_size(0x08)
   10101                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1467,column 1,is_stmt,address mpu_get_fifo_config,isa
   10102                    
   10103                            .dwfde $C$DW$CIE, mpu_get_fifo_config
   10104                    $C$DW$345       .dwtag  DW_TAG_formal_parameter
   10105                            .dwattr $C$DW$345, DW_AT_name("sensors")
   10106                            .dwattr $C$DW$345, DW_AT_TI_symbol_name("sensors")
   10107                            .dwattr $C$DW$345, DW_AT_type(*$C$DW$T$123)
   10108                            .dwattr $C$DW$345, DW_AT_location[DW_OP_reg0]
   10109                    
   10110                    ;----------------------------------------------------------------------
   10111                    ; 1466 | int mpu_get_fifo_config(unsigned char *sensors)                        
   10112                    ;----------------------------------------------------------------------
   10113                    
   10114                    ;*****************************************************************************
   10115                    ;* FUNCTION NAME: mpu_get_fifo_config                                        *
   10116                    ;*                                                                           *
   10117                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
   10118                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
   10119                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
   10120                    ;*****************************************************************************
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  185

   10121 00000000           mpu_get_fifo_config:
   10122                    ;* --------------------------------------------------------------------------*
   10123                            .dwcfi  cfa_offset, 0
   10124 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
   10125                            .dwcfi  cfa_offset, 8
   10126                    $C$DW$346       .dwtag  DW_TAG_variable
   10127                            .dwattr $C$DW$346, DW_AT_name("sensors")
   10128                            .dwattr $C$DW$346, DW_AT_TI_symbol_name("sensors")
   10129                            .dwattr $C$DW$346, DW_AT_type(*$C$DW$T$123)
   10130                            .dwattr $C$DW$346, DW_AT_location[DW_OP_breg13 0]
   10131                    
   10132 00000004 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1467|  ; [ORIG 16-BIT INS]
   10133                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1468,column 5,is_stmt,isa 1
   10134                    ;----------------------------------------------------------------------
   10135                    ; 1468 | sensors[0] = st.chip_cfg.fifo_enable;                                  
   10136                    ;----------------------------------------------------------------------
   10137 00000006 4803              LDR       A1, $C$CON95          ; [DPU_V7M3_PIPE] |1468|  ; [ORIG 16-BIT INS]
   10138 00000008 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |1468|  ; [ORIG 16-BIT INS]
   10139 0000000a 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1468|  ; [ORIG 16-BIT INS]
   10140 0000000c 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1468|  ; [ORIG 16-BIT INS]
   10141                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1469,column 5,is_stmt,isa 1
   10142                    ;----------------------------------------------------------------------
   10143                    ; 1469 | return 0;                                                              
   10144                    ;----------------------------------------------------------------------
   10145 0000000e 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1469|  ; [ORIG 16-BIT INS]
   10146                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1470,column 1,is_stmt,isa 1
   10147 00000010 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   10148                            .dwcfi  cfa_offset, 0
   10149                    $C$DW$347       .dwtag  DW_TAG_TI_branch
   10150                            .dwattr $C$DW$347, DW_AT_low_pc(0x00)
   10151                            .dwattr $C$DW$347, DW_AT_TI_return
   10152                    
   10153 00000012 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   10154                            ; BRANCH OCCURS                  ; [] 
   10155                            .dwattr $C$DW$344, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   10156                            .dwattr $C$DW$344, DW_AT_TI_end_line(0x5be)
   10157                            .dwattr $C$DW$344, DW_AT_TI_end_column(0x01)
   10158                            .dwendentry
   10159                            .dwendtag $C$DW$344
   10160                    
   10161 00000000                   .sect   ".text:mpu_configure_fifo"
   10162                            .clink
   10163                            .thumbfunc mpu_configure_fifo
   10164 00000000                   .thumb
   10165                            .global mpu_configure_fifo
   10166                    
   10167                    $C$DW$348       .dwtag  DW_TAG_subprogram
   10168                            .dwattr $C$DW$348, DW_AT_name("mpu_configure_fifo")
   10169                            .dwattr $C$DW$348, DW_AT_low_pc(mpu_configure_fifo)
   10170                            .dwattr $C$DW$348, DW_AT_high_pc(0x00)
   10171                            .dwattr $C$DW$348, DW_AT_TI_symbol_name("mpu_configure_fifo")
   10172                            .dwattr $C$DW$348, DW_AT_external
   10173                            .dwattr $C$DW$348, DW_AT_type(*$C$DW$T$10)
   10174                            .dwattr $C$DW$348, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   10175                            .dwattr $C$DW$348, DW_AT_TI_begin_line(0x5c9)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  186

   10176                            .dwattr $C$DW$348, DW_AT_TI_begin_column(0x05)
   10177                            .dwattr $C$DW$348, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   10178                            .dwattr $C$DW$348, DW_AT_decl_line(0x5c9)
   10179                            .dwattr $C$DW$348, DW_AT_decl_column(0x05)
   10180                            .dwattr $C$DW$348, DW_AT_TI_max_frame_size(0x10)
   10181                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1482,column 1,is_stmt,address mpu_configure_fifo,isa 
   10182                    
   10183                            .dwfde $C$DW$CIE, mpu_configure_fifo
   10184                    $C$DW$349       .dwtag  DW_TAG_formal_parameter
   10185                            .dwattr $C$DW$349, DW_AT_name("sensors")
   10186                            .dwattr $C$DW$349, DW_AT_TI_symbol_name("sensors")
   10187                            .dwattr $C$DW$349, DW_AT_type(*$C$DW$T$10)
   10188                            .dwattr $C$DW$349, DW_AT_location[DW_OP_reg0]
   10189                    
   10190                    ;----------------------------------------------------------------------
   10191                    ; 1481 | int mpu_configure_fifo(unsigned char sensors)                          
   10192                    ;----------------------------------------------------------------------
   10193                    
   10194                    ;*****************************************************************************
   10195                    ;* FUNCTION NAME: mpu_configure_fifo                                         *
   10196                    ;*                                                                           *
   10197                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
   10198                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
   10199                    ;*   Local Frame Size  : 0 Args + 8 Auto + 4 Save = 12 byte                  *
   10200                    ;*****************************************************************************
   10201 00000000           mpu_configure_fifo:
   10202                    ;* --------------------------------------------------------------------------*
   10203                            .dwcfi  cfa_offset, 0
   10204 00000000 B50E              PUSH      {A2, A3, A4, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   10205                            .dwcfi  cfa_offset, 16
   10206                            .dwcfi  save_reg_to_mem, 14, -4
   10207                            .dwcfi  save_reg_to_mem, 3, -8
   10208                            .dwcfi  save_reg_to_mem, 2, -12
   10209                            .dwcfi  save_reg_to_mem, 1, -16
   10210                    $C$DW$350       .dwtag  DW_TAG_variable
   10211                            .dwattr $C$DW$350, DW_AT_name("result")
   10212                            .dwattr $C$DW$350, DW_AT_TI_symbol_name("result")
   10213                            .dwattr $C$DW$350, DW_AT_type(*$C$DW$T$10)
   10214                            .dwattr $C$DW$350, DW_AT_location[DW_OP_breg13 0]
   10215                    
   10216                    $C$DW$351       .dwtag  DW_TAG_variable
   10217                            .dwattr $C$DW$351, DW_AT_name("sensors")
   10218                            .dwattr $C$DW$351, DW_AT_TI_symbol_name("sensors")
   10219                            .dwattr $C$DW$351, DW_AT_type(*$C$DW$T$6)
   10220                            .dwattr $C$DW$351, DW_AT_location[DW_OP_breg13 4]
   10221                    
   10222                    $C$DW$352       .dwtag  DW_TAG_variable
   10223                            .dwattr $C$DW$352, DW_AT_name("prev")
   10224                            .dwattr $C$DW$352, DW_AT_TI_symbol_name("prev")
   10225                            .dwattr $C$DW$352, DW_AT_type(*$C$DW$T$6)
   10226                            .dwattr $C$DW$352, DW_AT_location[DW_OP_breg13 5]
   10227                    
   10228                    ;----------------------------------------------------------------------
   10229                    ; 1483 | unsigned char prev;                                                    
   10230                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  187

   10231 00000002 0004F88D          STRB      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1482|  ; [KEEP 32-BIT INS]
   10232                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1484,column 16,is_stmt,isa 1
   10233                    ;----------------------------------------------------------------------
   10234                    ; 1484 | int result = 0;                                                        
   10235                    ;----------------------------------------------------------------------
   10236 00000006 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1484|  ; [ORIG 16-BIT INS]
   10237 00000008 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1484|  ; [ORIG 16-BIT INS]
   10238                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1487,column 5,is_stmt,isa 1
   10239                    ;----------------------------------------------------------------------
   10240                    ; 1487 | sensors &= ~INV_XYZ_COMPASS;                                           
   10241                    ;----------------------------------------------------------------------
   10242 0000000a 0004F89D          LDRB      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1487|  ; [KEEP 32-BIT INS]
   10243 0000000e 0001F020          BIC       A1, A1, #1            ; [DPU_V7M3_PIPE] |1487|  ; [KEEP 32-BIT INS]
   10244 00000012 0004F88D          STRB      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1487|  ; [KEEP 32-BIT INS]
   10245                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1489,column 5,is_stmt,isa 1
   10246                    ;----------------------------------------------------------------------
   10247                    ; 1489 | if (st.chip_cfg.dmp_on)                                                
   10248                    ;----------------------------------------------------------------------
   10249 00000016 481F              LDR       A1, $C$CON96          ; [DPU_V7M3_PIPE] |1489|  ; [ORIG 16-BIT INS]
   10250 00000018 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1489|  ; [ORIG 16-BIT INS]
   10251 0000001a B108              CBZ       A1, ||$C$L243||       ; []  ; [ORIG 16-BIT INS]
   10252                            ; BRANCHCC OCCURS {||$C$L243||}  ; [] |1489| 
   10253                    ;* --------------------------------------------------------------------------*
   10254                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1490,column 9,is_stmt,isa 1
   10255                    ;----------------------------------------------------------------------
   10256                    ; 1490 | return 0;                                                              
   10257                    ; 1491 | else {                                                                 
   10258                    ;----------------------------------------------------------------------
   10259 0000001c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1490|  ; [ORIG 16-BIT INS]
   10260 0000001e E037              B         ||$C$L251||           ; [DPU_V7M3_PIPE] |1490|  ; [ORIG 16-BIT INS]
   10261                            ; BRANCH OCCURS {||$C$L251||}    ; [] |1490| 
   10262                    ;* --------------------------------------------------------------------------*
   10263 00000020           ||$C$L243||:    
   10264                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1492,column 9,is_stmt,isa 1
   10265                    ;----------------------------------------------------------------------
   10266                    ; 1492 | if (!(st.chip_cfg.sensors))                                            
   10267                    ;----------------------------------------------------------------------
   10268 00000020 481D              LDR       A1, $C$CON97          ; [DPU_V7M3_PIPE] |1492|  ; [ORIG 16-BIT INS]
   10269 00000022 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1492|  ; [ORIG 16-BIT INS]
   10270 00000024 B910              CBNZ      A1, ||$C$L244||       ; []  ; [ORIG 16-BIT INS]
   10271                            ; BRANCHCC OCCURS {||$C$L244||}  ; [] |1492| 
   10272                    ;* --------------------------------------------------------------------------*
   10273                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1493,column 13,is_stmt,isa 1
   10274                    ;----------------------------------------------------------------------
   10275                    ; 1493 | return -1;                                                             
   10276                    ;----------------------------------------------------------------------
   10277 00000026 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1493|  ; [KEEP 32-BIT INS]
   10278 0000002a E031              B         ||$C$L251||           ; [DPU_V7M3_PIPE] |1493|  ; [ORIG 16-BIT INS]
   10279                            ; BRANCH OCCURS {||$C$L251||}    ; [] |1493| 
   10280                    ;* --------------------------------------------------------------------------*
   10281 0000002c           ||$C$L244||:    
   10282                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1494,column 9,is_stmt,isa 1
   10283                    ;----------------------------------------------------------------------
   10284                    ; 1494 | prev = st.chip_cfg.fifo_enable;                                        
   10285                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  188

   10286 0000002c 481B              LDR       A1, $C$CON98          ; [DPU_V7M3_PIPE] |1494|  ; [ORIG 16-BIT INS]
   10287 0000002e 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1494|  ; [ORIG 16-BIT INS]
   10288 00000030 0005F88D          STRB      A1, [SP, #5]          ; [DPU_V7M3_PIPE] |1494|  ; [KEEP 32-BIT INS]
   10289                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1495,column 9,is_stmt,isa 1
   10290                    ;----------------------------------------------------------------------
   10291                    ; 1495 | st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;               
   10292                    ;----------------------------------------------------------------------
   10293 00000034 2004F89D          LDRB      A3, [SP, #4]          ; [DPU_V7M3_PIPE] |1495|  ; [KEEP 32-BIT INS]
   10294 00000038 4817              LDR       A1, $C$CON97          ; [DPU_V7M3_PIPE] |1495|  ; [ORIG 16-BIT INS]
   10295 0000003a 4918              LDR       A2, $C$CON98          ; [DPU_V7M3_PIPE] |1495|  ; [ORIG 16-BIT INS]
   10296 0000003c 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1495|  ; [ORIG 16-BIT INS]
   10297 0000003e 4010              ANDS      A1, A1, A3            ; [DPU_V7M3_PIPE] |1495|  ; [ORIG 16-BIT INS]
   10298 00000040 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1495|  ; [ORIG 16-BIT INS]
   10299                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1496,column 9,is_stmt,isa 1
   10300                    ;----------------------------------------------------------------------
   10301                    ; 1496 | if (st.chip_cfg.fifo_enable != sensors)                                
   10302                    ;----------------------------------------------------------------------
   10303 00000042 4916              LDR       A2, $C$CON98          ; [DPU_V7M3_PIPE] |1496|  ; [ORIG 16-BIT INS]
   10304 00000044 0004F89D          LDRB      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1496|  ; [KEEP 32-BIT INS]
   10305 00000048 7809              LDRB      A2, [A2, #0]          ; [DPU_V7M3_PIPE] |1496|  ; [ORIG 16-BIT INS]
   10306 0000004a 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |1496|  ; [ORIG 16-BIT INS]
   10307 0000004c D003              BEQ       ||$C$L245||           ; [DPU_V7M3_PIPE] |1496|  ; [ORIG 16-BIT INS]
   10308                            ; BRANCHCC OCCURS {||$C$L245||}  ; [] |1496| 
   10309                    ;* --------------------------------------------------------------------------*
   10310                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1500,column 13,is_stmt,isa 1
   10311                    ;----------------------------------------------------------------------
   10312                    ; 1500 | result = -1;                                                           
   10313                    ; 1501 | else                                                                   
   10314                    ;----------------------------------------------------------------------
   10315 0000004e 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1500|  ; [KEEP 32-BIT INS]
   10316 00000052 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1500|  ; [ORIG 16-BIT INS]
   10317 00000054 E001              B         ||$C$L246||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   10318                            ; BRANCH OCCURS {||$C$L246||}    ; [] 
   10319                    ;* --------------------------------------------------------------------------*
   10320 00000056           ||$C$L245||:    
   10321                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1502,column 13,is_stmt,isa 1
   10322                    ;----------------------------------------------------------------------
   10323                    ; 1502 | result = 0;                                                            
   10324                    ;----------------------------------------------------------------------
   10325 00000056 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1502|  ; [ORIG 16-BIT INS]
   10326 00000058 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1502|  ; [ORIG 16-BIT INS]
   10327                    ;* --------------------------------------------------------------------------*
   10328 0000005a           ||$C$L246||:    
   10329                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1503,column 9,is_stmt,isa 1
   10330                    ;----------------------------------------------------------------------
   10331                    ; 1503 | if (sensors || st.chip_cfg.lp_accel_mode)                              
   10332                    ;----------------------------------------------------------------------
   10333 0000005a 0004F89D          LDRB      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1503|  ; [KEEP 32-BIT INS]
   10334 0000005e B910              CBNZ      A1, ||$C$L247||       ; []  ; [ORIG 16-BIT INS]
   10335                            ; BRANCHCC OCCURS {||$C$L247||}  ; [] |1503| 
   10336                    ;* --------------------------------------------------------------------------*
   10337 00000060 480F              LDR       A1, $C$CON99          ; [DPU_V7M3_PIPE] |1503|  ; [ORIG 16-BIT INS]
   10338 00000062 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1503|  ; [ORIG 16-BIT INS]
   10339 00000064 B118              CBZ       A1, ||$C$L248||       ; []  ; [ORIG 16-BIT INS]
   10340                            ; BRANCHCC OCCURS {||$C$L248||}  ; [] |1503| 
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  189

   10341                    ;* --------------------------------------------------------------------------*
   10342 00000066           ||$C$L247||:    
   10343                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1504,column 13,is_stmt,isa 1
   10344                    ;----------------------------------------------------------------------
   10345                    ; 1504 | set_int_enable(1);                                                     
   10346                    ; 1505 | else                                                                   
   10347                    ;----------------------------------------------------------------------
   10348 00000066 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |1504|  ; [ORIG 16-BIT INS]
   10349                    $C$DW$353       .dwtag  DW_TAG_TI_branch
   10350                            .dwattr $C$DW$353, DW_AT_low_pc(0x00)
   10351                            .dwattr $C$DW$353, DW_AT_name("set_int_enable")
   10352                            .dwattr $C$DW$353, DW_AT_TI_call
   10353                    
   10354 00000068 FFFEF7FF!         BL        set_int_enable        ; [DPU_V7M3_PIPE] |1504|  ; [KEEP 32-BIT INS]
   10355                            ; CALL OCCURS {set_int_enable }  ; [] |1504| 
   10356 0000006c E002              B         ||$C$L249||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   10357                            ; BRANCH OCCURS {||$C$L249||}    ; [] 
   10358                    ;* --------------------------------------------------------------------------*
   10359 0000006e           ||$C$L248||:    
   10360                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1506,column 13,is_stmt,isa 1
   10361                    ;----------------------------------------------------------------------
   10362                    ; 1506 | set_int_enable(0);                                                     
   10363                    ;----------------------------------------------------------------------
   10364 0000006e 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1506|  ; [ORIG 16-BIT INS]
   10365                    $C$DW$354       .dwtag  DW_TAG_TI_branch
   10366                            .dwattr $C$DW$354, DW_AT_low_pc(0x00)
   10367                            .dwattr $C$DW$354, DW_AT_name("set_int_enable")
   10368                            .dwattr $C$DW$354, DW_AT_TI_call
   10369                    
   10370 00000070 FFFEF7FF!         BL        set_int_enable        ; [DPU_V7M3_PIPE] |1506|  ; [KEEP 32-BIT INS]
   10371                            ; CALL OCCURS {set_int_enable }  ; [] |1506| 
   10372                    ;* --------------------------------------------------------------------------*
   10373 00000074           ||$C$L249||:    
   10374                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1507,column 9,is_stmt,isa 1
   10375                    ;----------------------------------------------------------------------
   10376                    ; 1507 | if (sensors) {                                                         
   10377                    ;----------------------------------------------------------------------
   10378 00000074 0004F89D          LDRB      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1507|  ; [KEEP 32-BIT INS]
   10379 00000078 B148              CBZ       A1, ||$C$L250||       ; []  ; [ORIG 16-BIT INS]
   10380                            ; BRANCHCC OCCURS {||$C$L250||}  ; [] |1507| 
   10381                    ;* --------------------------------------------------------------------------*
   10382                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1508,column 13,is_stmt,isa 1
   10383                    ;----------------------------------------------------------------------
   10384                    ; 1508 | if (mpu_reset_fifo()) {                                                
   10385                    ;----------------------------------------------------------------------
   10386                    $C$DW$355       .dwtag  DW_TAG_TI_branch
   10387                            .dwattr $C$DW$355, DW_AT_low_pc(0x00)
   10388                            .dwattr $C$DW$355, DW_AT_name("mpu_reset_fifo")
   10389                            .dwattr $C$DW$355, DW_AT_TI_call
   10390                    
   10391 0000007a FFFEF7FF!         BL        mpu_reset_fifo        ; [DPU_V7M3_PIPE] |1508|  ; [KEEP 32-BIT INS]
   10392                            ; CALL OCCURS {mpu_reset_fifo }  ; [] |1508| 
   10393 0000007e B130              CBZ       A1, ||$C$L250||       ; []  ; [ORIG 16-BIT INS]
   10394                            ; BRANCHCC OCCURS {||$C$L250||}  ; [] |1508| 
   10395                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  190

   10396                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1509,column 17,is_stmt,isa 1
   10397                    ;----------------------------------------------------------------------
   10398                    ; 1509 | st.chip_cfg.fifo_enable = prev;                                        
   10399                    ;----------------------------------------------------------------------
   10400 00000080 0005F89D          LDRB      A1, [SP, #5]          ; [DPU_V7M3_PIPE] |1509|  ; [KEEP 32-BIT INS]
   10401 00000084 4905              LDR       A2, $C$CON98          ; [DPU_V7M3_PIPE] |1509|  ; [ORIG 16-BIT INS]
   10402 00000086 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1509|  ; [ORIG 16-BIT INS]
   10403                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1510,column 17,is_stmt,isa 1
   10404                    ;----------------------------------------------------------------------
   10405                    ; 1510 | return -1;                                                             
   10406                    ;----------------------------------------------------------------------
   10407 00000088 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1510|  ; [KEEP 32-BIT INS]
   10408 0000008c E000              B         ||$C$L251||           ; [DPU_V7M3_PIPE] |1510|  ; [ORIG 16-BIT INS]
   10409                            ; BRANCH OCCURS {||$C$L251||}    ; [] |1510| 
   10410                    ;* --------------------------------------------------------------------------*
   10411 0000008e           ||$C$L250||:    
   10412                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1515,column 5,is_stmt,isa 1
   10413                    ;----------------------------------------------------------------------
   10414                    ; 1515 | return result;                                                         
   10415                    ;----------------------------------------------------------------------
   10416 0000008e 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1515|  ; [ORIG 16-BIT INS]
   10417                    ;* --------------------------------------------------------------------------*
   10418 00000090           ||$C$L251||:    
   10419                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1516,column 1,is_stmt,isa 1
   10420                    $C$DW$356       .dwtag  DW_TAG_TI_branch
   10421                            .dwattr $C$DW$356, DW_AT_low_pc(0x00)
   10422                            .dwattr $C$DW$356, DW_AT_TI_return
   10423                    
   10424 00000090 BD0E              POP       {A2, A3, A4, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   10425                            .dwcfi  cfa_offset, 0
   10426                            .dwcfi  restore_reg, 3
   10427                            .dwcfi  restore_reg, 2
   10428                            .dwcfi  restore_reg, 1
   10429                            ; BRANCH OCCURS                  ; [] 
   10430                            .dwattr $C$DW$348, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   10431                            .dwattr $C$DW$348, DW_AT_TI_end_line(0x5ec)
   10432                            .dwattr $C$DW$348, DW_AT_TI_end_column(0x01)
   10433                            .dwendentry
   10434                            .dwendtag $C$DW$348
   10435                    
   10436 00000000                   .sect   ".text:mpu_get_power_state"
   10437                            .clink
   10438                            .thumbfunc mpu_get_power_state
   10439 00000000                   .thumb
   10440                            .global mpu_get_power_state
   10441                    
   10442                    $C$DW$357       .dwtag  DW_TAG_subprogram
   10443                            .dwattr $C$DW$357, DW_AT_name("mpu_get_power_state")
   10444                            .dwattr $C$DW$357, DW_AT_low_pc(mpu_get_power_state)
   10445                            .dwattr $C$DW$357, DW_AT_high_pc(0x00)
   10446                            .dwattr $C$DW$357, DW_AT_TI_symbol_name("mpu_get_power_state")
   10447                            .dwattr $C$DW$357, DW_AT_external
   10448                            .dwattr $C$DW$357, DW_AT_type(*$C$DW$T$10)
   10449                            .dwattr $C$DW$357, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   10450                            .dwattr $C$DW$357, DW_AT_TI_begin_line(0x5f3)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  191

   10451                            .dwattr $C$DW$357, DW_AT_TI_begin_column(0x05)
   10452                            .dwattr $C$DW$357, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   10453                            .dwattr $C$DW$357, DW_AT_decl_line(0x5f3)
   10454                            .dwattr $C$DW$357, DW_AT_decl_column(0x05)
   10455                            .dwattr $C$DW$357, DW_AT_TI_max_frame_size(0x08)
   10456                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1524,column 1,is_stmt,address mpu_get_power_state,isa
   10457                    
   10458                            .dwfde $C$DW$CIE, mpu_get_power_state
   10459                    $C$DW$358       .dwtag  DW_TAG_formal_parameter
   10460                            .dwattr $C$DW$358, DW_AT_name("power_on")
   10461                            .dwattr $C$DW$358, DW_AT_TI_symbol_name("power_on")
   10462                            .dwattr $C$DW$358, DW_AT_type(*$C$DW$T$123)
   10463                            .dwattr $C$DW$358, DW_AT_location[DW_OP_reg0]
   10464                    
   10465                    ;----------------------------------------------------------------------
   10466                    ; 1523 | int mpu_get_power_state(unsigned char *power_on)                       
   10467                    ;----------------------------------------------------------------------
   10468                    
   10469                    ;*****************************************************************************
   10470                    ;* FUNCTION NAME: mpu_get_power_state                                        *
   10471                    ;*                                                                           *
   10472                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
   10473                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
   10474                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
   10475                    ;*****************************************************************************
   10476 00000000           mpu_get_power_state:
   10477                    ;* --------------------------------------------------------------------------*
   10478                            .dwcfi  cfa_offset, 0
   10479 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
   10480                            .dwcfi  cfa_offset, 8
   10481                    $C$DW$359       .dwtag  DW_TAG_variable
   10482                            .dwattr $C$DW$359, DW_AT_name("power_on")
   10483                            .dwattr $C$DW$359, DW_AT_TI_symbol_name("power_on")
   10484                            .dwattr $C$DW$359, DW_AT_type(*$C$DW$T$123)
   10485                            .dwattr $C$DW$359, DW_AT_location[DW_OP_breg13 0]
   10486                    
   10487 00000004 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1524|  ; [ORIG 16-BIT INS]
   10488                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1525,column 5,is_stmt,isa 1
   10489                    ;----------------------------------------------------------------------
   10490                    ; 1525 | if (st.chip_cfg.sensors)                                               
   10491                    ;----------------------------------------------------------------------
   10492 00000006 4806              LDR       A1, $C$CON100         ; [DPU_V7M3_PIPE] |1525|  ; [ORIG 16-BIT INS]
   10493 00000008 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1525|  ; [ORIG 16-BIT INS]
   10494 0000000a B118              CBZ       A1, ||$C$L252||       ; []  ; [ORIG 16-BIT INS]
   10495                            ; BRANCHCC OCCURS {||$C$L252||}  ; [] |1525| 
   10496                    ;* --------------------------------------------------------------------------*
   10497                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1526,column 9,is_stmt,isa 1
   10498                    ;----------------------------------------------------------------------
   10499                    ; 1526 | power_on[0] = 1;                                                       
   10500                    ; 1527 | else                                                                   
   10501                    ;----------------------------------------------------------------------
   10502 0000000c 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1526|  ; [ORIG 16-BIT INS]
   10503 0000000e 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1526|  ; [ORIG 16-BIT INS]
   10504 00000010 7001              STRB      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1526|  ; [ORIG 16-BIT INS]
   10505 00000012 E002              B         ||$C$L253||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  192

   10506                            ; BRANCH OCCURS {||$C$L253||}    ; [] 
   10507                    ;* --------------------------------------------------------------------------*
   10508 00000014           ||$C$L252||:    
   10509                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1528,column 9,is_stmt,isa 1
   10510                    ;----------------------------------------------------------------------
   10511                    ; 1528 | power_on[0] = 0;                                                       
   10512                    ;----------------------------------------------------------------------
   10513 00000014 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1528|  ; [ORIG 16-BIT INS]
   10514 00000016 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |1528|  ; [ORIG 16-BIT INS]
   10515 00000018 7001              STRB      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1528|  ; [ORIG 16-BIT INS]
   10516                    ;* --------------------------------------------------------------------------*
   10517 0000001a           ||$C$L253||:    
   10518                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1529,column 5,is_stmt,isa 1
   10519                    ;----------------------------------------------------------------------
   10520                    ; 1529 | return 0;                                                              
   10521                    ;----------------------------------------------------------------------
   10522 0000001a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1529|  ; [ORIG 16-BIT INS]
   10523                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1530,column 1,is_stmt,isa 1
   10524 0000001c B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   10525                            .dwcfi  cfa_offset, 0
   10526                    $C$DW$360       .dwtag  DW_TAG_TI_branch
   10527                            .dwattr $C$DW$360, DW_AT_low_pc(0x00)
   10528                            .dwattr $C$DW$360, DW_AT_TI_return
   10529                    
   10530 0000001e 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   10531                            ; BRANCH OCCURS                  ; [] 
   10532                            .dwattr $C$DW$357, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   10533                            .dwattr $C$DW$357, DW_AT_TI_end_line(0x5fa)
   10534                            .dwattr $C$DW$357, DW_AT_TI_end_column(0x01)
   10535                            .dwendentry
   10536                            .dwendtag $C$DW$357
   10537                    
   10538 00000000                   .sect   ".text:mpu_set_sensors"
   10539                            .clink
   10540                            .thumbfunc mpu_set_sensors
   10541 00000000                   .thumb
   10542                            .global mpu_set_sensors
   10543                    
   10544                    $C$DW$361       .dwtag  DW_TAG_subprogram
   10545                            .dwattr $C$DW$361, DW_AT_name("mpu_set_sensors")
   10546                            .dwattr $C$DW$361, DW_AT_low_pc(mpu_set_sensors)
   10547                            .dwattr $C$DW$361, DW_AT_high_pc(0x00)
   10548                            .dwattr $C$DW$361, DW_AT_TI_symbol_name("mpu_set_sensors")
   10549                            .dwattr $C$DW$361, DW_AT_external
   10550                            .dwattr $C$DW$361, DW_AT_type(*$C$DW$T$10)
   10551                            .dwattr $C$DW$361, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   10552                            .dwattr $C$DW$361, DW_AT_TI_begin_line(0x606)
   10553                            .dwattr $C$DW$361, DW_AT_TI_begin_column(0x05)
   10554                            .dwattr $C$DW$361, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   10555                            .dwattr $C$DW$361, DW_AT_decl_line(0x606)
   10556                            .dwattr $C$DW$361, DW_AT_decl_column(0x05)
   10557                            .dwattr $C$DW$361, DW_AT_TI_max_frame_size(0x08)
   10558                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1543,column 1,is_stmt,address mpu_set_sensors,isa 1
   10559                    
   10560                            .dwfde $C$DW$CIE, mpu_set_sensors
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  193

   10561                    $C$DW$362       .dwtag  DW_TAG_formal_parameter
   10562                            .dwattr $C$DW$362, DW_AT_name("sensors")
   10563                            .dwattr $C$DW$362, DW_AT_TI_symbol_name("sensors")
   10564                            .dwattr $C$DW$362, DW_AT_type(*$C$DW$T$10)
   10565                            .dwattr $C$DW$362, DW_AT_location[DW_OP_reg0]
   10566                    
   10567                    ;----------------------------------------------------------------------
   10568                    ; 1542 | int mpu_set_sensors(unsigned char sensors)                             
   10569                    ;----------------------------------------------------------------------
   10570                    
   10571                    ;*****************************************************************************
   10572                    ;* FUNCTION NAME: mpu_set_sensors                                            *
   10573                    ;*                                                                           *
   10574                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
   10575                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
   10576                    ;*   Local Frame Size  : 0 Args + 4 Auto + 4 Save = 8 byte                   *
   10577                    ;*****************************************************************************
   10578 00000000           mpu_set_sensors:
   10579                    ;* --------------------------------------------------------------------------*
   10580                            .dwcfi  cfa_offset, 0
   10581 00000000 B508              PUSH      {A4, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   10582                            .dwcfi  cfa_offset, 8
   10583                            .dwcfi  save_reg_to_mem, 14, -4
   10584                            .dwcfi  save_reg_to_mem, 3, -8
   10585                    $C$DW$363       .dwtag  DW_TAG_variable
   10586                            .dwattr $C$DW$363, DW_AT_name("sensors")
   10587                            .dwattr $C$DW$363, DW_AT_TI_symbol_name("sensors")
   10588                            .dwattr $C$DW$363, DW_AT_type(*$C$DW$T$6)
   10589                            .dwattr $C$DW$363, DW_AT_location[DW_OP_breg13 0]
   10590                    
   10591                    $C$DW$364       .dwtag  DW_TAG_variable
   10592                            .dwattr $C$DW$364, DW_AT_name("data")
   10593                            .dwattr $C$DW$364, DW_AT_TI_symbol_name("data")
   10594                            .dwattr $C$DW$364, DW_AT_type(*$C$DW$T$6)
   10595                            .dwattr $C$DW$364, DW_AT_location[DW_OP_breg13 1]
   10596                    
   10597                    $C$DW$365       .dwtag  DW_TAG_variable
   10598                            .dwattr $C$DW$365, DW_AT_name("user_ctrl")
   10599                            .dwattr $C$DW$365, DW_AT_TI_symbol_name("user_ctrl")
   10600                            .dwattr $C$DW$365, DW_AT_type(*$C$DW$T$6)
   10601                            .dwattr $C$DW$365, DW_AT_location[DW_OP_breg13 2]
   10602                    
   10603                    ;----------------------------------------------------------------------
   10604                    ; 1544 | unsigned char data;                                                    
   10605                    ; 1545 | #ifdef AK89xx_SECONDARY                                                
   10606                    ; 1546 | unsigned char user_ctrl;                                               
   10607                    ; 1547 | #endif                                                                 
   10608                    ;----------------------------------------------------------------------
   10609 00000002 0000F88D          STRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1543|  ; [KEEP 32-BIT INS]
   10610                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1549,column 5,is_stmt,isa 1
   10611                    ;----------------------------------------------------------------------
   10612                    ; 1549 | if (sensors & INV_XYZ_GYRO)                                            
   10613                    ;----------------------------------------------------------------------
   10614 00000006 0000F89D          LDRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1549|  ; [KEEP 32-BIT INS]
   10615 0000000a 0F70F010          TST       A1, #112              ; [DPU_V7M3_PIPE] |1549|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  194

   10616 0000000e D003              BEQ       ||$C$L254||           ; [DPU_V7M3_PIPE] |1549|  ; [ORIG 16-BIT INS]
   10617                            ; BRANCHCC OCCURS {||$C$L254||}  ; [] |1549| 
   10618                    ;* --------------------------------------------------------------------------*
   10619                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1550,column 9,is_stmt,isa 1
   10620                    ;----------------------------------------------------------------------
   10621                    ; 1550 | data = INV_CLK_PLL;                                                    
   10622                    ;----------------------------------------------------------------------
   10623 00000010 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |1550|  ; [ORIG 16-BIT INS]
   10624 00000012 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1550|  ; [KEEP 32-BIT INS]
   10625 00000016 E009              B         ||$C$L256||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   10626                            ; BRANCH OCCURS {||$C$L256||}    ; [] 
   10627                    ;* --------------------------------------------------------------------------*
   10628 00000018           ||$C$L254||:    
   10629                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1551,column 10,is_stmt,isa 1
   10630                    ;----------------------------------------------------------------------
   10631                    ; 1551 | else if (sensors)                                                      
   10632                    ;----------------------------------------------------------------------
   10633 00000018 0000F89D          LDRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1551|  ; [KEEP 32-BIT INS]
   10634 0000001c B118              CBZ       A1, ||$C$L255||       ; []  ; [ORIG 16-BIT INS]
   10635                            ; BRANCHCC OCCURS {||$C$L255||}  ; [] |1551| 
   10636                    ;* --------------------------------------------------------------------------*
   10637                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1552,column 9,is_stmt,isa 1
   10638                    ;----------------------------------------------------------------------
   10639                    ; 1552 | data = 0;                                                              
   10640                    ; 1553 | else                                                                   
   10641                    ;----------------------------------------------------------------------
   10642 0000001e 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1552|  ; [ORIG 16-BIT INS]
   10643 00000020 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1552|  ; [KEEP 32-BIT INS]
   10644 00000024 E002              B         ||$C$L256||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   10645                            ; BRANCH OCCURS {||$C$L256||}    ; [] 
   10646                    ;* --------------------------------------------------------------------------*
   10647 00000026           ||$C$L255||:    
   10648                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1554,column 9,is_stmt,isa 1
   10649                    ;----------------------------------------------------------------------
   10650                    ; 1554 | data = BIT_SLEEP;                                                      
   10651                    ;----------------------------------------------------------------------
   10652 00000026 2040              MOVS      A1, #64               ; [DPU_V7M3_PIPE] |1554|  ; [ORIG 16-BIT INS]
   10653 00000028 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1554|  ; [KEEP 32-BIT INS]
   10654                    ;* --------------------------------------------------------------------------*
   10655 0000002c           ||$C$L256||:    
   10656                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1555,column 5,is_stmt,isa 1
   10657                    ;----------------------------------------------------------------------
   10658                    ; 1555 | if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {            
   10659                    ;----------------------------------------------------------------------
   10660 0000002c 4858              LDR       A1, $C$CON101         ; [DPU_V7M3_PIPE] |1555|  ; [ORIG 16-BIT INS]
   10661 0000002e 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1555|  ; [ORIG 16-BIT INS]
   10662 00000030 7D40              LDRB      A1, [A1, #21]         ; [DPU_V7M3_PIPE] |1555|  ; [ORIG 16-BIT INS]
   10663 00000032 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1555|  ; [ORIG 16-BIT INS]
   10664 00000034 0201F10D          ADD       A3, SP, #1            ; [DPU_V7M3_PIPE] |1555|  ; [KEEP 32-BIT INS]
   10665                    $C$DW$366       .dwtag  DW_TAG_TI_branch
   10666                            .dwattr $C$DW$366, DW_AT_low_pc(0x00)
   10667                            .dwattr $C$DW$366, DW_AT_name("WR_MPU")
   10668                            .dwattr $C$DW$366, DW_AT_TI_call
   10669                    
   10670 00000038 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1555|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  195

   10671                            ; CALL OCCURS {WR_MPU }          ; [] |1555| 
   10672 0000003c B128              CBZ       A1, ||$C$L257||       ; []  ; [ORIG 16-BIT INS]
   10673                            ; BRANCHCC OCCURS {||$C$L257||}  ; [] |1555| 
   10674                    ;* --------------------------------------------------------------------------*
   10675                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1556,column 9,is_stmt,isa 1
   10676                    ;----------------------------------------------------------------------
   10677                    ; 1556 | st.chip_cfg.sensors = 0;                                               
   10678                    ;----------------------------------------------------------------------
   10679 0000003e 4955              LDR       A2, $C$CON102         ; [DPU_V7M3_PIPE] |1556|  ; [ORIG 16-BIT INS]
   10680 00000040 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1556|  ; [ORIG 16-BIT INS]
   10681 00000042 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1556|  ; [ORIG 16-BIT INS]
   10682                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1557,column 9,is_stmt,isa 1
   10683                    ;----------------------------------------------------------------------
   10684                    ; 1557 | return -1;                                                             
   10685                    ;----------------------------------------------------------------------
   10686 00000044 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1557|  ; [KEEP 32-BIT INS]
   10687 00000048 E0A0              B         ||$C$L271||           ; [DPU_V7M3_PIPE] |1557|  ; [ORIG 16-BIT INS]
   10688                            ; BRANCH OCCURS {||$C$L271||}    ; [] |1557| 
   10689                    ;* --------------------------------------------------------------------------*
   10690 0000004a           ||$C$L257||:    
   10691                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1559,column 5,is_stmt,isa 1
   10692                    ;----------------------------------------------------------------------
   10693                    ; 1559 | st.chip_cfg.clk_src = data & ~BIT_SLEEP;                               
   10694                    ;----------------------------------------------------------------------
   10695 0000004a 0001F89D          LDRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1559|  ; [KEEP 32-BIT INS]
   10696 0000004e 4952              LDR       A2, $C$CON103         ; [DPU_V7M3_PIPE] |1559|  ; [ORIG 16-BIT INS]
   10697 00000050 0040F020          BIC       A1, A1, #64           ; [DPU_V7M3_PIPE] |1559|  ; [KEEP 32-BIT INS]
   10698 00000054 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1559|  ; [ORIG 16-BIT INS]
   10699                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1561,column 5,is_stmt,isa 1
   10700                    ;----------------------------------------------------------------------
   10701                    ; 1561 | data = 0;                                                              
   10702                    ;----------------------------------------------------------------------
   10703 00000056 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1561|  ; [ORIG 16-BIT INS]
   10704 00000058 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1561|  ; [KEEP 32-BIT INS]
   10705                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1562,column 5,is_stmt,isa 1
   10706                    ;----------------------------------------------------------------------
   10707                    ; 1562 | if (!(sensors & INV_X_GYRO))                                           
   10708                    ;----------------------------------------------------------------------
   10709 0000005c 0000F89D          LDRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1562|  ; [KEEP 32-BIT INS]
   10710 00000060 09C0              LSRS      A1, A1, #7            ; [DPU_V7M3_PIPE] |1562|  ; [ORIG 16-BIT INS]
   10711 00000062 D205              BCS       ||$C$L258||           ; [DPU_V7M3_PIPE] |1562|  ; [ORIG 16-BIT INS]
   10712                            ; BRANCHCC OCCURS {||$C$L258||}  ; [] |1562| 
   10713                    ;* --------------------------------------------------------------------------*
   10714                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1563,column 9,is_stmt,isa 1
   10715                    ;----------------------------------------------------------------------
   10716                    ; 1563 | data |= BIT_STBY_XG;                                                   
   10717                    ;----------------------------------------------------------------------
   10718 00000064 0001F89D          LDRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1563|  ; [KEEP 32-BIT INS]
   10719 00000068 0004F040          ORR       A1, A1, #4            ; [DPU_V7M3_PIPE] |1563|  ; [KEEP 32-BIT INS]
   10720 0000006c 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1563|  ; [KEEP 32-BIT INS]
   10721                    ;* --------------------------------------------------------------------------*
   10722 00000070           ||$C$L258||:    
   10723                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1564,column 5,is_stmt,isa 1
   10724                    ;----------------------------------------------------------------------
   10725                    ; 1564 | if (!(sensors & INV_Y_GYRO))                                           
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  196

   10726                    ;----------------------------------------------------------------------
   10727 00000070 0000F89D          LDRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1564|  ; [KEEP 32-BIT INS]
   10728 00000074 0980              LSRS      A1, A1, #6            ; [DPU_V7M3_PIPE] |1564|  ; [ORIG 16-BIT INS]
   10729 00000076 D205              BCS       ||$C$L259||           ; [DPU_V7M3_PIPE] |1564|  ; [ORIG 16-BIT INS]
   10730                            ; BRANCHCC OCCURS {||$C$L259||}  ; [] |1564| 
   10731                    ;* --------------------------------------------------------------------------*
   10732                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1565,column 9,is_stmt,isa 1
   10733                    ;----------------------------------------------------------------------
   10734                    ; 1565 | data |= BIT_STBY_YG;                                                   
   10735                    ;----------------------------------------------------------------------
   10736 00000078 0001F89D          LDRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1565|  ; [KEEP 32-BIT INS]
   10737 0000007c 0002F040          ORR       A1, A1, #2            ; [DPU_V7M3_PIPE] |1565|  ; [KEEP 32-BIT INS]
   10738 00000080 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1565|  ; [KEEP 32-BIT INS]
   10739                    ;* --------------------------------------------------------------------------*
   10740 00000084           ||$C$L259||:    
   10741                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1566,column 5,is_stmt,isa 1
   10742                    ;----------------------------------------------------------------------
   10743                    ; 1566 | if (!(sensors & INV_Z_GYRO))                                           
   10744                    ;----------------------------------------------------------------------
   10745 00000084 0000F89D          LDRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1566|  ; [KEEP 32-BIT INS]
   10746 00000088 0940              LSRS      A1, A1, #5            ; [DPU_V7M3_PIPE] |1566|  ; [ORIG 16-BIT INS]
   10747 0000008a D205              BCS       ||$C$L260||           ; [DPU_V7M3_PIPE] |1566|  ; [ORIG 16-BIT INS]
   10748                            ; BRANCHCC OCCURS {||$C$L260||}  ; [] |1566| 
   10749                    ;* --------------------------------------------------------------------------*
   10750                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1567,column 9,is_stmt,isa 1
   10751                    ;----------------------------------------------------------------------
   10752                    ; 1567 | data |= BIT_STBY_ZG;                                                   
   10753                    ;----------------------------------------------------------------------
   10754 0000008c 0001F89D          LDRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1567|  ; [KEEP 32-BIT INS]
   10755 00000090 0001F040          ORR       A1, A1, #1            ; [DPU_V7M3_PIPE] |1567|  ; [KEEP 32-BIT INS]
   10756 00000094 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1567|  ; [KEEP 32-BIT INS]
   10757                    ;* --------------------------------------------------------------------------*
   10758 00000098           ||$C$L260||:    
   10759                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1568,column 5,is_stmt,isa 1
   10760                    ;----------------------------------------------------------------------
   10761                    ; 1568 | if (!(sensors & INV_XYZ_ACCEL))                                        
   10762                    ;----------------------------------------------------------------------
   10763 00000098 0000F89D          LDRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1568|  ; [KEEP 32-BIT INS]
   10764 0000009c 0900              LSRS      A1, A1, #4            ; [DPU_V7M3_PIPE] |1568|  ; [ORIG 16-BIT INS]
   10765 0000009e D205              BCS       ||$C$L261||           ; [DPU_V7M3_PIPE] |1568|  ; [ORIG 16-BIT INS]
   10766                            ; BRANCHCC OCCURS {||$C$L261||}  ; [] |1568| 
   10767                    ;* --------------------------------------------------------------------------*
   10768                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1569,column 9,is_stmt,isa 1
   10769                    ;----------------------------------------------------------------------
   10770                    ; 1569 | data |= BIT_STBY_XYZA;                                                 
   10771                    ;----------------------------------------------------------------------
   10772 000000a0 0001F89D          LDRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1569|  ; [KEEP 32-BIT INS]
   10773 000000a4 0038F040          ORR       A1, A1, #56           ; [DPU_V7M3_PIPE] |1569|  ; [KEEP 32-BIT INS]
   10774 000000a8 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1569|  ; [KEEP 32-BIT INS]
   10775                    ;* --------------------------------------------------------------------------*
   10776 000000ac           ||$C$L261||:    
   10777                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1570,column 5,is_stmt,isa 1
   10778                    ;----------------------------------------------------------------------
   10779                    ; 1570 | if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {            
   10780                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  197

   10781 000000ac 4838              LDR       A1, $C$CON101         ; [DPU_V7M3_PIPE] |1570|  ; [ORIG 16-BIT INS]
   10782 000000ae 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1570|  ; [ORIG 16-BIT INS]
   10783 000000b0 7D80              LDRB      A1, [A1, #22]         ; [DPU_V7M3_PIPE] |1570|  ; [ORIG 16-BIT INS]
   10784 000000b2 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1570|  ; [ORIG 16-BIT INS]
   10785 000000b4 0201F10D          ADD       A3, SP, #1            ; [DPU_V7M3_PIPE] |1570|  ; [KEEP 32-BIT INS]
   10786                    $C$DW$367       .dwtag  DW_TAG_TI_branch
   10787                            .dwattr $C$DW$367, DW_AT_low_pc(0x00)
   10788                            .dwattr $C$DW$367, DW_AT_name("WR_MPU")
   10789                            .dwattr $C$DW$367, DW_AT_TI_call
   10790                    
   10791 000000b8 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1570|  ; [KEEP 32-BIT INS]
   10792                            ; CALL OCCURS {WR_MPU }          ; [] |1570| 
   10793 000000bc B128              CBZ       A1, ||$C$L262||       ; []  ; [ORIG 16-BIT INS]
   10794                            ; BRANCHCC OCCURS {||$C$L262||}  ; [] |1570| 
   10795                    ;* --------------------------------------------------------------------------*
   10796                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1571,column 9,is_stmt,isa 1
   10797                    ;----------------------------------------------------------------------
   10798                    ; 1571 | st.chip_cfg.sensors = 0;                                               
   10799                    ;----------------------------------------------------------------------
   10800 000000be 4935              LDR       A2, $C$CON102         ; [DPU_V7M3_PIPE] |1571|  ; [ORIG 16-BIT INS]
   10801 000000c0 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1571|  ; [ORIG 16-BIT INS]
   10802 000000c2 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1571|  ; [ORIG 16-BIT INS]
   10803                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1572,column 9,is_stmt,isa 1
   10804                    ;----------------------------------------------------------------------
   10805                    ; 1572 | return -1;                                                             
   10806                    ;----------------------------------------------------------------------
   10807 000000c4 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1572|  ; [KEEP 32-BIT INS]
   10808 000000c8 E060              B         ||$C$L271||           ; [DPU_V7M3_PIPE] |1572|  ; [ORIG 16-BIT INS]
   10809                            ; BRANCH OCCURS {||$C$L271||}    ; [] |1572| 
   10810                    ;* --------------------------------------------------------------------------*
   10811 000000ca           ||$C$L262||:    
   10812                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1575,column 5,is_stmt,isa 1
   10813                    ;----------------------------------------------------------------------
   10814                    ; 1575 | if (sensors && (sensors != INV_XYZ_ACCEL))                             
   10815                    ;----------------------------------------------------------------------
   10816 000000ca 0000F89D          LDRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1575|  ; [KEEP 32-BIT INS]
   10817 000000ce B130              CBZ       A1, ||$C$L263||       ; []  ; [ORIG 16-BIT INS]
   10818                            ; BRANCHCC OCCURS {||$C$L263||}  ; [] |1575| 
   10819                    ;* --------------------------------------------------------------------------*
   10820 000000d0 0000F89D          LDRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1575|  ; [KEEP 32-BIT INS]
   10821 000000d4 2808              CMP       A1, #8                ; [DPU_V7M3_PIPE] |1575|  ; [ORIG 16-BIT INS]
   10822 000000d6 D002              BEQ       ||$C$L263||           ; [DPU_V7M3_PIPE] |1575|  ; [ORIG 16-BIT INS]
   10823                            ; BRANCHCC OCCURS {||$C$L263||}  ; [] |1575| 
   10824                    ;* --------------------------------------------------------------------------*
   10825                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1577,column 9,is_stmt,isa 1
   10826                    ;----------------------------------------------------------------------
   10827                    ; 1577 | mpu_set_int_latched(0);                                                
   10828                    ; 1579 | #ifdef AK89xx_SECONDARY                                                
   10829                    ; 1580 | #ifdef AK89xx_BYPASS                                                   
   10830                    ; 1581 | if (sensors & INV_XYZ_COMPASS)                                         
   10831                    ; 1582 | mpu_set_bypass(1);                                                     
   10832                    ; 1583 | else                                                                   
   10833                    ; 1584 | mpu_set_bypass(0);                                                     
   10834                    ; 1585 | #else                                                                  
   10835                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  198

   10836 000000d8 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1577|  ; [ORIG 16-BIT INS]
   10837                    $C$DW$368       .dwtag  DW_TAG_TI_branch
   10838                            .dwattr $C$DW$368, DW_AT_low_pc(0x00)
   10839                            .dwattr $C$DW$368, DW_AT_name("mpu_set_int_latched")
   10840                            .dwattr $C$DW$368, DW_AT_TI_call
   10841                    
   10842 000000da FFFEF7FF!         BL        mpu_set_int_latched   ; [DPU_V7M3_PIPE] |1577|  ; [KEEP 32-BIT INS]
   10843                            ; CALL OCCURS {mpu_set_int_latched }  ; [] |1577| 
   10844                    ;* --------------------------------------------------------------------------*
   10845 000000de           ||$C$L263||:    
   10846                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1586,column 5,is_stmt,isa 1
   10847                    ;----------------------------------------------------------------------
   10848                    ; 1586 | if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))           
   10849                    ;----------------------------------------------------------------------
   10850 000000de 482C              LDR       A1, $C$CON101         ; [DPU_V7M3_PIPE] |1586|  ; [ORIG 16-BIT INS]
   10851 000000e0 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1586|  ; [ORIG 16-BIT INS]
   10852 000000e2 7900              LDRB      A1, [A1, #4]          ; [DPU_V7M3_PIPE] |1586|  ; [ORIG 16-BIT INS]
   10853 000000e4 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1586|  ; [ORIG 16-BIT INS]
   10854 000000e6 0202F10D          ADD       A3, SP, #2            ; [DPU_V7M3_PIPE] |1586|  ; [KEEP 32-BIT INS]
   10855                    $C$DW$369       .dwtag  DW_TAG_TI_branch
   10856                            .dwattr $C$DW$369, DW_AT_low_pc(0x00)
   10857                            .dwattr $C$DW$369, DW_AT_name("RD_MPU")
   10858                            .dwattr $C$DW$369, DW_AT_TI_call
   10859                    
   10860 000000ea FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |1586|  ; [KEEP 32-BIT INS]
   10861                            ; CALL OCCURS {RD_MPU }          ; [] |1586| 
   10862 000000ee B110              CBZ       A1, ||$C$L264||       ; []  ; [ORIG 16-BIT INS]
   10863                            ; BRANCHCC OCCURS {||$C$L264||}  ; [] |1586| 
   10864                    ;* --------------------------------------------------------------------------*
   10865                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1587,column 9,is_stmt,isa 1
   10866                    ;----------------------------------------------------------------------
   10867                    ; 1587 | return -1;                                                             
   10868                    ;----------------------------------------------------------------------
   10869 000000f0 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1587|  ; [KEEP 32-BIT INS]
   10870 000000f4 E04A              B         ||$C$L271||           ; [DPU_V7M3_PIPE] |1587|  ; [ORIG 16-BIT INS]
   10871                            ; BRANCH OCCURS {||$C$L271||}    ; [] |1587| 
   10872                    ;* --------------------------------------------------------------------------*
   10873 000000f6           ||$C$L264||:    
   10874                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1589,column 5,is_stmt,isa 1
   10875                    ;----------------------------------------------------------------------
   10876                    ; 1589 | if (sensors & INV_XYZ_COMPASS) {                                       
   10877                    ;----------------------------------------------------------------------
   10878 000000f6 0000F89D          LDRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1589|  ; [KEEP 32-BIT INS]
   10879 000000fa 0840              LSRS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1589|  ; [ORIG 16-BIT INS]
   10880 000000fc D309              BCC       ||$C$L265||           ; [DPU_V7M3_PIPE] |1589|  ; [ORIG 16-BIT INS]
   10881                            ; BRANCHCC OCCURS {||$C$L265||}  ; [] |1589| 
   10882                    ;* --------------------------------------------------------------------------*
   10883                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1590,column 9,is_stmt,isa 1
   10884                    ;----------------------------------------------------------------------
   10885                    ; 1590 | data = AKM_SINGLE_MEASUREMENT;                                         
   10886                    ;----------------------------------------------------------------------
   10887 000000fe 2011              MOVS      A1, #17               ; [DPU_V7M3_PIPE] |1590|  ; [ORIG 16-BIT INS]
   10888 00000100 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1590|  ; [KEEP 32-BIT INS]
   10889                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1591,column 9,is_stmt,isa 1
   10890                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  199

   10891                    ; 1591 | user_ctrl |= BIT_AUX_IF_EN;                                            
   10892                    ; 1592 | } else {                                                               
   10893                    ;----------------------------------------------------------------------
   10894 00000104 0002F89D          LDRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |1591|  ; [KEEP 32-BIT INS]
   10895 00000108 0020F040          ORR       A1, A1, #32           ; [DPU_V7M3_PIPE] |1591|  ; [KEEP 32-BIT INS]
   10896 0000010c 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |1591|  ; [KEEP 32-BIT INS]
   10897 00000110 E008              B         ||$C$L266||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   10898                            ; BRANCH OCCURS {||$C$L266||}    ; [] 
   10899                    ;* --------------------------------------------------------------------------*
   10900 00000112           ||$C$L265||:    
   10901                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1593,column 9,is_stmt,isa 1
   10902                    ;----------------------------------------------------------------------
   10903                    ; 1593 | data = AKM_POWER_DOWN;                                                 
   10904                    ;----------------------------------------------------------------------
   10905 00000112 2010              MOVS      A1, #16               ; [DPU_V7M3_PIPE] |1593|  ; [ORIG 16-BIT INS]
   10906 00000114 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1593|  ; [KEEP 32-BIT INS]
   10907                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1594,column 9,is_stmt,isa 1
   10908                    ;----------------------------------------------------------------------
   10909                    ; 1594 | user_ctrl &= ~BIT_AUX_IF_EN;                                           
   10910                    ;----------------------------------------------------------------------
   10911 00000118 0002F89D          LDRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |1594|  ; [KEEP 32-BIT INS]
   10912 0000011c 0020F020          BIC       A1, A1, #32           ; [DPU_V7M3_PIPE] |1594|  ; [KEEP 32-BIT INS]
   10913 00000120 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |1594|  ; [KEEP 32-BIT INS]
   10914                    ;* --------------------------------------------------------------------------*
   10915 00000124           ||$C$L266||:    
   10916                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1596,column 5,is_stmt,isa 1
   10917                    ;----------------------------------------------------------------------
   10918                    ; 1596 | if (st.chip_cfg.dmp_on)                                                
   10919                    ;----------------------------------------------------------------------
   10920 00000124 481D              LDR       A1, $C$CON104         ; [DPU_V7M3_PIPE] |1596|  ; [ORIG 16-BIT INS]
   10921 00000126 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1596|  ; [ORIG 16-BIT INS]
   10922 00000128 B130              CBZ       A1, ||$C$L267||       ; []  ; [ORIG 16-BIT INS]
   10923                            ; BRANCHCC OCCURS {||$C$L267||}  ; [] |1596| 
   10924                    ;* --------------------------------------------------------------------------*
   10925                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1597,column 9,is_stmt,isa 1
   10926                    ;----------------------------------------------------------------------
   10927                    ; 1597 | user_ctrl |= BIT_DMP_EN;                                               
   10928                    ; 1598 | else                                                                   
   10929                    ;----------------------------------------------------------------------
   10930 0000012a 0002F89D          LDRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |1597|  ; [KEEP 32-BIT INS]
   10931 0000012e 0080F040          ORR       A1, A1, #128          ; [DPU_V7M3_PIPE] |1597|  ; [KEEP 32-BIT INS]
   10932 00000132 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |1597|  ; [KEEP 32-BIT INS]
   10933 00000136 E005              B         ||$C$L268||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   10934                            ; BRANCH OCCURS {||$C$L268||}    ; [] 
   10935                    ;* --------------------------------------------------------------------------*
   10936 00000138           ||$C$L267||:    
   10937                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1599,column 9,is_stmt,isa 1
   10938                    ;----------------------------------------------------------------------
   10939                    ; 1599 | user_ctrl &= ~BIT_DMP_EN;                                              
   10940                    ;----------------------------------------------------------------------
   10941 00000138 0002F89D          LDRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |1599|  ; [KEEP 32-BIT INS]
   10942 0000013c 0080F020          BIC       A1, A1, #128          ; [DPU_V7M3_PIPE] |1599|  ; [KEEP 32-BIT INS]
   10943 00000140 0002F88D          STRB      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |1599|  ; [KEEP 32-BIT INS]
   10944                    ;* --------------------------------------------------------------------------*
   10945 00000144           ||$C$L268||:    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  200

   10946                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1600,column 5,is_stmt,isa 1
   10947                    ;----------------------------------------------------------------------
   10948                    ; 1600 | if (i2c_write(st.hw->addr, st.reg->s1_do, 1, &data))                   
   10949                    ;----------------------------------------------------------------------
   10950 00000144 4812              LDR       A1, $C$CON101         ; [DPU_V7M3_PIPE] |1600|  ; [ORIG 16-BIT INS]
   10951 00000146 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1600|  ; [ORIG 16-BIT INS]
   10952 00000148 0026F890          LDRB      A1, [A1, #38]         ; [DPU_V7M3_PIPE] |1600|  ; [KEEP 32-BIT INS]
   10953 0000014c 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1600|  ; [ORIG 16-BIT INS]
   10954 0000014e 0201F10D          ADD       A3, SP, #1            ; [DPU_V7M3_PIPE] |1600|  ; [KEEP 32-BIT INS]
   10955                    $C$DW$370       .dwtag  DW_TAG_TI_branch
   10956                            .dwattr $C$DW$370, DW_AT_low_pc(0x00)
   10957                            .dwattr $C$DW$370, DW_AT_name("WR_MPU")
   10958                            .dwattr $C$DW$370, DW_AT_TI_call
   10959                    
   10960 00000152 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1600|  ; [KEEP 32-BIT INS]
   10961                            ; CALL OCCURS {WR_MPU }          ; [] |1600| 
   10962 00000156 B110              CBZ       A1, ||$C$L269||       ; []  ; [ORIG 16-BIT INS]
   10963                            ; BRANCHCC OCCURS {||$C$L269||}  ; [] |1600| 
   10964                    ;* --------------------------------------------------------------------------*
   10965                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1601,column 9,is_stmt,isa 1
   10966                    ;----------------------------------------------------------------------
   10967                    ; 1601 | return -1;                                                             
   10968                    ;----------------------------------------------------------------------
   10969 00000158 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1601|  ; [KEEP 32-BIT INS]
   10970 0000015c E016              B         ||$C$L271||           ; [DPU_V7M3_PIPE] |1601|  ; [ORIG 16-BIT INS]
   10971                            ; BRANCH OCCURS {||$C$L271||}    ; [] |1601| 
   10972                    ;* --------------------------------------------------------------------------*
   10973 0000015e           ||$C$L269||:    
   10974                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1603,column 5,is_stmt,isa 1
   10975                    ;----------------------------------------------------------------------
   10976                    ; 1603 | if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))          
   10977                    ;----------------------------------------------------------------------
   10978 0000015e 480C              LDR       A1, $C$CON101         ; [DPU_V7M3_PIPE] |1603|  ; [ORIG 16-BIT INS]
   10979 00000160 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1603|  ; [ORIG 16-BIT INS]
   10980 00000162 7900              LDRB      A1, [A1, #4]          ; [DPU_V7M3_PIPE] |1603|  ; [ORIG 16-BIT INS]
   10981 00000164 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1603|  ; [ORIG 16-BIT INS]
   10982 00000166 0202F10D          ADD       A3, SP, #2            ; [DPU_V7M3_PIPE] |1603|  ; [KEEP 32-BIT INS]
   10983                    $C$DW$371       .dwtag  DW_TAG_TI_branch
   10984                            .dwattr $C$DW$371, DW_AT_low_pc(0x00)
   10985                            .dwattr $C$DW$371, DW_AT_name("WR_MPU")
   10986                            .dwattr $C$DW$371, DW_AT_TI_call
   10987                    
   10988 0000016a FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1603|  ; [KEEP 32-BIT INS]
   10989                            ; CALL OCCURS {WR_MPU }          ; [] |1603| 
   10990 0000016e B110              CBZ       A1, ||$C$L270||       ; []  ; [ORIG 16-BIT INS]
   10991                            ; BRANCHCC OCCURS {||$C$L270||}  ; [] |1603| 
   10992                    ;* --------------------------------------------------------------------------*
   10993                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1604,column 9,is_stmt,isa 1
   10994                    ;----------------------------------------------------------------------
   10995                    ; 1604 | return -1;                                                             
   10996                    ; 1605 | #endif                                                                 
   10997                    ; 1606 | #endif                                                                 
   10998                    ;----------------------------------------------------------------------
   10999 00000170 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1604|  ; [KEEP 32-BIT INS]
   11000 00000174 E00A              B         ||$C$L271||           ; [DPU_V7M3_PIPE] |1604|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  201

   11001                            ; BRANCH OCCURS {||$C$L271||}    ; [] |1604| 
   11002                    ;* --------------------------------------------------------------------------*
   11003 00000176           ||$C$L270||:    
   11004                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1608,column 5,is_stmt,isa 1
   11005                    ;----------------------------------------------------------------------
   11006                    ; 1608 | st.chip_cfg.sensors = sensors;                                         
   11007                    ;----------------------------------------------------------------------
   11008 00000176 0000F89D          LDRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1608|  ; [KEEP 32-BIT INS]
   11009 0000017a 4906              LDR       A2, $C$CON102         ; [DPU_V7M3_PIPE] |1608|  ; [ORIG 16-BIT INS]
   11010 0000017c 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1608|  ; [ORIG 16-BIT INS]
   11011                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1609,column 5,is_stmt,isa 1
   11012                    ;----------------------------------------------------------------------
   11013                    ; 1609 | st.chip_cfg.lp_accel_mode = 0;                                         
   11014                    ;----------------------------------------------------------------------
   11015 0000017e 4908              LDR       A2, $C$CON105         ; [DPU_V7M3_PIPE] |1609|  ; [ORIG 16-BIT INS]
   11016 00000180 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1609|  ; [ORIG 16-BIT INS]
   11017 00000182 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1609|  ; [ORIG 16-BIT INS]
   11018                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1610,column 5,is_stmt,isa 1
   11019                    ;----------------------------------------------------------------------
   11020                    ; 1610 | delay_ms(50);                                                          
   11021                    ;----------------------------------------------------------------------
   11022 00000184 2032              MOVS      A1, #50               ; [DPU_V7M3_PIPE] |1610|  ; [ORIG 16-BIT INS]
   11023                    $C$DW$372       .dwtag  DW_TAG_TI_branch
   11024                            .dwattr $C$DW$372, DW_AT_low_pc(0x00)
   11025                            .dwattr $C$DW$372, DW_AT_name("Delay_Ms")
   11026                            .dwattr $C$DW$372, DW_AT_TI_call
   11027                    
   11028 00000186 FFFEF7FF!         BL        Delay_Ms              ; [DPU_V7M3_PIPE] |1610|  ; [KEEP 32-BIT INS]
   11029                            ; CALL OCCURS {Delay_Ms }        ; [] |1610| 
   11030                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1611,column 5,is_stmt,isa 1
   11031                    ;----------------------------------------------------------------------
   11032                    ; 1611 | return 0;                                                              
   11033                    ;----------------------------------------------------------------------
   11034 0000018a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1611|  ; [ORIG 16-BIT INS]
   11035                    ;* --------------------------------------------------------------------------*
   11036 0000018c           ||$C$L271||:    
   11037                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1612,column 1,is_stmt,isa 1
   11038                    $C$DW$373       .dwtag  DW_TAG_TI_branch
   11039                            .dwattr $C$DW$373, DW_AT_low_pc(0x00)
   11040                            .dwattr $C$DW$373, DW_AT_TI_return
   11041                    
   11042 0000018c BD08              POP       {A4, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   11043                            .dwcfi  cfa_offset, 0
   11044                            .dwcfi  restore_reg, 3
   11045                            ; BRANCH OCCURS                  ; [] 
   11046                            .dwattr $C$DW$361, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   11047                            .dwattr $C$DW$361, DW_AT_TI_end_line(0x64c)
   11048                            .dwattr $C$DW$361, DW_AT_TI_end_column(0x01)
   11049                            .dwendentry
   11050                            .dwendtag $C$DW$361
   11051                    
   11052 00000000                   .sect   ".text:mpu_get_int_status"
   11053                            .clink
   11054                            .thumbfunc mpu_get_int_status
   11055 00000000                   .thumb
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  202

   11056                            .global mpu_get_int_status
   11057                    
   11058                    $C$DW$374       .dwtag  DW_TAG_subprogram
   11059                            .dwattr $C$DW$374, DW_AT_name("mpu_get_int_status")
   11060                            .dwattr $C$DW$374, DW_AT_low_pc(mpu_get_int_status)
   11061                            .dwattr $C$DW$374, DW_AT_high_pc(0x00)
   11062                            .dwattr $C$DW$374, DW_AT_TI_symbol_name("mpu_get_int_status")
   11063                            .dwattr $C$DW$374, DW_AT_external
   11064                            .dwattr $C$DW$374, DW_AT_type(*$C$DW$T$10)
   11065                            .dwattr $C$DW$374, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   11066                            .dwattr $C$DW$374, DW_AT_TI_begin_line(0x653)
   11067                            .dwattr $C$DW$374, DW_AT_TI_begin_column(0x05)
   11068                            .dwattr $C$DW$374, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   11069                            .dwattr $C$DW$374, DW_AT_decl_line(0x653)
   11070                            .dwattr $C$DW$374, DW_AT_decl_column(0x05)
   11071                            .dwattr $C$DW$374, DW_AT_TI_max_frame_size(0x10)
   11072                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1620,column 1,is_stmt,address mpu_get_int_status,isa 
   11073                    
   11074                            .dwfde $C$DW$CIE, mpu_get_int_status
   11075                    $C$DW$375       .dwtag  DW_TAG_formal_parameter
   11076                            .dwattr $C$DW$375, DW_AT_name("status")
   11077                            .dwattr $C$DW$375, DW_AT_TI_symbol_name("status")
   11078                            .dwattr $C$DW$375, DW_AT_type(*$C$DW$T$196)
   11079                            .dwattr $C$DW$375, DW_AT_location[DW_OP_reg0]
   11080                    
   11081                    ;----------------------------------------------------------------------
   11082                    ; 1619 | int mpu_get_int_status(short *status)                                  
   11083                    ;----------------------------------------------------------------------
   11084                    
   11085                    ;*****************************************************************************
   11086                    ;* FUNCTION NAME: mpu_get_int_status                                         *
   11087                    ;*                                                                           *
   11088                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
   11089                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
   11090                    ;*   Local Frame Size  : 0 Args + 8 Auto + 4 Save = 12 byte                  *
   11091                    ;*****************************************************************************
   11092 00000000           mpu_get_int_status:
   11093                    ;* --------------------------------------------------------------------------*
   11094                            .dwcfi  cfa_offset, 0
   11095 00000000 B50E              PUSH      {A2, A3, A4, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   11096                            .dwcfi  cfa_offset, 16
   11097                            .dwcfi  save_reg_to_mem, 14, -4
   11098                            .dwcfi  save_reg_to_mem, 3, -8
   11099                            .dwcfi  save_reg_to_mem, 2, -12
   11100                            .dwcfi  save_reg_to_mem, 1, -16
   11101                    $C$DW$376       .dwtag  DW_TAG_variable
   11102                            .dwattr $C$DW$376, DW_AT_name("status")
   11103                            .dwattr $C$DW$376, DW_AT_TI_symbol_name("status")
   11104                            .dwattr $C$DW$376, DW_AT_type(*$C$DW$T$196)
   11105                            .dwattr $C$DW$376, DW_AT_location[DW_OP_breg13 0]
   11106                    
   11107                    $C$DW$377       .dwtag  DW_TAG_variable
   11108                            .dwattr $C$DW$377, DW_AT_name("tmp")
   11109                            .dwattr $C$DW$377, DW_AT_TI_symbol_name("tmp")
   11110                            .dwattr $C$DW$377, DW_AT_type(*$C$DW$T$180)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  203

   11111                            .dwattr $C$DW$377, DW_AT_location[DW_OP_breg13 4]
   11112                    
   11113                    ;----------------------------------------------------------------------
   11114                    ; 1621 | unsigned char tmp[2];                                                  
   11115                    ;----------------------------------------------------------------------
   11116 00000002 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1620|  ; [ORIG 16-BIT INS]
   11117                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1622,column 5,is_stmt,isa 1
   11118                    ;----------------------------------------------------------------------
   11119                    ; 1622 | if (!st.chip_cfg.sensors)                                              
   11120                    ;----------------------------------------------------------------------
   11121 00000004 480D              LDR       A1, $C$CON106         ; [DPU_V7M3_PIPE] |1622|  ; [ORIG 16-BIT INS]
   11122 00000006 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1622|  ; [ORIG 16-BIT INS]
   11123 00000008 B910              CBNZ      A1, ||$C$L272||       ; []  ; [ORIG 16-BIT INS]
   11124                            ; BRANCHCC OCCURS {||$C$L272||}  ; [] |1622| 
   11125                    ;* --------------------------------------------------------------------------*
   11126                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1623,column 9,is_stmt,isa 1
   11127                    ;----------------------------------------------------------------------
   11128                    ; 1623 | return -1;                                                             
   11129                    ;----------------------------------------------------------------------
   11130 0000000a 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1623|  ; [KEEP 32-BIT INS]
   11131 0000000e E013              B         ||$C$L274||           ; [DPU_V7M3_PIPE] |1623|  ; [ORIG 16-BIT INS]
   11132                            ; BRANCH OCCURS {||$C$L274||}    ; [] |1623| 
   11133                    ;* --------------------------------------------------------------------------*
   11134 00000010           ||$C$L272||:    
   11135                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1624,column 5,is_stmt,isa 1
   11136                    ;----------------------------------------------------------------------
   11137                    ; 1624 | if (i2c_read(st.hw->addr, st.reg->dmp_int_status, 2, tmp))             
   11138                    ;----------------------------------------------------------------------
   11139 00000010 480B              LDR       A1, $C$CON107         ; [DPU_V7M3_PIPE] |1624|  ; [ORIG 16-BIT INS]
   11140 00000012 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1624|  ; [ORIG 16-BIT INS]
   11141 00000014 7C80              LDRB      A1, [A1, #18]         ; [DPU_V7M3_PIPE] |1624|  ; [ORIG 16-BIT INS]
   11142 00000016 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |1624|  ; [ORIG 16-BIT INS]
   11143 00000018 AA01              ADD       A3, SP, #4            ; [DPU_V7M3_PIPE] |1624|  ; [ORIG 16-BIT INS]
   11144                    $C$DW$378       .dwtag  DW_TAG_TI_branch
   11145                            .dwattr $C$DW$378, DW_AT_low_pc(0x00)
   11146                            .dwattr $C$DW$378, DW_AT_name("RD_MPU")
   11147                            .dwattr $C$DW$378, DW_AT_TI_call
   11148                    
   11149 0000001a FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |1624|  ; [KEEP 32-BIT INS]
   11150                            ; CALL OCCURS {RD_MPU }          ; [] |1624| 
   11151 0000001e B110              CBZ       A1, ||$C$L273||       ; []  ; [ORIG 16-BIT INS]
   11152                            ; BRANCHCC OCCURS {||$C$L273||}  ; [] |1624| 
   11153                    ;* --------------------------------------------------------------------------*
   11154                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1625,column 9,is_stmt,isa 1
   11155                    ;----------------------------------------------------------------------
   11156                    ; 1625 | return -1;                                                             
   11157                    ;----------------------------------------------------------------------
   11158 00000020 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1625|  ; [KEEP 32-BIT INS]
   11159 00000024 E008              B         ||$C$L274||           ; [DPU_V7M3_PIPE] |1625|  ; [ORIG 16-BIT INS]
   11160                            ; BRANCH OCCURS {||$C$L274||}    ; [] |1625| 
   11161                    ;* --------------------------------------------------------------------------*
   11162 00000026           ||$C$L273||:    
   11163                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1626,column 5,is_stmt,isa 1
   11164                    ;----------------------------------------------------------------------
   11165                    ; 1626 | status[0] = (tmp[0] << 8) | tmp[1];                                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  204

   11166                    ;----------------------------------------------------------------------
   11167 00000026 2004F89D          LDRB      A3, [SP, #4]          ; [DPU_V7M3_PIPE] |1626|  ; [KEEP 32-BIT INS]
   11168 0000002a 0005F89D          LDRB      A1, [SP, #5]          ; [DPU_V7M3_PIPE] |1626|  ; [KEEP 32-BIT INS]
   11169 0000002e 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |1626|  ; [ORIG 16-BIT INS]
   11170 00000030 2002EA40          ORR       A1, A1, A3, LSL #8    ; [DPU_V7M3_PIPE] |1626|  ; [KEEP 32-BIT INS]
   11171 00000034 8008              STRH      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1626|  ; [ORIG 16-BIT INS]
   11172                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1627,column 5,is_stmt,isa 1
   11173                    ;----------------------------------------------------------------------
   11174                    ; 1627 | return 0;                                                              
   11175                    ;----------------------------------------------------------------------
   11176 00000036 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1627|  ; [ORIG 16-BIT INS]
   11177                    ;* --------------------------------------------------------------------------*
   11178 00000038           ||$C$L274||:    
   11179                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1628,column 1,is_stmt,isa 1
   11180                    $C$DW$379       .dwtag  DW_TAG_TI_branch
   11181                            .dwattr $C$DW$379, DW_AT_low_pc(0x00)
   11182                            .dwattr $C$DW$379, DW_AT_TI_return
   11183                    
   11184 00000038 BD0E              POP       {A2, A3, A4, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   11185                            .dwcfi  cfa_offset, 0
   11186                            .dwcfi  restore_reg, 3
   11187                            .dwcfi  restore_reg, 2
   11188                            .dwcfi  restore_reg, 1
   11189                            ; BRANCH OCCURS                  ; [] 
   11190                            .dwattr $C$DW$374, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   11191                            .dwattr $C$DW$374, DW_AT_TI_end_line(0x65c)
   11192                            .dwattr $C$DW$374, DW_AT_TI_end_column(0x01)
   11193                            .dwendentry
   11194                            .dwendtag $C$DW$374
   11195                    
   11196 00000000                   .sect   ".text:mpu_read_fifo"
   11197                            .clink
   11198                            .thumbfunc mpu_read_fifo
   11199 00000000                   .thumb
   11200                            .global mpu_read_fifo
   11201                    
   11202                    $C$DW$380       .dwtag  DW_TAG_subprogram
   11203                            .dwattr $C$DW$380, DW_AT_name("mpu_read_fifo")
   11204                            .dwattr $C$DW$380, DW_AT_low_pc(mpu_read_fifo)
   11205                            .dwattr $C$DW$380, DW_AT_high_pc(0x00)
   11206                            .dwattr $C$DW$380, DW_AT_TI_symbol_name("mpu_read_fifo")
   11207                            .dwattr $C$DW$380, DW_AT_external
   11208                            .dwattr $C$DW$380, DW_AT_type(*$C$DW$T$10)
   11209                            .dwattr $C$DW$380, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   11210                            .dwattr $C$DW$380, DW_AT_TI_begin_line(0x670)
   11211                            .dwattr $C$DW$380, DW_AT_TI_begin_column(0x05)
   11212                            .dwattr $C$DW$380, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   11213                            .dwattr $C$DW$380, DW_AT_decl_line(0x670)
   11214                            .dwattr $C$DW$380, DW_AT_decl_column(0x05)
   11215                            .dwattr $C$DW$380, DW_AT_TI_max_frame_size(0x28)
   11216                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1650,column 1,is_stmt,address mpu_read_fifo,isa 1
   11217                    
   11218                            .dwfde $C$DW$CIE, mpu_read_fifo
   11219                    $C$DW$381       .dwtag  DW_TAG_formal_parameter
   11220                            .dwattr $C$DW$381, DW_AT_name("gyro")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  205

   11221                            .dwattr $C$DW$381, DW_AT_TI_symbol_name("gyro")
   11222                            .dwattr $C$DW$381, DW_AT_type(*$C$DW$T$196)
   11223                            .dwattr $C$DW$381, DW_AT_location[DW_OP_reg0]
   11224                    
   11225                    $C$DW$382       .dwtag  DW_TAG_formal_parameter
   11226                            .dwattr $C$DW$382, DW_AT_name("accel")
   11227                            .dwattr $C$DW$382, DW_AT_TI_symbol_name("accel")
   11228                            .dwattr $C$DW$382, DW_AT_type(*$C$DW$T$196)
   11229                            .dwattr $C$DW$382, DW_AT_location[DW_OP_reg1]
   11230                    
   11231                    $C$DW$383       .dwtag  DW_TAG_formal_parameter
   11232                            .dwattr $C$DW$383, DW_AT_name("timestamp")
   11233                            .dwattr $C$DW$383, DW_AT_TI_symbol_name("timestamp")
   11234                            .dwattr $C$DW$383, DW_AT_type(*$C$DW$T$235)
   11235                            .dwattr $C$DW$383, DW_AT_location[DW_OP_reg2]
   11236                    
   11237                    $C$DW$384       .dwtag  DW_TAG_formal_parameter
   11238                            .dwattr $C$DW$384, DW_AT_name("sensors")
   11239                            .dwattr $C$DW$384, DW_AT_TI_symbol_name("sensors")
   11240                            .dwattr $C$DW$384, DW_AT_type(*$C$DW$T$123)
   11241                            .dwattr $C$DW$384, DW_AT_location[DW_OP_reg3]
   11242                    
   11243                    $C$DW$385       .dwtag  DW_TAG_formal_parameter
   11244                            .dwattr $C$DW$385, DW_AT_name("more")
   11245                            .dwattr $C$DW$385, DW_AT_TI_symbol_name("more")
   11246                            .dwattr $C$DW$385, DW_AT_type(*$C$DW$T$123)
   11247                            .dwattr $C$DW$385, DW_AT_location[DW_OP_breg13 40]
   11248                    
   11249                    ;----------------------------------------------------------------------
   11250                    ; 1648 | int mpu_read_fifo(short *gyro, short *accel, unsigned long *timestamp, 
   11251                    ; 1649 | unsigned char *sensors, unsigned char *more)                           
   11252                    ;----------------------------------------------------------------------
   11253                    
   11254                    ;*****************************************************************************
   11255                    ;* FUNCTION NAME: mpu_read_fifo                                              *
   11256                    ;*                                                                           *
   11257                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
   11258                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
   11259                    ;*   Local Frame Size  : 0 Args + 36 Auto + 4 Save = 40 byte                 *
   11260                    ;*****************************************************************************
   11261 00000000           mpu_read_fifo:
   11262                    ;* --------------------------------------------------------------------------*
   11263                            .dwcfi  cfa_offset, 0
   11264 00000000 B500              PUSH      {LR}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   11265                            .dwcfi  cfa_offset, 4
   11266                            .dwcfi  save_reg_to_mem, 14, -4
   11267 00000002 0D24F1AD          SUB       SP, SP, #36           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
   11268                            .dwcfi  cfa_offset, 40
   11269                    $C$DW$386       .dwtag  DW_TAG_variable
   11270                            .dwattr $C$DW$386, DW_AT_name("gyro")
   11271                            .dwattr $C$DW$386, DW_AT_TI_symbol_name("gyro")
   11272                            .dwattr $C$DW$386, DW_AT_type(*$C$DW$T$196)
   11273                            .dwattr $C$DW$386, DW_AT_location[DW_OP_breg13 0]
   11274                    
   11275                    $C$DW$387       .dwtag  DW_TAG_variable
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  206

   11276                            .dwattr $C$DW$387, DW_AT_name("accel")
   11277                            .dwattr $C$DW$387, DW_AT_TI_symbol_name("accel")
   11278                            .dwattr $C$DW$387, DW_AT_type(*$C$DW$T$196)
   11279                            .dwattr $C$DW$387, DW_AT_location[DW_OP_breg13 4]
   11280                    
   11281                    $C$DW$388       .dwtag  DW_TAG_variable
   11282                            .dwattr $C$DW$388, DW_AT_name("timestamp")
   11283                            .dwattr $C$DW$388, DW_AT_TI_symbol_name("timestamp")
   11284                            .dwattr $C$DW$388, DW_AT_type(*$C$DW$T$235)
   11285                            .dwattr $C$DW$388, DW_AT_location[DW_OP_breg13 8]
   11286                    
   11287                    $C$DW$389       .dwtag  DW_TAG_variable
   11288                            .dwattr $C$DW$389, DW_AT_name("sensors")
   11289                            .dwattr $C$DW$389, DW_AT_TI_symbol_name("sensors")
   11290                            .dwattr $C$DW$389, DW_AT_type(*$C$DW$T$123)
   11291                            .dwattr $C$DW$389, DW_AT_location[DW_OP_breg13 12]
   11292                    
   11293                    $C$DW$390       .dwtag  DW_TAG_variable
   11294                            .dwattr $C$DW$390, DW_AT_name("fifo_count")
   11295                            .dwattr $C$DW$390, DW_AT_TI_symbol_name("fifo_count")
   11296                            .dwattr $C$DW$390, DW_AT_type(*$C$DW$T$9)
   11297                            .dwattr $C$DW$390, DW_AT_location[DW_OP_breg13 16]
   11298                    
   11299                    $C$DW$391       .dwtag  DW_TAG_variable
   11300                            .dwattr $C$DW$391, DW_AT_name("index")
   11301                            .dwattr $C$DW$391, DW_AT_TI_symbol_name("index")
   11302                            .dwattr $C$DW$391, DW_AT_type(*$C$DW$T$9)
   11303                            .dwattr $C$DW$391, DW_AT_location[DW_OP_breg13 18]
   11304                    
   11305                    $C$DW$392       .dwtag  DW_TAG_variable
   11306                            .dwattr $C$DW$392, DW_AT_name("data")
   11307                            .dwattr $C$DW$392, DW_AT_TI_symbol_name("data")
   11308                            .dwattr $C$DW$392, DW_AT_type(*$C$DW$T$183)
   11309                            .dwattr $C$DW$392, DW_AT_location[DW_OP_breg13 20]
   11310                    
   11311                    $C$DW$393       .dwtag  DW_TAG_variable
   11312                            .dwattr $C$DW$393, DW_AT_name("packet_size")
   11313                            .dwattr $C$DW$393, DW_AT_TI_symbol_name("packet_size")
   11314                            .dwattr $C$DW$393, DW_AT_type(*$C$DW$T$6)
   11315                            .dwattr $C$DW$393, DW_AT_location[DW_OP_breg13 32]
   11316                    
   11317                    ;----------------------------------------------------------------------
   11318                    ; 1652 | unsigned char data[MAX_PACKET_LENGTH];                                 
   11319                    ;----------------------------------------------------------------------
   11320 00000006 9303              STR       A4, [SP, #12]         ; [DPU_V7M3_PIPE] |1650|  ; [ORIG 16-BIT INS]
   11321 00000008 9202              STR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |1650|  ; [ORIG 16-BIT INS]
   11322 0000000a 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1650|  ; [ORIG 16-BIT INS]
   11323 0000000c 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1650|  ; [ORIG 16-BIT INS]
   11324                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1653,column 31,is_stmt,isa 1
   11325                    ;----------------------------------------------------------------------
   11326                    ; 1653 | unsigned char packet_size = 0;                                         
   11327                    ;----------------------------------------------------------------------
   11328 0000000e 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1653|  ; [ORIG 16-BIT INS]
   11329 00000010 0020F88D          STRB      A1, [SP, #32]         ; [DPU_V7M3_PIPE] |1653|  ; [KEEP 32-BIT INS]
   11330                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1654,column 38,is_stmt,isa 1
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  207

   11331                    ;----------------------------------------------------------------------
   11332                    ; 1654 | unsigned short fifo_count, index = 0;                                  
   11333                    ;----------------------------------------------------------------------
   11334 00000014 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1654|  ; [ORIG 16-BIT INS]
   11335 00000016 0012F8AD          STRH      A1, [SP, #18]         ; [DPU_V7M3_PIPE] |1654|  ; [KEEP 32-BIT INS]
   11336                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1656,column 5,is_stmt,isa 1
   11337                    ;----------------------------------------------------------------------
   11338                    ; 1656 | if (st.chip_cfg.dmp_on)                                                
   11339                    ;----------------------------------------------------------------------
   11340 0000001a 4895              LDR       A1, $C$CON108         ; [DPU_V7M3_PIPE] |1656|  ; [ORIG 16-BIT INS]
   11341 0000001c 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1656|  ; [ORIG 16-BIT INS]
   11342 0000001e B110              CBZ       A1, ||$C$L275||       ; []  ; [ORIG 16-BIT INS]
   11343                            ; BRANCHCC OCCURS {||$C$L275||}  ; [] |1656| 
   11344                    ;* --------------------------------------------------------------------------*
   11345                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1657,column 9,is_stmt,isa 1
   11346                    ;----------------------------------------------------------------------
   11347                    ; 1657 | return -1;                                                             
   11348                    ;----------------------------------------------------------------------
   11349 00000020 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1657|  ; [KEEP 32-BIT INS]
   11350 00000024 E122              B         ||$C$L291||           ; [DPU_V7M3_PIPE] |1657|  ; [ORIG 16-BIT INS]
   11351                            ; BRANCH OCCURS {||$C$L291||}    ; [] |1657| 
   11352                    ;* --------------------------------------------------------------------------*
   11353 00000026           ||$C$L275||:    
   11354                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1659,column 5,is_stmt,isa 1
   11355                    ;----------------------------------------------------------------------
   11356                    ; 1659 | sensors[0] = 0;                                                        
   11357                    ;----------------------------------------------------------------------
   11358 00000026 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |1659|  ; [ORIG 16-BIT INS]
   11359 00000028 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |1659|  ; [ORIG 16-BIT INS]
   11360 0000002a 7001              STRB      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1659|  ; [ORIG 16-BIT INS]
   11361                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1660,column 5,is_stmt,isa 1
   11362                    ;----------------------------------------------------------------------
   11363                    ; 1660 | if (!st.chip_cfg.sensors)                                              
   11364                    ;----------------------------------------------------------------------
   11365 0000002c 4891              LDR       A1, $C$CON109         ; [DPU_V7M3_PIPE] |1660|  ; [ORIG 16-BIT INS]
   11366 0000002e 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1660|  ; [ORIG 16-BIT INS]
   11367 00000030 B910              CBNZ      A1, ||$C$L276||       ; []  ; [ORIG 16-BIT INS]
   11368                            ; BRANCHCC OCCURS {||$C$L276||}  ; [] |1660| 
   11369                    ;* --------------------------------------------------------------------------*
   11370                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1661,column 9,is_stmt,isa 1
   11371                    ;----------------------------------------------------------------------
   11372                    ; 1661 | return -1;                                                             
   11373                    ;----------------------------------------------------------------------
   11374 00000032 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1661|  ; [KEEP 32-BIT INS]
   11375 00000036 E119              B         ||$C$L291||           ; [DPU_V7M3_PIPE] |1661|  ; [ORIG 16-BIT INS]
   11376                            ; BRANCH OCCURS {||$C$L291||}    ; [] |1661| 
   11377                    ;* --------------------------------------------------------------------------*
   11378 00000038           ||$C$L276||:    
   11379                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1662,column 5,is_stmt,isa 1
   11380                    ;----------------------------------------------------------------------
   11381                    ; 1662 | if (!st.chip_cfg.fifo_enable)                                          
   11382                    ;----------------------------------------------------------------------
   11383 00000038 488F              LDR       A1, $C$CON110         ; [DPU_V7M3_PIPE] |1662|  ; [ORIG 16-BIT INS]
   11384 0000003a 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1662|  ; [ORIG 16-BIT INS]
   11385 0000003c B910              CBNZ      A1, ||$C$L277||       ; []  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  208

   11386                            ; BRANCHCC OCCURS {||$C$L277||}  ; [] |1662| 
   11387                    ;* --------------------------------------------------------------------------*
   11388                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1663,column 9,is_stmt,isa 1
   11389                    ;----------------------------------------------------------------------
   11390                    ; 1663 | return -1;                                                             
   11391                    ;----------------------------------------------------------------------
   11392 0000003e 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1663|  ; [KEEP 32-BIT INS]
   11393 00000042 E113              B         ||$C$L291||           ; [DPU_V7M3_PIPE] |1663|  ; [ORIG 16-BIT INS]
   11394                            ; BRANCH OCCURS {||$C$L291||}    ; [] |1663| 
   11395                    ;* --------------------------------------------------------------------------*
   11396 00000044           ||$C$L277||:    
   11397                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1665,column 5,is_stmt,isa 1
   11398                    ;----------------------------------------------------------------------
   11399                    ; 1665 | if (st.chip_cfg.fifo_enable & INV_X_GYRO)                              
   11400                    ;----------------------------------------------------------------------
   11401 00000044 488C              LDR       A1, $C$CON110         ; [DPU_V7M3_PIPE] |1665|  ; [ORIG 16-BIT INS]
   11402 00000046 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1665|  ; [ORIG 16-BIT INS]
   11403 00000048 09C0              LSRS      A1, A1, #7            ; [DPU_V7M3_PIPE] |1665|  ; [ORIG 16-BIT INS]
   11404 0000004a D304              BCC       ||$C$L278||           ; [DPU_V7M3_PIPE] |1665|  ; [ORIG 16-BIT INS]
   11405                            ; BRANCHCC OCCURS {||$C$L278||}  ; [] |1665| 
   11406                    ;* --------------------------------------------------------------------------*
   11407                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1666,column 9,is_stmt,isa 1
   11408                    ;----------------------------------------------------------------------
   11409                    ; 1666 | packet_size += 2;                                                      
   11410                    ;----------------------------------------------------------------------
   11411 0000004c 0020F89D          LDRB      A1, [SP, #32]         ; [DPU_V7M3_PIPE] |1666|  ; [KEEP 32-BIT INS]
   11412 00000050 1C80              ADDS      A1, A1, #2            ; [DPU_V7M3_PIPE] |1666|  ; [ORIG 16-BIT INS]
   11413 00000052 0020F88D          STRB      A1, [SP, #32]         ; [DPU_V7M3_PIPE] |1666|  ; [KEEP 32-BIT INS]
   11414                    ;* --------------------------------------------------------------------------*
   11415 00000056           ||$C$L278||:    
   11416                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1667,column 5,is_stmt,isa 1
   11417                    ;----------------------------------------------------------------------
   11418                    ; 1667 | if (st.chip_cfg.fifo_enable & INV_Y_GYRO)                              
   11419                    ;----------------------------------------------------------------------
   11420 00000056 4888              LDR       A1, $C$CON110         ; [DPU_V7M3_PIPE] |1667|  ; [ORIG 16-BIT INS]
   11421 00000058 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1667|  ; [ORIG 16-BIT INS]
   11422 0000005a 0980              LSRS      A1, A1, #6            ; [DPU_V7M3_PIPE] |1667|  ; [ORIG 16-BIT INS]
   11423 0000005c D304              BCC       ||$C$L279||           ; [DPU_V7M3_PIPE] |1667|  ; [ORIG 16-BIT INS]
   11424                            ; BRANCHCC OCCURS {||$C$L279||}  ; [] |1667| 
   11425                    ;* --------------------------------------------------------------------------*
   11426                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1668,column 9,is_stmt,isa 1
   11427                    ;----------------------------------------------------------------------
   11428                    ; 1668 | packet_size += 2;                                                      
   11429                    ;----------------------------------------------------------------------
   11430 0000005e 0020F89D          LDRB      A1, [SP, #32]         ; [DPU_V7M3_PIPE] |1668|  ; [KEEP 32-BIT INS]
   11431 00000062 1C80              ADDS      A1, A1, #2            ; [DPU_V7M3_PIPE] |1668|  ; [ORIG 16-BIT INS]
   11432 00000064 0020F88D          STRB      A1, [SP, #32]         ; [DPU_V7M3_PIPE] |1668|  ; [KEEP 32-BIT INS]
   11433                    ;* --------------------------------------------------------------------------*
   11434 00000068           ||$C$L279||:    
   11435                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1669,column 5,is_stmt,isa 1
   11436                    ;----------------------------------------------------------------------
   11437                    ; 1669 | if (st.chip_cfg.fifo_enable & INV_Z_GYRO)                              
   11438                    ;----------------------------------------------------------------------
   11439 00000068 4883              LDR       A1, $C$CON110         ; [DPU_V7M3_PIPE] |1669|  ; [ORIG 16-BIT INS]
   11440 0000006a 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1669|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  209

   11441 0000006c 0940              LSRS      A1, A1, #5            ; [DPU_V7M3_PIPE] |1669|  ; [ORIG 16-BIT INS]
   11442 0000006e D304              BCC       ||$C$L280||           ; [DPU_V7M3_PIPE] |1669|  ; [ORIG 16-BIT INS]
   11443                            ; BRANCHCC OCCURS {||$C$L280||}  ; [] |1669| 
   11444                    ;* --------------------------------------------------------------------------*
   11445                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1670,column 9,is_stmt,isa 1
   11446                    ;----------------------------------------------------------------------
   11447                    ; 1670 | packet_size += 2;                                                      
   11448                    ;----------------------------------------------------------------------
   11449 00000070 0020F89D          LDRB      A1, [SP, #32]         ; [DPU_V7M3_PIPE] |1670|  ; [KEEP 32-BIT INS]
   11450 00000074 1C80              ADDS      A1, A1, #2            ; [DPU_V7M3_PIPE] |1670|  ; [ORIG 16-BIT INS]
   11451 00000076 0020F88D          STRB      A1, [SP, #32]         ; [DPU_V7M3_PIPE] |1670|  ; [KEEP 32-BIT INS]
   11452                    ;* --------------------------------------------------------------------------*
   11453 0000007a           ||$C$L280||:    
   11454                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1671,column 5,is_stmt,isa 1
   11455                    ;----------------------------------------------------------------------
   11456                    ; 1671 | if (st.chip_cfg.fifo_enable & INV_XYZ_ACCEL)                           
   11457                    ;----------------------------------------------------------------------
   11458 0000007a 487F              LDR       A1, $C$CON110         ; [DPU_V7M3_PIPE] |1671|  ; [ORIG 16-BIT INS]
   11459 0000007c 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1671|  ; [ORIG 16-BIT INS]
   11460 0000007e 0900              LSRS      A1, A1, #4            ; [DPU_V7M3_PIPE] |1671|  ; [ORIG 16-BIT INS]
   11461 00000080 D304              BCC       ||$C$L281||           ; [DPU_V7M3_PIPE] |1671|  ; [ORIG 16-BIT INS]
   11462                            ; BRANCHCC OCCURS {||$C$L281||}  ; [] |1671| 
   11463                    ;* --------------------------------------------------------------------------*
   11464                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1672,column 9,is_stmt,isa 1
   11465                    ;----------------------------------------------------------------------
   11466                    ; 1672 | packet_size += 6;                                                      
   11467                    ;----------------------------------------------------------------------
   11468 00000082 0020F89D          LDRB      A1, [SP, #32]         ; [DPU_V7M3_PIPE] |1672|  ; [KEEP 32-BIT INS]
   11469 00000086 1D80              ADDS      A1, A1, #6            ; [DPU_V7M3_PIPE] |1672|  ; [ORIG 16-BIT INS]
   11470 00000088 0020F88D          STRB      A1, [SP, #32]         ; [DPU_V7M3_PIPE] |1672|  ; [KEEP 32-BIT INS]
   11471                    ;* --------------------------------------------------------------------------*
   11472 0000008c           ||$C$L281||:    
   11473                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1674,column 5,is_stmt,isa 1
   11474                    ;----------------------------------------------------------------------
   11475                    ; 1674 | if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))              
   11476                    ;----------------------------------------------------------------------
   11477 0000008c 487B              LDR       A1, $C$CON111         ; [DPU_V7M3_PIPE] |1674|  ; [ORIG 16-BIT INS]
   11478 0000008e 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1674|  ; [ORIG 16-BIT INS]
   11479 00000090 7B00              LDRB      A1, [A1, #12]         ; [DPU_V7M3_PIPE] |1674|  ; [ORIG 16-BIT INS]
   11480 00000092 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |1674|  ; [ORIG 16-BIT INS]
   11481 00000094 AA05              ADD       A3, SP, #20           ; [DPU_V7M3_PIPE] |1674|  ; [ORIG 16-BIT INS]
   11482                    $C$DW$394       .dwtag  DW_TAG_TI_branch
   11483                            .dwattr $C$DW$394, DW_AT_low_pc(0x00)
   11484                            .dwattr $C$DW$394, DW_AT_name("RD_MPU")
   11485                            .dwattr $C$DW$394, DW_AT_TI_call
   11486                    
   11487 00000096 FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |1674|  ; [KEEP 32-BIT INS]
   11488                            ; CALL OCCURS {RD_MPU }          ; [] |1674| 
   11489 0000009a B110              CBZ       A1, ||$C$L282||       ; []  ; [ORIG 16-BIT INS]
   11490                            ; BRANCHCC OCCURS {||$C$L282||}  ; [] |1674| 
   11491                    ;* --------------------------------------------------------------------------*
   11492                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1675,column 9,is_stmt,isa 1
   11493                    ;----------------------------------------------------------------------
   11494                    ; 1675 | return -1;                                                             
   11495                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  210

   11496 0000009c 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1675|  ; [KEEP 32-BIT INS]
   11497 000000a0 E0E4              B         ||$C$L291||           ; [DPU_V7M3_PIPE] |1675|  ; [ORIG 16-BIT INS]
   11498                            ; BRANCH OCCURS {||$C$L291||}    ; [] |1675| 
   11499                    ;* --------------------------------------------------------------------------*
   11500 000000a2           ||$C$L282||:    
   11501                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1676,column 5,is_stmt,isa 1
   11502                    ;----------------------------------------------------------------------
   11503                    ; 1676 | fifo_count = (data[0] << 8) | data[1];                                 
   11504                    ;----------------------------------------------------------------------
   11505 000000a2 1014F89D          LDRB      A2, [SP, #20]         ; [DPU_V7M3_PIPE] |1676|  ; [KEEP 32-BIT INS]
   11506 000000a6 0015F89D          LDRB      A1, [SP, #21]         ; [DPU_V7M3_PIPE] |1676|  ; [KEEP 32-BIT INS]
   11507 000000aa 2001EA40          ORR       A1, A1, A2, LSL #8    ; [DPU_V7M3_PIPE] |1676|  ; [KEEP 32-BIT INS]
   11508 000000ae 0010F8AD          STRH      A1, [SP, #16]         ; [DPU_V7M3_PIPE] |1676|  ; [KEEP 32-BIT INS]
   11509                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1677,column 5,is_stmt,isa 1
   11510                    ;----------------------------------------------------------------------
   11511                    ; 1677 | if (fifo_count < packet_size)                                          
   11512                    ;----------------------------------------------------------------------
   11513 000000b2 0020F89D          LDRB      A1, [SP, #32]         ; [DPU_V7M3_PIPE] |1677|  ; [KEEP 32-BIT INS]
   11514 000000b6 1010F8BD          LDRH      A2, [SP, #16]         ; [DPU_V7M3_PIPE] |1677|  ; [KEEP 32-BIT INS]
   11515 000000ba 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |1677|  ; [ORIG 16-BIT INS]
   11516 000000bc DD01              BLE       ||$C$L283||           ; [DPU_V7M3_PIPE] |1677|  ; [ORIG 16-BIT INS]
   11517                            ; BRANCHCC OCCURS {||$C$L283||}  ; [] |1677| 
   11518                    ;* --------------------------------------------------------------------------*
   11519                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1678,column 9,is_stmt,isa 1
   11520                    ;----------------------------------------------------------------------
   11521                    ; 1678 | return 0;                                                              
   11522                    ; 1679 | //    log_i("FIFO count: %hd\n", fifo_count);                          
   11523                    ;----------------------------------------------------------------------
   11524 000000be 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1678|  ; [ORIG 16-BIT INS]
   11525 000000c0 E0D4              B         ||$C$L291||           ; [DPU_V7M3_PIPE] |1678|  ; [ORIG 16-BIT INS]
   11526                            ; BRANCH OCCURS {||$C$L291||}    ; [] |1678| 
   11527                    ;* --------------------------------------------------------------------------*
   11528 000000c2           ||$C$L283||:    
   11529                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1680,column 5,is_stmt,isa 1
   11530                    ;----------------------------------------------------------------------
   11531                    ; 1680 | if (fifo_count > (st.hw->max_fifo >> 1)) {                             
   11532                    ;----------------------------------------------------------------------
   11533 000000c2 486F              LDR       A1, $C$CON112         ; [DPU_V7M3_PIPE] |1680|  ; [ORIG 16-BIT INS]
   11534 000000c4 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1680|  ; [ORIG 16-BIT INS]
   11535 000000c6 1010F8BD          LDRH      A2, [SP, #16]         ; [DPU_V7M3_PIPE] |1680|  ; [KEEP 32-BIT INS]
   11536 000000ca 8840              LDRH      A1, [A1, #2]          ; [DPU_V7M3_PIPE] |1680|  ; [ORIG 16-BIT INS]
   11537 000000cc 0F60EBB1          CMP       A2, A1, ASR #1        ; [DPU_V7M3_PIPE] |1680|  ; [KEEP 32-BIT INS]
   11538 000000d0 DD13              BLE       ||$C$L285||           ; [DPU_V7M3_PIPE] |1680|  ; [ORIG 16-BIT INS]
   11539                            ; BRANCHCC OCCURS {||$C$L285||}  ; [] |1680| 
   11540                    ;* --------------------------------------------------------------------------*
   11541                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1682,column 9,is_stmt,isa 1
   11542                    ;----------------------------------------------------------------------
   11543                    ; 1682 | if (i2c_read(st.hw->addr, st.reg->int_status, 1, data))                
   11544                    ;----------------------------------------------------------------------
   11545 000000d2 486A              LDR       A1, $C$CON111         ; [DPU_V7M3_PIPE] |1682|  ; [ORIG 16-BIT INS]
   11546 000000d4 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1682|  ; [ORIG 16-BIT INS]
   11547 000000d6 7CC0              LDRB      A1, [A1, #19]         ; [DPU_V7M3_PIPE] |1682|  ; [ORIG 16-BIT INS]
   11548 000000d8 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1682|  ; [ORIG 16-BIT INS]
   11549 000000da AA05              ADD       A3, SP, #20           ; [DPU_V7M3_PIPE] |1682|  ; [ORIG 16-BIT INS]
   11550                    $C$DW$395       .dwtag  DW_TAG_TI_branch
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  211

   11551                            .dwattr $C$DW$395, DW_AT_low_pc(0x00)
   11552                            .dwattr $C$DW$395, DW_AT_name("RD_MPU")
   11553                            .dwattr $C$DW$395, DW_AT_TI_call
   11554                    
   11555 000000dc FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |1682|  ; [KEEP 32-BIT INS]
   11556                            ; CALL OCCURS {RD_MPU }          ; [] |1682| 
   11557 000000e0 B110              CBZ       A1, ||$C$L284||       ; []  ; [ORIG 16-BIT INS]
   11558                            ; BRANCHCC OCCURS {||$C$L284||}  ; [] |1682| 
   11559                    ;* --------------------------------------------------------------------------*
   11560                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1683,column 13,is_stmt,isa 1
   11561                    ;----------------------------------------------------------------------
   11562                    ; 1683 | return -1;                                                             
   11563                    ;----------------------------------------------------------------------
   11564 000000e2 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1683|  ; [KEEP 32-BIT INS]
   11565 000000e6 E0C1              B         ||$C$L291||           ; [DPU_V7M3_PIPE] |1683|  ; [ORIG 16-BIT INS]
   11566                            ; BRANCH OCCURS {||$C$L291||}    ; [] |1683| 
   11567                    ;* --------------------------------------------------------------------------*
   11568 000000e8           ||$C$L284||:    
   11569                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1684,column 9,is_stmt,isa 1
   11570                    ;----------------------------------------------------------------------
   11571                    ; 1684 | if (data[0] & BIT_FIFO_OVERFLOW) {                                     
   11572                    ;----------------------------------------------------------------------
   11573 000000e8 0014F89D          LDRB      A1, [SP, #20]         ; [DPU_V7M3_PIPE] |1684|  ; [KEEP 32-BIT INS]
   11574 000000ec 0940              LSRS      A1, A1, #5            ; [DPU_V7M3_PIPE] |1684|  ; [ORIG 16-BIT INS]
   11575 000000ee D304              BCC       ||$C$L285||           ; [DPU_V7M3_PIPE] |1684|  ; [ORIG 16-BIT INS]
   11576                            ; BRANCHCC OCCURS {||$C$L285||}  ; [] |1684| 
   11577                    ;* --------------------------------------------------------------------------*
   11578                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1685,column 13,is_stmt,isa 1
   11579                    ;----------------------------------------------------------------------
   11580                    ; 1685 | mpu_reset_fifo();                                                      
   11581                    ;----------------------------------------------------------------------
   11582                    $C$DW$396       .dwtag  DW_TAG_TI_branch
   11583                            .dwattr $C$DW$396, DW_AT_low_pc(0x00)
   11584                            .dwattr $C$DW$396, DW_AT_name("mpu_reset_fifo")
   11585                            .dwattr $C$DW$396, DW_AT_TI_call
   11586                    
   11587 000000f0 FFFEF7FF!         BL        mpu_reset_fifo        ; [DPU_V7M3_PIPE] |1685|  ; [KEEP 32-BIT INS]
   11588                            ; CALL OCCURS {mpu_reset_fifo }  ; [] |1685| 
   11589                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1686,column 13,is_stmt,isa 1
   11590                    ;----------------------------------------------------------------------
   11591                    ; 1686 | return -2;                                                             
   11592                    ; 1689 | get_ms((unsigned long*)timestamp);                                     
   11593                    ;----------------------------------------------------------------------
   11594 000000f4 0001F06F          MVN       A1, #1                ; [DPU_V7M3_PIPE] |1686|  ; [KEEP 32-BIT INS]
   11595 000000f8 E0B8              B         ||$C$L291||           ; [DPU_V7M3_PIPE] |1686|  ; [ORIG 16-BIT INS]
   11596                            ; BRANCH OCCURS {||$C$L291||}    ; [] |1686| 
   11597                    ;* --------------------------------------------------------------------------*
   11598 000000fa           ||$C$L285||:    
   11599                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1691,column 5,is_stmt,isa 1
   11600                    ;----------------------------------------------------------------------
   11601                    ; 1691 | if (i2c_read(st.hw->addr, st.reg->fifo_r_w, packet_size, data))        
   11602                    ;----------------------------------------------------------------------
   11603 000000fa 4860              LDR       A1, $C$CON111         ; [DPU_V7M3_PIPE] |1691|  ; [ORIG 16-BIT INS]
   11604 000000fc 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1691|  ; [ORIG 16-BIT INS]
   11605 000000fe 1020F89D          LDRB      A2, [SP, #32]         ; [DPU_V7M3_PIPE] |1691|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  212

   11606 00000102 7B40              LDRB      A1, [A1, #13]         ; [DPU_V7M3_PIPE] |1691|  ; [ORIG 16-BIT INS]
   11607 00000104 AA05              ADD       A3, SP, #20           ; [DPU_V7M3_PIPE] |1691|  ; [ORIG 16-BIT INS]
   11608                    $C$DW$397       .dwtag  DW_TAG_TI_branch
   11609                            .dwattr $C$DW$397, DW_AT_low_pc(0x00)
   11610                            .dwattr $C$DW$397, DW_AT_name("RD_MPU")
   11611                            .dwattr $C$DW$397, DW_AT_TI_call
   11612                    
   11613 00000106 FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |1691|  ; [KEEP 32-BIT INS]
   11614                            ; CALL OCCURS {RD_MPU }          ; [] |1691| 
   11615 0000010a B110              CBZ       A1, ||$C$L286||       ; []  ; [ORIG 16-BIT INS]
   11616                            ; BRANCHCC OCCURS {||$C$L286||}  ; [] |1691| 
   11617                    ;* --------------------------------------------------------------------------*
   11618                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1692,column 9,is_stmt,isa 1
   11619                    ;----------------------------------------------------------------------
   11620                    ; 1692 | return -1;                                                             
   11621                    ;----------------------------------------------------------------------
   11622 0000010c 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1692|  ; [KEEP 32-BIT INS]
   11623 00000110 E0AC              B         ||$C$L291||           ; [DPU_V7M3_PIPE] |1692|  ; [ORIG 16-BIT INS]
   11624                            ; BRANCH OCCURS {||$C$L291||}    ; [] |1692| 
   11625                    ;* --------------------------------------------------------------------------*
   11626 00000112           ||$C$L286||:    
   11627                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1693,column 5,is_stmt,isa 1
   11628                    ;----------------------------------------------------------------------
   11629                    ; 1693 | more[0] = fifo_count / packet_size - 1;                                
   11630                    ;----------------------------------------------------------------------
   11631 00000112 0020F89D          LDRB      A1, [SP, #32]         ; [DPU_V7M3_PIPE] |1693|  ; [KEEP 32-BIT INS]
   11632 00000116 2010F8BD          LDRH      A3, [SP, #16]         ; [DPU_V7M3_PIPE] |1693|  ; [KEEP 32-BIT INS]
   11633 0000011a 990A              LDR       A2, [SP, #40]         ; [DPU_V7M3_PIPE] |1693|  ; [ORIG 16-BIT INS]
   11634 0000011c F0F0FBB2          UDIV      A1, A3, A1            ; [DPU_V7M3_PIPE] |1693|  ; [KEEP 32-BIT INS]
   11635 00000120 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1693|  ; [ORIG 16-BIT INS]
   11636 00000122 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1693|  ; [ORIG 16-BIT INS]
   11637                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1694,column 5,is_stmt,isa 1
   11638                    ;----------------------------------------------------------------------
   11639                    ; 1694 | sensors[0] = 0;                                                        
   11640                    ;----------------------------------------------------------------------
   11641 00000124 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |1694|  ; [ORIG 16-BIT INS]
   11642 00000126 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |1694|  ; [ORIG 16-BIT INS]
   11643 00000128 7001              STRB      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1694|  ; [ORIG 16-BIT INS]
   11644                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1696,column 5,is_stmt,isa 1
   11645                    ;----------------------------------------------------------------------
   11646                    ; 1696 | if ((index != packet_size) && st.chip_cfg.fifo_enable & INV_XYZ_ACCEL)
   11647                    ;     | {                                                                      
   11648                    ;----------------------------------------------------------------------
   11649 0000012a 1012F8BD          LDRH      A2, [SP, #18]         ; [DPU_V7M3_PIPE] |1696|  ; [KEEP 32-BIT INS]
   11650 0000012e 0020F89D          LDRB      A1, [SP, #32]         ; [DPU_V7M3_PIPE] |1696|  ; [KEEP 32-BIT INS]
   11651 00000132 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |1696|  ; [ORIG 16-BIT INS]
   11652 00000134 D036              BEQ       ||$C$L287||           ; [DPU_V7M3_PIPE] |1696|  ; [ORIG 16-BIT INS]
   11653                            ; BRANCHCC OCCURS {||$C$L287||}  ; [] |1696| 
   11654                    ;* --------------------------------------------------------------------------*
   11655 00000136 4850              LDR       A1, $C$CON110         ; [DPU_V7M3_PIPE] |1696|  ; [ORIG 16-BIT INS]
   11656 00000138 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1696|  ; [ORIG 16-BIT INS]
   11657 0000013a 0900              LSRS      A1, A1, #4            ; [DPU_V7M3_PIPE] |1696|  ; [ORIG 16-BIT INS]
   11658 0000013c D332              BCC       ||$C$L287||           ; [DPU_V7M3_PIPE] |1696|  ; [ORIG 16-BIT INS]
   11659                            ; BRANCHCC OCCURS {||$C$L287||}  ; [] |1696| 
   11660                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  213

   11661                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1697,column 9,is_stmt,isa 1
   11662                    ;----------------------------------------------------------------------
   11663                    ; 1697 | accel[0] = (data[index+0] << 8) | data[index+1];                       
   11664                    ;----------------------------------------------------------------------
   11665 0000013e 1012F8BD          LDRH      A2, [SP, #18]         ; [DPU_V7M3_PIPE] |1697|  ; [KEEP 32-BIT INS]
   11666 00000142 0012F8BD          LDRH      A1, [SP, #18]         ; [DPU_V7M3_PIPE] |1697|  ; [KEEP 32-BIT INS]
   11667 00000146 4469              ADD       A2, SP, A2            ; [DPU_V7M3_PIPE] |1697|  ; [ORIG 16-BIT INS]
   11668 00000148 7D0A              LDRB      A3, [A2, #20]         ; [DPU_V7M3_PIPE] |1697|  ; [ORIG 16-BIT INS]
   11669 0000014a 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1697|  ; [ORIG 16-BIT INS]
   11670 0000014c 4468              ADD       A1, SP, A1            ; [DPU_V7M3_PIPE] |1697|  ; [ORIG 16-BIT INS]
   11671 0000014e 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1697|  ; [ORIG 16-BIT INS]
   11672 00000150 7D00              LDRB      A1, [A1, #20]         ; [DPU_V7M3_PIPE] |1697|  ; [ORIG 16-BIT INS]
   11673 00000152 2002EA40          ORR       A1, A1, A3, LSL #8    ; [DPU_V7M3_PIPE] |1697|  ; [KEEP 32-BIT INS]
   11674 00000156 8008              STRH      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1697|  ; [ORIG 16-BIT INS]
   11675                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1698,column 9,is_stmt,isa 1
   11676                    ;----------------------------------------------------------------------
   11677                    ; 1698 | accel[1] = (data[index+2] << 8) | data[index+3];                       
   11678                    ;----------------------------------------------------------------------
   11679 00000158 0012F8BD          LDRH      A1, [SP, #18]         ; [DPU_V7M3_PIPE] |1698|  ; [KEEP 32-BIT INS]
   11680 0000015c 1012F8BD          LDRH      A2, [SP, #18]         ; [DPU_V7M3_PIPE] |1698|  ; [KEEP 32-BIT INS]
   11681 00000160 1C80              ADDS      A1, A1, #2            ; [DPU_V7M3_PIPE] |1698|  ; [ORIG 16-BIT INS]
   11682 00000162 1CC9              ADDS      A2, A2, #3            ; [DPU_V7M3_PIPE] |1698|  ; [ORIG 16-BIT INS]
   11683 00000164 4468              ADD       A1, SP, A1            ; [DPU_V7M3_PIPE] |1698|  ; [ORIG 16-BIT INS]
   11684 00000166 4469              ADD       A2, SP, A2            ; [DPU_V7M3_PIPE] |1698|  ; [ORIG 16-BIT INS]
   11685 00000168 7D02              LDRB      A3, [A1, #20]         ; [DPU_V7M3_PIPE] |1698|  ; [ORIG 16-BIT INS]
   11686 0000016a 7D08              LDRB      A1, [A2, #20]         ; [DPU_V7M3_PIPE] |1698|  ; [ORIG 16-BIT INS]
   11687 0000016c 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1698|  ; [ORIG 16-BIT INS]
   11688 0000016e 2002EA40          ORR       A1, A1, A3, LSL #8    ; [DPU_V7M3_PIPE] |1698|  ; [KEEP 32-BIT INS]
   11689 00000172 8048              STRH      A1, [A2, #2]          ; [DPU_V7M3_PIPE] |1698|  ; [ORIG 16-BIT INS]
   11690                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1699,column 9,is_stmt,isa 1
   11691                    ;----------------------------------------------------------------------
   11692                    ; 1699 | accel[2] = (data[index+4] << 8) | data[index+5];                       
   11693                    ;----------------------------------------------------------------------
   11694 00000174 0012F8BD          LDRH      A1, [SP, #18]         ; [DPU_V7M3_PIPE] |1699|  ; [KEEP 32-BIT INS]
   11695 00000178 1012F8BD          LDRH      A2, [SP, #18]         ; [DPU_V7M3_PIPE] |1699|  ; [KEEP 32-BIT INS]
   11696 0000017c 1D00              ADDS      A1, A1, #4            ; [DPU_V7M3_PIPE] |1699|  ; [ORIG 16-BIT INS]
   11697 0000017e 1D49              ADDS      A2, A2, #5            ; [DPU_V7M3_PIPE] |1699|  ; [ORIG 16-BIT INS]
   11698 00000180 4468              ADD       A1, SP, A1            ; [DPU_V7M3_PIPE] |1699|  ; [ORIG 16-BIT INS]
   11699 00000182 4469              ADD       A2, SP, A2            ; [DPU_V7M3_PIPE] |1699|  ; [ORIG 16-BIT INS]
   11700 00000184 7D02              LDRB      A3, [A1, #20]         ; [DPU_V7M3_PIPE] |1699|  ; [ORIG 16-BIT INS]
   11701 00000186 7D08              LDRB      A1, [A2, #20]         ; [DPU_V7M3_PIPE] |1699|  ; [ORIG 16-BIT INS]
   11702 00000188 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1699|  ; [ORIG 16-BIT INS]
   11703 0000018a 2002EA40          ORR       A1, A1, A3, LSL #8    ; [DPU_V7M3_PIPE] |1699|  ; [KEEP 32-BIT INS]
   11704 0000018e 8088              STRH      A1, [A2, #4]          ; [DPU_V7M3_PIPE] |1699|  ; [ORIG 16-BIT INS]
   11705                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1700,column 9,is_stmt,isa 1
   11706                    ;----------------------------------------------------------------------
   11707                    ; 1700 | sensors[0] |= INV_XYZ_ACCEL;                                           
   11708                    ;----------------------------------------------------------------------
   11709 00000190 9903              LDR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |1700|  ; [ORIG 16-BIT INS]
   11710 00000192 7808              LDRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1700|  ; [ORIG 16-BIT INS]
   11711 00000194 0008F040          ORR       A1, A1, #8            ; [DPU_V7M3_PIPE] |1700|  ; [KEEP 32-BIT INS]
   11712 00000198 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1700|  ; [ORIG 16-BIT INS]
   11713                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1701,column 9,is_stmt,isa 1
   11714                    ;----------------------------------------------------------------------
   11715                    ; 1701 | index += 6;                                                            
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  214

   11716                    ;----------------------------------------------------------------------
   11717 0000019a 0012F8BD          LDRH      A1, [SP, #18]         ; [DPU_V7M3_PIPE] |1701|  ; [KEEP 32-BIT INS]
   11718 0000019e 1D80              ADDS      A1, A1, #6            ; [DPU_V7M3_PIPE] |1701|  ; [ORIG 16-BIT INS]
   11719 000001a0 0012F8AD          STRH      A1, [SP, #18]         ; [DPU_V7M3_PIPE] |1701|  ; [KEEP 32-BIT INS]
   11720                    ;* --------------------------------------------------------------------------*
   11721 000001a4           ||$C$L287||:    
   11722                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1703,column 5,is_stmt,isa 1
   11723                    ;----------------------------------------------------------------------
   11724                    ; 1703 | if ((index != packet_size) && st.chip_cfg.fifo_enable & INV_X_GYRO) {  
   11725                    ;----------------------------------------------------------------------
   11726 000001a4 0020F89D          LDRB      A1, [SP, #32]         ; [DPU_V7M3_PIPE] |1703|  ; [KEEP 32-BIT INS]
   11727 000001a8 1012F8BD          LDRH      A2, [SP, #18]         ; [DPU_V7M3_PIPE] |1703|  ; [KEEP 32-BIT INS]
   11728 000001ac 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |1703|  ; [ORIG 16-BIT INS]
   11729 000001ae D01A              BEQ       ||$C$L288||           ; [DPU_V7M3_PIPE] |1703|  ; [ORIG 16-BIT INS]
   11730                            ; BRANCHCC OCCURS {||$C$L288||}  ; [] |1703| 
   11731                    ;* --------------------------------------------------------------------------*
   11732 000001b0 4831              LDR       A1, $C$CON110         ; [DPU_V7M3_PIPE] |1703|  ; [ORIG 16-BIT INS]
   11733 000001b2 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1703|  ; [ORIG 16-BIT INS]
   11734 000001b4 09C0              LSRS      A1, A1, #7            ; [DPU_V7M3_PIPE] |1703|  ; [ORIG 16-BIT INS]
   11735 000001b6 D316              BCC       ||$C$L288||           ; [DPU_V7M3_PIPE] |1703|  ; [ORIG 16-BIT INS]
   11736                            ; BRANCHCC OCCURS {||$C$L288||}  ; [] |1703| 
   11737                    ;* --------------------------------------------------------------------------*
   11738                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1704,column 9,is_stmt,isa 1
   11739                    ;----------------------------------------------------------------------
   11740                    ; 1704 | gyro[0] = (data[index+0] << 8) | data[index+1];                        
   11741                    ;----------------------------------------------------------------------
   11742 000001b8 1012F8BD          LDRH      A2, [SP, #18]         ; [DPU_V7M3_PIPE] |1704|  ; [KEEP 32-BIT INS]
   11743 000001bc 0012F8BD          LDRH      A1, [SP, #18]         ; [DPU_V7M3_PIPE] |1704|  ; [KEEP 32-BIT INS]
   11744 000001c0 4469              ADD       A2, SP, A2            ; [DPU_V7M3_PIPE] |1704|  ; [ORIG 16-BIT INS]
   11745 000001c2 7D0A              LDRB      A3, [A2, #20]         ; [DPU_V7M3_PIPE] |1704|  ; [ORIG 16-BIT INS]
   11746 000001c4 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1704|  ; [ORIG 16-BIT INS]
   11747 000001c6 4468              ADD       A1, SP, A1            ; [DPU_V7M3_PIPE] |1704|  ; [ORIG 16-BIT INS]
   11748 000001c8 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |1704|  ; [ORIG 16-BIT INS]
   11749 000001ca 7D00              LDRB      A1, [A1, #20]         ; [DPU_V7M3_PIPE] |1704|  ; [ORIG 16-BIT INS]
   11750 000001cc 2002EA40          ORR       A1, A1, A3, LSL #8    ; [DPU_V7M3_PIPE] |1704|  ; [KEEP 32-BIT INS]
   11751 000001d0 8008              STRH      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1704|  ; [ORIG 16-BIT INS]
   11752                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1705,column 9,is_stmt,isa 1
   11753                    ;----------------------------------------------------------------------
   11754                    ; 1705 | sensors[0] |= INV_X_GYRO;                                              
   11755                    ;----------------------------------------------------------------------
   11756 000001d2 9903              LDR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |1705|  ; [ORIG 16-BIT INS]
   11757 000001d4 7808              LDRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1705|  ; [ORIG 16-BIT INS]
   11758 000001d6 0040F040          ORR       A1, A1, #64           ; [DPU_V7M3_PIPE] |1705|  ; [KEEP 32-BIT INS]
   11759 000001da 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1705|  ; [ORIG 16-BIT INS]
   11760                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1706,column 9,is_stmt,isa 1
   11761                    ;----------------------------------------------------------------------
   11762                    ; 1706 | index += 2;                                                            
   11763                    ;----------------------------------------------------------------------
   11764 000001dc 0012F8BD          LDRH      A1, [SP, #18]         ; [DPU_V7M3_PIPE] |1706|  ; [KEEP 32-BIT INS]
   11765 000001e0 1C80              ADDS      A1, A1, #2            ; [DPU_V7M3_PIPE] |1706|  ; [ORIG 16-BIT INS]
   11766 000001e2 0012F8AD          STRH      A1, [SP, #18]         ; [DPU_V7M3_PIPE] |1706|  ; [KEEP 32-BIT INS]
   11767                    ;* --------------------------------------------------------------------------*
   11768 000001e6           ||$C$L288||:    
   11769                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1708,column 5,is_stmt,isa 1
   11770                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  215

   11771                    ; 1708 | if ((index != packet_size) && st.chip_cfg.fifo_enable & INV_Y_GYRO) {  
   11772                    ;----------------------------------------------------------------------
   11773 000001e6 0020F89D          LDRB      A1, [SP, #32]         ; [DPU_V7M3_PIPE] |1708|  ; [KEEP 32-BIT INS]
   11774 000001ea 1012F8BD          LDRH      A2, [SP, #18]         ; [DPU_V7M3_PIPE] |1708|  ; [KEEP 32-BIT INS]
   11775 000001ee 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |1708|  ; [ORIG 16-BIT INS]
   11776 000001f0 D01A              BEQ       ||$C$L289||           ; [DPU_V7M3_PIPE] |1708|  ; [ORIG 16-BIT INS]
   11777                            ; BRANCHCC OCCURS {||$C$L289||}  ; [] |1708| 
   11778                    ;* --------------------------------------------------------------------------*
   11779 000001f2 4821              LDR       A1, $C$CON110         ; [DPU_V7M3_PIPE] |1708|  ; [ORIG 16-BIT INS]
   11780 000001f4 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1708|  ; [ORIG 16-BIT INS]
   11781 000001f6 0980              LSRS      A1, A1, #6            ; [DPU_V7M3_PIPE] |1708|  ; [ORIG 16-BIT INS]
   11782 000001f8 D316              BCC       ||$C$L289||           ; [DPU_V7M3_PIPE] |1708|  ; [ORIG 16-BIT INS]
   11783                            ; BRANCHCC OCCURS {||$C$L289||}  ; [] |1708| 
   11784                    ;* --------------------------------------------------------------------------*
   11785                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1709,column 9,is_stmt,isa 1
   11786                    ;----------------------------------------------------------------------
   11787                    ; 1709 | gyro[1] = (data[index+0] << 8) | data[index+1];                        
   11788                    ;----------------------------------------------------------------------
   11789 000001fa 1012F8BD          LDRH      A2, [SP, #18]         ; [DPU_V7M3_PIPE] |1709|  ; [KEEP 32-BIT INS]
   11790 000001fe 0012F8BD          LDRH      A1, [SP, #18]         ; [DPU_V7M3_PIPE] |1709|  ; [KEEP 32-BIT INS]
   11791 00000202 4469              ADD       A2, SP, A2            ; [DPU_V7M3_PIPE] |1709|  ; [ORIG 16-BIT INS]
   11792 00000204 7D0A              LDRB      A3, [A2, #20]         ; [DPU_V7M3_PIPE] |1709|  ; [ORIG 16-BIT INS]
   11793 00000206 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1709|  ; [ORIG 16-BIT INS]
   11794 00000208 4468              ADD       A1, SP, A1            ; [DPU_V7M3_PIPE] |1709|  ; [ORIG 16-BIT INS]
   11795 0000020a 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |1709|  ; [ORIG 16-BIT INS]
   11796 0000020c 7D00              LDRB      A1, [A1, #20]         ; [DPU_V7M3_PIPE] |1709|  ; [ORIG 16-BIT INS]
   11797 0000020e 2002EA40          ORR       A1, A1, A3, LSL #8    ; [DPU_V7M3_PIPE] |1709|  ; [KEEP 32-BIT INS]
   11798 00000212 8048              STRH      A1, [A2, #2]          ; [DPU_V7M3_PIPE] |1709|  ; [ORIG 16-BIT INS]
   11799                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1710,column 9,is_stmt,isa 1
   11800                    ;----------------------------------------------------------------------
   11801                    ; 1710 | sensors[0] |= INV_Y_GYRO;                                              
   11802                    ;----------------------------------------------------------------------
   11803 00000214 9903              LDR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |1710|  ; [ORIG 16-BIT INS]
   11804 00000216 7808              LDRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1710|  ; [ORIG 16-BIT INS]
   11805 00000218 0020F040          ORR       A1, A1, #32           ; [DPU_V7M3_PIPE] |1710|  ; [KEEP 32-BIT INS]
   11806 0000021c 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1710|  ; [ORIG 16-BIT INS]
   11807                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1711,column 9,is_stmt,isa 1
   11808                    ;----------------------------------------------------------------------
   11809                    ; 1711 | index += 2;                                                            
   11810                    ;----------------------------------------------------------------------
   11811 0000021e 0012F8BD          LDRH      A1, [SP, #18]         ; [DPU_V7M3_PIPE] |1711|  ; [KEEP 32-BIT INS]
   11812 00000222 1C80              ADDS      A1, A1, #2            ; [DPU_V7M3_PIPE] |1711|  ; [ORIG 16-BIT INS]
   11813 00000224 0012F8AD          STRH      A1, [SP, #18]         ; [DPU_V7M3_PIPE] |1711|  ; [KEEP 32-BIT INS]
   11814                    ;* --------------------------------------------------------------------------*
   11815 00000228           ||$C$L289||:    
   11816                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1713,column 5,is_stmt,isa 1
   11817                    ;----------------------------------------------------------------------
   11818                    ; 1713 | if ((index != packet_size) && st.chip_cfg.fifo_enable & INV_Z_GYRO) {  
   11819                    ;----------------------------------------------------------------------
   11820 00000228 0020F89D          LDRB      A1, [SP, #32]         ; [DPU_V7M3_PIPE] |1713|  ; [KEEP 32-BIT INS]
   11821 0000022c 1012F8BD          LDRH      A2, [SP, #18]         ; [DPU_V7M3_PIPE] |1713|  ; [KEEP 32-BIT INS]
   11822 00000230 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |1713|  ; [ORIG 16-BIT INS]
   11823 00000232 D01A              BEQ       ||$C$L290||           ; [DPU_V7M3_PIPE] |1713|  ; [ORIG 16-BIT INS]
   11824                            ; BRANCHCC OCCURS {||$C$L290||}  ; [] |1713| 
   11825                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  216

   11826 00000234 4810              LDR       A1, $C$CON110         ; [DPU_V7M3_PIPE] |1713|  ; [ORIG 16-BIT INS]
   11827 00000236 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1713|  ; [ORIG 16-BIT INS]
   11828 00000238 0940              LSRS      A1, A1, #5            ; [DPU_V7M3_PIPE] |1713|  ; [ORIG 16-BIT INS]
   11829 0000023a D316              BCC       ||$C$L290||           ; [DPU_V7M3_PIPE] |1713|  ; [ORIG 16-BIT INS]
   11830                            ; BRANCHCC OCCURS {||$C$L290||}  ; [] |1713| 
   11831                    ;* --------------------------------------------------------------------------*
   11832                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1714,column 9,is_stmt,isa 1
   11833                    ;----------------------------------------------------------------------
   11834                    ; 1714 | gyro[2] = (data[index+0] << 8) | data[index+1];                        
   11835                    ;----------------------------------------------------------------------
   11836 0000023c 1012F8BD          LDRH      A2, [SP, #18]         ; [DPU_V7M3_PIPE] |1714|  ; [KEEP 32-BIT INS]
   11837 00000240 0012F8BD          LDRH      A1, [SP, #18]         ; [DPU_V7M3_PIPE] |1714|  ; [KEEP 32-BIT INS]
   11838 00000244 4469              ADD       A2, SP, A2            ; [DPU_V7M3_PIPE] |1714|  ; [ORIG 16-BIT INS]
   11839 00000246 7D0A              LDRB      A3, [A2, #20]         ; [DPU_V7M3_PIPE] |1714|  ; [ORIG 16-BIT INS]
   11840 00000248 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1714|  ; [ORIG 16-BIT INS]
   11841 0000024a 4468              ADD       A1, SP, A1            ; [DPU_V7M3_PIPE] |1714|  ; [ORIG 16-BIT INS]
   11842 0000024c 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |1714|  ; [ORIG 16-BIT INS]
   11843 0000024e 7D00              LDRB      A1, [A1, #20]         ; [DPU_V7M3_PIPE] |1714|  ; [ORIG 16-BIT INS]
   11844 00000250 2002EA40          ORR       A1, A1, A3, LSL #8    ; [DPU_V7M3_PIPE] |1714|  ; [KEEP 32-BIT INS]
   11845 00000254 8088              STRH      A1, [A2, #4]          ; [DPU_V7M3_PIPE] |1714|  ; [ORIG 16-BIT INS]
   11846                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1715,column 9,is_stmt,isa 1
   11847                    ;----------------------------------------------------------------------
   11848                    ; 1715 | sensors[0] |= INV_Z_GYRO;                                              
   11849                    ;----------------------------------------------------------------------
   11850 00000256 9903              LDR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |1715|  ; [ORIG 16-BIT INS]
   11851 00000258 7808              LDRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1715|  ; [ORIG 16-BIT INS]
   11852 0000025a 0010F040          ORR       A1, A1, #16           ; [DPU_V7M3_PIPE] |1715|  ; [KEEP 32-BIT INS]
   11853 0000025e 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1715|  ; [ORIG 16-BIT INS]
   11854                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1716,column 9,is_stmt,isa 1
   11855                    ;----------------------------------------------------------------------
   11856                    ; 1716 | index += 2;                                                            
   11857                    ;----------------------------------------------------------------------
   11858 00000260 0012F8BD          LDRH      A1, [SP, #18]         ; [DPU_V7M3_PIPE] |1716|  ; [KEEP 32-BIT INS]
   11859 00000264 1C80              ADDS      A1, A1, #2            ; [DPU_V7M3_PIPE] |1716|  ; [ORIG 16-BIT INS]
   11860 00000266 0012F8AD          STRH      A1, [SP, #18]         ; [DPU_V7M3_PIPE] |1716|  ; [KEEP 32-BIT INS]
   11861                    ;* --------------------------------------------------------------------------*
   11862 0000026a           ||$C$L290||:    
   11863                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1719,column 5,is_stmt,isa 1
   11864                    ;----------------------------------------------------------------------
   11865                    ; 1719 | return 0;                                                              
   11866                    ;----------------------------------------------------------------------
   11867 0000026a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1719|  ; [ORIG 16-BIT INS]
   11868                    ;* --------------------------------------------------------------------------*
   11869 0000026c           ||$C$L291||:    
   11870                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1720,column 1,is_stmt,isa 1
   11871 0000026c B009              ADD       SP, SP, #36           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   11872                            .dwcfi  cfa_offset, 4
   11873                    $C$DW$398       .dwtag  DW_TAG_TI_branch
   11874                            .dwattr $C$DW$398, DW_AT_low_pc(0x00)
   11875                            .dwattr $C$DW$398, DW_AT_TI_return
   11876                    
   11877 0000026e BD00              POP       {PC}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   11878                            .dwcfi  cfa_offset, 0
   11879                            ; BRANCH OCCURS                  ; [] 
   11880                            .dwattr $C$DW$380, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  217

   11881                            .dwattr $C$DW$380, DW_AT_TI_end_line(0x6b8)
   11882                            .dwattr $C$DW$380, DW_AT_TI_end_column(0x01)
   11883                            .dwendentry
   11884                            .dwendtag $C$DW$380
   11885                    
   11886 00000000                   .sect   ".text:mpu_read_fifo_stream"
   11887                            .clink
   11888                            .thumbfunc mpu_read_fifo_stream
   11889 00000000                   .thumb
   11890                            .global mpu_read_fifo_stream
   11891                    
   11892                    $C$DW$399       .dwtag  DW_TAG_subprogram
   11893                            .dwattr $C$DW$399, DW_AT_name("mpu_read_fifo_stream")
   11894                            .dwattr $C$DW$399, DW_AT_low_pc(mpu_read_fifo_stream)
   11895                            .dwattr $C$DW$399, DW_AT_high_pc(0x00)
   11896                            .dwattr $C$DW$399, DW_AT_TI_symbol_name("mpu_read_fifo_stream")
   11897                            .dwattr $C$DW$399, DW_AT_external
   11898                            .dwattr $C$DW$399, DW_AT_type(*$C$DW$T$10)
   11899                            .dwattr $C$DW$399, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   11900                            .dwattr $C$DW$399, DW_AT_TI_begin_line(0x6c1)
   11901                            .dwattr $C$DW$399, DW_AT_TI_begin_column(0x05)
   11902                            .dwattr $C$DW$399, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   11903                            .dwattr $C$DW$399, DW_AT_decl_line(0x6c1)
   11904                            .dwattr $C$DW$399, DW_AT_decl_column(0x05)
   11905                            .dwattr $C$DW$399, DW_AT_TI_max_frame_size(0x18)
   11906                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1731,column 1,is_stmt,address mpu_read_fifo_stream,is
   11907                    
   11908                            .dwfde $C$DW$CIE, mpu_read_fifo_stream
   11909                    $C$DW$400       .dwtag  DW_TAG_formal_parameter
   11910                            .dwattr $C$DW$400, DW_AT_name("length")
   11911                            .dwattr $C$DW$400, DW_AT_TI_symbol_name("length")
   11912                            .dwattr $C$DW$400, DW_AT_type(*$C$DW$T$10)
   11913                            .dwattr $C$DW$400, DW_AT_location[DW_OP_reg0]
   11914                    
   11915                    $C$DW$401       .dwtag  DW_TAG_formal_parameter
   11916                            .dwattr $C$DW$401, DW_AT_name("data")
   11917                            .dwattr $C$DW$401, DW_AT_TI_symbol_name("data")
   11918                            .dwattr $C$DW$401, DW_AT_type(*$C$DW$T$123)
   11919                            .dwattr $C$DW$401, DW_AT_location[DW_OP_reg1]
   11920                    
   11921                    $C$DW$402       .dwtag  DW_TAG_formal_parameter
   11922                            .dwattr $C$DW$402, DW_AT_name("more")
   11923                            .dwattr $C$DW$402, DW_AT_TI_symbol_name("more")
   11924                            .dwattr $C$DW$402, DW_AT_type(*$C$DW$T$123)
   11925                            .dwattr $C$DW$402, DW_AT_location[DW_OP_reg2]
   11926                    
   11927                    ;----------------------------------------------------------------------
   11928                    ; 1729 | int mpu_read_fifo_stream(unsigned short length, unsigned char *data,   
   11929                    ; 1730 | unsigned char *more)                                                   
   11930                    ;----------------------------------------------------------------------
   11931                    
   11932                    ;*****************************************************************************
   11933                    ;* FUNCTION NAME: mpu_read_fifo_stream                                       *
   11934                    ;*                                                                           *
   11935                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  218

   11936                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
   11937                    ;*   Local Frame Size  : 0 Args + 16 Auto + 4 Save = 20 byte                 *
   11938                    ;*****************************************************************************
   11939 00000000           mpu_read_fifo_stream:
   11940                    ;* --------------------------------------------------------------------------*
   11941                            .dwcfi  cfa_offset, 0
   11942 00000000 B500              PUSH      {LR}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   11943                            .dwcfi  cfa_offset, 4
   11944                            .dwcfi  save_reg_to_mem, 14, -4
   11945 00000002 0D14F1AD          SUB       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
   11946                            .dwcfi  cfa_offset, 24
   11947                    $C$DW$403       .dwtag  DW_TAG_variable
   11948                            .dwattr $C$DW$403, DW_AT_name("data")
   11949                            .dwattr $C$DW$403, DW_AT_TI_symbol_name("data")
   11950                            .dwattr $C$DW$403, DW_AT_type(*$C$DW$T$123)
   11951                            .dwattr $C$DW$403, DW_AT_location[DW_OP_breg13 0]
   11952                    
   11953                    $C$DW$404       .dwtag  DW_TAG_variable
   11954                            .dwattr $C$DW$404, DW_AT_name("more")
   11955                            .dwattr $C$DW$404, DW_AT_TI_symbol_name("more")
   11956                            .dwattr $C$DW$404, DW_AT_type(*$C$DW$T$123)
   11957                            .dwattr $C$DW$404, DW_AT_location[DW_OP_breg13 4]
   11958                    
   11959                    $C$DW$405       .dwtag  DW_TAG_variable
   11960                            .dwattr $C$DW$405, DW_AT_name("length")
   11961                            .dwattr $C$DW$405, DW_AT_TI_symbol_name("length")
   11962                            .dwattr $C$DW$405, DW_AT_type(*$C$DW$T$9)
   11963                            .dwattr $C$DW$405, DW_AT_location[DW_OP_breg13 8]
   11964                    
   11965                    $C$DW$406       .dwtag  DW_TAG_variable
   11966                            .dwattr $C$DW$406, DW_AT_name("fifo_count")
   11967                            .dwattr $C$DW$406, DW_AT_TI_symbol_name("fifo_count")
   11968                            .dwattr $C$DW$406, DW_AT_type(*$C$DW$T$9)
   11969                            .dwattr $C$DW$406, DW_AT_location[DW_OP_breg13 10]
   11970                    
   11971                    $C$DW$407       .dwtag  DW_TAG_variable
   11972                            .dwattr $C$DW$407, DW_AT_name("tmp")
   11973                            .dwattr $C$DW$407, DW_AT_TI_symbol_name("tmp")
   11974                            .dwattr $C$DW$407, DW_AT_type(*$C$DW$T$180)
   11975                            .dwattr $C$DW$407, DW_AT_location[DW_OP_breg13 12]
   11976                    
   11977                    ;----------------------------------------------------------------------
   11978                    ; 1732 | unsigned char tmp[2];                                                  
   11979                    ; 1733 | unsigned short fifo_count;                                             
   11980                    ;----------------------------------------------------------------------
   11981 00000006 9201              STR       A3, [SP, #4]          ; [DPU_V7M3_PIPE] |1731|  ; [ORIG 16-BIT INS]
   11982 00000008 9100              STR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |1731|  ; [ORIG 16-BIT INS]
   11983 0000000a 0008F8AD          STRH      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1731|  ; [KEEP 32-BIT INS]
   11984                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1734,column 5,is_stmt,isa 1
   11985                    ;----------------------------------------------------------------------
   11986                    ; 1734 | if (!st.chip_cfg.dmp_on)                                               
   11987                    ;----------------------------------------------------------------------
   11988 0000000e 482F              LDR       A1, $C$CON113         ; [DPU_V7M3_PIPE] |1734|  ; [ORIG 16-BIT INS]
   11989 00000010 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1734|  ; [ORIG 16-BIT INS]
   11990 00000012 B910              CBNZ      A1, ||$C$L292||       ; []  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  219

   11991                            ; BRANCHCC OCCURS {||$C$L292||}  ; [] |1734| 
   11992                    ;* --------------------------------------------------------------------------*
   11993                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1735,column 9,is_stmt,isa 1
   11994                    ;----------------------------------------------------------------------
   11995                    ; 1735 | return -1;                                                             
   11996                    ;----------------------------------------------------------------------
   11997 00000014 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1735|  ; [KEEP 32-BIT INS]
   11998 00000018 E056              B         ||$C$L299||           ; [DPU_V7M3_PIPE] |1735|  ; [ORIG 16-BIT INS]
   11999                            ; BRANCH OCCURS {||$C$L299||}    ; [] |1735| 
   12000                    ;* --------------------------------------------------------------------------*
   12001 0000001a           ||$C$L292||:    
   12002                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1736,column 5,is_stmt,isa 1
   12003                    ;----------------------------------------------------------------------
   12004                    ; 1736 | if (!st.chip_cfg.sensors)                                              
   12005                    ;----------------------------------------------------------------------
   12006 0000001a 482D              LDR       A1, $C$CON114         ; [DPU_V7M3_PIPE] |1736|  ; [ORIG 16-BIT INS]
   12007 0000001c 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1736|  ; [ORIG 16-BIT INS]
   12008 0000001e B910              CBNZ      A1, ||$C$L293||       ; []  ; [ORIG 16-BIT INS]
   12009                            ; BRANCHCC OCCURS {||$C$L293||}  ; [] |1736| 
   12010                    ;* --------------------------------------------------------------------------*
   12011                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1737,column 9,is_stmt,isa 1
   12012                    ;----------------------------------------------------------------------
   12013                    ; 1737 | return -1;                                                             
   12014                    ;----------------------------------------------------------------------
   12015 00000020 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1737|  ; [KEEP 32-BIT INS]
   12016 00000024 E050              B         ||$C$L299||           ; [DPU_V7M3_PIPE] |1737|  ; [ORIG 16-BIT INS]
   12017                            ; BRANCH OCCURS {||$C$L299||}    ; [] |1737| 
   12018                    ;* --------------------------------------------------------------------------*
   12019 00000026           ||$C$L293||:    
   12020                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1739,column 5,is_stmt,isa 1
   12021                    ;----------------------------------------------------------------------
   12022                    ; 1739 | if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, tmp))               
   12023                    ;----------------------------------------------------------------------
   12024 00000026 482B              LDR       A1, $C$CON115         ; [DPU_V7M3_PIPE] |1739|  ; [ORIG 16-BIT INS]
   12025 00000028 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1739|  ; [ORIG 16-BIT INS]
   12026 0000002a 7B00              LDRB      A1, [A1, #12]         ; [DPU_V7M3_PIPE] |1739|  ; [ORIG 16-BIT INS]
   12027 0000002c 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |1739|  ; [ORIG 16-BIT INS]
   12028 0000002e AA03              ADD       A3, SP, #12           ; [DPU_V7M3_PIPE] |1739|  ; [ORIG 16-BIT INS]
   12029                    $C$DW$408       .dwtag  DW_TAG_TI_branch
   12030                            .dwattr $C$DW$408, DW_AT_low_pc(0x00)
   12031                            .dwattr $C$DW$408, DW_AT_name("RD_MPU")
   12032                            .dwattr $C$DW$408, DW_AT_TI_call
   12033                    
   12034 00000030 FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |1739|  ; [KEEP 32-BIT INS]
   12035                            ; CALL OCCURS {RD_MPU }          ; [] |1739| 
   12036 00000034 B110              CBZ       A1, ||$C$L294||       ; []  ; [ORIG 16-BIT INS]
   12037                            ; BRANCHCC OCCURS {||$C$L294||}  ; [] |1739| 
   12038                    ;* --------------------------------------------------------------------------*
   12039                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1740,column 9,is_stmt,isa 1
   12040                    ;----------------------------------------------------------------------
   12041                    ; 1740 | return -1;                                                             
   12042                    ;----------------------------------------------------------------------
   12043 00000036 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1740|  ; [KEEP 32-BIT INS]
   12044 0000003a E045              B         ||$C$L299||           ; [DPU_V7M3_PIPE] |1740|  ; [ORIG 16-BIT INS]
   12045                            ; BRANCH OCCURS {||$C$L299||}    ; [] |1740| 
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  220

   12046                    ;* --------------------------------------------------------------------------*
   12047 0000003c           ||$C$L294||:    
   12048                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1741,column 5,is_stmt,isa 1
   12049                    ;----------------------------------------------------------------------
   12050                    ; 1741 | fifo_count = (tmp[0] << 8) | tmp[1];                                   
   12051                    ;----------------------------------------------------------------------
   12052 0000003c 100CF89D          LDRB      A2, [SP, #12]         ; [DPU_V7M3_PIPE] |1741|  ; [KEEP 32-BIT INS]
   12053 00000040 000DF89D          LDRB      A1, [SP, #13]         ; [DPU_V7M3_PIPE] |1741|  ; [KEEP 32-BIT INS]
   12054 00000044 2001EA40          ORR       A1, A1, A2, LSL #8    ; [DPU_V7M3_PIPE] |1741|  ; [KEEP 32-BIT INS]
   12055 00000048 000AF8AD          STRH      A1, [SP, #10]         ; [DPU_V7M3_PIPE] |1741|  ; [KEEP 32-BIT INS]
   12056                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1742,column 5,is_stmt,isa 1
   12057                    ;----------------------------------------------------------------------
   12058                    ; 1742 | if (fifo_count < length) {                                             
   12059                    ;----------------------------------------------------------------------
   12060 0000004c 0008F8BD          LDRH      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1742|  ; [KEEP 32-BIT INS]
   12061 00000050 100AF8BD          LDRH      A2, [SP, #10]         ; [DPU_V7M3_PIPE] |1742|  ; [KEEP 32-BIT INS]
   12062 00000054 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |1742|  ; [ORIG 16-BIT INS]
   12063 00000056 DD05              BLE       ||$C$L295||           ; [DPU_V7M3_PIPE] |1742|  ; [ORIG 16-BIT INS]
   12064                            ; BRANCHCC OCCURS {||$C$L295||}  ; [] |1742| 
   12065                    ;* --------------------------------------------------------------------------*
   12066                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1743,column 9,is_stmt,isa 1
   12067                    ;----------------------------------------------------------------------
   12068                    ; 1743 | more[0] = 0;                                                           
   12069                    ;----------------------------------------------------------------------
   12070 00000058 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1743|  ; [ORIG 16-BIT INS]
   12071 0000005a 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |1743|  ; [ORIG 16-BIT INS]
   12072 0000005c 7001              STRB      A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1743|  ; [ORIG 16-BIT INS]
   12073                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1744,column 9,is_stmt,isa 1
   12074                    ;----------------------------------------------------------------------
   12075                    ; 1744 | return -1;                                                             
   12076                    ;----------------------------------------------------------------------
   12077 0000005e 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1744|  ; [KEEP 32-BIT INS]
   12078 00000062 E031              B         ||$C$L299||           ; [DPU_V7M3_PIPE] |1744|  ; [ORIG 16-BIT INS]
   12079                            ; BRANCH OCCURS {||$C$L299||}    ; [] |1744| 
   12080                    ;* --------------------------------------------------------------------------*
   12081 00000064           ||$C$L295||:    
   12082                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1746,column 5,is_stmt,isa 1
   12083                    ;----------------------------------------------------------------------
   12084                    ; 1746 | if (fifo_count > (st.hw->max_fifo >> 1)) {                             
   12085                    ;----------------------------------------------------------------------
   12086 00000064 481C              LDR       A1, $C$CON116         ; [DPU_V7M3_PIPE] |1746|  ; [ORIG 16-BIT INS]
   12087 00000066 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1746|  ; [ORIG 16-BIT INS]
   12088 00000068 100AF8BD          LDRH      A2, [SP, #10]         ; [DPU_V7M3_PIPE] |1746|  ; [KEEP 32-BIT INS]
   12089 0000006c 8840              LDRH      A1, [A1, #2]          ; [DPU_V7M3_PIPE] |1746|  ; [ORIG 16-BIT INS]
   12090 0000006e 0F60EBB1          CMP       A2, A1, ASR #1        ; [DPU_V7M3_PIPE] |1746|  ; [KEEP 32-BIT INS]
   12091 00000072 DD13              BLE       ||$C$L297||           ; [DPU_V7M3_PIPE] |1746|  ; [ORIG 16-BIT INS]
   12092                            ; BRANCHCC OCCURS {||$C$L297||}  ; [] |1746| 
   12093                    ;* --------------------------------------------------------------------------*
   12094                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1748,column 9,is_stmt,isa 1
   12095                    ;----------------------------------------------------------------------
   12096                    ; 1748 | if (i2c_read(st.hw->addr, st.reg->int_status, 1, tmp))                 
   12097                    ;----------------------------------------------------------------------
   12098 00000074 4817              LDR       A1, $C$CON115         ; [DPU_V7M3_PIPE] |1748|  ; [ORIG 16-BIT INS]
   12099 00000076 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1748|  ; [ORIG 16-BIT INS]
   12100 00000078 7CC0              LDRB      A1, [A1, #19]         ; [DPU_V7M3_PIPE] |1748|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  221

   12101 0000007a 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1748|  ; [ORIG 16-BIT INS]
   12102 0000007c AA03              ADD       A3, SP, #12           ; [DPU_V7M3_PIPE] |1748|  ; [ORIG 16-BIT INS]
   12103                    $C$DW$409       .dwtag  DW_TAG_TI_branch
   12104                            .dwattr $C$DW$409, DW_AT_low_pc(0x00)
   12105                            .dwattr $C$DW$409, DW_AT_name("RD_MPU")
   12106                            .dwattr $C$DW$409, DW_AT_TI_call
   12107                    
   12108 0000007e FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |1748|  ; [KEEP 32-BIT INS]
   12109                            ; CALL OCCURS {RD_MPU }          ; [] |1748| 
   12110 00000082 B110              CBZ       A1, ||$C$L296||       ; []  ; [ORIG 16-BIT INS]
   12111                            ; BRANCHCC OCCURS {||$C$L296||}  ; [] |1748| 
   12112                    ;* --------------------------------------------------------------------------*
   12113                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1749,column 13,is_stmt,isa 1
   12114                    ;----------------------------------------------------------------------
   12115                    ; 1749 | return -1;                                                             
   12116                    ;----------------------------------------------------------------------
   12117 00000084 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1749|  ; [KEEP 32-BIT INS]
   12118 00000088 E01E              B         ||$C$L299||           ; [DPU_V7M3_PIPE] |1749|  ; [ORIG 16-BIT INS]
   12119                            ; BRANCH OCCURS {||$C$L299||}    ; [] |1749| 
   12120                    ;* --------------------------------------------------------------------------*
   12121 0000008a           ||$C$L296||:    
   12122                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1750,column 9,is_stmt,isa 1
   12123                    ;----------------------------------------------------------------------
   12124                    ; 1750 | if (tmp[0] & BIT_FIFO_OVERFLOW) {                                      
   12125                    ;----------------------------------------------------------------------
   12126 0000008a 000CF89D          LDRB      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |1750|  ; [KEEP 32-BIT INS]
   12127 0000008e 0940              LSRS      A1, A1, #5            ; [DPU_V7M3_PIPE] |1750|  ; [ORIG 16-BIT INS]
   12128 00000090 D304              BCC       ||$C$L297||           ; [DPU_V7M3_PIPE] |1750|  ; [ORIG 16-BIT INS]
   12129                            ; BRANCHCC OCCURS {||$C$L297||}  ; [] |1750| 
   12130                    ;* --------------------------------------------------------------------------*
   12131                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1751,column 13,is_stmt,isa 1
   12132                    ;----------------------------------------------------------------------
   12133                    ; 1751 | mpu_reset_fifo();                                                      
   12134                    ;----------------------------------------------------------------------
   12135                    $C$DW$410       .dwtag  DW_TAG_TI_branch
   12136                            .dwattr $C$DW$410, DW_AT_low_pc(0x00)
   12137                            .dwattr $C$DW$410, DW_AT_name("mpu_reset_fifo")
   12138                            .dwattr $C$DW$410, DW_AT_TI_call
   12139                    
   12140 00000092 FFFEF7FF!         BL        mpu_reset_fifo        ; [DPU_V7M3_PIPE] |1751|  ; [KEEP 32-BIT INS]
   12141                            ; CALL OCCURS {mpu_reset_fifo }  ; [] |1751| 
   12142                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1752,column 13,is_stmt,isa 1
   12143                    ;----------------------------------------------------------------------
   12144                    ; 1752 | return -2;                                                             
   12145                    ;----------------------------------------------------------------------
   12146 00000096 0001F06F          MVN       A1, #1                ; [DPU_V7M3_PIPE] |1752|  ; [KEEP 32-BIT INS]
   12147 0000009a E015              B         ||$C$L299||           ; [DPU_V7M3_PIPE] |1752|  ; [ORIG 16-BIT INS]
   12148                            ; BRANCH OCCURS {||$C$L299||}    ; [] |1752| 
   12149                    ;* --------------------------------------------------------------------------*
   12150 0000009c           ||$C$L297||:    
   12151                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1756,column 5,is_stmt,isa 1
   12152                    ;----------------------------------------------------------------------
   12153                    ; 1756 | if (i2c_read(st.hw->addr, st.reg->fifo_r_w, length, data))             
   12154                    ;----------------------------------------------------------------------
   12155 0000009c 480D              LDR       A1, $C$CON115         ; [DPU_V7M3_PIPE] |1756|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  222

   12156 0000009e 1008F89D          LDRB      A2, [SP, #8]          ; [DPU_V7M3_PIPE] |1756|  ; [KEEP 32-BIT INS]
   12157 000000a2 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1756|  ; [ORIG 16-BIT INS]
   12158 000000a4 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |1756|  ; [ORIG 16-BIT INS]
   12159 000000a6 7B40              LDRB      A1, [A1, #13]         ; [DPU_V7M3_PIPE] |1756|  ; [ORIG 16-BIT INS]
   12160                    $C$DW$411       .dwtag  DW_TAG_TI_branch
   12161                            .dwattr $C$DW$411, DW_AT_low_pc(0x00)
   12162                            .dwattr $C$DW$411, DW_AT_name("RD_MPU")
   12163                            .dwattr $C$DW$411, DW_AT_TI_call
   12164                    
   12165 000000a8 FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |1756|  ; [KEEP 32-BIT INS]
   12166                            ; CALL OCCURS {RD_MPU }          ; [] |1756| 
   12167 000000ac B110              CBZ       A1, ||$C$L298||       ; []  ; [ORIG 16-BIT INS]
   12168                            ; BRANCHCC OCCURS {||$C$L298||}  ; [] |1756| 
   12169                    ;* --------------------------------------------------------------------------*
   12170                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1757,column 9,is_stmt,isa 1
   12171                    ;----------------------------------------------------------------------
   12172                    ; 1757 | return -1;                                                             
   12173                    ;----------------------------------------------------------------------
   12174 000000ae 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1757|  ; [KEEP 32-BIT INS]
   12175 000000b2 E009              B         ||$C$L299||           ; [DPU_V7M3_PIPE] |1757|  ; [ORIG 16-BIT INS]
   12176                            ; BRANCH OCCURS {||$C$L299||}    ; [] |1757| 
   12177                    ;* --------------------------------------------------------------------------*
   12178 000000b4           ||$C$L298||:    
   12179                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1758,column 5,is_stmt,isa 1
   12180                    ;----------------------------------------------------------------------
   12181                    ; 1758 | more[0] = fifo_count / length - 1;                                     
   12182                    ;----------------------------------------------------------------------
   12183 000000b4 0008F8BD          LDRH      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1758|  ; [KEEP 32-BIT INS]
   12184 000000b8 200AF8BD          LDRH      A3, [SP, #10]         ; [DPU_V7M3_PIPE] |1758|  ; [KEEP 32-BIT INS]
   12185 000000bc 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1758|  ; [ORIG 16-BIT INS]
   12186 000000be F0F0FBB2          UDIV      A1, A3, A1            ; [DPU_V7M3_PIPE] |1758|  ; [KEEP 32-BIT INS]
   12187 000000c2 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1758|  ; [ORIG 16-BIT INS]
   12188 000000c4 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1758|  ; [ORIG 16-BIT INS]
   12189                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1759,column 5,is_stmt,isa 1
   12190                    ;----------------------------------------------------------------------
   12191                    ; 1759 | return 0;                                                              
   12192                    ;----------------------------------------------------------------------
   12193 000000c6 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1759|  ; [ORIG 16-BIT INS]
   12194                    ;* --------------------------------------------------------------------------*
   12195 000000c8           ||$C$L299||:    
   12196                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1760,column 1,is_stmt,isa 1
   12197 000000c8 B005              ADD       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   12198                            .dwcfi  cfa_offset, 4
   12199                    $C$DW$412       .dwtag  DW_TAG_TI_branch
   12200                            .dwattr $C$DW$412, DW_AT_low_pc(0x00)
   12201                            .dwattr $C$DW$412, DW_AT_TI_return
   12202                    
   12203 000000ca BD00              POP       {PC}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   12204                            .dwcfi  cfa_offset, 0
   12205                            ; BRANCH OCCURS                  ; [] 
   12206                            .dwattr $C$DW$399, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   12207                            .dwattr $C$DW$399, DW_AT_TI_end_line(0x6e0)
   12208                            .dwattr $C$DW$399, DW_AT_TI_end_column(0x01)
   12209                            .dwendentry
   12210                            .dwendtag $C$DW$399
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  223

   12211                    
   12212 00000000                   .sect   ".text:dak_reset_fifo"
   12213                            .clink
   12214                            .thumbfunc dak_reset_fifo
   12215 00000000                   .thumb
   12216                            .global dak_reset_fifo
   12217                    
   12218                    $C$DW$413       .dwtag  DW_TAG_subprogram
   12219                            .dwattr $C$DW$413, DW_AT_name("dak_reset_fifo")
   12220                            .dwattr $C$DW$413, DW_AT_low_pc(dak_reset_fifo)
   12221                            .dwattr $C$DW$413, DW_AT_high_pc(0x00)
   12222                            .dwattr $C$DW$413, DW_AT_TI_symbol_name("dak_reset_fifo")
   12223                            .dwattr $C$DW$413, DW_AT_external
   12224                            .dwattr $C$DW$413, DW_AT_type(*$C$DW$T$10)
   12225                            .dwattr $C$DW$413, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   12226                            .dwattr $C$DW$413, DW_AT_TI_begin_line(0x6e4)
   12227                            .dwattr $C$DW$413, DW_AT_TI_begin_column(0x05)
   12228                            .dwattr $C$DW$413, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   12229                            .dwattr $C$DW$413, DW_AT_decl_line(0x6e4)
   12230                            .dwattr $C$DW$413, DW_AT_decl_column(0x05)
   12231                            .dwattr $C$DW$413, DW_AT_TI_max_frame_size(0x08)
   12232                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1765,column 1,is_stmt,address dak_reset_fifo,isa 1
   12233                    
   12234                            .dwfde $C$DW$CIE, dak_reset_fifo
   12235                    ;----------------------------------------------------------------------
   12236                    ; 1764 | int dak_reset_fifo()                                                   
   12237                    ;----------------------------------------------------------------------
   12238                    
   12239                    ;*****************************************************************************
   12240                    ;* FUNCTION NAME: dak_reset_fifo                                             *
   12241                    ;*                                                                           *
   12242                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
   12243                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
   12244                    ;*   Local Frame Size  : 0 Args + 4 Auto + 4 Save = 8 byte                   *
   12245                    ;*****************************************************************************
   12246 00000000           dak_reset_fifo:
   12247                    ;* --------------------------------------------------------------------------*
   12248                            .dwcfi  cfa_offset, 0
   12249 00000000 B508              PUSH      {A4, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   12250                            .dwcfi  cfa_offset, 8
   12251                            .dwcfi  save_reg_to_mem, 14, -4
   12252                            .dwcfi  save_reg_to_mem, 3, -8
   12253                    $C$DW$414       .dwtag  DW_TAG_variable
   12254                            .dwattr $C$DW$414, DW_AT_name("data")
   12255                            .dwattr $C$DW$414, DW_AT_TI_symbol_name("data")
   12256                            .dwattr $C$DW$414, DW_AT_type(*$C$DW$T$6)
   12257                            .dwattr $C$DW$414, DW_AT_location[DW_OP_breg13 0]
   12258                    
   12259                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1765,column 22,is_stmt,isa 1
   12260                    ;----------------------------------------------------------------------
   12261                    ; 1765 | { unsigned char data = BIT_FIFO_RST;                                   
   12262                    ;----------------------------------------------------------------------
   12263 00000002 2004              MOVS      A1, #4                ; [DPU_V7M3_PIPE] |1765|  ; [ORIG 16-BIT INS]
   12264 00000004 0000F88D          STRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1765|  ; [KEEP 32-BIT INS]
   12265                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1766,column 3,is_stmt,isa 1
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  224

   12266                    ;----------------------------------------------------------------------
   12267                    ; 1766 | return i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data); }          
   12268                    ;----------------------------------------------------------------------
   12269 00000008 4803              LDR       A1, $C$CON117         ; [DPU_V7M3_PIPE] |1766|  ; [ORIG 16-BIT INS]
   12270 0000000a 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1766|  ; [ORIG 16-BIT INS]
   12271 0000000c 7900              LDRB      A1, [A1, #4]          ; [DPU_V7M3_PIPE] |1766|  ; [ORIG 16-BIT INS]
   12272 0000000e 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1766|  ; [ORIG 16-BIT INS]
   12273 00000010 466A              MOV       A3, SP                ; [DPU_V7M3_PIPE] |1766|  ; [ORIG 16-BIT INS]
   12274                    $C$DW$415       .dwtag  DW_TAG_TI_branch
   12275                            .dwattr $C$DW$415, DW_AT_low_pc(0x00)
   12276                            .dwattr $C$DW$415, DW_AT_name("WR_MPU")
   12277                            .dwattr $C$DW$415, DW_AT_TI_call
   12278                    
   12279 00000012 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1766|  ; [KEEP 32-BIT INS]
   12280                            ; CALL OCCURS {WR_MPU }          ; [] |1766| 
   12281                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1766,column 63,is_stmt,isa 1
   12282                    $C$DW$416       .dwtag  DW_TAG_TI_branch
   12283                            .dwattr $C$DW$416, DW_AT_low_pc(0x00)
   12284                            .dwattr $C$DW$416, DW_AT_TI_return
   12285                    
   12286 00000016 BD08              POP       {A4, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   12287                            .dwcfi  cfa_offset, 0
   12288                            .dwcfi  restore_reg, 3
   12289                            ; BRANCH OCCURS                  ; [] 
   12290                            .dwattr $C$DW$413, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   12291                            .dwattr $C$DW$413, DW_AT_TI_end_line(0x6e6)
   12292                            .dwattr $C$DW$413, DW_AT_TI_end_column(0x3f)
   12293                            .dwendentry
   12294                            .dwendtag $C$DW$413
   12295                    
   12296 00000000                   .sect   ".text:dak_dmp_intsts"
   12297                            .clink
   12298                            .thumbfunc dak_dmp_intsts
   12299 00000000                   .thumb
   12300                            .global dak_dmp_intsts
   12301                    
   12302                    $C$DW$417       .dwtag  DW_TAG_subprogram
   12303                            .dwattr $C$DW$417, DW_AT_name("dak_dmp_intsts")
   12304                            .dwattr $C$DW$417, DW_AT_low_pc(dak_dmp_intsts)
   12305                            .dwattr $C$DW$417, DW_AT_high_pc(0x00)
   12306                            .dwattr $C$DW$417, DW_AT_TI_symbol_name("dak_dmp_intsts")
   12307                            .dwattr $C$DW$417, DW_AT_external
   12308                            .dwattr $C$DW$417, DW_AT_type(*$C$DW$T$10)
   12309                            .dwattr $C$DW$417, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   12310                            .dwattr $C$DW$417, DW_AT_TI_begin_line(0x6e8)
   12311                            .dwattr $C$DW$417, DW_AT_TI_begin_column(0x05)
   12312                            .dwattr $C$DW$417, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   12313                            .dwattr $C$DW$417, DW_AT_decl_line(0x6e8)
   12314                            .dwattr $C$DW$417, DW_AT_decl_column(0x05)
   12315                            .dwattr $C$DW$417, DW_AT_TI_max_frame_size(0x08)
   12316                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1769,column 1,is_stmt,address dak_dmp_intsts,isa 1
   12317                    
   12318                            .dwfde $C$DW$CIE, dak_dmp_intsts
   12319                    ;----------------------------------------------------------------------
   12320                    ; 1768 | int dak_dmp_intsts()                                                   
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  225

   12321                    ; 1769 | { unsigned char tmp[2];                                                
   12322                    ;----------------------------------------------------------------------
   12323                    
   12324                    ;*****************************************************************************
   12325                    ;* FUNCTION NAME: dak_dmp_intsts                                             *
   12326                    ;*                                                                           *
   12327                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
   12328                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
   12329                    ;*   Local Frame Size  : 0 Args + 4 Auto + 4 Save = 8 byte                   *
   12330                    ;*****************************************************************************
   12331 00000000           dak_dmp_intsts:
   12332                    ;* --------------------------------------------------------------------------*
   12333                            .dwcfi  cfa_offset, 0
   12334 00000000 B508              PUSH      {A4, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   12335                            .dwcfi  cfa_offset, 8
   12336                            .dwcfi  save_reg_to_mem, 14, -4
   12337                            .dwcfi  save_reg_to_mem, 3, -8
   12338                    $C$DW$418       .dwtag  DW_TAG_variable
   12339                            .dwattr $C$DW$418, DW_AT_name("tmp")
   12340                            .dwattr $C$DW$418, DW_AT_TI_symbol_name("tmp")
   12341                            .dwattr $C$DW$418, DW_AT_type(*$C$DW$T$180)
   12342                            .dwattr $C$DW$418, DW_AT_location[DW_OP_breg13 0]
   12343                    
   12344                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1770,column 3,is_stmt,isa 1
   12345                    ;----------------------------------------------------------------------
   12346                    ; 1770 | i2c_read(st.hw->addr, st.reg->int_status, 1, tmp);                     
   12347                    ;----------------------------------------------------------------------
   12348 00000002 4807              LDR       A1, $C$CON118         ; [DPU_V7M3_PIPE] |1770|  ; [ORIG 16-BIT INS]
   12349 00000004 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1770|  ; [ORIG 16-BIT INS]
   12350 00000006 7CC0              LDRB      A1, [A1, #19]         ; [DPU_V7M3_PIPE] |1770|  ; [ORIG 16-BIT INS]
   12351 00000008 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1770|  ; [ORIG 16-BIT INS]
   12352 0000000a 466A              MOV       A3, SP                ; [DPU_V7M3_PIPE] |1770|  ; [ORIG 16-BIT INS]
   12353                    $C$DW$419       .dwtag  DW_TAG_TI_branch
   12354                            .dwattr $C$DW$419, DW_AT_low_pc(0x00)
   12355                            .dwattr $C$DW$419, DW_AT_name("RD_MPU")
   12356                            .dwattr $C$DW$419, DW_AT_TI_call
   12357                    
   12358 0000000c FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |1770|  ; [KEEP 32-BIT INS]
   12359                            ; CALL OCCURS {RD_MPU }          ; [] |1770| 
   12360                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1771,column 3,is_stmt,isa 1
   12361                    ;----------------------------------------------------------------------
   12362                    ; 1771 | if(tmp[0]&0x2)return 1; else return 0; }                               
   12363                    ;----------------------------------------------------------------------
   12364 00000010 0000F89D          LDRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1771|  ; [KEEP 32-BIT INS]
   12365 00000014 0880              LSRS      A1, A1, #2            ; [DPU_V7M3_PIPE] |1771|  ; [ORIG 16-BIT INS]
   12366 00000016 D301              BCC       ||$C$L300||           ; [DPU_V7M3_PIPE] |1771|  ; [ORIG 16-BIT INS]
   12367                            ; BRANCHCC OCCURS {||$C$L300||}  ; [] |1771| 
   12368                    ;* --------------------------------------------------------------------------*
   12369                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1771,column 17,is_stmt,isa 1
   12370 00000018 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |1771|  ; [ORIG 16-BIT INS]
   12371 0000001a E000              B         ||$C$L301||           ; [DPU_V7M3_PIPE] |1771|  ; [ORIG 16-BIT INS]
   12372                            ; BRANCH OCCURS {||$C$L301||}    ; [] |1771| 
   12373                    ;* --------------------------------------------------------------------------*
   12374 0000001c           ||$C$L300||:    
   12375                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1771,column 32,is_stmt,isa 1
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  226

   12376 0000001c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1771|  ; [ORIG 16-BIT INS]
   12377                    ;* --------------------------------------------------------------------------*
   12378 0000001e           ||$C$L301||:    
   12379                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1771,column 42,is_stmt,isa 1
   12380                    $C$DW$420       .dwtag  DW_TAG_TI_branch
   12381                            .dwattr $C$DW$420, DW_AT_low_pc(0x00)
   12382                            .dwattr $C$DW$420, DW_AT_TI_return
   12383                    
   12384 0000001e BD08              POP       {A4, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   12385                            .dwcfi  cfa_offset, 0
   12386                            .dwcfi  restore_reg, 3
   12387                            ; BRANCH OCCURS                  ; [] 
   12388                            .dwattr $C$DW$417, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   12389                            .dwattr $C$DW$417, DW_AT_TI_end_line(0x6eb)
   12390                            .dwattr $C$DW$417, DW_AT_TI_end_column(0x2a)
   12391                            .dwendentry
   12392                            .dwendtag $C$DW$417
   12393                    
   12394 00000000                   .sect   ".text:dak_read_fifo"
   12395                            .clink
   12396                            .thumbfunc dak_read_fifo
   12397 00000000                   .thumb
   12398                            .global dak_read_fifo
   12399                    
   12400                    $C$DW$421       .dwtag  DW_TAG_subprogram
   12401                            .dwattr $C$DW$421, DW_AT_name("dak_read_fifo")
   12402                            .dwattr $C$DW$421, DW_AT_low_pc(dak_read_fifo)
   12403                            .dwattr $C$DW$421, DW_AT_high_pc(0x00)
   12404                            .dwattr $C$DW$421, DW_AT_TI_symbol_name("dak_read_fifo")
   12405                            .dwattr $C$DW$421, DW_AT_external
   12406                            .dwattr $C$DW$421, DW_AT_type(*$C$DW$T$10)
   12407                            .dwattr $C$DW$421, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   12408                            .dwattr $C$DW$421, DW_AT_TI_begin_line(0x6ed)
   12409                            .dwattr $C$DW$421, DW_AT_TI_begin_column(0x05)
   12410                            .dwattr $C$DW$421, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   12411                            .dwattr $C$DW$421, DW_AT_decl_line(0x6ed)
   12412                            .dwattr $C$DW$421, DW_AT_decl_column(0x05)
   12413                            .dwattr $C$DW$421, DW_AT_TI_max_frame_size(0x10)
   12414                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1774,column 1,is_stmt,address dak_read_fifo,isa 1
   12415                    
   12416                            .dwfde $C$DW$CIE, dak_read_fifo
   12417                    $C$DW$422       .dwtag  DW_TAG_formal_parameter
   12418                            .dwattr $C$DW$422, DW_AT_name("length")
   12419                            .dwattr $C$DW$422, DW_AT_TI_symbol_name("length")
   12420                            .dwattr $C$DW$422, DW_AT_type(*$C$DW$T$10)
   12421                            .dwattr $C$DW$422, DW_AT_location[DW_OP_reg0]
   12422                    
   12423                    $C$DW$423       .dwtag  DW_TAG_formal_parameter
   12424                            .dwattr $C$DW$423, DW_AT_name("data")
   12425                            .dwattr $C$DW$423, DW_AT_TI_symbol_name("data")
   12426                            .dwattr $C$DW$423, DW_AT_type(*$C$DW$T$123)
   12427                            .dwattr $C$DW$423, DW_AT_location[DW_OP_reg1]
   12428                    
   12429                    ;----------------------------------------------------------------------
   12430                    ; 1773 | int dak_read_fifo(unsigned short length, unsigned char *data)          
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  227

   12431                    ;----------------------------------------------------------------------
   12432                    
   12433                    ;*****************************************************************************
   12434                    ;* FUNCTION NAME: dak_read_fifo                                              *
   12435                    ;*                                                                           *
   12436                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
   12437                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
   12438                    ;*   Local Frame Size  : 0 Args + 12 Auto + 4 Save = 16 byte                 *
   12439                    ;*****************************************************************************
   12440 00000000           dak_read_fifo:
   12441                    ;* --------------------------------------------------------------------------*
   12442                            .dwcfi  cfa_offset, 0
   12443 00000000 B50E              PUSH      {A2, A3, A4, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   12444                            .dwcfi  cfa_offset, 16
   12445                            .dwcfi  save_reg_to_mem, 14, -4
   12446                            .dwcfi  save_reg_to_mem, 3, -8
   12447                            .dwcfi  save_reg_to_mem, 2, -12
   12448                            .dwcfi  save_reg_to_mem, 1, -16
   12449                    $C$DW$424       .dwtag  DW_TAG_variable
   12450                            .dwattr $C$DW$424, DW_AT_name("data")
   12451                            .dwattr $C$DW$424, DW_AT_TI_symbol_name("data")
   12452                            .dwattr $C$DW$424, DW_AT_type(*$C$DW$T$123)
   12453                            .dwattr $C$DW$424, DW_AT_location[DW_OP_breg13 0]
   12454                    
   12455                    $C$DW$425       .dwtag  DW_TAG_variable
   12456                            .dwattr $C$DW$425, DW_AT_name("length")
   12457                            .dwattr $C$DW$425, DW_AT_TI_symbol_name("length")
   12458                            .dwattr $C$DW$425, DW_AT_type(*$C$DW$T$9)
   12459                            .dwattr $C$DW$425, DW_AT_location[DW_OP_breg13 4]
   12460                    
   12461                    $C$DW$426       .dwtag  DW_TAG_variable
   12462                            .dwattr $C$DW$426, DW_AT_name("tmp")
   12463                            .dwattr $C$DW$426, DW_AT_TI_symbol_name("tmp")
   12464                            .dwattr $C$DW$426, DW_AT_type(*$C$DW$T$180)
   12465                            .dwattr $C$DW$426, DW_AT_location[DW_OP_breg13 6]
   12466                    
   12467                    ;----------------------------------------------------------------------
   12468                    ; 1775 | unsigned char tmp[2];                                                  
   12469                    ;----------------------------------------------------------------------
   12470 00000002 9100              STR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |1774|  ; [ORIG 16-BIT INS]
   12471 00000004 0004F8AD          STRH      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1774|  ; [KEEP 32-BIT INS]
   12472                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1776,column 3,is_stmt,isa 1
   12473                    ;----------------------------------------------------------------------
   12474                    ; 1776 | i2c_read(st.hw->addr, st.reg->fifo_r_w, length, data); // Read Fifo    
   12475                    ;----------------------------------------------------------------------
   12476 00000008 480D              LDR       A1, $C$CON119         ; [DPU_V7M3_PIPE] |1776|  ; [ORIG 16-BIT INS]
   12477 0000000a 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1776|  ; [ORIG 16-BIT INS]
   12478 0000000c 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |1776|  ; [ORIG 16-BIT INS]
   12479 0000000e 1004F89D          LDRB      A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1776|  ; [KEEP 32-BIT INS]
   12480 00000012 7B40              LDRB      A1, [A1, #13]         ; [DPU_V7M3_PIPE] |1776|  ; [ORIG 16-BIT INS]
   12481                    $C$DW$427       .dwtag  DW_TAG_TI_branch
   12482                            .dwattr $C$DW$427, DW_AT_low_pc(0x00)
   12483                            .dwattr $C$DW$427, DW_AT_name("RD_MPU")
   12484                            .dwattr $C$DW$427, DW_AT_TI_call
   12485                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  228

   12486 00000014 FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |1776|  ; [KEEP 32-BIT INS]
   12487                            ; CALL OCCURS {RD_MPU }          ; [] |1776| 
   12488                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1777,column 3,is_stmt,isa 1
   12489                    ;----------------------------------------------------------------------
   12490                    ; 1777 | i2c_read(st.hw->addr, st.reg->int_status, 1, tmp);     // Read Int Sts 
   12491                    ;----------------------------------------------------------------------
   12492 00000018 4809              LDR       A1, $C$CON119         ; [DPU_V7M3_PIPE] |1777|  ; [ORIG 16-BIT INS]
   12493 0000001a 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1777|  ; [ORIG 16-BIT INS]
   12494 0000001c 7CC0              LDRB      A1, [A1, #19]         ; [DPU_V7M3_PIPE] |1777|  ; [ORIG 16-BIT INS]
   12495 0000001e 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1777|  ; [ORIG 16-BIT INS]
   12496 00000020 0206F10D          ADD       A3, SP, #6            ; [DPU_V7M3_PIPE] |1777|  ; [KEEP 32-BIT INS]
   12497                    $C$DW$428       .dwtag  DW_TAG_TI_branch
   12498                            .dwattr $C$DW$428, DW_AT_low_pc(0x00)
   12499                            .dwattr $C$DW$428, DW_AT_name("RD_MPU")
   12500                            .dwattr $C$DW$428, DW_AT_TI_call
   12501                    
   12502 00000024 FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |1777|  ; [KEEP 32-BIT INS]
   12503                            ; CALL OCCURS {RD_MPU }          ; [] |1777| 
   12504                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1778,column 3,is_stmt,isa 1
   12505                    ;----------------------------------------------------------------------
   12506                    ; 1778 | if(tmp[0] & BIT_FIFO_OVERFLOW){ dak_reset_fifo(); mpu_err++; }         
   12507                    ;----------------------------------------------------------------------
   12508 00000028 0006F89D          LDRB      A1, [SP, #6]          ; [DPU_V7M3_PIPE] |1778|  ; [KEEP 32-BIT INS]
   12509 0000002c 0940              LSRS      A1, A1, #5            ; [DPU_V7M3_PIPE] |1778|  ; [ORIG 16-BIT INS]
   12510 0000002e D305              BCC       ||$C$L302||           ; [DPU_V7M3_PIPE] |1778|  ; [ORIG 16-BIT INS]
   12511                            ; BRANCHCC OCCURS {||$C$L302||}  ; [] |1778| 
   12512                    ;* --------------------------------------------------------------------------*
   12513                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1778,column 35,is_stmt,isa 1
   12514                    $C$DW$429       .dwtag  DW_TAG_TI_branch
   12515                            .dwattr $C$DW$429, DW_AT_low_pc(0x00)
   12516                            .dwattr $C$DW$429, DW_AT_name("dak_reset_fifo")
   12517                            .dwattr $C$DW$429, DW_AT_TI_call
   12518                    
   12519 00000030 FFFEF7FF!         BL        dak_reset_fifo        ; [DPU_V7M3_PIPE] |1778|  ; [KEEP 32-BIT INS]
   12520                            ; CALL OCCURS {dak_reset_fifo }  ; [] |1778| 
   12521                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1778,column 53,is_stmt,isa 1
   12522 00000034 4903              LDR       A2, $C$CON120         ; [DPU_V7M3_PIPE] |1778|  ; [ORIG 16-BIT INS]
   12523 00000036 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1778|  ; [ORIG 16-BIT INS]
   12524 00000038 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1778|  ; [ORIG 16-BIT INS]
   12525 0000003a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1778|  ; [ORIG 16-BIT INS]
   12526                    ;* --------------------------------------------------------------------------*
   12527 0000003c           ||$C$L302||:    
   12528                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1779,column 3,is_stmt,isa 1
   12529                    ;----------------------------------------------------------------------
   12530                    ; 1779 | return 0;                                                              
   12531                    ;----------------------------------------------------------------------
   12532 0000003c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1779|  ; [ORIG 16-BIT INS]
   12533                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1780,column 1,is_stmt,isa 1
   12534                    $C$DW$430       .dwtag  DW_TAG_TI_branch
   12535                            .dwattr $C$DW$430, DW_AT_low_pc(0x00)
   12536                            .dwattr $C$DW$430, DW_AT_TI_return
   12537                    
   12538 0000003e BD0E              POP       {A2, A3, A4, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   12539                            .dwcfi  cfa_offset, 0
   12540                            .dwcfi  restore_reg, 3
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  229

   12541                            .dwcfi  restore_reg, 2
   12542                            .dwcfi  restore_reg, 1
   12543                            ; BRANCH OCCURS                  ; [] 
   12544                            .dwattr $C$DW$421, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   12545                            .dwattr $C$DW$421, DW_AT_TI_end_line(0x6f4)
   12546                            .dwattr $C$DW$421, DW_AT_TI_end_column(0x01)
   12547                            .dwendentry
   12548                            .dwendtag $C$DW$421
   12549                    
   12550 00000000                   .sect   ".text:mpu_set_bypass"
   12551                            .clink
   12552                            .thumbfunc mpu_set_bypass
   12553 00000000                   .thumb
   12554                            .global mpu_set_bypass
   12555                    
   12556                    $C$DW$431       .dwtag  DW_TAG_subprogram
   12557                            .dwattr $C$DW$431, DW_AT_name("mpu_set_bypass")
   12558                            .dwattr $C$DW$431, DW_AT_low_pc(mpu_set_bypass)
   12559                            .dwattr $C$DW$431, DW_AT_high_pc(0x00)
   12560                            .dwattr $C$DW$431, DW_AT_TI_symbol_name("mpu_set_bypass")
   12561                            .dwattr $C$DW$431, DW_AT_external
   12562                            .dwattr $C$DW$431, DW_AT_type(*$C$DW$T$10)
   12563                            .dwattr $C$DW$431, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   12564                            .dwattr $C$DW$431, DW_AT_TI_begin_line(0x6fb)
   12565                            .dwattr $C$DW$431, DW_AT_TI_begin_column(0x05)
   12566                            .dwattr $C$DW$431, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   12567                            .dwattr $C$DW$431, DW_AT_decl_line(0x6fb)
   12568                            .dwattr $C$DW$431, DW_AT_decl_column(0x05)
   12569                            .dwattr $C$DW$431, DW_AT_TI_max_frame_size(0x08)
   12570                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1788,column 1,is_stmt,address mpu_set_bypass,isa 1
   12571                    
   12572                            .dwfde $C$DW$CIE, mpu_set_bypass
   12573                    $C$DW$432       .dwtag  DW_TAG_formal_parameter
   12574                            .dwattr $C$DW$432, DW_AT_name("bypass_on")
   12575                            .dwattr $C$DW$432, DW_AT_TI_symbol_name("bypass_on")
   12576                            .dwattr $C$DW$432, DW_AT_type(*$C$DW$T$10)
   12577                            .dwattr $C$DW$432, DW_AT_location[DW_OP_reg0]
   12578                    
   12579                    ;----------------------------------------------------------------------
   12580                    ; 1787 | int mpu_set_bypass(unsigned char bypass_on)                            
   12581                    ;----------------------------------------------------------------------
   12582                    
   12583                    ;*****************************************************************************
   12584                    ;* FUNCTION NAME: mpu_set_bypass                                             *
   12585                    ;*                                                                           *
   12586                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
   12587                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
   12588                    ;*   Local Frame Size  : 0 Args + 4 Auto + 4 Save = 8 byte                   *
   12589                    ;*****************************************************************************
   12590 00000000           mpu_set_bypass:
   12591                    ;* --------------------------------------------------------------------------*
   12592                            .dwcfi  cfa_offset, 0
   12593 00000000 B508              PUSH      {A4, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   12594                            .dwcfi  cfa_offset, 8
   12595                            .dwcfi  save_reg_to_mem, 14, -4
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  230

   12596                            .dwcfi  save_reg_to_mem, 3, -8
   12597                    $C$DW$433       .dwtag  DW_TAG_variable
   12598                            .dwattr $C$DW$433, DW_AT_name("bypass_on")
   12599                            .dwattr $C$DW$433, DW_AT_TI_symbol_name("bypass_on")
   12600                            .dwattr $C$DW$433, DW_AT_type(*$C$DW$T$6)
   12601                            .dwattr $C$DW$433, DW_AT_location[DW_OP_breg13 0]
   12602                    
   12603                    $C$DW$434       .dwtag  DW_TAG_variable
   12604                            .dwattr $C$DW$434, DW_AT_name("tmp")
   12605                            .dwattr $C$DW$434, DW_AT_TI_symbol_name("tmp")
   12606                            .dwattr $C$DW$434, DW_AT_type(*$C$DW$T$6)
   12607                            .dwattr $C$DW$434, DW_AT_location[DW_OP_breg13 1]
   12608                    
   12609                    ;----------------------------------------------------------------------
   12610                    ; 1789 | unsigned char tmp;                                                     
   12611                    ;----------------------------------------------------------------------
   12612 00000002 0000F88D          STRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1788|  ; [KEEP 32-BIT INS]
   12613                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1791,column 5,is_stmt,isa 1
   12614                    ;----------------------------------------------------------------------
   12615                    ; 1791 | if (st.chip_cfg.bypass_mode == bypass_on)                              
   12616                    ;----------------------------------------------------------------------
   12617 00000006 4950              LDR       A2, $C$CON121         ; [DPU_V7M3_PIPE] |1791|  ; [ORIG 16-BIT INS]
   12618 00000008 0000F89D          LDRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1791|  ; [KEEP 32-BIT INS]
   12619 0000000c 7809              LDRB      A2, [A2, #0]          ; [DPU_V7M3_PIPE] |1791|  ; [ORIG 16-BIT INS]
   12620 0000000e 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |1791|  ; [ORIG 16-BIT INS]
   12621 00000010 D101              BNE       ||$C$L303||           ; [DPU_V7M3_PIPE] |1791|  ; [ORIG 16-BIT INS]
   12622                            ; BRANCHCC OCCURS {||$C$L303||}  ; [] |1791| 
   12623                    ;* --------------------------------------------------------------------------*
   12624                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1792,column 9,is_stmt,isa 1
   12625                    ;----------------------------------------------------------------------
   12626                    ; 1792 | return 0;                                                              
   12627                    ;----------------------------------------------------------------------
   12628 00000012 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1792|  ; [ORIG 16-BIT INS]
   12629 00000014 E096              B         ||$C$L317||           ; [DPU_V7M3_PIPE] |1792|  ; [ORIG 16-BIT INS]
   12630                            ; BRANCH OCCURS {||$C$L317||}    ; [] |1792| 
   12631                    ;* --------------------------------------------------------------------------*
   12632 00000016           ||$C$L303||:    
   12633                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1794,column 5,is_stmt,isa 1
   12634                    ;----------------------------------------------------------------------
   12635                    ; 1794 | if (bypass_on) {                                                       
   12636                    ;----------------------------------------------------------------------
   12637 00000016 0000F89D          LDRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1794|  ; [KEEP 32-BIT INS]
   12638 0000001a 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |1794|  ; [ORIG 16-BIT INS]
   12639 0000001c D042              BEQ       ||$C$L308||           ; [DPU_V7M3_PIPE] |1794|  ; [ORIG 16-BIT INS]
   12640                            ; BRANCHCC OCCURS {||$C$L308||}  ; [] |1794| 
   12641                    ;* --------------------------------------------------------------------------*
   12642                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1795,column 9,is_stmt,isa 1
   12643                    ;----------------------------------------------------------------------
   12644                    ; 1795 | if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))                 
   12645                    ;----------------------------------------------------------------------
   12646 0000001e 484B              LDR       A1, $C$CON122         ; [DPU_V7M3_PIPE] |1795|  ; [ORIG 16-BIT INS]
   12647 00000020 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1795|  ; [ORIG 16-BIT INS]
   12648 00000022 7900              LDRB      A1, [A1, #4]          ; [DPU_V7M3_PIPE] |1795|  ; [ORIG 16-BIT INS]
   12649 00000024 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1795|  ; [ORIG 16-BIT INS]
   12650 00000026 0201F10D          ADD       A3, SP, #1            ; [DPU_V7M3_PIPE] |1795|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  231

   12651                    $C$DW$435       .dwtag  DW_TAG_TI_branch
   12652                            .dwattr $C$DW$435, DW_AT_low_pc(0x00)
   12653                            .dwattr $C$DW$435, DW_AT_name("RD_MPU")
   12654                            .dwattr $C$DW$435, DW_AT_TI_call
   12655                    
   12656 0000002a FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |1795|  ; [KEEP 32-BIT INS]
   12657                            ; CALL OCCURS {RD_MPU }          ; [] |1795| 
   12658 0000002e B110              CBZ       A1, ||$C$L304||       ; []  ; [ORIG 16-BIT INS]
   12659                            ; BRANCHCC OCCURS {||$C$L304||}  ; [] |1795| 
   12660                    ;* --------------------------------------------------------------------------*
   12661                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1796,column 13,is_stmt,isa 1
   12662                    ;----------------------------------------------------------------------
   12663                    ; 1796 | return -1;                                                             
   12664                    ;----------------------------------------------------------------------
   12665 00000030 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1796|  ; [KEEP 32-BIT INS]
   12666 00000034 E086              B         ||$C$L317||           ; [DPU_V7M3_PIPE] |1796|  ; [ORIG 16-BIT INS]
   12667                            ; BRANCH OCCURS {||$C$L317||}    ; [] |1796| 
   12668                    ;* --------------------------------------------------------------------------*
   12669 00000036           ||$C$L304||:    
   12670                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1797,column 9,is_stmt,isa 1
   12671                    ;----------------------------------------------------------------------
   12672                    ; 1797 | tmp &= ~BIT_AUX_IF_EN;                                                 
   12673                    ;----------------------------------------------------------------------
   12674 00000036 0001F89D          LDRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1797|  ; [KEEP 32-BIT INS]
   12675 0000003a 0020F020          BIC       A1, A1, #32           ; [DPU_V7M3_PIPE] |1797|  ; [KEEP 32-BIT INS]
   12676 0000003e 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1797|  ; [KEEP 32-BIT INS]
   12677                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1798,column 9,is_stmt,isa 1
   12678                    ;----------------------------------------------------------------------
   12679                    ; 1798 | if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))                
   12680                    ;----------------------------------------------------------------------
   12681 00000042 4842              LDR       A1, $C$CON122         ; [DPU_V7M3_PIPE] |1798|  ; [ORIG 16-BIT INS]
   12682 00000044 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1798|  ; [ORIG 16-BIT INS]
   12683 00000046 7900              LDRB      A1, [A1, #4]          ; [DPU_V7M3_PIPE] |1798|  ; [ORIG 16-BIT INS]
   12684 00000048 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1798|  ; [ORIG 16-BIT INS]
   12685 0000004a 0201F10D          ADD       A3, SP, #1            ; [DPU_V7M3_PIPE] |1798|  ; [KEEP 32-BIT INS]
   12686                    $C$DW$436       .dwtag  DW_TAG_TI_branch
   12687                            .dwattr $C$DW$436, DW_AT_low_pc(0x00)
   12688                            .dwattr $C$DW$436, DW_AT_name("WR_MPU")
   12689                            .dwattr $C$DW$436, DW_AT_TI_call
   12690                    
   12691 0000004e FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1798|  ; [KEEP 32-BIT INS]
   12692                            ; CALL OCCURS {WR_MPU }          ; [] |1798| 
   12693 00000052 B110              CBZ       A1, ||$C$L305||       ; []  ; [ORIG 16-BIT INS]
   12694                            ; BRANCHCC OCCURS {||$C$L305||}  ; [] |1798| 
   12695                    ;* --------------------------------------------------------------------------*
   12696                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1799,column 13,is_stmt,isa 1
   12697                    ;----------------------------------------------------------------------
   12698                    ; 1799 | return -1;                                                             
   12699                    ;----------------------------------------------------------------------
   12700 00000054 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1799|  ; [KEEP 32-BIT INS]
   12701 00000058 E074              B         ||$C$L317||           ; [DPU_V7M3_PIPE] |1799|  ; [ORIG 16-BIT INS]
   12702                            ; BRANCH OCCURS {||$C$L317||}    ; [] |1799| 
   12703                    ;* --------------------------------------------------------------------------*
   12704 0000005a           ||$C$L305||:    
   12705                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1800,column 9,is_stmt,isa 1
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  232

   12706                    ;----------------------------------------------------------------------
   12707                    ; 1800 | delay_ms(3);                                                           
   12708                    ;----------------------------------------------------------------------
   12709 0000005a 2003              MOVS      A1, #3                ; [DPU_V7M3_PIPE] |1800|  ; [ORIG 16-BIT INS]
   12710                    $C$DW$437       .dwtag  DW_TAG_TI_branch
   12711                            .dwattr $C$DW$437, DW_AT_low_pc(0x00)
   12712                            .dwattr $C$DW$437, DW_AT_name("Delay_Ms")
   12713                            .dwattr $C$DW$437, DW_AT_TI_call
   12714                    
   12715 0000005c FFFEF7FF!         BL        Delay_Ms              ; [DPU_V7M3_PIPE] |1800|  ; [KEEP 32-BIT INS]
   12716                            ; CALL OCCURS {Delay_Ms }        ; [] |1800| 
   12717                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1801,column 9,is_stmt,isa 1
   12718                    ;----------------------------------------------------------------------
   12719                    ; 1801 | tmp = BIT_BYPASS_EN;                                                   
   12720                    ;----------------------------------------------------------------------
   12721 00000060 2002              MOVS      A1, #2                ; [DPU_V7M3_PIPE] |1801|  ; [ORIG 16-BIT INS]
   12722 00000062 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1801|  ; [KEEP 32-BIT INS]
   12723                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1802,column 9,is_stmt,isa 1
   12724                    ;----------------------------------------------------------------------
   12725                    ; 1802 | if (st.chip_cfg.active_low_int)                                        
   12726                    ;----------------------------------------------------------------------
   12727 00000066 483A              LDR       A1, $C$CON123         ; [DPU_V7M3_PIPE] |1802|  ; [ORIG 16-BIT INS]
   12728 00000068 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1802|  ; [ORIG 16-BIT INS]
   12729 0000006a B128              CBZ       A1, ||$C$L306||       ; []  ; [ORIG 16-BIT INS]
   12730                            ; BRANCHCC OCCURS {||$C$L306||}  ; [] |1802| 
   12731                    ;* --------------------------------------------------------------------------*
   12732                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1803,column 13,is_stmt,isa 1
   12733                    ;----------------------------------------------------------------------
   12734                    ; 1803 | tmp |= BIT_ACTL;                                                       
   12735                    ;----------------------------------------------------------------------
   12736 0000006c 0001F89D          LDRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1803|  ; [KEEP 32-BIT INS]
   12737 00000070 0080F040          ORR       A1, A1, #128          ; [DPU_V7M3_PIPE] |1803|  ; [KEEP 32-BIT INS]
   12738 00000074 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1803|  ; [KEEP 32-BIT INS]
   12739                    ;* --------------------------------------------------------------------------*
   12740 00000078           ||$C$L306||:    
   12741                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1804,column 9,is_stmt,isa 1
   12742                    ;----------------------------------------------------------------------
   12743                    ; 1804 | if (st.chip_cfg.latched_int)                                           
   12744                    ;----------------------------------------------------------------------
   12745 00000078 4836              LDR       A1, $C$CON124         ; [DPU_V7M3_PIPE] |1804|  ; [ORIG 16-BIT INS]
   12746 0000007a 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1804|  ; [ORIG 16-BIT INS]
   12747 0000007c B128              CBZ       A1, ||$C$L307||       ; []  ; [ORIG 16-BIT INS]
   12748                            ; BRANCHCC OCCURS {||$C$L307||}  ; [] |1804| 
   12749                    ;* --------------------------------------------------------------------------*
   12750                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1805,column 13,is_stmt,isa 1
   12751                    ;----------------------------------------------------------------------
   12752                    ; 1805 | tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;                                  
   12753                    ;----------------------------------------------------------------------
   12754 0000007e 0001F89D          LDRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1805|  ; [KEEP 32-BIT INS]
   12755 00000082 0030F040          ORR       A1, A1, #48           ; [DPU_V7M3_PIPE] |1805|  ; [KEEP 32-BIT INS]
   12756 00000086 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1805|  ; [KEEP 32-BIT INS]
   12757                    ;* --------------------------------------------------------------------------*
   12758 0000008a           ||$C$L307||:    
   12759                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1806,column 9,is_stmt,isa 1
   12760                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  233

   12761                    ; 1806 | if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))              
   12762                    ;----------------------------------------------------------------------
   12763 0000008a 4830              LDR       A1, $C$CON122         ; [DPU_V7M3_PIPE] |1806|  ; [ORIG 16-BIT INS]
   12764 0000008c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1806|  ; [ORIG 16-BIT INS]
   12765 0000008e 7DC0              LDRB      A1, [A1, #23]         ; [DPU_V7M3_PIPE] |1806|  ; [ORIG 16-BIT INS]
   12766 00000090 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1806|  ; [ORIG 16-BIT INS]
   12767 00000092 0201F10D          ADD       A3, SP, #1            ; [DPU_V7M3_PIPE] |1806|  ; [KEEP 32-BIT INS]
   12768                    $C$DW$438       .dwtag  DW_TAG_TI_branch
   12769                            .dwattr $C$DW$438, DW_AT_low_pc(0x00)
   12770                            .dwattr $C$DW$438, DW_AT_name("WR_MPU")
   12771                            .dwattr $C$DW$438, DW_AT_TI_call
   12772                    
   12773 00000096 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1806|  ; [KEEP 32-BIT INS]
   12774                            ; CALL OCCURS {WR_MPU }          ; [] |1806| 
   12775 0000009a 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |1806|  ; [ORIG 16-BIT INS]
   12776 0000009c D04D              BEQ       ||$C$L316||           ; [DPU_V7M3_PIPE] |1806|  ; [ORIG 16-BIT INS]
   12777                            ; BRANCHCC OCCURS {||$C$L316||}  ; [] |1806| 
   12778                    ;* --------------------------------------------------------------------------*
   12779                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1807,column 13,is_stmt,isa 1
   12780                    ;----------------------------------------------------------------------
   12781                    ; 1807 | return -1;                                                             
   12782                    ; 1808 | } else {                                                               
   12783                    ;----------------------------------------------------------------------
   12784 0000009e 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1807|  ; [KEEP 32-BIT INS]
   12785 000000a2 E04F              B         ||$C$L317||           ; [DPU_V7M3_PIPE] |1807|  ; [ORIG 16-BIT INS]
   12786                            ; BRANCH OCCURS {||$C$L317||}    ; [] |1807| 
   12787                    ;* --------------------------------------------------------------------------*
   12788 000000a4           ||$C$L308||:    
   12789                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1810,column 9,is_stmt,isa 1
   12790                    ;----------------------------------------------------------------------
   12791                    ; 1810 | if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))                 
   12792                    ;----------------------------------------------------------------------
   12793 000000a4 4829              LDR       A1, $C$CON122         ; [DPU_V7M3_PIPE] |1810|  ; [ORIG 16-BIT INS]
   12794 000000a6 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1810|  ; [ORIG 16-BIT INS]
   12795 000000a8 7900              LDRB      A1, [A1, #4]          ; [DPU_V7M3_PIPE] |1810|  ; [ORIG 16-BIT INS]
   12796 000000aa 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1810|  ; [ORIG 16-BIT INS]
   12797 000000ac 0201F10D          ADD       A3, SP, #1            ; [DPU_V7M3_PIPE] |1810|  ; [KEEP 32-BIT INS]
   12798                    $C$DW$439       .dwtag  DW_TAG_TI_branch
   12799                            .dwattr $C$DW$439, DW_AT_low_pc(0x00)
   12800                            .dwattr $C$DW$439, DW_AT_name("RD_MPU")
   12801                            .dwattr $C$DW$439, DW_AT_TI_call
   12802                    
   12803 000000b0 FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |1810|  ; [KEEP 32-BIT INS]
   12804                            ; CALL OCCURS {RD_MPU }          ; [] |1810| 
   12805 000000b4 B110              CBZ       A1, ||$C$L309||       ; []  ; [ORIG 16-BIT INS]
   12806                            ; BRANCHCC OCCURS {||$C$L309||}  ; [] |1810| 
   12807                    ;* --------------------------------------------------------------------------*
   12808                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1811,column 13,is_stmt,isa 1
   12809                    ;----------------------------------------------------------------------
   12810                    ; 1811 | return -1;                                                             
   12811                    ;----------------------------------------------------------------------
   12812 000000b6 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1811|  ; [KEEP 32-BIT INS]
   12813 000000ba E043              B         ||$C$L317||           ; [DPU_V7M3_PIPE] |1811|  ; [ORIG 16-BIT INS]
   12814                            ; BRANCH OCCURS {||$C$L317||}    ; [] |1811| 
   12815                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  234

   12816 000000bc           ||$C$L309||:    
   12817                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1812,column 9,is_stmt,isa 1
   12818                    ;----------------------------------------------------------------------
   12819                    ; 1812 | if (st.chip_cfg.sensors & INV_XYZ_COMPASS)                             
   12820                    ;----------------------------------------------------------------------
   12821 000000bc 4826              LDR       A1, $C$CON125         ; [DPU_V7M3_PIPE] |1812|  ; [ORIG 16-BIT INS]
   12822 000000be 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1812|  ; [ORIG 16-BIT INS]
   12823 000000c0 0840              LSRS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1812|  ; [ORIG 16-BIT INS]
   12824 000000c2 D306              BCC       ||$C$L310||           ; [DPU_V7M3_PIPE] |1812|  ; [ORIG 16-BIT INS]
   12825                            ; BRANCHCC OCCURS {||$C$L310||}  ; [] |1812| 
   12826                    ;* --------------------------------------------------------------------------*
   12827                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1813,column 13,is_stmt,isa 1
   12828                    ;----------------------------------------------------------------------
   12829                    ; 1813 | tmp |= BIT_AUX_IF_EN;                                                  
   12830                    ; 1814 | else                                                                   
   12831                    ;----------------------------------------------------------------------
   12832 000000c4 0001F89D          LDRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1813|  ; [KEEP 32-BIT INS]
   12833 000000c8 0020F040          ORR       A1, A1, #32           ; [DPU_V7M3_PIPE] |1813|  ; [KEEP 32-BIT INS]
   12834 000000cc 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1813|  ; [KEEP 32-BIT INS]
   12835 000000d0 E005              B         ||$C$L311||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   12836                            ; BRANCH OCCURS {||$C$L311||}    ; [] 
   12837                    ;* --------------------------------------------------------------------------*
   12838 000000d2           ||$C$L310||:    
   12839                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1815,column 13,is_stmt,isa 1
   12840                    ;----------------------------------------------------------------------
   12841                    ; 1815 | tmp &= ~BIT_AUX_IF_EN;                                                 
   12842                    ;----------------------------------------------------------------------
   12843 000000d2 0001F89D          LDRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1815|  ; [KEEP 32-BIT INS]
   12844 000000d6 0020F020          BIC       A1, A1, #32           ; [DPU_V7M3_PIPE] |1815|  ; [KEEP 32-BIT INS]
   12845 000000da 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1815|  ; [KEEP 32-BIT INS]
   12846                    ;* --------------------------------------------------------------------------*
   12847 000000de           ||$C$L311||:    
   12848                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1816,column 9,is_stmt,isa 1
   12849                    ;----------------------------------------------------------------------
   12850                    ; 1816 | if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))                
   12851                    ;----------------------------------------------------------------------
   12852 000000de 481B              LDR       A1, $C$CON122         ; [DPU_V7M3_PIPE] |1816|  ; [ORIG 16-BIT INS]
   12853 000000e0 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1816|  ; [ORIG 16-BIT INS]
   12854 000000e2 7900              LDRB      A1, [A1, #4]          ; [DPU_V7M3_PIPE] |1816|  ; [ORIG 16-BIT INS]
   12855 000000e4 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1816|  ; [ORIG 16-BIT INS]
   12856 000000e6 0201F10D          ADD       A3, SP, #1            ; [DPU_V7M3_PIPE] |1816|  ; [KEEP 32-BIT INS]
   12857                    $C$DW$440       .dwtag  DW_TAG_TI_branch
   12858                            .dwattr $C$DW$440, DW_AT_low_pc(0x00)
   12859                            .dwattr $C$DW$440, DW_AT_name("WR_MPU")
   12860                            .dwattr $C$DW$440, DW_AT_TI_call
   12861                    
   12862 000000ea FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1816|  ; [KEEP 32-BIT INS]
   12863                            ; CALL OCCURS {WR_MPU }          ; [] |1816| 
   12864 000000ee B110              CBZ       A1, ||$C$L312||       ; []  ; [ORIG 16-BIT INS]
   12865                            ; BRANCHCC OCCURS {||$C$L312||}  ; [] |1816| 
   12866                    ;* --------------------------------------------------------------------------*
   12867                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1817,column 13,is_stmt,isa 1
   12868                    ;----------------------------------------------------------------------
   12869                    ; 1817 | return -1;                                                             
   12870                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  235

   12871 000000f0 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1817|  ; [KEEP 32-BIT INS]
   12872 000000f4 E026              B         ||$C$L317||           ; [DPU_V7M3_PIPE] |1817|  ; [ORIG 16-BIT INS]
   12873                            ; BRANCH OCCURS {||$C$L317||}    ; [] |1817| 
   12874                    ;* --------------------------------------------------------------------------*
   12875 000000f6           ||$C$L312||:    
   12876                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1818,column 9,is_stmt,isa 1
   12877                    ;----------------------------------------------------------------------
   12878                    ; 1818 | delay_ms(3);                                                           
   12879                    ;----------------------------------------------------------------------
   12880 000000f6 2003              MOVS      A1, #3                ; [DPU_V7M3_PIPE] |1818|  ; [ORIG 16-BIT INS]
   12881                    $C$DW$441       .dwtag  DW_TAG_TI_branch
   12882                            .dwattr $C$DW$441, DW_AT_low_pc(0x00)
   12883                            .dwattr $C$DW$441, DW_AT_name("Delay_Ms")
   12884                            .dwattr $C$DW$441, DW_AT_TI_call
   12885                    
   12886 000000f8 FFFEF7FF!         BL        Delay_Ms              ; [DPU_V7M3_PIPE] |1818|  ; [KEEP 32-BIT INS]
   12887                            ; CALL OCCURS {Delay_Ms }        ; [] |1818| 
   12888                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1819,column 9,is_stmt,isa 1
   12889                    ;----------------------------------------------------------------------
   12890                    ; 1819 | if (st.chip_cfg.active_low_int)                                        
   12891                    ;----------------------------------------------------------------------
   12892 000000fc 4814              LDR       A1, $C$CON123         ; [DPU_V7M3_PIPE] |1819|  ; [ORIG 16-BIT INS]
   12893 000000fe 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1819|  ; [ORIG 16-BIT INS]
   12894 00000100 B118              CBZ       A1, ||$C$L313||       ; []  ; [ORIG 16-BIT INS]
   12895                            ; BRANCHCC OCCURS {||$C$L313||}  ; [] |1819| 
   12896                    ;* --------------------------------------------------------------------------*
   12897                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1820,column 13,is_stmt,isa 1
   12898                    ;----------------------------------------------------------------------
   12899                    ; 1820 | tmp = BIT_ACTL;                                                        
   12900                    ; 1821 | else                                                                   
   12901                    ;----------------------------------------------------------------------
   12902 00000102 2080              MOVS      A1, #128              ; [DPU_V7M3_PIPE] |1820|  ; [ORIG 16-BIT INS]
   12903 00000104 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1820|  ; [KEEP 32-BIT INS]
   12904 00000108 E002              B         ||$C$L314||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   12905                            ; BRANCH OCCURS {||$C$L314||}    ; [] 
   12906                    ;* --------------------------------------------------------------------------*
   12907 0000010a           ||$C$L313||:    
   12908                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1822,column 13,is_stmt,isa 1
   12909                    ;----------------------------------------------------------------------
   12910                    ; 1822 | tmp = 0;                                                               
   12911                    ;----------------------------------------------------------------------
   12912 0000010a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1822|  ; [ORIG 16-BIT INS]
   12913 0000010c 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1822|  ; [KEEP 32-BIT INS]
   12914                    ;* --------------------------------------------------------------------------*
   12915 00000110           ||$C$L314||:    
   12916                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1823,column 9,is_stmt,isa 1
   12917                    ;----------------------------------------------------------------------
   12918                    ; 1823 | if (st.chip_cfg.latched_int)                                           
   12919                    ;----------------------------------------------------------------------
   12920 00000110 4810              LDR       A1, $C$CON124         ; [DPU_V7M3_PIPE] |1823|  ; [ORIG 16-BIT INS]
   12921 00000112 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1823|  ; [ORIG 16-BIT INS]
   12922 00000114 B128              CBZ       A1, ||$C$L315||       ; []  ; [ORIG 16-BIT INS]
   12923                            ; BRANCHCC OCCURS {||$C$L315||}  ; [] |1823| 
   12924                    ;* --------------------------------------------------------------------------*
   12925                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1824,column 13,is_stmt,isa 1
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  236

   12926                    ;----------------------------------------------------------------------
   12927                    ; 1824 | tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;                                  
   12928                    ;----------------------------------------------------------------------
   12929 00000116 0001F89D          LDRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1824|  ; [KEEP 32-BIT INS]
   12930 0000011a 0030F040          ORR       A1, A1, #48           ; [DPU_V7M3_PIPE] |1824|  ; [KEEP 32-BIT INS]
   12931 0000011e 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1824|  ; [KEEP 32-BIT INS]
   12932                    ;* --------------------------------------------------------------------------*
   12933 00000122           ||$C$L315||:    
   12934                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1825,column 9,is_stmt,isa 1
   12935                    ;----------------------------------------------------------------------
   12936                    ; 1825 | if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))              
   12937                    ;----------------------------------------------------------------------
   12938 00000122 480A              LDR       A1, $C$CON122         ; [DPU_V7M3_PIPE] |1825|  ; [ORIG 16-BIT INS]
   12939 00000124 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1825|  ; [ORIG 16-BIT INS]
   12940 00000126 7DC0              LDRB      A1, [A1, #23]         ; [DPU_V7M3_PIPE] |1825|  ; [ORIG 16-BIT INS]
   12941 00000128 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1825|  ; [ORIG 16-BIT INS]
   12942 0000012a 0201F10D          ADD       A3, SP, #1            ; [DPU_V7M3_PIPE] |1825|  ; [KEEP 32-BIT INS]
   12943                    $C$DW$442       .dwtag  DW_TAG_TI_branch
   12944                            .dwattr $C$DW$442, DW_AT_low_pc(0x00)
   12945                            .dwattr $C$DW$442, DW_AT_name("WR_MPU")
   12946                            .dwattr $C$DW$442, DW_AT_TI_call
   12947                    
   12948 0000012e FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1825|  ; [KEEP 32-BIT INS]
   12949                            ; CALL OCCURS {WR_MPU }          ; [] |1825| 
   12950 00000132 B110              CBZ       A1, ||$C$L316||       ; []  ; [ORIG 16-BIT INS]
   12951                            ; BRANCHCC OCCURS {||$C$L316||}  ; [] |1825| 
   12952                    ;* --------------------------------------------------------------------------*
   12953                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1826,column 13,is_stmt,isa 1
   12954                    ;----------------------------------------------------------------------
   12955                    ; 1826 | return -1;                                                             
   12956                    ;----------------------------------------------------------------------
   12957 00000134 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1826|  ; [KEEP 32-BIT INS]
   12958 00000138 E004              B         ||$C$L317||           ; [DPU_V7M3_PIPE] |1826|  ; [ORIG 16-BIT INS]
   12959                            ; BRANCH OCCURS {||$C$L317||}    ; [] |1826| 
   12960                    ;* --------------------------------------------------------------------------*
   12961 0000013a           ||$C$L316||:    
   12962                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1828,column 5,is_stmt,isa 1
   12963                    ;----------------------------------------------------------------------
   12964                    ; 1828 | st.chip_cfg.bypass_mode = bypass_on;                                   
   12965                    ;----------------------------------------------------------------------
   12966 0000013a 0000F89D          LDRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1828|  ; [KEEP 32-BIT INS]
   12967 0000013e 4902              LDR       A2, $C$CON121         ; [DPU_V7M3_PIPE] |1828|  ; [ORIG 16-BIT INS]
   12968 00000140 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1828|  ; [ORIG 16-BIT INS]
   12969                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1829,column 5,is_stmt,isa 1
   12970                    ;----------------------------------------------------------------------
   12971                    ; 1829 | return 0;                                                              
   12972                    ;----------------------------------------------------------------------
   12973 00000142 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1829|  ; [ORIG 16-BIT INS]
   12974                    ;* --------------------------------------------------------------------------*
   12975 00000144           ||$C$L317||:    
   12976                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1830,column 1,is_stmt,isa 1
   12977                    $C$DW$443       .dwtag  DW_TAG_TI_branch
   12978                            .dwattr $C$DW$443, DW_AT_low_pc(0x00)
   12979                            .dwattr $C$DW$443, DW_AT_TI_return
   12980                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  237

   12981 00000144 BD08              POP       {A4, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   12982                            .dwcfi  cfa_offset, 0
   12983                            .dwcfi  restore_reg, 3
   12984                            ; BRANCH OCCURS                  ; [] 
   12985                            .dwattr $C$DW$431, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   12986                            .dwattr $C$DW$431, DW_AT_TI_end_line(0x726)
   12987                            .dwattr $C$DW$431, DW_AT_TI_end_column(0x01)
   12988                            .dwendentry
   12989                            .dwendtag $C$DW$431
   12990                    
   12991 00000000                   .sect   ".text:mpu_set_int_level"
   12992                            .clink
   12993                            .thumbfunc mpu_set_int_level
   12994 00000000                   .thumb
   12995                            .global mpu_set_int_level
   12996                    
   12997                    $C$DW$444       .dwtag  DW_TAG_subprogram
   12998                            .dwattr $C$DW$444, DW_AT_name("mpu_set_int_level")
   12999                            .dwattr $C$DW$444, DW_AT_low_pc(mpu_set_int_level)
   13000                            .dwattr $C$DW$444, DW_AT_high_pc(0x00)
   13001                            .dwattr $C$DW$444, DW_AT_TI_symbol_name("mpu_set_int_level")
   13002                            .dwattr $C$DW$444, DW_AT_external
   13003                            .dwattr $C$DW$444, DW_AT_type(*$C$DW$T$10)
   13004                            .dwattr $C$DW$444, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   13005                            .dwattr $C$DW$444, DW_AT_TI_begin_line(0x72d)
   13006                            .dwattr $C$DW$444, DW_AT_TI_begin_column(0x05)
   13007                            .dwattr $C$DW$444, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   13008                            .dwattr $C$DW$444, DW_AT_decl_line(0x72d)
   13009                            .dwattr $C$DW$444, DW_AT_decl_column(0x05)
   13010                            .dwattr $C$DW$444, DW_AT_TI_max_frame_size(0x08)
   13011                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1838,column 1,is_stmt,address mpu_set_int_level,isa 1
   13012                    
   13013                            .dwfde $C$DW$CIE, mpu_set_int_level
   13014                    $C$DW$445       .dwtag  DW_TAG_formal_parameter
   13015                            .dwattr $C$DW$445, DW_AT_name("active_low")
   13016                            .dwattr $C$DW$445, DW_AT_TI_symbol_name("active_low")
   13017                            .dwattr $C$DW$445, DW_AT_type(*$C$DW$T$10)
   13018                            .dwattr $C$DW$445, DW_AT_location[DW_OP_reg0]
   13019                    
   13020                    ;----------------------------------------------------------------------
   13021                    ; 1837 | int mpu_set_int_level(unsigned char active_low)                        
   13022                    ;----------------------------------------------------------------------
   13023                    
   13024                    ;*****************************************************************************
   13025                    ;* FUNCTION NAME: mpu_set_int_level                                          *
   13026                    ;*                                                                           *
   13027                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
   13028                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
   13029                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
   13030                    ;*****************************************************************************
   13031 00000000           mpu_set_int_level:
   13032                    ;* --------------------------------------------------------------------------*
   13033                            .dwcfi  cfa_offset, 0
   13034 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
   13035                            .dwcfi  cfa_offset, 8
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  238

   13036                    $C$DW$446       .dwtag  DW_TAG_variable
   13037                            .dwattr $C$DW$446, DW_AT_name("active_low")
   13038                            .dwattr $C$DW$446, DW_AT_TI_symbol_name("active_low")
   13039                            .dwattr $C$DW$446, DW_AT_type(*$C$DW$T$6)
   13040                            .dwattr $C$DW$446, DW_AT_location[DW_OP_breg13 0]
   13041                    
   13042 00000004 0000F88D          STRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1838|  ; [KEEP 32-BIT INS]
   13043                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1839,column 5,is_stmt,isa 1
   13044                    ;----------------------------------------------------------------------
   13045                    ; 1839 | st.chip_cfg.active_low_int = active_low;                               
   13046                    ;----------------------------------------------------------------------
   13047 00000008 4903              LDR       A2, $C$CON126         ; [DPU_V7M3_PIPE] |1839|  ; [ORIG 16-BIT INS]
   13048 0000000a 0000F89D          LDRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1839|  ; [KEEP 32-BIT INS]
   13049 0000000e 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1839|  ; [ORIG 16-BIT INS]
   13050                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1840,column 5,is_stmt,isa 1
   13051                    ;----------------------------------------------------------------------
   13052                    ; 1840 | return 0;                                                              
   13053                    ;----------------------------------------------------------------------
   13054 00000010 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1840|  ; [ORIG 16-BIT INS]
   13055                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1841,column 1,is_stmt,isa 1
   13056 00000012 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   13057                            .dwcfi  cfa_offset, 0
   13058                    $C$DW$447       .dwtag  DW_TAG_TI_branch
   13059                            .dwattr $C$DW$447, DW_AT_low_pc(0x00)
   13060                            .dwattr $C$DW$447, DW_AT_TI_return
   13061                    
   13062 00000014 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   13063                            ; BRANCH OCCURS                  ; [] 
   13064                            .dwattr $C$DW$444, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   13065                            .dwattr $C$DW$444, DW_AT_TI_end_line(0x731)
   13066                            .dwattr $C$DW$444, DW_AT_TI_end_column(0x01)
   13067                            .dwendentry
   13068                            .dwendtag $C$DW$444
   13069                    
   13070 00000000                   .sect   ".text:mpu_set_int_latched"
   13071                            .clink
   13072                            .thumbfunc mpu_set_int_latched
   13073 00000000                   .thumb
   13074                            .global mpu_set_int_latched
   13075                    
   13076                    $C$DW$448       .dwtag  DW_TAG_subprogram
   13077                            .dwattr $C$DW$448, DW_AT_name("mpu_set_int_latched")
   13078                            .dwattr $C$DW$448, DW_AT_low_pc(mpu_set_int_latched)
   13079                            .dwattr $C$DW$448, DW_AT_high_pc(0x00)
   13080                            .dwattr $C$DW$448, DW_AT_TI_symbol_name("mpu_set_int_latched")
   13081                            .dwattr $C$DW$448, DW_AT_external
   13082                            .dwattr $C$DW$448, DW_AT_type(*$C$DW$T$10)
   13083                            .dwattr $C$DW$448, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   13084                            .dwattr $C$DW$448, DW_AT_TI_begin_line(0x739)
   13085                            .dwattr $C$DW$448, DW_AT_TI_begin_column(0x05)
   13086                            .dwattr $C$DW$448, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   13087                            .dwattr $C$DW$448, DW_AT_decl_line(0x739)
   13088                            .dwattr $C$DW$448, DW_AT_decl_column(0x05)
   13089                            .dwattr $C$DW$448, DW_AT_TI_max_frame_size(0x08)
   13090                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1850,column 1,is_stmt,address mpu_set_int_latched,isa
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  239

   13091                    
   13092                            .dwfde $C$DW$CIE, mpu_set_int_latched
   13093                    $C$DW$449       .dwtag  DW_TAG_formal_parameter
   13094                            .dwattr $C$DW$449, DW_AT_name("enable")
   13095                            .dwattr $C$DW$449, DW_AT_TI_symbol_name("enable")
   13096                            .dwattr $C$DW$449, DW_AT_type(*$C$DW$T$10)
   13097                            .dwattr $C$DW$449, DW_AT_location[DW_OP_reg0]
   13098                    
   13099                    ;----------------------------------------------------------------------
   13100                    ; 1849 | int mpu_set_int_latched(unsigned char enable)                          
   13101                    ;----------------------------------------------------------------------
   13102                    
   13103                    ;*****************************************************************************
   13104                    ;* FUNCTION NAME: mpu_set_int_latched                                        *
   13105                    ;*                                                                           *
   13106                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
   13107                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
   13108                    ;*   Local Frame Size  : 0 Args + 4 Auto + 4 Save = 8 byte                   *
   13109                    ;*****************************************************************************
   13110 00000000           mpu_set_int_latched:
   13111                    ;* --------------------------------------------------------------------------*
   13112                            .dwcfi  cfa_offset, 0
   13113 00000000 B508              PUSH      {A4, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   13114                            .dwcfi  cfa_offset, 8
   13115                            .dwcfi  save_reg_to_mem, 14, -4
   13116                            .dwcfi  save_reg_to_mem, 3, -8
   13117                    $C$DW$450       .dwtag  DW_TAG_variable
   13118                            .dwattr $C$DW$450, DW_AT_name("enable")
   13119                            .dwattr $C$DW$450, DW_AT_TI_symbol_name("enable")
   13120                            .dwattr $C$DW$450, DW_AT_type(*$C$DW$T$6)
   13121                            .dwattr $C$DW$450, DW_AT_location[DW_OP_breg13 0]
   13122                    
   13123                    $C$DW$451       .dwtag  DW_TAG_variable
   13124                            .dwattr $C$DW$451, DW_AT_name("tmp")
   13125                            .dwattr $C$DW$451, DW_AT_TI_symbol_name("tmp")
   13126                            .dwattr $C$DW$451, DW_AT_type(*$C$DW$T$6)
   13127                            .dwattr $C$DW$451, DW_AT_location[DW_OP_breg13 1]
   13128                    
   13129                    ;----------------------------------------------------------------------
   13130                    ; 1851 | unsigned char tmp;                                                     
   13131                    ;----------------------------------------------------------------------
   13132 00000002 0000F88D          STRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1850|  ; [KEEP 32-BIT INS]
   13133                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1852,column 5,is_stmt,isa 1
   13134                    ;----------------------------------------------------------------------
   13135                    ; 1852 | if (st.chip_cfg.latched_int == enable)                                 
   13136                    ;----------------------------------------------------------------------
   13137 00000006 491B              LDR       A2, $C$CON127         ; [DPU_V7M3_PIPE] |1852|  ; [ORIG 16-BIT INS]
   13138 00000008 0000F89D          LDRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1852|  ; [KEEP 32-BIT INS]
   13139 0000000c 7809              LDRB      A2, [A2, #0]          ; [DPU_V7M3_PIPE] |1852|  ; [ORIG 16-BIT INS]
   13140 0000000e 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |1852|  ; [ORIG 16-BIT INS]
   13141 00000010 D101              BNE       ||$C$L318||           ; [DPU_V7M3_PIPE] |1852|  ; [ORIG 16-BIT INS]
   13142                            ; BRANCHCC OCCURS {||$C$L318||}  ; [] |1852| 
   13143                    ;* --------------------------------------------------------------------------*
   13144                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1853,column 9,is_stmt,isa 1
   13145                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  240

   13146                    ; 1853 | return 0;                                                              
   13147                    ;----------------------------------------------------------------------
   13148 00000012 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1853|  ; [ORIG 16-BIT INS]
   13149 00000014 E02C              B         ||$C$L324||           ; [DPU_V7M3_PIPE] |1853|  ; [ORIG 16-BIT INS]
   13150                            ; BRANCH OCCURS {||$C$L324||}    ; [] |1853| 
   13151                    ;* --------------------------------------------------------------------------*
   13152 00000016           ||$C$L318||:    
   13153                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1855,column 5,is_stmt,isa 1
   13154                    ;----------------------------------------------------------------------
   13155                    ; 1855 | if (enable)                                                            
   13156                    ;----------------------------------------------------------------------
   13157 00000016 0000F89D          LDRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1855|  ; [KEEP 32-BIT INS]
   13158 0000001a B118              CBZ       A1, ||$C$L319||       ; []  ; [ORIG 16-BIT INS]
   13159                            ; BRANCHCC OCCURS {||$C$L319||}  ; [] |1855| 
   13160                    ;* --------------------------------------------------------------------------*
   13161                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1856,column 9,is_stmt,isa 1
   13162                    ;----------------------------------------------------------------------
   13163                    ; 1856 | tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;                                   
   13164                    ; 1857 | else                                                                   
   13165                    ;----------------------------------------------------------------------
   13166 0000001c 2030              MOVS      A1, #48               ; [DPU_V7M3_PIPE] |1856|  ; [ORIG 16-BIT INS]
   13167 0000001e 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1856|  ; [KEEP 32-BIT INS]
   13168 00000022 E002              B         ||$C$L320||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   13169                            ; BRANCH OCCURS {||$C$L320||}    ; [] 
   13170                    ;* --------------------------------------------------------------------------*
   13171 00000024           ||$C$L319||:    
   13172                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1858,column 9,is_stmt,isa 1
   13173                    ;----------------------------------------------------------------------
   13174                    ; 1858 | tmp = 0;                                                               
   13175                    ;----------------------------------------------------------------------
   13176 00000024 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1858|  ; [ORIG 16-BIT INS]
   13177 00000026 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1858|  ; [KEEP 32-BIT INS]
   13178                    ;* --------------------------------------------------------------------------*
   13179 0000002a           ||$C$L320||:    
   13180                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1859,column 5,is_stmt,isa 1
   13181                    ;----------------------------------------------------------------------
   13182                    ; 1859 | if (st.chip_cfg.bypass_mode)                                           
   13183                    ;----------------------------------------------------------------------
   13184 0000002a 4813              LDR       A1, $C$CON128         ; [DPU_V7M3_PIPE] |1859|  ; [ORIG 16-BIT INS]
   13185 0000002c 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1859|  ; [ORIG 16-BIT INS]
   13186 0000002e B128              CBZ       A1, ||$C$L321||       ; []  ; [ORIG 16-BIT INS]
   13187                            ; BRANCHCC OCCURS {||$C$L321||}  ; [] |1859| 
   13188                    ;* --------------------------------------------------------------------------*
   13189                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1860,column 9,is_stmt,isa 1
   13190                    ;----------------------------------------------------------------------
   13191                    ; 1860 | tmp |= BIT_BYPASS_EN;                                                  
   13192                    ;----------------------------------------------------------------------
   13193 00000030 0001F89D          LDRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1860|  ; [KEEP 32-BIT INS]
   13194 00000034 0002F040          ORR       A1, A1, #2            ; [DPU_V7M3_PIPE] |1860|  ; [KEEP 32-BIT INS]
   13195 00000038 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1860|  ; [KEEP 32-BIT INS]
   13196                    ;* --------------------------------------------------------------------------*
   13197 0000003c           ||$C$L321||:    
   13198                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1861,column 5,is_stmt,isa 1
   13199                    ;----------------------------------------------------------------------
   13200                    ; 1861 | if (st.chip_cfg.active_low_int)                                        
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  241

   13201                    ;----------------------------------------------------------------------
   13202 0000003c 480F              LDR       A1, $C$CON129         ; [DPU_V7M3_PIPE] |1861|  ; [ORIG 16-BIT INS]
   13203 0000003e 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1861|  ; [ORIG 16-BIT INS]
   13204 00000040 B128              CBZ       A1, ||$C$L322||       ; []  ; [ORIG 16-BIT INS]
   13205                            ; BRANCHCC OCCURS {||$C$L322||}  ; [] |1861| 
   13206                    ;* --------------------------------------------------------------------------*
   13207                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1862,column 9,is_stmt,isa 1
   13208                    ;----------------------------------------------------------------------
   13209                    ; 1862 | tmp |= BIT_ACTL;                                                       
   13210                    ;----------------------------------------------------------------------
   13211 00000042 0001F89D          LDRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1862|  ; [KEEP 32-BIT INS]
   13212 00000046 0080F040          ORR       A1, A1, #128          ; [DPU_V7M3_PIPE] |1862|  ; [KEEP 32-BIT INS]
   13213 0000004a 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |1862|  ; [KEEP 32-BIT INS]
   13214                    ;* --------------------------------------------------------------------------*
   13215 0000004e           ||$C$L322||:    
   13216                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1863,column 5,is_stmt,isa 1
   13217                    ;----------------------------------------------------------------------
   13218                    ; 1863 | if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))              
   13219                    ;----------------------------------------------------------------------
   13220 0000004e 480C              LDR       A1, $C$CON130         ; [DPU_V7M3_PIPE] |1863|  ; [ORIG 16-BIT INS]
   13221 00000050 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |1863|  ; [ORIG 16-BIT INS]
   13222 00000052 7DC0              LDRB      A1, [A1, #23]         ; [DPU_V7M3_PIPE] |1863|  ; [ORIG 16-BIT INS]
   13223 00000054 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1863|  ; [ORIG 16-BIT INS]
   13224 00000056 0201F10D          ADD       A3, SP, #1            ; [DPU_V7M3_PIPE] |1863|  ; [KEEP 32-BIT INS]
   13225                    $C$DW$452       .dwtag  DW_TAG_TI_branch
   13226                            .dwattr $C$DW$452, DW_AT_low_pc(0x00)
   13227                            .dwattr $C$DW$452, DW_AT_name("WR_MPU")
   13228                            .dwattr $C$DW$452, DW_AT_TI_call
   13229                    
   13230 0000005a FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1863|  ; [KEEP 32-BIT INS]
   13231                            ; CALL OCCURS {WR_MPU }          ; [] |1863| 
   13232 0000005e B110              CBZ       A1, ||$C$L323||       ; []  ; [ORIG 16-BIT INS]
   13233                            ; BRANCHCC OCCURS {||$C$L323||}  ; [] |1863| 
   13234                    ;* --------------------------------------------------------------------------*
   13235                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1864,column 9,is_stmt,isa 1
   13236                    ;----------------------------------------------------------------------
   13237                    ; 1864 | return -1;                                                             
   13238                    ;----------------------------------------------------------------------
   13239 00000060 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |1864|  ; [KEEP 32-BIT INS]
   13240 00000064 E004              B         ||$C$L324||           ; [DPU_V7M3_PIPE] |1864|  ; [ORIG 16-BIT INS]
   13241                            ; BRANCH OCCURS {||$C$L324||}    ; [] |1864| 
   13242                    ;* --------------------------------------------------------------------------*
   13243 00000066           ||$C$L323||:    
   13244                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1865,column 5,is_stmt,isa 1
   13245                    ;----------------------------------------------------------------------
   13246                    ; 1865 | st.chip_cfg.latched_int = enable;                                      
   13247                    ;----------------------------------------------------------------------
   13248 00000066 0000F89D          LDRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1865|  ; [KEEP 32-BIT INS]
   13249 0000006a 4902              LDR       A2, $C$CON127         ; [DPU_V7M3_PIPE] |1865|  ; [ORIG 16-BIT INS]
   13250 0000006c 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1865|  ; [ORIG 16-BIT INS]
   13251                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1866,column 5,is_stmt,isa 1
   13252                    ;----------------------------------------------------------------------
   13253                    ; 1866 | return 0;                                                              
   13254                    ;----------------------------------------------------------------------
   13255 0000006e 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1866|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  242

   13256                    ;* --------------------------------------------------------------------------*
   13257 00000070           ||$C$L324||:    
   13258                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1867,column 1,is_stmt,isa 1
   13259                    $C$DW$453       .dwtag  DW_TAG_TI_branch
   13260                            .dwattr $C$DW$453, DW_AT_low_pc(0x00)
   13261                            .dwattr $C$DW$453, DW_AT_TI_return
   13262                    
   13263 00000070 BD08              POP       {A4, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   13264                            .dwcfi  cfa_offset, 0
   13265                            .dwcfi  restore_reg, 3
   13266                            ; BRANCH OCCURS                  ; [] 
   13267                            .dwattr $C$DW$448, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   13268                            .dwattr $C$DW$448, DW_AT_TI_end_line(0x74b)
   13269                            .dwattr $C$DW$448, DW_AT_TI_end_column(0x01)
   13270                            .dwendentry
   13271                            .dwendtag $C$DW$448
   13272                    
   13273 00000000                   .sect   ".text:compass_self_test"
   13274                            .clink
   13275                            .thumbfunc compass_self_test
   13276 00000000                   .thumb
   13277                    
   13278                    $C$DW$454       .dwtag  DW_TAG_subprogram
   13279                            .dwattr $C$DW$454, DW_AT_name("compass_self_test")
   13280                            .dwattr $C$DW$454, DW_AT_low_pc(compass_self_test)
   13281                            .dwattr $C$DW$454, DW_AT_high_pc(0x00)
   13282                            .dwattr $C$DW$454, DW_AT_TI_symbol_name("compass_self_test")
   13283                            .dwattr $C$DW$454, DW_AT_type(*$C$DW$T$10)
   13284                            .dwattr $C$DW$454, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   13285                            .dwattr $C$DW$454, DW_AT_TI_begin_line(0x79a)
   13286                            .dwattr $C$DW$454, DW_AT_TI_begin_column(0x0c)
   13287                            .dwattr $C$DW$454, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   13288                            .dwattr $C$DW$454, DW_AT_decl_line(0x79a)
   13289                            .dwattr $C$DW$454, DW_AT_decl_column(0x0c)
   13290                            .dwattr $C$DW$454, DW_AT_TI_max_frame_size(0x18)
   13291                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1947,column 1,is_stmt,address compass_self_test,isa 1
   13292                    
   13293                            .dwfde $C$DW$CIE, compass_self_test
   13294                    ;----------------------------------------------------------------------
   13295                    ; 1946 | static int compass_self_test(void)                                     
   13296                    ; 1948 | unsigned char tmp[6];                                                  
   13297                    ;----------------------------------------------------------------------
   13298                    
   13299                    ;*****************************************************************************
   13300                    ;* FUNCTION NAME: compass_self_test                                          *
   13301                    ;*                                                                           *
   13302                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
   13303                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
   13304                    ;*   Local Frame Size  : 0 Args + 16 Auto + 4 Save = 20 byte                 *
   13305                    ;*****************************************************************************
   13306 00000000           compass_self_test:
   13307                    ;* --------------------------------------------------------------------------*
   13308                            .dwcfi  cfa_offset, 0
   13309 00000000 B500              PUSH      {LR}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   13310                            .dwcfi  cfa_offset, 4
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  243

   13311                            .dwcfi  save_reg_to_mem, 14, -4
   13312 00000002 0D14F1AD          SUB       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
   13313                            .dwcfi  cfa_offset, 24
   13314                    $C$DW$455       .dwtag  DW_TAG_variable
   13315                            .dwattr $C$DW$455, DW_AT_name("result")
   13316                            .dwattr $C$DW$455, DW_AT_TI_symbol_name("result")
   13317                            .dwattr $C$DW$455, DW_AT_type(*$C$DW$T$10)
   13318                            .dwattr $C$DW$455, DW_AT_location[DW_OP_breg13 0]
   13319                    
   13320                    $C$DW$456       .dwtag  DW_TAG_variable
   13321                            .dwattr $C$DW$456, DW_AT_name("data")
   13322                            .dwattr $C$DW$456, DW_AT_TI_symbol_name("data")
   13323                            .dwattr $C$DW$456, DW_AT_type(*$C$DW$T$8)
   13324                            .dwattr $C$DW$456, DW_AT_location[DW_OP_breg13 4]
   13325                    
   13326                    $C$DW$457       .dwtag  DW_TAG_variable
   13327                            .dwattr $C$DW$457, DW_AT_name("tmp")
   13328                            .dwattr $C$DW$457, DW_AT_TI_symbol_name("tmp")
   13329                            .dwattr $C$DW$457, DW_AT_type(*$C$DW$T$181)
   13330                            .dwattr $C$DW$457, DW_AT_location[DW_OP_breg13 6]
   13331                    
   13332                    $C$DW$458       .dwtag  DW_TAG_variable
   13333                            .dwattr $C$DW$458, DW_AT_name("tries")
   13334                            .dwattr $C$DW$458, DW_AT_TI_symbol_name("tries")
   13335                            .dwattr $C$DW$458, DW_AT_type(*$C$DW$T$6)
   13336                            .dwattr $C$DW$458, DW_AT_location[DW_OP_breg13 14]
   13337                    
   13338                    $C$DW$459       .dwtag  DW_TAG_label
   13339                            .dwattr $C$DW$459, DW_AT_name("AKM_restore")
   13340                            .dwattr $C$DW$459, DW_AT_low_pc(||$C$L333||)
   13341                            .dwattr $C$DW$459, DW_AT_TI_symbol_name("AKM_restore")
   13342                    
   13343                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1949,column 25,is_stmt,isa 1
   13344                    ;----------------------------------------------------------------------
   13345                    ; 1949 | unsigned char tries = 10;                                              
   13346                    ;----------------------------------------------------------------------
   13347 00000006 200A              MOVS      A1, #10               ; [DPU_V7M3_PIPE] |1949|  ; [ORIG 16-BIT INS]
   13348 00000008 000EF88D          STRB      A1, [SP, #14]         ; [DPU_V7M3_PIPE] |1949|  ; [KEEP 32-BIT INS]
   13349                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1950,column 16,is_stmt,isa 1
   13350                    ;----------------------------------------------------------------------
   13351                    ; 1950 | int result = 0x07;                                                     
   13352                    ; 1951 | short data;                                                            
   13353                    ;----------------------------------------------------------------------
   13354 0000000c 2007              MOVS      A1, #7                ; [DPU_V7M3_PIPE] |1950|  ; [ORIG 16-BIT INS]
   13355 0000000e 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1950|  ; [ORIG 16-BIT INS]
   13356                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1953,column 5,is_stmt,isa 1
   13357                    ;----------------------------------------------------------------------
   13358                    ; 1953 | mpu_set_bypass(1);                                                     
   13359                    ;----------------------------------------------------------------------
   13360 00000010 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |1953|  ; [ORIG 16-BIT INS]
   13361                    $C$DW$460       .dwtag  DW_TAG_TI_branch
   13362                            .dwattr $C$DW$460, DW_AT_low_pc(0x00)
   13363                            .dwattr $C$DW$460, DW_AT_name("mpu_set_bypass")
   13364                            .dwattr $C$DW$460, DW_AT_TI_call
   13365                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  244

   13366 00000012 FFFEF7FF!         BL        mpu_set_bypass        ; [DPU_V7M3_PIPE] |1953|  ; [KEEP 32-BIT INS]
   13367                            ; CALL OCCURS {mpu_set_bypass }  ; [] |1953| 
   13368                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1955,column 5,is_stmt,isa 1
   13369                    ;----------------------------------------------------------------------
   13370                    ; 1955 | tmp[0] = AKM_POWER_DOWN;                                               
   13371                    ;----------------------------------------------------------------------
   13372 00000016 2010              MOVS      A1, #16               ; [DPU_V7M3_PIPE] |1955|  ; [ORIG 16-BIT INS]
   13373 00000018 0006F88D          STRB      A1, [SP, #6]          ; [DPU_V7M3_PIPE] |1955|  ; [KEEP 32-BIT INS]
   13374                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1956,column 5,is_stmt,isa 1
   13375                    ;----------------------------------------------------------------------
   13376                    ; 1956 | if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, tmp))         
   13377                    ;----------------------------------------------------------------------
   13378 0000001c 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1956|  ; [ORIG 16-BIT INS]
   13379 0000001e 200A              MOVS      A1, #10               ; [DPU_V7M3_PIPE] |1956|  ; [ORIG 16-BIT INS]
   13380 00000020 0206F10D          ADD       A3, SP, #6            ; [DPU_V7M3_PIPE] |1956|  ; [KEEP 32-BIT INS]
   13381                    $C$DW$461       .dwtag  DW_TAG_TI_branch
   13382                            .dwattr $C$DW$461, DW_AT_low_pc(0x00)
   13383                            .dwattr $C$DW$461, DW_AT_name("WR_MPU")
   13384                            .dwattr $C$DW$461, DW_AT_TI_call
   13385                    
   13386 00000024 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1956|  ; [KEEP 32-BIT INS]
   13387                            ; CALL OCCURS {WR_MPU }          ; [] |1956| 
   13388 00000028 B108              CBZ       A1, ||$C$L325||       ; []  ; [ORIG 16-BIT INS]
   13389                            ; BRANCHCC OCCURS {||$C$L325||}  ; [] |1956| 
   13390                    ;* --------------------------------------------------------------------------*
   13391                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1957,column 9,is_stmt,isa 1
   13392                    ;----------------------------------------------------------------------
   13393                    ; 1957 | return 0x07;                                                           
   13394                    ;----------------------------------------------------------------------
   13395 0000002a 2007              MOVS      A1, #7                ; [DPU_V7M3_PIPE] |1957|  ; [ORIG 16-BIT INS]
   13396 0000002c E092              B         ||$C$L334||           ; [DPU_V7M3_PIPE] |1957|  ; [ORIG 16-BIT INS]
   13397                            ; BRANCH OCCURS {||$C$L334||}    ; [] |1957| 
   13398                    ;* --------------------------------------------------------------------------*
   13399 0000002e           ||$C$L325||:    
   13400                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1958,column 5,is_stmt,isa 1
   13401                    ;----------------------------------------------------------------------
   13402                    ; 1958 | tmp[0] = AKM_BIT_SELF_TEST;                                            
   13403                    ;----------------------------------------------------------------------
   13404 0000002e 2040              MOVS      A1, #64               ; [DPU_V7M3_PIPE] |1958|  ; [ORIG 16-BIT INS]
   13405 00000030 0006F88D          STRB      A1, [SP, #6]          ; [DPU_V7M3_PIPE] |1958|  ; [KEEP 32-BIT INS]
   13406                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1959,column 5,is_stmt,isa 1
   13407                    ;----------------------------------------------------------------------
   13408                    ; 1959 | if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_ASTC, 1, tmp))         
   13409                    ;----------------------------------------------------------------------
   13410 00000034 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1959|  ; [ORIG 16-BIT INS]
   13411 00000036 0206F10D          ADD       A3, SP, #6            ; [DPU_V7M3_PIPE] |1959|  ; [KEEP 32-BIT INS]
   13412 0000003a 200C              MOVS      A1, #12               ; [DPU_V7M3_PIPE] |1959|  ; [ORIG 16-BIT INS]
   13413                    $C$DW$462       .dwtag  DW_TAG_TI_branch
   13414                            .dwattr $C$DW$462, DW_AT_low_pc(0x00)
   13415                            .dwattr $C$DW$462, DW_AT_name("WR_MPU")
   13416                            .dwattr $C$DW$462, DW_AT_TI_call
   13417                    
   13418 0000003c FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1959|  ; [KEEP 32-BIT INS]
   13419                            ; CALL OCCURS {WR_MPU }          ; [] |1959| 
   13420 00000040 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |1959|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  245

   13421 00000042 D171              BNE       ||$C$L333||           ; [DPU_V7M3_PIPE] |1959|  ; [ORIG 16-BIT INS]
   13422                            ; BRANCHCC OCCURS {||$C$L333||}  ; [] |1959| 
   13423                    ;* --------------------------------------------------------------------------*
   13424                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1960,column 9,is_stmt,isa 1
   13425                    ;----------------------------------------------------------------------
   13426                    ; 1960 | goto AKM_restore;                                                      
   13427                    ;----------------------------------------------------------------------
   13428                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1961,column 5,is_stmt,isa 1
   13429                    ;----------------------------------------------------------------------
   13430                    ; 1961 | tmp[0] = AKM_MODE_SELF_TEST;                                           
   13431                    ;----------------------------------------------------------------------
   13432 00000044 2018              MOVS      A1, #24               ; [DPU_V7M3_PIPE] |1961|  ; [ORIG 16-BIT INS]
   13433 00000046 0006F88D          STRB      A1, [SP, #6]          ; [DPU_V7M3_PIPE] |1961|  ; [KEEP 32-BIT INS]
   13434                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1962,column 5,is_stmt,isa 1
   13435                    ;----------------------------------------------------------------------
   13436                    ; 1962 | if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, tmp))         
   13437                    ;----------------------------------------------------------------------
   13438 0000004a 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1962|  ; [ORIG 16-BIT INS]
   13439 0000004c 0206F10D          ADD       A3, SP, #6            ; [DPU_V7M3_PIPE] |1962|  ; [KEEP 32-BIT INS]
   13440 00000050 200A              MOVS      A1, #10               ; [DPU_V7M3_PIPE] |1962|  ; [ORIG 16-BIT INS]
   13441                    $C$DW$463       .dwtag  DW_TAG_TI_branch
   13442                            .dwattr $C$DW$463, DW_AT_low_pc(0x00)
   13443                            .dwattr $C$DW$463, DW_AT_name("WR_MPU")
   13444                            .dwattr $C$DW$463, DW_AT_TI_call
   13445                    
   13446 00000052 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |1962|  ; [KEEP 32-BIT INS]
   13447                            ; CALL OCCURS {WR_MPU }          ; [] |1962| 
   13448 00000056 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |1962|  ; [ORIG 16-BIT INS]
   13449 00000058 D166              BNE       ||$C$L333||           ; [DPU_V7M3_PIPE] |1962|  ; [ORIG 16-BIT INS]
   13450                            ; BRANCHCC OCCURS {||$C$L333||}  ; [] |1962| 
   13451                    ;* --------------------------------------------------------------------------*
   13452                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1963,column 9,is_stmt,isa 1
   13453                    ;----------------------------------------------------------------------
   13454                    ; 1963 | goto AKM_restore;                                                      
   13455                    ; 1965 | do {                                                                   
   13456                    ;----------------------------------------------------------------------
   13457                    ;* --------------------------------------------------------------------------*
   13458                    ;*   BEGIN LOOP ||$C$L326||
   13459                    ;*
   13460                    ;*   Loop source line                : 1965
   13461                    ;*   Loop closing brace source line  : 1971
   13462                    ;*   Known Minimum Trip Count        : 1
   13463                    ;*   Known Maximum Trip Count        : 4294967295
   13464                    ;*   Known Max Trip Count Factor     : 1
   13465                    ;* --------------------------------------------------------------------------*
   13466 0000005a           ||$C$L326||:    
   13467                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1966,column 9,is_stmt,isa 1
   13468                    ;----------------------------------------------------------------------
   13469                    ; 1966 | delay_ms(10);                                                          
   13470                    ;----------------------------------------------------------------------
   13471 0000005a 200A              MOVS      A1, #10               ; [DPU_V7M3_PIPE] |1966|  ; [ORIG 16-BIT INS]
   13472                    $C$DW$464       .dwtag  DW_TAG_TI_branch
   13473                            .dwattr $C$DW$464, DW_AT_low_pc(0x00)
   13474                            .dwattr $C$DW$464, DW_AT_name("Delay_Ms")
   13475                            .dwattr $C$DW$464, DW_AT_TI_call
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  246

   13476                    
   13477 0000005c FFFEF7FF!         BL        Delay_Ms              ; [DPU_V7M3_PIPE] |1966|  ; [KEEP 32-BIT INS]
   13478                            ; CALL OCCURS {Delay_Ms }        ; [] |1966| 
   13479                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1967,column 9,is_stmt,isa 1
   13480                    ;----------------------------------------------------------------------
   13481                    ; 1967 | if (i2c_read(st.chip_cfg.compass_addr, AKM_REG_ST1, 1, tmp))           
   13482                    ;----------------------------------------------------------------------
   13483 00000060 2002              MOVS      A1, #2                ; [DPU_V7M3_PIPE] |1967|  ; [ORIG 16-BIT INS]
   13484 00000062 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1967|  ; [ORIG 16-BIT INS]
   13485 00000064 0206F10D          ADD       A3, SP, #6            ; [DPU_V7M3_PIPE] |1967|  ; [KEEP 32-BIT INS]
   13486                    $C$DW$465       .dwtag  DW_TAG_TI_branch
   13487                            .dwattr $C$DW$465, DW_AT_low_pc(0x00)
   13488                            .dwattr $C$DW$465, DW_AT_name("RD_MPU")
   13489                            .dwattr $C$DW$465, DW_AT_TI_call
   13490                    
   13491 00000068 FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |1967|  ; [KEEP 32-BIT INS]
   13492                            ; CALL OCCURS {RD_MPU }          ; [] |1967| 
   13493 0000006c 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |1967|  ; [ORIG 16-BIT INS]
   13494 0000006e D15B              BNE       ||$C$L333||           ; [DPU_V7M3_PIPE] |1967|  ; [ORIG 16-BIT INS]
   13495                            ; BRANCHCC OCCURS {||$C$L333||}  ; [] |1967| 
   13496                    ;* --------------------------------------------------------------------------*
   13497                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1968,column 13,is_stmt,isa 1
   13498                    ;----------------------------------------------------------------------
   13499                    ; 1968 | goto AKM_restore;                                                      
   13500                    ;----------------------------------------------------------------------
   13501                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1969,column 9,is_stmt,isa 1
   13502                    ;----------------------------------------------------------------------
   13503                    ; 1969 | if (tmp[0] & AKM_DATA_READY)                                           
   13504                    ;----------------------------------------------------------------------
   13505 00000070 0006F89D          LDRB      A1, [SP, #6]          ; [DPU_V7M3_PIPE] |1969|  ; [KEEP 32-BIT INS]
   13506 00000074 0840              LSRS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1969|  ; [ORIG 16-BIT INS]
   13507 00000076 D206              BCS       ||$C$L327||           ; [DPU_V7M3_PIPE] |1969|  ; [ORIG 16-BIT INS]
   13508                            ; BRANCHCC OCCURS {||$C$L327||}  ; [] |1969| 
   13509                    ;* --------------------------------------------------------------------------*
   13510                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1970,column 13,is_stmt,isa 1
   13511                    ;----------------------------------------------------------------------
   13512                    ; 1970 | break;                                                                 
   13513                    ; 1971 | } while (tries--);                                                     
   13514                    ;----------------------------------------------------------------------
   13515                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1965,column 5,is_stmt,isa 1
   13516 00000078 000EF89D          LDRB      A1, [SP, #14]         ; [DPU_V7M3_PIPE] |1965|  ; [KEEP 32-BIT INS]
   13517 0000007c 1E41              SUBS      A2, A1, #1            ; [DPU_V7M3_PIPE] |1965|  ; [ORIG 16-BIT INS]
   13518 0000007e 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |1965|  ; [ORIG 16-BIT INS]
   13519 00000080 100EF88D          STRB      A2, [SP, #14]         ; [DPU_V7M3_PIPE] |1965|  ; [KEEP 32-BIT INS]
   13520 00000084 D1E9              BNE       ||$C$L326||           ; [DPU_V7M3_PIPE] |1965|  ; [ORIG 16-BIT INS]
   13521                            ; BRANCHCC OCCURS {||$C$L326||}  ; [] |1965| 
   13522                    ;* --------------------------------------------------------------------------*
   13523 00000086           ||$C$L327||:    
   13524                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1972,column 5,is_stmt,isa 1
   13525                    ;----------------------------------------------------------------------
   13526                    ; 1972 | if (!(tmp[0] & AKM_DATA_READY))                                        
   13527                    ;----------------------------------------------------------------------
   13528 00000086 0006F89D          LDRB      A1, [SP, #6]          ; [DPU_V7M3_PIPE] |1972|  ; [KEEP 32-BIT INS]
   13529 0000008a 0840              LSRS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1972|  ; [ORIG 16-BIT INS]
   13530 0000008c D34C              BCC       ||$C$L333||           ; [DPU_V7M3_PIPE] |1972|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  247

   13531                            ; BRANCHCC OCCURS {||$C$L333||}  ; [] |1972| 
   13532                    ;* --------------------------------------------------------------------------*
   13533                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1973,column 9,is_stmt,isa 1
   13534                    ;----------------------------------------------------------------------
   13535                    ; 1973 | goto AKM_restore;                                                      
   13536                    ;----------------------------------------------------------------------
   13537                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1975,column 5,is_stmt,isa 1
   13538                    ;----------------------------------------------------------------------
   13539                    ; 1975 | if (i2c_read(st.chip_cfg.compass_addr, AKM_REG_HXL, 6, tmp))           
   13540                    ;----------------------------------------------------------------------
   13541 0000008e 2003              MOVS      A1, #3                ; [DPU_V7M3_PIPE] |1975|  ; [ORIG 16-BIT INS]
   13542 00000090 2106              MOVS      A2, #6                ; [DPU_V7M3_PIPE] |1975|  ; [ORIG 16-BIT INS]
   13543 00000092 0206F10D          ADD       A3, SP, #6            ; [DPU_V7M3_PIPE] |1975|  ; [KEEP 32-BIT INS]
   13544                    $C$DW$466       .dwtag  DW_TAG_TI_branch
   13545                            .dwattr $C$DW$466, DW_AT_low_pc(0x00)
   13546                            .dwattr $C$DW$466, DW_AT_name("RD_MPU")
   13547                            .dwattr $C$DW$466, DW_AT_TI_call
   13548                    
   13549 00000096 FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |1975|  ; [KEEP 32-BIT INS]
   13550                            ; CALL OCCURS {RD_MPU }          ; [] |1975| 
   13551 0000009a 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |1975|  ; [ORIG 16-BIT INS]
   13552 0000009c D144              BNE       ||$C$L333||           ; [DPU_V7M3_PIPE] |1975|  ; [ORIG 16-BIT INS]
   13553                            ; BRANCHCC OCCURS {||$C$L333||}  ; [] |1975| 
   13554                    ;* --------------------------------------------------------------------------*
   13555                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1976,column 9,is_stmt,isa 1
   13556                    ;----------------------------------------------------------------------
   13557                    ; 1976 | goto AKM_restore;                                                      
   13558                    ;----------------------------------------------------------------------
   13559                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1978,column 5,is_stmt,isa 1
   13560                    ;----------------------------------------------------------------------
   13561                    ; 1978 | result = 0;                                                            
   13562                    ; 1979 | #if defined MPU9150                                                    
   13563                    ; 1980 | data = (short)(tmp[1] << 8) | tmp[0];                                  
   13564                    ; 1981 | if ((data > 100) || (data < -100))                                     
   13565                    ; 1982 |     result |= 0x01;                                                    
   13566                    ; 1983 | data = (short)(tmp[3] << 8) | tmp[2];                                  
   13567                    ; 1984 | if ((data > 100) || (data < -100))                                     
   13568                    ; 1985 |     result |= 0x02;                                                    
   13569                    ; 1986 | data = (short)(tmp[5] << 8) | tmp[4];                                  
   13570                    ; 1987 | if ((data > -300) || (data < -1000))                                   
   13571                    ; 1988 |     result |= 0x04;                                                    
   13572                    ; 1989 | #elif defined MPU9250                                                  
   13573                    ;----------------------------------------------------------------------
   13574 0000009e 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1978|  ; [ORIG 16-BIT INS]
   13575 000000a0 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1978|  ; [ORIG 16-BIT INS]
   13576                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1990,column 5,is_stmt,isa 1
   13577                    ;----------------------------------------------------------------------
   13578                    ; 1990 | data = (short)(tmp[1] << 8) | tmp[0];                                  
   13579                    ;----------------------------------------------------------------------
   13580 000000a2 1007F89D          LDRB      A2, [SP, #7]          ; [DPU_V7M3_PIPE] |1990|  ; [KEEP 32-BIT INS]
   13581 000000a6 0006F89D          LDRB      A1, [SP, #6]          ; [DPU_V7M3_PIPE] |1990|  ; [KEEP 32-BIT INS]
   13582 000000aa 0209              LSLS      A2, A2, #8            ; [DPU_V7M3_PIPE] |1990|  ; [ORIG 16-BIT INS]
   13583 000000ac B209              SXTH      A2, A2                ; [DPU_V7M3_PIPE] |1990|  ; [ORIG 16-BIT INS]
   13584 000000ae 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |1990|  ; [ORIG 16-BIT INS]
   13585 000000b0 0004F8AD          STRH      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1990|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  248

   13586                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1991,column 5,is_stmt,isa 1
   13587                    ;----------------------------------------------------------------------
   13588                    ; 1991 | if ((data > 200) || (data < -200))                                     
   13589                    ;----------------------------------------------------------------------
   13590 000000b4 0004F9BD          LDRSH     A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1991|  ; [KEEP 32-BIT INS]
   13591 000000b8 28C8              CMP       A1, #200              ; [DPU_V7M3_PIPE] |1991|  ; [ORIG 16-BIT INS]
   13592 000000ba DC04              BGT       ||$C$L328||           ; [DPU_V7M3_PIPE] |1991|  ; [ORIG 16-BIT INS]
   13593                            ; BRANCHCC OCCURS {||$C$L328||}  ; [] |1991| 
   13594                    ;* --------------------------------------------------------------------------*
   13595 000000bc 0004F9BD          LDRSH     A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1991|  ; [KEEP 32-BIT INS]
   13596 000000c0 0FC8F110          CMN       A1, #200              ; [DPU_V7M3_PIPE] |1991|  ; [KEEP 32-BIT INS]
   13597 000000c4 DA03              BGE       ||$C$L329||           ; [DPU_V7M3_PIPE] |1991|  ; [ORIG 16-BIT INS]
   13598                            ; BRANCHCC OCCURS {||$C$L329||}  ; [] |1991| 
   13599                    ;* --------------------------------------------------------------------------*
   13600 000000c6           ||$C$L328||:    
   13601                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1992,column 9,is_stmt,isa 1
   13602                    ;----------------------------------------------------------------------
   13603                    ; 1992 | result |= 0x01;                                                        
   13604                    ;----------------------------------------------------------------------
   13605 000000c6 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1992|  ; [ORIG 16-BIT INS]
   13606 000000c8 0001F040          ORR       A1, A1, #1            ; [DPU_V7M3_PIPE] |1992|  ; [KEEP 32-BIT INS]
   13607 000000cc 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1992|  ; [ORIG 16-BIT INS]
   13608                    ;* --------------------------------------------------------------------------*
   13609 000000ce           ||$C$L329||:    
   13610                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1993,column 5,is_stmt,isa 1
   13611                    ;----------------------------------------------------------------------
   13612                    ; 1993 | data = (short)(tmp[3] << 8) | tmp[2];                                  
   13613                    ;----------------------------------------------------------------------
   13614 000000ce 1009F89D          LDRB      A2, [SP, #9]          ; [DPU_V7M3_PIPE] |1993|  ; [KEEP 32-BIT INS]
   13615 000000d2 0008F89D          LDRB      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1993|  ; [KEEP 32-BIT INS]
   13616 000000d6 0209              LSLS      A2, A2, #8            ; [DPU_V7M3_PIPE] |1993|  ; [ORIG 16-BIT INS]
   13617 000000d8 B209              SXTH      A2, A2                ; [DPU_V7M3_PIPE] |1993|  ; [ORIG 16-BIT INS]
   13618 000000da 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |1993|  ; [ORIG 16-BIT INS]
   13619 000000dc 0004F8AD          STRH      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1993|  ; [KEEP 32-BIT INS]
   13620                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1994,column 5,is_stmt,isa 1
   13621                    ;----------------------------------------------------------------------
   13622                    ; 1994 | if ((data > 200) || (data < -200))                                     
   13623                    ;----------------------------------------------------------------------
   13624 000000e0 0004F9BD          LDRSH     A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1994|  ; [KEEP 32-BIT INS]
   13625 000000e4 28C8              CMP       A1, #200              ; [DPU_V7M3_PIPE] |1994|  ; [ORIG 16-BIT INS]
   13626 000000e6 DC04              BGT       ||$C$L330||           ; [DPU_V7M3_PIPE] |1994|  ; [ORIG 16-BIT INS]
   13627                            ; BRANCHCC OCCURS {||$C$L330||}  ; [] |1994| 
   13628                    ;* --------------------------------------------------------------------------*
   13629 000000e8 0004F9BD          LDRSH     A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1994|  ; [KEEP 32-BIT INS]
   13630 000000ec 0FC8F110          CMN       A1, #200              ; [DPU_V7M3_PIPE] |1994|  ; [KEEP 32-BIT INS]
   13631 000000f0 DA03              BGE       ||$C$L331||           ; [DPU_V7M3_PIPE] |1994|  ; [ORIG 16-BIT INS]
   13632                            ; BRANCHCC OCCURS {||$C$L331||}  ; [] |1994| 
   13633                    ;* --------------------------------------------------------------------------*
   13634 000000f2           ||$C$L330||:    
   13635                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1995,column 9,is_stmt,isa 1
   13636                    ;----------------------------------------------------------------------
   13637                    ; 1995 | result |= 0x02;                                                        
   13638                    ;----------------------------------------------------------------------
   13639 000000f2 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1995|  ; [ORIG 16-BIT INS]
   13640 000000f4 0002F040          ORR       A1, A1, #2            ; [DPU_V7M3_PIPE] |1995|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  249

   13641 000000f8 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1995|  ; [ORIG 16-BIT INS]
   13642                    ;* --------------------------------------------------------------------------*
   13643 000000fa           ||$C$L331||:    
   13644                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1996,column 5,is_stmt,isa 1
   13645                    ;----------------------------------------------------------------------
   13646                    ; 1996 | data = (short)(tmp[5] << 8) | tmp[4];                                  
   13647                    ;----------------------------------------------------------------------
   13648 000000fa 100BF89D          LDRB      A2, [SP, #11]         ; [DPU_V7M3_PIPE] |1996|  ; [KEEP 32-BIT INS]
   13649 000000fe 000AF89D          LDRB      A1, [SP, #10]         ; [DPU_V7M3_PIPE] |1996|  ; [KEEP 32-BIT INS]
   13650 00000102 0209              LSLS      A2, A2, #8            ; [DPU_V7M3_PIPE] |1996|  ; [ORIG 16-BIT INS]
   13651 00000104 B209              SXTH      A2, A2                ; [DPU_V7M3_PIPE] |1996|  ; [ORIG 16-BIT INS]
   13652 00000106 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |1996|  ; [ORIG 16-BIT INS]
   13653 00000108 0004F8AD          STRH      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1996|  ; [KEEP 32-BIT INS]
   13654                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1997,column 5,is_stmt,isa 1
   13655                    ;----------------------------------------------------------------------
   13656                    ; 1997 | if ((data > -800) || (data < -3200))                                   
   13657                    ;----------------------------------------------------------------------
   13658 0000010c 0004F9BD          LDRSH     A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1997|  ; [KEEP 32-BIT INS]
   13659 00000110 7F48F510          CMN       A1, #800              ; [DPU_V7M3_PIPE] |1997|  ; [KEEP 32-BIT INS]
   13660 00000114 DC04              BGT       ||$C$L332||           ; [DPU_V7M3_PIPE] |1997|  ; [ORIG 16-BIT INS]
   13661                            ; BRANCHCC OCCURS {||$C$L332||}  ; [] |1997| 
   13662                    ;* --------------------------------------------------------------------------*
   13663 00000116 0004F9BD          LDRSH     A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1997|  ; [KEEP 32-BIT INS]
   13664 0000011a 6F48F510          CMN       A1, #3200             ; [DPU_V7M3_PIPE] |1997|  ; [KEEP 32-BIT INS]
   13665 0000011e DA03              BGE       ||$C$L333||           ; [DPU_V7M3_PIPE] |1997|  ; [ORIG 16-BIT INS]
   13666                            ; BRANCHCC OCCURS {||$C$L333||}  ; [] |1997| 
   13667                    ;* --------------------------------------------------------------------------*
   13668 00000120           ||$C$L332||:    
   13669                            .dwpsn  file "../MPU9250/inv_mpu.c",line 1998,column 9,is_stmt,isa 1
   13670                    ;----------------------------------------------------------------------
   13671                    ; 1998 | result |= 0x04;                                                        
   13672                    ; 1999 | #endif                                                                 
   13673                    ; 2000 | AKM_restore:                                                           
   13674                    ;----------------------------------------------------------------------
   13675 00000120 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1998|  ; [ORIG 16-BIT INS]
   13676 00000122 0004F040          ORR       A1, A1, #4            ; [DPU_V7M3_PIPE] |1998|  ; [KEEP 32-BIT INS]
   13677 00000126 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1998|  ; [ORIG 16-BIT INS]
   13678                    ;* --------------------------------------------------------------------------*
   13679 00000128           ||$C$L333||:    
   13680                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2001,column 5,is_stmt,isa 1
   13681                    ;----------------------------------------------------------------------
   13682                    ; 2001 | tmp[0] = 0 | SUPPORTS_AK89xx_HIGH_SENS;                                
   13683                    ;----------------------------------------------------------------------
   13684 00000128 2010              MOVS      A1, #16               ; [DPU_V7M3_PIPE] |2001|  ; [ORIG 16-BIT INS]
   13685 0000012a 0006F88D          STRB      A1, [SP, #6]          ; [DPU_V7M3_PIPE] |2001|  ; [KEEP 32-BIT INS]
   13686                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2002,column 5,is_stmt,isa 1
   13687                    ;----------------------------------------------------------------------
   13688                    ; 2002 | i2c_write(st.chip_cfg.compass_addr, AKM_REG_ASTC, 1, tmp);             
   13689                    ;----------------------------------------------------------------------
   13690 0000012e 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2002|  ; [ORIG 16-BIT INS]
   13691 00000130 0206F10D          ADD       A3, SP, #6            ; [DPU_V7M3_PIPE] |2002|  ; [KEEP 32-BIT INS]
   13692 00000134 200C              MOVS      A1, #12               ; [DPU_V7M3_PIPE] |2002|  ; [ORIG 16-BIT INS]
   13693                    $C$DW$467       .dwtag  DW_TAG_TI_branch
   13694                            .dwattr $C$DW$467, DW_AT_low_pc(0x00)
   13695                            .dwattr $C$DW$467, DW_AT_name("WR_MPU")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  250

   13696                            .dwattr $C$DW$467, DW_AT_TI_call
   13697                    
   13698 00000136 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2002|  ; [KEEP 32-BIT INS]
   13699                            ; CALL OCCURS {WR_MPU }          ; [] |2002| 
   13700                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2003,column 5,is_stmt,isa 1
   13701                    ;----------------------------------------------------------------------
   13702                    ; 2003 | tmp[0] = SUPPORTS_AK89xx_HIGH_SENS;                                    
   13703                    ;----------------------------------------------------------------------
   13704 0000013a 2010              MOVS      A1, #16               ; [DPU_V7M3_PIPE] |2003|  ; [ORIG 16-BIT INS]
   13705 0000013c 0006F88D          STRB      A1, [SP, #6]          ; [DPU_V7M3_PIPE] |2003|  ; [KEEP 32-BIT INS]
   13706                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2004,column 5,is_stmt,isa 1
   13707                    ;----------------------------------------------------------------------
   13708                    ; 2004 | i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, tmp);             
   13709                    ;----------------------------------------------------------------------
   13710 00000140 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2004|  ; [ORIG 16-BIT INS]
   13711 00000142 0206F10D          ADD       A3, SP, #6            ; [DPU_V7M3_PIPE] |2004|  ; [KEEP 32-BIT INS]
   13712 00000146 200A              MOVS      A1, #10               ; [DPU_V7M3_PIPE] |2004|  ; [ORIG 16-BIT INS]
   13713                    $C$DW$468       .dwtag  DW_TAG_TI_branch
   13714                            .dwattr $C$DW$468, DW_AT_low_pc(0x00)
   13715                            .dwattr $C$DW$468, DW_AT_name("WR_MPU")
   13716                            .dwattr $C$DW$468, DW_AT_TI_call
   13717                    
   13718 00000148 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2004|  ; [KEEP 32-BIT INS]
   13719                            ; CALL OCCURS {WR_MPU }          ; [] |2004| 
   13720                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2005,column 5,is_stmt,isa 1
   13721                    ;----------------------------------------------------------------------
   13722                    ; 2005 | mpu_set_bypass(0);                                                     
   13723                    ;----------------------------------------------------------------------
   13724 0000014c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2005|  ; [ORIG 16-BIT INS]
   13725                    $C$DW$469       .dwtag  DW_TAG_TI_branch
   13726                            .dwattr $C$DW$469, DW_AT_low_pc(0x00)
   13727                            .dwattr $C$DW$469, DW_AT_name("mpu_set_bypass")
   13728                            .dwattr $C$DW$469, DW_AT_TI_call
   13729                    
   13730 0000014e FFFEF7FF!         BL        mpu_set_bypass        ; [DPU_V7M3_PIPE] |2005|  ; [KEEP 32-BIT INS]
   13731                            ; CALL OCCURS {mpu_set_bypass }  ; [] |2005| 
   13732                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2006,column 5,is_stmt,isa 1
   13733                    ;----------------------------------------------------------------------
   13734                    ; 2006 | return result;                                                         
   13735                    ;----------------------------------------------------------------------
   13736 00000152 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |2006|  ; [ORIG 16-BIT INS]
   13737                    ;* --------------------------------------------------------------------------*
   13738 00000154           ||$C$L334||:    
   13739                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2007,column 1,is_stmt,isa 1
   13740 00000154 B005              ADD       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   13741                            .dwcfi  cfa_offset, 4
   13742                    $C$DW$470       .dwtag  DW_TAG_TI_branch
   13743                            .dwattr $C$DW$470, DW_AT_low_pc(0x00)
   13744                            .dwattr $C$DW$470, DW_AT_TI_return
   13745                    
   13746 00000156 BD00              POP       {PC}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   13747                            .dwcfi  cfa_offset, 0
   13748                            ; BRANCH OCCURS                  ; [] 
   13749                            .dwattr $C$DW$454, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   13750                            .dwattr $C$DW$454, DW_AT_TI_end_line(0x7d7)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  251

   13751                            .dwattr $C$DW$454, DW_AT_TI_end_column(0x01)
   13752                            .dwendentry
   13753                            .dwendtag $C$DW$454
   13754                    
   13755 00000000                   .sect   ".text:get_st_biases"
   13756                            .clink
   13757                            .thumbfunc get_st_biases
   13758 00000000                   .thumb
   13759                    
   13760                    $C$DW$471       .dwtag  DW_TAG_subprogram
   13761                            .dwattr $C$DW$471, DW_AT_name("get_st_biases")
   13762                            .dwattr $C$DW$471, DW_AT_low_pc(get_st_biases)
   13763                            .dwattr $C$DW$471, DW_AT_high_pc(0x00)
   13764                            .dwattr $C$DW$471, DW_AT_TI_symbol_name("get_st_biases")
   13765                            .dwattr $C$DW$471, DW_AT_type(*$C$DW$T$10)
   13766                            .dwattr $C$DW$471, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   13767                            .dwattr $C$DW$471, DW_AT_TI_begin_line(0x7da)
   13768                            .dwattr $C$DW$471, DW_AT_TI_begin_column(0x0c)
   13769                            .dwattr $C$DW$471, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   13770                            .dwattr $C$DW$471, DW_AT_decl_line(0x7da)
   13771                            .dwattr $C$DW$471, DW_AT_decl_column(0x0c)
   13772                            .dwattr $C$DW$471, DW_AT_TI_max_frame_size(0x38)
   13773                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2011,column 1,is_stmt,address get_st_biases,isa 1
   13774                    
   13775                            .dwfde $C$DW$CIE, get_st_biases
   13776                    $C$DW$472       .dwtag  DW_TAG_formal_parameter
   13777                            .dwattr $C$DW$472, DW_AT_name("gyro")
   13778                            .dwattr $C$DW$472, DW_AT_TI_symbol_name("gyro")
   13779                            .dwattr $C$DW$472, DW_AT_type(*$C$DW$T$237)
   13780                            .dwattr $C$DW$472, DW_AT_location[DW_OP_reg0]
   13781                    
   13782                    $C$DW$473       .dwtag  DW_TAG_formal_parameter
   13783                            .dwattr $C$DW$473, DW_AT_name("accel")
   13784                            .dwattr $C$DW$473, DW_AT_TI_symbol_name("accel")
   13785                            .dwattr $C$DW$473, DW_AT_type(*$C$DW$T$237)
   13786                            .dwattr $C$DW$473, DW_AT_location[DW_OP_reg1]
   13787                    
   13788                    $C$DW$474       .dwtag  DW_TAG_formal_parameter
   13789                            .dwattr $C$DW$474, DW_AT_name("hw_test")
   13790                            .dwattr $C$DW$474, DW_AT_TI_symbol_name("hw_test")
   13791                            .dwattr $C$DW$474, DW_AT_type(*$C$DW$T$10)
   13792                            .dwattr $C$DW$474, DW_AT_location[DW_OP_reg2]
   13793                    
   13794                    ;----------------------------------------------------------------------
   13795                    ; 2010 | static int get_st_biases(long *gyro, long *accel, unsigned char hw_test
   13796                    ;     | )                                                                      
   13797                    ;----------------------------------------------------------------------
   13798                    
   13799                    ;*****************************************************************************
   13800                    ;* FUNCTION NAME: get_st_biases                                              *
   13801                    ;*                                                                           *
   13802                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V9,SP,LR,SR                          *
   13803                    ;*   Regs Used         : A1,A2,A3,A4,V1,V9,SP,LR,SR                          *
   13804                    ;*   Local Frame Size  : 0 Args + 44 Auto + 8 Save = 52 byte                 *
   13805                    ;*****************************************************************************
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  252

   13806 00000000           get_st_biases:
   13807                    ;* --------------------------------------------------------------------------*
   13808                            .dwcfi  cfa_offset, 0
   13809 00000000 B510              PUSH      {V1, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   13810                            .dwcfi  cfa_offset, 8
   13811                            .dwcfi  save_reg_to_mem, 14, -4
   13812                            .dwcfi  save_reg_to_mem, 4, -8
   13813 00000002 0D30F1AD          SUB       SP, SP, #48           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
   13814                            .dwcfi  cfa_offset, 56
   13815                    $C$DW$475       .dwtag  DW_TAG_variable
   13816                            .dwattr $C$DW$475, DW_AT_name("gyro")
   13817                            .dwattr $C$DW$475, DW_AT_TI_symbol_name("gyro")
   13818                            .dwattr $C$DW$475, DW_AT_type(*$C$DW$T$237)
   13819                            .dwattr $C$DW$475, DW_AT_location[DW_OP_breg13 0]
   13820                    
   13821                    $C$DW$476       .dwtag  DW_TAG_variable
   13822                            .dwattr $C$DW$476, DW_AT_name("accel")
   13823                            .dwattr $C$DW$476, DW_AT_TI_symbol_name("accel")
   13824                            .dwattr $C$DW$476, DW_AT_type(*$C$DW$T$237)
   13825                            .dwattr $C$DW$476, DW_AT_location[DW_OP_breg13 4]
   13826                    
   13827                    $C$DW$477       .dwtag  DW_TAG_variable
   13828                            .dwattr $C$DW$477, DW_AT_name("fifo_count")
   13829                            .dwattr $C$DW$477, DW_AT_TI_symbol_name("fifo_count")
   13830                            .dwattr $C$DW$477, DW_AT_type(*$C$DW$T$9)
   13831                            .dwattr $C$DW$477, DW_AT_location[DW_OP_breg13 8]
   13832                    
   13833                    $C$DW$478       .dwtag  DW_TAG_variable
   13834                            .dwattr $C$DW$478, DW_AT_name("data")
   13835                            .dwattr $C$DW$478, DW_AT_TI_symbol_name("data")
   13836                            .dwattr $C$DW$478, DW_AT_type(*$C$DW$T$183)
   13837                            .dwattr $C$DW$478, DW_AT_location[DW_OP_breg13 10]
   13838                    
   13839                    $C$DW$479       .dwtag  DW_TAG_variable
   13840                            .dwattr $C$DW$479, DW_AT_name("hw_test")
   13841                            .dwattr $C$DW$479, DW_AT_TI_symbol_name("hw_test")
   13842                            .dwattr $C$DW$479, DW_AT_type(*$C$DW$T$6)
   13843                            .dwattr $C$DW$479, DW_AT_location[DW_OP_breg13 22]
   13844                    
   13845                    $C$DW$480       .dwtag  DW_TAG_variable
   13846                            .dwattr $C$DW$480, DW_AT_name("packet_count")
   13847                            .dwattr $C$DW$480, DW_AT_TI_symbol_name("packet_count")
   13848                            .dwattr $C$DW$480, DW_AT_type(*$C$DW$T$6)
   13849                            .dwattr $C$DW$480, DW_AT_location[DW_OP_breg13 23]
   13850                    
   13851                    $C$DW$481       .dwtag  DW_TAG_variable
   13852                            .dwattr $C$DW$481, DW_AT_name("ii")
   13853                            .dwattr $C$DW$481, DW_AT_TI_symbol_name("ii")
   13854                            .dwattr $C$DW$481, DW_AT_type(*$C$DW$T$6)
   13855                            .dwattr $C$DW$481, DW_AT_location[DW_OP_breg13 24]
   13856                    
   13857                    ;----------------------------------------------------------------------
   13858                    ; 2012 | unsigned char data[MAX_PACKET_LENGTH];                                 
   13859                    ; 2013 | unsigned char packet_count, ii;                                        
   13860                    ; 2014 | unsigned short fifo_count;                                             
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  253

   13861                    ;----------------------------------------------------------------------
   13862 00000006 2016F88D          STRB      A3, [SP, #22]         ; [DPU_V7M3_PIPE] |2011|  ; [KEEP 32-BIT INS]
   13863 0000000a 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2011|  ; [ORIG 16-BIT INS]
   13864 0000000c 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |2011|  ; [ORIG 16-BIT INS]
   13865                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2016,column 5,is_stmt,isa 1
   13866                    ;----------------------------------------------------------------------
   13867                    ; 2016 | data[0] = 0x01;                                                        
   13868                    ;----------------------------------------------------------------------
   13869 0000000e 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |2016|  ; [ORIG 16-BIT INS]
   13870 00000010 000AF88D          STRB      A1, [SP, #10]         ; [DPU_V7M3_PIPE] |2016|  ; [KEEP 32-BIT INS]
   13871                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2017,column 5,is_stmt,isa 1
   13872                    ;----------------------------------------------------------------------
   13873                    ; 2017 | data[1] = 0;                                                           
   13874                    ;----------------------------------------------------------------------
   13875 00000014 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2017|  ; [ORIG 16-BIT INS]
   13876 00000016 000BF88D          STRB      A1, [SP, #11]         ; [DPU_V7M3_PIPE] |2017|  ; [KEEP 32-BIT INS]
   13877                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2018,column 5,is_stmt,isa 1
   13878                    ;----------------------------------------------------------------------
   13879                    ; 2018 | if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))               
   13880                    ;----------------------------------------------------------------------
   13881 0000001a 4894              LDR       A1, $C$CON131         ; [DPU_V7M3_PIPE] |2018|  ; [ORIG 16-BIT INS]
   13882 0000001c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2018|  ; [ORIG 16-BIT INS]
   13883 0000001e 7D40              LDRB      A1, [A1, #21]         ; [DPU_V7M3_PIPE] |2018|  ; [ORIG 16-BIT INS]
   13884 00000020 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |2018|  ; [ORIG 16-BIT INS]
   13885 00000022 020AF10D          ADD       A3, SP, #10           ; [DPU_V7M3_PIPE] |2018|  ; [KEEP 32-BIT INS]
   13886                    $C$DW$482       .dwtag  DW_TAG_TI_branch
   13887                            .dwattr $C$DW$482, DW_AT_low_pc(0x00)
   13888                            .dwattr $C$DW$482, DW_AT_name("WR_MPU")
   13889                            .dwattr $C$DW$482, DW_AT_TI_call
   13890                    
   13891 00000026 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2018|  ; [KEEP 32-BIT INS]
   13892                            ; CALL OCCURS {WR_MPU }          ; [] |2018| 
   13893 0000002a B110              CBZ       A1, ||$C$L335||       ; []  ; [ORIG 16-BIT INS]
   13894                            ; BRANCHCC OCCURS {||$C$L335||}  ; [] |2018| 
   13895                    ;* --------------------------------------------------------------------------*
   13896                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2019,column 9,is_stmt,isa 1
   13897                    ;----------------------------------------------------------------------
   13898                    ; 2019 | return -1;                                                             
   13899                    ;----------------------------------------------------------------------
   13900 0000002c 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2019|  ; [KEEP 32-BIT INS]
   13901 00000030 E201              B         ||$C$L360||           ; [DPU_V7M3_PIPE] |2019|  ; [ORIG 16-BIT INS]
   13902                            ; BRANCH OCCURS {||$C$L360||}    ; [] |2019| 
   13903                    ;* --------------------------------------------------------------------------*
   13904 00000032           ||$C$L335||:    
   13905                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2020,column 5,is_stmt,isa 1
   13906                    ;----------------------------------------------------------------------
   13907                    ; 2020 | delay_ms(200);                                                         
   13908                    ;----------------------------------------------------------------------
   13909 00000032 20C8              MOVS      A1, #200              ; [DPU_V7M3_PIPE] |2020|  ; [ORIG 16-BIT INS]
   13910                    $C$DW$483       .dwtag  DW_TAG_TI_branch
   13911                            .dwattr $C$DW$483, DW_AT_low_pc(0x00)
   13912                            .dwattr $C$DW$483, DW_AT_name("Delay_Ms")
   13913                            .dwattr $C$DW$483, DW_AT_TI_call
   13914                    
   13915 00000034 FFFEF7FF!         BL        Delay_Ms              ; [DPU_V7M3_PIPE] |2020|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  254

   13916                            ; CALL OCCURS {Delay_Ms }        ; [] |2020| 
   13917                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2021,column 5,is_stmt,isa 1
   13918                    ;----------------------------------------------------------------------
   13919                    ; 2021 | data[0] = 0;                                                           
   13920                    ;----------------------------------------------------------------------
   13921 00000038 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2021|  ; [ORIG 16-BIT INS]
   13922 0000003a 000AF88D          STRB      A1, [SP, #10]         ; [DPU_V7M3_PIPE] |2021|  ; [KEEP 32-BIT INS]
   13923                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2022,column 5,is_stmt,isa 1
   13924                    ;----------------------------------------------------------------------
   13925                    ; 2022 | if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))               
   13926                    ;----------------------------------------------------------------------
   13927 0000003e 488B              LDR       A1, $C$CON131         ; [DPU_V7M3_PIPE] |2022|  ; [ORIG 16-BIT INS]
   13928 00000040 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2022|  ; [ORIG 16-BIT INS]
   13929 00000042 7C40              LDRB      A1, [A1, #17]         ; [DPU_V7M3_PIPE] |2022|  ; [ORIG 16-BIT INS]
   13930 00000044 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2022|  ; [ORIG 16-BIT INS]
   13931 00000046 020AF10D          ADD       A3, SP, #10           ; [DPU_V7M3_PIPE] |2022|  ; [KEEP 32-BIT INS]
   13932                    $C$DW$484       .dwtag  DW_TAG_TI_branch
   13933                            .dwattr $C$DW$484, DW_AT_low_pc(0x00)
   13934                            .dwattr $C$DW$484, DW_AT_name("WR_MPU")
   13935                            .dwattr $C$DW$484, DW_AT_TI_call
   13936                    
   13937 0000004a FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2022|  ; [KEEP 32-BIT INS]
   13938                            ; CALL OCCURS {WR_MPU }          ; [] |2022| 
   13939 0000004e B110              CBZ       A1, ||$C$L336||       ; []  ; [ORIG 16-BIT INS]
   13940                            ; BRANCHCC OCCURS {||$C$L336||}  ; [] |2022| 
   13941                    ;* --------------------------------------------------------------------------*
   13942                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2023,column 9,is_stmt,isa 1
   13943                    ;----------------------------------------------------------------------
   13944                    ; 2023 | return -1;                                                             
   13945                    ;----------------------------------------------------------------------
   13946 00000050 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2023|  ; [KEEP 32-BIT INS]
   13947 00000054 E1EF              B         ||$C$L360||           ; [DPU_V7M3_PIPE] |2023|  ; [ORIG 16-BIT INS]
   13948                            ; BRANCH OCCURS {||$C$L360||}    ; [] |2023| 
   13949                    ;* --------------------------------------------------------------------------*
   13950 00000056           ||$C$L336||:    
   13951                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2024,column 5,is_stmt,isa 1
   13952                    ;----------------------------------------------------------------------
   13953                    ; 2024 | if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))                  
   13954                    ;----------------------------------------------------------------------
   13955 00000056 4885              LDR       A1, $C$CON131         ; [DPU_V7M3_PIPE] |2024|  ; [ORIG 16-BIT INS]
   13956 00000058 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2024|  ; [ORIG 16-BIT INS]
   13957 0000005a 7940              LDRB      A1, [A1, #5]          ; [DPU_V7M3_PIPE] |2024|  ; [ORIG 16-BIT INS]
   13958 0000005c 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2024|  ; [ORIG 16-BIT INS]
   13959 0000005e 020AF10D          ADD       A3, SP, #10           ; [DPU_V7M3_PIPE] |2024|  ; [KEEP 32-BIT INS]
   13960                    $C$DW$485       .dwtag  DW_TAG_TI_branch
   13961                            .dwattr $C$DW$485, DW_AT_low_pc(0x00)
   13962                            .dwattr $C$DW$485, DW_AT_name("WR_MPU")
   13963                            .dwattr $C$DW$485, DW_AT_TI_call
   13964                    
   13965 00000062 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2024|  ; [KEEP 32-BIT INS]
   13966                            ; CALL OCCURS {WR_MPU }          ; [] |2024| 
   13967 00000066 B110              CBZ       A1, ||$C$L337||       ; []  ; [ORIG 16-BIT INS]
   13968                            ; BRANCHCC OCCURS {||$C$L337||}  ; [] |2024| 
   13969                    ;* --------------------------------------------------------------------------*
   13970                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2025,column 9,is_stmt,isa 1
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  255

   13971                    ;----------------------------------------------------------------------
   13972                    ; 2025 | return -1;                                                             
   13973                    ;----------------------------------------------------------------------
   13974 00000068 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2025|  ; [KEEP 32-BIT INS]
   13975 0000006c E1E3              B         ||$C$L360||           ; [DPU_V7M3_PIPE] |2025|  ; [ORIG 16-BIT INS]
   13976                            ; BRANCH OCCURS {||$C$L360||}    ; [] |2025| 
   13977                    ;* --------------------------------------------------------------------------*
   13978 0000006e           ||$C$L337||:    
   13979                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2026,column 5,is_stmt,isa 1
   13980                    ;----------------------------------------------------------------------
   13981                    ; 2026 | if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))               
   13982                    ;----------------------------------------------------------------------
   13983 0000006e 487F              LDR       A1, $C$CON131         ; [DPU_V7M3_PIPE] |2026|  ; [ORIG 16-BIT INS]
   13984 00000070 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2026|  ; [ORIG 16-BIT INS]
   13985 00000072 7D40              LDRB      A1, [A1, #21]         ; [DPU_V7M3_PIPE] |2026|  ; [ORIG 16-BIT INS]
   13986 00000074 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2026|  ; [ORIG 16-BIT INS]
   13987 00000076 020AF10D          ADD       A3, SP, #10           ; [DPU_V7M3_PIPE] |2026|  ; [KEEP 32-BIT INS]
   13988                    $C$DW$486       .dwtag  DW_TAG_TI_branch
   13989                            .dwattr $C$DW$486, DW_AT_low_pc(0x00)
   13990                            .dwattr $C$DW$486, DW_AT_name("WR_MPU")
   13991                            .dwattr $C$DW$486, DW_AT_TI_call
   13992                    
   13993 0000007a FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2026|  ; [KEEP 32-BIT INS]
   13994                            ; CALL OCCURS {WR_MPU }          ; [] |2026| 
   13995 0000007e B110              CBZ       A1, ||$C$L338||       ; []  ; [ORIG 16-BIT INS]
   13996                            ; BRANCHCC OCCURS {||$C$L338||}  ; [] |2026| 
   13997                    ;* --------------------------------------------------------------------------*
   13998                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2027,column 9,is_stmt,isa 1
   13999                    ;----------------------------------------------------------------------
   14000                    ; 2027 | return -1;                                                             
   14001                    ;----------------------------------------------------------------------
   14002 00000080 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2027|  ; [KEEP 32-BIT INS]
   14003 00000084 E1D7              B         ||$C$L360||           ; [DPU_V7M3_PIPE] |2027|  ; [ORIG 16-BIT INS]
   14004                            ; BRANCH OCCURS {||$C$L360||}    ; [] |2027| 
   14005                    ;* --------------------------------------------------------------------------*
   14006 00000086           ||$C$L338||:    
   14007                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2028,column 5,is_stmt,isa 1
   14008                    ;----------------------------------------------------------------------
   14009                    ; 2028 | if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))                  
   14010                    ;----------------------------------------------------------------------
   14011 00000086 4879              LDR       A1, $C$CON131         ; [DPU_V7M3_PIPE] |2028|  ; [ORIG 16-BIT INS]
   14012 00000088 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2028|  ; [ORIG 16-BIT INS]
   14013 0000008a 7E80              LDRB      A1, [A1, #26]         ; [DPU_V7M3_PIPE] |2028|  ; [ORIG 16-BIT INS]
   14014 0000008c 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2028|  ; [ORIG 16-BIT INS]
   14015 0000008e 020AF10D          ADD       A3, SP, #10           ; [DPU_V7M3_PIPE] |2028|  ; [KEEP 32-BIT INS]
   14016                    $C$DW$487       .dwtag  DW_TAG_TI_branch
   14017                            .dwattr $C$DW$487, DW_AT_low_pc(0x00)
   14018                            .dwattr $C$DW$487, DW_AT_name("WR_MPU")
   14019                            .dwattr $C$DW$487, DW_AT_TI_call
   14020                    
   14021 00000092 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2028|  ; [KEEP 32-BIT INS]
   14022                            ; CALL OCCURS {WR_MPU }          ; [] |2028| 
   14023 00000096 B110              CBZ       A1, ||$C$L339||       ; []  ; [ORIG 16-BIT INS]
   14024                            ; BRANCHCC OCCURS {||$C$L339||}  ; [] |2028| 
   14025                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  256

   14026                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2029,column 9,is_stmt,isa 1
   14027                    ;----------------------------------------------------------------------
   14028                    ; 2029 | return -1;                                                             
   14029                    ;----------------------------------------------------------------------
   14030 00000098 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2029|  ; [KEEP 32-BIT INS]
   14031 0000009c E1CB              B         ||$C$L360||           ; [DPU_V7M3_PIPE] |2029|  ; [ORIG 16-BIT INS]
   14032                            ; BRANCH OCCURS {||$C$L360||}    ; [] |2029| 
   14033                    ;* --------------------------------------------------------------------------*
   14034 0000009e           ||$C$L339||:    
   14035                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2030,column 5,is_stmt,isa 1
   14036                    ;----------------------------------------------------------------------
   14037                    ; 2030 | if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))                
   14038                    ;----------------------------------------------------------------------
   14039 0000009e 4873              LDR       A1, $C$CON131         ; [DPU_V7M3_PIPE] |2030|  ; [ORIG 16-BIT INS]
   14040 000000a0 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2030|  ; [ORIG 16-BIT INS]
   14041 000000a2 7900              LDRB      A1, [A1, #4]          ; [DPU_V7M3_PIPE] |2030|  ; [ORIG 16-BIT INS]
   14042 000000a4 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2030|  ; [ORIG 16-BIT INS]
   14043 000000a6 020AF10D          ADD       A3, SP, #10           ; [DPU_V7M3_PIPE] |2030|  ; [KEEP 32-BIT INS]
   14044                    $C$DW$488       .dwtag  DW_TAG_TI_branch
   14045                            .dwattr $C$DW$488, DW_AT_low_pc(0x00)
   14046                            .dwattr $C$DW$488, DW_AT_name("WR_MPU")
   14047                            .dwattr $C$DW$488, DW_AT_TI_call
   14048                    
   14049 000000aa FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2030|  ; [KEEP 32-BIT INS]
   14050                            ; CALL OCCURS {WR_MPU }          ; [] |2030| 
   14051 000000ae B110              CBZ       A1, ||$C$L340||       ; []  ; [ORIG 16-BIT INS]
   14052                            ; BRANCHCC OCCURS {||$C$L340||}  ; [] |2030| 
   14053                    ;* --------------------------------------------------------------------------*
   14054                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2031,column 9,is_stmt,isa 1
   14055                    ;----------------------------------------------------------------------
   14056                    ; 2031 | return -1;                                                             
   14057                    ;----------------------------------------------------------------------
   14058 000000b0 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2031|  ; [KEEP 32-BIT INS]
   14059 000000b4 E1BF              B         ||$C$L360||           ; [DPU_V7M3_PIPE] |2031|  ; [ORIG 16-BIT INS]
   14060                            ; BRANCH OCCURS {||$C$L360||}    ; [] |2031| 
   14061                    ;* --------------------------------------------------------------------------*
   14062 000000b6           ||$C$L340||:    
   14063                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2032,column 5,is_stmt,isa 1
   14064                    ;----------------------------------------------------------------------
   14065                    ; 2032 | data[0] = BIT_FIFO_RST | BIT_DMP_RST;                                  
   14066                    ;----------------------------------------------------------------------
   14067 000000b6 200C              MOVS      A1, #12               ; [DPU_V7M3_PIPE] |2032|  ; [ORIG 16-BIT INS]
   14068 000000b8 000AF88D          STRB      A1, [SP, #10]         ; [DPU_V7M3_PIPE] |2032|  ; [KEEP 32-BIT INS]
   14069                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2033,column 5,is_stmt,isa 1
   14070                    ;----------------------------------------------------------------------
   14071                    ; 2033 | if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))                
   14072                    ;----------------------------------------------------------------------
   14073 000000bc 486B              LDR       A1, $C$CON131         ; [DPU_V7M3_PIPE] |2033|  ; [ORIG 16-BIT INS]
   14074 000000be 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2033|  ; [ORIG 16-BIT INS]
   14075 000000c0 7900              LDRB      A1, [A1, #4]          ; [DPU_V7M3_PIPE] |2033|  ; [ORIG 16-BIT INS]
   14076 000000c2 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2033|  ; [ORIG 16-BIT INS]
   14077 000000c4 020AF10D          ADD       A3, SP, #10           ; [DPU_V7M3_PIPE] |2033|  ; [KEEP 32-BIT INS]
   14078                    $C$DW$489       .dwtag  DW_TAG_TI_branch
   14079                            .dwattr $C$DW$489, DW_AT_low_pc(0x00)
   14080                            .dwattr $C$DW$489, DW_AT_name("WR_MPU")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  257

   14081                            .dwattr $C$DW$489, DW_AT_TI_call
   14082                    
   14083 000000c8 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2033|  ; [KEEP 32-BIT INS]
   14084                            ; CALL OCCURS {WR_MPU }          ; [] |2033| 
   14085 000000cc B110              CBZ       A1, ||$C$L341||       ; []  ; [ORIG 16-BIT INS]
   14086                            ; BRANCHCC OCCURS {||$C$L341||}  ; [] |2033| 
   14087                    ;* --------------------------------------------------------------------------*
   14088                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2034,column 9,is_stmt,isa 1
   14089                    ;----------------------------------------------------------------------
   14090                    ; 2034 | return -1;                                                             
   14091                    ;----------------------------------------------------------------------
   14092 000000ce 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2034|  ; [KEEP 32-BIT INS]
   14093 000000d2 E1B0              B         ||$C$L360||           ; [DPU_V7M3_PIPE] |2034|  ; [ORIG 16-BIT INS]
   14094                            ; BRANCH OCCURS {||$C$L360||}    ; [] |2034| 
   14095                    ;* --------------------------------------------------------------------------*
   14096 000000d4           ||$C$L341||:    
   14097                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2035,column 5,is_stmt,isa 1
   14098                    ;----------------------------------------------------------------------
   14099                    ; 2035 | delay_ms(15);                                                          
   14100                    ;----------------------------------------------------------------------
   14101 000000d4 200F              MOVS      A1, #15               ; [DPU_V7M3_PIPE] |2035|  ; [ORIG 16-BIT INS]
   14102                    $C$DW$490       .dwtag  DW_TAG_TI_branch
   14103                            .dwattr $C$DW$490, DW_AT_low_pc(0x00)
   14104                            .dwattr $C$DW$490, DW_AT_name("Delay_Ms")
   14105                            .dwattr $C$DW$490, DW_AT_TI_call
   14106                    
   14107 000000d6 FFFEF7FF!         BL        Delay_Ms              ; [DPU_V7M3_PIPE] |2035|  ; [KEEP 32-BIT INS]
   14108                            ; CALL OCCURS {Delay_Ms }        ; [] |2035| 
   14109                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2036,column 5,is_stmt,isa 1
   14110                    ;----------------------------------------------------------------------
   14111                    ; 2036 | data[0] = st.test->reg_lpf;                                            
   14112                    ;----------------------------------------------------------------------
   14113 000000da 4865              LDR       A1, $C$CON132         ; [DPU_V7M3_PIPE] |2036|  ; [ORIG 16-BIT INS]
   14114 000000dc 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2036|  ; [ORIG 16-BIT INS]
   14115 000000de 7A40              LDRB      A1, [A1, #9]          ; [DPU_V7M3_PIPE] |2036|  ; [ORIG 16-BIT INS]
   14116 000000e0 000AF88D          STRB      A1, [SP, #10]         ; [DPU_V7M3_PIPE] |2036|  ; [KEEP 32-BIT INS]
   14117                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2037,column 5,is_stmt,isa 1
   14118                    ;----------------------------------------------------------------------
   14119                    ; 2037 | if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))                      
   14120                    ;----------------------------------------------------------------------
   14121 000000e4 4861              LDR       A1, $C$CON131         ; [DPU_V7M3_PIPE] |2037|  ; [ORIG 16-BIT INS]
   14122 000000e6 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2037|  ; [ORIG 16-BIT INS]
   14123 000000e8 7880              LDRB      A1, [A1, #2]          ; [DPU_V7M3_PIPE] |2037|  ; [ORIG 16-BIT INS]
   14124 000000ea 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2037|  ; [ORIG 16-BIT INS]
   14125 000000ec 020AF10D          ADD       A3, SP, #10           ; [DPU_V7M3_PIPE] |2037|  ; [KEEP 32-BIT INS]
   14126                    $C$DW$491       .dwtag  DW_TAG_TI_branch
   14127                            .dwattr $C$DW$491, DW_AT_low_pc(0x00)
   14128                            .dwattr $C$DW$491, DW_AT_name("WR_MPU")
   14129                            .dwattr $C$DW$491, DW_AT_TI_call
   14130                    
   14131 000000f0 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2037|  ; [KEEP 32-BIT INS]
   14132                            ; CALL OCCURS {WR_MPU }          ; [] |2037| 
   14133 000000f4 B110              CBZ       A1, ||$C$L342||       ; []  ; [ORIG 16-BIT INS]
   14134                            ; BRANCHCC OCCURS {||$C$L342||}  ; [] |2037| 
   14135                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  258

   14136                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2038,column 9,is_stmt,isa 1
   14137                    ;----------------------------------------------------------------------
   14138                    ; 2038 | return -1;                                                             
   14139                    ;----------------------------------------------------------------------
   14140 000000f6 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2038|  ; [KEEP 32-BIT INS]
   14141 000000fa E19C              B         ||$C$L360||           ; [DPU_V7M3_PIPE] |2038|  ; [ORIG 16-BIT INS]
   14142                            ; BRANCH OCCURS {||$C$L360||}    ; [] |2038| 
   14143                    ;* --------------------------------------------------------------------------*
   14144 000000fc           ||$C$L342||:    
   14145                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2039,column 5,is_stmt,isa 1
   14146                    ;----------------------------------------------------------------------
   14147                    ; 2039 | data[0] = st.test->reg_rate_div;                                       
   14148                    ;----------------------------------------------------------------------
   14149 000000fc 485C              LDR       A1, $C$CON132         ; [DPU_V7M3_PIPE] |2039|  ; [ORIG 16-BIT INS]
   14150 000000fe 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2039|  ; [ORIG 16-BIT INS]
   14151 00000100 7A00              LDRB      A1, [A1, #8]          ; [DPU_V7M3_PIPE] |2039|  ; [ORIG 16-BIT INS]
   14152 00000102 000AF88D          STRB      A1, [SP, #10]         ; [DPU_V7M3_PIPE] |2039|  ; [KEEP 32-BIT INS]
   14153                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2040,column 5,is_stmt,isa 1
   14154                    ;----------------------------------------------------------------------
   14155                    ; 2040 | if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))                 
   14156                    ;----------------------------------------------------------------------
   14157 00000106 4859              LDR       A1, $C$CON131         ; [DPU_V7M3_PIPE] |2040|  ; [ORIG 16-BIT INS]
   14158 00000108 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2040|  ; [ORIG 16-BIT INS]
   14159 0000010a 7840              LDRB      A1, [A1, #1]          ; [DPU_V7M3_PIPE] |2040|  ; [ORIG 16-BIT INS]
   14160 0000010c 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2040|  ; [ORIG 16-BIT INS]
   14161 0000010e 020AF10D          ADD       A3, SP, #10           ; [DPU_V7M3_PIPE] |2040|  ; [KEEP 32-BIT INS]
   14162                    $C$DW$492       .dwtag  DW_TAG_TI_branch
   14163                            .dwattr $C$DW$492, DW_AT_low_pc(0x00)
   14164                            .dwattr $C$DW$492, DW_AT_name("WR_MPU")
   14165                            .dwattr $C$DW$492, DW_AT_TI_call
   14166                    
   14167 00000112 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2040|  ; [KEEP 32-BIT INS]
   14168                            ; CALL OCCURS {WR_MPU }          ; [] |2040| 
   14169 00000116 B110              CBZ       A1, ||$C$L343||       ; []  ; [ORIG 16-BIT INS]
   14170                            ; BRANCHCC OCCURS {||$C$L343||}  ; [] |2040| 
   14171                    ;* --------------------------------------------------------------------------*
   14172                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2041,column 9,is_stmt,isa 1
   14173                    ;----------------------------------------------------------------------
   14174                    ; 2041 | return -1;                                                             
   14175                    ;----------------------------------------------------------------------
   14176 00000118 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2041|  ; [KEEP 32-BIT INS]
   14177 0000011c E18B              B         ||$C$L360||           ; [DPU_V7M3_PIPE] |2041|  ; [ORIG 16-BIT INS]
   14178                            ; BRANCH OCCURS {||$C$L360||}    ; [] |2041| 
   14179                    ;* --------------------------------------------------------------------------*
   14180 0000011e           ||$C$L343||:    
   14181                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2042,column 5,is_stmt,isa 1
   14182                    ;----------------------------------------------------------------------
   14183                    ; 2042 | if (hw_test)                                                           
   14184                    ;----------------------------------------------------------------------
   14185 0000011e 0016F89D          LDRB      A1, [SP, #22]         ; [DPU_V7M3_PIPE] |2042|  ; [KEEP 32-BIT INS]
   14186 00000122 B138              CBZ       A1, ||$C$L344||       ; []  ; [ORIG 16-BIT INS]
   14187                            ; BRANCHCC OCCURS {||$C$L344||}  ; [] |2042| 
   14188                    ;* --------------------------------------------------------------------------*
   14189                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2043,column 9,is_stmt,isa 1
   14190                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  259

   14191                    ; 2043 | data[0] = st.test->reg_gyro_fsr | 0xE0;                                
   14192                    ; 2044 | else                                                                   
   14193                    ;----------------------------------------------------------------------
   14194 00000124 4852              LDR       A1, $C$CON132         ; [DPU_V7M3_PIPE] |2043|  ; [ORIG 16-BIT INS]
   14195 00000126 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2043|  ; [ORIG 16-BIT INS]
   14196 00000128 7A80              LDRB      A1, [A1, #10]         ; [DPU_V7M3_PIPE] |2043|  ; [ORIG 16-BIT INS]
   14197 0000012a 00E0F040          ORR       A1, A1, #224          ; [DPU_V7M3_PIPE] |2043|  ; [KEEP 32-BIT INS]
   14198 0000012e 000AF88D          STRB      A1, [SP, #10]         ; [DPU_V7M3_PIPE] |2043|  ; [KEEP 32-BIT INS]
   14199 00000132 E004              B         ||$C$L345||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   14200                            ; BRANCH OCCURS {||$C$L345||}    ; [] 
   14201                    ;* --------------------------------------------------------------------------*
   14202 00000134           ||$C$L344||:    
   14203                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2045,column 9,is_stmt,isa 1
   14204                    ;----------------------------------------------------------------------
   14205                    ; 2045 | data[0] = st.test->reg_gyro_fsr;                                       
   14206                    ;----------------------------------------------------------------------
   14207 00000134 484E              LDR       A1, $C$CON132         ; [DPU_V7M3_PIPE] |2045|  ; [ORIG 16-BIT INS]
   14208 00000136 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2045|  ; [ORIG 16-BIT INS]
   14209 00000138 7A80              LDRB      A1, [A1, #10]         ; [DPU_V7M3_PIPE] |2045|  ; [ORIG 16-BIT INS]
   14210 0000013a 000AF88D          STRB      A1, [SP, #10]         ; [DPU_V7M3_PIPE] |2045|  ; [KEEP 32-BIT INS]
   14211                    ;* --------------------------------------------------------------------------*
   14212 0000013e           ||$C$L345||:    
   14213                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2046,column 5,is_stmt,isa 1
   14214                    ;----------------------------------------------------------------------
   14215                    ; 2046 | if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))                 
   14216                    ;----------------------------------------------------------------------
   14217 0000013e 484B              LDR       A1, $C$CON131         ; [DPU_V7M3_PIPE] |2046|  ; [ORIG 16-BIT INS]
   14218 00000140 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2046|  ; [ORIG 16-BIT INS]
   14219 00000142 7980              LDRB      A1, [A1, #6]          ; [DPU_V7M3_PIPE] |2046|  ; [ORIG 16-BIT INS]
   14220 00000144 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2046|  ; [ORIG 16-BIT INS]
   14221 00000146 020AF10D          ADD       A3, SP, #10           ; [DPU_V7M3_PIPE] |2046|  ; [KEEP 32-BIT INS]
   14222                    $C$DW$493       .dwtag  DW_TAG_TI_branch
   14223                            .dwattr $C$DW$493, DW_AT_low_pc(0x00)
   14224                            .dwattr $C$DW$493, DW_AT_name("WR_MPU")
   14225                            .dwattr $C$DW$493, DW_AT_TI_call
   14226                    
   14227 0000014a FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2046|  ; [KEEP 32-BIT INS]
   14228                            ; CALL OCCURS {WR_MPU }          ; [] |2046| 
   14229 0000014e B110              CBZ       A1, ||$C$L346||       ; []  ; [ORIG 16-BIT INS]
   14230                            ; BRANCHCC OCCURS {||$C$L346||}  ; [] |2046| 
   14231                    ;* --------------------------------------------------------------------------*
   14232                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2047,column 9,is_stmt,isa 1
   14233                    ;----------------------------------------------------------------------
   14234                    ; 2047 | return -1;                                                             
   14235                    ;----------------------------------------------------------------------
   14236 00000150 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2047|  ; [KEEP 32-BIT INS]
   14237 00000154 E16F              B         ||$C$L360||           ; [DPU_V7M3_PIPE] |2047|  ; [ORIG 16-BIT INS]
   14238                            ; BRANCH OCCURS {||$C$L360||}    ; [] |2047| 
   14239                    ;* --------------------------------------------------------------------------*
   14240 00000156           ||$C$L346||:    
   14241                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2049,column 5,is_stmt,isa 1
   14242                    ;----------------------------------------------------------------------
   14243                    ; 2049 | if (hw_test)                                                           
   14244                    ;----------------------------------------------------------------------
   14245 00000156 0016F89D          LDRB      A1, [SP, #22]         ; [DPU_V7M3_PIPE] |2049|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  260

   14246 0000015a B138              CBZ       A1, ||$C$L347||       ; []  ; [ORIG 16-BIT INS]
   14247                            ; BRANCHCC OCCURS {||$C$L347||}  ; [] |2049| 
   14248                    ;* --------------------------------------------------------------------------*
   14249                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2050,column 9,is_stmt,isa 1
   14250                    ;----------------------------------------------------------------------
   14251                    ; 2050 | data[0] = st.test->reg_accel_fsr | 0xE0;                               
   14252                    ; 2051 | else                                                                   
   14253                    ;----------------------------------------------------------------------
   14254 0000015c 4844              LDR       A1, $C$CON132         ; [DPU_V7M3_PIPE] |2050|  ; [ORIG 16-BIT INS]
   14255 0000015e 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2050|  ; [ORIG 16-BIT INS]
   14256 00000160 7AC0              LDRB      A1, [A1, #11]         ; [DPU_V7M3_PIPE] |2050|  ; [ORIG 16-BIT INS]
   14257 00000162 00E0F040          ORR       A1, A1, #224          ; [DPU_V7M3_PIPE] |2050|  ; [KEEP 32-BIT INS]
   14258 00000166 000AF88D          STRB      A1, [SP, #10]         ; [DPU_V7M3_PIPE] |2050|  ; [KEEP 32-BIT INS]
   14259 0000016a E003              B         ||$C$L348||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   14260                            ; BRANCH OCCURS {||$C$L348||}    ; [] 
   14261                    ;* --------------------------------------------------------------------------*
   14262 0000016c           ||$C$L347||:    
   14263                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2052,column 9,is_stmt,isa 1
   14264                    ;----------------------------------------------------------------------
   14265                    ; 2052 | data[0] = test.reg_accel_fsr;                                          
   14266                    ;----------------------------------------------------------------------
   14267 0000016c 48B3              LDR       A1, $C$CON133         ; [DPU_V7M3_PIPE] |2052|  ; [ORIG 16-BIT INS]
   14268 0000016e 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2052|  ; [ORIG 16-BIT INS]
   14269 00000170 000AF88D          STRB      A1, [SP, #10]         ; [DPU_V7M3_PIPE] |2052|  ; [KEEP 32-BIT INS]
   14270                    ;* --------------------------------------------------------------------------*
   14271 00000174           ||$C$L348||:    
   14272                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2053,column 5,is_stmt,isa 1
   14273                    ;----------------------------------------------------------------------
   14274                    ; 2053 | if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))                
   14275                    ;----------------------------------------------------------------------
   14276 00000174 483D              LDR       A1, $C$CON131         ; [DPU_V7M3_PIPE] |2053|  ; [ORIG 16-BIT INS]
   14277 00000176 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2053|  ; [ORIG 16-BIT INS]
   14278 00000178 79C0              LDRB      A1, [A1, #7]          ; [DPU_V7M3_PIPE] |2053|  ; [ORIG 16-BIT INS]
   14279 0000017a 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2053|  ; [ORIG 16-BIT INS]
   14280 0000017c 020AF10D          ADD       A3, SP, #10           ; [DPU_V7M3_PIPE] |2053|  ; [KEEP 32-BIT INS]
   14281                    $C$DW$494       .dwtag  DW_TAG_TI_branch
   14282                            .dwattr $C$DW$494, DW_AT_low_pc(0x00)
   14283                            .dwattr $C$DW$494, DW_AT_name("WR_MPU")
   14284                            .dwattr $C$DW$494, DW_AT_TI_call
   14285                    
   14286 00000180 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2053|  ; [KEEP 32-BIT INS]
   14287                            ; CALL OCCURS {WR_MPU }          ; [] |2053| 
   14288 00000184 B110              CBZ       A1, ||$C$L349||       ; []  ; [ORIG 16-BIT INS]
   14289                            ; BRANCHCC OCCURS {||$C$L349||}  ; [] |2053| 
   14290                    ;* --------------------------------------------------------------------------*
   14291                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2054,column 9,is_stmt,isa 1
   14292                    ;----------------------------------------------------------------------
   14293                    ; 2054 | return -1;                                                             
   14294                    ;----------------------------------------------------------------------
   14295 00000186 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2054|  ; [KEEP 32-BIT INS]
   14296 0000018a E154              B         ||$C$L360||           ; [DPU_V7M3_PIPE] |2054|  ; [ORIG 16-BIT INS]
   14297                            ; BRANCH OCCURS {||$C$L360||}    ; [] |2054| 
   14298                    ;* --------------------------------------------------------------------------*
   14299 0000018c           ||$C$L349||:    
   14300                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2055,column 5,is_stmt,isa 1
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  261

   14301                    ;----------------------------------------------------------------------
   14302                    ; 2055 | if (hw_test)                                                           
   14303                    ;----------------------------------------------------------------------
   14304 0000018c 0016F89D          LDRB      A1, [SP, #22]         ; [DPU_V7M3_PIPE] |2055|  ; [KEEP 32-BIT INS]
   14305 00000190 B110              CBZ       A1, ||$C$L350||       ; []  ; [ORIG 16-BIT INS]
   14306                            ; BRANCHCC OCCURS {||$C$L350||}  ; [] |2055| 
   14307                    ;* --------------------------------------------------------------------------*
   14308                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2056,column 9,is_stmt,isa 1
   14309                    ;----------------------------------------------------------------------
   14310                    ; 2056 | delay_ms(200);                                                         
   14311                    ;----------------------------------------------------------------------
   14312 00000192 20C8              MOVS      A1, #200              ; [DPU_V7M3_PIPE] |2056|  ; [ORIG 16-BIT INS]
   14313                    $C$DW$495       .dwtag  DW_TAG_TI_branch
   14314                            .dwattr $C$DW$495, DW_AT_low_pc(0x00)
   14315                            .dwattr $C$DW$495, DW_AT_name("Delay_Ms")
   14316                            .dwattr $C$DW$495, DW_AT_TI_call
   14317                    
   14318 00000194 FFFEF7FF!         BL        Delay_Ms              ; [DPU_V7M3_PIPE] |2056|  ; [KEEP 32-BIT INS]
   14319                            ; CALL OCCURS {Delay_Ms }        ; [] |2056| 
   14320                    ;* --------------------------------------------------------------------------*
   14321 00000198           ||$C$L350||:    
   14322                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2059,column 5,is_stmt,isa 1
   14323                    ;----------------------------------------------------------------------
   14324                    ; 2059 | data[0] = BIT_FIFO_EN;                                                 
   14325                    ;----------------------------------------------------------------------
   14326 00000198 2040              MOVS      A1, #64               ; [DPU_V7M3_PIPE] |2059|  ; [ORIG 16-BIT INS]
   14327 0000019a 000AF88D          STRB      A1, [SP, #10]         ; [DPU_V7M3_PIPE] |2059|  ; [KEEP 32-BIT INS]
   14328                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2060,column 5,is_stmt,isa 1
   14329                    ;----------------------------------------------------------------------
   14330                    ; 2060 | if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))                
   14331                    ;----------------------------------------------------------------------
   14332 0000019e 4833              LDR       A1, $C$CON131         ; [DPU_V7M3_PIPE] |2060|  ; [ORIG 16-BIT INS]
   14333 000001a0 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2060|  ; [ORIG 16-BIT INS]
   14334 000001a2 7900              LDRB      A1, [A1, #4]          ; [DPU_V7M3_PIPE] |2060|  ; [ORIG 16-BIT INS]
   14335 000001a4 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2060|  ; [ORIG 16-BIT INS]
   14336 000001a6 020AF10D          ADD       A3, SP, #10           ; [DPU_V7M3_PIPE] |2060|  ; [KEEP 32-BIT INS]
   14337                    $C$DW$496       .dwtag  DW_TAG_TI_branch
   14338                            .dwattr $C$DW$496, DW_AT_low_pc(0x00)
   14339                            .dwattr $C$DW$496, DW_AT_name("WR_MPU")
   14340                            .dwattr $C$DW$496, DW_AT_TI_call
   14341                    
   14342 000001aa FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2060|  ; [KEEP 32-BIT INS]
   14343                            ; CALL OCCURS {WR_MPU }          ; [] |2060| 
   14344 000001ae B110              CBZ       A1, ||$C$L351||       ; []  ; [ORIG 16-BIT INS]
   14345                            ; BRANCHCC OCCURS {||$C$L351||}  ; [] |2060| 
   14346                    ;* --------------------------------------------------------------------------*
   14347                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2061,column 9,is_stmt,isa 1
   14348                    ;----------------------------------------------------------------------
   14349                    ; 2061 | return -1;                                                             
   14350                    ;----------------------------------------------------------------------
   14351 000001b0 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2061|  ; [KEEP 32-BIT INS]
   14352 000001b4 E13F              B         ||$C$L360||           ; [DPU_V7M3_PIPE] |2061|  ; [ORIG 16-BIT INS]
   14353                            ; BRANCH OCCURS {||$C$L360||}    ; [] |2061| 
   14354                    ;* --------------------------------------------------------------------------*
   14355 000001b6           ||$C$L351||:    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  262

   14356                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2063,column 5,is_stmt,isa 1
   14357                    ;----------------------------------------------------------------------
   14358                    ; 2063 | data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;                                
   14359                    ;----------------------------------------------------------------------
   14360 000001b6 2078              MOVS      A1, #120              ; [DPU_V7M3_PIPE] |2063|  ; [ORIG 16-BIT INS]
   14361 000001b8 000AF88D          STRB      A1, [SP, #10]         ; [DPU_V7M3_PIPE] |2063|  ; [KEEP 32-BIT INS]
   14362                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2064,column 5,is_stmt,isa 1
   14363                    ;----------------------------------------------------------------------
   14364                    ; 2064 | if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))                  
   14365                    ;----------------------------------------------------------------------
   14366 000001bc 482B              LDR       A1, $C$CON131         ; [DPU_V7M3_PIPE] |2064|  ; [ORIG 16-BIT INS]
   14367 000001be 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2064|  ; [ORIG 16-BIT INS]
   14368 000001c0 7940              LDRB      A1, [A1, #5]          ; [DPU_V7M3_PIPE] |2064|  ; [ORIG 16-BIT INS]
   14369 000001c2 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2064|  ; [ORIG 16-BIT INS]
   14370 000001c4 020AF10D          ADD       A3, SP, #10           ; [DPU_V7M3_PIPE] |2064|  ; [KEEP 32-BIT INS]
   14371                    $C$DW$497       .dwtag  DW_TAG_TI_branch
   14372                            .dwattr $C$DW$497, DW_AT_low_pc(0x00)
   14373                            .dwattr $C$DW$497, DW_AT_name("WR_MPU")
   14374                            .dwattr $C$DW$497, DW_AT_TI_call
   14375                    
   14376 000001c8 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2064|  ; [KEEP 32-BIT INS]
   14377                            ; CALL OCCURS {WR_MPU }          ; [] |2064| 
   14378 000001cc B110              CBZ       A1, ||$C$L352||       ; []  ; [ORIG 16-BIT INS]
   14379                            ; BRANCHCC OCCURS {||$C$L352||}  ; [] |2064| 
   14380                    ;* --------------------------------------------------------------------------*
   14381                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2065,column 9,is_stmt,isa 1
   14382                    ;----------------------------------------------------------------------
   14383                    ; 2065 | return -1;                                                             
   14384                    ;----------------------------------------------------------------------
   14385 000001ce 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2065|  ; [KEEP 32-BIT INS]
   14386 000001d2 E130              B         ||$C$L360||           ; [DPU_V7M3_PIPE] |2065|  ; [ORIG 16-BIT INS]
   14387                            ; BRANCH OCCURS {||$C$L360||}    ; [] |2065| 
   14388                    ;* --------------------------------------------------------------------------*
   14389 000001d4           ||$C$L352||:    
   14390                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2066,column 5,is_stmt,isa 1
   14391                    ;----------------------------------------------------------------------
   14392                    ; 2066 | delay_ms(test.wait_ms);                                                
   14393                    ;----------------------------------------------------------------------
   14394 000001d4 489A              LDR       A1, $C$CON134         ; [DPU_V7M3_PIPE] |2066|  ; [ORIG 16-BIT INS]
   14395 000001d6 8800              LDRH      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2066|  ; [ORIG 16-BIT INS]
   14396                    $C$DW$498       .dwtag  DW_TAG_TI_branch
   14397                            .dwattr $C$DW$498, DW_AT_low_pc(0x00)
   14398                            .dwattr $C$DW$498, DW_AT_name("Delay_Ms")
   14399                            .dwattr $C$DW$498, DW_AT_TI_call
   14400                    
   14401 000001d8 FFFEF7FF!         BL        Delay_Ms              ; [DPU_V7M3_PIPE] |2066|  ; [KEEP 32-BIT INS]
   14402                            ; CALL OCCURS {Delay_Ms }        ; [] |2066| 
   14403                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2067,column 5,is_stmt,isa 1
   14404                    ;----------------------------------------------------------------------
   14405                    ; 2067 | data[0] = 0;                                                           
   14406                    ;----------------------------------------------------------------------
   14407 000001dc 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2067|  ; [ORIG 16-BIT INS]
   14408 000001de 000AF88D          STRB      A1, [SP, #10]         ; [DPU_V7M3_PIPE] |2067|  ; [KEEP 32-BIT INS]
   14409                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2068,column 5,is_stmt,isa 1
   14410                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  263

   14411                    ; 2068 | if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))                  
   14412                    ;----------------------------------------------------------------------
   14413 000001e2 4822              LDR       A1, $C$CON131         ; [DPU_V7M3_PIPE] |2068|  ; [ORIG 16-BIT INS]
   14414 000001e4 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2068|  ; [ORIG 16-BIT INS]
   14415 000001e6 7940              LDRB      A1, [A1, #5]          ; [DPU_V7M3_PIPE] |2068|  ; [ORIG 16-BIT INS]
   14416 000001e8 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2068|  ; [ORIG 16-BIT INS]
   14417 000001ea 020AF10D          ADD       A3, SP, #10           ; [DPU_V7M3_PIPE] |2068|  ; [KEEP 32-BIT INS]
   14418                    $C$DW$499       .dwtag  DW_TAG_TI_branch
   14419                            .dwattr $C$DW$499, DW_AT_low_pc(0x00)
   14420                            .dwattr $C$DW$499, DW_AT_name("WR_MPU")
   14421                            .dwattr $C$DW$499, DW_AT_TI_call
   14422                    
   14423 000001ee FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2068|  ; [KEEP 32-BIT INS]
   14424                            ; CALL OCCURS {WR_MPU }          ; [] |2068| 
   14425 000001f2 B110              CBZ       A1, ||$C$L353||       ; []  ; [ORIG 16-BIT INS]
   14426                            ; BRANCHCC OCCURS {||$C$L353||}  ; [] |2068| 
   14427                    ;* --------------------------------------------------------------------------*
   14428                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2069,column 9,is_stmt,isa 1
   14429                    ;----------------------------------------------------------------------
   14430                    ; 2069 | return -1;                                                             
   14431                    ;----------------------------------------------------------------------
   14432 000001f4 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2069|  ; [KEEP 32-BIT INS]
   14433 000001f8 E11D              B         ||$C$L360||           ; [DPU_V7M3_PIPE] |2069|  ; [ORIG 16-BIT INS]
   14434                            ; BRANCH OCCURS {||$C$L360||}    ; [] |2069| 
   14435                    ;* --------------------------------------------------------------------------*
   14436 000001fa           ||$C$L353||:    
   14437                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2071,column 5,is_stmt,isa 1
   14438                    ;----------------------------------------------------------------------
   14439                    ; 2071 | if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))              
   14440                    ;----------------------------------------------------------------------
   14441 000001fa 481C              LDR       A1, $C$CON131         ; [DPU_V7M3_PIPE] |2071|  ; [ORIG 16-BIT INS]
   14442 000001fc 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2071|  ; [ORIG 16-BIT INS]
   14443 000001fe 7B00              LDRB      A1, [A1, #12]         ; [DPU_V7M3_PIPE] |2071|  ; [ORIG 16-BIT INS]
   14444 00000200 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |2071|  ; [ORIG 16-BIT INS]
   14445 00000202 020AF10D          ADD       A3, SP, #10           ; [DPU_V7M3_PIPE] |2071|  ; [KEEP 32-BIT INS]
   14446                    $C$DW$500       .dwtag  DW_TAG_TI_branch
   14447                            .dwattr $C$DW$500, DW_AT_low_pc(0x00)
   14448                            .dwattr $C$DW$500, DW_AT_name("RD_MPU")
   14449                            .dwattr $C$DW$500, DW_AT_TI_call
   14450                    
   14451 00000206 FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |2071|  ; [KEEP 32-BIT INS]
   14452                            ; CALL OCCURS {RD_MPU }          ; [] |2071| 
   14453 0000020a B110              CBZ       A1, ||$C$L354||       ; []  ; [ORIG 16-BIT INS]
   14454                            ; BRANCHCC OCCURS {||$C$L354||}  ; [] |2071| 
   14455                    ;* --------------------------------------------------------------------------*
   14456                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2072,column 9,is_stmt,isa 1
   14457                    ;----------------------------------------------------------------------
   14458                    ; 2072 | return -1;                                                             
   14459                    ;----------------------------------------------------------------------
   14460 0000020c 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2072|  ; [KEEP 32-BIT INS]
   14461 00000210 E111              B         ||$C$L360||           ; [DPU_V7M3_PIPE] |2072|  ; [ORIG 16-BIT INS]
   14462                            ; BRANCH OCCURS {||$C$L360||}    ; [] |2072| 
   14463                    ;* --------------------------------------------------------------------------*
   14464 00000212           ||$C$L354||:    
   14465                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2074,column 5,is_stmt,isa 1
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  264

   14466                    ;----------------------------------------------------------------------
   14467                    ; 2074 | fifo_count = (data[0] << 8) | data[1];                                 
   14468                    ;----------------------------------------------------------------------
   14469 00000212 100AF89D          LDRB      A2, [SP, #10]         ; [DPU_V7M3_PIPE] |2074|  ; [KEEP 32-BIT INS]
   14470 00000216 000BF89D          LDRB      A1, [SP, #11]         ; [DPU_V7M3_PIPE] |2074|  ; [KEEP 32-BIT INS]
   14471 0000021a 2001EA40          ORR       A1, A1, A2, LSL #8    ; [DPU_V7M3_PIPE] |2074|  ; [KEEP 32-BIT INS]
   14472 0000021e 0008F8AD          STRH      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |2074|  ; [KEEP 32-BIT INS]
   14473                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2075,column 5,is_stmt,isa 1
   14474                    ;----------------------------------------------------------------------
   14475                    ; 2075 | packet_count = fifo_count / MAX_PACKET_LENGTH;                         
   14476                    ;----------------------------------------------------------------------
   14477 00000222 1008F8BD          LDRH      A2, [SP, #8]          ; [DPU_V7M3_PIPE] |2075|  ; [KEEP 32-BIT INS]
   14478 00000226 200C              MOVS      A1, #12               ; [DPU_V7M3_PIPE] |2075|  ; [ORIG 16-BIT INS]
   14479 00000228 F0F0FBB1          UDIV      A1, A2, A1            ; [DPU_V7M3_PIPE] |2075|  ; [KEEP 32-BIT INS]
   14480 0000022c 0017F88D          STRB      A1, [SP, #23]         ; [DPU_V7M3_PIPE] |2075|  ; [KEEP 32-BIT INS]
   14481                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2076,column 5,is_stmt,isa 1
   14482                    ;----------------------------------------------------------------------
   14483                    ; 2076 | gyro[0] = gyro[1] = gyro[2] = 0;                                       
   14484                    ;----------------------------------------------------------------------
   14485 00000230 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |2076|  ; [ORIG 16-BIT INS]
   14486 00000232 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2076|  ; [ORIG 16-BIT INS]
   14487 00000234 6088              STR       A1, [A2, #8]          ; [DPU_V7M3_PIPE] |2076|  ; [ORIG 16-BIT INS]
   14488 00000236 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |2076|  ; [ORIG 16-BIT INS]
   14489 00000238 6048              STR       A1, [A2, #4]          ; [DPU_V7M3_PIPE] |2076|  ; [ORIG 16-BIT INS]
   14490 0000023a 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |2076|  ; [ORIG 16-BIT INS]
   14491 0000023c 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2076|  ; [ORIG 16-BIT INS]
   14492                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2077,column 5,is_stmt,isa 1
   14493                    ;----------------------------------------------------------------------
   14494                    ; 2077 | accel[0] = accel[1] = accel[2] = 0;                                    
   14495                    ;----------------------------------------------------------------------
   14496 0000023e 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2077|  ; [ORIG 16-BIT INS]
   14497 00000240 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2077|  ; [ORIG 16-BIT INS]
   14498 00000242 6088              STR       A1, [A2, #8]          ; [DPU_V7M3_PIPE] |2077|  ; [ORIG 16-BIT INS]
   14499 00000244 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2077|  ; [ORIG 16-BIT INS]
   14500 00000246 6048              STR       A1, [A2, #4]          ; [DPU_V7M3_PIPE] |2077|  ; [ORIG 16-BIT INS]
   14501 00000248 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2077|  ; [ORIG 16-BIT INS]
   14502 0000024a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2077|  ; [ORIG 16-BIT INS]
   14503                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2079,column 10,is_stmt,isa 1
   14504                    ;----------------------------------------------------------------------
   14505                    ; 2079 | for (ii = 0; ii < packet_count; ii++) {                                
   14506                    ; 2080 |     short accel_cur[3], gyro_cur[3];                                   
   14507                    ;----------------------------------------------------------------------
   14508 0000024c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2079|  ; [ORIG 16-BIT INS]
   14509 0000024e 0018F88D          STRB      A1, [SP, #24]         ; [DPU_V7M3_PIPE] |2079|  ; [KEEP 32-BIT INS]
   14510 00000252 E068              B         ||$C$L357||           ; [DPU_V7M3_PIPE] |2079|  ; [ORIG 16-BIT INS]
   14511                            ; BRANCH OCCURS {||$C$L357||}    ; [] |2079| 
   14512                    ;* --------------------------------------------------------------------------*
   14513                    ||$C$L355||:    
   14514                    
   14515                    $C$DW$501       .dwtag  DW_TAG_lexical_block
   14516                            .dwattr $C$DW$501, DW_AT_low_pc(0x00)
   14517                            .dwattr $C$DW$501, DW_AT_high_pc(0x00)
   14518                    $C$DW$502       .dwtag  DW_TAG_variable
   14519                            .dwattr $C$DW$502, DW_AT_name("accel_cur")
   14520                            .dwattr $C$DW$502, DW_AT_TI_symbol_name("accel_cur")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  265

   14521                            .dwattr $C$DW$502, DW_AT_type(*$C$DW$T$126)
   14522                            .dwattr $C$DW$502, DW_AT_location[DW_OP_breg13 28]
   14523                    
   14524                    $C$DW$503       .dwtag  DW_TAG_variable
   14525                            .dwattr $C$DW$503, DW_AT_name("gyro_cur")
   14526                            .dwattr $C$DW$503, DW_AT_TI_symbol_name("gyro_cur")
   14527                            .dwattr $C$DW$503, DW_AT_type(*$C$DW$T$126)
   14528                            .dwattr $C$DW$503, DW_AT_location[DW_OP_breg13 36]
   14529                    
   14530                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2081,column 9,is_stmt,isa 1
   14531                    ;----------------------------------------------------------------------
   14532                    ; 2081 | if (i2c_read(st.hw->addr, st.reg->fifo_r_w, MAX_PACKET_LENGTH, data))  
   14533                    ;----------------------------------------------------------------------
   14534 00000254 4805              LDR       A1, $C$CON131         ; [DPU_V7M3_PIPE] |2081|  ; [ORIG 16-BIT INS]
   14535 00000256 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2081|  ; [ORIG 16-BIT INS]
   14536 00000258 7B40              LDRB      A1, [A1, #13]         ; [DPU_V7M3_PIPE] |2081|  ; [ORIG 16-BIT INS]
   14537 0000025a 210C              MOVS      A2, #12               ; [DPU_V7M3_PIPE] |2081|  ; [ORIG 16-BIT INS]
   14538 0000025c 020AF10D          ADD       A3, SP, #10           ; [DPU_V7M3_PIPE] |2081|  ; [KEEP 32-BIT INS]
   14539                    $C$DW$504       .dwtag  DW_TAG_TI_branch
   14540                            .dwattr $C$DW$504, DW_AT_low_pc(0x00)
   14541                            .dwattr $C$DW$504, DW_AT_name("RD_MPU")
   14542                            .dwattr $C$DW$504, DW_AT_TI_call
   14543                    
   14544 00000260 FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |2081|  ; [KEEP 32-BIT INS]
   14545                            ; CALL OCCURS {RD_MPU }          ; [] |2081| 
   14546 00000264 B130              CBZ       A1, ||$C$L356||       ; []  ; [ORIG 16-BIT INS]
   14547                            ; BRANCHCC OCCURS {||$C$L356||}  ; [] |2081| 
   14548                    ;* --------------------------------------------------------------------------*
   14549                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2082,column 13,is_stmt,isa 1
   14550                    ;----------------------------------------------------------------------
   14551                    ; 2082 | return -1;                                                             
   14552                    ;----------------------------------------------------------------------
   14553 00000266 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2082|  ; [KEEP 32-BIT INS]
   14554 0000026a E0E4              B         ||$C$L360||           ; [DPU_V7M3_PIPE] |2082|  ; [ORIG 16-BIT INS]
   14555                            ; BRANCH OCCURS {||$C$L360||}    ; [] |2082| 
   14556                    ;******************************************************************************
   14557                    ;* CONSTANT TABLE                                                             *
   14558                    ;******************************************************************************
   14559 0000026c                   .sect   ".text:get_st_biases"
   14560                            .align  4
   14561 0000026c 00000000! ||$C$CON131||:  .bits   st,32
   14562                            .align  4
   14563 00000270 00000034! ||$C$CON132||:  .bits   st+52,32
   14564                    ;* --------------------------------------------------------------------------*
   14565 00000274           ||$C$L356||:    
   14566                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2083,column 9,is_stmt,isa 1
   14567                    ;----------------------------------------------------------------------
   14568                    ; 2083 | accel_cur[0] = ((short)data[0] << 8) | data[1];                        
   14569                    ;----------------------------------------------------------------------
   14570 00000274 100AF89D          LDRB      A2, [SP, #10]         ; [DPU_V7M3_PIPE] |2083|  ; [KEEP 32-BIT INS]
   14571 00000278 000BF89D          LDRB      A1, [SP, #11]         ; [DPU_V7M3_PIPE] |2083|  ; [KEEP 32-BIT INS]
   14572 0000027c 2001EA40          ORR       A1, A1, A2, LSL #8    ; [DPU_V7M3_PIPE] |2083|  ; [KEEP 32-BIT INS]
   14573 00000280 001CF8AD          STRH      A1, [SP, #28]         ; [DPU_V7M3_PIPE] |2083|  ; [KEEP 32-BIT INS]
   14574                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2084,column 9,is_stmt,isa 1
   14575                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  266

   14576                    ; 2084 | accel_cur[1] = ((short)data[2] << 8) | data[3];                        
   14577                    ;----------------------------------------------------------------------
   14578 00000284 000DF89D          LDRB      A1, [SP, #13]         ; [DPU_V7M3_PIPE] |2084|  ; [KEEP 32-BIT INS]
   14579 00000288 100CF89D          LDRB      A2, [SP, #12]         ; [DPU_V7M3_PIPE] |2084|  ; [KEEP 32-BIT INS]
   14580 0000028c 2001EA40          ORR       A1, A1, A2, LSL #8    ; [DPU_V7M3_PIPE] |2084|  ; [KEEP 32-BIT INS]
   14581 00000290 001EF8AD          STRH      A1, [SP, #30]         ; [DPU_V7M3_PIPE] |2084|  ; [KEEP 32-BIT INS]
   14582                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2085,column 9,is_stmt,isa 1
   14583                    ;----------------------------------------------------------------------
   14584                    ; 2085 | accel_cur[2] = ((short)data[4] << 8) | data[5];                        
   14585                    ;----------------------------------------------------------------------
   14586 00000294 000FF89D          LDRB      A1, [SP, #15]         ; [DPU_V7M3_PIPE] |2085|  ; [KEEP 32-BIT INS]
   14587 00000298 100EF89D          LDRB      A2, [SP, #14]         ; [DPU_V7M3_PIPE] |2085|  ; [KEEP 32-BIT INS]
   14588 0000029c 2001EA40          ORR       A1, A1, A2, LSL #8    ; [DPU_V7M3_PIPE] |2085|  ; [KEEP 32-BIT INS]
   14589 000002a0 0020F8AD          STRH      A1, [SP, #32]         ; [DPU_V7M3_PIPE] |2085|  ; [KEEP 32-BIT INS]
   14590                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2086,column 9,is_stmt,isa 1
   14591                    ;----------------------------------------------------------------------
   14592                    ; 2086 | accel[0] += (long)accel_cur[0];                                        
   14593                    ;----------------------------------------------------------------------
   14594 000002a4 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2086|  ; [ORIG 16-BIT INS]
   14595 000002a6 201CF9BD          LDRSH     A3, [SP, #28]         ; [DPU_V7M3_PIPE] |2086|  ; [KEEP 32-BIT INS]
   14596 000002aa 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2086|  ; [ORIG 16-BIT INS]
   14597 000002ac 1880              ADDS      A1, A1, A3            ; [DPU_V7M3_PIPE] |2086|  ; [ORIG 16-BIT INS]
   14598 000002ae 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2086|  ; [ORIG 16-BIT INS]
   14599                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2087,column 9,is_stmt,isa 1
   14600                    ;----------------------------------------------------------------------
   14601                    ; 2087 | accel[1] += (long)accel_cur[1];                                        
   14602                    ;----------------------------------------------------------------------
   14603 000002b0 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2087|  ; [ORIG 16-BIT INS]
   14604 000002b2 201EF9BD          LDRSH     A3, [SP, #30]         ; [DPU_V7M3_PIPE] |2087|  ; [KEEP 32-BIT INS]
   14605 000002b6 6848              LDR       A1, [A2, #4]          ; [DPU_V7M3_PIPE] |2087|  ; [ORIG 16-BIT INS]
   14606 000002b8 1880              ADDS      A1, A1, A3            ; [DPU_V7M3_PIPE] |2087|  ; [ORIG 16-BIT INS]
   14607 000002ba 6048              STR       A1, [A2, #4]          ; [DPU_V7M3_PIPE] |2087|  ; [ORIG 16-BIT INS]
   14608                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2088,column 9,is_stmt,isa 1
   14609                    ;----------------------------------------------------------------------
   14610                    ; 2088 | accel[2] += (long)accel_cur[2];                                        
   14611                    ;----------------------------------------------------------------------
   14612 000002bc 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2088|  ; [ORIG 16-BIT INS]
   14613 000002be 2020F9BD          LDRSH     A3, [SP, #32]         ; [DPU_V7M3_PIPE] |2088|  ; [KEEP 32-BIT INS]
   14614 000002c2 6888              LDR       A1, [A2, #8]          ; [DPU_V7M3_PIPE] |2088|  ; [ORIG 16-BIT INS]
   14615 000002c4 1880              ADDS      A1, A1, A3            ; [DPU_V7M3_PIPE] |2088|  ; [ORIG 16-BIT INS]
   14616 000002c6 6088              STR       A1, [A2, #8]          ; [DPU_V7M3_PIPE] |2088|  ; [ORIG 16-BIT INS]
   14617                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2089,column 9,is_stmt,isa 1
   14618                    ;----------------------------------------------------------------------
   14619                    ; 2089 | gyro_cur[0] = (((short)data[6] << 8) | data[7]);                       
   14620                    ;----------------------------------------------------------------------
   14621 000002c8 0011F89D          LDRB      A1, [SP, #17]         ; [DPU_V7M3_PIPE] |2089|  ; [KEEP 32-BIT INS]
   14622 000002cc 1010F89D          LDRB      A2, [SP, #16]         ; [DPU_V7M3_PIPE] |2089|  ; [KEEP 32-BIT INS]
   14623 000002d0 2001EA40          ORR       A1, A1, A2, LSL #8    ; [DPU_V7M3_PIPE] |2089|  ; [KEEP 32-BIT INS]
   14624 000002d4 0024F8AD          STRH      A1, [SP, #36]         ; [DPU_V7M3_PIPE] |2089|  ; [KEEP 32-BIT INS]
   14625                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2090,column 9,is_stmt,isa 1
   14626                    ;----------------------------------------------------------------------
   14627                    ; 2090 | gyro_cur[1] = (((short)data[8] << 8) | data[9]);                       
   14628                    ;----------------------------------------------------------------------
   14629 000002d8 0013F89D          LDRB      A1, [SP, #19]         ; [DPU_V7M3_PIPE] |2090|  ; [KEEP 32-BIT INS]
   14630 000002dc 1012F89D          LDRB      A2, [SP, #18]         ; [DPU_V7M3_PIPE] |2090|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  267

   14631 000002e0 2001EA40          ORR       A1, A1, A2, LSL #8    ; [DPU_V7M3_PIPE] |2090|  ; [KEEP 32-BIT INS]
   14632 000002e4 0026F8AD          STRH      A1, [SP, #38]         ; [DPU_V7M3_PIPE] |2090|  ; [KEEP 32-BIT INS]
   14633                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2091,column 9,is_stmt,isa 1
   14634                    ;----------------------------------------------------------------------
   14635                    ; 2091 | gyro_cur[2] = (((short)data[10] << 8) | data[11]);                     
   14636                    ;----------------------------------------------------------------------
   14637 000002e8 0015F89D          LDRB      A1, [SP, #21]         ; [DPU_V7M3_PIPE] |2091|  ; [KEEP 32-BIT INS]
   14638 000002ec 1014F89D          LDRB      A2, [SP, #20]         ; [DPU_V7M3_PIPE] |2091|  ; [KEEP 32-BIT INS]
   14639 000002f0 2001EA40          ORR       A1, A1, A2, LSL #8    ; [DPU_V7M3_PIPE] |2091|  ; [KEEP 32-BIT INS]
   14640 000002f4 0028F8AD          STRH      A1, [SP, #40]         ; [DPU_V7M3_PIPE] |2091|  ; [KEEP 32-BIT INS]
   14641                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2092,column 9,is_stmt,isa 1
   14642                    ;----------------------------------------------------------------------
   14643                    ; 2092 | gyro[0] += (long)gyro_cur[0];                                          
   14644                    ;----------------------------------------------------------------------
   14645 000002f8 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |2092|  ; [ORIG 16-BIT INS]
   14646 000002fa 2024F9BD          LDRSH     A3, [SP, #36]         ; [DPU_V7M3_PIPE] |2092|  ; [KEEP 32-BIT INS]
   14647 000002fe 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2092|  ; [ORIG 16-BIT INS]
   14648 00000300 1880              ADDS      A1, A1, A3            ; [DPU_V7M3_PIPE] |2092|  ; [ORIG 16-BIT INS]
   14649 00000302 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2092|  ; [ORIG 16-BIT INS]
   14650                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2093,column 9,is_stmt,isa 1
   14651                    ;----------------------------------------------------------------------
   14652                    ; 2093 | gyro[1] += (long)gyro_cur[1];                                          
   14653                    ;----------------------------------------------------------------------
   14654 00000304 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |2093|  ; [ORIG 16-BIT INS]
   14655 00000306 2026F9BD          LDRSH     A3, [SP, #38]         ; [DPU_V7M3_PIPE] |2093|  ; [KEEP 32-BIT INS]
   14656 0000030a 6848              LDR       A1, [A2, #4]          ; [DPU_V7M3_PIPE] |2093|  ; [ORIG 16-BIT INS]
   14657 0000030c 1880              ADDS      A1, A1, A3            ; [DPU_V7M3_PIPE] |2093|  ; [ORIG 16-BIT INS]
   14658 0000030e 6048              STR       A1, [A2, #4]          ; [DPU_V7M3_PIPE] |2093|  ; [ORIG 16-BIT INS]
   14659                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2094,column 9,is_stmt,isa 1
   14660                    ;----------------------------------------------------------------------
   14661                    ; 2094 | gyro[2] += (long)gyro_cur[2];                                          
   14662                    ; 2096 | #ifdef EMPL_NO_64BIT                                                   
   14663                    ; 2097 | gyro[0] = (long)(((float)gyro[0]*65536.f) / test.gyro_sens / packet_cou
   14664                    ;     | nt);                                                                   
   14665                    ; 2098 | gyro[1] = (long)(((float)gyro[1]*65536.f) / test.gyro_sens / packet_cou
   14666                    ;     | nt);                                                                   
   14667                    ; 2099 | gyro[2] = (long)(((float)gyro[2]*65536.f) / test.gyro_sens / packet_cou
   14668                    ;     | nt);                                                                   
   14669                    ; 2100 | if (has_accel) {                                                       
   14670                    ; 2101 | accel[0] = (long)(((float)accel[0]*65536.f) / test.accel_sens /        
   14671                    ; 2102 |     packet_count);                                                     
   14672                    ; 2103 | accel[1] = (long)(((float)accel[1]*65536.f) / test.accel_sens /        
   14673                    ; 2104 |     packet_count);                                                     
   14674                    ; 2105 | accel[2] = (long)(((float)accel[2]*65536.f) / test.accel_sens /        
   14675                    ; 2106 |     packet_count);                                                     
   14676                    ; 2108 | accel[2] -= 65536L;                                                    
   14677                    ; 2110 | #else                                                                  
   14678                    ;----------------------------------------------------------------------
   14679 00000310 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |2094|  ; [ORIG 16-BIT INS]
   14680 00000312 2028F9BD          LDRSH     A3, [SP, #40]         ; [DPU_V7M3_PIPE] |2094|  ; [KEEP 32-BIT INS]
   14681 00000316 6888              LDR       A1, [A2, #8]          ; [DPU_V7M3_PIPE] |2094|  ; [ORIG 16-BIT INS]
   14682 00000318 1880              ADDS      A1, A1, A3            ; [DPU_V7M3_PIPE] |2094|  ; [ORIG 16-BIT INS]
   14683 0000031a 6088              STR       A1, [A2, #8]          ; [DPU_V7M3_PIPE] |2094|  ; [ORIG 16-BIT INS]
   14684                            .dwendtag $C$DW$501
   14685                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  268

   14686                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2079,column 37,is_stmt,isa 1
   14687 0000031c 0018F89D          LDRB      A1, [SP, #24]         ; [DPU_V7M3_PIPE] |2079|  ; [KEEP 32-BIT INS]
   14688 00000320 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |2079|  ; [ORIG 16-BIT INS]
   14689 00000322 0018F88D          STRB      A1, [SP, #24]         ; [DPU_V7M3_PIPE] |2079|  ; [KEEP 32-BIT INS]
   14690                    ;* --------------------------------------------------------------------------*
   14691                    ;*   BEGIN LOOP ||$C$L357||
   14692                    ;* --------------------------------------------------------------------------*
   14693 00000326           ||$C$L357||:    
   14694                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2079,column 18,is_stmt,isa 1
   14695 00000326 0017F89D          LDRB      A1, [SP, #23]         ; [DPU_V7M3_PIPE] |2079|  ; [KEEP 32-BIT INS]
   14696 0000032a 1018F89D          LDRB      A2, [SP, #24]         ; [DPU_V7M3_PIPE] |2079|  ; [KEEP 32-BIT INS]
   14697 0000032e 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |2079|  ; [ORIG 16-BIT INS]
   14698 00000330 DC90              BGT       ||$C$L355||           ; [DPU_V7M3_PIPE] |2079|  ; [ORIG 16-BIT INS]
   14699                            ; BRANCHCC OCCURS {||$C$L355||}  ; [] |2079| 
   14700                    ;* --------------------------------------------------------------------------*
   14701                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2111,column 5,is_stmt,isa 1
   14702                    ;----------------------------------------------------------------------
   14703                    ; 2111 | gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / packet_cou
   14704                    ;     | nt);                                                                   
   14705                    ;----------------------------------------------------------------------
   14706 00000332 4944              LDR       A2, $C$CON135         ; [DPU_V7M3_PIPE] |2111|  ; [ORIG 16-BIT INS]
   14707 00000334 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |2111|  ; [ORIG 16-BIT INS]
   14708 00000336 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |2111|  ; [ORIG 16-BIT INS]
   14709 00000338 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2111|  ; [ORIG 16-BIT INS]
   14710 0000033a 2300              MOVS      A4, #0                ; [DPU_V7M3_PIPE] |2111|  ; [ORIG 16-BIT INS]
   14711 0000033c 0C04              LSRS      V1, A1, #16           ; [DPU_V7M3_PIPE] |2111|  ; [ORIG 16-BIT INS]
   14712 0000033e 17C1              ASRS      A2, A1, #31           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   14713 00000340 0409              LSLS      A2, A2, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   14714 00000342 0400              LSLS      A1, A1, #16           ; [DPU_V7M3_PIPE] |2111|  ; [ORIG 16-BIT INS]
   14715 00000344 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |2111|  ; [ORIG 16-BIT INS]
   14716                    $C$DW$505       .dwtag  DW_TAG_TI_branch
   14717                            .dwattr $C$DW$505, DW_AT_low_pc(0x00)
   14718                            .dwattr $C$DW$505, DW_AT_name("LL$DIV")
   14719                            .dwattr $C$DW$505, DW_AT_TI_call
   14720                    
   14721 00000346 FFFEF7FF!         BL        __aeabi_ldivmod       ; [DPU_V7M3_PIPE] |2111|  ; [KEEP 32-BIT INS]
   14722                            ; CALL OCCURS {__aeabi_ldivmod }  ; [] |2111| 
   14723 0000034a 2017F89D          LDRB      A3, [SP, #23]         ; [DPU_V7M3_PIPE] |2111|  ; [KEEP 32-BIT INS]
   14724 0000034e 2300              MOVS      A4, #0                ; [DPU_V7M3_PIPE] |2111|  ; [ORIG 16-BIT INS]
   14725                    $C$DW$506       .dwtag  DW_TAG_TI_branch
   14726                            .dwattr $C$DW$506, DW_AT_low_pc(0x00)
   14727                            .dwattr $C$DW$506, DW_AT_name("LL$DIV")
   14728                            .dwattr $C$DW$506, DW_AT_TI_call
   14729                    
   14730 00000350 FFFEF7FF!         BL        __aeabi_ldivmod       ; [DPU_V7M3_PIPE] |2111|  ; [KEEP 32-BIT INS]
   14731                            ; CALL OCCURS {__aeabi_ldivmod }  ; [] |2111| 
   14732 00000354 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |2111|  ; [ORIG 16-BIT INS]
   14733 00000356 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2111|  ; [ORIG 16-BIT INS]
   14734                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2112,column 5,is_stmt,isa 1
   14735                    ;----------------------------------------------------------------------
   14736                    ; 2112 | gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_cou
   14737                    ;     | nt);                                                                   
   14738                    ;----------------------------------------------------------------------
   14739 00000358 493A              LDR       A2, $C$CON135         ; [DPU_V7M3_PIPE] |2112|  ; [ORIG 16-BIT INS]
   14740 0000035a 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |2112|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  269

   14741 0000035c 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |2112|  ; [ORIG 16-BIT INS]
   14742 0000035e 6840              LDR       A1, [A1, #4]          ; [DPU_V7M3_PIPE] |2112|  ; [ORIG 16-BIT INS]
   14743 00000360 2300              MOVS      A4, #0                ; [DPU_V7M3_PIPE] |2112|  ; [ORIG 16-BIT INS]
   14744 00000362 17C1              ASRS      A2, A1, #31           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   14745 00000364 0C04              LSRS      V1, A1, #16           ; [DPU_V7M3_PIPE] |2112|  ; [ORIG 16-BIT INS]
   14746 00000366 0409              LSLS      A2, A2, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   14747 00000368 0400              LSLS      A1, A1, #16           ; [DPU_V7M3_PIPE] |2112|  ; [ORIG 16-BIT INS]
   14748 0000036a 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |2112|  ; [ORIG 16-BIT INS]
   14749                    $C$DW$507       .dwtag  DW_TAG_TI_branch
   14750                            .dwattr $C$DW$507, DW_AT_low_pc(0x00)
   14751                            .dwattr $C$DW$507, DW_AT_name("LL$DIV")
   14752                            .dwattr $C$DW$507, DW_AT_TI_call
   14753                    
   14754 0000036c FFFEF7FF!         BL        __aeabi_ldivmod       ; [DPU_V7M3_PIPE] |2112|  ; [KEEP 32-BIT INS]
   14755                            ; CALL OCCURS {__aeabi_ldivmod }  ; [] |2112| 
   14756 00000370 2017F89D          LDRB      A3, [SP, #23]         ; [DPU_V7M3_PIPE] |2112|  ; [KEEP 32-BIT INS]
   14757 00000374 2300              MOVS      A4, #0                ; [DPU_V7M3_PIPE] |2112|  ; [ORIG 16-BIT INS]
   14758                    $C$DW$508       .dwtag  DW_TAG_TI_branch
   14759                            .dwattr $C$DW$508, DW_AT_low_pc(0x00)
   14760                            .dwattr $C$DW$508, DW_AT_name("LL$DIV")
   14761                            .dwattr $C$DW$508, DW_AT_TI_call
   14762                    
   14763 00000376 FFFEF7FF!         BL        __aeabi_ldivmod       ; [DPU_V7M3_PIPE] |2112|  ; [KEEP 32-BIT INS]
   14764                            ; CALL OCCURS {__aeabi_ldivmod }  ; [] |2112| 
   14765 0000037a 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |2112|  ; [ORIG 16-BIT INS]
   14766 0000037c 6048              STR       A1, [A2, #4]          ; [DPU_V7M3_PIPE] |2112|  ; [ORIG 16-BIT INS]
   14767                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2113,column 5,is_stmt,isa 1
   14768                    ;----------------------------------------------------------------------
   14769                    ; 2113 | gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / packet_cou
   14770                    ;     | nt);                                                                   
   14771                    ;----------------------------------------------------------------------
   14772 0000037e 4931              LDR       A2, $C$CON135         ; [DPU_V7M3_PIPE] |2113|  ; [ORIG 16-BIT INS]
   14773 00000380 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |2113|  ; [ORIG 16-BIT INS]
   14774 00000382 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |2113|  ; [ORIG 16-BIT INS]
   14775 00000384 6880              LDR       A1, [A1, #8]          ; [DPU_V7M3_PIPE] |2113|  ; [ORIG 16-BIT INS]
   14776 00000386 2300              MOVS      A4, #0                ; [DPU_V7M3_PIPE] |2113|  ; [ORIG 16-BIT INS]
   14777 00000388 17C1              ASRS      A2, A1, #31           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   14778 0000038a 0C04              LSRS      V1, A1, #16           ; [DPU_V7M3_PIPE] |2113|  ; [ORIG 16-BIT INS]
   14779 0000038c 0409              LSLS      A2, A2, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   14780 0000038e 0400              LSLS      A1, A1, #16           ; [DPU_V7M3_PIPE] |2113|  ; [ORIG 16-BIT INS]
   14781 00000390 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |2113|  ; [ORIG 16-BIT INS]
   14782                    $C$DW$509       .dwtag  DW_TAG_TI_branch
   14783                            .dwattr $C$DW$509, DW_AT_low_pc(0x00)
   14784                            .dwattr $C$DW$509, DW_AT_name("LL$DIV")
   14785                            .dwattr $C$DW$509, DW_AT_TI_call
   14786                    
   14787 00000392 FFFEF7FF!         BL        __aeabi_ldivmod       ; [DPU_V7M3_PIPE] |2113|  ; [KEEP 32-BIT INS]
   14788                            ; CALL OCCURS {__aeabi_ldivmod }  ; [] |2113| 
   14789 00000396 2017F89D          LDRB      A3, [SP, #23]         ; [DPU_V7M3_PIPE] |2113|  ; [KEEP 32-BIT INS]
   14790 0000039a 2300              MOVS      A4, #0                ; [DPU_V7M3_PIPE] |2113|  ; [ORIG 16-BIT INS]
   14791                    ;* --------------------------------------------------------------------------*
   14792                    $C$DW$510       .dwtag  DW_TAG_TI_branch
   14793                            .dwattr $C$DW$510, DW_AT_low_pc(0x00)
   14794                            .dwattr $C$DW$510, DW_AT_name("LL$DIV")
   14795                            .dwattr $C$DW$510, DW_AT_TI_call
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  270

   14796                    
   14797 0000039c FFFEF7FF!         BL        __aeabi_ldivmod       ; [DPU_V7M3_PIPE] |2113|  ; [KEEP 32-BIT INS]
   14798                            ; CALL OCCURS {__aeabi_ldivmod }  ; [] |2113| 
   14799 000003a0 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |2113|  ; [ORIG 16-BIT INS]
   14800 000003a2 6088              STR       A1, [A2, #8]          ; [DPU_V7M3_PIPE] |2113|  ; [ORIG 16-BIT INS]
   14801                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2114,column 5,is_stmt,isa 1
   14802                    ;----------------------------------------------------------------------
   14803                    ; 2114 | accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens /        
   14804                    ; 2115 |     packet_count);                                                     
   14805                    ;----------------------------------------------------------------------
   14806 000003a4 4928              LDR       A2, $C$CON136         ; [DPU_V7M3_PIPE] |2114|  ; [ORIG 16-BIT INS]
   14807 000003a6 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |2114|  ; [ORIG 16-BIT INS]
   14808 000003a8 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |2114|  ; [ORIG 16-BIT INS]
   14809 000003aa 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2114|  ; [ORIG 16-BIT INS]
   14810 000003ac 2300              MOVS      A4, #0                ; [DPU_V7M3_PIPE] |2114|  ; [ORIG 16-BIT INS]
   14811 000003ae 0C04              LSRS      V1, A1, #16           ; [DPU_V7M3_PIPE] |2114|  ; [ORIG 16-BIT INS]
   14812 000003b0 17C1              ASRS      A2, A1, #31           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   14813 000003b2 0409              LSLS      A2, A2, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   14814 000003b4 0400              LSLS      A1, A1, #16           ; [DPU_V7M3_PIPE] |2114|  ; [ORIG 16-BIT INS]
   14815 000003b6 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |2114|  ; [ORIG 16-BIT INS]
   14816                    $C$DW$511       .dwtag  DW_TAG_TI_branch
   14817                            .dwattr $C$DW$511, DW_AT_low_pc(0x00)
   14818                            .dwattr $C$DW$511, DW_AT_name("LL$DIV")
   14819                            .dwattr $C$DW$511, DW_AT_TI_call
   14820                    
   14821 000003b8 FFFEF7FF!         BL        __aeabi_ldivmod       ; [DPU_V7M3_PIPE] |2114|  ; [KEEP 32-BIT INS]
   14822                            ; CALL OCCURS {__aeabi_ldivmod }  ; [] |2114| 
   14823 000003bc 2017F89D          LDRB      A3, [SP, #23]         ; [DPU_V7M3_PIPE] |2114|  ; [KEEP 32-BIT INS]
   14824 000003c0 2300              MOVS      A4, #0                ; [DPU_V7M3_PIPE] |2114|  ; [ORIG 16-BIT INS]
   14825                    $C$DW$512       .dwtag  DW_TAG_TI_branch
   14826                            .dwattr $C$DW$512, DW_AT_low_pc(0x00)
   14827                            .dwattr $C$DW$512, DW_AT_name("LL$DIV")
   14828                            .dwattr $C$DW$512, DW_AT_TI_call
   14829                    
   14830 000003c2 FFFEF7FF!         BL        __aeabi_ldivmod       ; [DPU_V7M3_PIPE] |2114|  ; [KEEP 32-BIT INS]
   14831                            ; CALL OCCURS {__aeabi_ldivmod }  ; [] |2114| 
   14832 000003c6 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2114|  ; [ORIG 16-BIT INS]
   14833 000003c8 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2114|  ; [ORIG 16-BIT INS]
   14834                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2116,column 5,is_stmt,isa 1
   14835                    ;----------------------------------------------------------------------
   14836                    ; 2116 | accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /        
   14837                    ; 2117 |     packet_count);                                                     
   14838                    ;----------------------------------------------------------------------
   14839 000003ca 491F              LDR       A2, $C$CON136         ; [DPU_V7M3_PIPE] |2116|  ; [ORIG 16-BIT INS]
   14840 000003cc 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |2116|  ; [ORIG 16-BIT INS]
   14841 000003ce 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |2116|  ; [ORIG 16-BIT INS]
   14842 000003d0 6840              LDR       A1, [A1, #4]          ; [DPU_V7M3_PIPE] |2116|  ; [ORIG 16-BIT INS]
   14843 000003d2 2300              MOVS      A4, #0                ; [DPU_V7M3_PIPE] |2116|  ; [ORIG 16-BIT INS]
   14844 000003d4 17C1              ASRS      A2, A1, #31           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   14845 000003d6 0C04              LSRS      V1, A1, #16           ; [DPU_V7M3_PIPE] |2116|  ; [ORIG 16-BIT INS]
   14846 000003d8 0409              LSLS      A2, A2, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   14847 000003da 0400              LSLS      A1, A1, #16           ; [DPU_V7M3_PIPE] |2116|  ; [ORIG 16-BIT INS]
   14848 000003dc 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |2116|  ; [ORIG 16-BIT INS]
   14849                    $C$DW$513       .dwtag  DW_TAG_TI_branch
   14850                            .dwattr $C$DW$513, DW_AT_low_pc(0x00)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  271

   14851                            .dwattr $C$DW$513, DW_AT_name("LL$DIV")
   14852                            .dwattr $C$DW$513, DW_AT_TI_call
   14853                    
   14854 000003de FFFEF7FF!         BL        __aeabi_ldivmod       ; [DPU_V7M3_PIPE] |2116|  ; [KEEP 32-BIT INS]
   14855                            ; CALL OCCURS {__aeabi_ldivmod }  ; [] |2116| 
   14856 000003e2 2017F89D          LDRB      A3, [SP, #23]         ; [DPU_V7M3_PIPE] |2116|  ; [KEEP 32-BIT INS]
   14857 000003e6 2300              MOVS      A4, #0                ; [DPU_V7M3_PIPE] |2116|  ; [ORIG 16-BIT INS]
   14858                    $C$DW$514       .dwtag  DW_TAG_TI_branch
   14859                            .dwattr $C$DW$514, DW_AT_low_pc(0x00)
   14860                            .dwattr $C$DW$514, DW_AT_name("LL$DIV")
   14861                            .dwattr $C$DW$514, DW_AT_TI_call
   14862                    
   14863 000003e8 FFFEF7FF!         BL        __aeabi_ldivmod       ; [DPU_V7M3_PIPE] |2116|  ; [KEEP 32-BIT INS]
   14864                            ; CALL OCCURS {__aeabi_ldivmod }  ; [] |2116| 
   14865 000003ec 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2116|  ; [ORIG 16-BIT INS]
   14866 000003ee 6048              STR       A1, [A2, #4]          ; [DPU_V7M3_PIPE] |2116|  ; [ORIG 16-BIT INS]
   14867                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2118,column 5,is_stmt,isa 1
   14868                    ;----------------------------------------------------------------------
   14869                    ; 2118 | accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens /        
   14870                    ; 2119 |     packet_count);                                                     
   14871                    ;----------------------------------------------------------------------
   14872 000003f0 4915              LDR       A2, $C$CON136         ; [DPU_V7M3_PIPE] |2118|  ; [ORIG 16-BIT INS]
   14873 000003f2 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |2118|  ; [ORIG 16-BIT INS]
   14874 000003f4 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |2118|  ; [ORIG 16-BIT INS]
   14875 000003f6 6880              LDR       A1, [A1, #8]          ; [DPU_V7M3_PIPE] |2118|  ; [ORIG 16-BIT INS]
   14876 000003f8 2300              MOVS      A4, #0                ; [DPU_V7M3_PIPE] |2118|  ; [ORIG 16-BIT INS]
   14877 000003fa 17C1              ASRS      A2, A1, #31           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   14878 000003fc 0C04              LSRS      V1, A1, #16           ; [DPU_V7M3_PIPE] |2118|  ; [ORIG 16-BIT INS]
   14879 000003fe 0409              LSLS      A2, A2, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   14880 00000400 0400              LSLS      A1, A1, #16           ; [DPU_V7M3_PIPE] |2118|  ; [ORIG 16-BIT INS]
   14881 00000402 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |2118|  ; [ORIG 16-BIT INS]
   14882                    $C$DW$515       .dwtag  DW_TAG_TI_branch
   14883                            .dwattr $C$DW$515, DW_AT_low_pc(0x00)
   14884                            .dwattr $C$DW$515, DW_AT_name("LL$DIV")
   14885                            .dwattr $C$DW$515, DW_AT_TI_call
   14886                    
   14887 00000404 FFFEF7FF!         BL        __aeabi_ldivmod       ; [DPU_V7M3_PIPE] |2118|  ; [KEEP 32-BIT INS]
   14888                            ; CALL OCCURS {__aeabi_ldivmod }  ; [] |2118| 
   14889 00000408 2017F89D          LDRB      A3, [SP, #23]         ; [DPU_V7M3_PIPE] |2118|  ; [KEEP 32-BIT INS]
   14890 0000040c 2300              MOVS      A4, #0                ; [DPU_V7M3_PIPE] |2118|  ; [ORIG 16-BIT INS]
   14891                    $C$DW$516       .dwtag  DW_TAG_TI_branch
   14892                            .dwattr $C$DW$516, DW_AT_low_pc(0x00)
   14893                            .dwattr $C$DW$516, DW_AT_name("LL$DIV")
   14894                            .dwattr $C$DW$516, DW_AT_TI_call
   14895                    
   14896 0000040e FFFEF7FF!         BL        __aeabi_ldivmod       ; [DPU_V7M3_PIPE] |2118|  ; [KEEP 32-BIT INS]
   14897                            ; CALL OCCURS {__aeabi_ldivmod }  ; [] |2118| 
   14898 00000412 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2118|  ; [ORIG 16-BIT INS]
   14899 00000414 6088              STR       A1, [A2, #8]          ; [DPU_V7M3_PIPE] |2118|  ; [ORIG 16-BIT INS]
   14900                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2121,column 5,is_stmt,isa 1
   14901                    ;----------------------------------------------------------------------
   14902                    ; 2121 | if (accel[2] > 0L)                                                     
   14903                    ;----------------------------------------------------------------------
   14904 00000416 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |2121|  ; [ORIG 16-BIT INS]
   14905 00000418 6880              LDR       A1, [A1, #8]          ; [DPU_V7M3_PIPE] |2121|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  272

   14906 0000041a 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2121|  ; [ORIG 16-BIT INS]
   14907 0000041c DD05              BLE       ||$C$L358||           ; [DPU_V7M3_PIPE] |2121|  ; [ORIG 16-BIT INS]
   14908                            ; BRANCHCC OCCURS {||$C$L358||}  ; [] |2121| 
   14909                    ;* --------------------------------------------------------------------------*
   14910                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2122,column 9,is_stmt,isa 1
   14911                    ;----------------------------------------------------------------------
   14912                    ; 2122 | accel[2] -= 65536L;                                                    
   14913                    ; 2123 | else                                                                   
   14914                    ;----------------------------------------------------------------------
   14915 0000041e 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2122|  ; [ORIG 16-BIT INS]
   14916 00000420 6888              LDR       A1, [A2, #8]          ; [DPU_V7M3_PIPE] |2122|  ; [ORIG 16-BIT INS]
   14917 00000422 3080F5A0          SUB       A1, A1, #65536        ; [DPU_V7M3_PIPE] |2122|  ; [KEEP 32-BIT INS]
   14918 00000426 6088              STR       A1, [A2, #8]          ; [DPU_V7M3_PIPE] |2122|  ; [ORIG 16-BIT INS]
   14919 00000428 E004              B         ||$C$L359||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   14920                            ; BRANCH OCCURS {||$C$L359||}    ; [] 
   14921                    ;* --------------------------------------------------------------------------*
   14922 0000042a           ||$C$L358||:    
   14923                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2124,column 9,is_stmt,isa 1
   14924                    ;----------------------------------------------------------------------
   14925                    ; 2124 | accel[2] += 65536L;                                                    
   14926                    ; 2125 | #endif                                                                 
   14927                    ;----------------------------------------------------------------------
   14928 0000042a 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2124|  ; [ORIG 16-BIT INS]
   14929 0000042c 6888              LDR       A1, [A2, #8]          ; [DPU_V7M3_PIPE] |2124|  ; [ORIG 16-BIT INS]
   14930 0000042e 3080F500          ADD       A1, A1, #65536        ; [DPU_V7M3_PIPE] |2124|  ; [KEEP 32-BIT INS]
   14931 00000432 6088              STR       A1, [A2, #8]          ; [DPU_V7M3_PIPE] |2124|  ; [ORIG 16-BIT INS]
   14932                    ;* --------------------------------------------------------------------------*
   14933 00000434           ||$C$L359||:    
   14934                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2127,column 5,is_stmt,isa 1
   14935                    ;----------------------------------------------------------------------
   14936                    ; 2127 | return 0;                                                              
   14937                    ;----------------------------------------------------------------------
   14938 00000434 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2127|  ; [ORIG 16-BIT INS]
   14939                    ;* --------------------------------------------------------------------------*
   14940 00000436           ||$C$L360||:    
   14941                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2128,column 1,is_stmt,isa 1
   14942 00000436 B00C              ADD       SP, SP, #48           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   14943                            .dwcfi  cfa_offset, 8
   14944                    $C$DW$517       .dwtag  DW_TAG_TI_branch
   14945                            .dwattr $C$DW$517, DW_AT_low_pc(0x00)
   14946                            .dwattr $C$DW$517, DW_AT_TI_return
   14947                    
   14948 00000438 BD10              POP       {V1, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   14949                            .dwcfi  cfa_offset, 0
   14950                            .dwcfi  restore_reg, 4
   14951                            ; BRANCH OCCURS                  ; [] 
   14952                            .dwattr $C$DW$471, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   14953                            .dwattr $C$DW$471, DW_AT_TI_end_line(0x850)
   14954                            .dwattr $C$DW$471, DW_AT_TI_end_column(0x01)
   14955                            .dwendentry
   14956                            .dwendtag $C$DW$471
   14957                    
   14958 00000000                   .sect   ".text:accel_6500_self_test"
   14959                            .clink
   14960                            .thumbfunc accel_6500_self_test
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  273

   14961 00000000                   .thumb
   14962                    
   14963                    $C$DW$518       .dwtag  DW_TAG_subprogram
   14964                            .dwattr $C$DW$518, DW_AT_name("accel_6500_self_test")
   14965                            .dwattr $C$DW$518, DW_AT_low_pc(accel_6500_self_test)
   14966                            .dwattr $C$DW$518, DW_AT_high_pc(0x00)
   14967                            .dwattr $C$DW$518, DW_AT_TI_symbol_name("accel_6500_self_test")
   14968                            .dwattr $C$DW$518, DW_AT_type(*$C$DW$T$10)
   14969                            .dwattr $C$DW$518, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   14970                            .dwattr $C$DW$518, DW_AT_TI_begin_line(0x877)
   14971                            .dwattr $C$DW$518, DW_AT_TI_begin_column(0x0c)
   14972                            .dwattr $C$DW$518, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   14973                            .dwattr $C$DW$518, DW_AT_decl_line(0x877)
   14974                            .dwattr $C$DW$518, DW_AT_decl_column(0x0c)
   14975                            .dwattr $C$DW$518, DW_AT_TI_max_frame_size(0x58)
   14976                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2168,column 1,is_stmt,address accel_6500_self_test,is
   14977                    
   14978                            .dwfde $C$DW$CIE, accel_6500_self_test
   14979                    $C$DW$519       .dwtag  DW_TAG_formal_parameter
   14980                            .dwattr $C$DW$519, DW_AT_name("bias_regular")
   14981                            .dwattr $C$DW$519, DW_AT_TI_symbol_name("bias_regular")
   14982                            .dwattr $C$DW$519, DW_AT_type(*$C$DW$T$237)
   14983                            .dwattr $C$DW$519, DW_AT_location[DW_OP_reg0]
   14984                    
   14985                    $C$DW$520       .dwtag  DW_TAG_formal_parameter
   14986                            .dwattr $C$DW$520, DW_AT_name("bias_st")
   14987                            .dwattr $C$DW$520, DW_AT_TI_symbol_name("bias_st")
   14988                            .dwattr $C$DW$520, DW_AT_type(*$C$DW$T$237)
   14989                            .dwattr $C$DW$520, DW_AT_location[DW_OP_reg1]
   14990                    
   14991                    $C$DW$521       .dwtag  DW_TAG_formal_parameter
   14992                            .dwattr $C$DW$521, DW_AT_name("debug")
   14993                            .dwattr $C$DW$521, DW_AT_TI_symbol_name("debug")
   14994                            .dwattr $C$DW$521, DW_AT_type(*$C$DW$T$10)
   14995                            .dwattr $C$DW$521, DW_AT_location[DW_OP_reg2]
   14996                    
   14997                    ;----------------------------------------------------------------------
   14998                    ; 2167 | static int accel_6500_self_test(long *bias_regular, long *bias_st, int
   14999                    ;     | debug)                                                                 
   15000                    ;----------------------------------------------------------------------
   15001                    
   15002                    ;*****************************************************************************
   15003                    ;* FUNCTION NAME: accel_6500_self_test                                       *
   15004                    ;*                                                                           *
   15005                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V2,V9,SP,LR,SR                       *
   15006                    ;*   Regs Used         : A1,A2,A3,A4,V1,V2,V9,SP,LR,SR                       *
   15007                    ;*   Local Frame Size  : 0 Args + 76 Auto + 12 Save = 88 byte                *
   15008                    ;*****************************************************************************
   15009 00000000           accel_6500_self_test:
   15010                    ;* --------------------------------------------------------------------------*
   15011                            .dwcfi  cfa_offset, 0
   15012 00000000 B530              PUSH      {V1, V2, LR}          ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   15013                            .dwcfi  cfa_offset, 12
   15014                            .dwcfi  save_reg_to_mem, 14, -4
   15015                            .dwcfi  save_reg_to_mem, 5, -8
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  274

   15016                            .dwcfi  save_reg_to_mem, 4, -12
   15017 00000002 0D4CF1AD          SUB       SP, SP, #76           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
   15018                            .dwcfi  cfa_offset, 88
   15019                    $C$DW$522       .dwtag  DW_TAG_variable
   15020                            .dwattr $C$DW$522, DW_AT_name("st_shift_cust")
   15021                            .dwattr $C$DW$522, DW_AT_TI_symbol_name("st_shift_cust")
   15022                            .dwattr $C$DW$522, DW_AT_type(*$C$DW$T$368)
   15023                            .dwattr $C$DW$522, DW_AT_location[DW_OP_breg13 0]
   15024                    
   15025                    $C$DW$523       .dwtag  DW_TAG_variable
   15026                            .dwattr $C$DW$523, DW_AT_name("st_shift_ratio")
   15027                            .dwattr $C$DW$523, DW_AT_TI_symbol_name("st_shift_ratio")
   15028                            .dwattr $C$DW$523, DW_AT_type(*$C$DW$T$368)
   15029                            .dwattr $C$DW$523, DW_AT_location[DW_OP_breg13 12]
   15030                    
   15031                    $C$DW$524       .dwtag  DW_TAG_variable
   15032                            .dwattr $C$DW$524, DW_AT_name("ct_shift_prod")
   15033                            .dwattr $C$DW$524, DW_AT_TI_symbol_name("ct_shift_prod")
   15034                            .dwattr $C$DW$524, DW_AT_type(*$C$DW$T$368)
   15035                            .dwattr $C$DW$524, DW_AT_location[DW_OP_breg13 24]
   15036                    
   15037                    $C$DW$525       .dwtag  DW_TAG_variable
   15038                            .dwattr $C$DW$525, DW_AT_name("bias_regular")
   15039                            .dwattr $C$DW$525, DW_AT_TI_symbol_name("bias_regular")
   15040                            .dwattr $C$DW$525, DW_AT_type(*$C$DW$T$237)
   15041                            .dwattr $C$DW$525, DW_AT_location[DW_OP_breg13 36]
   15042                    
   15043                    $C$DW$526       .dwtag  DW_TAG_variable
   15044                            .dwattr $C$DW$526, DW_AT_name("bias_st")
   15045                            .dwattr $C$DW$526, DW_AT_TI_symbol_name("bias_st")
   15046                            .dwattr $C$DW$526, DW_AT_type(*$C$DW$T$237)
   15047                            .dwattr $C$DW$526, DW_AT_location[DW_OP_breg13 40]
   15048                    
   15049                    $C$DW$527       .dwtag  DW_TAG_variable
   15050                            .dwattr $C$DW$527, DW_AT_name("debug")
   15051                            .dwattr $C$DW$527, DW_AT_TI_symbol_name("debug")
   15052                            .dwattr $C$DW$527, DW_AT_type(*$C$DW$T$10)
   15053                            .dwattr $C$DW$527, DW_AT_location[DW_OP_breg13 44]
   15054                    
   15055                    $C$DW$528       .dwtag  DW_TAG_variable
   15056                            .dwattr $C$DW$528, DW_AT_name("i")
   15057                            .dwattr $C$DW$528, DW_AT_TI_symbol_name("i")
   15058                            .dwattr $C$DW$528, DW_AT_type(*$C$DW$T$10)
   15059                            .dwattr $C$DW$528, DW_AT_location[DW_OP_breg13 48]
   15060                    
   15061                    $C$DW$529       .dwtag  DW_TAG_variable
   15062                            .dwattr $C$DW$529, DW_AT_name("result")
   15063                            .dwattr $C$DW$529, DW_AT_TI_symbol_name("result")
   15064                            .dwattr $C$DW$529, DW_AT_type(*$C$DW$T$10)
   15065                            .dwattr $C$DW$529, DW_AT_location[DW_OP_breg13 52]
   15066                    
   15067                    $C$DW$530       .dwtag  DW_TAG_variable
   15068                            .dwattr $C$DW$530, DW_AT_name("otp_value_zero")
   15069                            .dwattr $C$DW$530, DW_AT_TI_symbol_name("otp_value_zero")
   15070                            .dwattr $C$DW$530, DW_AT_type(*$C$DW$T$10)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  275

   15071                            .dwattr $C$DW$530, DW_AT_location[DW_OP_breg13 56]
   15072                    
   15073                    $C$DW$531       .dwtag  DW_TAG_variable
   15074                            .dwattr $C$DW$531, DW_AT_name("accel_st_al_min")
   15075                            .dwattr $C$DW$531, DW_AT_TI_symbol_name("accel_st_al_min")
   15076                            .dwattr $C$DW$531, DW_AT_type(*$C$DW$T$16)
   15077                            .dwattr $C$DW$531, DW_AT_location[DW_OP_breg13 60]
   15078                    
   15079                    $C$DW$532       .dwtag  DW_TAG_variable
   15080                            .dwattr $C$DW$532, DW_AT_name("accel_st_al_max")
   15081                            .dwattr $C$DW$532, DW_AT_TI_symbol_name("accel_st_al_max")
   15082                            .dwattr $C$DW$532, DW_AT_type(*$C$DW$T$16)
   15083                            .dwattr $C$DW$532, DW_AT_location[DW_OP_breg13 64]
   15084                    
   15085                    $C$DW$533       .dwtag  DW_TAG_variable
   15086                            .dwattr $C$DW$533, DW_AT_name("accel_offset_max")
   15087                            .dwattr $C$DW$533, DW_AT_TI_symbol_name("accel_offset_max")
   15088                            .dwattr $C$DW$533, DW_AT_type(*$C$DW$T$16)
   15089                            .dwattr $C$DW$533, DW_AT_location[DW_OP_breg13 68]
   15090                    
   15091                    $C$DW$534       .dwtag  DW_TAG_variable
   15092                            .dwattr $C$DW$534, DW_AT_name("regs")
   15093                            .dwattr $C$DW$534, DW_AT_TI_symbol_name("regs")
   15094                            .dwattr $C$DW$534, DW_AT_type(*$C$DW$T$184)
   15095                            .dwattr $C$DW$534, DW_AT_location[DW_OP_breg13 72]
   15096                    
   15097 00000006 920B              STR       A3, [SP, #44]         ; [DPU_V7M3_PIPE] |2168|  ; [ORIG 16-BIT INS]
   15098 00000008 910A              STR       A2, [SP, #40]         ; [DPU_V7M3_PIPE] |2168|  ; [ORIG 16-BIT INS]
   15099 0000000a 9009              STR       A1, [SP, #36]         ; [DPU_V7M3_PIPE] |2168|  ; [ORIG 16-BIT INS]
   15100                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2169,column 19,is_stmt,isa 1
   15101                    ;----------------------------------------------------------------------
   15102                    ; 2169 | int i, result = 0, otp_value_zero = 0;                                 
   15103                    ;----------------------------------------------------------------------
   15104 0000000c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2169|  ; [ORIG 16-BIT INS]
   15105 0000000e 900D              STR       A1, [SP, #52]         ; [DPU_V7M3_PIPE] |2169|  ; [ORIG 16-BIT INS]
   15106                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2169,column 39,is_stmt,isa 1
   15107                    ;----------------------------------------------------------------------
   15108                    ; 2170 | float accel_st_al_min, accel_st_al_max;                                
   15109                    ; 2171 | float st_shift_cust[3], st_shift_ratio[3], ct_shift_prod[3], accel_offs
   15110                    ;     | et_max;                                                                
   15111                    ; 2172 | unsigned char regs[3];                                                 
   15112                    ;----------------------------------------------------------------------
   15113 00000010 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2169|  ; [ORIG 16-BIT INS]
   15114 00000012 900E              STR       A1, [SP, #56]         ; [DPU_V7M3_PIPE] |2169|  ; [ORIG 16-BIT INS]
   15115                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2173,column 5,is_stmt,isa 1
   15116                    ;----------------------------------------------------------------------
   15117                    ; 2173 | if (i2c_read(st.hw->addr, REG_6500_XA_ST_DATA, 3, regs)) {             
   15118                    ;----------------------------------------------------------------------
   15119 00000014 2103              MOVS      A2, #3                ; [DPU_V7M3_PIPE] |2173|  ; [ORIG 16-BIT INS]
   15120 00000016 200D              MOVS      A1, #13               ; [DPU_V7M3_PIPE] |2173|  ; [ORIG 16-BIT INS]
   15121 00000018 AA12              ADD       A3, SP, #72           ; [DPU_V7M3_PIPE] |2173|  ; [ORIG 16-BIT INS]
   15122                    $C$DW$535       .dwtag  DW_TAG_TI_branch
   15123                            .dwattr $C$DW$535, DW_AT_low_pc(0x00)
   15124                            .dwattr $C$DW$535, DW_AT_name("RD_MPU")
   15125                            .dwattr $C$DW$535, DW_AT_TI_call
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  276

   15126                    
   15127 0000001a FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |2173|  ; [KEEP 32-BIT INS]
   15128                            ; CALL OCCURS {RD_MPU }          ; [] |2173| 
   15129 0000001e B120              CBZ       A1, ||$C$L362||       ; []  ; [ORIG 16-BIT INS]
   15130                            ; BRANCHCC OCCURS {||$C$L362||}  ; [] |2173| 
   15131                    ;* --------------------------------------------------------------------------*
   15132                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2174,column 6,is_stmt,isa 1
   15133                    ;----------------------------------------------------------------------
   15134                    ; 2174 | if(debug)                                                              
   15135                    ;----------------------------------------------------------------------
   15136 00000020 980B              LDR       A1, [SP, #44]         ; [DPU_V7M3_PIPE] |2174|  ; [ORIG 16-BIT INS]
   15137 00000022 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2174|  ; [ORIG 16-BIT INS]
   15138 00000024 D0FF              BEQ       ||$C$L361||           ; [DPU_V7M3_PIPE] |2174|  ; [ORIG 16-BIT INS]
   15139                            ; BRANCHCC OCCURS {||$C$L361||}  ; [] |2174| 
   15140                    ;* --------------------------------------------------------------------------*
   15141                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2175,column 7,is_stmt,isa 1
   15142                    ;----------------------------------------------------------------------
   15143                    ; 2175 | log_i("Reading OTP Register Error.\n");                                
   15144                    ;----------------------------------------------------------------------
   15145                    ;* --------------------------------------------------------------------------*
   15146 00000026           ||$C$L361||:    
   15147                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2176,column 6,is_stmt,isa 1
   15148                    ;----------------------------------------------------------------------
   15149                    ; 2176 | return 0x07;                                                           
   15150                    ;----------------------------------------------------------------------
   15151 00000026 2007              MOVS      A1, #7                ; [DPU_V7M3_PIPE] |2176|  ; [ORIG 16-BIT INS]
   15152 00000028 E106              B         ||$C$L387||           ; [DPU_V7M3_PIPE] |2176|  ; [ORIG 16-BIT INS]
   15153                            ; BRANCH OCCURS {||$C$L387||}    ; [] |2176| 
   15154                    ;* --------------------------------------------------------------------------*
   15155 0000002a           ||$C$L362||:    
   15156                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2178,column 5,is_stmt,isa 1
   15157                    ;----------------------------------------------------------------------
   15158                    ; 2178 | if(debug)                                                              
   15159                    ;----------------------------------------------------------------------
   15160 0000002a 980B              LDR       A1, [SP, #44]         ; [DPU_V7M3_PIPE] |2178|  ; [ORIG 16-BIT INS]
   15161 0000002c 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2178|  ; [ORIG 16-BIT INS]
   15162 0000002e D0FF              BEQ       ||$C$L363||           ; [DPU_V7M3_PIPE] |2178|  ; [ORIG 16-BIT INS]
   15163                            ; BRANCHCC OCCURS {||$C$L363||}  ; [] |2178| 
   15164                    ;* --------------------------------------------------------------------------*
   15165                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2179,column 6,is_stmt,isa 1
   15166                    ;----------------------------------------------------------------------
   15167                    ; 2179 | log_i("Accel OTP:%d, %d, %d\n", regs[0], regs[1], regs[2]);            
   15168                    ;----------------------------------------------------------------------
   15169                    ;* --------------------------------------------------------------------------*
   15170 00000030           ||$C$L363||:    
   15171                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2180,column 7,is_stmt,isa 1
   15172                    ;----------------------------------------------------------------------
   15173                    ; 2180 | for (i = 0; i < 3; i++) {                                              
   15174                    ;----------------------------------------------------------------------
   15175 00000030 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2180|  ; [ORIG 16-BIT INS]
   15176 00000032 900C              STR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2180|  ; [ORIG 16-BIT INS]
   15177                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2180,column 14,is_stmt,isa 1
   15178 00000034 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2180|  ; [ORIG 16-BIT INS]
   15179 00000036 2803              CMP       A1, #3                ; [DPU_V7M3_PIPE] |2180|  ; [ORIG 16-BIT INS]
   15180 00000038 DA34              BGE       ||$C$L367||           ; [DPU_V7M3_PIPE] |2180|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  277

   15181                            ; BRANCHCC OCCURS {||$C$L367||}  ; [] |2180| 
   15182                    ;* --------------------------------------------------------------------------*
   15183                    ;*   BEGIN LOOP ||$C$L364||
   15184                    ;*
   15185                    ;*   Loop source line                : 2180
   15186                    ;*   Loop closing brace source line  : 2190
   15187                    ;*   Known Minimum Trip Count        : 1
   15188                    ;*   Known Maximum Trip Count        : 4294967295
   15189                    ;*   Known Max Trip Count Factor     : 1
   15190                    ;* --------------------------------------------------------------------------*
   15191 0000003a           ||$C$L364||:    
   15192                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2181,column 3,is_stmt,isa 1
   15193                    ;----------------------------------------------------------------------
   15194                    ; 2181 | if (regs[i] != 0) {                                                    
   15195                    ;----------------------------------------------------------------------
   15196 0000003a 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2181|  ; [ORIG 16-BIT INS]
   15197 0000003c 4468              ADD       A1, SP, A1            ; [DPU_V7M3_PIPE] |2181|  ; [ORIG 16-BIT INS]
   15198 0000003e 0048F890          LDRB      A1, [A1, #72]         ; [DPU_V7M3_PIPE] |2181|  ; [KEEP 32-BIT INS]
   15199 00000042 B310              CBZ       A1, ||$C$L365||       ; []  ; [ORIG 16-BIT INS]
   15200                            ; BRANCHCC OCCURS {||$C$L365||}  ; [] |2181| 
   15201                    ;* --------------------------------------------------------------------------*
   15202                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2182,column 4,is_stmt,isa 1
   15203                    ;----------------------------------------------------------------------
   15204                    ; 2182 | ct_shift_prod[i] = mpu_6500_st_tb[regs[i] - 1];                        
   15205                    ;----------------------------------------------------------------------
   15206 00000044 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2182|  ; [ORIG 16-BIT INS]
   15207 00000046 4980              LDR       A2, $C$CON137         ; [DPU_V7M3_PIPE] |2182|  ; [ORIG 16-BIT INS]
   15208 00000048 4468              ADD       A1, SP, A1            ; [DPU_V7M3_PIPE] |2182|  ; [ORIG 16-BIT INS]
   15209 0000004a 0048F890          LDRB      A1, [A1, #72]         ; [DPU_V7M3_PIPE] |2182|  ; [KEEP 32-BIT INS]
   15210 0000004e 0040              LSLS      A1, A1, #1            ; [DPU_V7M3_PIPE] |2182|  ; [ORIG 16-BIT INS]
   15211 00000050 1E80              SUBS      A1, A1, #2            ; [DPU_V7M3_PIPE] |2182|  ; [ORIG 16-BIT INS]
   15212 00000052 5A08              LDRH      A1, [A2, +A1]         ; [DPU_V7M3_PIPE] |2182|  ; [ORIG 16-BIT INS]
   15213                    $C$DW$536       .dwtag  DW_TAG_TI_branch
   15214                            .dwattr $C$DW$536, DW_AT_low_pc(0x00)
   15215                            .dwattr $C$DW$536, DW_AT_name("__aeabi_ui2f")
   15216                            .dwattr $C$DW$536, DW_AT_TI_call
   15217                    
   15218 00000054 FFFEF7FF!         BL        __aeabi_ui2f          ; [DPU_V7M3_PIPE] |2182|  ; [KEEP 32-BIT INS]
   15219                            ; CALL OCCURS {__aeabi_ui2f }    ; [] |2182| 
   15220 00000058 990C              LDR       A2, [SP, #48]         ; [DPU_V7M3_PIPE] |2182|  ; [ORIG 16-BIT INS]
   15221 0000005a 0181EB0D          ADD       A2, SP, A2, LSL #2    ; [DPU_V7M3_PIPE] |2182|  ; [KEEP 32-BIT INS]
   15222 0000005e 6188              STR       A1, [A2, #24]         ; [DPU_V7M3_PIPE] |2182|  ; [ORIG 16-BIT INS]
   15223                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2183,column 4,is_stmt,isa 1
   15224                    ;----------------------------------------------------------------------
   15225                    ; 2183 | ct_shift_prod[i] *= 65536.f;                                           
   15226                    ;----------------------------------------------------------------------
   15227 00000060 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2183|  ; [ORIG 16-BIT INS]
   15228 00000062 4976              LDR       A2, $C$FL11           ; [DPU_V7M3_PIPE] |2183|  ; [ORIG 16-BIT INS]
   15229 00000064 AD06              ADD       V2, SP, #24           ; [DPU_V7M3_PIPE] |2183|  ; [ORIG 16-BIT INS]
   15230 00000066 0084              LSLS      V1, A1, #2            ; [DPU_V7M3_PIPE] |2183|  ; [ORIG 16-BIT INS]
   15231 00000068 5960              LDR       A1, [V1, +V2]         ; [DPU_V7M3_PIPE] |2183|  ; [ORIG 16-BIT INS]
   15232                    $C$DW$537       .dwtag  DW_TAG_TI_branch
   15233                            .dwattr $C$DW$537, DW_AT_low_pc(0x00)
   15234                            .dwattr $C$DW$537, DW_AT_name("__aeabi_fmul")
   15235                            .dwattr $C$DW$537, DW_AT_TI_call
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  278

   15236                    
   15237 0000006a FFFEF7FF!         BL        __aeabi_fmul          ; [DPU_V7M3_PIPE] |2183|  ; [KEEP 32-BIT INS]
   15238                            ; CALL OCCURS {__aeabi_fmul }    ; [] |2183| 
   15239 0000006e 5160              STR       A1, [V1, +V2]         ; [DPU_V7M3_PIPE] |2183|  ; [ORIG 16-BIT INS]
   15240                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2184,column 4,is_stmt,isa 1
   15241                    ;----------------------------------------------------------------------
   15242                    ; 2184 | ct_shift_prod[i] /= test.accel_sens;                                   
   15243                    ; 2186 | else {                                                                 
   15244                    ;----------------------------------------------------------------------
   15245 00000070 4876              LDR       A1, $C$CON138         ; [DPU_V7M3_PIPE] |2184|  ; [ORIG 16-BIT INS]
   15246 00000072 9C0C              LDR       V1, [SP, #48]         ; [DPU_V7M3_PIPE] |2184|  ; [ORIG 16-BIT INS]
   15247 00000074 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2184|  ; [ORIG 16-BIT INS]
   15248                    $C$DW$538       .dwtag  DW_TAG_TI_branch
   15249                            .dwattr $C$DW$538, DW_AT_low_pc(0x00)
   15250                            .dwattr $C$DW$538, DW_AT_name("__aeabi_ui2f")
   15251                            .dwattr $C$DW$538, DW_AT_TI_call
   15252                    
   15253 00000076 FFFEF7FF!         BL        __aeabi_ui2f          ; [DPU_V7M3_PIPE] |2184|  ; [KEEP 32-BIT INS]
   15254                            ; CALL OCCURS {__aeabi_ui2f }    ; [] |2184| 
   15255 0000007a AD06              ADD       V2, SP, #24           ; [DPU_V7M3_PIPE] |2184|  ; [ORIG 16-BIT INS]
   15256 0000007c 00A4              LSLS      V1, V1, #2            ; [DPU_V7M3_PIPE] |2184|  ; [ORIG 16-BIT INS]
   15257 0000007e 4601              MOV       A2, A1                ; [DPU_V7M3_PIPE] |2184|  ; [ORIG 16-BIT INS]
   15258 00000080 5960              LDR       A1, [V1, +V2]         ; [DPU_V7M3_PIPE] |2184|  ; [ORIG 16-BIT INS]
   15259                    $C$DW$539       .dwtag  DW_TAG_TI_branch
   15260                            .dwattr $C$DW$539, DW_AT_low_pc(0x00)
   15261                            .dwattr $C$DW$539, DW_AT_name("__aeabi_fdiv")
   15262                            .dwattr $C$DW$539, DW_AT_TI_call
   15263                    
   15264 00000082 FFFEF7FF!         BL        __aeabi_fdiv          ; [DPU_V7M3_PIPE] |2184|  ; [KEEP 32-BIT INS]
   15265                            ; CALL OCCURS {__aeabi_fdiv }    ; [] |2184| 
   15266 00000086 5160              STR       A1, [V1, +V2]         ; [DPU_V7M3_PIPE] |2184|  ; [ORIG 16-BIT INS]
   15267 00000088 E006              B         ||$C$L366||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   15268                            ; BRANCH OCCURS {||$C$L366||}    ; [] 
   15269                    ;* --------------------------------------------------------------------------*
   15270 0000008a           ||$C$L365||:    
   15271                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2187,column 4,is_stmt,isa 1
   15272                    ;----------------------------------------------------------------------
   15273                    ; 2187 | ct_shift_prod[i] = 0;                                                  
   15274                    ;----------------------------------------------------------------------
   15275 0000008a 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2187|  ; [ORIG 16-BIT INS]
   15276 0000008c 496C              LDR       A2, $C$FL12           ; [DPU_V7M3_PIPE] |2187|  ; [ORIG 16-BIT INS]
   15277 0000008e 0080EB0D          ADD       A1, SP, A1, LSL #2    ; [DPU_V7M3_PIPE] |2187|  ; [KEEP 32-BIT INS]
   15278 00000092 6181              STR       A2, [A1, #24]         ; [DPU_V7M3_PIPE] |2187|  ; [ORIG 16-BIT INS]
   15279                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2188,column 4,is_stmt,isa 1
   15280                    ;----------------------------------------------------------------------
   15281                    ; 2188 | otp_value_zero = 1;                                                    
   15282                    ;----------------------------------------------------------------------
   15283 00000094 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |2188|  ; [ORIG 16-BIT INS]
   15284 00000096 900E              STR       A1, [SP, #56]         ; [DPU_V7M3_PIPE] |2188|  ; [ORIG 16-BIT INS]
   15285                    ;* --------------------------------------------------------------------------*
   15286 00000098           ||$C$L366||:    
   15287                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2180,column 21,is_stmt,isa 1
   15288 00000098 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2180|  ; [ORIG 16-BIT INS]
   15289 0000009a 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |2180|  ; [ORIG 16-BIT INS]
   15290 0000009c 900C              STR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2180|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  279

   15291                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2180,column 14,is_stmt,isa 1
   15292 0000009e 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2180|  ; [ORIG 16-BIT INS]
   15293 000000a0 2803              CMP       A1, #3                ; [DPU_V7M3_PIPE] |2180|  ; [ORIG 16-BIT INS]
   15294 000000a2 DBCA              BLT       ||$C$L364||           ; [DPU_V7M3_PIPE] |2180|  ; [ORIG 16-BIT INS]
   15295                            ; BRANCHCC OCCURS {||$C$L364||}  ; [] |2180| 
   15296                    ;* --------------------------------------------------------------------------*
   15297 000000a4           ||$C$L367||:    
   15298                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2191,column 2,is_stmt,isa 1
   15299                    ;----------------------------------------------------------------------
   15300                    ; 2191 | if(otp_value_zero == 0) {                                              
   15301                    ;----------------------------------------------------------------------
   15302 000000a4 980E              LDR       A1, [SP, #56]         ; [DPU_V7M3_PIPE] |2191|  ; [ORIG 16-BIT INS]
   15303 000000a6 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2191|  ; [ORIG 16-BIT INS]
   15304 000000a8 D150              BNE       ||$C$L374||           ; [DPU_V7M3_PIPE] |2191|  ; [ORIG 16-BIT INS]
   15305                            ; BRANCHCC OCCURS {||$C$L374||}  ; [] |2191| 
   15306                    ;* --------------------------------------------------------------------------*
   15307                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2192,column 3,is_stmt,isa 1
   15308                    ;----------------------------------------------------------------------
   15309                    ; 2192 | if(debug)                                                              
   15310                    ;----------------------------------------------------------------------
   15311 000000aa 980B              LDR       A1, [SP, #44]         ; [DPU_V7M3_PIPE] |2192|  ; [ORIG 16-BIT INS]
   15312 000000ac 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2192|  ; [ORIG 16-BIT INS]
   15313 000000ae D0FF              BEQ       ||$C$L368||           ; [DPU_V7M3_PIPE] |2192|  ; [ORIG 16-BIT INS]
   15314                            ; BRANCHCC OCCURS {||$C$L368||}  ; [] |2192| 
   15315                    ;* --------------------------------------------------------------------------*
   15316                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2193,column 4,is_stmt,isa 1
   15317                    ;----------------------------------------------------------------------
   15318                    ; 2193 | log_i("ACCEL:CRITERIA A\n");                                           
   15319                    ;----------------------------------------------------------------------
   15320                    ;* --------------------------------------------------------------------------*
   15321 000000b0           ||$C$L368||:    
   15322                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2194,column 8,is_stmt,isa 1
   15323                    ;----------------------------------------------------------------------
   15324                    ; 2194 | for (i = 0; i < 3; i++) {                                              
   15325                    ;----------------------------------------------------------------------
   15326 000000b0 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2194|  ; [ORIG 16-BIT INS]
   15327 000000b2 900C              STR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2194|  ; [ORIG 16-BIT INS]
   15328                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2194,column 15,is_stmt,isa 1
   15329 000000b4 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2194|  ; [ORIG 16-BIT INS]
   15330 000000b6 2803              CMP       A1, #3                ; [DPU_V7M3_PIPE] |2194|  ; [ORIG 16-BIT INS]
   15331 000000b8 AFFEF6BF!         BGE       ||$C$L381||           ; [DPU_V7M3_PIPE] |2194|  ; [KEEP 32-BIT INS]
   15332                            ; BRANCHCC OCCURS {||$C$L381||}  ; [] |2194| 
   15333                    ;* --------------------------------------------------------------------------*
   15334                    ;*   BEGIN LOOP ||$C$L369||
   15335                    ;*
   15336                    ;*   Loop source line                : 2194
   15337                    ;*   Loop closing brace source line  : 2214
   15338                    ;*   Known Minimum Trip Count        : 1
   15339                    ;*   Known Maximum Trip Count        : 4294967295
   15340                    ;*   Known Max Trip Count Factor     : 1
   15341                    ;* --------------------------------------------------------------------------*
   15342 000000bc           ||$C$L369||:    
   15343                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2195,column 4,is_stmt,isa 1
   15344                    ;----------------------------------------------------------------------
   15345                    ; 2195 | st_shift_cust[i] = bias_st[i] - bias_regular[i];                       
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  280

   15346                    ;----------------------------------------------------------------------
   15347 000000bc 990C              LDR       A2, [SP, #48]         ; [DPU_V7M3_PIPE] |2195|  ; [ORIG 16-BIT INS]
   15348 000000be 9B09              LDR       A4, [SP, #36]         ; [DPU_V7M3_PIPE] |2195|  ; [ORIG 16-BIT INS]
   15349 000000c0 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2195|  ; [ORIG 16-BIT INS]
   15350 000000c2 9A0A              LDR       A3, [SP, #40]         ; [DPU_V7M3_PIPE] |2195|  ; [ORIG 16-BIT INS]
   15351 000000c4 1021F853          LDR       A2, [A4, +A2, LSL #2] ; [DPU_V7M3_PIPE] |2195|  ; [KEEP 32-BIT INS]
   15352 000000c8 0020F852          LDR       A1, [A3, +A1, LSL #2] ; [DPU_V7M3_PIPE] |2195|  ; [KEEP 32-BIT INS]
   15353 000000cc 1A40              SUBS      A1, A1, A2            ; [DPU_V7M3_PIPE] |2195|  ; [ORIG 16-BIT INS]
   15354                    $C$DW$540       .dwtag  DW_TAG_TI_branch
   15355                            .dwattr $C$DW$540, DW_AT_low_pc(0x00)
   15356                            .dwattr $C$DW$540, DW_AT_name("__aeabi_i2f")
   15357                            .dwattr $C$DW$540, DW_AT_TI_call
   15358                    
   15359 000000ce FFFEF7FF!         BL        __aeabi_i2f           ; [DPU_V7M3_PIPE] |2195|  ; [KEEP 32-BIT INS]
   15360                            ; CALL OCCURS {__aeabi_i2f }     ; [] |2195| 
   15361 000000d2 990C              LDR       A2, [SP, #48]         ; [DPU_V7M3_PIPE] |2195|  ; [ORIG 16-BIT INS]
   15362 000000d4 0021F84D          STR       A1, [SP, +A2, LSL #2] ; [DPU_V7M3_PIPE] |2195|  ; [KEEP 32-BIT INS]
   15363                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2196,column 4,is_stmt,isa 1
   15364                    ;----------------------------------------------------------------------
   15365                    ; 2196 | if(debug) {                                                            
   15366                    ;----------------------------------------------------------------------
   15367 000000d8 980B              LDR       A1, [SP, #44]         ; [DPU_V7M3_PIPE] |2196|  ; [ORIG 16-BIT INS]
   15368 000000da 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2196|  ; [ORIG 16-BIT INS]
   15369 000000dc D0FF              BEQ       ||$C$L370||           ; [DPU_V7M3_PIPE] |2196|  ; [ORIG 16-BIT INS]
   15370                            ; BRANCHCC OCCURS {||$C$L370||}  ; [] |2196| 
   15371                    ;* --------------------------------------------------------------------------*
   15372                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2197,column 5,is_stmt,isa 1
   15373                    ;----------------------------------------------------------------------
   15374                    ; 2197 | log_i("Bias_Shift=%7.4f, Bias_Reg=%7.4f, Bias_HWST=%7.4f\r\n",         
   15375                    ; 2198 |                 st_shift_cust[i]/1.f, bias_regular[i]/1.f,             
   15376                    ; 2199 |                 bias_st[i]/1.f);                                       
   15377                    ;----------------------------------------------------------------------
   15378                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2200,column 5,is_stmt,isa 1
   15379                    ;----------------------------------------------------------------------
   15380                    ; 2200 | log_i("OTP value: %7.4f\r\n", ct_shift_prod[i]/1.f);                   
   15381                    ;----------------------------------------------------------------------
   15382                    ;* --------------------------------------------------------------------------*
   15383 000000de           ||$C$L370||:    
   15384                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2203,column 4,is_stmt,isa 1
   15385                    ;----------------------------------------------------------------------
   15386                    ; 2203 | st_shift_ratio[i] = st_shift_cust[i] / ct_shift_prod[i] - 1.f;         
   15387                    ;----------------------------------------------------------------------
   15388 000000de 990C              LDR       A2, [SP, #48]         ; [DPU_V7M3_PIPE] |2203|  ; [ORIG 16-BIT INS]
   15389 000000e0 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2203|  ; [ORIG 16-BIT INS]
   15390 000000e2 0181EB0D          ADD       A2, SP, A2, LSL #2    ; [DPU_V7M3_PIPE] |2203|  ; [KEEP 32-BIT INS]
   15391 000000e6 0020F85D          LDR       A1, [SP, +A1, LSL #2] ; [DPU_V7M3_PIPE] |2203|  ; [KEEP 32-BIT INS]
   15392 000000ea 6989              LDR       A2, [A2, #24]         ; [DPU_V7M3_PIPE] |2203|  ; [ORIG 16-BIT INS]
   15393                    $C$DW$541       .dwtag  DW_TAG_TI_branch
   15394                            .dwattr $C$DW$541, DW_AT_low_pc(0x00)
   15395                            .dwattr $C$DW$541, DW_AT_name("__aeabi_fdiv")
   15396                            .dwattr $C$DW$541, DW_AT_TI_call
   15397                    
   15398 000000ec FFFEF7FF!         BL        __aeabi_fdiv          ; [DPU_V7M3_PIPE] |2203|  ; [KEEP 32-BIT INS]
   15399                            ; CALL OCCURS {__aeabi_fdiv }    ; [] |2203| 
   15400 000000f0 4954              LDR       A2, $C$FL13           ; [DPU_V7M3_PIPE] |2203|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  281

   15401                    $C$DW$542       .dwtag  DW_TAG_TI_branch
   15402                            .dwattr $C$DW$542, DW_AT_low_pc(0x00)
   15403                            .dwattr $C$DW$542, DW_AT_name("__aeabi_fsub")
   15404                            .dwattr $C$DW$542, DW_AT_TI_call
   15405                    
   15406 000000f2 FFFEF7FF!         BL        __aeabi_fsub          ; [DPU_V7M3_PIPE] |2203|  ; [KEEP 32-BIT INS]
   15407                            ; CALL OCCURS {__aeabi_fsub }    ; [] |2203| 
   15408 000000f6 990C              LDR       A2, [SP, #48]         ; [DPU_V7M3_PIPE] |2203|  ; [ORIG 16-BIT INS]
   15409 000000f8 0181EB0D          ADD       A2, SP, A2, LSL #2    ; [DPU_V7M3_PIPE] |2203|  ; [KEEP 32-BIT INS]
   15410 000000fc 60C8              STR       A1, [A2, #12]         ; [DPU_V7M3_PIPE] |2203|  ; [ORIG 16-BIT INS]
   15411                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2205,column 4,is_stmt,isa 1
   15412                    ;----------------------------------------------------------------------
   15413                    ; 2205 | if(debug)                                                              
   15414                    ;----------------------------------------------------------------------
   15415 000000fe 980B              LDR       A1, [SP, #44]         ; [DPU_V7M3_PIPE] |2205|  ; [ORIG 16-BIT INS]
   15416 00000100 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2205|  ; [ORIG 16-BIT INS]
   15417 00000102 D0FF              BEQ       ||$C$L371||           ; [DPU_V7M3_PIPE] |2205|  ; [ORIG 16-BIT INS]
   15418                            ; BRANCHCC OCCURS {||$C$L371||}  ; [] |2205| 
   15419                    ;* --------------------------------------------------------------------------*
   15420                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2206,column 5,is_stmt,isa 1
   15421                    ;----------------------------------------------------------------------
   15422                    ; 2206 | log_i("ratio=%7.4f, threshold=%7.4f\r\n", st_shift_ratio[i]/1.f,       
   15423                    ; 2207 |                         test.max_accel_var/1.f);                       
   15424                    ;----------------------------------------------------------------------
   15425                    ;* --------------------------------------------------------------------------*
   15426 00000104           ||$C$L371||:    
   15427                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2209,column 4,is_stmt,isa 1
   15428                    ;----------------------------------------------------------------------
   15429                    ; 2209 | if (fabs(st_shift_ratio[i]) > test.max_accel_var) {                    
   15430                    ;----------------------------------------------------------------------
   15431 00000104 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2209|  ; [ORIG 16-BIT INS]
   15432 00000106 0080EB0D          ADD       A1, SP, A1, LSL #2    ; [DPU_V7M3_PIPE] |2209|  ; [KEEP 32-BIT INS]
   15433 0000010a 68C0              LDR       A1, [A1, #12]         ; [DPU_V7M3_PIPE] |2209|  ; [ORIG 16-BIT INS]
   15434                    $C$DW$543       .dwtag  DW_TAG_TI_branch
   15435                            .dwattr $C$DW$543, DW_AT_low_pc(0x00)
   15436                            .dwattr $C$DW$543, DW_AT_name("__aeabi_f2d")
   15437                            .dwattr $C$DW$543, DW_AT_TI_call
   15438                    
   15439 0000010c FFFEF7FF!         BL        __aeabi_f2d           ; [DPU_V7M3_PIPE] |2209|  ; [KEEP 32-BIT INS]
   15440                            ; CALL OCCURS {__aeabi_f2d }     ; [] |2209| 
   15441 00000110 4605              MOV       V2, A1                ; [DPU_V7M3_PIPE] |2209|  ; [ORIG 16-BIT INS]
   15442 00000112 484F              LDR       A1, $C$CON139         ; [DPU_V7M3_PIPE] |2209|  ; [ORIG 16-BIT INS]
   15443 00000114 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2209|  ; [ORIG 16-BIT INS]
   15444 00000116 460C              MOV       V1, A2                ; [DPU_V7M3_PIPE] |2209|  ; [ORIG 16-BIT INS]
   15445                    $C$DW$544       .dwtag  DW_TAG_TI_branch
   15446                            .dwattr $C$DW$544, DW_AT_low_pc(0x00)
   15447                            .dwattr $C$DW$544, DW_AT_name("__aeabi_f2d")
   15448                            .dwattr $C$DW$544, DW_AT_TI_call
   15449                    
   15450 00000118 FFFEF7FF!         BL        __aeabi_f2d           ; [DPU_V7M3_PIPE] |2209|  ; [KEEP 32-BIT INS]
   15451                            ; CALL OCCURS {__aeabi_f2d }     ; [] |2209| 
   15452 0000011c 460B              MOV       A4, A2                ; [DPU_V7M3_PIPE] |2209|  ; [ORIG 16-BIT INS]
   15453 0000011e 4602              MOV       A3, A1                ; [DPU_V7M3_PIPE] |2209|  ; [ORIG 16-BIT INS]
   15454 00000120 4100F024          BIC       A2, V1, #-2147483648  ; [DPU_V7M3_PIPE] |2209|  ; [KEEP 32-BIT INS]
   15455 00000124 4628              MOV       A1, V2                ; [DPU_V7M3_PIPE] |2209|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  282

   15456                    $C$DW$545       .dwtag  DW_TAG_TI_branch
   15457                            .dwattr $C$DW$545, DW_AT_low_pc(0x00)
   15458                            .dwattr $C$DW$545, DW_AT_name("__aeabi_cdrcmple")
   15459                            .dwattr $C$DW$545, DW_AT_TI_call
   15460                    
   15461 00000126 FFFEF7FF!         BL        __aeabi_cdrcmple      ; [DPU_V7M3_PIPE] |2209|  ; [KEEP 32-BIT INS]
   15462                            ; CALL OCCURS {__aeabi_cdrcmple }  ; [] |2209| 
   15463 0000012a D208              BCS       ||$C$L373||           ; [DPU_V7M3_PIPE] |2209|  ; [ORIG 16-BIT INS]
   15464                            ; BRANCHCC OCCURS {||$C$L373||}  ; [] |2209| 
   15465                    ;* --------------------------------------------------------------------------*
   15466                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2210,column 5,is_stmt,isa 1
   15467                    ;----------------------------------------------------------------------
   15468                    ; 2210 | if(debug)                                                              
   15469                    ;----------------------------------------------------------------------
   15470 0000012c 980B              LDR       A1, [SP, #44]         ; [DPU_V7M3_PIPE] |2210|  ; [ORIG 16-BIT INS]
   15471 0000012e 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2210|  ; [ORIG 16-BIT INS]
   15472 00000130 D0FF              BEQ       ||$C$L372||           ; [DPU_V7M3_PIPE] |2210|  ; [ORIG 16-BIT INS]
   15473                            ; BRANCHCC OCCURS {||$C$L372||}  ; [] |2210| 
   15474                    ;* --------------------------------------------------------------------------*
   15475                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2211,column 6,is_stmt,isa 1
   15476                    ;----------------------------------------------------------------------
   15477                    ; 2211 | log_i("ACCEL Fail Axis = %d\n", i);                                    
   15478                    ;----------------------------------------------------------------------
   15479                    ;* --------------------------------------------------------------------------*
   15480 00000132           ||$C$L372||:    
   15481                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2212,column 5,is_stmt,isa 1
   15482                    ;----------------------------------------------------------------------
   15483                    ; 2212 | result |= 1 << i;       //Error condition                              
   15484                    ; 2216 | else {                                                                 
   15485                    ;----------------------------------------------------------------------
   15486 00000132 9A0C              LDR       A3, [SP, #48]         ; [DPU_V7M3_PIPE] |2212|  ; [ORIG 16-BIT INS]
   15487 00000134 990D              LDR       A2, [SP, #52]         ; [DPU_V7M3_PIPE] |2212|  ; [ORIG 16-BIT INS]
   15488 00000136 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |2212|  ; [ORIG 16-BIT INS]
   15489 00000138 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |2212|  ; [ORIG 16-BIT INS]
   15490 0000013a 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |2212|  ; [ORIG 16-BIT INS]
   15491 0000013c 900D              STR       A1, [SP, #52]         ; [DPU_V7M3_PIPE] |2212|  ; [ORIG 16-BIT INS]
   15492                    ;* --------------------------------------------------------------------------*
   15493 0000013e           ||$C$L373||:    
   15494                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2194,column 22,is_stmt,isa 1
   15495 0000013e 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2194|  ; [ORIG 16-BIT INS]
   15496 00000140 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |2194|  ; [ORIG 16-BIT INS]
   15497 00000142 900C              STR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2194|  ; [ORIG 16-BIT INS]
   15498                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2194,column 15,is_stmt,isa 1
   15499 00000144 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2194|  ; [ORIG 16-BIT INS]
   15500 00000146 2803              CMP       A1, #3                ; [DPU_V7M3_PIPE] |2194|  ; [ORIG 16-BIT INS]
   15501 00000148 DBB8              BLT       ||$C$L369||           ; [DPU_V7M3_PIPE] |2194|  ; [ORIG 16-BIT INS]
   15502                            ; BRANCHCC OCCURS {||$C$L369||}  ; [] |2194| 
   15503                    ;* --------------------------------------------------------------------------*
   15504 0000014a E041              B         ||$C$L381||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   15505                            ; BRANCH OCCURS {||$C$L381||}    ; [] 
   15506                    ;* --------------------------------------------------------------------------*
   15507 0000014c           ||$C$L374||:    
   15508                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2218,column 3,is_stmt,isa 1
   15509                    ;----------------------------------------------------------------------
   15510                    ; 2218 | accel_st_al_min = test.min_g * 65536.f;                                
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  283

   15511                    ;----------------------------------------------------------------------
   15512 0000014c 4841              LDR       A1, $C$CON140         ; [DPU_V7M3_PIPE] |2218|  ; [ORIG 16-BIT INS]
   15513 0000014e 493B              LDR       A2, $C$FL11           ; [DPU_V7M3_PIPE] |2218|  ; [ORIG 16-BIT INS]
   15514 00000150 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2218|  ; [ORIG 16-BIT INS]
   15515                    $C$DW$546       .dwtag  DW_TAG_TI_branch
   15516                            .dwattr $C$DW$546, DW_AT_low_pc(0x00)
   15517                            .dwattr $C$DW$546, DW_AT_name("__aeabi_fmul")
   15518                            .dwattr $C$DW$546, DW_AT_TI_call
   15519                    
   15520 00000152 FFFEF7FF!         BL        __aeabi_fmul          ; [DPU_V7M3_PIPE] |2218|  ; [KEEP 32-BIT INS]
   15521                            ; CALL OCCURS {__aeabi_fmul }    ; [] |2218| 
   15522 00000156 900F              STR       A1, [SP, #60]         ; [DPU_V7M3_PIPE] |2218|  ; [ORIG 16-BIT INS]
   15523                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2219,column 3,is_stmt,isa 1
   15524                    ;----------------------------------------------------------------------
   15525                    ; 2219 | accel_st_al_max = test.max_g * 65536.f;                                
   15526                    ;----------------------------------------------------------------------
   15527 00000158 483F              LDR       A1, $C$CON141         ; [DPU_V7M3_PIPE] |2219|  ; [ORIG 16-BIT INS]
   15528 0000015a 4938              LDR       A2, $C$FL11           ; [DPU_V7M3_PIPE] |2219|  ; [ORIG 16-BIT INS]
   15529 0000015c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2219|  ; [ORIG 16-BIT INS]
   15530                    $C$DW$547       .dwtag  DW_TAG_TI_branch
   15531                            .dwattr $C$DW$547, DW_AT_low_pc(0x00)
   15532                            .dwattr $C$DW$547, DW_AT_name("__aeabi_fmul")
   15533                            .dwattr $C$DW$547, DW_AT_TI_call
   15534                    
   15535 0000015e FFFEF7FF!         BL        __aeabi_fmul          ; [DPU_V7M3_PIPE] |2219|  ; [KEEP 32-BIT INS]
   15536                            ; CALL OCCURS {__aeabi_fmul }    ; [] |2219| 
   15537 00000162 9010              STR       A1, [SP, #64]         ; [DPU_V7M3_PIPE] |2219|  ; [ORIG 16-BIT INS]
   15538                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2221,column 3,is_stmt,isa 1
   15539                    ;----------------------------------------------------------------------
   15540                    ; 2221 | if(debug) {                                                            
   15541                    ;----------------------------------------------------------------------
   15542 00000164 980B              LDR       A1, [SP, #44]         ; [DPU_V7M3_PIPE] |2221|  ; [ORIG 16-BIT INS]
   15543 00000166 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2221|  ; [ORIG 16-BIT INS]
   15544 00000168 D0FF              BEQ       ||$C$L375||           ; [DPU_V7M3_PIPE] |2221|  ; [ORIG 16-BIT INS]
   15545                            ; BRANCHCC OCCURS {||$C$L375||}  ; [] |2221| 
   15546                    ;* --------------------------------------------------------------------------*
   15547                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2222,column 4,is_stmt,isa 1
   15548                    ;----------------------------------------------------------------------
   15549                    ; 2222 | log_i("ACCEL:CRITERIA B\r\n");                                         
   15550                    ;----------------------------------------------------------------------
   15551                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2223,column 4,is_stmt,isa 1
   15552                    ;----------------------------------------------------------------------
   15553                    ; 2223 | log_i("Min MG: %7.4f\r\n", accel_st_al_min/1.f);                       
   15554                    ;----------------------------------------------------------------------
   15555                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2224,column 4,is_stmt,isa 1
   15556                    ;----------------------------------------------------------------------
   15557                    ; 2224 | log_i("Max MG: %7.4f\r\n", accel_st_al_max/1.f);                       
   15558                    ;----------------------------------------------------------------------
   15559                    ;* --------------------------------------------------------------------------*
   15560 0000016a           ||$C$L375||:    
   15561                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2227,column 8,is_stmt,isa 1
   15562                    ;----------------------------------------------------------------------
   15563                    ; 2227 | for (i = 0; i < 3; i++) {                                              
   15564                    ;----------------------------------------------------------------------
   15565 0000016a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2227|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  284

   15566 0000016c 900C              STR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2227|  ; [ORIG 16-BIT INS]
   15567                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2227,column 15,is_stmt,isa 1
   15568 0000016e 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2227|  ; [ORIG 16-BIT INS]
   15569 00000170 2803              CMP       A1, #3                ; [DPU_V7M3_PIPE] |2227|  ; [ORIG 16-BIT INS]
   15570 00000172 DA2D              BGE       ||$C$L381||           ; [DPU_V7M3_PIPE] |2227|  ; [ORIG 16-BIT INS]
   15571                            ; BRANCHCC OCCURS {||$C$L381||}  ; [] |2227| 
   15572                    ;* --------------------------------------------------------------------------*
   15573                    ;*   BEGIN LOOP ||$C$L376||
   15574                    ;*
   15575                    ;*   Loop source line                : 2227
   15576                    ;*   Loop closing brace source line  : 2237
   15577                    ;*   Known Minimum Trip Count        : 1
   15578                    ;*   Known Maximum Trip Count        : 4294967295
   15579                    ;*   Known Max Trip Count Factor     : 1
   15580                    ;* --------------------------------------------------------------------------*
   15581 00000174           ||$C$L376||:    
   15582                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2228,column 4,is_stmt,isa 1
   15583                    ;----------------------------------------------------------------------
   15584                    ; 2228 | st_shift_cust[i] = bias_st[i] - bias_regular[i];                       
   15585                    ;----------------------------------------------------------------------
   15586 00000174 990C              LDR       A2, [SP, #48]         ; [DPU_V7M3_PIPE] |2228|  ; [ORIG 16-BIT INS]
   15587 00000176 9B09              LDR       A4, [SP, #36]         ; [DPU_V7M3_PIPE] |2228|  ; [ORIG 16-BIT INS]
   15588 00000178 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2228|  ; [ORIG 16-BIT INS]
   15589 0000017a 9A0A              LDR       A3, [SP, #40]         ; [DPU_V7M3_PIPE] |2228|  ; [ORIG 16-BIT INS]
   15590 0000017c 1021F853          LDR       A2, [A4, +A2, LSL #2] ; [DPU_V7M3_PIPE] |2228|  ; [KEEP 32-BIT INS]
   15591 00000180 0020F852          LDR       A1, [A3, +A1, LSL #2] ; [DPU_V7M3_PIPE] |2228|  ; [KEEP 32-BIT INS]
   15592 00000184 1A40              SUBS      A1, A1, A2            ; [DPU_V7M3_PIPE] |2228|  ; [ORIG 16-BIT INS]
   15593                    $C$DW$548       .dwtag  DW_TAG_TI_branch
   15594                            .dwattr $C$DW$548, DW_AT_low_pc(0x00)
   15595                            .dwattr $C$DW$548, DW_AT_name("__aeabi_i2f")
   15596                            .dwattr $C$DW$548, DW_AT_TI_call
   15597                    
   15598 00000186 FFFEF7FF!         BL        __aeabi_i2f           ; [DPU_V7M3_PIPE] |2228|  ; [KEEP 32-BIT INS]
   15599                            ; CALL OCCURS {__aeabi_i2f }     ; [] |2228| 
   15600 0000018a 990C              LDR       A2, [SP, #48]         ; [DPU_V7M3_PIPE] |2228|  ; [ORIG 16-BIT INS]
   15601 0000018c 0021F84D          STR       A1, [SP, +A2, LSL #2] ; [DPU_V7M3_PIPE] |2228|  ; [KEEP 32-BIT INS]
   15602                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2230,column 4,is_stmt,isa 1
   15603                    ;----------------------------------------------------------------------
   15604                    ; 2230 | if(debug)                                                              
   15605                    ;----------------------------------------------------------------------
   15606 00000190 980B              LDR       A1, [SP, #44]         ; [DPU_V7M3_PIPE] |2230|  ; [ORIG 16-BIT INS]
   15607 00000192 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2230|  ; [ORIG 16-BIT INS]
   15608 00000194 D0FF              BEQ       ||$C$L377||           ; [DPU_V7M3_PIPE] |2230|  ; [ORIG 16-BIT INS]
   15609                            ; BRANCHCC OCCURS {||$C$L377||}  ; [] |2230| 
   15610                    ;* --------------------------------------------------------------------------*
   15611                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2231,column 5,is_stmt,isa 1
   15612                    ;----------------------------------------------------------------------
   15613                    ; 2231 | log_i("Bias_shift=%7.4f, st=%7.4f, reg=%7.4f\n", st_shift_cust[i]/1.f,
   15614                    ;     | bias_st[i]/1.f, bias_regular[i]/1.f);                                  
   15615                    ;----------------------------------------------------------------------
   15616                    ;* --------------------------------------------------------------------------*
   15617 00000196           ||$C$L377||:    
   15618                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2232,column 4,is_stmt,isa 1
   15619                    ;----------------------------------------------------------------------
   15620                    ; 2232 | if(st_shift_cust[i] < accel_st_al_min || st_shift_cust[i] > accel_st_al
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  285

   15621                    ;     | _max) {                                                                
   15622                    ;----------------------------------------------------------------------
   15623 00000196 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2232|  ; [ORIG 16-BIT INS]
   15624 00000198 990F              LDR       A2, [SP, #60]         ; [DPU_V7M3_PIPE] |2232|  ; [ORIG 16-BIT INS]
   15625 0000019a 0020F85D          LDR       A1, [SP, +A1, LSL #2] ; [DPU_V7M3_PIPE] |2232|  ; [KEEP 32-BIT INS]
   15626                    $C$DW$549       .dwtag  DW_TAG_TI_branch
   15627                            .dwattr $C$DW$549, DW_AT_low_pc(0x00)
   15628                            .dwattr $C$DW$549, DW_AT_name("__aeabi_cfcmple")
   15629                            .dwattr $C$DW$549, DW_AT_TI_call
   15630                    
   15631 0000019e FFFEF7FF!         BL        __aeabi_cfcmple       ; [DPU_V7M3_PIPE] |2232|  ; [KEEP 32-BIT INS]
   15632                            ; CALL OCCURS {__aeabi_cfcmple }  ; [] |2232| 
   15633 000001a2 D306              BCC       ||$C$L378||           ; [DPU_V7M3_PIPE] |2232|  ; [ORIG 16-BIT INS]
   15634                            ; BRANCHCC OCCURS {||$C$L378||}  ; [] |2232| 
   15635                    ;* --------------------------------------------------------------------------*
   15636 000001a4 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2232|  ; [ORIG 16-BIT INS]
   15637 000001a6 9910              LDR       A2, [SP, #64]         ; [DPU_V7M3_PIPE] |2232|  ; [ORIG 16-BIT INS]
   15638 000001a8 0020F85D          LDR       A1, [SP, +A1, LSL #2] ; [DPU_V7M3_PIPE] |2232|  ; [KEEP 32-BIT INS]
   15639                    $C$DW$550       .dwtag  DW_TAG_TI_branch
   15640                            .dwattr $C$DW$550, DW_AT_low_pc(0x00)
   15641                            .dwattr $C$DW$550, DW_AT_name("__aeabi_cfrcmple")
   15642                            .dwattr $C$DW$550, DW_AT_TI_call
   15643                    
   15644 000001ac FFFEF7FF!         BL        __aeabi_cfrcmple      ; [DPU_V7M3_PIPE] |2232|  ; [KEEP 32-BIT INS]
   15645                            ; CALL OCCURS {__aeabi_cfrcmple }  ; [] |2232| 
   15646 000001b0 D208              BCS       ||$C$L380||           ; [DPU_V7M3_PIPE] |2232|  ; [ORIG 16-BIT INS]
   15647                            ; BRANCHCC OCCURS {||$C$L380||}  ; [] |2232| 
   15648                    ;* --------------------------------------------------------------------------*
   15649 000001b2           ||$C$L378||:    
   15650                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2233,column 5,is_stmt,isa 1
   15651                    ;----------------------------------------------------------------------
   15652                    ; 2233 | if(debug)                                                              
   15653                    ;----------------------------------------------------------------------
   15654 000001b2 980B              LDR       A1, [SP, #44]         ; [DPU_V7M3_PIPE] |2233|  ; [ORIG 16-BIT INS]
   15655 000001b4 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2233|  ; [ORIG 16-BIT INS]
   15656 000001b6 D0FF              BEQ       ||$C$L379||           ; [DPU_V7M3_PIPE] |2233|  ; [ORIG 16-BIT INS]
   15657                            ; BRANCHCC OCCURS {||$C$L379||}  ; [] |2233| 
   15658                    ;* --------------------------------------------------------------------------*
   15659                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2234,column 6,is_stmt,isa 1
   15660                    ;----------------------------------------------------------------------
   15661                    ; 2234 | log_i("Accel FAIL axis:%d <= 225mg or >= 675mg\n", i);                 
   15662                    ;----------------------------------------------------------------------
   15663                    ;* --------------------------------------------------------------------------*
   15664 000001b8           ||$C$L379||:    
   15665                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2235,column 5,is_stmt,isa 1
   15666                    ;----------------------------------------------------------------------
   15667                    ; 2235 | result |= 1 << i;       //Error condition                              
   15668                    ;----------------------------------------------------------------------
   15669 000001b8 9A0C              LDR       A3, [SP, #48]         ; [DPU_V7M3_PIPE] |2235|  ; [ORIG 16-BIT INS]
   15670 000001ba 990D              LDR       A2, [SP, #52]         ; [DPU_V7M3_PIPE] |2235|  ; [ORIG 16-BIT INS]
   15671 000001bc 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |2235|  ; [ORIG 16-BIT INS]
   15672 000001be 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |2235|  ; [ORIG 16-BIT INS]
   15673 000001c0 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |2235|  ; [ORIG 16-BIT INS]
   15674 000001c2 900D              STR       A1, [SP, #52]         ; [DPU_V7M3_PIPE] |2235|  ; [ORIG 16-BIT INS]
   15675                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  286

   15676 000001c4           ||$C$L380||:    
   15677                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2227,column 22,is_stmt,isa 1
   15678 000001c4 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2227|  ; [ORIG 16-BIT INS]
   15679 000001c6 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |2227|  ; [ORIG 16-BIT INS]
   15680 000001c8 900C              STR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2227|  ; [ORIG 16-BIT INS]
   15681                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2227,column 15,is_stmt,isa 1
   15682 000001ca 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2227|  ; [ORIG 16-BIT INS]
   15683 000001cc 2803              CMP       A1, #3                ; [DPU_V7M3_PIPE] |2227|  ; [ORIG 16-BIT INS]
   15684 000001ce DBD1              BLT       ||$C$L376||           ; [DPU_V7M3_PIPE] |2227|  ; [ORIG 16-BIT INS]
   15685                            ; BRANCHCC OCCURS {||$C$L376||}  ; [] |2227| 
   15686                    ;* --------------------------------------------------------------------------*
   15687 000001d0           ||$C$L381||:    
   15688                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2240,column 2,is_stmt,isa 1
   15689                    ;----------------------------------------------------------------------
   15690                    ; 2240 | if(result == 0) {                                                      
   15691                    ;----------------------------------------------------------------------
   15692 000001d0 980D              LDR       A1, [SP, #52]         ; [DPU_V7M3_PIPE] |2240|  ; [ORIG 16-BIT INS]
   15693 000001d2 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2240|  ; [ORIG 16-BIT INS]
   15694 000001d4 D12F              BNE       ||$C$L386||           ; [DPU_V7M3_PIPE] |2240|  ; [ORIG 16-BIT INS]
   15695                            ; BRANCHCC OCCURS {||$C$L386||}  ; [] |2240| 
   15696                    ;* --------------------------------------------------------------------------*
   15697                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2242,column 3,is_stmt,isa 1
   15698                    ;----------------------------------------------------------------------
   15699                    ; 2242 | accel_offset_max = test.max_g_offset * 65536.f;                        
   15700                    ;----------------------------------------------------------------------
   15701 000001d6 4821              LDR       A1, $C$CON142         ; [DPU_V7M3_PIPE] |2242|  ; [ORIG 16-BIT INS]
   15702 000001d8 4918              LDR       A2, $C$FL11           ; [DPU_V7M3_PIPE] |2242|  ; [ORIG 16-BIT INS]
   15703 000001da 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2242|  ; [ORIG 16-BIT INS]
   15704                    $C$DW$551       .dwtag  DW_TAG_TI_branch
   15705                            .dwattr $C$DW$551, DW_AT_low_pc(0x00)
   15706                            .dwattr $C$DW$551, DW_AT_name("__aeabi_fmul")
   15707                            .dwattr $C$DW$551, DW_AT_TI_call
   15708                    
   15709 000001dc FFFEF7FF!         BL        __aeabi_fmul          ; [DPU_V7M3_PIPE] |2242|  ; [KEEP 32-BIT INS]
   15710                            ; CALL OCCURS {__aeabi_fmul }    ; [] |2242| 
   15711 000001e0 9011              STR       A1, [SP, #68]         ; [DPU_V7M3_PIPE] |2242|  ; [ORIG 16-BIT INS]
   15712                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2243,column 3,is_stmt,isa 1
   15713                    ;----------------------------------------------------------------------
   15714                    ; 2243 | if(debug)                                                              
   15715                    ;----------------------------------------------------------------------
   15716 000001e2 980B              LDR       A1, [SP, #44]         ; [DPU_V7M3_PIPE] |2243|  ; [ORIG 16-BIT INS]
   15717 000001e4 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2243|  ; [ORIG 16-BIT INS]
   15718 000001e6 D0FF              BEQ       ||$C$L382||           ; [DPU_V7M3_PIPE] |2243|  ; [ORIG 16-BIT INS]
   15719                            ; BRANCHCC OCCURS {||$C$L382||}  ; [] |2243| 
   15720                    ;* --------------------------------------------------------------------------*
   15721                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2244,column 4,is_stmt,isa 1
   15722                    ;----------------------------------------------------------------------
   15723                    ; 2244 | log_i("Accel:CRITERIA C: bias less than %7.4f\n", accel_offset_max/1.f)
   15724                    ;     | ;                                                                      
   15725                    ;----------------------------------------------------------------------
   15726                    ;* --------------------------------------------------------------------------*
   15727 000001e8           ||$C$L382||:    
   15728                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2245,column 8,is_stmt,isa 1
   15729                    ;----------------------------------------------------------------------
   15730                    ; 2245 | for (i = 0; i < 3; i++) {                                              
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  287

   15731                    ;----------------------------------------------------------------------
   15732 000001e8 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2245|  ; [ORIG 16-BIT INS]
   15733 000001ea 900C              STR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2245|  ; [ORIG 16-BIT INS]
   15734                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2245,column 15,is_stmt,isa 1
   15735 000001ec 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2245|  ; [ORIG 16-BIT INS]
   15736 000001ee 2803              CMP       A1, #3                ; [DPU_V7M3_PIPE] |2245|  ; [ORIG 16-BIT INS]
   15737 000001f0 DA21              BGE       ||$C$L386||           ; [DPU_V7M3_PIPE] |2245|  ; [ORIG 16-BIT INS]
   15738                            ; BRANCHCC OCCURS {||$C$L386||}  ; [] |2245| 
   15739                    ;* --------------------------------------------------------------------------*
   15740                    ;*   BEGIN LOOP ||$C$L383||
   15741                    ;*
   15742                    ;*   Loop source line                : 2245
   15743                    ;*   Loop closing brace source line  : 2251
   15744                    ;*   Known Minimum Trip Count        : 1
   15745                    ;*   Known Maximum Trip Count        : 4294967295
   15746                    ;*   Known Max Trip Count Factor     : 1
   15747                    ;* --------------------------------------------------------------------------*
   15748 000001f2           ||$C$L383||:    
   15749                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2246,column 4,is_stmt,isa 1
   15750                    ;----------------------------------------------------------------------
   15751                    ; 2246 | if(fabs(bias_regular[i]) > accel_offset_max) {                         
   15752                    ;----------------------------------------------------------------------
   15753 000001f2 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2246|  ; [ORIG 16-BIT INS]
   15754 000001f4 9909              LDR       A2, [SP, #36]         ; [DPU_V7M3_PIPE] |2246|  ; [ORIG 16-BIT INS]
   15755 000001f6 0020F851          LDR       A1, [A2, +A1, LSL #2] ; [DPU_V7M3_PIPE] |2246|  ; [KEEP 32-BIT INS]
   15756                    $C$DW$552       .dwtag  DW_TAG_TI_branch
   15757                            .dwattr $C$DW$552, DW_AT_low_pc(0x00)
   15758                            .dwattr $C$DW$552, DW_AT_name("__aeabi_i2d")
   15759                            .dwattr $C$DW$552, DW_AT_TI_call
   15760                    
   15761 000001fa FFFEF7FF!         BL        __aeabi_i2d           ; [DPU_V7M3_PIPE] |2246|  ; [KEEP 32-BIT INS]
   15762                            ; CALL OCCURS {__aeabi_i2d }     ; [] |2246| 
   15763 000001fe 4605              MOV       V2, A1                ; [DPU_V7M3_PIPE] |2246|  ; [ORIG 16-BIT INS]
   15764 00000200 9811              LDR       A1, [SP, #68]         ; [DPU_V7M3_PIPE] |2246|  ; [ORIG 16-BIT INS]
   15765 00000202 460C              MOV       V1, A2                ; [DPU_V7M3_PIPE] |2246|  ; [ORIG 16-BIT INS]
   15766                    $C$DW$553       .dwtag  DW_TAG_TI_branch
   15767                            .dwattr $C$DW$553, DW_AT_low_pc(0x00)
   15768                            .dwattr $C$DW$553, DW_AT_name("__aeabi_f2d")
   15769                            .dwattr $C$DW$553, DW_AT_TI_call
   15770                    
   15771 00000204 FFFEF7FF!         BL        __aeabi_f2d           ; [DPU_V7M3_PIPE] |2246|  ; [KEEP 32-BIT INS]
   15772                            ; CALL OCCURS {__aeabi_f2d }     ; [] |2246| 
   15773 00000208 460B              MOV       A4, A2                ; [DPU_V7M3_PIPE] |2246|  ; [ORIG 16-BIT INS]
   15774 0000020a 4602              MOV       A3, A1                ; [DPU_V7M3_PIPE] |2246|  ; [ORIG 16-BIT INS]
   15775 0000020c 4100F024          BIC       A2, V1, #-2147483648  ; [DPU_V7M3_PIPE] |2246|  ; [KEEP 32-BIT INS]
   15776 00000210 4628              MOV       A1, V2                ; [DPU_V7M3_PIPE] |2246|  ; [ORIG 16-BIT INS]
   15777                    $C$DW$554       .dwtag  DW_TAG_TI_branch
   15778                            .dwattr $C$DW$554, DW_AT_low_pc(0x00)
   15779                            .dwattr $C$DW$554, DW_AT_name("__aeabi_cdrcmple")
   15780                            .dwattr $C$DW$554, DW_AT_TI_call
   15781                    
   15782 00000212 FFFEF7FF!         BL        __aeabi_cdrcmple      ; [DPU_V7M3_PIPE] |2246|  ; [KEEP 32-BIT INS]
   15783                            ; CALL OCCURS {__aeabi_cdrcmple }  ; [] |2246| 
   15784 00000216 D208              BCS       ||$C$L385||           ; [DPU_V7M3_PIPE] |2246|  ; [ORIG 16-BIT INS]
   15785                            ; BRANCHCC OCCURS {||$C$L385||}  ; [] |2246| 
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  288

   15786                    ;* --------------------------------------------------------------------------*
   15787                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2247,column 5,is_stmt,isa 1
   15788                    ;----------------------------------------------------------------------
   15789                    ; 2247 | if(debug)                                                              
   15790                    ;----------------------------------------------------------------------
   15791 00000218 980B              LDR       A1, [SP, #44]         ; [DPU_V7M3_PIPE] |2247|  ; [ORIG 16-BIT INS]
   15792 0000021a 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2247|  ; [ORIG 16-BIT INS]
   15793 0000021c D0FF              BEQ       ||$C$L384||           ; [DPU_V7M3_PIPE] |2247|  ; [ORIG 16-BIT INS]
   15794                            ; BRANCHCC OCCURS {||$C$L384||}  ; [] |2247| 
   15795                    ;* --------------------------------------------------------------------------*
   15796                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2248,column 6,is_stmt,isa 1
   15797                    ;----------------------------------------------------------------------
   15798                    ; 2248 | log_i("FAILED: Accel axis:%d = %ld > 500mg\n", i, bias_regular[i]);    
   15799                    ;----------------------------------------------------------------------
   15800                    ;* --------------------------------------------------------------------------*
   15801 0000021e           ||$C$L384||:    
   15802                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2249,column 5,is_stmt,isa 1
   15803                    ;----------------------------------------------------------------------
   15804                    ; 2249 | result |= 1 << i;       //Error condition                              
   15805                    ;----------------------------------------------------------------------
   15806 0000021e 9A0C              LDR       A3, [SP, #48]         ; [DPU_V7M3_PIPE] |2249|  ; [ORIG 16-BIT INS]
   15807 00000220 990D              LDR       A2, [SP, #52]         ; [DPU_V7M3_PIPE] |2249|  ; [ORIG 16-BIT INS]
   15808 00000222 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |2249|  ; [ORIG 16-BIT INS]
   15809 00000224 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |2249|  ; [ORIG 16-BIT INS]
   15810 00000226 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |2249|  ; [ORIG 16-BIT INS]
   15811 00000228 900D              STR       A1, [SP, #52]         ; [DPU_V7M3_PIPE] |2249|  ; [ORIG 16-BIT INS]
   15812                    ;* --------------------------------------------------------------------------*
   15813 0000022a           ||$C$L385||:    
   15814                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2245,column 22,is_stmt,isa 1
   15815 0000022a 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2245|  ; [ORIG 16-BIT INS]
   15816 0000022c 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |2245|  ; [ORIG 16-BIT INS]
   15817 0000022e 900C              STR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2245|  ; [ORIG 16-BIT INS]
   15818                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2245,column 15,is_stmt,isa 1
   15819 00000230 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2245|  ; [ORIG 16-BIT INS]
   15820 00000232 2803              CMP       A1, #3                ; [DPU_V7M3_PIPE] |2245|  ; [ORIG 16-BIT INS]
   15821 00000234 DBDD              BLT       ||$C$L383||           ; [DPU_V7M3_PIPE] |2245|  ; [ORIG 16-BIT INS]
   15822                            ; BRANCHCC OCCURS {||$C$L383||}  ; [] |2245| 
   15823                    ;* --------------------------------------------------------------------------*
   15824 00000236           ||$C$L386||:    
   15825                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2254,column 5,is_stmt,isa 1
   15826                    ;----------------------------------------------------------------------
   15827                    ; 2254 | return result;                                                         
   15828                    ;----------------------------------------------------------------------
   15829 00000236 980D              LDR       A1, [SP, #52]         ; [DPU_V7M3_PIPE] |2254|  ; [ORIG 16-BIT INS]
   15830                    ;* --------------------------------------------------------------------------*
   15831 00000238           ||$C$L387||:    
   15832                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2255,column 1,is_stmt,isa 1
   15833 00000238 B013              ADD       SP, SP, #76           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   15834                            .dwcfi  cfa_offset, 12
   15835                    $C$DW$555       .dwtag  DW_TAG_TI_branch
   15836                            .dwattr $C$DW$555, DW_AT_low_pc(0x00)
   15837                            .dwattr $C$DW$555, DW_AT_TI_return
   15838                    
   15839 0000023a BD30              POP       {V1, V2, PC}          ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   15840                            .dwcfi  cfa_offset, 0
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  289

   15841                            .dwcfi  restore_reg, 5
   15842                            .dwcfi  restore_reg, 4
   15843                            ; BRANCH OCCURS                  ; [] 
   15844                            .dwattr $C$DW$518, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   15845                            .dwattr $C$DW$518, DW_AT_TI_end_line(0x8cf)
   15846                            .dwattr $C$DW$518, DW_AT_TI_end_column(0x01)
   15847                            .dwendentry
   15848                            .dwendtag $C$DW$518
   15849                    
   15850 00000000                   .sect   ".text:gyro_6500_self_test"
   15851                            .clink
   15852                            .thumbfunc gyro_6500_self_test
   15853 00000000                   .thumb
   15854                    
   15855                    $C$DW$556       .dwtag  DW_TAG_subprogram
   15856                            .dwattr $C$DW$556, DW_AT_name("gyro_6500_self_test")
   15857                            .dwattr $C$DW$556, DW_AT_low_pc(gyro_6500_self_test)
   15858                            .dwattr $C$DW$556, DW_AT_high_pc(0x00)
   15859                            .dwattr $C$DW$556, DW_AT_TI_symbol_name("gyro_6500_self_test")
   15860                            .dwattr $C$DW$556, DW_AT_type(*$C$DW$T$10)
   15861                            .dwattr $C$DW$556, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   15862                            .dwattr $C$DW$556, DW_AT_TI_begin_line(0x8d1)
   15863                            .dwattr $C$DW$556, DW_AT_TI_begin_column(0x0c)
   15864                            .dwattr $C$DW$556, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   15865                            .dwattr $C$DW$556, DW_AT_decl_line(0x8d1)
   15866                            .dwattr $C$DW$556, DW_AT_decl_column(0x0c)
   15867                            .dwattr $C$DW$556, DW_AT_TI_max_frame_size(0x58)
   15868                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2258,column 1,is_stmt,address gyro_6500_self_test,isa
   15869                    
   15870                            .dwfde $C$DW$CIE, gyro_6500_self_test
   15871                    $C$DW$557       .dwtag  DW_TAG_formal_parameter
   15872                            .dwattr $C$DW$557, DW_AT_name("bias_regular")
   15873                            .dwattr $C$DW$557, DW_AT_TI_symbol_name("bias_regular")
   15874                            .dwattr $C$DW$557, DW_AT_type(*$C$DW$T$237)
   15875                            .dwattr $C$DW$557, DW_AT_location[DW_OP_reg0]
   15876                    
   15877                    $C$DW$558       .dwtag  DW_TAG_formal_parameter
   15878                            .dwattr $C$DW$558, DW_AT_name("bias_st")
   15879                            .dwattr $C$DW$558, DW_AT_TI_symbol_name("bias_st")
   15880                            .dwattr $C$DW$558, DW_AT_type(*$C$DW$T$237)
   15881                            .dwattr $C$DW$558, DW_AT_location[DW_OP_reg1]
   15882                    
   15883                    $C$DW$559       .dwtag  DW_TAG_formal_parameter
   15884                            .dwattr $C$DW$559, DW_AT_name("debug")
   15885                            .dwattr $C$DW$559, DW_AT_TI_symbol_name("debug")
   15886                            .dwattr $C$DW$559, DW_AT_type(*$C$DW$T$10)
   15887                            .dwattr $C$DW$559, DW_AT_location[DW_OP_reg2]
   15888                    
   15889                    ;----------------------------------------------------------------------
   15890                    ; 2257 | static int gyro_6500_self_test(long *bias_regular, long *bias_st, int d
   15891                    ;     | ebug)                                                                  
   15892                    ;----------------------------------------------------------------------
   15893                    
   15894                    ;*****************************************************************************
   15895                    ;* FUNCTION NAME: gyro_6500_self_test                                        *
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  290

   15896                    ;*                                                                           *
   15897                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V2,V9,SP,LR,SR                       *
   15898                    ;*   Regs Used         : A1,A2,A3,A4,V1,V2,V9,SP,LR,SR                       *
   15899                    ;*   Local Frame Size  : 0 Args + 72 Auto + 12 Save = 84 byte                *
   15900                    ;*****************************************************************************
   15901 00000000           gyro_6500_self_test:
   15902                    ;* --------------------------------------------------------------------------*
   15903                            .dwcfi  cfa_offset, 0
   15904 00000000 B530              PUSH      {V1, V2, LR}          ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   15905                            .dwcfi  cfa_offset, 12
   15906                            .dwcfi  save_reg_to_mem, 14, -4
   15907                            .dwcfi  save_reg_to_mem, 5, -8
   15908                            .dwcfi  save_reg_to_mem, 4, -12
   15909 00000002 0D4CF1AD          SUB       SP, SP, #76           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
   15910                            .dwcfi  cfa_offset, 88
   15911                    $C$DW$560       .dwtag  DW_TAG_variable
   15912                            .dwattr $C$DW$560, DW_AT_name("st_shift_cust")
   15913                            .dwattr $C$DW$560, DW_AT_TI_symbol_name("st_shift_cust")
   15914                            .dwattr $C$DW$560, DW_AT_type(*$C$DW$T$368)
   15915                            .dwattr $C$DW$560, DW_AT_location[DW_OP_breg13 0]
   15916                    
   15917                    $C$DW$561       .dwtag  DW_TAG_variable
   15918                            .dwattr $C$DW$561, DW_AT_name("st_shift_ratio")
   15919                            .dwattr $C$DW$561, DW_AT_TI_symbol_name("st_shift_ratio")
   15920                            .dwattr $C$DW$561, DW_AT_type(*$C$DW$T$368)
   15921                            .dwattr $C$DW$561, DW_AT_location[DW_OP_breg13 12]
   15922                    
   15923                    $C$DW$562       .dwtag  DW_TAG_variable
   15924                            .dwattr $C$DW$562, DW_AT_name("ct_shift_prod")
   15925                            .dwattr $C$DW$562, DW_AT_TI_symbol_name("ct_shift_prod")
   15926                            .dwattr $C$DW$562, DW_AT_type(*$C$DW$T$368)
   15927                            .dwattr $C$DW$562, DW_AT_location[DW_OP_breg13 24]
   15928                    
   15929                    $C$DW$563       .dwtag  DW_TAG_variable
   15930                            .dwattr $C$DW$563, DW_AT_name("bias_regular")
   15931                            .dwattr $C$DW$563, DW_AT_TI_symbol_name("bias_regular")
   15932                            .dwattr $C$DW$563, DW_AT_type(*$C$DW$T$237)
   15933                            .dwattr $C$DW$563, DW_AT_location[DW_OP_breg13 36]
   15934                    
   15935                    $C$DW$564       .dwtag  DW_TAG_variable
   15936                            .dwattr $C$DW$564, DW_AT_name("bias_st")
   15937                            .dwattr $C$DW$564, DW_AT_TI_symbol_name("bias_st")
   15938                            .dwattr $C$DW$564, DW_AT_type(*$C$DW$T$237)
   15939                            .dwattr $C$DW$564, DW_AT_location[DW_OP_breg13 40]
   15940                    
   15941                    $C$DW$565       .dwtag  DW_TAG_variable
   15942                            .dwattr $C$DW$565, DW_AT_name("debug")
   15943                            .dwattr $C$DW$565, DW_AT_TI_symbol_name("debug")
   15944                            .dwattr $C$DW$565, DW_AT_type(*$C$DW$T$10)
   15945                            .dwattr $C$DW$565, DW_AT_location[DW_OP_breg13 44]
   15946                    
   15947                    $C$DW$566       .dwtag  DW_TAG_variable
   15948                            .dwattr $C$DW$566, DW_AT_name("i")
   15949                            .dwattr $C$DW$566, DW_AT_TI_symbol_name("i")
   15950                            .dwattr $C$DW$566, DW_AT_type(*$C$DW$T$10)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  291

   15951                            .dwattr $C$DW$566, DW_AT_location[DW_OP_breg13 48]
   15952                    
   15953                    $C$DW$567       .dwtag  DW_TAG_variable
   15954                            .dwattr $C$DW$567, DW_AT_name("result")
   15955                            .dwattr $C$DW$567, DW_AT_TI_symbol_name("result")
   15956                            .dwattr $C$DW$567, DW_AT_type(*$C$DW$T$10)
   15957                            .dwattr $C$DW$567, DW_AT_location[DW_OP_breg13 52]
   15958                    
   15959                    $C$DW$568       .dwtag  DW_TAG_variable
   15960                            .dwattr $C$DW$568, DW_AT_name("otp_value_zero")
   15961                            .dwattr $C$DW$568, DW_AT_TI_symbol_name("otp_value_zero")
   15962                            .dwattr $C$DW$568, DW_AT_type(*$C$DW$T$10)
   15963                            .dwattr $C$DW$568, DW_AT_location[DW_OP_breg13 56]
   15964                    
   15965                    $C$DW$569       .dwtag  DW_TAG_variable
   15966                            .dwattr $C$DW$569, DW_AT_name("gyro_st_al_max")
   15967                            .dwattr $C$DW$569, DW_AT_TI_symbol_name("gyro_st_al_max")
   15968                            .dwattr $C$DW$569, DW_AT_type(*$C$DW$T$16)
   15969                            .dwattr $C$DW$569, DW_AT_location[DW_OP_breg13 60]
   15970                    
   15971                    $C$DW$570       .dwtag  DW_TAG_variable
   15972                            .dwattr $C$DW$570, DW_AT_name("gyro_offset_max")
   15973                            .dwattr $C$DW$570, DW_AT_TI_symbol_name("gyro_offset_max")
   15974                            .dwattr $C$DW$570, DW_AT_type(*$C$DW$T$16)
   15975                            .dwattr $C$DW$570, DW_AT_location[DW_OP_breg13 64]
   15976                    
   15977                    $C$DW$571       .dwtag  DW_TAG_variable
   15978                            .dwattr $C$DW$571, DW_AT_name("regs")
   15979                            .dwattr $C$DW$571, DW_AT_TI_symbol_name("regs")
   15980                            .dwattr $C$DW$571, DW_AT_type(*$C$DW$T$184)
   15981                            .dwattr $C$DW$571, DW_AT_location[DW_OP_breg13 68]
   15982                    
   15983 00000006 920B              STR       A3, [SP, #44]         ; [DPU_V7M3_PIPE] |2258|  ; [ORIG 16-BIT INS]
   15984 00000008 910A              STR       A2, [SP, #40]         ; [DPU_V7M3_PIPE] |2258|  ; [ORIG 16-BIT INS]
   15985 0000000a 9009              STR       A1, [SP, #36]         ; [DPU_V7M3_PIPE] |2258|  ; [ORIG 16-BIT INS]
   15986                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2259,column 19,is_stmt,isa 1
   15987                    ;----------------------------------------------------------------------
   15988                    ; 2259 | int i, result = 0, otp_value_zero = 0;                                 
   15989                    ;----------------------------------------------------------------------
   15990 0000000c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2259|  ; [ORIG 16-BIT INS]
   15991 0000000e 900D              STR       A1, [SP, #52]         ; [DPU_V7M3_PIPE] |2259|  ; [ORIG 16-BIT INS]
   15992                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2259,column 39,is_stmt,isa 1
   15993                    ;----------------------------------------------------------------------
   15994                    ; 2260 | float gyro_st_al_max;                                                  
   15995                    ; 2261 | float st_shift_cust[3], st_shift_ratio[3], ct_shift_prod[3], gyro_offse
   15996                    ;     | t_max;                                                                 
   15997                    ; 2262 | unsigned char regs[3];                                                 
   15998                    ;----------------------------------------------------------------------
   15999 00000010 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2259|  ; [ORIG 16-BIT INS]
   16000 00000012 900E              STR       A1, [SP, #56]         ; [DPU_V7M3_PIPE] |2259|  ; [ORIG 16-BIT INS]
   16001                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2264,column 5,is_stmt,isa 1
   16002                    ;----------------------------------------------------------------------
   16003                    ; 2264 | if (i2c_read(st.hw->addr, REG_6500_XG_ST_DATA, 3, regs)) {             
   16004                    ;----------------------------------------------------------------------
   16005 00000014 2103              MOVS      A2, #3                ; [DPU_V7M3_PIPE] |2264|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  292

   16006 00000016 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2264|  ; [ORIG 16-BIT INS]
   16007 00000018 AA11              ADD       A3, SP, #68           ; [DPU_V7M3_PIPE] |2264|  ; [ORIG 16-BIT INS]
   16008                    $C$DW$572       .dwtag  DW_TAG_TI_branch
   16009                            .dwattr $C$DW$572, DW_AT_low_pc(0x00)
   16010                            .dwattr $C$DW$572, DW_AT_name("RD_MPU")
   16011                            .dwattr $C$DW$572, DW_AT_TI_call
   16012                    
   16013 0000001a FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |2264|  ; [KEEP 32-BIT INS]
   16014                            ; CALL OCCURS {RD_MPU }          ; [] |2264| 
   16015 0000001e B120              CBZ       A1, ||$C$L389||       ; []  ; [ORIG 16-BIT INS]
   16016                            ; BRANCHCC OCCURS {||$C$L389||}  ; [] |2264| 
   16017                    ;* --------------------------------------------------------------------------*
   16018                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2265,column 6,is_stmt,isa 1
   16019                    ;----------------------------------------------------------------------
   16020                    ; 2265 | if(debug)                                                              
   16021                    ;----------------------------------------------------------------------
   16022 00000020 980B              LDR       A1, [SP, #44]         ; [DPU_V7M3_PIPE] |2265|  ; [ORIG 16-BIT INS]
   16023 00000022 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2265|  ; [ORIG 16-BIT INS]
   16024 00000024 D0FF              BEQ       ||$C$L388||           ; [DPU_V7M3_PIPE] |2265|  ; [ORIG 16-BIT INS]
   16025                            ; BRANCHCC OCCURS {||$C$L388||}  ; [] |2265| 
   16026                    ;* --------------------------------------------------------------------------*
   16027                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2266,column 7,is_stmt,isa 1
   16028                    ;----------------------------------------------------------------------
   16029                    ; 2266 | log_i("Reading OTP Register Error.\n");                                
   16030                    ;----------------------------------------------------------------------
   16031                    ;* --------------------------------------------------------------------------*
   16032 00000026           ||$C$L388||:    
   16033                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2267,column 9,is_stmt,isa 1
   16034                    ;----------------------------------------------------------------------
   16035                    ; 2267 | return 0x07;                                                           
   16036                    ;----------------------------------------------------------------------
   16037 00000026 2007              MOVS      A1, #7                ; [DPU_V7M3_PIPE] |2267|  ; [ORIG 16-BIT INS]
   16038 00000028 E0F5              B         ||$C$L413||           ; [DPU_V7M3_PIPE] |2267|  ; [ORIG 16-BIT INS]
   16039                            ; BRANCH OCCURS {||$C$L413||}    ; [] |2267| 
   16040                    ;* --------------------------------------------------------------------------*
   16041 0000002a           ||$C$L389||:    
   16042                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2270,column 5,is_stmt,isa 1
   16043                    ;----------------------------------------------------------------------
   16044                    ; 2270 | if(debug)                                                              
   16045                    ;----------------------------------------------------------------------
   16046 0000002a 980B              LDR       A1, [SP, #44]         ; [DPU_V7M3_PIPE] |2270|  ; [ORIG 16-BIT INS]
   16047 0000002c 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2270|  ; [ORIG 16-BIT INS]
   16048 0000002e D0FF              BEQ       ||$C$L390||           ; [DPU_V7M3_PIPE] |2270|  ; [ORIG 16-BIT INS]
   16049                            ; BRANCHCC OCCURS {||$C$L390||}  ; [] |2270| 
   16050                    ;* --------------------------------------------------------------------------*
   16051                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2271,column 6,is_stmt,isa 1
   16052                    ;----------------------------------------------------------------------
   16053                    ; 2271 | log_i("Gyro OTP:%d, %d, %d\r\n", regs[0], regs[1], regs[2]);           
   16054                    ;----------------------------------------------------------------------
   16055                    ;* --------------------------------------------------------------------------*
   16056 00000030           ||$C$L390||:    
   16057                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2273,column 7,is_stmt,isa 1
   16058                    ;----------------------------------------------------------------------
   16059                    ; 2273 | for (i = 0; i < 3; i++) {                                              
   16060                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  293

   16061 00000030 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2273|  ; [ORIG 16-BIT INS]
   16062 00000032 900C              STR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2273|  ; [ORIG 16-BIT INS]
   16063                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2273,column 14,is_stmt,isa 1
   16064 00000034 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2273|  ; [ORIG 16-BIT INS]
   16065 00000036 2803              CMP       A1, #3                ; [DPU_V7M3_PIPE] |2273|  ; [ORIG 16-BIT INS]
   16066 00000038 DA34              BGE       ||$C$L394||           ; [DPU_V7M3_PIPE] |2273|  ; [ORIG 16-BIT INS]
   16067                            ; BRANCHCC OCCURS {||$C$L394||}  ; [] |2273| 
   16068                    ;* --------------------------------------------------------------------------*
   16069                    ;*   BEGIN LOOP ||$C$L391||
   16070                    ;*
   16071                    ;*   Loop source line                : 2273
   16072                    ;*   Loop closing brace source line  : 2283
   16073                    ;*   Known Minimum Trip Count        : 1
   16074                    ;*   Known Maximum Trip Count        : 4294967295
   16075                    ;*   Known Max Trip Count Factor     : 1
   16076                    ;* --------------------------------------------------------------------------*
   16077 0000003a           ||$C$L391||:    
   16078                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2274,column 3,is_stmt,isa 1
   16079                    ;----------------------------------------------------------------------
   16080                    ; 2274 | if (regs[i] != 0) {                                                    
   16081                    ;----------------------------------------------------------------------
   16082 0000003a 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2274|  ; [ORIG 16-BIT INS]
   16083 0000003c 4468              ADD       A1, SP, A1            ; [DPU_V7M3_PIPE] |2274|  ; [ORIG 16-BIT INS]
   16084 0000003e 0044F890          LDRB      A1, [A1, #68]         ; [DPU_V7M3_PIPE] |2274|  ; [KEEP 32-BIT INS]
   16085 00000042 B310              CBZ       A1, ||$C$L392||       ; []  ; [ORIG 16-BIT INS]
   16086                            ; BRANCHCC OCCURS {||$C$L392||}  ; [] |2274| 
   16087                    ;* --------------------------------------------------------------------------*
   16088                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2275,column 4,is_stmt,isa 1
   16089                    ;----------------------------------------------------------------------
   16090                    ; 2275 | ct_shift_prod[i] = mpu_6500_st_tb[regs[i] - 1];                        
   16091                    ;----------------------------------------------------------------------
   16092 00000044 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2275|  ; [ORIG 16-BIT INS]
   16093 00000046 4977              LDR       A2, $C$CON143         ; [DPU_V7M3_PIPE] |2275|  ; [ORIG 16-BIT INS]
   16094 00000048 4468              ADD       A1, SP, A1            ; [DPU_V7M3_PIPE] |2275|  ; [ORIG 16-BIT INS]
   16095 0000004a 0044F890          LDRB      A1, [A1, #68]         ; [DPU_V7M3_PIPE] |2275|  ; [KEEP 32-BIT INS]
   16096 0000004e 0040              LSLS      A1, A1, #1            ; [DPU_V7M3_PIPE] |2275|  ; [ORIG 16-BIT INS]
   16097 00000050 1E80              SUBS      A1, A1, #2            ; [DPU_V7M3_PIPE] |2275|  ; [ORIG 16-BIT INS]
   16098 00000052 5A08              LDRH      A1, [A2, +A1]         ; [DPU_V7M3_PIPE] |2275|  ; [ORIG 16-BIT INS]
   16099                    $C$DW$573       .dwtag  DW_TAG_TI_branch
   16100                            .dwattr $C$DW$573, DW_AT_low_pc(0x00)
   16101                            .dwattr $C$DW$573, DW_AT_name("__aeabi_ui2f")
   16102                            .dwattr $C$DW$573, DW_AT_TI_call
   16103                    
   16104 00000054 FFFEF7FF!         BL        __aeabi_ui2f          ; [DPU_V7M3_PIPE] |2275|  ; [KEEP 32-BIT INS]
   16105                            ; CALL OCCURS {__aeabi_ui2f }    ; [] |2275| 
   16106 00000058 990C              LDR       A2, [SP, #48]         ; [DPU_V7M3_PIPE] |2275|  ; [ORIG 16-BIT INS]
   16107 0000005a 0181EB0D          ADD       A2, SP, A2, LSL #2    ; [DPU_V7M3_PIPE] |2275|  ; [KEEP 32-BIT INS]
   16108 0000005e 6188              STR       A1, [A2, #24]         ; [DPU_V7M3_PIPE] |2275|  ; [ORIG 16-BIT INS]
   16109                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2276,column 4,is_stmt,isa 1
   16110                    ;----------------------------------------------------------------------
   16111                    ; 2276 | ct_shift_prod[i] *= 65536.f;                                           
   16112                    ;----------------------------------------------------------------------
   16113 00000060 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2276|  ; [ORIG 16-BIT INS]
   16114 00000062 496E              LDR       A2, $C$FL14           ; [DPU_V7M3_PIPE] |2276|  ; [ORIG 16-BIT INS]
   16115 00000064 AD06              ADD       V2, SP, #24           ; [DPU_V7M3_PIPE] |2276|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  294

   16116 00000066 0084              LSLS      V1, A1, #2            ; [DPU_V7M3_PIPE] |2276|  ; [ORIG 16-BIT INS]
   16117 00000068 5960              LDR       A1, [V1, +V2]         ; [DPU_V7M3_PIPE] |2276|  ; [ORIG 16-BIT INS]
   16118                    $C$DW$574       .dwtag  DW_TAG_TI_branch
   16119                            .dwattr $C$DW$574, DW_AT_low_pc(0x00)
   16120                            .dwattr $C$DW$574, DW_AT_name("__aeabi_fmul")
   16121                            .dwattr $C$DW$574, DW_AT_TI_call
   16122                    
   16123 0000006a FFFEF7FF!         BL        __aeabi_fmul          ; [DPU_V7M3_PIPE] |2276|  ; [KEEP 32-BIT INS]
   16124                            ; CALL OCCURS {__aeabi_fmul }    ; [] |2276| 
   16125 0000006e 5160              STR       A1, [V1, +V2]         ; [DPU_V7M3_PIPE] |2276|  ; [ORIG 16-BIT INS]
   16126                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2277,column 4,is_stmt,isa 1
   16127                    ;----------------------------------------------------------------------
   16128                    ; 2277 | ct_shift_prod[i] /= test.gyro_sens;                                    
   16129                    ; 2279 | else {                                                                 
   16130                    ;----------------------------------------------------------------------
   16131 00000070 486D              LDR       A1, $C$CON144         ; [DPU_V7M3_PIPE] |2277|  ; [ORIG 16-BIT INS]
   16132 00000072 9C0C              LDR       V1, [SP, #48]         ; [DPU_V7M3_PIPE] |2277|  ; [ORIG 16-BIT INS]
   16133 00000074 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2277|  ; [ORIG 16-BIT INS]
   16134                    $C$DW$575       .dwtag  DW_TAG_TI_branch
   16135                            .dwattr $C$DW$575, DW_AT_low_pc(0x00)
   16136                            .dwattr $C$DW$575, DW_AT_name("__aeabi_ui2f")
   16137                            .dwattr $C$DW$575, DW_AT_TI_call
   16138                    
   16139 00000076 FFFEF7FF!         BL        __aeabi_ui2f          ; [DPU_V7M3_PIPE] |2277|  ; [KEEP 32-BIT INS]
   16140                            ; CALL OCCURS {__aeabi_ui2f }    ; [] |2277| 
   16141 0000007a AD06              ADD       V2, SP, #24           ; [DPU_V7M3_PIPE] |2277|  ; [ORIG 16-BIT INS]
   16142 0000007c 00A4              LSLS      V1, V1, #2            ; [DPU_V7M3_PIPE] |2277|  ; [ORIG 16-BIT INS]
   16143 0000007e 4601              MOV       A2, A1                ; [DPU_V7M3_PIPE] |2277|  ; [ORIG 16-BIT INS]
   16144 00000080 5960              LDR       A1, [V1, +V2]         ; [DPU_V7M3_PIPE] |2277|  ; [ORIG 16-BIT INS]
   16145                    $C$DW$576       .dwtag  DW_TAG_TI_branch
   16146                            .dwattr $C$DW$576, DW_AT_low_pc(0x00)
   16147                            .dwattr $C$DW$576, DW_AT_name("__aeabi_fdiv")
   16148                            .dwattr $C$DW$576, DW_AT_TI_call
   16149                    
   16150 00000082 FFFEF7FF!         BL        __aeabi_fdiv          ; [DPU_V7M3_PIPE] |2277|  ; [KEEP 32-BIT INS]
   16151                            ; CALL OCCURS {__aeabi_fdiv }    ; [] |2277| 
   16152 00000086 5160              STR       A1, [V1, +V2]         ; [DPU_V7M3_PIPE] |2277|  ; [ORIG 16-BIT INS]
   16153 00000088 E006              B         ||$C$L393||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   16154                            ; BRANCH OCCURS {||$C$L393||}    ; [] 
   16155                    ;* --------------------------------------------------------------------------*
   16156 0000008a           ||$C$L392||:    
   16157                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2280,column 4,is_stmt,isa 1
   16158                    ;----------------------------------------------------------------------
   16159                    ; 2280 | ct_shift_prod[i] = 0;                                                  
   16160                    ;----------------------------------------------------------------------
   16161 0000008a 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2280|  ; [ORIG 16-BIT INS]
   16162 0000008c 4964              LDR       A2, $C$FL15           ; [DPU_V7M3_PIPE] |2280|  ; [ORIG 16-BIT INS]
   16163 0000008e 0080EB0D          ADD       A1, SP, A1, LSL #2    ; [DPU_V7M3_PIPE] |2280|  ; [KEEP 32-BIT INS]
   16164 00000092 6181              STR       A2, [A1, #24]         ; [DPU_V7M3_PIPE] |2280|  ; [ORIG 16-BIT INS]
   16165                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2281,column 4,is_stmt,isa 1
   16166                    ;----------------------------------------------------------------------
   16167                    ; 2281 | otp_value_zero = 1;                                                    
   16168                    ;----------------------------------------------------------------------
   16169 00000094 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |2281|  ; [ORIG 16-BIT INS]
   16170 00000096 900E              STR       A1, [SP, #56]         ; [DPU_V7M3_PIPE] |2281|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  295

   16171                    ;* --------------------------------------------------------------------------*
   16172 00000098           ||$C$L393||:    
   16173                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2273,column 21,is_stmt,isa 1
   16174 00000098 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2273|  ; [ORIG 16-BIT INS]
   16175 0000009a 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |2273|  ; [ORIG 16-BIT INS]
   16176 0000009c 900C              STR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2273|  ; [ORIG 16-BIT INS]
   16177                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2273,column 14,is_stmt,isa 1
   16178 0000009e 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2273|  ; [ORIG 16-BIT INS]
   16179 000000a0 2803              CMP       A1, #3                ; [DPU_V7M3_PIPE] |2273|  ; [ORIG 16-BIT INS]
   16180 000000a2 DBCA              BLT       ||$C$L391||           ; [DPU_V7M3_PIPE] |2273|  ; [ORIG 16-BIT INS]
   16181                            ; BRANCHCC OCCURS {||$C$L391||}  ; [] |2273| 
   16182                    ;* --------------------------------------------------------------------------*
   16183 000000a4           ||$C$L394||:    
   16184                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2285,column 2,is_stmt,isa 1
   16185                    ;----------------------------------------------------------------------
   16186                    ; 2285 | if(otp_value_zero == 0) {                                              
   16187                    ;----------------------------------------------------------------------
   16188 000000a4 980E              LDR       A1, [SP, #56]         ; [DPU_V7M3_PIPE] |2285|  ; [ORIG 16-BIT INS]
   16189 000000a6 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2285|  ; [ORIG 16-BIT INS]
   16190 000000a8 D14C              BNE       ||$C$L401||           ; [DPU_V7M3_PIPE] |2285|  ; [ORIG 16-BIT INS]
   16191                            ; BRANCHCC OCCURS {||$C$L401||}  ; [] |2285| 
   16192                    ;* --------------------------------------------------------------------------*
   16193                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2286,column 3,is_stmt,isa 1
   16194                    ;----------------------------------------------------------------------
   16195                    ; 2286 | if(debug)                                                              
   16196                    ;----------------------------------------------------------------------
   16197 000000aa 980B              LDR       A1, [SP, #44]         ; [DPU_V7M3_PIPE] |2286|  ; [ORIG 16-BIT INS]
   16198 000000ac 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2286|  ; [ORIG 16-BIT INS]
   16199 000000ae D0FF              BEQ       ||$C$L395||           ; [DPU_V7M3_PIPE] |2286|  ; [ORIG 16-BIT INS]
   16200                            ; BRANCHCC OCCURS {||$C$L395||}  ; [] |2286| 
   16201                    ;* --------------------------------------------------------------------------*
   16202                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2287,column 4,is_stmt,isa 1
   16203                    ;----------------------------------------------------------------------
   16204                    ; 2287 | log_i("GYRO:CRITERIA A\n");                                            
   16205                    ;----------------------------------------------------------------------
   16206                    ;* --------------------------------------------------------------------------*
   16207 000000b0           ||$C$L395||:    
   16208                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2289,column 8,is_stmt,isa 1
   16209                    ;----------------------------------------------------------------------
   16210                    ; 2289 | for (i = 0; i < 3; i++) {                                              
   16211                    ;----------------------------------------------------------------------
   16212 000000b0 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2289|  ; [ORIG 16-BIT INS]
   16213 000000b2 900C              STR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2289|  ; [ORIG 16-BIT INS]
   16214                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2289,column 15,is_stmt,isa 1
   16215 000000b4 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2289|  ; [ORIG 16-BIT INS]
   16216 000000b6 2803              CMP       A1, #3                ; [DPU_V7M3_PIPE] |2289|  ; [ORIG 16-BIT INS]
   16217 000000b8 DA79              BGE       ||$C$L407||           ; [DPU_V7M3_PIPE] |2289|  ; [ORIG 16-BIT INS]
   16218                            ; BRANCHCC OCCURS {||$C$L407||}  ; [] |2289| 
   16219                    ;* --------------------------------------------------------------------------*
   16220                    ;*   BEGIN LOOP ||$C$L396||
   16221                    ;*
   16222                    ;*   Loop source line                : 2289
   16223                    ;*   Loop closing brace source line  : 2310
   16224                    ;*   Known Minimum Trip Count        : 1
   16225                    ;*   Known Maximum Trip Count        : 4294967295
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  296

   16226                    ;*   Known Max Trip Count Factor     : 1
   16227                    ;* --------------------------------------------------------------------------*
   16228 000000ba           ||$C$L396||:    
   16229                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2290,column 4,is_stmt,isa 1
   16230                    ;----------------------------------------------------------------------
   16231                    ; 2290 | st_shift_cust[i] = bias_st[i] - bias_regular[i];                       
   16232                    ;----------------------------------------------------------------------
   16233 000000ba 990C              LDR       A2, [SP, #48]         ; [DPU_V7M3_PIPE] |2290|  ; [ORIG 16-BIT INS]
   16234 000000bc 9B09              LDR       A4, [SP, #36]         ; [DPU_V7M3_PIPE] |2290|  ; [ORIG 16-BIT INS]
   16235 000000be 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2290|  ; [ORIG 16-BIT INS]
   16236 000000c0 9A0A              LDR       A3, [SP, #40]         ; [DPU_V7M3_PIPE] |2290|  ; [ORIG 16-BIT INS]
   16237 000000c2 1021F853          LDR       A2, [A4, +A2, LSL #2] ; [DPU_V7M3_PIPE] |2290|  ; [KEEP 32-BIT INS]
   16238 000000c6 0020F852          LDR       A1, [A3, +A1, LSL #2] ; [DPU_V7M3_PIPE] |2290|  ; [KEEP 32-BIT INS]
   16239 000000ca 1A40              SUBS      A1, A1, A2            ; [DPU_V7M3_PIPE] |2290|  ; [ORIG 16-BIT INS]
   16240                    $C$DW$577       .dwtag  DW_TAG_TI_branch
   16241                            .dwattr $C$DW$577, DW_AT_low_pc(0x00)
   16242                            .dwattr $C$DW$577, DW_AT_name("__aeabi_i2f")
   16243                            .dwattr $C$DW$577, DW_AT_TI_call
   16244                    
   16245 000000cc FFFEF7FF!         BL        __aeabi_i2f           ; [DPU_V7M3_PIPE] |2290|  ; [KEEP 32-BIT INS]
   16246                            ; CALL OCCURS {__aeabi_i2f }     ; [] |2290| 
   16247 000000d0 990C              LDR       A2, [SP, #48]         ; [DPU_V7M3_PIPE] |2290|  ; [ORIG 16-BIT INS]
   16248 000000d2 0021F84D          STR       A1, [SP, +A2, LSL #2] ; [DPU_V7M3_PIPE] |2290|  ; [KEEP 32-BIT INS]
   16249                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2292,column 4,is_stmt,isa 1
   16250                    ;----------------------------------------------------------------------
   16251                    ; 2292 | if(debug) {                                                            
   16252                    ;----------------------------------------------------------------------
   16253 000000d6 980B              LDR       A1, [SP, #44]         ; [DPU_V7M3_PIPE] |2292|  ; [ORIG 16-BIT INS]
   16254 000000d8 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2292|  ; [ORIG 16-BIT INS]
   16255 000000da D0FF              BEQ       ||$C$L397||           ; [DPU_V7M3_PIPE] |2292|  ; [ORIG 16-BIT INS]
   16256                            ; BRANCHCC OCCURS {||$C$L397||}  ; [] |2292| 
   16257                    ;* --------------------------------------------------------------------------*
   16258                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2293,column 5,is_stmt,isa 1
   16259                    ;----------------------------------------------------------------------
   16260                    ; 2293 | log_i("Bias_Shift=%7.4f, Bias_Reg=%7.4f, Bias_HWST=%7.4f\r\n",         
   16261                    ; 2294 |                 st_shift_cust[i]/1.f, bias_regular[i]/1.f,             
   16262                    ; 2295 |                 bias_st[i]/1.f);                                       
   16263                    ;----------------------------------------------------------------------
   16264                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2296,column 5,is_stmt,isa 1
   16265                    ;----------------------------------------------------------------------
   16266                    ; 2296 | log_i("OTP value: %7.4f\r\n", ct_shift_prod[i]/1.f);                   
   16267                    ;----------------------------------------------------------------------
   16268                    ;* --------------------------------------------------------------------------*
   16269 000000dc           ||$C$L397||:    
   16270                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2299,column 4,is_stmt,isa 1
   16271                    ;----------------------------------------------------------------------
   16272                    ; 2299 | st_shift_ratio[i] = st_shift_cust[i] / ct_shift_prod[i];               
   16273                    ;----------------------------------------------------------------------
   16274 000000dc 990C              LDR       A2, [SP, #48]         ; [DPU_V7M3_PIPE] |2299|  ; [ORIG 16-BIT INS]
   16275 000000de 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2299|  ; [ORIG 16-BIT INS]
   16276 000000e0 0181EB0D          ADD       A2, SP, A2, LSL #2    ; [DPU_V7M3_PIPE] |2299|  ; [KEEP 32-BIT INS]
   16277 000000e4 0020F85D          LDR       A1, [SP, +A1, LSL #2] ; [DPU_V7M3_PIPE] |2299|  ; [KEEP 32-BIT INS]
   16278 000000e8 6989              LDR       A2, [A2, #24]         ; [DPU_V7M3_PIPE] |2299|  ; [ORIG 16-BIT INS]
   16279                    $C$DW$578       .dwtag  DW_TAG_TI_branch
   16280                            .dwattr $C$DW$578, DW_AT_low_pc(0x00)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  297

   16281                            .dwattr $C$DW$578, DW_AT_name("__aeabi_fdiv")
   16282                            .dwattr $C$DW$578, DW_AT_TI_call
   16283                    
   16284 000000ea FFFEF7FF!         BL        __aeabi_fdiv          ; [DPU_V7M3_PIPE] |2299|  ; [KEEP 32-BIT INS]
   16285                            ; CALL OCCURS {__aeabi_fdiv }    ; [] |2299| 
   16286 000000ee 990C              LDR       A2, [SP, #48]         ; [DPU_V7M3_PIPE] |2299|  ; [ORIG 16-BIT INS]
   16287 000000f0 0181EB0D          ADD       A2, SP, A2, LSL #2    ; [DPU_V7M3_PIPE] |2299|  ; [KEEP 32-BIT INS]
   16288 000000f4 60C8              STR       A1, [A2, #12]         ; [DPU_V7M3_PIPE] |2299|  ; [ORIG 16-BIT INS]
   16289                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2301,column 4,is_stmt,isa 1
   16290                    ;----------------------------------------------------------------------
   16291                    ; 2301 | if(debug)                                                              
   16292                    ;----------------------------------------------------------------------
   16293 000000f6 980B              LDR       A1, [SP, #44]         ; [DPU_V7M3_PIPE] |2301|  ; [ORIG 16-BIT INS]
   16294 000000f8 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2301|  ; [ORIG 16-BIT INS]
   16295 000000fa D0FF              BEQ       ||$C$L398||           ; [DPU_V7M3_PIPE] |2301|  ; [ORIG 16-BIT INS]
   16296                            ; BRANCHCC OCCURS {||$C$L398||}  ; [] |2301| 
   16297                    ;* --------------------------------------------------------------------------*
   16298                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2302,column 5,is_stmt,isa 1
   16299                    ;----------------------------------------------------------------------
   16300                    ; 2302 | log_i("ratio=%7.4f, threshold=%7.4f\r\n", st_shift_ratio[i]/1.f,       
   16301                    ; 2303 |                         test.max_gyro_var/1.f);                        
   16302                    ;----------------------------------------------------------------------
   16303                    ;* --------------------------------------------------------------------------*
   16304 000000fc           ||$C$L398||:    
   16305                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2305,column 4,is_stmt,isa 1
   16306                    ;----------------------------------------------------------------------
   16307                    ; 2305 | if (fabs(st_shift_ratio[i]) < test.max_gyro_var) {                     
   16308                    ;----------------------------------------------------------------------
   16309 000000fc 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2305|  ; [ORIG 16-BIT INS]
   16310 000000fe 0080EB0D          ADD       A1, SP, A1, LSL #2    ; [DPU_V7M3_PIPE] |2305|  ; [KEEP 32-BIT INS]
   16311 00000102 68C0              LDR       A1, [A1, #12]         ; [DPU_V7M3_PIPE] |2305|  ; [ORIG 16-BIT INS]
   16312                    $C$DW$579       .dwtag  DW_TAG_TI_branch
   16313                            .dwattr $C$DW$579, DW_AT_low_pc(0x00)
   16314                            .dwattr $C$DW$579, DW_AT_name("__aeabi_f2d")
   16315                            .dwattr $C$DW$579, DW_AT_TI_call
   16316                    
   16317 00000104 FFFEF7FF!         BL        __aeabi_f2d           ; [DPU_V7M3_PIPE] |2305|  ; [KEEP 32-BIT INS]
   16318                            ; CALL OCCURS {__aeabi_f2d }     ; [] |2305| 
   16319 00000108 4605              MOV       V2, A1                ; [DPU_V7M3_PIPE] |2305|  ; [ORIG 16-BIT INS]
   16320 0000010a 4848              LDR       A1, $C$CON145         ; [DPU_V7M3_PIPE] |2305|  ; [ORIG 16-BIT INS]
   16321 0000010c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2305|  ; [ORIG 16-BIT INS]
   16322 0000010e 460C              MOV       V1, A2                ; [DPU_V7M3_PIPE] |2305|  ; [ORIG 16-BIT INS]
   16323                    $C$DW$580       .dwtag  DW_TAG_TI_branch
   16324                            .dwattr $C$DW$580, DW_AT_low_pc(0x00)
   16325                            .dwattr $C$DW$580, DW_AT_name("__aeabi_f2d")
   16326                            .dwattr $C$DW$580, DW_AT_TI_call
   16327                    
   16328 00000110 FFFEF7FF!         BL        __aeabi_f2d           ; [DPU_V7M3_PIPE] |2305|  ; [KEEP 32-BIT INS]
   16329                            ; CALL OCCURS {__aeabi_f2d }     ; [] |2305| 
   16330 00000114 460B              MOV       A4, A2                ; [DPU_V7M3_PIPE] |2305|  ; [ORIG 16-BIT INS]
   16331 00000116 4602              MOV       A3, A1                ; [DPU_V7M3_PIPE] |2305|  ; [ORIG 16-BIT INS]
   16332 00000118 4100F024          BIC       A2, V1, #-2147483648  ; [DPU_V7M3_PIPE] |2305|  ; [KEEP 32-BIT INS]
   16333 0000011c 4628              MOV       A1, V2                ; [DPU_V7M3_PIPE] |2305|  ; [ORIG 16-BIT INS]
   16334                    $C$DW$581       .dwtag  DW_TAG_TI_branch
   16335                            .dwattr $C$DW$581, DW_AT_low_pc(0x00)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  298

   16336                            .dwattr $C$DW$581, DW_AT_name("__aeabi_cdcmple")
   16337                            .dwattr $C$DW$581, DW_AT_TI_call
   16338                    
   16339 0000011e FFFEF7FF!         BL        __aeabi_cdcmple       ; [DPU_V7M3_PIPE] |2305|  ; [KEEP 32-BIT INS]
   16340                            ; CALL OCCURS {__aeabi_cdcmple }  ; [] |2305| 
   16341 00000122 D208              BCS       ||$C$L400||           ; [DPU_V7M3_PIPE] |2305|  ; [ORIG 16-BIT INS]
   16342                            ; BRANCHCC OCCURS {||$C$L400||}  ; [] |2305| 
   16343                    ;* --------------------------------------------------------------------------*
   16344                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2306,column 5,is_stmt,isa 1
   16345                    ;----------------------------------------------------------------------
   16346                    ; 2306 | if(debug)                                                              
   16347                    ;----------------------------------------------------------------------
   16348 00000124 980B              LDR       A1, [SP, #44]         ; [DPU_V7M3_PIPE] |2306|  ; [ORIG 16-BIT INS]
   16349 00000126 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2306|  ; [ORIG 16-BIT INS]
   16350 00000128 D0FF              BEQ       ||$C$L399||           ; [DPU_V7M3_PIPE] |2306|  ; [ORIG 16-BIT INS]
   16351                            ; BRANCHCC OCCURS {||$C$L399||}  ; [] |2306| 
   16352                    ;* --------------------------------------------------------------------------*
   16353                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2307,column 6,is_stmt,isa 1
   16354                    ;----------------------------------------------------------------------
   16355                    ; 2307 | log_i("Gyro Fail Axis = %d\n", i);                                     
   16356                    ;----------------------------------------------------------------------
   16357                    ;* --------------------------------------------------------------------------*
   16358 0000012a           ||$C$L399||:    
   16359                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2308,column 5,is_stmt,isa 1
   16360                    ;----------------------------------------------------------------------
   16361                    ; 2308 | result |= 1 << i;       //Error condition                              
   16362                    ; 2312 | else {                                                                 
   16363                    ;----------------------------------------------------------------------
   16364 0000012a 9A0C              LDR       A3, [SP, #48]         ; [DPU_V7M3_PIPE] |2308|  ; [ORIG 16-BIT INS]
   16365 0000012c 990D              LDR       A2, [SP, #52]         ; [DPU_V7M3_PIPE] |2308|  ; [ORIG 16-BIT INS]
   16366 0000012e 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |2308|  ; [ORIG 16-BIT INS]
   16367 00000130 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |2308|  ; [ORIG 16-BIT INS]
   16368 00000132 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |2308|  ; [ORIG 16-BIT INS]
   16369 00000134 900D              STR       A1, [SP, #52]         ; [DPU_V7M3_PIPE] |2308|  ; [ORIG 16-BIT INS]
   16370                    ;* --------------------------------------------------------------------------*
   16371 00000136           ||$C$L400||:    
   16372                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2289,column 22,is_stmt,isa 1
   16373 00000136 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2289|  ; [ORIG 16-BIT INS]
   16374 00000138 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |2289|  ; [ORIG 16-BIT INS]
   16375 0000013a 900C              STR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2289|  ; [ORIG 16-BIT INS]
   16376                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2289,column 15,is_stmt,isa 1
   16377 0000013c 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2289|  ; [ORIG 16-BIT INS]
   16378 0000013e 2803              CMP       A1, #3                ; [DPU_V7M3_PIPE] |2289|  ; [ORIG 16-BIT INS]
   16379 00000140 DBBB              BLT       ||$C$L396||           ; [DPU_V7M3_PIPE] |2289|  ; [ORIG 16-BIT INS]
   16380                            ; BRANCHCC OCCURS {||$C$L396||}  ; [] |2289| 
   16381                    ;* --------------------------------------------------------------------------*
   16382 00000142 E034              B         ||$C$L407||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   16383                            ; BRANCH OCCURS {||$C$L407||}    ; [] 
   16384                    ;* --------------------------------------------------------------------------*
   16385 00000144           ||$C$L401||:    
   16386                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2314,column 3,is_stmt,isa 1
   16387                    ;----------------------------------------------------------------------
   16388                    ; 2314 | gyro_st_al_max = test.max_dps * 65536.f;                               
   16389                    ;----------------------------------------------------------------------
   16390 00000144 483A              LDR       A1, $C$CON146         ; [DPU_V7M3_PIPE] |2314|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  299

   16391 00000146 4935              LDR       A2, $C$FL14           ; [DPU_V7M3_PIPE] |2314|  ; [ORIG 16-BIT INS]
   16392 00000148 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2314|  ; [ORIG 16-BIT INS]
   16393                    $C$DW$582       .dwtag  DW_TAG_TI_branch
   16394                            .dwattr $C$DW$582, DW_AT_low_pc(0x00)
   16395                            .dwattr $C$DW$582, DW_AT_name("__aeabi_fmul")
   16396                            .dwattr $C$DW$582, DW_AT_TI_call
   16397                    
   16398 0000014a FFFEF7FF!         BL        __aeabi_fmul          ; [DPU_V7M3_PIPE] |2314|  ; [KEEP 32-BIT INS]
   16399                            ; CALL OCCURS {__aeabi_fmul }    ; [] |2314| 
   16400 0000014e 900F              STR       A1, [SP, #60]         ; [DPU_V7M3_PIPE] |2314|  ; [ORIG 16-BIT INS]
   16401                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2316,column 3,is_stmt,isa 1
   16402                    ;----------------------------------------------------------------------
   16403                    ; 2316 | if(debug) {                                                            
   16404                    ;----------------------------------------------------------------------
   16405 00000150 980B              LDR       A1, [SP, #44]         ; [DPU_V7M3_PIPE] |2316|  ; [ORIG 16-BIT INS]
   16406 00000152 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2316|  ; [ORIG 16-BIT INS]
   16407 00000154 D0FF              BEQ       ||$C$L402||           ; [DPU_V7M3_PIPE] |2316|  ; [ORIG 16-BIT INS]
   16408                            ; BRANCHCC OCCURS {||$C$L402||}  ; [] |2316| 
   16409                    ;* --------------------------------------------------------------------------*
   16410                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2317,column 4,is_stmt,isa 1
   16411                    ;----------------------------------------------------------------------
   16412                    ; 2317 | log_i("GYRO:CRITERIA B\r\n");                                          
   16413                    ;----------------------------------------------------------------------
   16414                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2318,column 4,is_stmt,isa 1
   16415                    ;----------------------------------------------------------------------
   16416                    ; 2318 | log_i("Max DPS: %7.4f\r\n", gyro_st_al_max/1.f);                       
   16417                    ;----------------------------------------------------------------------
   16418                    ;* --------------------------------------------------------------------------*
   16419 00000156           ||$C$L402||:    
   16420                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2321,column 8,is_stmt,isa 1
   16421                    ;----------------------------------------------------------------------
   16422                    ; 2321 | for (i = 0; i < 3; i++) {                                              
   16423                    ;----------------------------------------------------------------------
   16424 00000156 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2321|  ; [ORIG 16-BIT INS]
   16425 00000158 900C              STR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2321|  ; [ORIG 16-BIT INS]
   16426                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2321,column 15,is_stmt,isa 1
   16427 0000015a 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2321|  ; [ORIG 16-BIT INS]
   16428 0000015c 2803              CMP       A1, #3                ; [DPU_V7M3_PIPE] |2321|  ; [ORIG 16-BIT INS]
   16429 0000015e DA26              BGE       ||$C$L407||           ; [DPU_V7M3_PIPE] |2321|  ; [ORIG 16-BIT INS]
   16430                            ; BRANCHCC OCCURS {||$C$L407||}  ; [] |2321| 
   16431                    ;* --------------------------------------------------------------------------*
   16432                    ;*   BEGIN LOOP ||$C$L403||
   16433                    ;*
   16434                    ;*   Loop source line                : 2321
   16435                    ;*   Loop closing brace source line  : 2331
   16436                    ;*   Known Minimum Trip Count        : 1
   16437                    ;*   Known Maximum Trip Count        : 4294967295
   16438                    ;*   Known Max Trip Count Factor     : 1
   16439                    ;* --------------------------------------------------------------------------*
   16440 00000160           ||$C$L403||:    
   16441                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2322,column 4,is_stmt,isa 1
   16442                    ;----------------------------------------------------------------------
   16443                    ; 2322 | st_shift_cust[i] = bias_st[i] - bias_regular[i];                       
   16444                    ;----------------------------------------------------------------------
   16445 00000160 990C              LDR       A2, [SP, #48]         ; [DPU_V7M3_PIPE] |2322|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  300

   16446 00000162 9B09              LDR       A4, [SP, #36]         ; [DPU_V7M3_PIPE] |2322|  ; [ORIG 16-BIT INS]
   16447 00000164 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2322|  ; [ORIG 16-BIT INS]
   16448 00000166 9A0A              LDR       A3, [SP, #40]         ; [DPU_V7M3_PIPE] |2322|  ; [ORIG 16-BIT INS]
   16449 00000168 1021F853          LDR       A2, [A4, +A2, LSL #2] ; [DPU_V7M3_PIPE] |2322|  ; [KEEP 32-BIT INS]
   16450 0000016c 0020F852          LDR       A1, [A3, +A1, LSL #2] ; [DPU_V7M3_PIPE] |2322|  ; [KEEP 32-BIT INS]
   16451 00000170 1A40              SUBS      A1, A1, A2            ; [DPU_V7M3_PIPE] |2322|  ; [ORIG 16-BIT INS]
   16452                    $C$DW$583       .dwtag  DW_TAG_TI_branch
   16453                            .dwattr $C$DW$583, DW_AT_low_pc(0x00)
   16454                            .dwattr $C$DW$583, DW_AT_name("__aeabi_i2f")
   16455                            .dwattr $C$DW$583, DW_AT_TI_call
   16456                    
   16457 00000172 FFFEF7FF!         BL        __aeabi_i2f           ; [DPU_V7M3_PIPE] |2322|  ; [KEEP 32-BIT INS]
   16458                            ; CALL OCCURS {__aeabi_i2f }     ; [] |2322| 
   16459 00000176 990C              LDR       A2, [SP, #48]         ; [DPU_V7M3_PIPE] |2322|  ; [ORIG 16-BIT INS]
   16460 00000178 0021F84D          STR       A1, [SP, +A2, LSL #2] ; [DPU_V7M3_PIPE] |2322|  ; [KEEP 32-BIT INS]
   16461                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2324,column 4,is_stmt,isa 1
   16462                    ;----------------------------------------------------------------------
   16463                    ; 2324 | if(debug)                                                              
   16464                    ;----------------------------------------------------------------------
   16465 0000017c 980B              LDR       A1, [SP, #44]         ; [DPU_V7M3_PIPE] |2324|  ; [ORIG 16-BIT INS]
   16466 0000017e 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2324|  ; [ORIG 16-BIT INS]
   16467 00000180 D0FF              BEQ       ||$C$L404||           ; [DPU_V7M3_PIPE] |2324|  ; [ORIG 16-BIT INS]
   16468                            ; BRANCHCC OCCURS {||$C$L404||}  ; [] |2324| 
   16469                    ;* --------------------------------------------------------------------------*
   16470                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2325,column 5,is_stmt,isa 1
   16471                    ;----------------------------------------------------------------------
   16472                    ; 2325 | log_i("Bias_shift=%7.4f, st=%7.4f, reg=%7.4f\n", st_shift_cust[i]/1.f,
   16473                    ;     | bias_st[i]/1.f, bias_regular[i]/1.f);                                  
   16474                    ;----------------------------------------------------------------------
   16475                    ;* --------------------------------------------------------------------------*
   16476 00000182           ||$C$L404||:    
   16477                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2326,column 4,is_stmt,isa 1
   16478                    ;----------------------------------------------------------------------
   16479                    ; 2326 | if(st_shift_cust[i] < gyro_st_al_max) {                                
   16480                    ;----------------------------------------------------------------------
   16481 00000182 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2326|  ; [ORIG 16-BIT INS]
   16482 00000184 990F              LDR       A2, [SP, #60]         ; [DPU_V7M3_PIPE] |2326|  ; [ORIG 16-BIT INS]
   16483 00000186 0020F85D          LDR       A1, [SP, +A1, LSL #2] ; [DPU_V7M3_PIPE] |2326|  ; [KEEP 32-BIT INS]
   16484                    $C$DW$584       .dwtag  DW_TAG_TI_branch
   16485                            .dwattr $C$DW$584, DW_AT_low_pc(0x00)
   16486                            .dwattr $C$DW$584, DW_AT_name("__aeabi_cfcmple")
   16487                            .dwattr $C$DW$584, DW_AT_TI_call
   16488                    
   16489 0000018a FFFEF7FF!         BL        __aeabi_cfcmple       ; [DPU_V7M3_PIPE] |2326|  ; [KEEP 32-BIT INS]
   16490                            ; CALL OCCURS {__aeabi_cfcmple }  ; [] |2326| 
   16491 0000018e D208              BCS       ||$C$L406||           ; [DPU_V7M3_PIPE] |2326|  ; [ORIG 16-BIT INS]
   16492                            ; BRANCHCC OCCURS {||$C$L406||}  ; [] |2326| 
   16493                    ;* --------------------------------------------------------------------------*
   16494                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2327,column 5,is_stmt,isa 1
   16495                    ;----------------------------------------------------------------------
   16496                    ; 2327 | if(debug)                                                              
   16497                    ;----------------------------------------------------------------------
   16498 00000190 980B              LDR       A1, [SP, #44]         ; [DPU_V7M3_PIPE] |2327|  ; [ORIG 16-BIT INS]
   16499 00000192 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2327|  ; [ORIG 16-BIT INS]
   16500 00000194 D0FF              BEQ       ||$C$L405||           ; [DPU_V7M3_PIPE] |2327|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  301

   16501                            ; BRANCHCC OCCURS {||$C$L405||}  ; [] |2327| 
   16502                    ;* --------------------------------------------------------------------------*
   16503                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2328,column 6,is_stmt,isa 1
   16504                    ;----------------------------------------------------------------------
   16505                    ; 2328 | log_i("GYRO FAIL axis:%d greater than 60dps\n", i);                    
   16506                    ;----------------------------------------------------------------------
   16507                    ;* --------------------------------------------------------------------------*
   16508 00000196           ||$C$L405||:    
   16509                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2329,column 5,is_stmt,isa 1
   16510                    ;----------------------------------------------------------------------
   16511                    ; 2329 | result |= 1 << i;       //Error condition                              
   16512                    ;----------------------------------------------------------------------
   16513 00000196 9A0C              LDR       A3, [SP, #48]         ; [DPU_V7M3_PIPE] |2329|  ; [ORIG 16-BIT INS]
   16514 00000198 990D              LDR       A2, [SP, #52]         ; [DPU_V7M3_PIPE] |2329|  ; [ORIG 16-BIT INS]
   16515 0000019a 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |2329|  ; [ORIG 16-BIT INS]
   16516 0000019c 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |2329|  ; [ORIG 16-BIT INS]
   16517 0000019e 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |2329|  ; [ORIG 16-BIT INS]
   16518 000001a0 900D              STR       A1, [SP, #52]         ; [DPU_V7M3_PIPE] |2329|  ; [ORIG 16-BIT INS]
   16519                    ;* --------------------------------------------------------------------------*
   16520 000001a2           ||$C$L406||:    
   16521                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2321,column 22,is_stmt,isa 1
   16522 000001a2 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2321|  ; [ORIG 16-BIT INS]
   16523 000001a4 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |2321|  ; [ORIG 16-BIT INS]
   16524 000001a6 900C              STR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2321|  ; [ORIG 16-BIT INS]
   16525                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2321,column 15,is_stmt,isa 1
   16526 000001a8 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2321|  ; [ORIG 16-BIT INS]
   16527 000001aa 2803              CMP       A1, #3                ; [DPU_V7M3_PIPE] |2321|  ; [ORIG 16-BIT INS]
   16528 000001ac DBD8              BLT       ||$C$L403||           ; [DPU_V7M3_PIPE] |2321|  ; [ORIG 16-BIT INS]
   16529                            ; BRANCHCC OCCURS {||$C$L403||}  ; [] |2321| 
   16530                    ;* --------------------------------------------------------------------------*
   16531 000001ae           ||$C$L407||:    
   16532                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2334,column 2,is_stmt,isa 1
   16533                    ;----------------------------------------------------------------------
   16534                    ; 2334 | if(result == 0) {                                                      
   16535                    ;----------------------------------------------------------------------
   16536 000001ae 980D              LDR       A1, [SP, #52]         ; [DPU_V7M3_PIPE] |2334|  ; [ORIG 16-BIT INS]
   16537 000001b0 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2334|  ; [ORIG 16-BIT INS]
   16538 000001b2 D12F              BNE       ||$C$L412||           ; [DPU_V7M3_PIPE] |2334|  ; [ORIG 16-BIT INS]
   16539                            ; BRANCHCC OCCURS {||$C$L412||}  ; [] |2334| 
   16540                    ;* --------------------------------------------------------------------------*
   16541                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2336,column 3,is_stmt,isa 1
   16542                    ;----------------------------------------------------------------------
   16543                    ; 2336 | gyro_offset_max = test.min_dps * 65536.f;                              
   16544                    ;----------------------------------------------------------------------
   16545 000001b4 481F              LDR       A1, $C$CON147         ; [DPU_V7M3_PIPE] |2336|  ; [ORIG 16-BIT INS]
   16546 000001b6 4919              LDR       A2, $C$FL14           ; [DPU_V7M3_PIPE] |2336|  ; [ORIG 16-BIT INS]
   16547 000001b8 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2336|  ; [ORIG 16-BIT INS]
   16548                    $C$DW$585       .dwtag  DW_TAG_TI_branch
   16549                            .dwattr $C$DW$585, DW_AT_low_pc(0x00)
   16550                            .dwattr $C$DW$585, DW_AT_name("__aeabi_fmul")
   16551                            .dwattr $C$DW$585, DW_AT_TI_call
   16552                    
   16553 000001ba FFFEF7FF!         BL        __aeabi_fmul          ; [DPU_V7M3_PIPE] |2336|  ; [KEEP 32-BIT INS]
   16554                            ; CALL OCCURS {__aeabi_fmul }    ; [] |2336| 
   16555 000001be 9010              STR       A1, [SP, #64]         ; [DPU_V7M3_PIPE] |2336|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  302

   16556                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2337,column 3,is_stmt,isa 1
   16557                    ;----------------------------------------------------------------------
   16558                    ; 2337 | if(debug)                                                              
   16559                    ;----------------------------------------------------------------------
   16560 000001c0 980B              LDR       A1, [SP, #44]         ; [DPU_V7M3_PIPE] |2337|  ; [ORIG 16-BIT INS]
   16561 000001c2 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2337|  ; [ORIG 16-BIT INS]
   16562 000001c4 D0FF              BEQ       ||$C$L408||           ; [DPU_V7M3_PIPE] |2337|  ; [ORIG 16-BIT INS]
   16563                            ; BRANCHCC OCCURS {||$C$L408||}  ; [] |2337| 
   16564                    ;* --------------------------------------------------------------------------*
   16565                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2338,column 4,is_stmt,isa 1
   16566                    ;----------------------------------------------------------------------
   16567                    ; 2338 | log_i("Gyro:CRITERIA C: bias less than %7.4f\n", gyro_offset_max/1.f); 
   16568                    ;----------------------------------------------------------------------
   16569                    ;* --------------------------------------------------------------------------*
   16570 000001c6           ||$C$L408||:    
   16571                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2339,column 8,is_stmt,isa 1
   16572                    ;----------------------------------------------------------------------
   16573                    ; 2339 | for (i = 0; i < 3; i++) {                                              
   16574                    ;----------------------------------------------------------------------
   16575 000001c6 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2339|  ; [ORIG 16-BIT INS]
   16576 000001c8 900C              STR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2339|  ; [ORIG 16-BIT INS]
   16577                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2339,column 15,is_stmt,isa 1
   16578 000001ca 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2339|  ; [ORIG 16-BIT INS]
   16579 000001cc 2803              CMP       A1, #3                ; [DPU_V7M3_PIPE] |2339|  ; [ORIG 16-BIT INS]
   16580 000001ce DA21              BGE       ||$C$L412||           ; [DPU_V7M3_PIPE] |2339|  ; [ORIG 16-BIT INS]
   16581                            ; BRANCHCC OCCURS {||$C$L412||}  ; [] |2339| 
   16582                    ;* --------------------------------------------------------------------------*
   16583                    ;*   BEGIN LOOP ||$C$L409||
   16584                    ;*
   16585                    ;*   Loop source line                : 2339
   16586                    ;*   Loop closing brace source line  : 2345
   16587                    ;*   Known Minimum Trip Count        : 1
   16588                    ;*   Known Maximum Trip Count        : 4294967295
   16589                    ;*   Known Max Trip Count Factor     : 1
   16590                    ;* --------------------------------------------------------------------------*
   16591 000001d0           ||$C$L409||:    
   16592                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2340,column 4,is_stmt,isa 1
   16593                    ;----------------------------------------------------------------------
   16594                    ; 2340 | if(fabs(bias_regular[i]) > gyro_offset_max) {                          
   16595                    ;----------------------------------------------------------------------
   16596 000001d0 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2340|  ; [ORIG 16-BIT INS]
   16597 000001d2 9909              LDR       A2, [SP, #36]         ; [DPU_V7M3_PIPE] |2340|  ; [ORIG 16-BIT INS]
   16598 000001d4 0020F851          LDR       A1, [A2, +A1, LSL #2] ; [DPU_V7M3_PIPE] |2340|  ; [KEEP 32-BIT INS]
   16599                    $C$DW$586       .dwtag  DW_TAG_TI_branch
   16600                            .dwattr $C$DW$586, DW_AT_low_pc(0x00)
   16601                            .dwattr $C$DW$586, DW_AT_name("__aeabi_i2d")
   16602                            .dwattr $C$DW$586, DW_AT_TI_call
   16603                    
   16604 000001d8 FFFEF7FF!         BL        __aeabi_i2d           ; [DPU_V7M3_PIPE] |2340|  ; [KEEP 32-BIT INS]
   16605                            ; CALL OCCURS {__aeabi_i2d }     ; [] |2340| 
   16606 000001dc 4605              MOV       V2, A1                ; [DPU_V7M3_PIPE] |2340|  ; [ORIG 16-BIT INS]
   16607 000001de 9810              LDR       A1, [SP, #64]         ; [DPU_V7M3_PIPE] |2340|  ; [ORIG 16-BIT INS]
   16608 000001e0 460C              MOV       V1, A2                ; [DPU_V7M3_PIPE] |2340|  ; [ORIG 16-BIT INS]
   16609                    $C$DW$587       .dwtag  DW_TAG_TI_branch
   16610                            .dwattr $C$DW$587, DW_AT_low_pc(0x00)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  303

   16611                            .dwattr $C$DW$587, DW_AT_name("__aeabi_f2d")
   16612                            .dwattr $C$DW$587, DW_AT_TI_call
   16613                    
   16614 000001e2 FFFEF7FF!         BL        __aeabi_f2d           ; [DPU_V7M3_PIPE] |2340|  ; [KEEP 32-BIT INS]
   16615                            ; CALL OCCURS {__aeabi_f2d }     ; [] |2340| 
   16616 000001e6 460B              MOV       A4, A2                ; [DPU_V7M3_PIPE] |2340|  ; [ORIG 16-BIT INS]
   16617 000001e8 4602              MOV       A3, A1                ; [DPU_V7M3_PIPE] |2340|  ; [ORIG 16-BIT INS]
   16618 000001ea 4100F024          BIC       A2, V1, #-2147483648  ; [DPU_V7M3_PIPE] |2340|  ; [KEEP 32-BIT INS]
   16619 000001ee 4628              MOV       A1, V2                ; [DPU_V7M3_PIPE] |2340|  ; [ORIG 16-BIT INS]
   16620                    $C$DW$588       .dwtag  DW_TAG_TI_branch
   16621                            .dwattr $C$DW$588, DW_AT_low_pc(0x00)
   16622                            .dwattr $C$DW$588, DW_AT_name("__aeabi_cdrcmple")
   16623                            .dwattr $C$DW$588, DW_AT_TI_call
   16624                    
   16625 000001f0 FFFEF7FF!         BL        __aeabi_cdrcmple      ; [DPU_V7M3_PIPE] |2340|  ; [KEEP 32-BIT INS]
   16626                            ; CALL OCCURS {__aeabi_cdrcmple }  ; [] |2340| 
   16627 000001f4 D208              BCS       ||$C$L411||           ; [DPU_V7M3_PIPE] |2340|  ; [ORIG 16-BIT INS]
   16628                            ; BRANCHCC OCCURS {||$C$L411||}  ; [] |2340| 
   16629                    ;* --------------------------------------------------------------------------*
   16630                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2341,column 5,is_stmt,isa 1
   16631                    ;----------------------------------------------------------------------
   16632                    ; 2341 | if(debug)                                                              
   16633                    ;----------------------------------------------------------------------
   16634 000001f6 980B              LDR       A1, [SP, #44]         ; [DPU_V7M3_PIPE] |2341|  ; [ORIG 16-BIT INS]
   16635 000001f8 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2341|  ; [ORIG 16-BIT INS]
   16636 000001fa D0FF              BEQ       ||$C$L410||           ; [DPU_V7M3_PIPE] |2341|  ; [ORIG 16-BIT INS]
   16637                            ; BRANCHCC OCCURS {||$C$L410||}  ; [] |2341| 
   16638                    ;* --------------------------------------------------------------------------*
   16639                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2342,column 6,is_stmt,isa 1
   16640                    ;----------------------------------------------------------------------
   16641                    ; 2342 | log_i("FAILED: Gyro axis:%d = %ld > 20dps\n", i, bias_regular[i]);     
   16642                    ;----------------------------------------------------------------------
   16643                    ;* --------------------------------------------------------------------------*
   16644 000001fc           ||$C$L410||:    
   16645                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2343,column 5,is_stmt,isa 1
   16646                    ;----------------------------------------------------------------------
   16647                    ; 2343 | result |= 1 << i;       //Error condition                              
   16648                    ;----------------------------------------------------------------------
   16649 000001fc 9A0C              LDR       A3, [SP, #48]         ; [DPU_V7M3_PIPE] |2343|  ; [ORIG 16-BIT INS]
   16650 000001fe 990D              LDR       A2, [SP, #52]         ; [DPU_V7M3_PIPE] |2343|  ; [ORIG 16-BIT INS]
   16651 00000200 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |2343|  ; [ORIG 16-BIT INS]
   16652 00000202 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |2343|  ; [ORIG 16-BIT INS]
   16653 00000204 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |2343|  ; [ORIG 16-BIT INS]
   16654 00000206 900D              STR       A1, [SP, #52]         ; [DPU_V7M3_PIPE] |2343|  ; [ORIG 16-BIT INS]
   16655                    ;* --------------------------------------------------------------------------*
   16656 00000208           ||$C$L411||:    
   16657                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2339,column 22,is_stmt,isa 1
   16658 00000208 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2339|  ; [ORIG 16-BIT INS]
   16659 0000020a 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |2339|  ; [ORIG 16-BIT INS]
   16660 0000020c 900C              STR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2339|  ; [ORIG 16-BIT INS]
   16661                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2339,column 15,is_stmt,isa 1
   16662 0000020e 980C              LDR       A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2339|  ; [ORIG 16-BIT INS]
   16663 00000210 2803              CMP       A1, #3                ; [DPU_V7M3_PIPE] |2339|  ; [ORIG 16-BIT INS]
   16664 00000212 DBDD              BLT       ||$C$L409||           ; [DPU_V7M3_PIPE] |2339|  ; [ORIG 16-BIT INS]
   16665                            ; BRANCHCC OCCURS {||$C$L409||}  ; [] |2339| 
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  304

   16666                    ;* --------------------------------------------------------------------------*
   16667 00000214           ||$C$L412||:    
   16668                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2347,column 5,is_stmt,isa 1
   16669                    ;----------------------------------------------------------------------
   16670                    ; 2347 | return result;                                                         
   16671                    ;----------------------------------------------------------------------
   16672 00000214 980D              LDR       A1, [SP, #52]         ; [DPU_V7M3_PIPE] |2347|  ; [ORIG 16-BIT INS]
   16673                    ;* --------------------------------------------------------------------------*
   16674 00000216           ||$C$L413||:    
   16675                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2348,column 1,is_stmt,isa 1
   16676 00000216 B013              ADD       SP, SP, #76           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   16677                            .dwcfi  cfa_offset, 12
   16678                    $C$DW$589       .dwtag  DW_TAG_TI_branch
   16679                            .dwattr $C$DW$589, DW_AT_low_pc(0x00)
   16680                            .dwattr $C$DW$589, DW_AT_TI_return
   16681                    
   16682 00000218 BD30              POP       {V1, V2, PC}          ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   16683                            .dwcfi  cfa_offset, 0
   16684                            .dwcfi  restore_reg, 5
   16685                            .dwcfi  restore_reg, 4
   16686                            ; BRANCH OCCURS                  ; [] 
   16687                            .dwattr $C$DW$556, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   16688                            .dwattr $C$DW$556, DW_AT_TI_end_line(0x92c)
   16689                            .dwattr $C$DW$556, DW_AT_TI_end_column(0x01)
   16690                            .dwendentry
   16691                            .dwendtag $C$DW$556
   16692                    
   16693 00000000                   .sect   ".text:get_st_6500_biases"
   16694                            .clink
   16695                            .thumbfunc get_st_6500_biases
   16696 00000000                   .thumb
   16697                    
   16698                    $C$DW$590       .dwtag  DW_TAG_subprogram
   16699                            .dwattr $C$DW$590, DW_AT_name("get_st_6500_biases")
   16700                            .dwattr $C$DW$590, DW_AT_low_pc(get_st_6500_biases)
   16701                            .dwattr $C$DW$590, DW_AT_high_pc(0x00)
   16702                            .dwattr $C$DW$590, DW_AT_TI_symbol_name("get_st_6500_biases")
   16703                            .dwattr $C$DW$590, DW_AT_type(*$C$DW$T$10)
   16704                            .dwattr $C$DW$590, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   16705                            .dwattr $C$DW$590, DW_AT_TI_begin_line(0x92e)
   16706                            .dwattr $C$DW$590, DW_AT_TI_begin_column(0x0c)
   16707                            .dwattr $C$DW$590, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   16708                            .dwattr $C$DW$590, DW_AT_decl_line(0x92e)
   16709                            .dwattr $C$DW$590, DW_AT_decl_column(0x0c)
   16710                            .dwattr $C$DW$590, DW_AT_TI_max_frame_size(0x238)
   16711                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2351,column 1,is_stmt,address get_st_6500_biases,isa 
   16712                    
   16713                            .dwfde $C$DW$CIE, get_st_6500_biases
   16714                    $C$DW$591       .dwtag  DW_TAG_formal_parameter
   16715                            .dwattr $C$DW$591, DW_AT_name("gyro")
   16716                            .dwattr $C$DW$591, DW_AT_TI_symbol_name("gyro")
   16717                            .dwattr $C$DW$591, DW_AT_type(*$C$DW$T$237)
   16718                            .dwattr $C$DW$591, DW_AT_location[DW_OP_reg0]
   16719                    
   16720                    $C$DW$592       .dwtag  DW_TAG_formal_parameter
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  305

   16721                            .dwattr $C$DW$592, DW_AT_name("accel")
   16722                            .dwattr $C$DW$592, DW_AT_TI_symbol_name("accel")
   16723                            .dwattr $C$DW$592, DW_AT_type(*$C$DW$T$237)
   16724                            .dwattr $C$DW$592, DW_AT_location[DW_OP_reg1]
   16725                    
   16726                    $C$DW$593       .dwtag  DW_TAG_formal_parameter
   16727                            .dwattr $C$DW$593, DW_AT_name("hw_test")
   16728                            .dwattr $C$DW$593, DW_AT_TI_symbol_name("hw_test")
   16729                            .dwattr $C$DW$593, DW_AT_type(*$C$DW$T$10)
   16730                            .dwattr $C$DW$593, DW_AT_location[DW_OP_reg2]
   16731                    
   16732                    $C$DW$594       .dwtag  DW_TAG_formal_parameter
   16733                            .dwattr $C$DW$594, DW_AT_name("debug")
   16734                            .dwattr $C$DW$594, DW_AT_TI_symbol_name("debug")
   16735                            .dwattr $C$DW$594, DW_AT_type(*$C$DW$T$10)
   16736                            .dwattr $C$DW$594, DW_AT_location[DW_OP_reg3]
   16737                    
   16738                    ;----------------------------------------------------------------------
   16739                    ; 2350 | static int get_st_6500_biases(long *gyro, long *accel, unsigned char hw
   16740                    ;     | _test, int debug)                                                      
   16741                    ;----------------------------------------------------------------------
   16742                    
   16743                    ;*****************************************************************************
   16744                    ;* FUNCTION NAME: get_st_6500_biases                                         *
   16745                    ;*                                                                           *
   16746                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V9,SP,LR,SR                          *
   16747                    ;*   Regs Used         : A1,A2,A3,A4,V1,V9,SP,LR,SR                          *
   16748                    ;*   Local Frame Size  : 0 Args + 560 Auto + 8 Save = 568 byte               *
   16749                    ;*****************************************************************************
   16750 00000000           get_st_6500_biases:
   16751                    ;* --------------------------------------------------------------------------*
   16752                            .dwcfi  cfa_offset, 0
   16753 00000000 B510              PUSH      {V1, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   16754                            .dwcfi  cfa_offset, 8
   16755                            .dwcfi  save_reg_to_mem, 14, -4
   16756                            .dwcfi  save_reg_to_mem, 4, -8
   16757 00000002 7DFEF5AD          SUB       SP, SP, #508          ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
   16758                            .dwcfi  cfa_offset, 516
   16759 00000006 0D34F1AD          SUB       SP, SP, #52           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
   16760                            .dwcfi  cfa_offset, 568
   16761                    $C$DW$595       .dwtag  DW_TAG_variable
   16762                            .dwattr $C$DW$595, DW_AT_name("gyro")
   16763                            .dwattr $C$DW$595, DW_AT_TI_symbol_name("gyro")
   16764                            .dwattr $C$DW$595, DW_AT_type(*$C$DW$T$237)
   16765                            .dwattr $C$DW$595, DW_AT_location[DW_OP_breg13 0]
   16766                    
   16767                    $C$DW$596       .dwtag  DW_TAG_variable
   16768                            .dwattr $C$DW$596, DW_AT_name("accel")
   16769                            .dwattr $C$DW$596, DW_AT_TI_symbol_name("accel")
   16770                            .dwattr $C$DW$596, DW_AT_type(*$C$DW$T$237)
   16771                            .dwattr $C$DW$596, DW_AT_location[DW_OP_breg13 4]
   16772                    
   16773                    $C$DW$597       .dwtag  DW_TAG_variable
   16774                            .dwattr $C$DW$597, DW_AT_name("debug")
   16775                            .dwattr $C$DW$597, DW_AT_TI_symbol_name("debug")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  306

   16776                            .dwattr $C$DW$597, DW_AT_type(*$C$DW$T$10)
   16777                            .dwattr $C$DW$597, DW_AT_location[DW_OP_breg13 8]
   16778                    
   16779                    $C$DW$598       .dwtag  DW_TAG_variable
   16780                            .dwattr $C$DW$598, DW_AT_name("s")
   16781                            .dwattr $C$DW$598, DW_AT_TI_symbol_name("s")
   16782                            .dwattr $C$DW$598, DW_AT_type(*$C$DW$T$10)
   16783                            .dwattr $C$DW$598, DW_AT_location[DW_OP_breg13 12]
   16784                    
   16785                    $C$DW$599       .dwtag  DW_TAG_variable
   16786                            .dwattr $C$DW$599, DW_AT_name("read_size")
   16787                            .dwattr $C$DW$599, DW_AT_TI_symbol_name("read_size")
   16788                            .dwattr $C$DW$599, DW_AT_type(*$C$DW$T$10)
   16789                            .dwattr $C$DW$599, DW_AT_location[DW_OP_breg13 16]
   16790                    
   16791                    $C$DW$600       .dwtag  DW_TAG_variable
   16792                            .dwattr $C$DW$600, DW_AT_name("ind")
   16793                            .dwattr $C$DW$600, DW_AT_TI_symbol_name("ind")
   16794                            .dwattr $C$DW$600, DW_AT_type(*$C$DW$T$10)
   16795                            .dwattr $C$DW$600, DW_AT_location[DW_OP_breg13 20]
   16796                    
   16797                    $C$DW$601       .dwtag  DW_TAG_variable
   16798                            .dwattr $C$DW$601, DW_AT_name("fifo_count")
   16799                            .dwattr $C$DW$601, DW_AT_TI_symbol_name("fifo_count")
   16800                            .dwattr $C$DW$601, DW_AT_type(*$C$DW$T$9)
   16801                            .dwattr $C$DW$601, DW_AT_location[DW_OP_breg13 24]
   16802                    
   16803                    $C$DW$602       .dwtag  DW_TAG_variable
   16804                            .dwattr $C$DW$602, DW_AT_name("data")
   16805                            .dwattr $C$DW$602, DW_AT_TI_symbol_name("data")
   16806                            .dwattr $C$DW$602, DW_AT_type(*$C$DW$T$185)
   16807                            .dwattr $C$DW$602, DW_AT_location[DW_OP_breg13 26]
   16808                    
   16809                    $C$DW$603       .dwtag  DW_TAG_variable
   16810                            .dwattr $C$DW$603, DW_AT_name("hw_test")
   16811                            .dwattr $C$DW$603, DW_AT_TI_symbol_name("hw_test")
   16812                            .dwattr $C$DW$603, DW_AT_type(*$C$DW$T$6)
   16813                            .dwattr $C$DW$603, DW_AT_location[DW_OP_breg13 538]
   16814                    
   16815                    $C$DW$604       .dwtag  DW_TAG_variable
   16816                            .dwattr $C$DW$604, DW_AT_name("packet_count")
   16817                            .dwattr $C$DW$604, DW_AT_TI_symbol_name("packet_count")
   16818                            .dwattr $C$DW$604, DW_AT_type(*$C$DW$T$6)
   16819                            .dwattr $C$DW$604, DW_AT_location[DW_OP_breg13 539]
   16820                    
   16821                    $C$DW$605       .dwtag  DW_TAG_variable
   16822                            .dwattr $C$DW$605, DW_AT_name("ii")
   16823                            .dwattr $C$DW$605, DW_AT_TI_symbol_name("ii")
   16824                            .dwattr $C$DW$605, DW_AT_type(*$C$DW$T$6)
   16825                            .dwattr $C$DW$605, DW_AT_location[DW_OP_breg13 540]
   16826                    
   16827                    ;----------------------------------------------------------------------
   16828                    ; 2352 | unsigned char data[HWST_MAX_PACKET_LENGTH];                            
   16829                    ; 2353 | unsigned char packet_count, ii;                                        
   16830                    ; 2354 | unsigned short fifo_count;                                             
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  307

   16831                    ;----------------------------------------------------------------------
   16832 0000000a 9302              STR       A4, [SP, #8]          ; [DPU_V7M3_PIPE] |2351|  ; [ORIG 16-BIT INS]
   16833 0000000c 221AF88D          STRB      A3, [SP, #538]        ; [DPU_V7M3_PIPE] |2351|  ; [KEEP 32-BIT INS]
   16834 00000010 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2351|  ; [ORIG 16-BIT INS]
   16835 00000012 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |2351|  ; [ORIG 16-BIT INS]
   16836                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2355,column 11,is_stmt,isa 1
   16837                    ;----------------------------------------------------------------------
   16838                    ; 2355 | int s = 0, read_size = 0, ind;                                         
   16839                    ;----------------------------------------------------------------------
   16840 00000014 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2355|  ; [ORIG 16-BIT INS]
   16841 00000016 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |2355|  ; [ORIG 16-BIT INS]
   16842                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2355,column 26,is_stmt,isa 1
   16843 00000018 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2355|  ; [ORIG 16-BIT INS]
   16844 0000001a 9004              STR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |2355|  ; [ORIG 16-BIT INS]
   16845                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2357,column 5,is_stmt,isa 1
   16846                    ;----------------------------------------------------------------------
   16847                    ; 2357 | data[0] = 0x01;                                                        
   16848                    ;----------------------------------------------------------------------
   16849 0000001c 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |2357|  ; [ORIG 16-BIT INS]
   16850 0000001e 001AF88D          STRB      A1, [SP, #26]         ; [DPU_V7M3_PIPE] |2357|  ; [KEEP 32-BIT INS]
   16851                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2358,column 5,is_stmt,isa 1
   16852                    ;----------------------------------------------------------------------
   16853                    ; 2358 | data[1] = 0;                                                           
   16854                    ;----------------------------------------------------------------------
   16855 00000022 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2358|  ; [ORIG 16-BIT INS]
   16856 00000024 001BF88D          STRB      A1, [SP, #27]         ; [DPU_V7M3_PIPE] |2358|  ; [KEEP 32-BIT INS]
   16857                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2359,column 5,is_stmt,isa 1
   16858                    ;----------------------------------------------------------------------
   16859                    ; 2359 | if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))               
   16860                    ;----------------------------------------------------------------------
   16861 00000028 4899              LDR       A1, $C$CON148         ; [DPU_V7M3_PIPE] |2359|  ; [ORIG 16-BIT INS]
   16862 0000002a 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2359|  ; [ORIG 16-BIT INS]
   16863 0000002c 7D40              LDRB      A1, [A1, #21]         ; [DPU_V7M3_PIPE] |2359|  ; [ORIG 16-BIT INS]
   16864 0000002e 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |2359|  ; [ORIG 16-BIT INS]
   16865 00000030 021AF10D          ADD       A3, SP, #26           ; [DPU_V7M3_PIPE] |2359|  ; [KEEP 32-BIT INS]
   16866                    $C$DW$606       .dwtag  DW_TAG_TI_branch
   16867                            .dwattr $C$DW$606, DW_AT_low_pc(0x00)
   16868                            .dwattr $C$DW$606, DW_AT_name("WR_MPU")
   16869                            .dwattr $C$DW$606, DW_AT_TI_call
   16870                    
   16871 00000034 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2359|  ; [KEEP 32-BIT INS]
   16872                            ; CALL OCCURS {WR_MPU }          ; [] |2359| 
   16873 00000038 B110              CBZ       A1, ||$C$L414||       ; []  ; [ORIG 16-BIT INS]
   16874                            ; BRANCHCC OCCURS {||$C$L414||}  ; [] |2359| 
   16875                    ;* --------------------------------------------------------------------------*
   16876                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2360,column 9,is_stmt,isa 1
   16877                    ;----------------------------------------------------------------------
   16878                    ; 2360 | return -1;                                                             
   16879                    ;----------------------------------------------------------------------
   16880 0000003a 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2360|  ; [KEEP 32-BIT INS]
   16881 0000003e E24A              B         ||$C$L443||           ; [DPU_V7M3_PIPE] |2360|  ; [ORIG 16-BIT INS]
   16882                            ; BRANCH OCCURS {||$C$L443||}    ; [] |2360| 
   16883                    ;* --------------------------------------------------------------------------*
   16884 00000040           ||$C$L414||:    
   16885                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2361,column 5,is_stmt,isa 1
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  308

   16886                    ;----------------------------------------------------------------------
   16887                    ; 2361 | delay_ms(200);                                                         
   16888                    ;----------------------------------------------------------------------
   16889 00000040 20C8              MOVS      A1, #200              ; [DPU_V7M3_PIPE] |2361|  ; [ORIG 16-BIT INS]
   16890                    $C$DW$607       .dwtag  DW_TAG_TI_branch
   16891                            .dwattr $C$DW$607, DW_AT_low_pc(0x00)
   16892                            .dwattr $C$DW$607, DW_AT_name("Delay_Ms")
   16893                            .dwattr $C$DW$607, DW_AT_TI_call
   16894                    
   16895 00000042 FFFEF7FF!         BL        Delay_Ms              ; [DPU_V7M3_PIPE] |2361|  ; [KEEP 32-BIT INS]
   16896                            ; CALL OCCURS {Delay_Ms }        ; [] |2361| 
   16897                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2362,column 5,is_stmt,isa 1
   16898                    ;----------------------------------------------------------------------
   16899                    ; 2362 | data[0] = 0;                                                           
   16900                    ;----------------------------------------------------------------------
   16901 00000046 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2362|  ; [ORIG 16-BIT INS]
   16902 00000048 001AF88D          STRB      A1, [SP, #26]         ; [DPU_V7M3_PIPE] |2362|  ; [KEEP 32-BIT INS]
   16903                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2363,column 5,is_stmt,isa 1
   16904                    ;----------------------------------------------------------------------
   16905                    ; 2363 | if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))               
   16906                    ;----------------------------------------------------------------------
   16907 0000004c 4890              LDR       A1, $C$CON148         ; [DPU_V7M3_PIPE] |2363|  ; [ORIG 16-BIT INS]
   16908 0000004e 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2363|  ; [ORIG 16-BIT INS]
   16909 00000050 7C40              LDRB      A1, [A1, #17]         ; [DPU_V7M3_PIPE] |2363|  ; [ORIG 16-BIT INS]
   16910 00000052 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2363|  ; [ORIG 16-BIT INS]
   16911 00000054 021AF10D          ADD       A3, SP, #26           ; [DPU_V7M3_PIPE] |2363|  ; [KEEP 32-BIT INS]
   16912                    $C$DW$608       .dwtag  DW_TAG_TI_branch
   16913                            .dwattr $C$DW$608, DW_AT_low_pc(0x00)
   16914                            .dwattr $C$DW$608, DW_AT_name("WR_MPU")
   16915                            .dwattr $C$DW$608, DW_AT_TI_call
   16916                    
   16917 00000058 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2363|  ; [KEEP 32-BIT INS]
   16918                            ; CALL OCCURS {WR_MPU }          ; [] |2363| 
   16919 0000005c B110              CBZ       A1, ||$C$L415||       ; []  ; [ORIG 16-BIT INS]
   16920                            ; BRANCHCC OCCURS {||$C$L415||}  ; [] |2363| 
   16921                    ;* --------------------------------------------------------------------------*
   16922                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2364,column 9,is_stmt,isa 1
   16923                    ;----------------------------------------------------------------------
   16924                    ; 2364 | return -1;                                                             
   16925                    ;----------------------------------------------------------------------
   16926 0000005e 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2364|  ; [KEEP 32-BIT INS]
   16927 00000062 E238              B         ||$C$L443||           ; [DPU_V7M3_PIPE] |2364|  ; [ORIG 16-BIT INS]
   16928                            ; BRANCH OCCURS {||$C$L443||}    ; [] |2364| 
   16929                    ;* --------------------------------------------------------------------------*
   16930 00000064           ||$C$L415||:    
   16931                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2365,column 5,is_stmt,isa 1
   16932                    ;----------------------------------------------------------------------
   16933                    ; 2365 | if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))                  
   16934                    ;----------------------------------------------------------------------
   16935 00000064 488A              LDR       A1, $C$CON148         ; [DPU_V7M3_PIPE] |2365|  ; [ORIG 16-BIT INS]
   16936 00000066 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2365|  ; [ORIG 16-BIT INS]
   16937 00000068 7940              LDRB      A1, [A1, #5]          ; [DPU_V7M3_PIPE] |2365|  ; [ORIG 16-BIT INS]
   16938 0000006a 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2365|  ; [ORIG 16-BIT INS]
   16939 0000006c 021AF10D          ADD       A3, SP, #26           ; [DPU_V7M3_PIPE] |2365|  ; [KEEP 32-BIT INS]
   16940                    $C$DW$609       .dwtag  DW_TAG_TI_branch
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  309

   16941                            .dwattr $C$DW$609, DW_AT_low_pc(0x00)
   16942                            .dwattr $C$DW$609, DW_AT_name("WR_MPU")
   16943                            .dwattr $C$DW$609, DW_AT_TI_call
   16944                    
   16945 00000070 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2365|  ; [KEEP 32-BIT INS]
   16946                            ; CALL OCCURS {WR_MPU }          ; [] |2365| 
   16947 00000074 B110              CBZ       A1, ||$C$L416||       ; []  ; [ORIG 16-BIT INS]
   16948                            ; BRANCHCC OCCURS {||$C$L416||}  ; [] |2365| 
   16949                    ;* --------------------------------------------------------------------------*
   16950                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2366,column 9,is_stmt,isa 1
   16951                    ;----------------------------------------------------------------------
   16952                    ; 2366 | return -1;                                                             
   16953                    ;----------------------------------------------------------------------
   16954 00000076 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2366|  ; [KEEP 32-BIT INS]
   16955 0000007a E22C              B         ||$C$L443||           ; [DPU_V7M3_PIPE] |2366|  ; [ORIG 16-BIT INS]
   16956                            ; BRANCH OCCURS {||$C$L443||}    ; [] |2366| 
   16957                    ;* --------------------------------------------------------------------------*
   16958 0000007c           ||$C$L416||:    
   16959                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2367,column 5,is_stmt,isa 1
   16960                    ;----------------------------------------------------------------------
   16961                    ; 2367 | if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))               
   16962                    ;----------------------------------------------------------------------
   16963 0000007c 4884              LDR       A1, $C$CON148         ; [DPU_V7M3_PIPE] |2367|  ; [ORIG 16-BIT INS]
   16964 0000007e 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2367|  ; [ORIG 16-BIT INS]
   16965 00000080 7D40              LDRB      A1, [A1, #21]         ; [DPU_V7M3_PIPE] |2367|  ; [ORIG 16-BIT INS]
   16966 00000082 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2367|  ; [ORIG 16-BIT INS]
   16967 00000084 021AF10D          ADD       A3, SP, #26           ; [DPU_V7M3_PIPE] |2367|  ; [KEEP 32-BIT INS]
   16968                    $C$DW$610       .dwtag  DW_TAG_TI_branch
   16969                            .dwattr $C$DW$610, DW_AT_low_pc(0x00)
   16970                            .dwattr $C$DW$610, DW_AT_name("WR_MPU")
   16971                            .dwattr $C$DW$610, DW_AT_TI_call
   16972                    
   16973 00000088 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2367|  ; [KEEP 32-BIT INS]
   16974                            ; CALL OCCURS {WR_MPU }          ; [] |2367| 
   16975 0000008c B110              CBZ       A1, ||$C$L417||       ; []  ; [ORIG 16-BIT INS]
   16976                            ; BRANCHCC OCCURS {||$C$L417||}  ; [] |2367| 
   16977                    ;* --------------------------------------------------------------------------*
   16978                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2368,column 9,is_stmt,isa 1
   16979                    ;----------------------------------------------------------------------
   16980                    ; 2368 | return -1;                                                             
   16981                    ;----------------------------------------------------------------------
   16982 0000008e 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2368|  ; [KEEP 32-BIT INS]
   16983 00000092 E220              B         ||$C$L443||           ; [DPU_V7M3_PIPE] |2368|  ; [ORIG 16-BIT INS]
   16984                            ; BRANCH OCCURS {||$C$L443||}    ; [] |2368| 
   16985                    ;* --------------------------------------------------------------------------*
   16986 00000094           ||$C$L417||:    
   16987                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2369,column 5,is_stmt,isa 1
   16988                    ;----------------------------------------------------------------------
   16989                    ; 2369 | if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))                  
   16990                    ;----------------------------------------------------------------------
   16991 00000094 487E              LDR       A1, $C$CON148         ; [DPU_V7M3_PIPE] |2369|  ; [ORIG 16-BIT INS]
   16992 00000096 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2369|  ; [ORIG 16-BIT INS]
   16993 00000098 7E80              LDRB      A1, [A1, #26]         ; [DPU_V7M3_PIPE] |2369|  ; [ORIG 16-BIT INS]
   16994 0000009a 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2369|  ; [ORIG 16-BIT INS]
   16995 0000009c 021AF10D          ADD       A3, SP, #26           ; [DPU_V7M3_PIPE] |2369|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  310

   16996                    $C$DW$611       .dwtag  DW_TAG_TI_branch
   16997                            .dwattr $C$DW$611, DW_AT_low_pc(0x00)
   16998                            .dwattr $C$DW$611, DW_AT_name("WR_MPU")
   16999                            .dwattr $C$DW$611, DW_AT_TI_call
   17000                    
   17001 000000a0 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2369|  ; [KEEP 32-BIT INS]
   17002                            ; CALL OCCURS {WR_MPU }          ; [] |2369| 
   17003 000000a4 B110              CBZ       A1, ||$C$L418||       ; []  ; [ORIG 16-BIT INS]
   17004                            ; BRANCHCC OCCURS {||$C$L418||}  ; [] |2369| 
   17005                    ;* --------------------------------------------------------------------------*
   17006                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2370,column 9,is_stmt,isa 1
   17007                    ;----------------------------------------------------------------------
   17008                    ; 2370 | return -1;                                                             
   17009                    ;----------------------------------------------------------------------
   17010 000000a6 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2370|  ; [KEEP 32-BIT INS]
   17011 000000aa E214              B         ||$C$L443||           ; [DPU_V7M3_PIPE] |2370|  ; [ORIG 16-BIT INS]
   17012                            ; BRANCH OCCURS {||$C$L443||}    ; [] |2370| 
   17013                    ;* --------------------------------------------------------------------------*
   17014 000000ac           ||$C$L418||:    
   17015                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2371,column 5,is_stmt,isa 1
   17016                    ;----------------------------------------------------------------------
   17017                    ; 2371 | if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))                
   17018                    ;----------------------------------------------------------------------
   17019 000000ac 4878              LDR       A1, $C$CON148         ; [DPU_V7M3_PIPE] |2371|  ; [ORIG 16-BIT INS]
   17020 000000ae 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2371|  ; [ORIG 16-BIT INS]
   17021 000000b0 7900              LDRB      A1, [A1, #4]          ; [DPU_V7M3_PIPE] |2371|  ; [ORIG 16-BIT INS]
   17022 000000b2 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2371|  ; [ORIG 16-BIT INS]
   17023 000000b4 021AF10D          ADD       A3, SP, #26           ; [DPU_V7M3_PIPE] |2371|  ; [KEEP 32-BIT INS]
   17024                    $C$DW$612       .dwtag  DW_TAG_TI_branch
   17025                            .dwattr $C$DW$612, DW_AT_low_pc(0x00)
   17026                            .dwattr $C$DW$612, DW_AT_name("WR_MPU")
   17027                            .dwattr $C$DW$612, DW_AT_TI_call
   17028                    
   17029 000000b8 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2371|  ; [KEEP 32-BIT INS]
   17030                            ; CALL OCCURS {WR_MPU }          ; [] |2371| 
   17031 000000bc B110              CBZ       A1, ||$C$L419||       ; []  ; [ORIG 16-BIT INS]
   17032                            ; BRANCHCC OCCURS {||$C$L419||}  ; [] |2371| 
   17033                    ;* --------------------------------------------------------------------------*
   17034                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2372,column 9,is_stmt,isa 1
   17035                    ;----------------------------------------------------------------------
   17036                    ; 2372 | return -1;                                                             
   17037                    ;----------------------------------------------------------------------
   17038 000000be 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2372|  ; [KEEP 32-BIT INS]
   17039 000000c2 E208              B         ||$C$L443||           ; [DPU_V7M3_PIPE] |2372|  ; [ORIG 16-BIT INS]
   17040                            ; BRANCH OCCURS {||$C$L443||}    ; [] |2372| 
   17041                    ;* --------------------------------------------------------------------------*
   17042 000000c4           ||$C$L419||:    
   17043                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2373,column 5,is_stmt,isa 1
   17044                    ;----------------------------------------------------------------------
   17045                    ; 2373 | data[0] = BIT_FIFO_RST | BIT_DMP_RST;                                  
   17046                    ;----------------------------------------------------------------------
   17047 000000c4 200C              MOVS      A1, #12               ; [DPU_V7M3_PIPE] |2373|  ; [ORIG 16-BIT INS]
   17048 000000c6 001AF88D          STRB      A1, [SP, #26]         ; [DPU_V7M3_PIPE] |2373|  ; [KEEP 32-BIT INS]
   17049                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2374,column 5,is_stmt,isa 1
   17050                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  311

   17051                    ; 2374 | if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))                
   17052                    ;----------------------------------------------------------------------
   17053 000000ca 4871              LDR       A1, $C$CON148         ; [DPU_V7M3_PIPE] |2374|  ; [ORIG 16-BIT INS]
   17054 000000cc 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2374|  ; [ORIG 16-BIT INS]
   17055 000000ce 7900              LDRB      A1, [A1, #4]          ; [DPU_V7M3_PIPE] |2374|  ; [ORIG 16-BIT INS]
   17056 000000d0 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2374|  ; [ORIG 16-BIT INS]
   17057 000000d2 021AF10D          ADD       A3, SP, #26           ; [DPU_V7M3_PIPE] |2374|  ; [KEEP 32-BIT INS]
   17058                    $C$DW$613       .dwtag  DW_TAG_TI_branch
   17059                            .dwattr $C$DW$613, DW_AT_low_pc(0x00)
   17060                            .dwattr $C$DW$613, DW_AT_name("WR_MPU")
   17061                            .dwattr $C$DW$613, DW_AT_TI_call
   17062                    
   17063 000000d6 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2374|  ; [KEEP 32-BIT INS]
   17064                            ; CALL OCCURS {WR_MPU }          ; [] |2374| 
   17065 000000da B110              CBZ       A1, ||$C$L420||       ; []  ; [ORIG 16-BIT INS]
   17066                            ; BRANCHCC OCCURS {||$C$L420||}  ; [] |2374| 
   17067                    ;* --------------------------------------------------------------------------*
   17068                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2375,column 9,is_stmt,isa 1
   17069                    ;----------------------------------------------------------------------
   17070                    ; 2375 | return -1;                                                             
   17071                    ;----------------------------------------------------------------------
   17072 000000dc 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2375|  ; [KEEP 32-BIT INS]
   17073 000000e0 E1F9              B         ||$C$L443||           ; [DPU_V7M3_PIPE] |2375|  ; [ORIG 16-BIT INS]
   17074                            ; BRANCH OCCURS {||$C$L443||}    ; [] |2375| 
   17075                    ;* --------------------------------------------------------------------------*
   17076 000000e2           ||$C$L420||:    
   17077                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2376,column 5,is_stmt,isa 1
   17078                    ;----------------------------------------------------------------------
   17079                    ; 2376 | delay_ms(15);                                                          
   17080                    ;----------------------------------------------------------------------
   17081 000000e2 200F              MOVS      A1, #15               ; [DPU_V7M3_PIPE] |2376|  ; [ORIG 16-BIT INS]
   17082                    $C$DW$614       .dwtag  DW_TAG_TI_branch
   17083                            .dwattr $C$DW$614, DW_AT_low_pc(0x00)
   17084                            .dwattr $C$DW$614, DW_AT_name("Delay_Ms")
   17085                            .dwattr $C$DW$614, DW_AT_TI_call
   17086                    
   17087 000000e4 FFFEF7FF!         BL        Delay_Ms              ; [DPU_V7M3_PIPE] |2376|  ; [KEEP 32-BIT INS]
   17088                            ; CALL OCCURS {Delay_Ms }        ; [] |2376| 
   17089                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2377,column 5,is_stmt,isa 1
   17090                    ;----------------------------------------------------------------------
   17091                    ; 2377 | data[0] = st.test->reg_lpf;                                            
   17092                    ;----------------------------------------------------------------------
   17093 000000e8 48B8              LDR       A1, $C$CON149         ; [DPU_V7M3_PIPE] |2377|  ; [ORIG 16-BIT INS]
   17094 000000ea 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2377|  ; [ORIG 16-BIT INS]
   17095 000000ec 7A40              LDRB      A1, [A1, #9]          ; [DPU_V7M3_PIPE] |2377|  ; [ORIG 16-BIT INS]
   17096 000000ee 001AF88D          STRB      A1, [SP, #26]         ; [DPU_V7M3_PIPE] |2377|  ; [KEEP 32-BIT INS]
   17097                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2378,column 5,is_stmt,isa 1
   17098                    ;----------------------------------------------------------------------
   17099                    ; 2378 | if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))                      
   17100                    ;----------------------------------------------------------------------
   17101 000000f2 4867              LDR       A1, $C$CON148         ; [DPU_V7M3_PIPE] |2378|  ; [ORIG 16-BIT INS]
   17102 000000f4 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2378|  ; [ORIG 16-BIT INS]
   17103 000000f6 7880              LDRB      A1, [A1, #2]          ; [DPU_V7M3_PIPE] |2378|  ; [ORIG 16-BIT INS]
   17104 000000f8 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2378|  ; [ORIG 16-BIT INS]
   17105 000000fa 021AF10D          ADD       A3, SP, #26           ; [DPU_V7M3_PIPE] |2378|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  312

   17106                    $C$DW$615       .dwtag  DW_TAG_TI_branch
   17107                            .dwattr $C$DW$615, DW_AT_low_pc(0x00)
   17108                            .dwattr $C$DW$615, DW_AT_name("WR_MPU")
   17109                            .dwattr $C$DW$615, DW_AT_TI_call
   17110                    
   17111 000000fe FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2378|  ; [KEEP 32-BIT INS]
   17112                            ; CALL OCCURS {WR_MPU }          ; [] |2378| 
   17113 00000102 B110              CBZ       A1, ||$C$L421||       ; []  ; [ORIG 16-BIT INS]
   17114                            ; BRANCHCC OCCURS {||$C$L421||}  ; [] |2378| 
   17115                    ;* --------------------------------------------------------------------------*
   17116                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2379,column 9,is_stmt,isa 1
   17117                    ;----------------------------------------------------------------------
   17118                    ; 2379 | return -1;                                                             
   17119                    ;----------------------------------------------------------------------
   17120 00000104 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2379|  ; [KEEP 32-BIT INS]
   17121 00000108 E1E5              B         ||$C$L443||           ; [DPU_V7M3_PIPE] |2379|  ; [ORIG 16-BIT INS]
   17122                            ; BRANCH OCCURS {||$C$L443||}    ; [] |2379| 
   17123                    ;* --------------------------------------------------------------------------*
   17124 0000010a           ||$C$L421||:    
   17125                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2380,column 5,is_stmt,isa 1
   17126                    ;----------------------------------------------------------------------
   17127                    ; 2380 | data[0] = st.test->reg_rate_div;                                       
   17128                    ;----------------------------------------------------------------------
   17129 0000010a 48B0              LDR       A1, $C$CON149         ; [DPU_V7M3_PIPE] |2380|  ; [ORIG 16-BIT INS]
   17130 0000010c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2380|  ; [ORIG 16-BIT INS]
   17131 0000010e 7A00              LDRB      A1, [A1, #8]          ; [DPU_V7M3_PIPE] |2380|  ; [ORIG 16-BIT INS]
   17132 00000110 001AF88D          STRB      A1, [SP, #26]         ; [DPU_V7M3_PIPE] |2380|  ; [KEEP 32-BIT INS]
   17133                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2381,column 5,is_stmt,isa 1
   17134                    ;----------------------------------------------------------------------
   17135                    ; 2381 | if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))                 
   17136                    ;----------------------------------------------------------------------
   17137 00000114 485E              LDR       A1, $C$CON148         ; [DPU_V7M3_PIPE] |2381|  ; [ORIG 16-BIT INS]
   17138 00000116 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2381|  ; [ORIG 16-BIT INS]
   17139 00000118 7840              LDRB      A1, [A1, #1]          ; [DPU_V7M3_PIPE] |2381|  ; [ORIG 16-BIT INS]
   17140 0000011a 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2381|  ; [ORIG 16-BIT INS]
   17141 0000011c 021AF10D          ADD       A3, SP, #26           ; [DPU_V7M3_PIPE] |2381|  ; [KEEP 32-BIT INS]
   17142                    $C$DW$616       .dwtag  DW_TAG_TI_branch
   17143                            .dwattr $C$DW$616, DW_AT_low_pc(0x00)
   17144                            .dwattr $C$DW$616, DW_AT_name("WR_MPU")
   17145                            .dwattr $C$DW$616, DW_AT_TI_call
   17146                    
   17147 00000120 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2381|  ; [KEEP 32-BIT INS]
   17148                            ; CALL OCCURS {WR_MPU }          ; [] |2381| 
   17149 00000124 B110              CBZ       A1, ||$C$L422||       ; []  ; [ORIG 16-BIT INS]
   17150                            ; BRANCHCC OCCURS {||$C$L422||}  ; [] |2381| 
   17151                    ;* --------------------------------------------------------------------------*
   17152                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2382,column 9,is_stmt,isa 1
   17153                    ;----------------------------------------------------------------------
   17154                    ; 2382 | return -1;                                                             
   17155                    ;----------------------------------------------------------------------
   17156 00000126 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2382|  ; [KEEP 32-BIT INS]
   17157 0000012a E1D4              B         ||$C$L443||           ; [DPU_V7M3_PIPE] |2382|  ; [ORIG 16-BIT INS]
   17158                            ; BRANCH OCCURS {||$C$L443||}    ; [] |2382| 
   17159                    ;* --------------------------------------------------------------------------*
   17160 0000012c           ||$C$L422||:    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  313

   17161                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2383,column 5,is_stmt,isa 1
   17162                    ;----------------------------------------------------------------------
   17163                    ; 2383 | if (hw_test)                                                           
   17164                    ;----------------------------------------------------------------------
   17165 0000012c 021AF89D          LDRB      A1, [SP, #538]        ; [DPU_V7M3_PIPE] |2383|  ; [KEEP 32-BIT INS]
   17166 00000130 B138              CBZ       A1, ||$C$L423||       ; []  ; [ORIG 16-BIT INS]
   17167                            ; BRANCHCC OCCURS {||$C$L423||}  ; [] |2383| 
   17168                    ;* --------------------------------------------------------------------------*
   17169                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2384,column 9,is_stmt,isa 1
   17170                    ;----------------------------------------------------------------------
   17171                    ; 2384 | data[0] = st.test->reg_gyro_fsr | 0xE0;                                
   17172                    ; 2385 | else                                                                   
   17173                    ;----------------------------------------------------------------------
   17174 00000132 48A6              LDR       A1, $C$CON149         ; [DPU_V7M3_PIPE] |2384|  ; [ORIG 16-BIT INS]
   17175 00000134 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2384|  ; [ORIG 16-BIT INS]
   17176 00000136 7A80              LDRB      A1, [A1, #10]         ; [DPU_V7M3_PIPE] |2384|  ; [ORIG 16-BIT INS]
   17177 00000138 00E0F040          ORR       A1, A1, #224          ; [DPU_V7M3_PIPE] |2384|  ; [KEEP 32-BIT INS]
   17178 0000013c 001AF88D          STRB      A1, [SP, #26]         ; [DPU_V7M3_PIPE] |2384|  ; [KEEP 32-BIT INS]
   17179 00000140 E004              B         ||$C$L424||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   17180                            ; BRANCH OCCURS {||$C$L424||}    ; [] 
   17181                    ;* --------------------------------------------------------------------------*
   17182 00000142           ||$C$L423||:    
   17183                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2386,column 9,is_stmt,isa 1
   17184                    ;----------------------------------------------------------------------
   17185                    ; 2386 | data[0] = st.test->reg_gyro_fsr;                                       
   17186                    ;----------------------------------------------------------------------
   17187 00000142 48A2              LDR       A1, $C$CON149         ; [DPU_V7M3_PIPE] |2386|  ; [ORIG 16-BIT INS]
   17188 00000144 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2386|  ; [ORIG 16-BIT INS]
   17189 00000146 7A80              LDRB      A1, [A1, #10]         ; [DPU_V7M3_PIPE] |2386|  ; [ORIG 16-BIT INS]
   17190 00000148 001AF88D          STRB      A1, [SP, #26]         ; [DPU_V7M3_PIPE] |2386|  ; [KEEP 32-BIT INS]
   17191                    ;* --------------------------------------------------------------------------*
   17192 0000014c           ||$C$L424||:    
   17193                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2387,column 5,is_stmt,isa 1
   17194                    ;----------------------------------------------------------------------
   17195                    ; 2387 | if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))                 
   17196                    ;----------------------------------------------------------------------
   17197 0000014c 4850              LDR       A1, $C$CON148         ; [DPU_V7M3_PIPE] |2387|  ; [ORIG 16-BIT INS]
   17198 0000014e 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2387|  ; [ORIG 16-BIT INS]
   17199 00000150 7980              LDRB      A1, [A1, #6]          ; [DPU_V7M3_PIPE] |2387|  ; [ORIG 16-BIT INS]
   17200 00000152 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2387|  ; [ORIG 16-BIT INS]
   17201 00000154 021AF10D          ADD       A3, SP, #26           ; [DPU_V7M3_PIPE] |2387|  ; [KEEP 32-BIT INS]
   17202                    $C$DW$617       .dwtag  DW_TAG_TI_branch
   17203                            .dwattr $C$DW$617, DW_AT_low_pc(0x00)
   17204                            .dwattr $C$DW$617, DW_AT_name("WR_MPU")
   17205                            .dwattr $C$DW$617, DW_AT_TI_call
   17206                    
   17207 00000158 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2387|  ; [KEEP 32-BIT INS]
   17208                            ; CALL OCCURS {WR_MPU }          ; [] |2387| 
   17209 0000015c B110              CBZ       A1, ||$C$L425||       ; []  ; [ORIG 16-BIT INS]
   17210                            ; BRANCHCC OCCURS {||$C$L425||}  ; [] |2387| 
   17211                    ;* --------------------------------------------------------------------------*
   17212                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2388,column 9,is_stmt,isa 1
   17213                    ;----------------------------------------------------------------------
   17214                    ; 2388 | return -1;                                                             
   17215                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  314

   17216 0000015e 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2388|  ; [KEEP 32-BIT INS]
   17217 00000162 E1B8              B         ||$C$L443||           ; [DPU_V7M3_PIPE] |2388|  ; [ORIG 16-BIT INS]
   17218                            ; BRANCH OCCURS {||$C$L443||}    ; [] |2388| 
   17219                    ;* --------------------------------------------------------------------------*
   17220 00000164           ||$C$L425||:    
   17221                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2390,column 5,is_stmt,isa 1
   17222                    ;----------------------------------------------------------------------
   17223                    ; 2390 | if (hw_test)                                                           
   17224                    ;----------------------------------------------------------------------
   17225 00000164 021AF89D          LDRB      A1, [SP, #538]        ; [DPU_V7M3_PIPE] |2390|  ; [KEEP 32-BIT INS]
   17226 00000168 B138              CBZ       A1, ||$C$L426||       ; []  ; [ORIG 16-BIT INS]
   17227                            ; BRANCHCC OCCURS {||$C$L426||}  ; [] |2390| 
   17228                    ;* --------------------------------------------------------------------------*
   17229                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2391,column 9,is_stmt,isa 1
   17230                    ;----------------------------------------------------------------------
   17231                    ; 2391 | data[0] = st.test->reg_accel_fsr | 0xE0;                               
   17232                    ; 2392 | else                                                                   
   17233                    ;----------------------------------------------------------------------
   17234 0000016a 4898              LDR       A1, $C$CON149         ; [DPU_V7M3_PIPE] |2391|  ; [ORIG 16-BIT INS]
   17235 0000016c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2391|  ; [ORIG 16-BIT INS]
   17236 0000016e 7AC0              LDRB      A1, [A1, #11]         ; [DPU_V7M3_PIPE] |2391|  ; [ORIG 16-BIT INS]
   17237 00000170 00E0F040          ORR       A1, A1, #224          ; [DPU_V7M3_PIPE] |2391|  ; [KEEP 32-BIT INS]
   17238 00000174 001AF88D          STRB      A1, [SP, #26]         ; [DPU_V7M3_PIPE] |2391|  ; [KEEP 32-BIT INS]
   17239 00000178 E003              B         ||$C$L427||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   17240                            ; BRANCH OCCURS {||$C$L427||}    ; [] 
   17241                    ;* --------------------------------------------------------------------------*
   17242 0000017a           ||$C$L426||:    
   17243                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2393,column 9,is_stmt,isa 1
   17244                    ;----------------------------------------------------------------------
   17245                    ; 2393 | data[0] = test.reg_accel_fsr;                                          
   17246                    ;----------------------------------------------------------------------
   17247 0000017a 4895              LDR       A1, $C$CON150         ; [DPU_V7M3_PIPE] |2393|  ; [ORIG 16-BIT INS]
   17248 0000017c 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2393|  ; [ORIG 16-BIT INS]
   17249 0000017e 001AF88D          STRB      A1, [SP, #26]         ; [DPU_V7M3_PIPE] |2393|  ; [KEEP 32-BIT INS]
   17250                    ;* --------------------------------------------------------------------------*
   17251 00000182           ||$C$L427||:    
   17252                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2394,column 5,is_stmt,isa 1
   17253                    ;----------------------------------------------------------------------
   17254                    ; 2394 | if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))                
   17255                    ;----------------------------------------------------------------------
   17256 00000182 4843              LDR       A1, $C$CON148         ; [DPU_V7M3_PIPE] |2394|  ; [ORIG 16-BIT INS]
   17257 00000184 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2394|  ; [ORIG 16-BIT INS]
   17258 00000186 79C0              LDRB      A1, [A1, #7]          ; [DPU_V7M3_PIPE] |2394|  ; [ORIG 16-BIT INS]
   17259 00000188 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2394|  ; [ORIG 16-BIT INS]
   17260 0000018a 021AF10D          ADD       A3, SP, #26           ; [DPU_V7M3_PIPE] |2394|  ; [KEEP 32-BIT INS]
   17261                    $C$DW$618       .dwtag  DW_TAG_TI_branch
   17262                            .dwattr $C$DW$618, DW_AT_low_pc(0x00)
   17263                            .dwattr $C$DW$618, DW_AT_name("WR_MPU")
   17264                            .dwattr $C$DW$618, DW_AT_TI_call
   17265                    
   17266 0000018e FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2394|  ; [KEEP 32-BIT INS]
   17267                            ; CALL OCCURS {WR_MPU }          ; [] |2394| 
   17268 00000192 B110              CBZ       A1, ||$C$L428||       ; []  ; [ORIG 16-BIT INS]
   17269                            ; BRANCHCC OCCURS {||$C$L428||}  ; [] |2394| 
   17270                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  315

   17271                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2395,column 9,is_stmt,isa 1
   17272                    ;----------------------------------------------------------------------
   17273                    ; 2395 | return -1;                                                             
   17274                    ;----------------------------------------------------------------------
   17275 00000194 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2395|  ; [KEEP 32-BIT INS]
   17276 00000198 E19D              B         ||$C$L443||           ; [DPU_V7M3_PIPE] |2395|  ; [ORIG 16-BIT INS]
   17277                            ; BRANCH OCCURS {||$C$L443||}    ; [] |2395| 
   17278                    ;* --------------------------------------------------------------------------*
   17279 0000019a           ||$C$L428||:    
   17280                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2397,column 5,is_stmt,isa 1
   17281                    ;----------------------------------------------------------------------
   17282                    ; 2397 | delay_ms(test.wait_ms);  //wait 200ms for sensors to stabilize         
   17283                    ;----------------------------------------------------------------------
   17284 0000019a 48C9              LDR       A1, $C$CON151         ; [DPU_V7M3_PIPE] |2397|  ; [ORIG 16-BIT INS]
   17285 0000019c 8800              LDRH      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2397|  ; [ORIG 16-BIT INS]
   17286                    $C$DW$619       .dwtag  DW_TAG_TI_branch
   17287                            .dwattr $C$DW$619, DW_AT_low_pc(0x00)
   17288                            .dwattr $C$DW$619, DW_AT_name("Delay_Ms")
   17289                            .dwattr $C$DW$619, DW_AT_TI_call
   17290                    
   17291 0000019e FFFEF7FF!         BL        Delay_Ms              ; [DPU_V7M3_PIPE] |2397|  ; [KEEP 32-BIT INS]
   17292                            ; CALL OCCURS {Delay_Ms }        ; [] |2397| 
   17293                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2400,column 5,is_stmt,isa 1
   17294                    ;----------------------------------------------------------------------
   17295                    ; 2400 | data[0] = BIT_FIFO_EN;                                                 
   17296                    ;----------------------------------------------------------------------
   17297 000001a2 2040              MOVS      A1, #64               ; [DPU_V7M3_PIPE] |2400|  ; [ORIG 16-BIT INS]
   17298 000001a4 001AF88D          STRB      A1, [SP, #26]         ; [DPU_V7M3_PIPE] |2400|  ; [KEEP 32-BIT INS]
   17299                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2401,column 5,is_stmt,isa 1
   17300                    ;----------------------------------------------------------------------
   17301                    ; 2401 | if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))                
   17302                    ;----------------------------------------------------------------------
   17303 000001a8 4839              LDR       A1, $C$CON148         ; [DPU_V7M3_PIPE] |2401|  ; [ORIG 16-BIT INS]
   17304 000001aa 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2401|  ; [ORIG 16-BIT INS]
   17305 000001ac 7900              LDRB      A1, [A1, #4]          ; [DPU_V7M3_PIPE] |2401|  ; [ORIG 16-BIT INS]
   17306 000001ae 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2401|  ; [ORIG 16-BIT INS]
   17307 000001b0 021AF10D          ADD       A3, SP, #26           ; [DPU_V7M3_PIPE] |2401|  ; [KEEP 32-BIT INS]
   17308                    $C$DW$620       .dwtag  DW_TAG_TI_branch
   17309                            .dwattr $C$DW$620, DW_AT_low_pc(0x00)
   17310                            .dwattr $C$DW$620, DW_AT_name("WR_MPU")
   17311                            .dwattr $C$DW$620, DW_AT_TI_call
   17312                    
   17313 000001b4 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2401|  ; [KEEP 32-BIT INS]
   17314                            ; CALL OCCURS {WR_MPU }          ; [] |2401| 
   17315 000001b8 B110              CBZ       A1, ||$C$L429||       ; []  ; [ORIG 16-BIT INS]
   17316                            ; BRANCHCC OCCURS {||$C$L429||}  ; [] |2401| 
   17317                    ;* --------------------------------------------------------------------------*
   17318                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2402,column 9,is_stmt,isa 1
   17319                    ;----------------------------------------------------------------------
   17320                    ; 2402 | return -1;                                                             
   17321                    ;----------------------------------------------------------------------
   17322 000001ba 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2402|  ; [KEEP 32-BIT INS]
   17323 000001be E18A              B         ||$C$L443||           ; [DPU_V7M3_PIPE] |2402|  ; [ORIG 16-BIT INS]
   17324                            ; BRANCH OCCURS {||$C$L443||}    ; [] |2402| 
   17325                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  316

   17326 000001c0           ||$C$L429||:    
   17327                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2403,column 5,is_stmt,isa 1
   17328                    ;----------------------------------------------------------------------
   17329                    ; 2403 | data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;                                
   17330                    ;----------------------------------------------------------------------
   17331 000001c0 2078              MOVS      A1, #120              ; [DPU_V7M3_PIPE] |2403|  ; [ORIG 16-BIT INS]
   17332 000001c2 001AF88D          STRB      A1, [SP, #26]         ; [DPU_V7M3_PIPE] |2403|  ; [KEEP 32-BIT INS]
   17333                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2404,column 5,is_stmt,isa 1
   17334                    ;----------------------------------------------------------------------
   17335                    ; 2404 | if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))                  
   17336                    ;----------------------------------------------------------------------
   17337 000001c6 4832              LDR       A1, $C$CON148         ; [DPU_V7M3_PIPE] |2404|  ; [ORIG 16-BIT INS]
   17338 000001c8 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2404|  ; [ORIG 16-BIT INS]
   17339 000001ca 7940              LDRB      A1, [A1, #5]          ; [DPU_V7M3_PIPE] |2404|  ; [ORIG 16-BIT INS]
   17340 000001cc 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2404|  ; [ORIG 16-BIT INS]
   17341 000001ce 021AF10D          ADD       A3, SP, #26           ; [DPU_V7M3_PIPE] |2404|  ; [KEEP 32-BIT INS]
   17342                    $C$DW$621       .dwtag  DW_TAG_TI_branch
   17343                            .dwattr $C$DW$621, DW_AT_low_pc(0x00)
   17344                            .dwattr $C$DW$621, DW_AT_name("WR_MPU")
   17345                            .dwattr $C$DW$621, DW_AT_TI_call
   17346                    
   17347 000001d2 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2404|  ; [KEEP 32-BIT INS]
   17348                            ; CALL OCCURS {WR_MPU }          ; [] |2404| 
   17349 000001d6 B110              CBZ       A1, ||$C$L430||       ; []  ; [ORIG 16-BIT INS]
   17350                            ; BRANCHCC OCCURS {||$C$L430||}  ; [] |2404| 
   17351                    ;* --------------------------------------------------------------------------*
   17352                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2405,column 9,is_stmt,isa 1
   17353                    ;----------------------------------------------------------------------
   17354                    ; 2405 | return -1;                                                             
   17355                    ; 2407 | //initialize the bias return values                                    
   17356                    ;----------------------------------------------------------------------
   17357 000001d8 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2405|  ; [KEEP 32-BIT INS]
   17358 000001dc E17B              B         ||$C$L443||           ; [DPU_V7M3_PIPE] |2405|  ; [ORIG 16-BIT INS]
   17359                            ; BRANCH OCCURS {||$C$L443||}    ; [] |2405| 
   17360                    ;* --------------------------------------------------------------------------*
   17361 000001de           ||$C$L430||:    
   17362                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2408,column 5,is_stmt,isa 1
   17363                    ;----------------------------------------------------------------------
   17364                    ; 2408 | gyro[0] = gyro[1] = gyro[2] = 0;                                       
   17365                    ;----------------------------------------------------------------------
   17366 000001de 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |2408|  ; [ORIG 16-BIT INS]
   17367 000001e0 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2408|  ; [ORIG 16-BIT INS]
   17368 000001e2 6088              STR       A1, [A2, #8]          ; [DPU_V7M3_PIPE] |2408|  ; [ORIG 16-BIT INS]
   17369 000001e4 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |2408|  ; [ORIG 16-BIT INS]
   17370 000001e6 6048              STR       A1, [A2, #4]          ; [DPU_V7M3_PIPE] |2408|  ; [ORIG 16-BIT INS]
   17371 000001e8 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |2408|  ; [ORIG 16-BIT INS]
   17372 000001ea 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2408|  ; [ORIG 16-BIT INS]
   17373                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2409,column 5,is_stmt,isa 1
   17374                    ;----------------------------------------------------------------------
   17375                    ; 2409 | accel[0] = accel[1] = accel[2] = 0;                                    
   17376                    ;----------------------------------------------------------------------
   17377 000001ec 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2409|  ; [ORIG 16-BIT INS]
   17378 000001ee 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2409|  ; [ORIG 16-BIT INS]
   17379 000001f0 6088              STR       A1, [A2, #8]          ; [DPU_V7M3_PIPE] |2409|  ; [ORIG 16-BIT INS]
   17380 000001f2 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2409|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  317

   17381 000001f4 6048              STR       A1, [A2, #4]          ; [DPU_V7M3_PIPE] |2409|  ; [ORIG 16-BIT INS]
   17382 000001f6 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2409|  ; [ORIG 16-BIT INS]
   17383 000001f8 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2409|  ; [ORIG 16-BIT INS]
   17384                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2411,column 5,is_stmt,isa 1
   17385                    ;----------------------------------------------------------------------
   17386                    ; 2411 | if(debug)                                                              
   17387                    ;----------------------------------------------------------------------
   17388 000001fa 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |2411|  ; [ORIG 16-BIT INS]
   17389 000001fc 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2411|  ; [ORIG 16-BIT INS]
   17390 000001fe AFFEF43F!         BEQ       ||$C$L437||           ; [DPU_V7M3_PIPE] |2411|  ; [KEEP 32-BIT INS]
   17391                            ; BRANCHCC OCCURS {||$C$L437||}  ; [] |2411| 
   17392                    ;* --------------------------------------------------------------------------*
   17393                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2412,column 6,is_stmt,isa 1
   17394                    ;----------------------------------------------------------------------
   17395                    ; 2412 | log_i("Starting Bias Loop Reads\n");                                   
   17396                    ; 2414 | //start reading samples                                                
   17397                    ;----------------------------------------------------------------------
   17398                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2415,column 5,is_stmt,isa 1
   17399                    ;----------------------------------------------------------------------
   17400                    ; 2415 | while (s < test.packet_thresh) {                                       
   17401                    ;----------------------------------------------------------------------
   17402 00000202 E0CA              B         ||$C$L437||           ; [DPU_V7M3_PIPE] |2415|  ; [ORIG 16-BIT INS]
   17403                            ; BRANCH OCCURS {||$C$L437||}    ; [] |2415| 
   17404                    ;* --------------------------------------------------------------------------*
   17405                    ||$C$L431||:    
   17406                    
   17407                    $C$DW$622       .dwtag  DW_TAG_lexical_block
   17408                            .dwattr $C$DW$622, DW_AT_low_pc(0x00)
   17409                            .dwattr $C$DW$622, DW_AT_high_pc(0x00)
   17410                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2416,column 6,is_stmt,isa 1
   17411                    ;----------------------------------------------------------------------
   17412                    ; 2416 | delay_ms(test.sample_wait_ms); //wait 10ms to fill FIFO                
   17413                    ;----------------------------------------------------------------------
   17414 00000204 48B5              LDR       A1, $C$CON152         ; [DPU_V7M3_PIPE] |2416|  ; [ORIG 16-BIT INS]
   17415 00000206 8800              LDRH      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2416|  ; [ORIG 16-BIT INS]
   17416                    $C$DW$623       .dwtag  DW_TAG_TI_branch
   17417                            .dwattr $C$DW$623, DW_AT_low_pc(0x00)
   17418                            .dwattr $C$DW$623, DW_AT_name("Delay_Ms")
   17419                            .dwattr $C$DW$623, DW_AT_TI_call
   17420                    
   17421 00000208 FFFEF7FF!         BL        Delay_Ms              ; [DPU_V7M3_PIPE] |2416|  ; [KEEP 32-BIT INS]
   17422                            ; CALL OCCURS {Delay_Ms }        ; [] |2416| 
   17423                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2417,column 3,is_stmt,isa 1
   17424                    ;----------------------------------------------------------------------
   17425                    ; 2417 | if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))              
   17426                    ;----------------------------------------------------------------------
   17427 0000020c 4820              LDR       A1, $C$CON148         ; [DPU_V7M3_PIPE] |2417|  ; [ORIG 16-BIT INS]
   17428 0000020e 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2417|  ; [ORIG 16-BIT INS]
   17429 00000210 7B00              LDRB      A1, [A1, #12]         ; [DPU_V7M3_PIPE] |2417|  ; [ORIG 16-BIT INS]
   17430 00000212 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |2417|  ; [ORIG 16-BIT INS]
   17431 00000214 021AF10D          ADD       A3, SP, #26           ; [DPU_V7M3_PIPE] |2417|  ; [KEEP 32-BIT INS]
   17432                    $C$DW$624       .dwtag  DW_TAG_TI_branch
   17433                            .dwattr $C$DW$624, DW_AT_low_pc(0x00)
   17434                            .dwattr $C$DW$624, DW_AT_name("RD_MPU")
   17435                            .dwattr $C$DW$624, DW_AT_TI_call
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  318

   17436                    
   17437 00000218 FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |2417|  ; [KEEP 32-BIT INS]
   17438                            ; CALL OCCURS {RD_MPU }          ; [] |2417| 
   17439 0000021c B110              CBZ       A1, ||$C$L432||       ; []  ; [ORIG 16-BIT INS]
   17440                            ; BRANCHCC OCCURS {||$C$L432||}  ; [] |2417| 
   17441                    ;* --------------------------------------------------------------------------*
   17442                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2418,column 4,is_stmt,isa 1
   17443                    ;----------------------------------------------------------------------
   17444                    ; 2418 | return -1;                                                             
   17445                    ;----------------------------------------------------------------------
   17446 0000021e 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2418|  ; [KEEP 32-BIT INS]
   17447 00000222 E158              B         ||$C$L443||           ; [DPU_V7M3_PIPE] |2418|  ; [ORIG 16-BIT INS]
   17448                            ; BRANCH OCCURS {||$C$L443||}    ; [] |2418| 
   17449                    ;* --------------------------------------------------------------------------*
   17450 00000224           ||$C$L432||:    
   17451                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2419,column 3,is_stmt,isa 1
   17452                    ;----------------------------------------------------------------------
   17453                    ; 2419 | fifo_count = (data[0] << 8) | data[1];                                 
   17454                    ;----------------------------------------------------------------------
   17455 00000224 101AF89D          LDRB      A2, [SP, #26]         ; [DPU_V7M3_PIPE] |2419|  ; [KEEP 32-BIT INS]
   17456 00000228 001BF89D          LDRB      A1, [SP, #27]         ; [DPU_V7M3_PIPE] |2419|  ; [KEEP 32-BIT INS]
   17457 0000022c 2001EA40          ORR       A1, A1, A2, LSL #8    ; [DPU_V7M3_PIPE] |2419|  ; [KEEP 32-BIT INS]
   17458 00000230 0018F8AD          STRH      A1, [SP, #24]         ; [DPU_V7M3_PIPE] |2419|  ; [KEEP 32-BIT INS]
   17459                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2420,column 3,is_stmt,isa 1
   17460                    ;----------------------------------------------------------------------
   17461                    ; 2420 | packet_count = fifo_count / MAX_PACKET_LENGTH;                         
   17462                    ;----------------------------------------------------------------------
   17463 00000234 1018F8BD          LDRH      A2, [SP, #24]         ; [DPU_V7M3_PIPE] |2420|  ; [KEEP 32-BIT INS]
   17464 00000238 200C              MOVS      A1, #12               ; [DPU_V7M3_PIPE] |2420|  ; [ORIG 16-BIT INS]
   17465 0000023a F0F0FBB1          UDIV      A1, A2, A1            ; [DPU_V7M3_PIPE] |2420|  ; [KEEP 32-BIT INS]
   17466 0000023e 021BF88D          STRB      A1, [SP, #539]        ; [DPU_V7M3_PIPE] |2420|  ; [KEEP 32-BIT INS]
   17467                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2421,column 3,is_stmt,isa 1
   17468                    ;----------------------------------------------------------------------
   17469                    ; 2421 | if ((test.packet_thresh - s) < packet_count)                           
   17470                    ;----------------------------------------------------------------------
   17471 00000242 48A7              LDR       A1, $C$CON153         ; [DPU_V7M3_PIPE] |2421|  ; [ORIG 16-BIT INS]
   17472 00000244 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |2421|  ; [ORIG 16-BIT INS]
   17473 00000246 121BF89D          LDRB      A2, [SP, #539]        ; [DPU_V7M3_PIPE] |2421|  ; [KEEP 32-BIT INS]
   17474 0000024a 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2421|  ; [ORIG 16-BIT INS]
   17475 0000024c 1A80              SUBS      A1, A1, A3            ; [DPU_V7M3_PIPE] |2421|  ; [ORIG 16-BIT INS]
   17476 0000024e 4281              CMP       A2, A1                ; [DPU_V7M3_PIPE] |2421|  ; [ORIG 16-BIT INS]
   17477 00000250 DD05              BLE       ||$C$L433||           ; [DPU_V7M3_PIPE] |2421|  ; [ORIG 16-BIT INS]
   17478                            ; BRANCHCC OCCURS {||$C$L433||}  ; [] |2421| 
   17479                    ;* --------------------------------------------------------------------------*
   17480                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2422,column 15,is_stmt,isa 1
   17481                    ;----------------------------------------------------------------------
   17482                    ; 2422 | packet_count = test.packet_thresh - s;                                 
   17483                    ;----------------------------------------------------------------------
   17484 00000252 48A3              LDR       A1, $C$CON153         ; [DPU_V7M3_PIPE] |2422|  ; [ORIG 16-BIT INS]
   17485 00000254 9903              LDR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |2422|  ; [ORIG 16-BIT INS]
   17486 00000256 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2422|  ; [ORIG 16-BIT INS]
   17487 00000258 1A40              SUBS      A1, A1, A2            ; [DPU_V7M3_PIPE] |2422|  ; [ORIG 16-BIT INS]
   17488 0000025a 021BF88D          STRB      A1, [SP, #539]        ; [DPU_V7M3_PIPE] |2422|  ; [KEEP 32-BIT INS]
   17489                    ;* --------------------------------------------------------------------------*
   17490 0000025e           ||$C$L433||:    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  319

   17491                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2423,column 3,is_stmt,isa 1
   17492                    ;----------------------------------------------------------------------
   17493                    ; 2423 | read_size = packet_count * MAX_PACKET_LENGTH;                          
   17494                    ; 2425 | //burst read from FIFO                                                 
   17495                    ;----------------------------------------------------------------------
   17496 0000025e 121BF89D          LDRB      A2, [SP, #539]        ; [DPU_V7M3_PIPE] |2423|  ; [KEEP 32-BIT INS]
   17497 00000262 0088              LSLS      A1, A2, #2            ; [DPU_V7M3_PIPE] |2423|  ; [ORIG 16-BIT INS]
   17498 00000264 00C1EB00          ADD       A1, A1, A2, LSL #3    ; [DPU_V7M3_PIPE] |2423|  ; [KEEP 32-BIT INS]
   17499 00000268 9004              STR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |2423|  ; [ORIG 16-BIT INS]
   17500                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2426,column 3,is_stmt,isa 1
   17501                    ;----------------------------------------------------------------------
   17502                    ; 2426 | if (i2c_read(st.hw->addr, st.reg->fifo_r_w, read_size, data))          
   17503                    ;----------------------------------------------------------------------
   17504 0000026a 4809              LDR       A1, $C$CON148         ; [DPU_V7M3_PIPE] |2426|  ; [ORIG 16-BIT INS]
   17505 0000026c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2426|  ; [ORIG 16-BIT INS]
   17506 0000026e 1010F89D          LDRB      A2, [SP, #16]         ; [DPU_V7M3_PIPE] |2426|  ; [KEEP 32-BIT INS]
   17507 00000272 7B40              LDRB      A1, [A1, #13]         ; [DPU_V7M3_PIPE] |2426|  ; [ORIG 16-BIT INS]
   17508 00000274 021AF10D          ADD       A3, SP, #26           ; [DPU_V7M3_PIPE] |2426|  ; [KEEP 32-BIT INS]
   17509                    $C$DW$625       .dwtag  DW_TAG_TI_branch
   17510                            .dwattr $C$DW$625, DW_AT_low_pc(0x00)
   17511                            .dwattr $C$DW$625, DW_AT_name("RD_MPU")
   17512                            .dwattr $C$DW$625, DW_AT_TI_call
   17513                    
   17514 00000278 FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |2426|  ; [KEEP 32-BIT INS]
   17515                            ; CALL OCCURS {RD_MPU }          ; [] |2426| 
   17516 0000027c B110              CBZ       A1, ||$C$L434||       ; []  ; [ORIG 16-BIT INS]
   17517                            ; BRANCHCC OCCURS {||$C$L434||}  ; [] |2426| 
   17518                    ;* --------------------------------------------------------------------------*
   17519                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2427,column 7,is_stmt,isa 1
   17520                    ;----------------------------------------------------------------------
   17521                    ; 2427 | return -1;                                                             
   17522                    ;----------------------------------------------------------------------
   17523 0000027e 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2427|  ; [KEEP 32-BIT INS]
   17524 00000282 E128              B         ||$C$L443||           ; [DPU_V7M3_PIPE] |2427|  ; [ORIG 16-BIT INS]
   17525                            ; BRANCH OCCURS {||$C$L443||}    ; [] |2427| 
   17526                    ;* --------------------------------------------------------------------------*
   17527 00000284           ||$C$L434||:    
   17528                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2428,column 3,is_stmt,isa 1
   17529                    ;----------------------------------------------------------------------
   17530                    ; 2428 | ind = 0;                                                               
   17531                    ;----------------------------------------------------------------------
   17532 00000284 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2428|  ; [ORIG 16-BIT INS]
   17533 00000286 9005              STR       A1, [SP, #20]         ; [DPU_V7M3_PIPE] |2428|  ; [ORIG 16-BIT INS]
   17534                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2429,column 8,is_stmt,isa 1
   17535                    ;----------------------------------------------------------------------
   17536                    ; 2429 | for (ii = 0; ii < packet_count; ii++) {                                
   17537                    ; 2430 |         short accel_cur[3], gyro_cur[3];                               
   17538                    ;----------------------------------------------------------------------
   17539 00000288 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2429|  ; [ORIG 16-BIT INS]
   17540 0000028a 021CF88D          STRB      A1, [SP, #540]        ; [DPU_V7M3_PIPE] |2429|  ; [KEEP 32-BIT INS]
   17541 0000028e E079              B         ||$C$L436||           ; [DPU_V7M3_PIPE] |2429|  ; [ORIG 16-BIT INS]
   17542                            ; BRANCH OCCURS {||$C$L436||}    ; [] |2429| 
   17543                    ;******************************************************************************
   17544                    ;* CONSTANT TABLE                                                             *
   17545                    ;******************************************************************************
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  320

   17546 00000290                   .sect   ".text:get_st_6500_biases"
   17547                            .align  4
   17548 00000290 00000000! ||$C$CON148||:  .bits   st,32
   17549                    ;* --------------------------------------------------------------------------*
   17550                    ||$C$L435||:    
   17551                    
   17552                    $C$DW$626       .dwtag  DW_TAG_lexical_block
   17553                            .dwattr $C$DW$626, DW_AT_low_pc(0x00)
   17554                            .dwattr $C$DW$626, DW_AT_high_pc(0x00)
   17555                    $C$DW$627       .dwtag  DW_TAG_variable
   17556                            .dwattr $C$DW$627, DW_AT_name("accel_cur")
   17557                            .dwattr $C$DW$627, DW_AT_TI_symbol_name("accel_cur")
   17558                            .dwattr $C$DW$627, DW_AT_type(*$C$DW$T$126)
   17559                            .dwattr $C$DW$627, DW_AT_location[DW_OP_breg13 544]
   17560                    
   17561                    $C$DW$628       .dwtag  DW_TAG_variable
   17562                            .dwattr $C$DW$628, DW_AT_name("gyro_cur")
   17563                            .dwattr $C$DW$628, DW_AT_TI_symbol_name("gyro_cur")
   17564                            .dwattr $C$DW$628, DW_AT_type(*$C$DW$T$126)
   17565                            .dwattr $C$DW$628, DW_AT_location[DW_OP_breg13 552]
   17566                    
   17567                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2431,column 4,is_stmt,isa 1
   17568                    ;----------------------------------------------------------------------
   17569                    ; 2431 | accel_cur[0] = ((short)data[ind + 0] << 8) | data[ind + 1];            
   17570                    ;----------------------------------------------------------------------
   17571 00000294 9805              LDR       A1, [SP, #20]         ; [DPU_V7M3_PIPE] |2431|  ; [ORIG 16-BIT INS]
   17572 00000296 9905              LDR       A2, [SP, #20]         ; [DPU_V7M3_PIPE] |2431|  ; [ORIG 16-BIT INS]
   17573 00000298 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |2431|  ; [ORIG 16-BIT INS]
   17574 0000029a 4469              ADD       A2, SP, A2            ; [DPU_V7M3_PIPE] |2431|  ; [ORIG 16-BIT INS]
   17575 0000029c 4468              ADD       A1, SP, A1            ; [DPU_V7M3_PIPE] |2431|  ; [ORIG 16-BIT INS]
   17576 0000029e 7E89              LDRB      A2, [A2, #26]         ; [DPU_V7M3_PIPE] |2431|  ; [ORIG 16-BIT INS]
   17577 000002a0 7E80              LDRB      A1, [A1, #26]         ; [DPU_V7M3_PIPE] |2431|  ; [ORIG 16-BIT INS]
   17578 000002a2 2001EA40          ORR       A1, A1, A2, LSL #8    ; [DPU_V7M3_PIPE] |2431|  ; [KEEP 32-BIT INS]
   17579 000002a6 0220F8AD          STRH      A1, [SP, #544]        ; [DPU_V7M3_PIPE] |2431|  ; [KEEP 32-BIT INS]
   17580                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2432,column 4,is_stmt,isa 1
   17581                    ;----------------------------------------------------------------------
   17582                    ; 2432 | accel_cur[1] = ((short)data[ind + 2] << 8) | data[ind + 3];            
   17583                    ;----------------------------------------------------------------------
   17584 000002aa 9805              LDR       A1, [SP, #20]         ; [DPU_V7M3_PIPE] |2432|  ; [ORIG 16-BIT INS]
   17585 000002ac 9905              LDR       A2, [SP, #20]         ; [DPU_V7M3_PIPE] |2432|  ; [ORIG 16-BIT INS]
   17586 000002ae 1C80              ADDS      A1, A1, #2            ; [DPU_V7M3_PIPE] |2432|  ; [ORIG 16-BIT INS]
   17587 000002b0 1CC9              ADDS      A2, A2, #3            ; [DPU_V7M3_PIPE] |2432|  ; [ORIG 16-BIT INS]
   17588 000002b2 0201EB0D          ADD       A3, SP, A2            ; [DPU_V7M3_PIPE] |2432|  ; [KEEP 32-BIT INS]
   17589 000002b6 4468              ADD       A1, SP, A1            ; [DPU_V7M3_PIPE] |2432|  ; [ORIG 16-BIT INS]
   17590 000002b8 7E81              LDRB      A2, [A1, #26]         ; [DPU_V7M3_PIPE] |2432|  ; [ORIG 16-BIT INS]
   17591 000002ba 7E90              LDRB      A1, [A3, #26]         ; [DPU_V7M3_PIPE] |2432|  ; [ORIG 16-BIT INS]
   17592 000002bc 2001EA40          ORR       A1, A1, A2, LSL #8    ; [DPU_V7M3_PIPE] |2432|  ; [KEEP 32-BIT INS]
   17593 000002c0 0222F8AD          STRH      A1, [SP, #546]        ; [DPU_V7M3_PIPE] |2432|  ; [KEEP 32-BIT INS]
   17594                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2433,column 4,is_stmt,isa 1
   17595                    ;----------------------------------------------------------------------
   17596                    ; 2433 | accel_cur[2] = ((short)data[ind + 4] << 8) | data[ind + 5];            
   17597                    ;----------------------------------------------------------------------
   17598 000002c4 9805              LDR       A1, [SP, #20]         ; [DPU_V7M3_PIPE] |2433|  ; [ORIG 16-BIT INS]
   17599 000002c6 9905              LDR       A2, [SP, #20]         ; [DPU_V7M3_PIPE] |2433|  ; [ORIG 16-BIT INS]
   17600 000002c8 1D00              ADDS      A1, A1, #4            ; [DPU_V7M3_PIPE] |2433|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  321

   17601 000002ca 1D49              ADDS      A2, A2, #5            ; [DPU_V7M3_PIPE] |2433|  ; [ORIG 16-BIT INS]
   17602 000002cc 4468              ADD       A1, SP, A1            ; [DPU_V7M3_PIPE] |2433|  ; [ORIG 16-BIT INS]
   17603 000002ce 0201EB0D          ADD       A3, SP, A2            ; [DPU_V7M3_PIPE] |2433|  ; [KEEP 32-BIT INS]
   17604 000002d2 7E81              LDRB      A2, [A1, #26]         ; [DPU_V7M3_PIPE] |2433|  ; [ORIG 16-BIT INS]
   17605 000002d4 7E90              LDRB      A1, [A3, #26]         ; [DPU_V7M3_PIPE] |2433|  ; [ORIG 16-BIT INS]
   17606 000002d6 2001EA40          ORR       A1, A1, A2, LSL #8    ; [DPU_V7M3_PIPE] |2433|  ; [KEEP 32-BIT INS]
   17607 000002da 0224F8AD          STRH      A1, [SP, #548]        ; [DPU_V7M3_PIPE] |2433|  ; [KEEP 32-BIT INS]
   17608                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2434,column 4,is_stmt,isa 1
   17609                    ;----------------------------------------------------------------------
   17610                    ; 2434 | accel[0] += (long)accel_cur[0];                                        
   17611                    ;----------------------------------------------------------------------
   17612 000002de 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2434|  ; [ORIG 16-BIT INS]
   17613 000002e0 2220F9BD          LDRSH     A3, [SP, #544]        ; [DPU_V7M3_PIPE] |2434|  ; [KEEP 32-BIT INS]
   17614 000002e4 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2434|  ; [ORIG 16-BIT INS]
   17615 000002e6 1880              ADDS      A1, A1, A3            ; [DPU_V7M3_PIPE] |2434|  ; [ORIG 16-BIT INS]
   17616 000002e8 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2434|  ; [ORIG 16-BIT INS]
   17617                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2435,column 4,is_stmt,isa 1
   17618                    ;----------------------------------------------------------------------
   17619                    ; 2435 | accel[1] += (long)accel_cur[1];                                        
   17620                    ;----------------------------------------------------------------------
   17621 000002ea 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2435|  ; [ORIG 16-BIT INS]
   17622 000002ec 2222F9BD          LDRSH     A3, [SP, #546]        ; [DPU_V7M3_PIPE] |2435|  ; [KEEP 32-BIT INS]
   17623 000002f0 6848              LDR       A1, [A2, #4]          ; [DPU_V7M3_PIPE] |2435|  ; [ORIG 16-BIT INS]
   17624 000002f2 1880              ADDS      A1, A1, A3            ; [DPU_V7M3_PIPE] |2435|  ; [ORIG 16-BIT INS]
   17625 000002f4 6048              STR       A1, [A2, #4]          ; [DPU_V7M3_PIPE] |2435|  ; [ORIG 16-BIT INS]
   17626                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2436,column 4,is_stmt,isa 1
   17627                    ;----------------------------------------------------------------------
   17628                    ; 2436 | accel[2] += (long)accel_cur[2];                                        
   17629                    ;----------------------------------------------------------------------
   17630 000002f6 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2436|  ; [ORIG 16-BIT INS]
   17631 000002f8 2224F9BD          LDRSH     A3, [SP, #548]        ; [DPU_V7M3_PIPE] |2436|  ; [KEEP 32-BIT INS]
   17632 000002fc 6888              LDR       A1, [A2, #8]          ; [DPU_V7M3_PIPE] |2436|  ; [ORIG 16-BIT INS]
   17633 000002fe 1880              ADDS      A1, A1, A3            ; [DPU_V7M3_PIPE] |2436|  ; [ORIG 16-BIT INS]
   17634 00000300 6088              STR       A1, [A2, #8]          ; [DPU_V7M3_PIPE] |2436|  ; [ORIG 16-BIT INS]
   17635                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2437,column 4,is_stmt,isa 1
   17636                    ;----------------------------------------------------------------------
   17637                    ; 2437 | gyro_cur[0] = (((short)data[ind + 6] << 8) | data[ind + 7]);           
   17638                    ;----------------------------------------------------------------------
   17639 00000302 9805              LDR       A1, [SP, #20]         ; [DPU_V7M3_PIPE] |2437|  ; [ORIG 16-BIT INS]
   17640 00000304 9905              LDR       A2, [SP, #20]         ; [DPU_V7M3_PIPE] |2437|  ; [ORIG 16-BIT INS]
   17641 00000306 1D80              ADDS      A1, A1, #6            ; [DPU_V7M3_PIPE] |2437|  ; [ORIG 16-BIT INS]
   17642 00000308 1DC9              ADDS      A2, A2, #7            ; [DPU_V7M3_PIPE] |2437|  ; [ORIG 16-BIT INS]
   17643 0000030a 4468              ADD       A1, SP, A1            ; [DPU_V7M3_PIPE] |2437|  ; [ORIG 16-BIT INS]
   17644 0000030c 0201EB0D          ADD       A3, SP, A2            ; [DPU_V7M3_PIPE] |2437|  ; [KEEP 32-BIT INS]
   17645 00000310 7E81              LDRB      A2, [A1, #26]         ; [DPU_V7M3_PIPE] |2437|  ; [ORIG 16-BIT INS]
   17646 00000312 7E90              LDRB      A1, [A3, #26]         ; [DPU_V7M3_PIPE] |2437|  ; [ORIG 16-BIT INS]
   17647 00000314 2001EA40          ORR       A1, A1, A2, LSL #8    ; [DPU_V7M3_PIPE] |2437|  ; [KEEP 32-BIT INS]
   17648 00000318 0228F8AD          STRH      A1, [SP, #552]        ; [DPU_V7M3_PIPE] |2437|  ; [KEEP 32-BIT INS]
   17649                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2438,column 4,is_stmt,isa 1
   17650                    ;----------------------------------------------------------------------
   17651                    ; 2438 | gyro_cur[1] = (((short)data[ind + 8] << 8) | data[ind + 9]);           
   17652                    ;----------------------------------------------------------------------
   17653 0000031c 9805              LDR       A1, [SP, #20]         ; [DPU_V7M3_PIPE] |2438|  ; [ORIG 16-BIT INS]
   17654 0000031e 9905              LDR       A2, [SP, #20]         ; [DPU_V7M3_PIPE] |2438|  ; [ORIG 16-BIT INS]
   17655 00000320 3008              ADDS      A1, A1, #8            ; [DPU_V7M3_PIPE] |2438|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  322

   17656 00000322 3109              ADDS      A2, A2, #9            ; [DPU_V7M3_PIPE] |2438|  ; [ORIG 16-BIT INS]
   17657 00000324 4468              ADD       A1, SP, A1            ; [DPU_V7M3_PIPE] |2438|  ; [ORIG 16-BIT INS]
   17658 00000326 0201EB0D          ADD       A3, SP, A2            ; [DPU_V7M3_PIPE] |2438|  ; [KEEP 32-BIT INS]
   17659 0000032a 7E81              LDRB      A2, [A1, #26]         ; [DPU_V7M3_PIPE] |2438|  ; [ORIG 16-BIT INS]
   17660 0000032c 7E90              LDRB      A1, [A3, #26]         ; [DPU_V7M3_PIPE] |2438|  ; [ORIG 16-BIT INS]
   17661 0000032e 2001EA40          ORR       A1, A1, A2, LSL #8    ; [DPU_V7M3_PIPE] |2438|  ; [KEEP 32-BIT INS]
   17662 00000332 022AF8AD          STRH      A1, [SP, #554]        ; [DPU_V7M3_PIPE] |2438|  ; [KEEP 32-BIT INS]
   17663                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2439,column 4,is_stmt,isa 1
   17664                    ;----------------------------------------------------------------------
   17665                    ; 2439 | gyro_cur[2] = (((short)data[ind + 10] << 8) | data[ind + 11]);         
   17666                    ;----------------------------------------------------------------------
   17667 00000336 9805              LDR       A1, [SP, #20]         ; [DPU_V7M3_PIPE] |2439|  ; [ORIG 16-BIT INS]
   17668 00000338 9905              LDR       A2, [SP, #20]         ; [DPU_V7M3_PIPE] |2439|  ; [ORIG 16-BIT INS]
   17669 0000033a 300A              ADDS      A1, A1, #10           ; [DPU_V7M3_PIPE] |2439|  ; [ORIG 16-BIT INS]
   17670 0000033c 310B              ADDS      A2, A2, #11           ; [DPU_V7M3_PIPE] |2439|  ; [ORIG 16-BIT INS]
   17671 0000033e 4468              ADD       A1, SP, A1            ; [DPU_V7M3_PIPE] |2439|  ; [ORIG 16-BIT INS]
   17672 00000340 0201EB0D          ADD       A3, SP, A2            ; [DPU_V7M3_PIPE] |2439|  ; [KEEP 32-BIT INS]
   17673 00000344 7E81              LDRB      A2, [A1, #26]         ; [DPU_V7M3_PIPE] |2439|  ; [ORIG 16-BIT INS]
   17674 00000346 7E90              LDRB      A1, [A3, #26]         ; [DPU_V7M3_PIPE] |2439|  ; [ORIG 16-BIT INS]
   17675 00000348 2001EA40          ORR       A1, A1, A2, LSL #8    ; [DPU_V7M3_PIPE] |2439|  ; [KEEP 32-BIT INS]
   17676 0000034c 022CF8AD          STRH      A1, [SP, #556]        ; [DPU_V7M3_PIPE] |2439|  ; [KEEP 32-BIT INS]
   17677                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2440,column 4,is_stmt,isa 1
   17678                    ;----------------------------------------------------------------------
   17679                    ; 2440 | gyro[0] += (long)gyro_cur[0];                                          
   17680                    ;----------------------------------------------------------------------
   17681 00000350 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |2440|  ; [ORIG 16-BIT INS]
   17682 00000352 2228F9BD          LDRSH     A3, [SP, #552]        ; [DPU_V7M3_PIPE] |2440|  ; [KEEP 32-BIT INS]
   17683 00000356 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2440|  ; [ORIG 16-BIT INS]
   17684 00000358 1880              ADDS      A1, A1, A3            ; [DPU_V7M3_PIPE] |2440|  ; [ORIG 16-BIT INS]
   17685 0000035a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2440|  ; [ORIG 16-BIT INS]
   17686                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2441,column 4,is_stmt,isa 1
   17687                    ;----------------------------------------------------------------------
   17688                    ; 2441 | gyro[1] += (long)gyro_cur[1];                                          
   17689                    ;----------------------------------------------------------------------
   17690 0000035c 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |2441|  ; [ORIG 16-BIT INS]
   17691 0000035e 222AF9BD          LDRSH     A3, [SP, #554]        ; [DPU_V7M3_PIPE] |2441|  ; [KEEP 32-BIT INS]
   17692 00000362 6848              LDR       A1, [A2, #4]          ; [DPU_V7M3_PIPE] |2441|  ; [ORIG 16-BIT INS]
   17693 00000364 1880              ADDS      A1, A1, A3            ; [DPU_V7M3_PIPE] |2441|  ; [ORIG 16-BIT INS]
   17694 00000366 6048              STR       A1, [A2, #4]          ; [DPU_V7M3_PIPE] |2441|  ; [ORIG 16-BIT INS]
   17695                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2442,column 4,is_stmt,isa 1
   17696                    ;----------------------------------------------------------------------
   17697                    ; 2442 | gyro[2] += (long)gyro_cur[2];                                          
   17698                    ;----------------------------------------------------------------------
   17699 00000368 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |2442|  ; [ORIG 16-BIT INS]
   17700 0000036a 222CF9BD          LDRSH     A3, [SP, #556]        ; [DPU_V7M3_PIPE] |2442|  ; [KEEP 32-BIT INS]
   17701 0000036e 6888              LDR       A1, [A2, #8]          ; [DPU_V7M3_PIPE] |2442|  ; [ORIG 16-BIT INS]
   17702 00000370 1880              ADDS      A1, A1, A3            ; [DPU_V7M3_PIPE] |2442|  ; [ORIG 16-BIT INS]
   17703 00000372 6088              STR       A1, [A2, #8]          ; [DPU_V7M3_PIPE] |2442|  ; [ORIG 16-BIT INS]
   17704                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2443,column 4,is_stmt,isa 1
   17705                    ;----------------------------------------------------------------------
   17706                    ; 2443 | ind += MAX_PACKET_LENGTH;                                              
   17707                    ;----------------------------------------------------------------------
   17708 00000374 9805              LDR       A1, [SP, #20]         ; [DPU_V7M3_PIPE] |2443|  ; [ORIG 16-BIT INS]
   17709 00000376 300C              ADDS      A1, A1, #12           ; [DPU_V7M3_PIPE] |2443|  ; [ORIG 16-BIT INS]
   17710 00000378 9005              STR       A1, [SP, #20]         ; [DPU_V7M3_PIPE] |2443|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  323

   17711                            .dwendtag $C$DW$626
   17712                    
   17713                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2429,column 35,is_stmt,isa 1
   17714 0000037a 021CF89D          LDRB      A1, [SP, #540]        ; [DPU_V7M3_PIPE] |2429|  ; [KEEP 32-BIT INS]
   17715 0000037e 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |2429|  ; [ORIG 16-BIT INS]
   17716 00000380 021CF88D          STRB      A1, [SP, #540]        ; [DPU_V7M3_PIPE] |2429|  ; [KEEP 32-BIT INS]
   17717                    ;* --------------------------------------------------------------------------*
   17718                    ;*   BEGIN LOOP ||$C$L436||
   17719                    ;* --------------------------------------------------------------------------*
   17720 00000384           ||$C$L436||:    
   17721                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2429,column 16,is_stmt,isa 1
   17722 00000384 021BF89D          LDRB      A1, [SP, #539]        ; [DPU_V7M3_PIPE] |2429|  ; [KEEP 32-BIT INS]
   17723 00000388 121CF89D          LDRB      A2, [SP, #540]        ; [DPU_V7M3_PIPE] |2429|  ; [KEEP 32-BIT INS]
   17724 0000038c 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |2429|  ; [ORIG 16-BIT INS]
   17725 0000038e DC81              BGT       ||$C$L435||           ; [DPU_V7M3_PIPE] |2429|  ; [ORIG 16-BIT INS]
   17726                            ; BRANCHCC OCCURS {||$C$L435||}  ; [] |2429| 
   17727                    ;* --------------------------------------------------------------------------*
   17728                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2445,column 3,is_stmt,isa 1
   17729                    ;----------------------------------------------------------------------
   17730                    ; 2445 | s += packet_count;                                                     
   17731                    ;----------------------------------------------------------------------
   17732 00000390 121BF89D          LDRB      A2, [SP, #539]        ; [DPU_V7M3_PIPE] |2445|  ; [KEEP 32-BIT INS]
   17733 00000394 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |2445|  ; [ORIG 16-BIT INS]
   17734 00000396 1840              ADDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |2445|  ; [ORIG 16-BIT INS]
   17735 00000398 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |2445|  ; [ORIG 16-BIT INS]
   17736                            .dwendtag $C$DW$622
   17737                    
   17738                    ;* --------------------------------------------------------------------------*
   17739                    ;*   BEGIN LOOP ||$C$L437||
   17740                    ;* --------------------------------------------------------------------------*
   17741 0000039a           ||$C$L437||:    
   17742                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2415,column 12,is_stmt,isa 1
   17743 0000039a 4851              LDR       A1, $C$CON153         ; [DPU_V7M3_PIPE] |2415|  ; [ORIG 16-BIT INS]
   17744 0000039c 9903              LDR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |2415|  ; [ORIG 16-BIT INS]
   17745 0000039e 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2415|  ; [ORIG 16-BIT INS]
   17746 000003a0 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |2415|  ; [ORIG 16-BIT INS]
   17747 000003a2 AFFEF73F!         BGT       ||$C$L431||           ; [DPU_V7M3_PIPE] |2415|  ; [KEEP 32-BIT INS]
   17748                            ; BRANCHCC OCCURS {||$C$L431||}  ; [] |2415| 
   17749                    ;* --------------------------------------------------------------------------*
   17750                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2448,column 5,is_stmt,isa 1
   17751                    ;----------------------------------------------------------------------
   17752                    ; 2448 | if(debug)                                                              
   17753                    ;----------------------------------------------------------------------
   17754 000003a6 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |2448|  ; [ORIG 16-BIT INS]
   17755 000003a8 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2448|  ; [ORIG 16-BIT INS]
   17756 000003aa D0FF              BEQ       ||$C$L438||           ; [DPU_V7M3_PIPE] |2448|  ; [ORIG 16-BIT INS]
   17757                            ; BRANCHCC OCCURS {||$C$L438||}  ; [] |2448| 
   17758                    ;* --------------------------------------------------------------------------*
   17759                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2449,column 6,is_stmt,isa 1
   17760                    ;----------------------------------------------------------------------
   17761                    ; 2449 | log_i("Samples: %d\n", s);                                             
   17762                    ; 2451 | //stop FIFO                                                            
   17763                    ;----------------------------------------------------------------------
   17764                    ;* --------------------------------------------------------------------------*
   17765 000003ac           ||$C$L438||:    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  324

   17766                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2452,column 5,is_stmt,isa 1
   17767                    ;----------------------------------------------------------------------
   17768                    ; 2452 | data[0] = 0;                                                           
   17769                    ;----------------------------------------------------------------------
   17770 000003ac 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2452|  ; [ORIG 16-BIT INS]
   17771 000003ae 001AF88D          STRB      A1, [SP, #26]         ; [DPU_V7M3_PIPE] |2452|  ; [KEEP 32-BIT INS]
   17772                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2453,column 5,is_stmt,isa 1
   17773                    ;----------------------------------------------------------------------
   17774                    ; 2453 | if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))                  
   17775                    ;----------------------------------------------------------------------
   17776 000003b2 484E              LDR       A1, $C$CON156         ; [DPU_V7M3_PIPE] |2453|  ; [ORIG 16-BIT INS]
   17777 000003b4 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2453|  ; [ORIG 16-BIT INS]
   17778 000003b6 7940              LDRB      A1, [A1, #5]          ; [DPU_V7M3_PIPE] |2453|  ; [ORIG 16-BIT INS]
   17779 000003b8 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2453|  ; [ORIG 16-BIT INS]
   17780 000003ba 021AF10D          ADD       A3, SP, #26           ; [DPU_V7M3_PIPE] |2453|  ; [KEEP 32-BIT INS]
   17781                    $C$DW$629       .dwtag  DW_TAG_TI_branch
   17782                            .dwattr $C$DW$629, DW_AT_low_pc(0x00)
   17783                            .dwattr $C$DW$629, DW_AT_name("WR_MPU")
   17784                            .dwattr $C$DW$629, DW_AT_TI_call
   17785                    
   17786 000003be FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2453|  ; [KEEP 32-BIT INS]
   17787                            ; CALL OCCURS {WR_MPU }          ; [] |2453| 
   17788 000003c2 B138              CBZ       A1, ||$C$L439||       ; []  ; [ORIG 16-BIT INS]
   17789                            ; BRANCHCC OCCURS {||$C$L439||}  ; [] |2453| 
   17790                    ;* --------------------------------------------------------------------------*
   17791                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2454,column 9,is_stmt,isa 1
   17792                    ;----------------------------------------------------------------------
   17793                    ; 2454 | return -1;                                                             
   17794                    ;----------------------------------------------------------------------
   17795 000003c4 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2454|  ; [KEEP 32-BIT INS]
   17796 000003c8 E085              B         ||$C$L443||           ; [DPU_V7M3_PIPE] |2454|  ; [ORIG 16-BIT INS]
   17797                            ; BRANCH OCCURS {||$C$L443||}    ; [] |2454| 
   17798                    ;******************************************************************************
   17799                    ;* CONSTANT TABLE                                                             *
   17800                    ;******************************************************************************
   17801 000003ca                   .sect   ".text:get_st_6500_biases"
   17802                            .align  4
   17803 000003ca 003446C0! ||$C$CON149||:  .bits   st+52,32
         000003ce 00000000 
   17804                            .align  4
   17805 000003ce 000B0000! ||$C$CON150||:  .bits   test+11,32
         000003d2 00000000 
   17806                    ;* --------------------------------------------------------------------------*
   17807 000003d4           ||$C$L439||:    
   17808                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2456,column 5,is_stmt,isa 1
   17809                    ;----------------------------------------------------------------------
   17810                    ; 2456 | gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / s);       
   17811                    ;----------------------------------------------------------------------
   17812 000003d4 4943              LDR       A2, $C$CON154         ; [DPU_V7M3_PIPE] |2456|  ; [ORIG 16-BIT INS]
   17813 000003d6 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |2456|  ; [ORIG 16-BIT INS]
   17814 000003d8 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |2456|  ; [ORIG 16-BIT INS]
   17815 000003da 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2456|  ; [ORIG 16-BIT INS]
   17816 000003dc 2300              MOVS      A4, #0                ; [DPU_V7M3_PIPE] |2456|  ; [ORIG 16-BIT INS]
   17817 000003de 0C04              LSRS      V1, A1, #16           ; [DPU_V7M3_PIPE] |2456|  ; [ORIG 16-BIT INS]
   17818 000003e0 17C1              ASRS      A2, A1, #31           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  325

   17819 000003e2 0409              LSLS      A2, A2, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   17820 000003e4 0400              LSLS      A1, A1, #16           ; [DPU_V7M3_PIPE] |2456|  ; [ORIG 16-BIT INS]
   17821 000003e6 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |2456|  ; [ORIG 16-BIT INS]
   17822                    $C$DW$630       .dwtag  DW_TAG_TI_branch
   17823                            .dwattr $C$DW$630, DW_AT_low_pc(0x00)
   17824                            .dwattr $C$DW$630, DW_AT_name("LL$DIV")
   17825                            .dwattr $C$DW$630, DW_AT_TI_call
   17826                    
   17827 000003e8 FFFEF7FF!         BL        __aeabi_ldivmod       ; [DPU_V7M3_PIPE] |2456|  ; [KEEP 32-BIT INS]
   17828                            ; CALL OCCURS {__aeabi_ldivmod }  ; [] |2456| 
   17829 000003ec 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |2456|  ; [ORIG 16-BIT INS]
   17830 000003ee 17D3              ASRS      A4, A3, #31           ; [DPU_V7M3_PIPE] |2456|  ; [ORIG 16-BIT INS]
   17831                    $C$DW$631       .dwtag  DW_TAG_TI_branch
   17832                            .dwattr $C$DW$631, DW_AT_low_pc(0x00)
   17833                            .dwattr $C$DW$631, DW_AT_name("LL$DIV")
   17834                            .dwattr $C$DW$631, DW_AT_TI_call
   17835                    
   17836 000003f0 FFFEF7FF!         BL        __aeabi_ldivmod       ; [DPU_V7M3_PIPE] |2456|  ; [KEEP 32-BIT INS]
   17837                            ; CALL OCCURS {__aeabi_ldivmod }  ; [] |2456| 
   17838 000003f4 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |2456|  ; [ORIG 16-BIT INS]
   17839 000003f6 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2456|  ; [ORIG 16-BIT INS]
   17840                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2457,column 5,is_stmt,isa 1
   17841                    ;----------------------------------------------------------------------
   17842                    ; 2457 | gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / s);       
   17843                    ;----------------------------------------------------------------------
   17844 000003f8 493A              LDR       A2, $C$CON154         ; [DPU_V7M3_PIPE] |2457|  ; [ORIG 16-BIT INS]
   17845 000003fa 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |2457|  ; [ORIG 16-BIT INS]
   17846 000003fc 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |2457|  ; [ORIG 16-BIT INS]
   17847 000003fe 6840              LDR       A1, [A1, #4]          ; [DPU_V7M3_PIPE] |2457|  ; [ORIG 16-BIT INS]
   17848 00000400 2300              MOVS      A4, #0                ; [DPU_V7M3_PIPE] |2457|  ; [ORIG 16-BIT INS]
   17849 00000402 17C1              ASRS      A2, A1, #31           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   17850 00000404 0C04              LSRS      V1, A1, #16           ; [DPU_V7M3_PIPE] |2457|  ; [ORIG 16-BIT INS]
   17851 00000406 0409              LSLS      A2, A2, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   17852 00000408 0400              LSLS      A1, A1, #16           ; [DPU_V7M3_PIPE] |2457|  ; [ORIG 16-BIT INS]
   17853 0000040a 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |2457|  ; [ORIG 16-BIT INS]
   17854                    $C$DW$632       .dwtag  DW_TAG_TI_branch
   17855                            .dwattr $C$DW$632, DW_AT_low_pc(0x00)
   17856                            .dwattr $C$DW$632, DW_AT_name("LL$DIV")
   17857                            .dwattr $C$DW$632, DW_AT_TI_call
   17858                    
   17859 0000040c FFFEF7FF!         BL        __aeabi_ldivmod       ; [DPU_V7M3_PIPE] |2457|  ; [KEEP 32-BIT INS]
   17860                            ; CALL OCCURS {__aeabi_ldivmod }  ; [] |2457| 
   17861 00000410 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |2457|  ; [ORIG 16-BIT INS]
   17862 00000412 17D3              ASRS      A4, A3, #31           ; [DPU_V7M3_PIPE] |2457|  ; [ORIG 16-BIT INS]
   17863                    $C$DW$633       .dwtag  DW_TAG_TI_branch
   17864                            .dwattr $C$DW$633, DW_AT_low_pc(0x00)
   17865                            .dwattr $C$DW$633, DW_AT_name("LL$DIV")
   17866                            .dwattr $C$DW$633, DW_AT_TI_call
   17867                    
   17868 00000414 FFFEF7FF!         BL        __aeabi_ldivmod       ; [DPU_V7M3_PIPE] |2457|  ; [KEEP 32-BIT INS]
   17869                            ; CALL OCCURS {__aeabi_ldivmod }  ; [] |2457| 
   17870 00000418 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |2457|  ; [ORIG 16-BIT INS]
   17871 0000041a 6048              STR       A1, [A2, #4]          ; [DPU_V7M3_PIPE] |2457|  ; [ORIG 16-BIT INS]
   17872                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2458,column 5,is_stmt,isa 1
   17873                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  326

   17874                    ; 2458 | gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / s);       
   17875                    ;----------------------------------------------------------------------
   17876 0000041c 4931              LDR       A2, $C$CON154         ; [DPU_V7M3_PIPE] |2458|  ; [ORIG 16-BIT INS]
   17877 0000041e 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |2458|  ; [ORIG 16-BIT INS]
   17878 00000420 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |2458|  ; [ORIG 16-BIT INS]
   17879 00000422 6880              LDR       A1, [A1, #8]          ; [DPU_V7M3_PIPE] |2458|  ; [ORIG 16-BIT INS]
   17880 00000424 2300              MOVS      A4, #0                ; [DPU_V7M3_PIPE] |2458|  ; [ORIG 16-BIT INS]
   17881 00000426 17C1              ASRS      A2, A1, #31           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   17882 00000428 0C04              LSRS      V1, A1, #16           ; [DPU_V7M3_PIPE] |2458|  ; [ORIG 16-BIT INS]
   17883 0000042a 0409              LSLS      A2, A2, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   17884 0000042c 0400              LSLS      A1, A1, #16           ; [DPU_V7M3_PIPE] |2458|  ; [ORIG 16-BIT INS]
   17885 0000042e 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |2458|  ; [ORIG 16-BIT INS]
   17886                    $C$DW$634       .dwtag  DW_TAG_TI_branch
   17887                            .dwattr $C$DW$634, DW_AT_low_pc(0x00)
   17888                            .dwattr $C$DW$634, DW_AT_name("LL$DIV")
   17889                            .dwattr $C$DW$634, DW_AT_TI_call
   17890                    
   17891 00000430 FFFEF7FF!         BL        __aeabi_ldivmod       ; [DPU_V7M3_PIPE] |2458|  ; [KEEP 32-BIT INS]
   17892                            ; CALL OCCURS {__aeabi_ldivmod }  ; [] |2458| 
   17893 00000434 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |2458|  ; [ORIG 16-BIT INS]
   17894 00000436 17D3              ASRS      A4, A3, #31           ; [DPU_V7M3_PIPE] |2458|  ; [ORIG 16-BIT INS]
   17895                    ;* --------------------------------------------------------------------------*
   17896                    $C$DW$635       .dwtag  DW_TAG_TI_branch
   17897                            .dwattr $C$DW$635, DW_AT_low_pc(0x00)
   17898                            .dwattr $C$DW$635, DW_AT_name("LL$DIV")
   17899                            .dwattr $C$DW$635, DW_AT_TI_call
   17900                    
   17901 00000438 FFFEF7FF!         BL        __aeabi_ldivmod       ; [DPU_V7M3_PIPE] |2458|  ; [KEEP 32-BIT INS]
   17902                            ; CALL OCCURS {__aeabi_ldivmod }  ; [] |2458| 
   17903 0000043c 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |2458|  ; [ORIG 16-BIT INS]
   17904 0000043e 6088              STR       A1, [A2, #8]          ; [DPU_V7M3_PIPE] |2458|  ; [ORIG 16-BIT INS]
   17905                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2459,column 5,is_stmt,isa 1
   17906                    ;----------------------------------------------------------------------
   17907                    ; 2459 | accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens / s);    
   17908                    ;----------------------------------------------------------------------
   17909 00000440 4929              LDR       A2, $C$CON155         ; [DPU_V7M3_PIPE] |2459|  ; [ORIG 16-BIT INS]
   17910 00000442 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |2459|  ; [ORIG 16-BIT INS]
   17911 00000444 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |2459|  ; [ORIG 16-BIT INS]
   17912 00000446 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2459|  ; [ORIG 16-BIT INS]
   17913 00000448 2300              MOVS      A4, #0                ; [DPU_V7M3_PIPE] |2459|  ; [ORIG 16-BIT INS]
   17914 0000044a 0C04              LSRS      V1, A1, #16           ; [DPU_V7M3_PIPE] |2459|  ; [ORIG 16-BIT INS]
   17915 0000044c 17C1              ASRS      A2, A1, #31           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   17916 0000044e 0409              LSLS      A2, A2, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   17917 00000450 0400              LSLS      A1, A1, #16           ; [DPU_V7M3_PIPE] |2459|  ; [ORIG 16-BIT INS]
   17918 00000452 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |2459|  ; [ORIG 16-BIT INS]
   17919                    $C$DW$636       .dwtag  DW_TAG_TI_branch
   17920                            .dwattr $C$DW$636, DW_AT_low_pc(0x00)
   17921                            .dwattr $C$DW$636, DW_AT_name("LL$DIV")
   17922                            .dwattr $C$DW$636, DW_AT_TI_call
   17923                    
   17924 00000454 FFFEF7FF!         BL        __aeabi_ldivmod       ; [DPU_V7M3_PIPE] |2459|  ; [KEEP 32-BIT INS]
   17925                            ; CALL OCCURS {__aeabi_ldivmod }  ; [] |2459| 
   17926 00000458 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |2459|  ; [ORIG 16-BIT INS]
   17927 0000045a 17D3              ASRS      A4, A3, #31           ; [DPU_V7M3_PIPE] |2459|  ; [ORIG 16-BIT INS]
   17928                    $C$DW$637       .dwtag  DW_TAG_TI_branch
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  327

   17929                            .dwattr $C$DW$637, DW_AT_low_pc(0x00)
   17930                            .dwattr $C$DW$637, DW_AT_name("LL$DIV")
   17931                            .dwattr $C$DW$637, DW_AT_TI_call
   17932                    
   17933 0000045c FFFEF7FF!         BL        __aeabi_ldivmod       ; [DPU_V7M3_PIPE] |2459|  ; [KEEP 32-BIT INS]
   17934                            ; CALL OCCURS {__aeabi_ldivmod }  ; [] |2459| 
   17935 00000460 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2459|  ; [ORIG 16-BIT INS]
   17936 00000462 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2459|  ; [ORIG 16-BIT INS]
   17937                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2460,column 5,is_stmt,isa 1
   17938                    ;----------------------------------------------------------------------
   17939                    ; 2460 | accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens / s);    
   17940                    ;----------------------------------------------------------------------
   17941 00000464 4920              LDR       A2, $C$CON155         ; [DPU_V7M3_PIPE] |2460|  ; [ORIG 16-BIT INS]
   17942 00000466 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |2460|  ; [ORIG 16-BIT INS]
   17943 00000468 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |2460|  ; [ORIG 16-BIT INS]
   17944 0000046a 6840              LDR       A1, [A1, #4]          ; [DPU_V7M3_PIPE] |2460|  ; [ORIG 16-BIT INS]
   17945 0000046c 2300              MOVS      A4, #0                ; [DPU_V7M3_PIPE] |2460|  ; [ORIG 16-BIT INS]
   17946 0000046e 17C1              ASRS      A2, A1, #31           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   17947 00000470 0C04              LSRS      V1, A1, #16           ; [DPU_V7M3_PIPE] |2460|  ; [ORIG 16-BIT INS]
   17948 00000472 0409              LSLS      A2, A2, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   17949 00000474 0400              LSLS      A1, A1, #16           ; [DPU_V7M3_PIPE] |2460|  ; [ORIG 16-BIT INS]
   17950 00000476 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |2460|  ; [ORIG 16-BIT INS]
   17951                    $C$DW$638       .dwtag  DW_TAG_TI_branch
   17952                            .dwattr $C$DW$638, DW_AT_low_pc(0x00)
   17953                            .dwattr $C$DW$638, DW_AT_name("LL$DIV")
   17954                            .dwattr $C$DW$638, DW_AT_TI_call
   17955                    
   17956 00000478 FFFEF7FF!         BL        __aeabi_ldivmod       ; [DPU_V7M3_PIPE] |2460|  ; [KEEP 32-BIT INS]
   17957                            ; CALL OCCURS {__aeabi_ldivmod }  ; [] |2460| 
   17958 0000047c 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |2460|  ; [ORIG 16-BIT INS]
   17959 0000047e 17D3              ASRS      A4, A3, #31           ; [DPU_V7M3_PIPE] |2460|  ; [ORIG 16-BIT INS]
   17960                    $C$DW$639       .dwtag  DW_TAG_TI_branch
   17961                            .dwattr $C$DW$639, DW_AT_low_pc(0x00)
   17962                            .dwattr $C$DW$639, DW_AT_name("LL$DIV")
   17963                            .dwattr $C$DW$639, DW_AT_TI_call
   17964                    
   17965 00000480 FFFEF7FF!         BL        __aeabi_ldivmod       ; [DPU_V7M3_PIPE] |2460|  ; [KEEP 32-BIT INS]
   17966                            ; CALL OCCURS {__aeabi_ldivmod }  ; [] |2460| 
   17967 00000484 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2460|  ; [ORIG 16-BIT INS]
   17968 00000486 6048              STR       A1, [A2, #4]          ; [DPU_V7M3_PIPE] |2460|  ; [ORIG 16-BIT INS]
   17969                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2461,column 5,is_stmt,isa 1
   17970                    ;----------------------------------------------------------------------
   17971                    ; 2461 | accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens / s);    
   17972                    ;----------------------------------------------------------------------
   17973 00000488 4917              LDR       A2, $C$CON155         ; [DPU_V7M3_PIPE] |2461|  ; [ORIG 16-BIT INS]
   17974 0000048a 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |2461|  ; [ORIG 16-BIT INS]
   17975 0000048c 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |2461|  ; [ORIG 16-BIT INS]
   17976 0000048e 6880              LDR       A1, [A1, #8]          ; [DPU_V7M3_PIPE] |2461|  ; [ORIG 16-BIT INS]
   17977 00000490 2300              MOVS      A4, #0                ; [DPU_V7M3_PIPE] |2461|  ; [ORIG 16-BIT INS]
   17978 00000492 17C1              ASRS      A2, A1, #31           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   17979 00000494 0C04              LSRS      V1, A1, #16           ; [DPU_V7M3_PIPE] |2461|  ; [ORIG 16-BIT INS]
   17980 00000496 0409              LSLS      A2, A2, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   17981 00000498 0400              LSLS      A1, A1, #16           ; [DPU_V7M3_PIPE] |2461|  ; [ORIG 16-BIT INS]
   17982 0000049a 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |2461|  ; [ORIG 16-BIT INS]
   17983                    $C$DW$640       .dwtag  DW_TAG_TI_branch
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  328

   17984                            .dwattr $C$DW$640, DW_AT_low_pc(0x00)
   17985                            .dwattr $C$DW$640, DW_AT_name("LL$DIV")
   17986                            .dwattr $C$DW$640, DW_AT_TI_call
   17987                    
   17988 0000049c FFFEF7FF!         BL        __aeabi_ldivmod       ; [DPU_V7M3_PIPE] |2461|  ; [KEEP 32-BIT INS]
   17989                            ; CALL OCCURS {__aeabi_ldivmod }  ; [] |2461| 
   17990 000004a0 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |2461|  ; [ORIG 16-BIT INS]
   17991 000004a2 17D3              ASRS      A4, A3, #31           ; [DPU_V7M3_PIPE] |2461|  ; [ORIG 16-BIT INS]
   17992                    $C$DW$641       .dwtag  DW_TAG_TI_branch
   17993                            .dwattr $C$DW$641, DW_AT_low_pc(0x00)
   17994                            .dwattr $C$DW$641, DW_AT_name("LL$DIV")
   17995                            .dwattr $C$DW$641, DW_AT_TI_call
   17996                    
   17997 000004a4 FFFEF7FF!         BL        __aeabi_ldivmod       ; [DPU_V7M3_PIPE] |2461|  ; [KEEP 32-BIT INS]
   17998                            ; CALL OCCURS {__aeabi_ldivmod }  ; [] |2461| 
   17999 000004a8 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2461|  ; [ORIG 16-BIT INS]
   18000 000004aa 6088              STR       A1, [A2, #8]          ; [DPU_V7M3_PIPE] |2461|  ; [ORIG 16-BIT INS]
   18001                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2463,column 5,is_stmt,isa 1
   18002                    ;----------------------------------------------------------------------
   18003                    ; 2463 | if (accel[2] > 0L)                                                     
   18004                    ;----------------------------------------------------------------------
   18005 000004ac 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |2463|  ; [ORIG 16-BIT INS]
   18006 000004ae 6880              LDR       A1, [A1, #8]          ; [DPU_V7M3_PIPE] |2463|  ; [ORIG 16-BIT INS]
   18007 000004b0 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2463|  ; [ORIG 16-BIT INS]
   18008 000004b2 DD07              BLE       ||$C$L440||           ; [DPU_V7M3_PIPE] |2463|  ; [ORIG 16-BIT INS]
   18009                            ; BRANCHCC OCCURS {||$C$L440||}  ; [] |2463| 
   18010                    ;* --------------------------------------------------------------------------*
   18011                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2464,column 9,is_stmt,isa 1
   18012                    ;----------------------------------------------------------------------
   18013                    ; 2464 | accel[2] -= 65536L;                                                    
   18014                    ; 2465 | else                                                                   
   18015                    ;----------------------------------------------------------------------
   18016 000004b4 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2464|  ; [ORIG 16-BIT INS]
   18017 000004b6 6888              LDR       A1, [A2, #8]          ; [DPU_V7M3_PIPE] |2464|  ; [ORIG 16-BIT INS]
   18018 000004b8 3080F5A0          SUB       A1, A1, #65536        ; [DPU_V7M3_PIPE] |2464|  ; [KEEP 32-BIT INS]
   18019 000004bc 6088              STR       A1, [A2, #8]          ; [DPU_V7M3_PIPE] |2464|  ; [ORIG 16-BIT INS]
   18020 000004be E006              B         ||$C$L441||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   18021                            ; BRANCH OCCURS {||$C$L441||}    ; [] 
   18022                    ;******************************************************************************
   18023                    ;* CONSTANT TABLE                                                             *
   18024                    ;******************************************************************************
   18025 000004c0                   .sect   ".text:get_st_6500_biases"
   18026                            .align  4
   18027 000004c0 0000000C! ||$C$CON151||:  .bits   test+12,32
   18028                    ;* --------------------------------------------------------------------------*
   18029 000004c4           ||$C$L440||:    
   18030                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2466,column 9,is_stmt,isa 1
   18031                    ;----------------------------------------------------------------------
   18032                    ; 2466 | accel[2] += 65536L;                                                    
   18033                    ;----------------------------------------------------------------------
   18034 000004c4 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2466|  ; [ORIG 16-BIT INS]
   18035 000004c6 6888              LDR       A1, [A2, #8]          ; [DPU_V7M3_PIPE] |2466|  ; [ORIG 16-BIT INS]
   18036 000004c8 3080F500          ADD       A1, A1, #65536        ; [DPU_V7M3_PIPE] |2466|  ; [KEEP 32-BIT INS]
   18037 000004cc 6088              STR       A1, [A2, #8]          ; [DPU_V7M3_PIPE] |2466|  ; [ORIG 16-BIT INS]
   18038                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  329

   18039 000004ce           ||$C$L441||:    
   18040                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2469,column 5,is_stmt,isa 1
   18041                    ;----------------------------------------------------------------------
   18042                    ; 2469 | if(debug) {                                                            
   18043                    ;----------------------------------------------------------------------
   18044 000004ce 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |2469|  ; [ORIG 16-BIT INS]
   18045 000004d0 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2469|  ; [ORIG 16-BIT INS]
   18046 000004d2 D0FF              BEQ       ||$C$L442||           ; [DPU_V7M3_PIPE] |2469|  ; [ORIG 16-BIT INS]
   18047                            ; BRANCHCC OCCURS {||$C$L442||}  ; [] |2469| 
   18048                    ;* --------------------------------------------------------------------------*
   18049                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2470,column 6,is_stmt,isa 1
   18050                    ;----------------------------------------------------------------------
   18051                    ; 2470 | log_i("Accel offset data HWST bit=%d: %7.4f %7.4f %7.4f\r\n", hw_test,
   18052                    ;     | accel[0]/65536.f, accel[1]/65536.f, accel[2]/65536.f);                 
   18053                    ;----------------------------------------------------------------------
   18054                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2471,column 6,is_stmt,isa 1
   18055                    ;----------------------------------------------------------------------
   18056                    ; 2471 | log_i("Gyro offset data HWST bit=%d: %7.4f %7.4f %7.4f\r\n", hw_test, g
   18057                    ;     | yro[0]/65536.f, gyro[1]/65536.f, gyro[2]/65536.f);                     
   18058                    ;----------------------------------------------------------------------
   18059                    ;* --------------------------------------------------------------------------*
   18060 000004d4           ||$C$L442||:    
   18061                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2474,column 5,is_stmt,isa 1
   18062                    ;----------------------------------------------------------------------
   18063                    ; 2474 | return 0;                                                              
   18064                    ;----------------------------------------------------------------------
   18065 000004d4 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2474|  ; [ORIG 16-BIT INS]
   18066                    ;* --------------------------------------------------------------------------*
   18067 000004d6           ||$C$L443||:    
   18068                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2475,column 1,is_stmt,isa 1
   18069 000004d6 B07F              ADD       SP, SP, #508          ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   18070                            .dwcfi  cfa_offset, 60
   18071 000004d8 B00D              ADD       SP, SP, #52           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   18072                            .dwcfi  cfa_offset, 8
   18073                    $C$DW$642       .dwtag  DW_TAG_TI_branch
   18074                            .dwattr $C$DW$642, DW_AT_low_pc(0x00)
   18075                            .dwattr $C$DW$642, DW_AT_TI_return
   18076                    
   18077 000004da BD10              POP       {V1, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   18078                            .dwcfi  cfa_offset, 0
   18079                            .dwcfi  restore_reg, 4
   18080                            ; BRANCH OCCURS                  ; [] 
   18081                            .dwattr $C$DW$590, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   18082                            .dwattr $C$DW$590, DW_AT_TI_end_line(0x9ab)
   18083                            .dwattr $C$DW$590, DW_AT_TI_end_column(0x01)
   18084                            .dwendentry
   18085                            .dwendtag $C$DW$590
   18086                    
   18087 00000000                   .sect   ".text:mpu_run_6500_self_test"
   18088                            .clink
   18089                            .thumbfunc mpu_run_6500_self_test
   18090 00000000                   .thumb
   18091                            .global mpu_run_6500_self_test
   18092                    
   18093                    $C$DW$643       .dwtag  DW_TAG_subprogram
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  330

   18094                            .dwattr $C$DW$643, DW_AT_name("mpu_run_6500_self_test")
   18095                            .dwattr $C$DW$643, DW_AT_low_pc(mpu_run_6500_self_test)
   18096                            .dwattr $C$DW$643, DW_AT_high_pc(0x00)
   18097                            .dwattr $C$DW$643, DW_AT_TI_symbol_name("mpu_run_6500_self_test")
   18098                            .dwattr $C$DW$643, DW_AT_external
   18099                            .dwattr $C$DW$643, DW_AT_type(*$C$DW$T$10)
   18100                            .dwattr $C$DW$643, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   18101                            .dwattr $C$DW$643, DW_AT_TI_begin_line(0x9bc)
   18102                            .dwattr $C$DW$643, DW_AT_TI_begin_column(0x05)
   18103                            .dwattr $C$DW$643, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   18104                            .dwattr $C$DW$643, DW_AT_decl_line(0x9bc)
   18105                            .dwattr $C$DW$643, DW_AT_decl_column(0x05)
   18106                            .dwattr $C$DW$643, DW_AT_TI_max_frame_size(0x40)
   18107                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2493,column 1,is_stmt,address mpu_run_6500_self_test,
   18108                    
   18109                            .dwfde $C$DW$CIE, mpu_run_6500_self_test
   18110                    $C$DW$644       .dwtag  DW_TAG_formal_parameter
   18111                            .dwattr $C$DW$644, DW_AT_name("gyro")
   18112                            .dwattr $C$DW$644, DW_AT_TI_symbol_name("gyro")
   18113                            .dwattr $C$DW$644, DW_AT_type(*$C$DW$T$237)
   18114                            .dwattr $C$DW$644, DW_AT_location[DW_OP_reg0]
   18115                    
   18116                    $C$DW$645       .dwtag  DW_TAG_formal_parameter
   18117                            .dwattr $C$DW$645, DW_AT_name("accel")
   18118                            .dwattr $C$DW$645, DW_AT_TI_symbol_name("accel")
   18119                            .dwattr $C$DW$645, DW_AT_type(*$C$DW$T$237)
   18120                            .dwattr $C$DW$645, DW_AT_location[DW_OP_reg1]
   18121                    
   18122                    $C$DW$646       .dwtag  DW_TAG_formal_parameter
   18123                            .dwattr $C$DW$646, DW_AT_name("debug")
   18124                            .dwattr $C$DW$646, DW_AT_TI_symbol_name("debug")
   18125                            .dwattr $C$DW$646, DW_AT_type(*$C$DW$T$10)
   18126                            .dwattr $C$DW$646, DW_AT_location[DW_OP_reg2]
   18127                    
   18128                    ;----------------------------------------------------------------------
   18129                    ; 2492 | int mpu_run_6500_self_test(long *gyro, long *accel, unsigned char debug
   18130                    ;     | )                                                                      
   18131                    ;----------------------------------------------------------------------
   18132                    
   18133                    ;*****************************************************************************
   18134                    ;* FUNCTION NAME: mpu_run_6500_self_test                                     *
   18135                    ;*                                                                           *
   18136                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
   18137                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
   18138                    ;*   Local Frame Size  : 0 Args + 56 Auto + 4 Save = 60 byte                 *
   18139                    ;*****************************************************************************
   18140 00000000           mpu_run_6500_self_test:
   18141                    ;* --------------------------------------------------------------------------*
   18142                            .dwcfi  cfa_offset, 0
   18143 00000000 B500              PUSH      {LR}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   18144                            .dwcfi  cfa_offset, 4
   18145                            .dwcfi  save_reg_to_mem, 14, -4
   18146 00000002 0D3CF1AD          SUB       SP, SP, #60           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
   18147                            .dwcfi  cfa_offset, 64
   18148                    $C$DW$647       .dwtag  DW_TAG_variable
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  331

   18149                            .dwattr $C$DW$647, DW_AT_name("gyro_st")
   18150                            .dwattr $C$DW$647, DW_AT_TI_symbol_name("gyro_st")
   18151                            .dwattr $C$DW$647, DW_AT_type(*$C$DW$T$327)
   18152                            .dwattr $C$DW$647, DW_AT_location[DW_OP_breg13 0]
   18153                    
   18154                    $C$DW$648       .dwtag  DW_TAG_variable
   18155                            .dwattr $C$DW$648, DW_AT_name("accel_st")
   18156                            .dwattr $C$DW$648, DW_AT_TI_symbol_name("accel_st")
   18157                            .dwattr $C$DW$648, DW_AT_type(*$C$DW$T$327)
   18158                            .dwattr $C$DW$648, DW_AT_location[DW_OP_breg13 12]
   18159                    
   18160                    $C$DW$649       .dwtag  DW_TAG_variable
   18161                            .dwattr $C$DW$649, DW_AT_name("gyro")
   18162                            .dwattr $C$DW$649, DW_AT_TI_symbol_name("gyro")
   18163                            .dwattr $C$DW$649, DW_AT_type(*$C$DW$T$237)
   18164                            .dwattr $C$DW$649, DW_AT_location[DW_OP_breg13 24]
   18165                    
   18166                    $C$DW$650       .dwtag  DW_TAG_variable
   18167                            .dwattr $C$DW$650, DW_AT_name("accel")
   18168                            .dwattr $C$DW$650, DW_AT_TI_symbol_name("accel")
   18169                            .dwattr $C$DW$650, DW_AT_type(*$C$DW$T$237)
   18170                            .dwattr $C$DW$650, DW_AT_location[DW_OP_breg13 28]
   18171                    
   18172                    $C$DW$651       .dwtag  DW_TAG_variable
   18173                            .dwattr $C$DW$651, DW_AT_name("ii")
   18174                            .dwattr $C$DW$651, DW_AT_TI_symbol_name("ii")
   18175                            .dwattr $C$DW$651, DW_AT_type(*$C$DW$T$10)
   18176                            .dwattr $C$DW$651, DW_AT_location[DW_OP_breg13 32]
   18177                    
   18178                    $C$DW$652       .dwtag  DW_TAG_variable
   18179                            .dwattr $C$DW$652, DW_AT_name("result")
   18180                            .dwattr $C$DW$652, DW_AT_TI_symbol_name("result")
   18181                            .dwattr $C$DW$652, DW_AT_type(*$C$DW$T$10)
   18182                            .dwattr $C$DW$652, DW_AT_location[DW_OP_breg13 36]
   18183                    
   18184                    $C$DW$653       .dwtag  DW_TAG_variable
   18185                            .dwattr $C$DW$653, DW_AT_name("gyro_fsr")
   18186                            .dwattr $C$DW$653, DW_AT_TI_symbol_name("gyro_fsr")
   18187                            .dwattr $C$DW$653, DW_AT_type(*$C$DW$T$9)
   18188                            .dwattr $C$DW$653, DW_AT_location[DW_OP_breg13 40]
   18189                    
   18190                    $C$DW$654       .dwtag  DW_TAG_variable
   18191                            .dwattr $C$DW$654, DW_AT_name("sample_rate")
   18192                            .dwattr $C$DW$654, DW_AT_TI_symbol_name("sample_rate")
   18193                            .dwattr $C$DW$654, DW_AT_type(*$C$DW$T$9)
   18194                            .dwattr $C$DW$654, DW_AT_location[DW_OP_breg13 42]
   18195                    
   18196                    $C$DW$655       .dwtag  DW_TAG_variable
   18197                            .dwattr $C$DW$655, DW_AT_name("lpf")
   18198                            .dwattr $C$DW$655, DW_AT_TI_symbol_name("lpf")
   18199                            .dwattr $C$DW$655, DW_AT_type(*$C$DW$T$9)
   18200                            .dwattr $C$DW$655, DW_AT_location[DW_OP_breg13 44]
   18201                    
   18202                    $C$DW$656       .dwtag  DW_TAG_variable
   18203                            .dwattr $C$DW$656, DW_AT_name("debug")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  332

   18204                            .dwattr $C$DW$656, DW_AT_TI_symbol_name("debug")
   18205                            .dwattr $C$DW$656, DW_AT_type(*$C$DW$T$6)
   18206                            .dwattr $C$DW$656, DW_AT_location[DW_OP_breg13 46]
   18207                    
   18208                    $C$DW$657       .dwtag  DW_TAG_variable
   18209                            .dwattr $C$DW$657, DW_AT_name("tries")
   18210                            .dwattr $C$DW$657, DW_AT_TI_symbol_name("tries")
   18211                            .dwattr $C$DW$657, DW_AT_type(*$C$DW$T$178)
   18212                            .dwattr $C$DW$657, DW_AT_location[DW_OP_breg13 47]
   18213                    
   18214                    $C$DW$658       .dwtag  DW_TAG_variable
   18215                            .dwattr $C$DW$658, DW_AT_name("accel_result")
   18216                            .dwattr $C$DW$658, DW_AT_TI_symbol_name("accel_result")
   18217                            .dwattr $C$DW$658, DW_AT_type(*$C$DW$T$6)
   18218                            .dwattr $C$DW$658, DW_AT_location[DW_OP_breg13 48]
   18219                    
   18220                    $C$DW$659       .dwtag  DW_TAG_variable
   18221                            .dwattr $C$DW$659, DW_AT_name("gyro_result")
   18222                            .dwattr $C$DW$659, DW_AT_TI_symbol_name("gyro_result")
   18223                            .dwattr $C$DW$659, DW_AT_type(*$C$DW$T$6)
   18224                            .dwattr $C$DW$659, DW_AT_location[DW_OP_breg13 49]
   18225                    
   18226                    $C$DW$660       .dwtag  DW_TAG_variable
   18227                            .dwattr $C$DW$660, DW_AT_name("compass_result")
   18228                            .dwattr $C$DW$660, DW_AT_TI_symbol_name("compass_result")
   18229                            .dwattr $C$DW$660, DW_AT_type(*$C$DW$T$6)
   18230                            .dwattr $C$DW$660, DW_AT_location[DW_OP_breg13 50]
   18231                    
   18232                    $C$DW$661       .dwtag  DW_TAG_variable
   18233                            .dwattr $C$DW$661, DW_AT_name("accel_fsr")
   18234                            .dwattr $C$DW$661, DW_AT_TI_symbol_name("accel_fsr")
   18235                            .dwattr $C$DW$661, DW_AT_type(*$C$DW$T$6)
   18236                            .dwattr $C$DW$661, DW_AT_location[DW_OP_breg13 51]
   18237                    
   18238                    $C$DW$662       .dwtag  DW_TAG_variable
   18239                            .dwattr $C$DW$662, DW_AT_name("fifo_sensors")
   18240                            .dwattr $C$DW$662, DW_AT_TI_symbol_name("fifo_sensors")
   18241                            .dwattr $C$DW$662, DW_AT_type(*$C$DW$T$6)
   18242                            .dwattr $C$DW$662, DW_AT_location[DW_OP_breg13 52]
   18243                    
   18244                    $C$DW$663       .dwtag  DW_TAG_variable
   18245                            .dwattr $C$DW$663, DW_AT_name("sensors_on")
   18246                            .dwattr $C$DW$663, DW_AT_TI_symbol_name("sensors_on")
   18247                            .dwattr $C$DW$663, DW_AT_type(*$C$DW$T$6)
   18248                            .dwattr $C$DW$663, DW_AT_location[DW_OP_breg13 53]
   18249                    
   18250                    $C$DW$664       .dwtag  DW_TAG_variable
   18251                            .dwattr $C$DW$664, DW_AT_name("dmp_was_on")
   18252                            .dwattr $C$DW$664, DW_AT_TI_symbol_name("dmp_was_on")
   18253                            .dwattr $C$DW$664, DW_AT_type(*$C$DW$T$6)
   18254                            .dwattr $C$DW$664, DW_AT_location[DW_OP_breg13 54]
   18255                    
   18256                    $C$DW$665       .dwtag  DW_TAG_label
   18257                            .dwattr $C$DW$665, DW_AT_name("restore")
   18258                            .dwattr $C$DW$665, DW_AT_low_pc(||$C$L462||)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  333

   18259                            .dwattr $C$DW$665, DW_AT_TI_symbol_name("restore")
   18260                    
   18261 00000006 202EF88D          STRB      A3, [SP, #46]         ; [DPU_V7M3_PIPE] |2493|  ; [KEEP 32-BIT INS]
   18262 0000000a 9107              STR       A2, [SP, #28]         ; [DPU_V7M3_PIPE] |2493|  ; [ORIG 16-BIT INS]
   18263 0000000c 9006              STR       A1, [SP, #24]         ; [DPU_V7M3_PIPE] |2493|  ; [ORIG 16-BIT INS]
   18264                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2494,column 31,is_stmt,isa 1
   18265                    ;----------------------------------------------------------------------
   18266                    ; 2494 | const unsigned char tries = 2;                                         
   18267                    ; 2495 | long gyro_st[3], accel_st[3];                                          
   18268                    ; 2496 | unsigned char accel_result, gyro_result;                               
   18269                    ; 2497 | #ifdef AK89xx_SECONDARY                                                
   18270                    ; 2498 | unsigned char compass_result;                                          
   18271                    ; 2499 | #endif                                                                 
   18272                    ; 2500 | int ii;                                                                
   18273                    ; 2502 | int result;                                                            
   18274                    ; 2503 | unsigned char accel_fsr, fifo_sensors, sensors_on;                     
   18275                    ; 2504 | unsigned short gyro_fsr, sample_rate, lpf;                             
   18276                    ; 2505 | unsigned char dmp_was_on;                                              
   18277                    ;----------------------------------------------------------------------
   18278 0000000e 2002              MOVS      A1, #2                ; [DPU_V7M3_PIPE] |2494|  ; [ORIG 16-BIT INS]
   18279 00000010 002FF88D          STRB      A1, [SP, #47]         ; [DPU_V7M3_PIPE] |2494|  ; [KEEP 32-BIT INS]
   18280                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2509,column 5,is_stmt,isa 1
   18281                    ;----------------------------------------------------------------------
   18282                    ; 2509 | if(debug)                                                              
   18283                    ;----------------------------------------------------------------------
   18284 00000014 002EF89D          LDRB      A1, [SP, #46]         ; [DPU_V7M3_PIPE] |2509|  ; [KEEP 32-BIT INS]
   18285 00000018 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2509|  ; [ORIG 16-BIT INS]
   18286 0000001a D0FF              BEQ       ||$C$L444||           ; [DPU_V7M3_PIPE] |2509|  ; [ORIG 16-BIT INS]
   18287                            ; BRANCHCC OCCURS {||$C$L444||}  ; [] |2509| 
   18288                    ;* --------------------------------------------------------------------------*
   18289                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2510,column 6,is_stmt,isa 1
   18290                    ;----------------------------------------------------------------------
   18291                    ; 2510 | log_i("Starting MPU6500 HWST!\r\n");                                   
   18292                    ;----------------------------------------------------------------------
   18293                    ;* --------------------------------------------------------------------------*
   18294 0000001c           ||$C$L444||:    
   18295                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2512,column 5,is_stmt,isa 1
   18296                    ;----------------------------------------------------------------------
   18297                    ; 2512 | if (st.chip_cfg.dmp_on) {                                              
   18298                    ;----------------------------------------------------------------------
   18299 0000001c 486A              LDR       A1, $C$CON157         ; [DPU_V7M3_PIPE] |2512|  ; [ORIG 16-BIT INS]
   18300 0000001e 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2512|  ; [ORIG 16-BIT INS]
   18301 00000020 B130              CBZ       A1, ||$C$L445||       ; []  ; [ORIG 16-BIT INS]
   18302                            ; BRANCHCC OCCURS {||$C$L445||}  ; [] |2512| 
   18303                    ;* --------------------------------------------------------------------------*
   18304                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2513,column 9,is_stmt,isa 1
   18305                    ;----------------------------------------------------------------------
   18306                    ; 2513 | mpu_set_dmp_state(0);                                                  
   18307                    ;----------------------------------------------------------------------
   18308 00000022 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2513|  ; [ORIG 16-BIT INS]
   18309                    $C$DW$666       .dwtag  DW_TAG_TI_branch
   18310                            .dwattr $C$DW$666, DW_AT_low_pc(0x00)
   18311                            .dwattr $C$DW$666, DW_AT_name("mpu_set_dmp_state")
   18312                            .dwattr $C$DW$666, DW_AT_TI_call
   18313                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  334

   18314 00000024 FFFEF7FF!         BL        mpu_set_dmp_state     ; [DPU_V7M3_PIPE] |2513|  ; [KEEP 32-BIT INS]
   18315                            ; CALL OCCURS {mpu_set_dmp_state }  ; [] |2513| 
   18316                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2514,column 9,is_stmt,isa 1
   18317                    ;----------------------------------------------------------------------
   18318                    ; 2514 | dmp_was_on = 1;                                                        
   18319                    ; 2515 | } else                                                                 
   18320                    ;----------------------------------------------------------------------
   18321 00000028 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |2514|  ; [ORIG 16-BIT INS]
   18322 0000002a 0036F88D          STRB      A1, [SP, #54]         ; [DPU_V7M3_PIPE] |2514|  ; [KEEP 32-BIT INS]
   18323 0000002e E002              B         ||$C$L446||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   18324                            ; BRANCH OCCURS {||$C$L446||}    ; [] 
   18325                    ;* --------------------------------------------------------------------------*
   18326 00000030           ||$C$L445||:    
   18327                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2516,column 9,is_stmt,isa 1
   18328                    ;----------------------------------------------------------------------
   18329                    ; 2516 | dmp_was_on = 0;                                                        
   18330                    ;----------------------------------------------------------------------
   18331 00000030 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2516|  ; [ORIG 16-BIT INS]
   18332 00000032 0036F88D          STRB      A1, [SP, #54]         ; [DPU_V7M3_PIPE] |2516|  ; [KEEP 32-BIT INS]
   18333                    ;* --------------------------------------------------------------------------*
   18334 00000036           ||$C$L446||:    
   18335                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2519,column 5,is_stmt,isa 1
   18336                    ;----------------------------------------------------------------------
   18337                    ; 2519 | mpu_get_gyro_fsr(&gyro_fsr);                                           
   18338                    ;----------------------------------------------------------------------
   18339 00000036 A80A              ADD       A1, SP, #40           ; [DPU_V7M3_PIPE] |2519|  ; [ORIG 16-BIT INS]
   18340                    $C$DW$667       .dwtag  DW_TAG_TI_branch
   18341                            .dwattr $C$DW$667, DW_AT_low_pc(0x00)
   18342                            .dwattr $C$DW$667, DW_AT_name("mpu_get_gyro_fsr")
   18343                            .dwattr $C$DW$667, DW_AT_TI_call
   18344                    
   18345 00000038 FFFEF7FF!         BL        mpu_get_gyro_fsr      ; [DPU_V7M3_PIPE] |2519|  ; [KEEP 32-BIT INS]
   18346                            ; CALL OCCURS {mpu_get_gyro_fsr }  ; [] |2519| 
   18347                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2520,column 5,is_stmt,isa 1
   18348                    ;----------------------------------------------------------------------
   18349                    ; 2520 | mpu_get_accel_fsr(&accel_fsr);                                         
   18350                    ;----------------------------------------------------------------------
   18351 0000003c 0033F10D          ADD       A1, SP, #51           ; [DPU_V7M3_PIPE] |2520|  ; [KEEP 32-BIT INS]
   18352                    $C$DW$668       .dwtag  DW_TAG_TI_branch
   18353                            .dwattr $C$DW$668, DW_AT_low_pc(0x00)
   18354                            .dwattr $C$DW$668, DW_AT_name("mpu_get_accel_fsr")
   18355                            .dwattr $C$DW$668, DW_AT_TI_call
   18356                    
   18357 00000040 FFFEF7FF!         BL        mpu_get_accel_fsr     ; [DPU_V7M3_PIPE] |2520|  ; [KEEP 32-BIT INS]
   18358                            ; CALL OCCURS {mpu_get_accel_fsr }  ; [] |2520| 
   18359                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2521,column 5,is_stmt,isa 1
   18360                    ;----------------------------------------------------------------------
   18361                    ; 2521 | mpu_get_lpf(&lpf);                                                     
   18362                    ;----------------------------------------------------------------------
   18363 00000044 A80B              ADD       A1, SP, #44           ; [DPU_V7M3_PIPE] |2521|  ; [ORIG 16-BIT INS]
   18364                    $C$DW$669       .dwtag  DW_TAG_TI_branch
   18365                            .dwattr $C$DW$669, DW_AT_low_pc(0x00)
   18366                            .dwattr $C$DW$669, DW_AT_name("mpu_get_lpf")
   18367                            .dwattr $C$DW$669, DW_AT_TI_call
   18368                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  335

   18369 00000046 FFFEF7FF!         BL        mpu_get_lpf           ; [DPU_V7M3_PIPE] |2521|  ; [KEEP 32-BIT INS]
   18370                            ; CALL OCCURS {mpu_get_lpf }     ; [] |2521| 
   18371                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2522,column 5,is_stmt,isa 1
   18372                    ;----------------------------------------------------------------------
   18373                    ; 2522 | mpu_get_sample_rate(&sample_rate);                                     
   18374                    ;----------------------------------------------------------------------
   18375 0000004a 002AF10D          ADD       A1, SP, #42           ; [DPU_V7M3_PIPE] |2522|  ; [KEEP 32-BIT INS]
   18376                    $C$DW$670       .dwtag  DW_TAG_TI_branch
   18377                            .dwattr $C$DW$670, DW_AT_low_pc(0x00)
   18378                            .dwattr $C$DW$670, DW_AT_name("mpu_get_sample_rate")
   18379                            .dwattr $C$DW$670, DW_AT_TI_call
   18380                    
   18381 0000004e FFFEF7FF!         BL        mpu_get_sample_rate   ; [DPU_V7M3_PIPE] |2522|  ; [KEEP 32-BIT INS]
   18382                            ; CALL OCCURS {mpu_get_sample_rate }  ; [] |2522| 
   18383                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2523,column 5,is_stmt,isa 1
   18384                    ;----------------------------------------------------------------------
   18385                    ; 2523 | sensors_on = st.chip_cfg.sensors;                                      
   18386                    ;----------------------------------------------------------------------
   18387 00000052 485E              LDR       A1, $C$CON158         ; [DPU_V7M3_PIPE] |2523|  ; [ORIG 16-BIT INS]
   18388 00000054 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2523|  ; [ORIG 16-BIT INS]
   18389 00000056 0035F88D          STRB      A1, [SP, #53]         ; [DPU_V7M3_PIPE] |2523|  ; [KEEP 32-BIT INS]
   18390                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2524,column 5,is_stmt,isa 1
   18391                    ;----------------------------------------------------------------------
   18392                    ; 2524 | mpu_get_fifo_config(&fifo_sensors);                                    
   18393                    ;----------------------------------------------------------------------
   18394 0000005a A80D              ADD       A1, SP, #52           ; [DPU_V7M3_PIPE] |2524|  ; [ORIG 16-BIT INS]
   18395                    $C$DW$671       .dwtag  DW_TAG_TI_branch
   18396                            .dwattr $C$DW$671, DW_AT_low_pc(0x00)
   18397                            .dwattr $C$DW$671, DW_AT_name("mpu_get_fifo_config")
   18398                            .dwattr $C$DW$671, DW_AT_TI_call
   18399                    
   18400 0000005c FFFEF7FF!         BL        mpu_get_fifo_config   ; [DPU_V7M3_PIPE] |2524|  ; [KEEP 32-BIT INS]
   18401                            ; CALL OCCURS {mpu_get_fifo_config }  ; [] |2524| 
   18402                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2526,column 5,is_stmt,isa 1
   18403                    ;----------------------------------------------------------------------
   18404                    ; 2526 | if(debug)                                                              
   18405                    ;----------------------------------------------------------------------
   18406 00000060 002EF89D          LDRB      A1, [SP, #46]         ; [DPU_V7M3_PIPE] |2526|  ; [KEEP 32-BIT INS]
   18407 00000064 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2526|  ; [ORIG 16-BIT INS]
   18408 00000066 D0FF              BEQ       ||$C$L447||           ; [DPU_V7M3_PIPE] |2526|  ; [ORIG 16-BIT INS]
   18409                            ; BRANCHCC OCCURS {||$C$L447||}  ; [] |2526| 
   18410                    ;* --------------------------------------------------------------------------*
   18411                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2527,column 6,is_stmt,isa 1
   18412                    ;----------------------------------------------------------------------
   18413                    ; 2527 | log_i("Retrieving Biases\r\n");                                        
   18414                    ;----------------------------------------------------------------------
   18415                    ;* --------------------------------------------------------------------------*
   18416 00000068           ||$C$L447||:    
   18417                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2529,column 10,is_stmt,isa 1
   18418                    ;----------------------------------------------------------------------
   18419                    ; 2529 | for (ii = 0; ii < tries; ii++)                                         
   18420                    ;----------------------------------------------------------------------
   18421 00000068 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2529|  ; [ORIG 16-BIT INS]
   18422 0000006a 9008              STR       A1, [SP, #32]         ; [DPU_V7M3_PIPE] |2529|  ; [ORIG 16-BIT INS]
   18423                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2529,column 18,is_stmt,isa 1
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  336

   18424 0000006c 9808              LDR       A1, [SP, #32]         ; [DPU_V7M3_PIPE] |2529|  ; [ORIG 16-BIT INS]
   18425 0000006e 2802              CMP       A1, #2                ; [DPU_V7M3_PIPE] |2529|  ; [ORIG 16-BIT INS]
   18426 00000070 DA0D              BGE       ||$C$L449||           ; [DPU_V7M3_PIPE] |2529|  ; [ORIG 16-BIT INS]
   18427                            ; BRANCHCC OCCURS {||$C$L449||}  ; [] |2529| 
   18428                    ;* --------------------------------------------------------------------------*
   18429                    ;*   BEGIN LOOP ||$C$L448||
   18430                    ;*
   18431                    ;*   Loop source line                : 2529
   18432                    ;*   Loop closing brace source line  : 2531
   18433                    ;*   Known Minimum Trip Count        : 1
   18434                    ;*   Known Maximum Trip Count        : 4294967295
   18435                    ;*   Known Max Trip Count Factor     : 1
   18436                    ;* --------------------------------------------------------------------------*
   18437 00000072           ||$C$L448||:    
   18438                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2530,column 9,is_stmt,isa 1
   18439                    ;----------------------------------------------------------------------
   18440                    ; 2530 | if (!get_st_6500_biases(gyro, accel, 0, debug))                        
   18441                    ;----------------------------------------------------------------------
   18442 00000072 302EF89D          LDRB      A4, [SP, #46]         ; [DPU_V7M3_PIPE] |2530|  ; [KEEP 32-BIT INS]
   18443 00000076 9806              LDR       A1, [SP, #24]         ; [DPU_V7M3_PIPE] |2530|  ; [ORIG 16-BIT INS]
   18444 00000078 9907              LDR       A2, [SP, #28]         ; [DPU_V7M3_PIPE] |2530|  ; [ORIG 16-BIT INS]
   18445 0000007a 2200              MOVS      A3, #0                ; [DPU_V7M3_PIPE] |2530|  ; [ORIG 16-BIT INS]
   18446                    $C$DW$672       .dwtag  DW_TAG_TI_branch
   18447                            .dwattr $C$DW$672, DW_AT_low_pc(0x00)
   18448                            .dwattr $C$DW$672, DW_AT_name("get_st_6500_biases")
   18449                            .dwattr $C$DW$672, DW_AT_TI_call
   18450                    
   18451 0000007c FFFEF7FF!         BL        get_st_6500_biases    ; [DPU_V7M3_PIPE] |2530|  ; [KEEP 32-BIT INS]
   18452                            ; CALL OCCURS {get_st_6500_biases }  ; [] |2530| 
   18453 00000080 B128              CBZ       A1, ||$C$L449||       ; []  ; [ORIG 16-BIT INS]
   18454                            ; BRANCHCC OCCURS {||$C$L449||}  ; [] |2530| 
   18455                    ;* --------------------------------------------------------------------------*
   18456                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2531,column 13,is_stmt,isa 1
   18457                    ;----------------------------------------------------------------------
   18458                    ; 2531 | break;                                                                 
   18459                    ;----------------------------------------------------------------------
   18460                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2529,column 30,is_stmt,isa 1
   18461 00000082 9808              LDR       A1, [SP, #32]         ; [DPU_V7M3_PIPE] |2529|  ; [ORIG 16-BIT INS]
   18462 00000084 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |2529|  ; [ORIG 16-BIT INS]
   18463 00000086 9008              STR       A1, [SP, #32]         ; [DPU_V7M3_PIPE] |2529|  ; [ORIG 16-BIT INS]
   18464                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2529,column 18,is_stmt,isa 1
   18465 00000088 9808              LDR       A1, [SP, #32]         ; [DPU_V7M3_PIPE] |2529|  ; [ORIG 16-BIT INS]
   18466 0000008a 2802              CMP       A1, #2                ; [DPU_V7M3_PIPE] |2529|  ; [ORIG 16-BIT INS]
   18467 0000008c DBF1              BLT       ||$C$L448||           ; [DPU_V7M3_PIPE] |2529|  ; [ORIG 16-BIT INS]
   18468                            ; BRANCHCC OCCURS {||$C$L448||}  ; [] |2529| 
   18469                    ;* --------------------------------------------------------------------------*
   18470 0000008e           ||$C$L449||:    
   18471                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2532,column 5,is_stmt,isa 1
   18472                    ;----------------------------------------------------------------------
   18473                    ; 2532 | if (ii == tries) {                                                     
   18474                    ;----------------------------------------------------------------------
   18475 0000008e 9808              LDR       A1, [SP, #32]         ; [DPU_V7M3_PIPE] |2532|  ; [ORIG 16-BIT INS]
   18476 00000090 2802              CMP       A1, #2                ; [DPU_V7M3_PIPE] |2532|  ; [ORIG 16-BIT INS]
   18477 00000092 D106              BNE       ||$C$L451||           ; [DPU_V7M3_PIPE] |2532|  ; [ORIG 16-BIT INS]
   18478                            ; BRANCHCC OCCURS {||$C$L451||}  ; [] |2532| 
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  337

   18479                    ;* --------------------------------------------------------------------------*
   18480                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2536,column 9,is_stmt,isa 1
   18481                    ;----------------------------------------------------------------------
   18482                    ; 2536 | if(debug)                                                              
   18483                    ;----------------------------------------------------------------------
   18484 00000094 002EF89D          LDRB      A1, [SP, #46]         ; [DPU_V7M3_PIPE] |2536|  ; [KEEP 32-BIT INS]
   18485 00000098 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2536|  ; [ORIG 16-BIT INS]
   18486 0000009a D0FF              BEQ       ||$C$L450||           ; [DPU_V7M3_PIPE] |2536|  ; [ORIG 16-BIT INS]
   18487                            ; BRANCHCC OCCURS {||$C$L450||}  ; [] |2536| 
   18488                    ;* --------------------------------------------------------------------------*
   18489                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2537,column 10,is_stmt,isa 1
   18490                    ;----------------------------------------------------------------------
   18491                    ; 2537 | log_i("Retrieving Biases Error - possible I2C error\n");               
   18492                    ;----------------------------------------------------------------------
   18493                    ;* --------------------------------------------------------------------------*
   18494 0000009c           ||$C$L450||:    
   18495                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2539,column 9,is_stmt,isa 1
   18496                    ;----------------------------------------------------------------------
   18497                    ; 2539 | result = 0;                                                            
   18498                    ;----------------------------------------------------------------------
   18499 0000009c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2539|  ; [ORIG 16-BIT INS]
   18500 0000009e 9009              STR       A1, [SP, #36]         ; [DPU_V7M3_PIPE] |2539|  ; [ORIG 16-BIT INS]
   18501                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2540,column 9,is_stmt,isa 1
   18502                    ;----------------------------------------------------------------------
   18503                    ; 2540 | goto restore;                                                          
   18504                    ;----------------------------------------------------------------------
   18505 000000a0 E057              B         ||$C$L462||           ; [DPU_V7M3_PIPE] |2540|  ; [ORIG 16-BIT INS]
   18506                            ; BRANCH OCCURS {||$C$L462||}    ; [] |2540| 
   18507                    ;* --------------------------------------------------------------------------*
   18508 000000a2           ||$C$L451||:    
   18509                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2543,column 5,is_stmt,isa 1
   18510                    ;----------------------------------------------------------------------
   18511                    ; 2543 | if(debug)                                                              
   18512                    ;----------------------------------------------------------------------
   18513 000000a2 002EF89D          LDRB      A1, [SP, #46]         ; [DPU_V7M3_PIPE] |2543|  ; [KEEP 32-BIT INS]
   18514 000000a6 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2543|  ; [ORIG 16-BIT INS]
   18515 000000a8 D0FF              BEQ       ||$C$L452||           ; [DPU_V7M3_PIPE] |2543|  ; [ORIG 16-BIT INS]
   18516                            ; BRANCHCC OCCURS {||$C$L452||}  ; [] |2543| 
   18517                    ;* --------------------------------------------------------------------------*
   18518                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2544,column 6,is_stmt,isa 1
   18519                    ;----------------------------------------------------------------------
   18520                    ; 2544 | log_i("Retrieving ST Biases\n");                                       
   18521                    ;----------------------------------------------------------------------
   18522                    ;* --------------------------------------------------------------------------*
   18523 000000aa           ||$C$L452||:    
   18524                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2546,column 10,is_stmt,isa 1
   18525                    ;----------------------------------------------------------------------
   18526                    ; 2546 | for (ii = 0; ii < tries; ii++)                                         
   18527                    ;----------------------------------------------------------------------
   18528 000000aa 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2546|  ; [ORIG 16-BIT INS]
   18529 000000ac 9008              STR       A1, [SP, #32]         ; [DPU_V7M3_PIPE] |2546|  ; [ORIG 16-BIT INS]
   18530                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2546,column 18,is_stmt,isa 1
   18531 000000ae 9808              LDR       A1, [SP, #32]         ; [DPU_V7M3_PIPE] |2546|  ; [ORIG 16-BIT INS]
   18532 000000b0 2802              CMP       A1, #2                ; [DPU_V7M3_PIPE] |2546|  ; [ORIG 16-BIT INS]
   18533 000000b2 DA0D              BGE       ||$C$L454||           ; [DPU_V7M3_PIPE] |2546|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  338

   18534                            ; BRANCHCC OCCURS {||$C$L454||}  ; [] |2546| 
   18535                    ;* --------------------------------------------------------------------------*
   18536                    ;*   BEGIN LOOP ||$C$L453||
   18537                    ;*
   18538                    ;*   Loop source line                : 2546
   18539                    ;*   Loop closing brace source line  : 2548
   18540                    ;*   Known Minimum Trip Count        : 1
   18541                    ;*   Known Maximum Trip Count        : 4294967295
   18542                    ;*   Known Max Trip Count Factor     : 1
   18543                    ;* --------------------------------------------------------------------------*
   18544 000000b4           ||$C$L453||:    
   18545                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2547,column 9,is_stmt,isa 1
   18546                    ;----------------------------------------------------------------------
   18547                    ; 2547 | if (!get_st_6500_biases(gyro_st, accel_st, 1, debug))                  
   18548                    ;----------------------------------------------------------------------
   18549 000000b4 302EF89D          LDRB      A4, [SP, #46]         ; [DPU_V7M3_PIPE] |2547|  ; [KEEP 32-BIT INS]
   18550 000000b8 4668              MOV       A1, SP                ; [DPU_V7M3_PIPE] |2547|  ; [ORIG 16-BIT INS]
   18551 000000ba A903              ADD       A2, SP, #12           ; [DPU_V7M3_PIPE] |2547|  ; [ORIG 16-BIT INS]
   18552 000000bc 2201              MOVS      A3, #1                ; [DPU_V7M3_PIPE] |2547|  ; [ORIG 16-BIT INS]
   18553                    $C$DW$673       .dwtag  DW_TAG_TI_branch
   18554                            .dwattr $C$DW$673, DW_AT_low_pc(0x00)
   18555                            .dwattr $C$DW$673, DW_AT_name("get_st_6500_biases")
   18556                            .dwattr $C$DW$673, DW_AT_TI_call
   18557                    
   18558 000000be FFFEF7FF!         BL        get_st_6500_biases    ; [DPU_V7M3_PIPE] |2547|  ; [KEEP 32-BIT INS]
   18559                            ; CALL OCCURS {get_st_6500_biases }  ; [] |2547| 
   18560 000000c2 B128              CBZ       A1, ||$C$L454||       ; []  ; [ORIG 16-BIT INS]
   18561                            ; BRANCHCC OCCURS {||$C$L454||}  ; [] |2547| 
   18562                    ;* --------------------------------------------------------------------------*
   18563                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2548,column 13,is_stmt,isa 1
   18564                    ;----------------------------------------------------------------------
   18565                    ; 2548 | break;                                                                 
   18566                    ;----------------------------------------------------------------------
   18567                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2546,column 30,is_stmt,isa 1
   18568 000000c4 9808              LDR       A1, [SP, #32]         ; [DPU_V7M3_PIPE] |2546|  ; [ORIG 16-BIT INS]
   18569 000000c6 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |2546|  ; [ORIG 16-BIT INS]
   18570 000000c8 9008              STR       A1, [SP, #32]         ; [DPU_V7M3_PIPE] |2546|  ; [ORIG 16-BIT INS]
   18571                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2546,column 18,is_stmt,isa 1
   18572 000000ca 9808              LDR       A1, [SP, #32]         ; [DPU_V7M3_PIPE] |2546|  ; [ORIG 16-BIT INS]
   18573 000000cc 2802              CMP       A1, #2                ; [DPU_V7M3_PIPE] |2546|  ; [ORIG 16-BIT INS]
   18574 000000ce DBF1              BLT       ||$C$L453||           ; [DPU_V7M3_PIPE] |2546|  ; [ORIG 16-BIT INS]
   18575                            ; BRANCHCC OCCURS {||$C$L453||}  ; [] |2546| 
   18576                    ;* --------------------------------------------------------------------------*
   18577 000000d0           ||$C$L454||:    
   18578                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2549,column 5,is_stmt,isa 1
   18579                    ;----------------------------------------------------------------------
   18580                    ; 2549 | if (ii == tries) {                                                     
   18581                    ;----------------------------------------------------------------------
   18582 000000d0 9808              LDR       A1, [SP, #32]         ; [DPU_V7M3_PIPE] |2549|  ; [ORIG 16-BIT INS]
   18583 000000d2 2802              CMP       A1, #2                ; [DPU_V7M3_PIPE] |2549|  ; [ORIG 16-BIT INS]
   18584 000000d4 D106              BNE       ||$C$L456||           ; [DPU_V7M3_PIPE] |2549|  ; [ORIG 16-BIT INS]
   18585                            ; BRANCHCC OCCURS {||$C$L456||}  ; [] |2549| 
   18586                    ;* --------------------------------------------------------------------------*
   18587                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2551,column 9,is_stmt,isa 1
   18588                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  339

   18589                    ; 2551 | if(debug)                                                              
   18590                    ;----------------------------------------------------------------------
   18591 000000d6 002EF89D          LDRB      A1, [SP, #46]         ; [DPU_V7M3_PIPE] |2551|  ; [KEEP 32-BIT INS]
   18592 000000da 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2551|  ; [ORIG 16-BIT INS]
   18593 000000dc D0FF              BEQ       ||$C$L455||           ; [DPU_V7M3_PIPE] |2551|  ; [ORIG 16-BIT INS]
   18594                            ; BRANCHCC OCCURS {||$C$L455||}  ; [] |2551| 
   18595                    ;* --------------------------------------------------------------------------*
   18596                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2552,column 10,is_stmt,isa 1
   18597                    ;----------------------------------------------------------------------
   18598                    ; 2552 | log_i("Retrieving ST Biases Error - possible I2C error\n");            
   18599                    ;----------------------------------------------------------------------
   18600                    ;* --------------------------------------------------------------------------*
   18601 000000de           ||$C$L455||:    
   18602                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2555,column 9,is_stmt,isa 1
   18603                    ;----------------------------------------------------------------------
   18604                    ; 2555 | result = 0;                                                            
   18605                    ;----------------------------------------------------------------------
   18606 000000de 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2555|  ; [ORIG 16-BIT INS]
   18607 000000e0 9009              STR       A1, [SP, #36]         ; [DPU_V7M3_PIPE] |2555|  ; [ORIG 16-BIT INS]
   18608                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2556,column 9,is_stmt,isa 1
   18609                    ;----------------------------------------------------------------------
   18610                    ; 2556 | goto restore;                                                          
   18611                    ;----------------------------------------------------------------------
   18612 000000e2 E036              B         ||$C$L462||           ; [DPU_V7M3_PIPE] |2556|  ; [ORIG 16-BIT INS]
   18613                            ; BRANCH OCCURS {||$C$L462||}    ; [] |2556| 
   18614                    ;* --------------------------------------------------------------------------*
   18615 000000e4           ||$C$L456||:    
   18616                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2559,column 5,is_stmt,isa 1
   18617                    ;----------------------------------------------------------------------
   18618                    ; 2559 | accel_result = accel_6500_self_test(accel, accel_st, debug);           
   18619                    ;----------------------------------------------------------------------
   18620 000000e4 202EF89D          LDRB      A3, [SP, #46]         ; [DPU_V7M3_PIPE] |2559|  ; [KEEP 32-BIT INS]
   18621 000000e8 9807              LDR       A1, [SP, #28]         ; [DPU_V7M3_PIPE] |2559|  ; [ORIG 16-BIT INS]
   18622 000000ea A903              ADD       A2, SP, #12           ; [DPU_V7M3_PIPE] |2559|  ; [ORIG 16-BIT INS]
   18623                    $C$DW$674       .dwtag  DW_TAG_TI_branch
   18624                            .dwattr $C$DW$674, DW_AT_low_pc(0x00)
   18625                            .dwattr $C$DW$674, DW_AT_name("accel_6500_self_test")
   18626                            .dwattr $C$DW$674, DW_AT_TI_call
   18627                    
   18628 000000ec FFFEF7FF!         BL        accel_6500_self_test  ; [DPU_V7M3_PIPE] |2559|  ; [KEEP 32-BIT INS]
   18629                            ; CALL OCCURS {accel_6500_self_test }  ; [] |2559| 
   18630 000000f0 0030F88D          STRB      A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2559|  ; [KEEP 32-BIT INS]
   18631                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2560,column 5,is_stmt,isa 1
   18632                    ;----------------------------------------------------------------------
   18633                    ; 2560 | if(debug)                                                              
   18634                    ;----------------------------------------------------------------------
   18635 000000f4 002EF89D          LDRB      A1, [SP, #46]         ; [DPU_V7M3_PIPE] |2560|  ; [KEEP 32-BIT INS]
   18636 000000f8 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2560|  ; [ORIG 16-BIT INS]
   18637 000000fa D0FF              BEQ       ||$C$L457||           ; [DPU_V7M3_PIPE] |2560|  ; [ORIG 16-BIT INS]
   18638                            ; BRANCHCC OCCURS {||$C$L457||}  ; [] |2560| 
   18639                    ;* --------------------------------------------------------------------------*
   18640                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2561,column 6,is_stmt,isa 1
   18641                    ;----------------------------------------------------------------------
   18642                    ; 2561 | log_i("Accel Self Test Results: %d\n", accel_result);                  
   18643                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  340

   18644                    ;* --------------------------------------------------------------------------*
   18645 000000fc           ||$C$L457||:    
   18646                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2563,column 5,is_stmt,isa 1
   18647                    ;----------------------------------------------------------------------
   18648                    ; 2563 | gyro_result = gyro_6500_self_test(gyro, gyro_st, debug);               
   18649                    ;----------------------------------------------------------------------
   18650 000000fc 202EF89D          LDRB      A3, [SP, #46]         ; [DPU_V7M3_PIPE] |2563|  ; [KEEP 32-BIT INS]
   18651 00000100 9806              LDR       A1, [SP, #24]         ; [DPU_V7M3_PIPE] |2563|  ; [ORIG 16-BIT INS]
   18652 00000102 4669              MOV       A2, SP                ; [DPU_V7M3_PIPE] |2563|  ; [ORIG 16-BIT INS]
   18653                    $C$DW$675       .dwtag  DW_TAG_TI_branch
   18654                            .dwattr $C$DW$675, DW_AT_low_pc(0x00)
   18655                            .dwattr $C$DW$675, DW_AT_name("gyro_6500_self_test")
   18656                            .dwattr $C$DW$675, DW_AT_TI_call
   18657                    
   18658 00000104 FFFEF7FF!         BL        gyro_6500_self_test   ; [DPU_V7M3_PIPE] |2563|  ; [KEEP 32-BIT INS]
   18659                            ; CALL OCCURS {gyro_6500_self_test }  ; [] |2563| 
   18660 00000108 0031F88D          STRB      A1, [SP, #49]         ; [DPU_V7M3_PIPE] |2563|  ; [KEEP 32-BIT INS]
   18661                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2564,column 5,is_stmt,isa 1
   18662                    ;----------------------------------------------------------------------
   18663                    ; 2564 | if(debug)                                                              
   18664                    ;----------------------------------------------------------------------
   18665 0000010c 002EF89D          LDRB      A1, [SP, #46]         ; [DPU_V7M3_PIPE] |2564|  ; [KEEP 32-BIT INS]
   18666 00000110 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2564|  ; [ORIG 16-BIT INS]
   18667 00000112 D0FF              BEQ       ||$C$L458||           ; [DPU_V7M3_PIPE] |2564|  ; [ORIG 16-BIT INS]
   18668                            ; BRANCHCC OCCURS {||$C$L458||}  ; [] |2564| 
   18669                    ;* --------------------------------------------------------------------------*
   18670                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2565,column 6,is_stmt,isa 1
   18671                    ;----------------------------------------------------------------------
   18672                    ; 2565 | log_i("Gyro Self Test Results: %d\n", gyro_result);                    
   18673                    ;----------------------------------------------------------------------
   18674                    ;* --------------------------------------------------------------------------*
   18675 00000114           ||$C$L458||:    
   18676                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2567,column 5,is_stmt,isa 1
   18677                    ;----------------------------------------------------------------------
   18678                    ; 2567 | result = 0;                                                            
   18679                    ;----------------------------------------------------------------------
   18680 00000114 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2567|  ; [ORIG 16-BIT INS]
   18681 00000116 9009              STR       A1, [SP, #36]         ; [DPU_V7M3_PIPE] |2567|  ; [ORIG 16-BIT INS]
   18682                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2568,column 5,is_stmt,isa 1
   18683                    ;----------------------------------------------------------------------
   18684                    ; 2568 | if (!gyro_result)                                                      
   18685                    ;----------------------------------------------------------------------
   18686 00000118 0031F89D          LDRB      A1, [SP, #49]         ; [DPU_V7M3_PIPE] |2568|  ; [KEEP 32-BIT INS]
   18687 0000011c B918              CBNZ      A1, ||$C$L459||       ; []  ; [ORIG 16-BIT INS]
   18688                            ; BRANCHCC OCCURS {||$C$L459||}  ; [] |2568| 
   18689                    ;* --------------------------------------------------------------------------*
   18690                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2569,column 9,is_stmt,isa 1
   18691                    ;----------------------------------------------------------------------
   18692                    ; 2569 | result |= 0x01;                                                        
   18693                    ;----------------------------------------------------------------------
   18694 0000011e 9809              LDR       A1, [SP, #36]         ; [DPU_V7M3_PIPE] |2569|  ; [ORIG 16-BIT INS]
   18695 00000120 0001F040          ORR       A1, A1, #1            ; [DPU_V7M3_PIPE] |2569|  ; [KEEP 32-BIT INS]
   18696 00000124 9009              STR       A1, [SP, #36]         ; [DPU_V7M3_PIPE] |2569|  ; [ORIG 16-BIT INS]
   18697                    ;* --------------------------------------------------------------------------*
   18698 00000126           ||$C$L459||:    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  341

   18699                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2570,column 5,is_stmt,isa 1
   18700                    ;----------------------------------------------------------------------
   18701                    ; 2570 | if (!accel_result)                                                     
   18702                    ;----------------------------------------------------------------------
   18703 00000126 0030F89D          LDRB      A1, [SP, #48]         ; [DPU_V7M3_PIPE] |2570|  ; [KEEP 32-BIT INS]
   18704 0000012a B918              CBNZ      A1, ||$C$L460||       ; []  ; [ORIG 16-BIT INS]
   18705                            ; BRANCHCC OCCURS {||$C$L460||}  ; [] |2570| 
   18706                    ;* --------------------------------------------------------------------------*
   18707                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2571,column 9,is_stmt,isa 1
   18708                    ;----------------------------------------------------------------------
   18709                    ; 2571 | result |= 0x02;                                                        
   18710                    ; 2573 | #ifdef AK89xx_SECONDARY                                                
   18711                    ;----------------------------------------------------------------------
   18712 0000012c 9809              LDR       A1, [SP, #36]         ; [DPU_V7M3_PIPE] |2571|  ; [ORIG 16-BIT INS]
   18713 0000012e 0002F040          ORR       A1, A1, #2            ; [DPU_V7M3_PIPE] |2571|  ; [KEEP 32-BIT INS]
   18714 00000132 9009              STR       A1, [SP, #36]         ; [DPU_V7M3_PIPE] |2571|  ; [ORIG 16-BIT INS]
   18715                    ;* --------------------------------------------------------------------------*
   18716 00000134           ||$C$L460||:    
   18717                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2574,column 5,is_stmt,isa 1
   18718                    ;----------------------------------------------------------------------
   18719                    ; 2574 | compass_result = compass_self_test();                                  
   18720                    ;----------------------------------------------------------------------
   18721                    $C$DW$676       .dwtag  DW_TAG_TI_branch
   18722                            .dwattr $C$DW$676, DW_AT_low_pc(0x00)
   18723                            .dwattr $C$DW$676, DW_AT_name("compass_self_test")
   18724                            .dwattr $C$DW$676, DW_AT_TI_call
   18725                    
   18726 00000134 FFFEF7FF!         BL        compass_self_test     ; [DPU_V7M3_PIPE] |2574|  ; [KEEP 32-BIT INS]
   18727                            ; CALL OCCURS {compass_self_test }  ; [] |2574| 
   18728 00000138 0032F88D          STRB      A1, [SP, #50]         ; [DPU_V7M3_PIPE] |2574|  ; [KEEP 32-BIT INS]
   18729                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2575,column 5,is_stmt,isa 1
   18730                    ;----------------------------------------------------------------------
   18731                    ; 2575 | if(debug)                                                              
   18732                    ;----------------------------------------------------------------------
   18733 0000013c 002EF89D          LDRB      A1, [SP, #46]         ; [DPU_V7M3_PIPE] |2575|  ; [KEEP 32-BIT INS]
   18734 00000140 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2575|  ; [ORIG 16-BIT INS]
   18735 00000142 D0FF              BEQ       ||$C$L461||           ; [DPU_V7M3_PIPE] |2575|  ; [ORIG 16-BIT INS]
   18736                            ; BRANCHCC OCCURS {||$C$L461||}  ; [] |2575| 
   18737                    ;* --------------------------------------------------------------------------*
   18738                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2576,column 6,is_stmt,isa 1
   18739                    ;----------------------------------------------------------------------
   18740                    ; 2576 | log_i("Compass Self Test Results: %d\n", compass_result);              
   18741                    ;----------------------------------------------------------------------
   18742                    ;* --------------------------------------------------------------------------*
   18743 00000144           ||$C$L461||:    
   18744                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2577,column 5,is_stmt,isa 1
   18745                    ;----------------------------------------------------------------------
   18746                    ; 2577 | if (!compass_result)                                                   
   18747                    ;----------------------------------------------------------------------
   18748 00000144 0032F89D          LDRB      A1, [SP, #50]         ; [DPU_V7M3_PIPE] |2577|  ; [KEEP 32-BIT INS]
   18749 00000148 B918              CBNZ      A1, ||$C$L462||       ; []  ; [ORIG 16-BIT INS]
   18750                            ; BRANCHCC OCCURS {||$C$L462||}  ; [] |2577| 
   18751                    ;* --------------------------------------------------------------------------*
   18752                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2578,column 9,is_stmt,isa 1
   18753                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  342

   18754                    ; 2578 | result |= 0x04;                                                        
   18755                    ; 2579 | #else                                                                  
   18756                    ; 2580 | result |= 0x04;                                                        
   18757                    ; 2581 | #endif                                                                 
   18758                    ; 2582 | restore:                                                               
   18759                    ;----------------------------------------------------------------------
   18760 0000014a 9809              LDR       A1, [SP, #36]         ; [DPU_V7M3_PIPE] |2578|  ; [ORIG 16-BIT INS]
   18761 0000014c 0004F040          ORR       A1, A1, #4            ; [DPU_V7M3_PIPE] |2578|  ; [KEEP 32-BIT INS]
   18762 00000150 9009              STR       A1, [SP, #36]         ; [DPU_V7M3_PIPE] |2578|  ; [ORIG 16-BIT INS]
   18763                    ;* --------------------------------------------------------------------------*
   18764 00000152           ||$C$L462||:    
   18765                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2583,column 2,is_stmt,isa 1
   18766                    ;----------------------------------------------------------------------
   18767                    ; 2583 | if(debug)                                                              
   18768                    ;----------------------------------------------------------------------
   18769 00000152 002EF89D          LDRB      A1, [SP, #46]         ; [DPU_V7M3_PIPE] |2583|  ; [KEEP 32-BIT INS]
   18770 00000156 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |2583|  ; [ORIG 16-BIT INS]
   18771 00000158 D0FF              BEQ       ||$C$L463||           ; [DPU_V7M3_PIPE] |2583|  ; [ORIG 16-BIT INS]
   18772                            ; BRANCHCC OCCURS {||$C$L463||}  ; [] |2583| 
   18773                    ;* --------------------------------------------------------------------------*
   18774                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2584,column 3,is_stmt,isa 1
   18775                    ;----------------------------------------------------------------------
   18776                    ; 2584 | log_i("Exiting HWST\n");                                               
   18777                    ;----------------------------------------------------------------------
   18778                    ;* --------------------------------------------------------------------------*
   18779 0000015a           ||$C$L463||:    
   18780                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2586,column 2,is_stmt,isa 1
   18781                    ;----------------------------------------------------------------------
   18782                    ; 2586 | st.chip_cfg.gyro_fsr = 0xFF;                                           
   18783                    ;----------------------------------------------------------------------
   18784 0000015a 491D              LDR       A2, $C$CON159         ; [DPU_V7M3_PIPE] |2586|  ; [ORIG 16-BIT INS]
   18785 0000015c 20FF              MOVS      A1, #255              ; [DPU_V7M3_PIPE] |2586|  ; [ORIG 16-BIT INS]
   18786 0000015e 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2586|  ; [ORIG 16-BIT INS]
   18787                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2587,column 2,is_stmt,isa 1
   18788                    ;----------------------------------------------------------------------
   18789                    ; 2587 | st.chip_cfg.accel_fsr = 0xFF;                                          
   18790                    ;----------------------------------------------------------------------
   18791 00000160 491C              LDR       A2, $C$CON160         ; [DPU_V7M3_PIPE] |2587|  ; [ORIG 16-BIT INS]
   18792 00000162 20FF              MOVS      A1, #255              ; [DPU_V7M3_PIPE] |2587|  ; [ORIG 16-BIT INS]
   18793 00000164 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2587|  ; [ORIG 16-BIT INS]
   18794                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2588,column 2,is_stmt,isa 1
   18795                    ;----------------------------------------------------------------------
   18796                    ; 2588 | st.chip_cfg.lpf = 0xFF;                                                
   18797                    ;----------------------------------------------------------------------
   18798 00000166 491C              LDR       A2, $C$CON161         ; [DPU_V7M3_PIPE] |2588|  ; [ORIG 16-BIT INS]
   18799 00000168 20FF              MOVS      A1, #255              ; [DPU_V7M3_PIPE] |2588|  ; [ORIG 16-BIT INS]
   18800 0000016a 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2588|  ; [ORIG 16-BIT INS]
   18801                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2589,column 2,is_stmt,isa 1
   18802                    ;----------------------------------------------------------------------
   18803                    ; 2589 | st.chip_cfg.sample_rate = 0xFFFF;                                      
   18804                    ;----------------------------------------------------------------------
   18805 0000016c 491B              LDR       A2, $C$CON162         ; [DPU_V7M3_PIPE] |2589|  ; [ORIG 16-BIT INS]
   18806 0000016e 70FFF64F          MOV       A1, #65535            ; [DPU_V7M3_PIPE] |2589|  ; [KEEP 32-BIT INS]
   18807 00000172 8008              STRH      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2589|  ; [ORIG 16-BIT INS]
   18808                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2590,column 2,is_stmt,isa 1
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  343

   18809                    ;----------------------------------------------------------------------
   18810                    ; 2590 | st.chip_cfg.sensors = 0xFF;                                            
   18811                    ;----------------------------------------------------------------------
   18812 00000174 4915              LDR       A2, $C$CON158         ; [DPU_V7M3_PIPE] |2590|  ; [ORIG 16-BIT INS]
   18813 00000176 20FF              MOVS      A1, #255              ; [DPU_V7M3_PIPE] |2590|  ; [ORIG 16-BIT INS]
   18814 00000178 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2590|  ; [ORIG 16-BIT INS]
   18815                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2591,column 2,is_stmt,isa 1
   18816                    ;----------------------------------------------------------------------
   18817                    ; 2591 | st.chip_cfg.fifo_enable = 0xFF;                                        
   18818                    ;----------------------------------------------------------------------
   18819 0000017a 4919              LDR       A2, $C$CON163         ; [DPU_V7M3_PIPE] |2591|  ; [ORIG 16-BIT INS]
   18820 0000017c 20FF              MOVS      A1, #255              ; [DPU_V7M3_PIPE] |2591|  ; [ORIG 16-BIT INS]
   18821 0000017e 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2591|  ; [ORIG 16-BIT INS]
   18822                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2592,column 2,is_stmt,isa 1
   18823                    ;----------------------------------------------------------------------
   18824                    ; 2592 | st.chip_cfg.clk_src = INV_CLK_PLL;                                     
   18825                    ;----------------------------------------------------------------------
   18826 00000180 4918              LDR       A2, $C$CON164         ; [DPU_V7M3_PIPE] |2592|  ; [ORIG 16-BIT INS]
   18827 00000182 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |2592|  ; [ORIG 16-BIT INS]
   18828 00000184 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2592|  ; [ORIG 16-BIT INS]
   18829                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2593,column 2,is_stmt,isa 1
   18830                    ;----------------------------------------------------------------------
   18831                    ; 2593 | mpu_set_gyro_fsr(gyro_fsr);                                            
   18832                    ;----------------------------------------------------------------------
   18833 00000186 0028F8BD          LDRH      A1, [SP, #40]         ; [DPU_V7M3_PIPE] |2593|  ; [KEEP 32-BIT INS]
   18834                    $C$DW$677       .dwtag  DW_TAG_TI_branch
   18835                            .dwattr $C$DW$677, DW_AT_low_pc(0x00)
   18836                            .dwattr $C$DW$677, DW_AT_name("mpu_set_gyro_fsr")
   18837                            .dwattr $C$DW$677, DW_AT_TI_call
   18838                    
   18839 0000018a FFFEF7FF!         BL        mpu_set_gyro_fsr      ; [DPU_V7M3_PIPE] |2593|  ; [KEEP 32-BIT INS]
   18840                            ; CALL OCCURS {mpu_set_gyro_fsr }  ; [] |2593| 
   18841                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2594,column 2,is_stmt,isa 1
   18842                    ;----------------------------------------------------------------------
   18843                    ; 2594 | mpu_set_accel_fsr(accel_fsr);                                          
   18844                    ;----------------------------------------------------------------------
   18845 0000018e 0033F89D          LDRB      A1, [SP, #51]         ; [DPU_V7M3_PIPE] |2594|  ; [KEEP 32-BIT INS]
   18846                    $C$DW$678       .dwtag  DW_TAG_TI_branch
   18847                            .dwattr $C$DW$678, DW_AT_low_pc(0x00)
   18848                            .dwattr $C$DW$678, DW_AT_name("mpu_set_accel_fsr")
   18849                            .dwattr $C$DW$678, DW_AT_TI_call
   18850                    
   18851 00000192 FFFEF7FF!         BL        mpu_set_accel_fsr     ; [DPU_V7M3_PIPE] |2594|  ; [KEEP 32-BIT INS]
   18852                            ; CALL OCCURS {mpu_set_accel_fsr }  ; [] |2594| 
   18853                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2595,column 2,is_stmt,isa 1
   18854                    ;----------------------------------------------------------------------
   18855                    ; 2595 | mpu_set_lpf(lpf);                                                      
   18856                    ;----------------------------------------------------------------------
   18857 00000196 002CF8BD          LDRH      A1, [SP, #44]         ; [DPU_V7M3_PIPE] |2595|  ; [KEEP 32-BIT INS]
   18858                    $C$DW$679       .dwtag  DW_TAG_TI_branch
   18859                            .dwattr $C$DW$679, DW_AT_low_pc(0x00)
   18860                            .dwattr $C$DW$679, DW_AT_name("mpu_set_lpf")
   18861                            .dwattr $C$DW$679, DW_AT_TI_call
   18862                    
   18863 0000019a FFFEF7FF!         BL        mpu_set_lpf           ; [DPU_V7M3_PIPE] |2595|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  344

   18864                            ; CALL OCCURS {mpu_set_lpf }     ; [] |2595| 
   18865                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2596,column 2,is_stmt,isa 1
   18866                    ;----------------------------------------------------------------------
   18867                    ; 2596 | mpu_set_sample_rate(sample_rate);                                      
   18868                    ;----------------------------------------------------------------------
   18869 0000019e 002AF8BD          LDRH      A1, [SP, #42]         ; [DPU_V7M3_PIPE] |2596|  ; [KEEP 32-BIT INS]
   18870                    $C$DW$680       .dwtag  DW_TAG_TI_branch
   18871                            .dwattr $C$DW$680, DW_AT_low_pc(0x00)
   18872                            .dwattr $C$DW$680, DW_AT_name("mpu_set_sample_rate")
   18873                            .dwattr $C$DW$680, DW_AT_TI_call
   18874                    
   18875 000001a2 FFFEF7FF!         BL        mpu_set_sample_rate   ; [DPU_V7M3_PIPE] |2596|  ; [KEEP 32-BIT INS]
   18876                            ; CALL OCCURS {mpu_set_sample_rate }  ; [] |2596| 
   18877                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2597,column 2,is_stmt,isa 1
   18878                    ;----------------------------------------------------------------------
   18879                    ; 2597 | mpu_set_sensors(sensors_on);                                           
   18880                    ;----------------------------------------------------------------------
   18881 000001a6 0035F89D          LDRB      A1, [SP, #53]         ; [DPU_V7M3_PIPE] |2597|  ; [KEEP 32-BIT INS]
   18882                    $C$DW$681       .dwtag  DW_TAG_TI_branch
   18883                            .dwattr $C$DW$681, DW_AT_low_pc(0x00)
   18884                            .dwattr $C$DW$681, DW_AT_name("mpu_set_sensors")
   18885                            .dwattr $C$DW$681, DW_AT_TI_call
   18886                    
   18887 000001aa FFFEF7FF!         BL        mpu_set_sensors       ; [DPU_V7M3_PIPE] |2597|  ; [KEEP 32-BIT INS]
   18888                            ; CALL OCCURS {mpu_set_sensors }  ; [] |2597| 
   18889                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2598,column 2,is_stmt,isa 1
   18890                    ;----------------------------------------------------------------------
   18891                    ; 2598 | mpu_configure_fifo(fifo_sensors);                                      
   18892                    ;----------------------------------------------------------------------
   18893 000001ae 0034F89D          LDRB      A1, [SP, #52]         ; [DPU_V7M3_PIPE] |2598|  ; [KEEP 32-BIT INS]
   18894                    $C$DW$682       .dwtag  DW_TAG_TI_branch
   18895                            .dwattr $C$DW$682, DW_AT_low_pc(0x00)
   18896                            .dwattr $C$DW$682, DW_AT_name("mpu_configure_fifo")
   18897                            .dwattr $C$DW$682, DW_AT_TI_call
   18898                    
   18899 000001b2 FFFEF7FF!         BL        mpu_configure_fifo    ; [DPU_V7M3_PIPE] |2598|  ; [KEEP 32-BIT INS]
   18900                            ; CALL OCCURS {mpu_configure_fifo }  ; [] |2598| 
   18901                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2600,column 2,is_stmt,isa 1
   18902                    ;----------------------------------------------------------------------
   18903                    ; 2600 | if (dmp_was_on)                                                        
   18904                    ;----------------------------------------------------------------------
   18905 000001b6 0036F89D          LDRB      A1, [SP, #54]         ; [DPU_V7M3_PIPE] |2600|  ; [KEEP 32-BIT INS]
   18906 000001ba B110              CBZ       A1, ||$C$L464||       ; []  ; [ORIG 16-BIT INS]
   18907                            ; BRANCHCC OCCURS {||$C$L464||}  ; [] |2600| 
   18908                    ;* --------------------------------------------------------------------------*
   18909                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2601,column 3,is_stmt,isa 1
   18910                    ;----------------------------------------------------------------------
   18911                    ; 2601 | mpu_set_dmp_state(1);                                                  
   18912                    ;----------------------------------------------------------------------
   18913 000001bc 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |2601|  ; [ORIG 16-BIT INS]
   18914                    $C$DW$683       .dwtag  DW_TAG_TI_branch
   18915                            .dwattr $C$DW$683, DW_AT_low_pc(0x00)
   18916                            .dwattr $C$DW$683, DW_AT_name("mpu_set_dmp_state")
   18917                            .dwattr $C$DW$683, DW_AT_TI_call
   18918                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  345

   18919 000001be FFFEF7FF!         BL        mpu_set_dmp_state     ; [DPU_V7M3_PIPE] |2601|  ; [KEEP 32-BIT INS]
   18920                            ; CALL OCCURS {mpu_set_dmp_state }  ; [] |2601| 
   18921                    ;* --------------------------------------------------------------------------*
   18922 000001c2           ||$C$L464||:    
   18923                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2603,column 2,is_stmt,isa 1
   18924                    ;----------------------------------------------------------------------
   18925                    ; 2603 | return result;                                                         
   18926                    ;----------------------------------------------------------------------
   18927 000001c2 9809              LDR       A1, [SP, #36]         ; [DPU_V7M3_PIPE] |2603|  ; [ORIG 16-BIT INS]
   18928                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2604,column 1,is_stmt,isa 1
   18929 000001c4 B00F              ADD       SP, SP, #60           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   18930                            .dwcfi  cfa_offset, 4
   18931                    $C$DW$684       .dwtag  DW_TAG_TI_branch
   18932                            .dwattr $C$DW$684, DW_AT_low_pc(0x00)
   18933                            .dwattr $C$DW$684, DW_AT_TI_return
   18934                    
   18935 000001c6 BD00              POP       {PC}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   18936                            .dwcfi  cfa_offset, 0
   18937                            ; BRANCH OCCURS                  ; [] 
   18938                            .dwattr $C$DW$643, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   18939                            .dwattr $C$DW$643, DW_AT_TI_end_line(0xa2c)
   18940                            .dwattr $C$DW$643, DW_AT_TI_end_column(0x01)
   18941                            .dwendentry
   18942                            .dwendtag $C$DW$643
   18943                    
   18944 00000000                   .sect   ".text:mpu_run_self_test"
   18945                            .clink
   18946                            .thumbfunc mpu_run_self_test
   18947 00000000                   .thumb
   18948                            .global mpu_run_self_test
   18949                    
   18950                    $C$DW$685       .dwtag  DW_TAG_subprogram
   18951                            .dwattr $C$DW$685, DW_AT_name("mpu_run_self_test")
   18952                            .dwattr $C$DW$685, DW_AT_low_pc(mpu_run_self_test)
   18953                            .dwattr $C$DW$685, DW_AT_high_pc(0x00)
   18954                            .dwattr $C$DW$685, DW_AT_TI_symbol_name("mpu_run_self_test")
   18955                            .dwattr $C$DW$685, DW_AT_external
   18956                            .dwattr $C$DW$685, DW_AT_type(*$C$DW$T$10)
   18957                            .dwattr $C$DW$685, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   18958                            .dwattr $C$DW$685, DW_AT_TI_begin_line(0xa35)
   18959                            .dwattr $C$DW$685, DW_AT_TI_begin_column(0x05)
   18960                            .dwattr $C$DW$685, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   18961                            .dwattr $C$DW$685, DW_AT_decl_line(0xa35)
   18962                            .dwattr $C$DW$685, DW_AT_decl_column(0x05)
   18963                            .dwattr $C$DW$685, DW_AT_TI_max_frame_size(0x20)
   18964                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2614,column 1,is_stmt,address mpu_run_self_test,isa 1
   18965                    
   18966                            .dwfde $C$DW$CIE, mpu_run_self_test
   18967                    $C$DW$686       .dwtag  DW_TAG_formal_parameter
   18968                            .dwattr $C$DW$686, DW_AT_name("gyro")
   18969                            .dwattr $C$DW$686, DW_AT_TI_symbol_name("gyro")
   18970                            .dwattr $C$DW$686, DW_AT_type(*$C$DW$T$237)
   18971                            .dwattr $C$DW$686, DW_AT_location[DW_OP_reg0]
   18972                    
   18973                    $C$DW$687       .dwtag  DW_TAG_formal_parameter
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  346

   18974                            .dwattr $C$DW$687, DW_AT_name("accel")
   18975                            .dwattr $C$DW$687, DW_AT_TI_symbol_name("accel")
   18976                            .dwattr $C$DW$687, DW_AT_type(*$C$DW$T$237)
   18977                            .dwattr $C$DW$687, DW_AT_location[DW_OP_reg1]
   18978                    
   18979                    ;----------------------------------------------------------------------
   18980                    ; 2613 | int mpu_run_self_test(long *gyro, long *accel)                         
   18981                    ;----------------------------------------------------------------------
   18982                    
   18983                    ;*****************************************************************************
   18984                    ;* FUNCTION NAME: mpu_run_self_test                                          *
   18985                    ;*                                                                           *
   18986                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
   18987                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
   18988                    ;*   Local Frame Size  : 0 Args + 24 Auto + 4 Save = 28 byte                 *
   18989                    ;*****************************************************************************
   18990 00000000           mpu_run_self_test:
   18991                    ;* --------------------------------------------------------------------------*
   18992                            .dwcfi  cfa_offset, 0
   18993 00000000 B500              PUSH      {LR}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   18994                            .dwcfi  cfa_offset, 4
   18995                            .dwcfi  save_reg_to_mem, 14, -4
   18996 00000002 0D1CF1AD          SUB       SP, SP, #28           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
   18997                            .dwcfi  cfa_offset, 32
   18998                    $C$DW$688       .dwtag  DW_TAG_variable
   18999                            .dwattr $C$DW$688, DW_AT_name("gyro")
   19000                            .dwattr $C$DW$688, DW_AT_TI_symbol_name("gyro")
   19001                            .dwattr $C$DW$688, DW_AT_type(*$C$DW$T$237)
   19002                            .dwattr $C$DW$688, DW_AT_location[DW_OP_breg13 0]
   19003                    
   19004                    $C$DW$689       .dwtag  DW_TAG_variable
   19005                            .dwattr $C$DW$689, DW_AT_name("accel")
   19006                            .dwattr $C$DW$689, DW_AT_TI_symbol_name("accel")
   19007                            .dwattr $C$DW$689, DW_AT_type(*$C$DW$T$237)
   19008                            .dwattr $C$DW$689, DW_AT_location[DW_OP_breg13 4]
   19009                    
   19010                    $C$DW$690       .dwtag  DW_TAG_variable
   19011                            .dwattr $C$DW$690, DW_AT_name("result")
   19012                            .dwattr $C$DW$690, DW_AT_TI_symbol_name("result")
   19013                            .dwattr $C$DW$690, DW_AT_type(*$C$DW$T$10)
   19014                            .dwattr $C$DW$690, DW_AT_location[DW_OP_breg13 8]
   19015                    
   19016                    $C$DW$691       .dwtag  DW_TAG_variable
   19017                            .dwattr $C$DW$691, DW_AT_name("gyro_fsr")
   19018                            .dwattr $C$DW$691, DW_AT_TI_symbol_name("gyro_fsr")
   19019                            .dwattr $C$DW$691, DW_AT_type(*$C$DW$T$9)
   19020                            .dwattr $C$DW$691, DW_AT_location[DW_OP_breg13 12]
   19021                    
   19022                    $C$DW$692       .dwtag  DW_TAG_variable
   19023                            .dwattr $C$DW$692, DW_AT_name("sample_rate")
   19024                            .dwattr $C$DW$692, DW_AT_TI_symbol_name("sample_rate")
   19025                            .dwattr $C$DW$692, DW_AT_type(*$C$DW$T$9)
   19026                            .dwattr $C$DW$692, DW_AT_location[DW_OP_breg13 14]
   19027                    
   19028                    $C$DW$693       .dwtag  DW_TAG_variable
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  347

   19029                            .dwattr $C$DW$693, DW_AT_name("lpf")
   19030                            .dwattr $C$DW$693, DW_AT_TI_symbol_name("lpf")
   19031                            .dwattr $C$DW$693, DW_AT_type(*$C$DW$T$9)
   19032                            .dwattr $C$DW$693, DW_AT_location[DW_OP_breg13 16]
   19033                    
   19034                    $C$DW$694       .dwtag  DW_TAG_variable
   19035                            .dwattr $C$DW$694, DW_AT_name("accel_fsr")
   19036                            .dwattr $C$DW$694, DW_AT_TI_symbol_name("accel_fsr")
   19037                            .dwattr $C$DW$694, DW_AT_type(*$C$DW$T$6)
   19038                            .dwattr $C$DW$694, DW_AT_location[DW_OP_breg13 18]
   19039                    
   19040                    $C$DW$695       .dwtag  DW_TAG_variable
   19041                            .dwattr $C$DW$695, DW_AT_name("fifo_sensors")
   19042                            .dwattr $C$DW$695, DW_AT_TI_symbol_name("fifo_sensors")
   19043                            .dwattr $C$DW$695, DW_AT_type(*$C$DW$T$6)
   19044                            .dwattr $C$DW$695, DW_AT_location[DW_OP_breg13 19]
   19045                    
   19046                    $C$DW$696       .dwtag  DW_TAG_variable
   19047                            .dwattr $C$DW$696, DW_AT_name("sensors_on")
   19048                            .dwattr $C$DW$696, DW_AT_TI_symbol_name("sensors_on")
   19049                            .dwattr $C$DW$696, DW_AT_type(*$C$DW$T$6)
   19050                            .dwattr $C$DW$696, DW_AT_location[DW_OP_breg13 20]
   19051                    
   19052                    $C$DW$697       .dwtag  DW_TAG_variable
   19053                            .dwattr $C$DW$697, DW_AT_name("dmp_was_on")
   19054                            .dwattr $C$DW$697, DW_AT_TI_symbol_name("dmp_was_on")
   19055                            .dwattr $C$DW$697, DW_AT_type(*$C$DW$T$6)
   19056                            .dwattr $C$DW$697, DW_AT_location[DW_OP_breg13 21]
   19057                    
   19058                    ;----------------------------------------------------------------------
   19059                    ; 2615 | #ifdef MPU6050                                                         
   19060                    ; 2616 | const unsigned char tries = 2;                                         
   19061                    ; 2617 | long gyro_st[3], accel_st[3];                                          
   19062                    ; 2618 | unsigned char accel_result, gyro_result;                               
   19063                    ; 2619 | #ifdef AK89xx_SECONDARY                                                
   19064                    ; 2620 | unsigned char compass_result;                                          
   19065                    ; 2621 | #endif                                                                 
   19066                    ; 2622 | int ii;                                                                
   19067                    ; 2623 | #endif                                                                 
   19068                    ; 2624 | int result;                                                            
   19069                    ; 2625 | unsigned char accel_fsr, fifo_sensors, sensors_on;                     
   19070                    ; 2626 | unsigned short gyro_fsr, sample_rate, lpf;                             
   19071                    ; 2627 | unsigned char dmp_was_on;                                              
   19072                    ;----------------------------------------------------------------------
   19073 00000006 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2614|  ; [ORIG 16-BIT INS]
   19074 00000008 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |2614|  ; [ORIG 16-BIT INS]
   19075                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2629,column 5,is_stmt,isa 1
   19076                    ;----------------------------------------------------------------------
   19077                    ; 2629 | if (st.chip_cfg.dmp_on) {                                              
   19078                    ;----------------------------------------------------------------------
   19079 0000000a 4830              LDR       A1, $C$CON165         ; [DPU_V7M3_PIPE] |2629|  ; [ORIG 16-BIT INS]
   19080 0000000c 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2629|  ; [ORIG 16-BIT INS]
   19081 0000000e B130              CBZ       A1, ||$C$L465||       ; []  ; [ORIG 16-BIT INS]
   19082                            ; BRANCHCC OCCURS {||$C$L465||}  ; [] |2629| 
   19083                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  348

   19084                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2630,column 9,is_stmt,isa 1
   19085                    ;----------------------------------------------------------------------
   19086                    ; 2630 | mpu_set_dmp_state(0);                                                  
   19087                    ;----------------------------------------------------------------------
   19088 00000010 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2630|  ; [ORIG 16-BIT INS]
   19089                    $C$DW$698       .dwtag  DW_TAG_TI_branch
   19090                            .dwattr $C$DW$698, DW_AT_low_pc(0x00)
   19091                            .dwattr $C$DW$698, DW_AT_name("mpu_set_dmp_state")
   19092                            .dwattr $C$DW$698, DW_AT_TI_call
   19093                    
   19094 00000012 FFFEF7FF!         BL        mpu_set_dmp_state     ; [DPU_V7M3_PIPE] |2630|  ; [KEEP 32-BIT INS]
   19095                            ; CALL OCCURS {mpu_set_dmp_state }  ; [] |2630| 
   19096                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2631,column 9,is_stmt,isa 1
   19097                    ;----------------------------------------------------------------------
   19098                    ; 2631 | dmp_was_on = 1;                                                        
   19099                    ; 2632 | } else                                                                 
   19100                    ;----------------------------------------------------------------------
   19101 00000016 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |2631|  ; [ORIG 16-BIT INS]
   19102 00000018 0015F88D          STRB      A1, [SP, #21]         ; [DPU_V7M3_PIPE] |2631|  ; [KEEP 32-BIT INS]
   19103 0000001c E002              B         ||$C$L466||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   19104                            ; BRANCH OCCURS {||$C$L466||}    ; [] 
   19105                    ;* --------------------------------------------------------------------------*
   19106 0000001e           ||$C$L465||:    
   19107                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2633,column 9,is_stmt,isa 1
   19108                    ;----------------------------------------------------------------------
   19109                    ; 2633 | dmp_was_on = 0;                                                        
   19110                    ;----------------------------------------------------------------------
   19111 0000001e 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2633|  ; [ORIG 16-BIT INS]
   19112 00000020 0015F88D          STRB      A1, [SP, #21]         ; [DPU_V7M3_PIPE] |2633|  ; [KEEP 32-BIT INS]
   19113                    ;* --------------------------------------------------------------------------*
   19114 00000024           ||$C$L466||:    
   19115                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2636,column 5,is_stmt,isa 1
   19116                    ;----------------------------------------------------------------------
   19117                    ; 2636 | mpu_get_gyro_fsr(&gyro_fsr);                                           
   19118                    ;----------------------------------------------------------------------
   19119 00000024 A803              ADD       A1, SP, #12           ; [DPU_V7M3_PIPE] |2636|  ; [ORIG 16-BIT INS]
   19120                    $C$DW$699       .dwtag  DW_TAG_TI_branch
   19121                            .dwattr $C$DW$699, DW_AT_low_pc(0x00)
   19122                            .dwattr $C$DW$699, DW_AT_name("mpu_get_gyro_fsr")
   19123                            .dwattr $C$DW$699, DW_AT_TI_call
   19124                    
   19125 00000026 FFFEF7FF!         BL        mpu_get_gyro_fsr      ; [DPU_V7M3_PIPE] |2636|  ; [KEEP 32-BIT INS]
   19126                            ; CALL OCCURS {mpu_get_gyro_fsr }  ; [] |2636| 
   19127                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2637,column 5,is_stmt,isa 1
   19128                    ;----------------------------------------------------------------------
   19129                    ; 2637 | mpu_get_accel_fsr(&accel_fsr);                                         
   19130                    ;----------------------------------------------------------------------
   19131 0000002a 0012F10D          ADD       A1, SP, #18           ; [DPU_V7M3_PIPE] |2637|  ; [KEEP 32-BIT INS]
   19132                    $C$DW$700       .dwtag  DW_TAG_TI_branch
   19133                            .dwattr $C$DW$700, DW_AT_low_pc(0x00)
   19134                            .dwattr $C$DW$700, DW_AT_name("mpu_get_accel_fsr")
   19135                            .dwattr $C$DW$700, DW_AT_TI_call
   19136                    
   19137 0000002e FFFEF7FF!         BL        mpu_get_accel_fsr     ; [DPU_V7M3_PIPE] |2637|  ; [KEEP 32-BIT INS]
   19138                            ; CALL OCCURS {mpu_get_accel_fsr }  ; [] |2637| 
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  349

   19139                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2638,column 5,is_stmt,isa 1
   19140                    ;----------------------------------------------------------------------
   19141                    ; 2638 | mpu_get_lpf(&lpf);                                                     
   19142                    ;----------------------------------------------------------------------
   19143 00000032 A804              ADD       A1, SP, #16           ; [DPU_V7M3_PIPE] |2638|  ; [ORIG 16-BIT INS]
   19144                    $C$DW$701       .dwtag  DW_TAG_TI_branch
   19145                            .dwattr $C$DW$701, DW_AT_low_pc(0x00)
   19146                            .dwattr $C$DW$701, DW_AT_name("mpu_get_lpf")
   19147                            .dwattr $C$DW$701, DW_AT_TI_call
   19148                    
   19149 00000034 FFFEF7FF!         BL        mpu_get_lpf           ; [DPU_V7M3_PIPE] |2638|  ; [KEEP 32-BIT INS]
   19150                            ; CALL OCCURS {mpu_get_lpf }     ; [] |2638| 
   19151                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2639,column 5,is_stmt,isa 1
   19152                    ;----------------------------------------------------------------------
   19153                    ; 2639 | mpu_get_sample_rate(&sample_rate);                                     
   19154                    ;----------------------------------------------------------------------
   19155 00000038 000EF10D          ADD       A1, SP, #14           ; [DPU_V7M3_PIPE] |2639|  ; [KEEP 32-BIT INS]
   19156                    $C$DW$702       .dwtag  DW_TAG_TI_branch
   19157                            .dwattr $C$DW$702, DW_AT_low_pc(0x00)
   19158                            .dwattr $C$DW$702, DW_AT_name("mpu_get_sample_rate")
   19159                            .dwattr $C$DW$702, DW_AT_TI_call
   19160                    
   19161 0000003c FFFEF7FF!         BL        mpu_get_sample_rate   ; [DPU_V7M3_PIPE] |2639|  ; [KEEP 32-BIT INS]
   19162                            ; CALL OCCURS {mpu_get_sample_rate }  ; [] |2639| 
   19163                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2640,column 5,is_stmt,isa 1
   19164                    ;----------------------------------------------------------------------
   19165                    ; 2640 | sensors_on = st.chip_cfg.sensors;                                      
   19166                    ;----------------------------------------------------------------------
   19167 00000040 4823              LDR       A1, $C$CON166         ; [DPU_V7M3_PIPE] |2640|  ; [ORIG 16-BIT INS]
   19168 00000042 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2640|  ; [ORIG 16-BIT INS]
   19169 00000044 0014F88D          STRB      A1, [SP, #20]         ; [DPU_V7M3_PIPE] |2640|  ; [KEEP 32-BIT INS]
   19170                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2641,column 5,is_stmt,isa 1
   19171                    ;----------------------------------------------------------------------
   19172                    ; 2641 | mpu_get_fifo_config(&fifo_sensors);                                    
   19173                    ; 2644 | #if defined MPU6050                                                    
   19174                    ; 2645 | for (ii = 0; ii < tries; ii++)                                         
   19175                    ; 2646 |     if (!get_st_biases(gyro, accel, 0))                                
   19176                    ; 2647 |         break;                                                         
   19177                    ; 2648 | if (ii == tries) {                                                     
   19178                    ; 2652 |     result = 0;                                                        
   19179                    ; 2653 |     goto restore;                                                      
   19180                    ; 2655 | for (ii = 0; ii < tries; ii++)                                         
   19181                    ; 2656 |     if (!get_st_biases(gyro_st, accel_st, 1))                          
   19182                    ; 2657 |         break;                                                         
   19183                    ; 2658 | if (ii == tries) {                                                     
   19184                    ; 2660 |     result = 0;                                                        
   19185                    ; 2661 |     goto restore;                                                      
   19186                    ; 2663 | accel_result = accel_self_test(accel, accel_st);                       
   19187                    ; 2664 | gyro_result = gyro_self_test(gyro, gyro_st);                           
   19188                    ; 2666 | result = 0;                                                            
   19189                    ; 2667 | if (!gyro_result)                                                      
   19190                    ; 2668 |     result |= 0x01;                                                    
   19191                    ; 2669 | if (!accel_result)                                                     
   19192                    ; 2670 |     result |= 0x02;                                                    
   19193                    ; 2672 | #ifdef AK89xx_SECONDARY                                                
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  350

   19194                    ; 2673 | compass_result = compass_self_test();                                  
   19195                    ; 2674 | if (!compass_result)                                                   
   19196                    ; 2675 |     result |= 0x04;                                                    
   19197                    ; 2676 | #else                                                                  
   19198                    ; 2677 |     result |= 0x04;                                                    
   19199                    ; 2678 | #endif                                                                 
   19200                    ; 2679 | restore:                                                               
   19201                    ; 2680 | #elif defined MPU6500                                                  
   19202                    ;----------------------------------------------------------------------
   19203 00000048 0013F10D          ADD       A1, SP, #19           ; [DPU_V7M3_PIPE] |2641|  ; [KEEP 32-BIT INS]
   19204                    $C$DW$703       .dwtag  DW_TAG_TI_branch
   19205                            .dwattr $C$DW$703, DW_AT_low_pc(0x00)
   19206                            .dwattr $C$DW$703, DW_AT_name("mpu_get_fifo_config")
   19207                            .dwattr $C$DW$703, DW_AT_TI_call
   19208                    
   19209 0000004c FFFEF7FF!         BL        mpu_get_fifo_config   ; [DPU_V7M3_PIPE] |2641|  ; [KEEP 32-BIT INS]
   19210                            ; CALL OCCURS {mpu_get_fifo_config }  ; [] |2641| 
   19211                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2684,column 5,is_stmt,isa 1
   19212                    ;----------------------------------------------------------------------
   19213                    ; 2684 | get_st_biases(gyro, accel, 0);                                         
   19214                    ;----------------------------------------------------------------------
   19215 00000050 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |2684|  ; [ORIG 16-BIT INS]
   19216 00000052 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2684|  ; [ORIG 16-BIT INS]
   19217 00000054 2200              MOVS      A3, #0                ; [DPU_V7M3_PIPE] |2684|  ; [ORIG 16-BIT INS]
   19218                    $C$DW$704       .dwtag  DW_TAG_TI_branch
   19219                            .dwattr $C$DW$704, DW_AT_low_pc(0x00)
   19220                            .dwattr $C$DW$704, DW_AT_name("get_st_biases")
   19221                            .dwattr $C$DW$704, DW_AT_TI_call
   19222                    
   19223 00000056 FFFEF7FF!         BL        get_st_biases         ; [DPU_V7M3_PIPE] |2684|  ; [KEEP 32-BIT INS]
   19224                            ; CALL OCCURS {get_st_biases }   ; [] |2684| 
   19225                    ;* --------------------------------------------------------------------------*
   19226                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2685,column 5,is_stmt,isa 1
   19227                    ;----------------------------------------------------------------------
   19228                    ; 2685 | result = 0x7;                                                          
   19229                    ; 2686 | #endif                                                                 
   19230                    ;----------------------------------------------------------------------
   19231 0000005a 2007              MOVS      A1, #7                ; [DPU_V7M3_PIPE] |2685|  ; [ORIG 16-BIT INS]
   19232 0000005c 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |2685|  ; [ORIG 16-BIT INS]
   19233                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2688,column 5,is_stmt,isa 1
   19234                    ;----------------------------------------------------------------------
   19235                    ; 2688 | st.chip_cfg.gyro_fsr = 0xFF;                                           
   19236                    ;----------------------------------------------------------------------
   19237 0000005e 491D              LDR       A2, $C$CON167         ; [DPU_V7M3_PIPE] |2688|  ; [ORIG 16-BIT INS]
   19238 00000060 20FF              MOVS      A1, #255              ; [DPU_V7M3_PIPE] |2688|  ; [ORIG 16-BIT INS]
   19239 00000062 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2688|  ; [ORIG 16-BIT INS]
   19240                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2689,column 5,is_stmt,isa 1
   19241                    ;----------------------------------------------------------------------
   19242                    ; 2689 | st.chip_cfg.accel_fsr = 0xFF;                                          
   19243                    ;----------------------------------------------------------------------
   19244 00000064 491C              LDR       A2, $C$CON168         ; [DPU_V7M3_PIPE] |2689|  ; [ORIG 16-BIT INS]
   19245 00000066 20FF              MOVS      A1, #255              ; [DPU_V7M3_PIPE] |2689|  ; [ORIG 16-BIT INS]
   19246 00000068 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2689|  ; [ORIG 16-BIT INS]
   19247                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2690,column 5,is_stmt,isa 1
   19248                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  351

   19249                    ; 2690 | st.chip_cfg.lpf = 0xFF;                                                
   19250                    ;----------------------------------------------------------------------
   19251 0000006a 491C              LDR       A2, $C$CON169         ; [DPU_V7M3_PIPE] |2690|  ; [ORIG 16-BIT INS]
   19252 0000006c 20FF              MOVS      A1, #255              ; [DPU_V7M3_PIPE] |2690|  ; [ORIG 16-BIT INS]
   19253 0000006e 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2690|  ; [ORIG 16-BIT INS]
   19254                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2691,column 5,is_stmt,isa 1
   19255                    ;----------------------------------------------------------------------
   19256                    ; 2691 | st.chip_cfg.sample_rate = 0xFFFF;                                      
   19257                    ;----------------------------------------------------------------------
   19258 00000070 491B              LDR       A2, $C$CON170         ; [DPU_V7M3_PIPE] |2691|  ; [ORIG 16-BIT INS]
   19259 00000072 70FFF64F          MOV       A1, #65535            ; [DPU_V7M3_PIPE] |2691|  ; [KEEP 32-BIT INS]
   19260 00000076 8008              STRH      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2691|  ; [ORIG 16-BIT INS]
   19261                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2692,column 5,is_stmt,isa 1
   19262                    ;----------------------------------------------------------------------
   19263                    ; 2692 | st.chip_cfg.sensors = 0xFF;                                            
   19264                    ;----------------------------------------------------------------------
   19265 00000078 4915              LDR       A2, $C$CON166         ; [DPU_V7M3_PIPE] |2692|  ; [ORIG 16-BIT INS]
   19266 0000007a 20FF              MOVS      A1, #255              ; [DPU_V7M3_PIPE] |2692|  ; [ORIG 16-BIT INS]
   19267 0000007c 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2692|  ; [ORIG 16-BIT INS]
   19268                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2693,column 5,is_stmt,isa 1
   19269                    ;----------------------------------------------------------------------
   19270                    ; 2693 | st.chip_cfg.fifo_enable = 0xFF;                                        
   19271                    ;----------------------------------------------------------------------
   19272 0000007e 4919              LDR       A2, $C$CON171         ; [DPU_V7M3_PIPE] |2693|  ; [ORIG 16-BIT INS]
   19273 00000080 20FF              MOVS      A1, #255              ; [DPU_V7M3_PIPE] |2693|  ; [ORIG 16-BIT INS]
   19274 00000082 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2693|  ; [ORIG 16-BIT INS]
   19275                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2694,column 5,is_stmt,isa 1
   19276                    ;----------------------------------------------------------------------
   19277                    ; 2694 | st.chip_cfg.clk_src = INV_CLK_PLL;                                     
   19278                    ;----------------------------------------------------------------------
   19279 00000084 4918              LDR       A2, $C$CON172         ; [DPU_V7M3_PIPE] |2694|  ; [ORIG 16-BIT INS]
   19280 00000086 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |2694|  ; [ORIG 16-BIT INS]
   19281 00000088 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2694|  ; [ORIG 16-BIT INS]
   19282                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2695,column 5,is_stmt,isa 1
   19283                    ;----------------------------------------------------------------------
   19284                    ; 2695 | mpu_set_gyro_fsr(gyro_fsr);                                            
   19285                    ;----------------------------------------------------------------------
   19286 0000008a 000CF8BD          LDRH      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |2695|  ; [KEEP 32-BIT INS]
   19287                    $C$DW$705       .dwtag  DW_TAG_TI_branch
   19288                            .dwattr $C$DW$705, DW_AT_low_pc(0x00)
   19289                            .dwattr $C$DW$705, DW_AT_name("mpu_set_gyro_fsr")
   19290                            .dwattr $C$DW$705, DW_AT_TI_call
   19291                    
   19292 0000008e FFFEF7FF!         BL        mpu_set_gyro_fsr      ; [DPU_V7M3_PIPE] |2695|  ; [KEEP 32-BIT INS]
   19293                            ; CALL OCCURS {mpu_set_gyro_fsr }  ; [] |2695| 
   19294                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2696,column 5,is_stmt,isa 1
   19295                    ;----------------------------------------------------------------------
   19296                    ; 2696 | mpu_set_accel_fsr(accel_fsr);                                          
   19297                    ;----------------------------------------------------------------------
   19298 00000092 0012F89D          LDRB      A1, [SP, #18]         ; [DPU_V7M3_PIPE] |2696|  ; [KEEP 32-BIT INS]
   19299                    $C$DW$706       .dwtag  DW_TAG_TI_branch
   19300                            .dwattr $C$DW$706, DW_AT_low_pc(0x00)
   19301                            .dwattr $C$DW$706, DW_AT_name("mpu_set_accel_fsr")
   19302                            .dwattr $C$DW$706, DW_AT_TI_call
   19303                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  352

   19304 00000096 FFFEF7FF!         BL        mpu_set_accel_fsr     ; [DPU_V7M3_PIPE] |2696|  ; [KEEP 32-BIT INS]
   19305                            ; CALL OCCURS {mpu_set_accel_fsr }  ; [] |2696| 
   19306                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2697,column 5,is_stmt,isa 1
   19307                    ;----------------------------------------------------------------------
   19308                    ; 2697 | mpu_set_lpf(lpf);                                                      
   19309                    ;----------------------------------------------------------------------
   19310 0000009a 0010F8BD          LDRH      A1, [SP, #16]         ; [DPU_V7M3_PIPE] |2697|  ; [KEEP 32-BIT INS]
   19311                    $C$DW$707       .dwtag  DW_TAG_TI_branch
   19312                            .dwattr $C$DW$707, DW_AT_low_pc(0x00)
   19313                            .dwattr $C$DW$707, DW_AT_name("mpu_set_lpf")
   19314                            .dwattr $C$DW$707, DW_AT_TI_call
   19315                    
   19316 0000009e FFFEF7FF!         BL        mpu_set_lpf           ; [DPU_V7M3_PIPE] |2697|  ; [KEEP 32-BIT INS]
   19317                            ; CALL OCCURS {mpu_set_lpf }     ; [] |2697| 
   19318                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2698,column 5,is_stmt,isa 1
   19319                    ;----------------------------------------------------------------------
   19320                    ; 2698 | mpu_set_sample_rate(sample_rate);                                      
   19321                    ;----------------------------------------------------------------------
   19322 000000a2 000EF8BD          LDRH      A1, [SP, #14]         ; [DPU_V7M3_PIPE] |2698|  ; [KEEP 32-BIT INS]
   19323                    $C$DW$708       .dwtag  DW_TAG_TI_branch
   19324                            .dwattr $C$DW$708, DW_AT_low_pc(0x00)
   19325                            .dwattr $C$DW$708, DW_AT_name("mpu_set_sample_rate")
   19326                            .dwattr $C$DW$708, DW_AT_TI_call
   19327                    
   19328 000000a6 FFFEF7FF!         BL        mpu_set_sample_rate   ; [DPU_V7M3_PIPE] |2698|  ; [KEEP 32-BIT INS]
   19329                            ; CALL OCCURS {mpu_set_sample_rate }  ; [] |2698| 
   19330                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2699,column 5,is_stmt,isa 1
   19331                    ;----------------------------------------------------------------------
   19332                    ; 2699 | mpu_set_sensors(sensors_on);                                           
   19333                    ;----------------------------------------------------------------------
   19334 000000aa 0014F89D          LDRB      A1, [SP, #20]         ; [DPU_V7M3_PIPE] |2699|  ; [KEEP 32-BIT INS]
   19335                    $C$DW$709       .dwtag  DW_TAG_TI_branch
   19336                            .dwattr $C$DW$709, DW_AT_low_pc(0x00)
   19337                            .dwattr $C$DW$709, DW_AT_name("mpu_set_sensors")
   19338                            .dwattr $C$DW$709, DW_AT_TI_call
   19339                    
   19340 000000ae FFFEF7FF!         BL        mpu_set_sensors       ; [DPU_V7M3_PIPE] |2699|  ; [KEEP 32-BIT INS]
   19341                            ; CALL OCCURS {mpu_set_sensors }  ; [] |2699| 
   19342                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2700,column 5,is_stmt,isa 1
   19343                    ;----------------------------------------------------------------------
   19344                    ; 2700 | mpu_configure_fifo(fifo_sensors);                                      
   19345                    ;----------------------------------------------------------------------
   19346 000000b2 0013F89D          LDRB      A1, [SP, #19]         ; [DPU_V7M3_PIPE] |2700|  ; [KEEP 32-BIT INS]
   19347                    $C$DW$710       .dwtag  DW_TAG_TI_branch
   19348                            .dwattr $C$DW$710, DW_AT_low_pc(0x00)
   19349                            .dwattr $C$DW$710, DW_AT_name("mpu_configure_fifo")
   19350                            .dwattr $C$DW$710, DW_AT_TI_call
   19351                    
   19352 000000b6 FFFEF7FF!         BL        mpu_configure_fifo    ; [DPU_V7M3_PIPE] |2700|  ; [KEEP 32-BIT INS]
   19353                            ; CALL OCCURS {mpu_configure_fifo }  ; [] |2700| 
   19354                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2702,column 5,is_stmt,isa 1
   19355                    ;----------------------------------------------------------------------
   19356                    ; 2702 | if (dmp_was_on)                                                        
   19357                    ;----------------------------------------------------------------------
   19358 000000ba 0015F89D          LDRB      A1, [SP, #21]         ; [DPU_V7M3_PIPE] |2702|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  353

   19359 000000be B110              CBZ       A1, ||$C$L467||       ; []  ; [ORIG 16-BIT INS]
   19360                            ; BRANCHCC OCCURS {||$C$L467||}  ; [] |2702| 
   19361                    ;* --------------------------------------------------------------------------*
   19362                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2703,column 9,is_stmt,isa 1
   19363                    ;----------------------------------------------------------------------
   19364                    ; 2703 | mpu_set_dmp_state(1);                                                  
   19365                    ;----------------------------------------------------------------------
   19366 000000c0 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |2703|  ; [ORIG 16-BIT INS]
   19367                    $C$DW$711       .dwtag  DW_TAG_TI_branch
   19368                            .dwattr $C$DW$711, DW_AT_low_pc(0x00)
   19369                            .dwattr $C$DW$711, DW_AT_name("mpu_set_dmp_state")
   19370                            .dwattr $C$DW$711, DW_AT_TI_call
   19371                    
   19372 000000c2 FFFEF7FF!         BL        mpu_set_dmp_state     ; [DPU_V7M3_PIPE] |2703|  ; [KEEP 32-BIT INS]
   19373                            ; CALL OCCURS {mpu_set_dmp_state }  ; [] |2703| 
   19374                    ;* --------------------------------------------------------------------------*
   19375 000000c6           ||$C$L467||:    
   19376                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2705,column 5,is_stmt,isa 1
   19377                    ;----------------------------------------------------------------------
   19378                    ; 2705 | return result;                                                         
   19379                    ;----------------------------------------------------------------------
   19380 000000c6 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |2705|  ; [ORIG 16-BIT INS]
   19381                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2706,column 1,is_stmt,isa 1
   19382 000000c8 B007              ADD       SP, SP, #28           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   19383                            .dwcfi  cfa_offset, 4
   19384                    $C$DW$712       .dwtag  DW_TAG_TI_branch
   19385                            .dwattr $C$DW$712, DW_AT_low_pc(0x00)
   19386                            .dwattr $C$DW$712, DW_AT_TI_return
   19387                    
   19388 000000ca BD00              POP       {PC}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   19389                            .dwcfi  cfa_offset, 0
   19390                            ; BRANCH OCCURS                  ; [] 
   19391                            .dwattr $C$DW$685, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   19392                            .dwattr $C$DW$685, DW_AT_TI_end_line(0xa92)
   19393                            .dwattr $C$DW$685, DW_AT_TI_end_column(0x01)
   19394                            .dwendentry
   19395                            .dwendtag $C$DW$685
   19396                    
   19397 00000000                   .sect   ".text:mpu_write_mem"
   19398                            .clink
   19399                            .thumbfunc mpu_write_mem
   19400 00000000                   .thumb
   19401                            .global mpu_write_mem
   19402                    
   19403                    $C$DW$713       .dwtag  DW_TAG_subprogram
   19404                            .dwattr $C$DW$713, DW_AT_name("mpu_write_mem")
   19405                            .dwattr $C$DW$713, DW_AT_low_pc(mpu_write_mem)
   19406                            .dwattr $C$DW$713, DW_AT_high_pc(0x00)
   19407                            .dwattr $C$DW$713, DW_AT_TI_symbol_name("mpu_write_mem")
   19408                            .dwattr $C$DW$713, DW_AT_external
   19409                            .dwattr $C$DW$713, DW_AT_type(*$C$DW$T$10)
   19410                            .dwattr $C$DW$713, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   19411                            .dwattr $C$DW$713, DW_AT_TI_begin_line(0xa9d)
   19412                            .dwattr $C$DW$713, DW_AT_TI_begin_column(0x05)
   19413                            .dwattr $C$DW$713, DW_AT_decl_file("../MPU9250/inv_mpu.c")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  354

   19414                            .dwattr $C$DW$713, DW_AT_decl_line(0xa9d)
   19415                            .dwattr $C$DW$713, DW_AT_decl_column(0x05)
   19416                            .dwattr $C$DW$713, DW_AT_TI_max_frame_size(0x10)
   19417                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2719,column 1,is_stmt,address mpu_write_mem,isa 1
   19418                    
   19419                            .dwfde $C$DW$CIE, mpu_write_mem
   19420                    $C$DW$714       .dwtag  DW_TAG_formal_parameter
   19421                            .dwattr $C$DW$714, DW_AT_name("mem_addr")
   19422                            .dwattr $C$DW$714, DW_AT_TI_symbol_name("mem_addr")
   19423                            .dwattr $C$DW$714, DW_AT_type(*$C$DW$T$10)
   19424                            .dwattr $C$DW$714, DW_AT_location[DW_OP_reg0]
   19425                    
   19426                    $C$DW$715       .dwtag  DW_TAG_formal_parameter
   19427                            .dwattr $C$DW$715, DW_AT_name("length")
   19428                            .dwattr $C$DW$715, DW_AT_TI_symbol_name("length")
   19429                            .dwattr $C$DW$715, DW_AT_type(*$C$DW$T$10)
   19430                            .dwattr $C$DW$715, DW_AT_location[DW_OP_reg1]
   19431                    
   19432                    $C$DW$716       .dwtag  DW_TAG_formal_parameter
   19433                            .dwattr $C$DW$716, DW_AT_name("data")
   19434                            .dwattr $C$DW$716, DW_AT_TI_symbol_name("data")
   19435                            .dwattr $C$DW$716, DW_AT_type(*$C$DW$T$123)
   19436                            .dwattr $C$DW$716, DW_AT_location[DW_OP_reg2]
   19437                    
   19438                    ;----------------------------------------------------------------------
   19439                    ; 2717 | int mpu_write_mem(unsigned short mem_addr, unsigned short length,      
   19440                    ; 2718 | unsigned char *data)                                                   
   19441                    ;----------------------------------------------------------------------
   19442                    
   19443                    ;*****************************************************************************
   19444                    ;* FUNCTION NAME: mpu_write_mem                                              *
   19445                    ;*                                                                           *
   19446                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
   19447                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
   19448                    ;*   Local Frame Size  : 0 Args + 12 Auto + 4 Save = 16 byte                 *
   19449                    ;*****************************************************************************
   19450 00000000           mpu_write_mem:
   19451                    ;* --------------------------------------------------------------------------*
   19452                            .dwcfi  cfa_offset, 0
   19453 00000000 B50E              PUSH      {A2, A3, A4, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   19454                            .dwcfi  cfa_offset, 16
   19455                            .dwcfi  save_reg_to_mem, 14, -4
   19456                            .dwcfi  save_reg_to_mem, 3, -8
   19457                            .dwcfi  save_reg_to_mem, 2, -12
   19458                            .dwcfi  save_reg_to_mem, 1, -16
   19459                    $C$DW$717       .dwtag  DW_TAG_variable
   19460                            .dwattr $C$DW$717, DW_AT_name("data")
   19461                            .dwattr $C$DW$717, DW_AT_TI_symbol_name("data")
   19462                            .dwattr $C$DW$717, DW_AT_type(*$C$DW$T$123)
   19463                            .dwattr $C$DW$717, DW_AT_location[DW_OP_breg13 0]
   19464                    
   19465                    $C$DW$718       .dwtag  DW_TAG_variable
   19466                            .dwattr $C$DW$718, DW_AT_name("mem_addr")
   19467                            .dwattr $C$DW$718, DW_AT_TI_symbol_name("mem_addr")
   19468                            .dwattr $C$DW$718, DW_AT_type(*$C$DW$T$9)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  355

   19469                            .dwattr $C$DW$718, DW_AT_location[DW_OP_breg13 4]
   19470                    
   19471                    $C$DW$719       .dwtag  DW_TAG_variable
   19472                            .dwattr $C$DW$719, DW_AT_name("length")
   19473                            .dwattr $C$DW$719, DW_AT_TI_symbol_name("length")
   19474                            .dwattr $C$DW$719, DW_AT_type(*$C$DW$T$9)
   19475                            .dwattr $C$DW$719, DW_AT_location[DW_OP_breg13 6]
   19476                    
   19477                    $C$DW$720       .dwtag  DW_TAG_variable
   19478                            .dwattr $C$DW$720, DW_AT_name("tmp")
   19479                            .dwattr $C$DW$720, DW_AT_TI_symbol_name("tmp")
   19480                            .dwattr $C$DW$720, DW_AT_type(*$C$DW$T$180)
   19481                            .dwattr $C$DW$720, DW_AT_location[DW_OP_breg13 8]
   19482                    
   19483                    ;----------------------------------------------------------------------
   19484                    ; 2720 | unsigned char tmp[2];                                                  
   19485                    ;----------------------------------------------------------------------
   19486 00000002 9200              STR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |2719|  ; [ORIG 16-BIT INS]
   19487 00000004 1006F8AD          STRH      A2, [SP, #6]          ; [DPU_V7M3_PIPE] |2719|  ; [KEEP 32-BIT INS]
   19488 00000008 0004F8AD          STRH      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |2719|  ; [KEEP 32-BIT INS]
   19489                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2722,column 5,is_stmt,isa 1
   19490                    ;----------------------------------------------------------------------
   19491                    ; 2722 | if (!data)                                                             
   19492                    ;----------------------------------------------------------------------
   19493 0000000c 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |2722|  ; [ORIG 16-BIT INS]
   19494 0000000e B910              CBNZ      A1, ||$C$L468||       ; []  ; [ORIG 16-BIT INS]
   19495                            ; BRANCHCC OCCURS {||$C$L468||}  ; [] |2722| 
   19496                    ;* --------------------------------------------------------------------------*
   19497                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2723,column 9,is_stmt,isa 1
   19498                    ;----------------------------------------------------------------------
   19499                    ; 2723 | return -1;                                                             
   19500                    ;----------------------------------------------------------------------
   19501 00000010 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2723|  ; [KEEP 32-BIT INS]
   19502 00000014 E035              B         ||$C$L473||           ; [DPU_V7M3_PIPE] |2723|  ; [ORIG 16-BIT INS]
   19503                            ; BRANCH OCCURS {||$C$L473||}    ; [] |2723| 
   19504                    ;* --------------------------------------------------------------------------*
   19505 00000016           ||$C$L468||:    
   19506                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2724,column 5,is_stmt,isa 1
   19507                    ;----------------------------------------------------------------------
   19508                    ; 2724 | if (!st.chip_cfg.sensors)                                              
   19509                    ;----------------------------------------------------------------------
   19510 00000016 481B              LDR       A1, $C$CON173         ; [DPU_V7M3_PIPE] |2724|  ; [ORIG 16-BIT INS]
   19511 00000018 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2724|  ; [ORIG 16-BIT INS]
   19512 0000001a B910              CBNZ      A1, ||$C$L469||       ; []  ; [ORIG 16-BIT INS]
   19513                            ; BRANCHCC OCCURS {||$C$L469||}  ; [] |2724| 
   19514                    ;* --------------------------------------------------------------------------*
   19515                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2725,column 9,is_stmt,isa 1
   19516                    ;----------------------------------------------------------------------
   19517                    ; 2725 | return -1;                                                             
   19518                    ;----------------------------------------------------------------------
   19519 0000001c 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2725|  ; [KEEP 32-BIT INS]
   19520 00000020 E02F              B         ||$C$L473||           ; [DPU_V7M3_PIPE] |2725|  ; [ORIG 16-BIT INS]
   19521                            ; BRANCH OCCURS {||$C$L473||}    ; [] |2725| 
   19522                    ;* --------------------------------------------------------------------------*
   19523 00000022           ||$C$L469||:    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  356

   19524                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2727,column 5,is_stmt,isa 1
   19525                    ;----------------------------------------------------------------------
   19526                    ; 2727 | tmp[0] = (unsigned char)(mem_addr >> 8);                               
   19527                    ;----------------------------------------------------------------------
   19528 00000022 0004F8BD          LDRH      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |2727|  ; [KEEP 32-BIT INS]
   19529 00000026 1200              ASRS      A1, A1, #8            ; [DPU_V7M3_PIPE] |2727|  ; [ORIG 16-BIT INS]
   19530 00000028 0008F88D          STRB      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |2727|  ; [KEEP 32-BIT INS]
   19531                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2728,column 5,is_stmt,isa 1
   19532                    ;----------------------------------------------------------------------
   19533                    ; 2728 | tmp[1] = (unsigned char)(mem_addr & 0xFF);                             
   19534                    ;----------------------------------------------------------------------
   19535 0000002c 0004F8BD          LDRH      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |2728|  ; [KEEP 32-BIT INS]
   19536 00000030 00FFF000          AND       A1, A1, #255          ; [DPU_V7M3_PIPE] |2728|  ; [KEEP 32-BIT INS]
   19537 00000034 0009F88D          STRB      A1, [SP, #9]          ; [DPU_V7M3_PIPE] |2728|  ; [KEEP 32-BIT INS]
   19538                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2731,column 5,is_stmt,isa 1
   19539                    ;----------------------------------------------------------------------
   19540                    ; 2731 | if (tmp[1] + length > st.hw->bank_size)                                
   19541                    ;----------------------------------------------------------------------
   19542 00000038 4813              LDR       A1, $C$CON174         ; [DPU_V7M3_PIPE] |2731|  ; [ORIG 16-BIT INS]
   19543 0000003a 2006F8BD          LDRH      A3, [SP, #6]          ; [DPU_V7M3_PIPE] |2731|  ; [KEEP 32-BIT INS]
   19544 0000003e 6801              LDR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |2731|  ; [ORIG 16-BIT INS]
   19545 00000040 0009F89D          LDRB      A1, [SP, #9]          ; [DPU_V7M3_PIPE] |2731|  ; [KEEP 32-BIT INS]
   19546 00000044 8949              LDRH      A2, [A2, #10]         ; [DPU_V7M3_PIPE] |2731|  ; [ORIG 16-BIT INS]
   19547 00000046 1880              ADDS      A1, A1, A3            ; [DPU_V7M3_PIPE] |2731|  ; [ORIG 16-BIT INS]
   19548 00000048 4281              CMP       A2, A1                ; [DPU_V7M3_PIPE] |2731|  ; [ORIG 16-BIT INS]
   19549 0000004a DA02              BGE       ||$C$L470||           ; [DPU_V7M3_PIPE] |2731|  ; [ORIG 16-BIT INS]
   19550                            ; BRANCHCC OCCURS {||$C$L470||}  ; [] |2731| 
   19551                    ;* --------------------------------------------------------------------------*
   19552                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2732,column 9,is_stmt,isa 1
   19553                    ;----------------------------------------------------------------------
   19554                    ; 2732 | return -1;                                                             
   19555                    ;----------------------------------------------------------------------
   19556 0000004c 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2732|  ; [KEEP 32-BIT INS]
   19557 00000050 E017              B         ||$C$L473||           ; [DPU_V7M3_PIPE] |2732|  ; [ORIG 16-BIT INS]
   19558                            ; BRANCH OCCURS {||$C$L473||}    ; [] |2732| 
   19559                    ;* --------------------------------------------------------------------------*
   19560 00000052           ||$C$L470||:    
   19561                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2734,column 5,is_stmt,isa 1
   19562                    ;----------------------------------------------------------------------
   19563                    ; 2734 | if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))                  
   19564                    ;----------------------------------------------------------------------
   19565 00000052 480E              LDR       A1, $C$CON175         ; [DPU_V7M3_PIPE] |2734|  ; [ORIG 16-BIT INS]
   19566 00000054 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2734|  ; [ORIG 16-BIT INS]
   19567 00000056 7EC0              LDRB      A1, [A1, #27]         ; [DPU_V7M3_PIPE] |2734|  ; [ORIG 16-BIT INS]
   19568 00000058 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |2734|  ; [ORIG 16-BIT INS]
   19569 0000005a AA02              ADD       A3, SP, #8            ; [DPU_V7M3_PIPE] |2734|  ; [ORIG 16-BIT INS]
   19570                    $C$DW$721       .dwtag  DW_TAG_TI_branch
   19571                            .dwattr $C$DW$721, DW_AT_low_pc(0x00)
   19572                            .dwattr $C$DW$721, DW_AT_name("WR_MPU")
   19573                            .dwattr $C$DW$721, DW_AT_TI_call
   19574                    
   19575 0000005c FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2734|  ; [KEEP 32-BIT INS]
   19576                            ; CALL OCCURS {WR_MPU }          ; [] |2734| 
   19577 00000060 B110              CBZ       A1, ||$C$L471||       ; []  ; [ORIG 16-BIT INS]
   19578                            ; BRANCHCC OCCURS {||$C$L471||}  ; [] |2734| 
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  357

   19579                    ;* --------------------------------------------------------------------------*
   19580                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2735,column 9,is_stmt,isa 1
   19581                    ;----------------------------------------------------------------------
   19582                    ; 2735 | return -1;                                                             
   19583                    ;----------------------------------------------------------------------
   19584 00000062 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2735|  ; [KEEP 32-BIT INS]
   19585 00000066 E00C              B         ||$C$L473||           ; [DPU_V7M3_PIPE] |2735|  ; [ORIG 16-BIT INS]
   19586                            ; BRANCH OCCURS {||$C$L473||}    ; [] |2735| 
   19587                    ;* --------------------------------------------------------------------------*
   19588 00000068           ||$C$L471||:    
   19589                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2736,column 5,is_stmt,isa 1
   19590                    ;----------------------------------------------------------------------
   19591                    ; 2736 | if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))             
   19592                    ;----------------------------------------------------------------------
   19593 00000068 4808              LDR       A1, $C$CON175         ; [DPU_V7M3_PIPE] |2736|  ; [ORIG 16-BIT INS]
   19594 0000006a 1006F89D          LDRB      A2, [SP, #6]          ; [DPU_V7M3_PIPE] |2736|  ; [KEEP 32-BIT INS]
   19595 0000006e 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2736|  ; [ORIG 16-BIT INS]
   19596 00000070 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |2736|  ; [ORIG 16-BIT INS]
   19597 00000072 7E00              LDRB      A1, [A1, #24]         ; [DPU_V7M3_PIPE] |2736|  ; [ORIG 16-BIT INS]
   19598                    $C$DW$722       .dwtag  DW_TAG_TI_branch
   19599                            .dwattr $C$DW$722, DW_AT_low_pc(0x00)
   19600                            .dwattr $C$DW$722, DW_AT_name("WR_MPU")
   19601                            .dwattr $C$DW$722, DW_AT_TI_call
   19602                    
   19603 00000074 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2736|  ; [KEEP 32-BIT INS]
   19604                            ; CALL OCCURS {WR_MPU }          ; [] |2736| 
   19605 00000078 B110              CBZ       A1, ||$C$L472||       ; []  ; [ORIG 16-BIT INS]
   19606                            ; BRANCHCC OCCURS {||$C$L472||}  ; [] |2736| 
   19607                    ;* --------------------------------------------------------------------------*
   19608                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2737,column 9,is_stmt,isa 1
   19609                    ;----------------------------------------------------------------------
   19610                    ; 2737 | return -1;                                                             
   19611                    ;----------------------------------------------------------------------
   19612 0000007a 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2737|  ; [KEEP 32-BIT INS]
   19613 0000007e E000              B         ||$C$L473||           ; [DPU_V7M3_PIPE] |2737|  ; [ORIG 16-BIT INS]
   19614                            ; BRANCH OCCURS {||$C$L473||}    ; [] |2737| 
   19615                    ;* --------------------------------------------------------------------------*
   19616 00000080           ||$C$L472||:    
   19617                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2738,column 5,is_stmt,isa 1
   19618                    ;----------------------------------------------------------------------
   19619                    ; 2738 | return 0;                                                              
   19620                    ;----------------------------------------------------------------------
   19621 00000080 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2738|  ; [ORIG 16-BIT INS]
   19622                    ;* --------------------------------------------------------------------------*
   19623 00000082           ||$C$L473||:    
   19624                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2739,column 1,is_stmt,isa 1
   19625                    $C$DW$723       .dwtag  DW_TAG_TI_branch
   19626                            .dwattr $C$DW$723, DW_AT_low_pc(0x00)
   19627                            .dwattr $C$DW$723, DW_AT_TI_return
   19628                    
   19629 00000082 BD0E              POP       {A2, A3, A4, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   19630                            .dwcfi  cfa_offset, 0
   19631                            .dwcfi  restore_reg, 3
   19632                            .dwcfi  restore_reg, 2
   19633                            .dwcfi  restore_reg, 1
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  358

   19634                            ; BRANCH OCCURS                  ; [] 
   19635                            .dwattr $C$DW$713, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   19636                            .dwattr $C$DW$713, DW_AT_TI_end_line(0xab3)
   19637                            .dwattr $C$DW$713, DW_AT_TI_end_column(0x01)
   19638                            .dwendentry
   19639                            .dwendtag $C$DW$713
   19640                    
   19641 00000000                   .sect   ".text:mpu_read_mem"
   19642                            .clink
   19643                            .thumbfunc mpu_read_mem
   19644 00000000                   .thumb
   19645                            .global mpu_read_mem
   19646                    
   19647                    $C$DW$724       .dwtag  DW_TAG_subprogram
   19648                            .dwattr $C$DW$724, DW_AT_name("mpu_read_mem")
   19649                            .dwattr $C$DW$724, DW_AT_low_pc(mpu_read_mem)
   19650                            .dwattr $C$DW$724, DW_AT_high_pc(0x00)
   19651                            .dwattr $C$DW$724, DW_AT_TI_symbol_name("mpu_read_mem")
   19652                            .dwattr $C$DW$724, DW_AT_external
   19653                            .dwattr $C$DW$724, DW_AT_type(*$C$DW$T$10)
   19654                            .dwattr $C$DW$724, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   19655                            .dwattr $C$DW$724, DW_AT_TI_begin_line(0xabe)
   19656                            .dwattr $C$DW$724, DW_AT_TI_begin_column(0x05)
   19657                            .dwattr $C$DW$724, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   19658                            .dwattr $C$DW$724, DW_AT_decl_line(0xabe)
   19659                            .dwattr $C$DW$724, DW_AT_decl_column(0x05)
   19660                            .dwattr $C$DW$724, DW_AT_TI_max_frame_size(0x10)
   19661                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2752,column 1,is_stmt,address mpu_read_mem,isa 1
   19662                    
   19663                            .dwfde $C$DW$CIE, mpu_read_mem
   19664                    $C$DW$725       .dwtag  DW_TAG_formal_parameter
   19665                            .dwattr $C$DW$725, DW_AT_name("mem_addr")
   19666                            .dwattr $C$DW$725, DW_AT_TI_symbol_name("mem_addr")
   19667                            .dwattr $C$DW$725, DW_AT_type(*$C$DW$T$10)
   19668                            .dwattr $C$DW$725, DW_AT_location[DW_OP_reg0]
   19669                    
   19670                    $C$DW$726       .dwtag  DW_TAG_formal_parameter
   19671                            .dwattr $C$DW$726, DW_AT_name("length")
   19672                            .dwattr $C$DW$726, DW_AT_TI_symbol_name("length")
   19673                            .dwattr $C$DW$726, DW_AT_type(*$C$DW$T$10)
   19674                            .dwattr $C$DW$726, DW_AT_location[DW_OP_reg1]
   19675                    
   19676                    $C$DW$727       .dwtag  DW_TAG_formal_parameter
   19677                            .dwattr $C$DW$727, DW_AT_name("data")
   19678                            .dwattr $C$DW$727, DW_AT_TI_symbol_name("data")
   19679                            .dwattr $C$DW$727, DW_AT_type(*$C$DW$T$123)
   19680                            .dwattr $C$DW$727, DW_AT_location[DW_OP_reg2]
   19681                    
   19682                    ;----------------------------------------------------------------------
   19683                    ; 2750 | int mpu_read_mem(unsigned short mem_addr, unsigned short length,       
   19684                    ; 2751 | unsigned char *data)                                                   
   19685                    ;----------------------------------------------------------------------
   19686                    
   19687                    ;*****************************************************************************
   19688                    ;* FUNCTION NAME: mpu_read_mem                                               *
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  359

   19689                    ;*                                                                           *
   19690                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
   19691                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
   19692                    ;*   Local Frame Size  : 0 Args + 12 Auto + 4 Save = 16 byte                 *
   19693                    ;*****************************************************************************
   19694 00000000           mpu_read_mem:
   19695                    ;* --------------------------------------------------------------------------*
   19696                            .dwcfi  cfa_offset, 0
   19697 00000000 B50E              PUSH      {A2, A3, A4, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   19698                            .dwcfi  cfa_offset, 16
   19699                            .dwcfi  save_reg_to_mem, 14, -4
   19700                            .dwcfi  save_reg_to_mem, 3, -8
   19701                            .dwcfi  save_reg_to_mem, 2, -12
   19702                            .dwcfi  save_reg_to_mem, 1, -16
   19703                    $C$DW$728       .dwtag  DW_TAG_variable
   19704                            .dwattr $C$DW$728, DW_AT_name("data")
   19705                            .dwattr $C$DW$728, DW_AT_TI_symbol_name("data")
   19706                            .dwattr $C$DW$728, DW_AT_type(*$C$DW$T$123)
   19707                            .dwattr $C$DW$728, DW_AT_location[DW_OP_breg13 0]
   19708                    
   19709                    $C$DW$729       .dwtag  DW_TAG_variable
   19710                            .dwattr $C$DW$729, DW_AT_name("mem_addr")
   19711                            .dwattr $C$DW$729, DW_AT_TI_symbol_name("mem_addr")
   19712                            .dwattr $C$DW$729, DW_AT_type(*$C$DW$T$9)
   19713                            .dwattr $C$DW$729, DW_AT_location[DW_OP_breg13 4]
   19714                    
   19715                    $C$DW$730       .dwtag  DW_TAG_variable
   19716                            .dwattr $C$DW$730, DW_AT_name("length")
   19717                            .dwattr $C$DW$730, DW_AT_TI_symbol_name("length")
   19718                            .dwattr $C$DW$730, DW_AT_type(*$C$DW$T$9)
   19719                            .dwattr $C$DW$730, DW_AT_location[DW_OP_breg13 6]
   19720                    
   19721                    $C$DW$731       .dwtag  DW_TAG_variable
   19722                            .dwattr $C$DW$731, DW_AT_name("tmp")
   19723                            .dwattr $C$DW$731, DW_AT_TI_symbol_name("tmp")
   19724                            .dwattr $C$DW$731, DW_AT_type(*$C$DW$T$180)
   19725                            .dwattr $C$DW$731, DW_AT_location[DW_OP_breg13 8]
   19726                    
   19727                    ;----------------------------------------------------------------------
   19728                    ; 2753 | unsigned char tmp[2];                                                  
   19729                    ;----------------------------------------------------------------------
   19730 00000002 9200              STR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |2752|  ; [ORIG 16-BIT INS]
   19731 00000004 1006F8AD          STRH      A2, [SP, #6]          ; [DPU_V7M3_PIPE] |2752|  ; [KEEP 32-BIT INS]
   19732 00000008 0004F8AD          STRH      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |2752|  ; [KEEP 32-BIT INS]
   19733                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2755,column 5,is_stmt,isa 1
   19734                    ;----------------------------------------------------------------------
   19735                    ; 2755 | if (!data)                                                             
   19736                    ;----------------------------------------------------------------------
   19737 0000000c 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |2755|  ; [ORIG 16-BIT INS]
   19738 0000000e B910              CBNZ      A1, ||$C$L474||       ; []  ; [ORIG 16-BIT INS]
   19739                            ; BRANCHCC OCCURS {||$C$L474||}  ; [] |2755| 
   19740                    ;* --------------------------------------------------------------------------*
   19741                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2756,column 9,is_stmt,isa 1
   19742                    ;----------------------------------------------------------------------
   19743                    ; 2756 | return -1;                                                             
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  360

   19744                    ;----------------------------------------------------------------------
   19745 00000010 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2756|  ; [KEEP 32-BIT INS]
   19746 00000014 E035              B         ||$C$L479||           ; [DPU_V7M3_PIPE] |2756|  ; [ORIG 16-BIT INS]
   19747                            ; BRANCH OCCURS {||$C$L479||}    ; [] |2756| 
   19748                    ;* --------------------------------------------------------------------------*
   19749 00000016           ||$C$L474||:    
   19750                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2757,column 5,is_stmt,isa 1
   19751                    ;----------------------------------------------------------------------
   19752                    ; 2757 | if (!st.chip_cfg.sensors)                                              
   19753                    ;----------------------------------------------------------------------
   19754 00000016 481B              LDR       A1, $C$CON176         ; [DPU_V7M3_PIPE] |2757|  ; [ORIG 16-BIT INS]
   19755 00000018 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2757|  ; [ORIG 16-BIT INS]
   19756 0000001a B910              CBNZ      A1, ||$C$L475||       ; []  ; [ORIG 16-BIT INS]
   19757                            ; BRANCHCC OCCURS {||$C$L475||}  ; [] |2757| 
   19758                    ;* --------------------------------------------------------------------------*
   19759                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2758,column 9,is_stmt,isa 1
   19760                    ;----------------------------------------------------------------------
   19761                    ; 2758 | return -1;                                                             
   19762                    ;----------------------------------------------------------------------
   19763 0000001c 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2758|  ; [KEEP 32-BIT INS]
   19764 00000020 E02F              B         ||$C$L479||           ; [DPU_V7M3_PIPE] |2758|  ; [ORIG 16-BIT INS]
   19765                            ; BRANCH OCCURS {||$C$L479||}    ; [] |2758| 
   19766                    ;* --------------------------------------------------------------------------*
   19767 00000022           ||$C$L475||:    
   19768                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2760,column 5,is_stmt,isa 1
   19769                    ;----------------------------------------------------------------------
   19770                    ; 2760 | tmp[0] = (unsigned char)(mem_addr >> 8);                               
   19771                    ;----------------------------------------------------------------------
   19772 00000022 0004F8BD          LDRH      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |2760|  ; [KEEP 32-BIT INS]
   19773 00000026 1200              ASRS      A1, A1, #8            ; [DPU_V7M3_PIPE] |2760|  ; [ORIG 16-BIT INS]
   19774 00000028 0008F88D          STRB      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |2760|  ; [KEEP 32-BIT INS]
   19775                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2761,column 5,is_stmt,isa 1
   19776                    ;----------------------------------------------------------------------
   19777                    ; 2761 | tmp[1] = (unsigned char)(mem_addr & 0xFF);                             
   19778                    ;----------------------------------------------------------------------
   19779 0000002c 0004F8BD          LDRH      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |2761|  ; [KEEP 32-BIT INS]
   19780 00000030 00FFF000          AND       A1, A1, #255          ; [DPU_V7M3_PIPE] |2761|  ; [KEEP 32-BIT INS]
   19781 00000034 0009F88D          STRB      A1, [SP, #9]          ; [DPU_V7M3_PIPE] |2761|  ; [KEEP 32-BIT INS]
   19782                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2764,column 5,is_stmt,isa 1
   19783                    ;----------------------------------------------------------------------
   19784                    ; 2764 | if (tmp[1] + length > st.hw->bank_size)                                
   19785                    ;----------------------------------------------------------------------
   19786 00000038 4813              LDR       A1, $C$CON177         ; [DPU_V7M3_PIPE] |2764|  ; [ORIG 16-BIT INS]
   19787 0000003a 2006F8BD          LDRH      A3, [SP, #6]          ; [DPU_V7M3_PIPE] |2764|  ; [KEEP 32-BIT INS]
   19788 0000003e 6801              LDR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |2764|  ; [ORIG 16-BIT INS]
   19789 00000040 0009F89D          LDRB      A1, [SP, #9]          ; [DPU_V7M3_PIPE] |2764|  ; [KEEP 32-BIT INS]
   19790 00000044 8949              LDRH      A2, [A2, #10]         ; [DPU_V7M3_PIPE] |2764|  ; [ORIG 16-BIT INS]
   19791 00000046 1880              ADDS      A1, A1, A3            ; [DPU_V7M3_PIPE] |2764|  ; [ORIG 16-BIT INS]
   19792 00000048 4281              CMP       A2, A1                ; [DPU_V7M3_PIPE] |2764|  ; [ORIG 16-BIT INS]
   19793 0000004a DA02              BGE       ||$C$L476||           ; [DPU_V7M3_PIPE] |2764|  ; [ORIG 16-BIT INS]
   19794                            ; BRANCHCC OCCURS {||$C$L476||}  ; [] |2764| 
   19795                    ;* --------------------------------------------------------------------------*
   19796                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2765,column 9,is_stmt,isa 1
   19797                    ;----------------------------------------------------------------------
   19798                    ; 2765 | return -1;                                                             
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  361

   19799                    ;----------------------------------------------------------------------
   19800 0000004c 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2765|  ; [KEEP 32-BIT INS]
   19801 00000050 E017              B         ||$C$L479||           ; [DPU_V7M3_PIPE] |2765|  ; [ORIG 16-BIT INS]
   19802                            ; BRANCH OCCURS {||$C$L479||}    ; [] |2765| 
   19803                    ;* --------------------------------------------------------------------------*
   19804 00000052           ||$C$L476||:    
   19805                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2767,column 5,is_stmt,isa 1
   19806                    ;----------------------------------------------------------------------
   19807                    ; 2767 | if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))                  
   19808                    ;----------------------------------------------------------------------
   19809 00000052 480E              LDR       A1, $C$CON178         ; [DPU_V7M3_PIPE] |2767|  ; [ORIG 16-BIT INS]
   19810 00000054 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2767|  ; [ORIG 16-BIT INS]
   19811 00000056 7EC0              LDRB      A1, [A1, #27]         ; [DPU_V7M3_PIPE] |2767|  ; [ORIG 16-BIT INS]
   19812 00000058 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |2767|  ; [ORIG 16-BIT INS]
   19813 0000005a AA02              ADD       A3, SP, #8            ; [DPU_V7M3_PIPE] |2767|  ; [ORIG 16-BIT INS]
   19814                    $C$DW$732       .dwtag  DW_TAG_TI_branch
   19815                            .dwattr $C$DW$732, DW_AT_low_pc(0x00)
   19816                            .dwattr $C$DW$732, DW_AT_name("WR_MPU")
   19817                            .dwattr $C$DW$732, DW_AT_TI_call
   19818                    
   19819 0000005c FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2767|  ; [KEEP 32-BIT INS]
   19820                            ; CALL OCCURS {WR_MPU }          ; [] |2767| 
   19821 00000060 B110              CBZ       A1, ||$C$L477||       ; []  ; [ORIG 16-BIT INS]
   19822                            ; BRANCHCC OCCURS {||$C$L477||}  ; [] |2767| 
   19823                    ;* --------------------------------------------------------------------------*
   19824                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2768,column 9,is_stmt,isa 1
   19825                    ;----------------------------------------------------------------------
   19826                    ; 2768 | return -1;                                                             
   19827                    ;----------------------------------------------------------------------
   19828 00000062 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2768|  ; [KEEP 32-BIT INS]
   19829 00000066 E00C              B         ||$C$L479||           ; [DPU_V7M3_PIPE] |2768|  ; [ORIG 16-BIT INS]
   19830                            ; BRANCH OCCURS {||$C$L479||}    ; [] |2768| 
   19831                    ;* --------------------------------------------------------------------------*
   19832 00000068           ||$C$L477||:    
   19833                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2769,column 5,is_stmt,isa 1
   19834                    ;----------------------------------------------------------------------
   19835                    ; 2769 | if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))              
   19836                    ;----------------------------------------------------------------------
   19837 00000068 4808              LDR       A1, $C$CON178         ; [DPU_V7M3_PIPE] |2769|  ; [ORIG 16-BIT INS]
   19838 0000006a 1006F89D          LDRB      A2, [SP, #6]          ; [DPU_V7M3_PIPE] |2769|  ; [KEEP 32-BIT INS]
   19839 0000006e 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2769|  ; [ORIG 16-BIT INS]
   19840 00000070 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |2769|  ; [ORIG 16-BIT INS]
   19841 00000072 7E00              LDRB      A1, [A1, #24]         ; [DPU_V7M3_PIPE] |2769|  ; [ORIG 16-BIT INS]
   19842                    $C$DW$733       .dwtag  DW_TAG_TI_branch
   19843                            .dwattr $C$DW$733, DW_AT_low_pc(0x00)
   19844                            .dwattr $C$DW$733, DW_AT_name("RD_MPU")
   19845                            .dwattr $C$DW$733, DW_AT_TI_call
   19846                    
   19847 00000074 FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |2769|  ; [KEEP 32-BIT INS]
   19848                            ; CALL OCCURS {RD_MPU }          ; [] |2769| 
   19849 00000078 B110              CBZ       A1, ||$C$L478||       ; []  ; [ORIG 16-BIT INS]
   19850                            ; BRANCHCC OCCURS {||$C$L478||}  ; [] |2769| 
   19851                    ;* --------------------------------------------------------------------------*
   19852                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2770,column 9,is_stmt,isa 1
   19853                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  362

   19854                    ; 2770 | return -1;                                                             
   19855                    ;----------------------------------------------------------------------
   19856 0000007a 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2770|  ; [KEEP 32-BIT INS]
   19857 0000007e E000              B         ||$C$L479||           ; [DPU_V7M3_PIPE] |2770|  ; [ORIG 16-BIT INS]
   19858                            ; BRANCH OCCURS {||$C$L479||}    ; [] |2770| 
   19859                    ;* --------------------------------------------------------------------------*
   19860 00000080           ||$C$L478||:    
   19861                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2771,column 5,is_stmt,isa 1
   19862                    ;----------------------------------------------------------------------
   19863                    ; 2771 | return 0;                                                              
   19864                    ;----------------------------------------------------------------------
   19865 00000080 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2771|  ; [ORIG 16-BIT INS]
   19866                    ;* --------------------------------------------------------------------------*
   19867 00000082           ||$C$L479||:    
   19868                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2772,column 1,is_stmt,isa 1
   19869                    $C$DW$734       .dwtag  DW_TAG_TI_branch
   19870                            .dwattr $C$DW$734, DW_AT_low_pc(0x00)
   19871                            .dwattr $C$DW$734, DW_AT_TI_return
   19872                    
   19873 00000082 BD0E              POP       {A2, A3, A4, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   19874                            .dwcfi  cfa_offset, 0
   19875                            .dwcfi  restore_reg, 3
   19876                            .dwcfi  restore_reg, 2
   19877                            .dwcfi  restore_reg, 1
   19878                            ; BRANCH OCCURS                  ; [] 
   19879                            .dwattr $C$DW$724, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   19880                            .dwattr $C$DW$724, DW_AT_TI_end_line(0xad4)
   19881                            .dwattr $C$DW$724, DW_AT_TI_end_column(0x01)
   19882                            .dwendentry
   19883                            .dwendtag $C$DW$724
   19884                    
   19885 00000000                   .sect   ".text:mpu_load_firmware"
   19886                            .clink
   19887                            .thumbfunc mpu_load_firmware
   19888 00000000                   .thumb
   19889                            .global mpu_load_firmware
   19890                    
   19891                    $C$DW$735       .dwtag  DW_TAG_subprogram
   19892                            .dwattr $C$DW$735, DW_AT_name("mpu_load_firmware")
   19893                            .dwattr $C$DW$735, DW_AT_low_pc(mpu_load_firmware)
   19894                            .dwattr $C$DW$735, DW_AT_high_pc(0x00)
   19895                            .dwattr $C$DW$735, DW_AT_TI_symbol_name("mpu_load_firmware")
   19896                            .dwattr $C$DW$735, DW_AT_external
   19897                            .dwattr $C$DW$735, DW_AT_type(*$C$DW$T$10)
   19898                            .dwattr $C$DW$735, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   19899                            .dwattr $C$DW$735, DW_AT_TI_begin_line(0xade)
   19900                            .dwattr $C$DW$735, DW_AT_TI_begin_column(0x05)
   19901                            .dwattr $C$DW$735, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   19902                            .dwattr $C$DW$735, DW_AT_decl_line(0xade)
   19903                            .dwattr $C$DW$735, DW_AT_decl_column(0x05)
   19904                            .dwattr $C$DW$735, DW_AT_TI_max_frame_size(0x28)
   19905                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2784,column 1,is_stmt,address mpu_load_firmware,isa 1
   19906                    
   19907                            .dwfde $C$DW$CIE, mpu_load_firmware
   19908                    $C$DW$736       .dwtag  DW_TAG_formal_parameter
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  363

   19909                            .dwattr $C$DW$736, DW_AT_name("length")
   19910                            .dwattr $C$DW$736, DW_AT_TI_symbol_name("length")
   19911                            .dwattr $C$DW$736, DW_AT_type(*$C$DW$T$10)
   19912                            .dwattr $C$DW$736, DW_AT_location[DW_OP_reg0]
   19913                    
   19914                    $C$DW$737       .dwtag  DW_TAG_formal_parameter
   19915                            .dwattr $C$DW$737, DW_AT_name("firmware")
   19916                            .dwattr $C$DW$737, DW_AT_TI_symbol_name("firmware")
   19917                            .dwattr $C$DW$737, DW_AT_type(*$C$DW$T$179)
   19918                            .dwattr $C$DW$737, DW_AT_location[DW_OP_reg1]
   19919                    
   19920                    $C$DW$738       .dwtag  DW_TAG_formal_parameter
   19921                            .dwattr $C$DW$738, DW_AT_name("start_addr")
   19922                            .dwattr $C$DW$738, DW_AT_TI_symbol_name("start_addr")
   19923                            .dwattr $C$DW$738, DW_AT_type(*$C$DW$T$10)
   19924                            .dwattr $C$DW$738, DW_AT_location[DW_OP_reg2]
   19925                    
   19926                    $C$DW$739       .dwtag  DW_TAG_formal_parameter
   19927                            .dwattr $C$DW$739, DW_AT_name("sample_rate")
   19928                            .dwattr $C$DW$739, DW_AT_TI_symbol_name("sample_rate")
   19929                            .dwattr $C$DW$739, DW_AT_type(*$C$DW$T$10)
   19930                            .dwattr $C$DW$739, DW_AT_location[DW_OP_reg3]
   19931                    
   19932                    ;----------------------------------------------------------------------
   19933                    ; 2782 | int mpu_load_firmware(unsigned short length, const unsigned char *firmw
   19934                    ;     | are,                                                                   
   19935                    ; 2783 | unsigned short start_addr, unsigned short sample_rate)                 
   19936                    ;----------------------------------------------------------------------
   19937                    
   19938                    ;*****************************************************************************
   19939                    ;* FUNCTION NAME: mpu_load_firmware                                          *
   19940                    ;*                                                                           *
   19941                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
   19942                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
   19943                    ;*   Local Frame Size  : 0 Args + 36 Auto + 4 Save = 40 byte                 *
   19944                    ;*****************************************************************************
   19945 00000000           mpu_load_firmware:
   19946                    ;* --------------------------------------------------------------------------*
   19947                            .dwcfi  cfa_offset, 0
   19948 00000000 B500              PUSH      {LR}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   19949                            .dwcfi  cfa_offset, 4
   19950                            .dwcfi  save_reg_to_mem, 14, -4
   19951 00000002 0D24F1AD          SUB       SP, SP, #36           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
   19952                            .dwcfi  cfa_offset, 40
   19953                    $C$DW$740       .dwtag  DW_TAG_variable
   19954                            .dwattr $C$DW$740, DW_AT_name("firmware")
   19955                            .dwattr $C$DW$740, DW_AT_TI_symbol_name("firmware")
   19956                            .dwattr $C$DW$740, DW_AT_type(*$C$DW$T$179)
   19957                            .dwattr $C$DW$740, DW_AT_location[DW_OP_breg13 0]
   19958                    
   19959                    $C$DW$741       .dwtag  DW_TAG_variable
   19960                            .dwattr $C$DW$741, DW_AT_name("length")
   19961                            .dwattr $C$DW$741, DW_AT_TI_symbol_name("length")
   19962                            .dwattr $C$DW$741, DW_AT_type(*$C$DW$T$9)
   19963                            .dwattr $C$DW$741, DW_AT_location[DW_OP_breg13 4]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  364

   19964                    
   19965                    $C$DW$742       .dwtag  DW_TAG_variable
   19966                            .dwattr $C$DW$742, DW_AT_name("start_addr")
   19967                            .dwattr $C$DW$742, DW_AT_TI_symbol_name("start_addr")
   19968                            .dwattr $C$DW$742, DW_AT_type(*$C$DW$T$9)
   19969                            .dwattr $C$DW$742, DW_AT_location[DW_OP_breg13 6]
   19970                    
   19971                    $C$DW$743       .dwtag  DW_TAG_variable
   19972                            .dwattr $C$DW$743, DW_AT_name("sample_rate")
   19973                            .dwattr $C$DW$743, DW_AT_TI_symbol_name("sample_rate")
   19974                            .dwattr $C$DW$743, DW_AT_type(*$C$DW$T$9)
   19975                            .dwattr $C$DW$743, DW_AT_location[DW_OP_breg13 8]
   19976                    
   19977                    $C$DW$744       .dwtag  DW_TAG_variable
   19978                            .dwattr $C$DW$744, DW_AT_name("ii")
   19979                            .dwattr $C$DW$744, DW_AT_TI_symbol_name("ii")
   19980                            .dwattr $C$DW$744, DW_AT_type(*$C$DW$T$9)
   19981                            .dwattr $C$DW$744, DW_AT_location[DW_OP_breg13 10]
   19982                    
   19983                    $C$DW$745       .dwtag  DW_TAG_variable
   19984                            .dwattr $C$DW$745, DW_AT_name("this_write")
   19985                            .dwattr $C$DW$745, DW_AT_TI_symbol_name("this_write")
   19986                            .dwattr $C$DW$745, DW_AT_type(*$C$DW$T$9)
   19987                            .dwattr $C$DW$745, DW_AT_location[DW_OP_breg13 12]
   19988                    
   19989                    $C$DW$746       .dwtag  DW_TAG_variable
   19990                            .dwattr $C$DW$746, DW_AT_name("cur")
   19991                            .dwattr $C$DW$746, DW_AT_TI_symbol_name("cur")
   19992                            .dwattr $C$DW$746, DW_AT_type(*$C$DW$T$186)
   19993                            .dwattr $C$DW$746, DW_AT_location[DW_OP_breg13 14]
   19994                    
   19995                    $C$DW$747       .dwtag  DW_TAG_variable
   19996                            .dwattr $C$DW$747, DW_AT_name("tmp")
   19997                            .dwattr $C$DW$747, DW_AT_TI_symbol_name("tmp")
   19998                            .dwattr $C$DW$747, DW_AT_type(*$C$DW$T$180)
   19999                            .dwattr $C$DW$747, DW_AT_location[DW_OP_breg13 30]
   20000                    
   20001                    ;----------------------------------------------------------------------
   20002                    ; 2785 | unsigned short ii;                                                     
   20003                    ; 2786 | unsigned short this_write;                                             
   20004                    ; 2788 | #define LOAD_CHUNK  (16)                                               
   20005                    ; 2789 | unsigned char cur[LOAD_CHUNK], tmp[2];                                 
   20006                    ;----------------------------------------------------------------------
   20007 00000006 3008F8AD          STRH      A4, [SP, #8]          ; [DPU_V7M3_PIPE] |2784|  ; [KEEP 32-BIT INS]
   20008 0000000a 2006F8AD          STRH      A3, [SP, #6]          ; [DPU_V7M3_PIPE] |2784|  ; [KEEP 32-BIT INS]
   20009 0000000e 9100              STR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |2784|  ; [ORIG 16-BIT INS]
   20010 00000010 0004F8AD          STRH      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |2784|  ; [KEEP 32-BIT INS]
   20011                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2791,column 5,is_stmt,isa 1
   20012                    ;----------------------------------------------------------------------
   20013                    ; 2791 | if (st.chip_cfg.dmp_loaded)                                            
   20014                    ;----------------------------------------------------------------------
   20015 00000014 483A              LDR       A1, $C$CON179         ; [DPU_V7M3_PIPE] |2791|  ; [ORIG 16-BIT INS]
   20016 00000016 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2791|  ; [ORIG 16-BIT INS]
   20017 00000018 B110              CBZ       A1, ||$C$L480||       ; []  ; [ORIG 16-BIT INS]
   20018                            ; BRANCHCC OCCURS {||$C$L480||}  ; [] |2791| 
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  365

   20019                    ;* --------------------------------------------------------------------------*
   20020                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2793,column 9,is_stmt,isa 1
   20021                    ;----------------------------------------------------------------------
   20022                    ; 2793 | return -1;                                                             
   20023                    ;----------------------------------------------------------------------
   20024 0000001a 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2793|  ; [KEEP 32-BIT INS]
   20025 0000001e E06C              B         ||$C$L490||           ; [DPU_V7M3_PIPE] |2793|  ; [ORIG 16-BIT INS]
   20026                            ; BRANCH OCCURS {||$C$L490||}    ; [] |2793| 
   20027                    ;* --------------------------------------------------------------------------*
   20028 00000020           ||$C$L480||:    
   20029                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2795,column 5,is_stmt,isa 1
   20030                    ;----------------------------------------------------------------------
   20031                    ; 2795 | if (!firmware)                                                         
   20032                    ;----------------------------------------------------------------------
   20033 00000020 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |2795|  ; [ORIG 16-BIT INS]
   20034 00000022 B910              CBNZ      A1, ||$C$L481||       ; []  ; [ORIG 16-BIT INS]
   20035                            ; BRANCHCC OCCURS {||$C$L481||}  ; [] |2795| 
   20036                    ;* --------------------------------------------------------------------------*
   20037                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2796,column 9,is_stmt,isa 1
   20038                    ;----------------------------------------------------------------------
   20039                    ; 2796 | return -1;                                                             
   20040                    ;----------------------------------------------------------------------
   20041 00000024 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2796|  ; [KEEP 32-BIT INS]
   20042 00000028 E067              B         ||$C$L490||           ; [DPU_V7M3_PIPE] |2796|  ; [ORIG 16-BIT INS]
   20043                            ; BRANCH OCCURS {||$C$L490||}    ; [] |2796| 
   20044                    ;* --------------------------------------------------------------------------*
   20045 0000002a           ||$C$L481||:    
   20046                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2797,column 10,is_stmt,isa 1
   20047                    ;----------------------------------------------------------------------
   20048                    ; 2797 | for (ii = 0; ii < length; ii += this_write) {                          
   20049                    ;----------------------------------------------------------------------
   20050 0000002a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2797|  ; [ORIG 16-BIT INS]
   20051 0000002c 000AF8AD          STRH      A1, [SP, #10]         ; [DPU_V7M3_PIPE] |2797|  ; [KEEP 32-BIT INS]
   20052 00000030 E03E              B         ||$C$L488||           ; [DPU_V7M3_PIPE] |2797|  ; [ORIG 16-BIT INS]
   20053                            ; BRANCH OCCURS {||$C$L488||}    ; [] |2797| 
   20054                    ;* --------------------------------------------------------------------------*
   20055 00000032           ||$C$L482||:    
   20056                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2798,column 9,is_stmt,isa 1
   20057                    ;----------------------------------------------------------------------
   20058                    ; 2798 | this_write = min(LOAD_CHUNK, length - ii);                             
   20059                    ;----------------------------------------------------------------------
   20060 00000032 100AF8BD          LDRH      A2, [SP, #10]         ; [DPU_V7M3_PIPE] |2798|  ; [KEEP 32-BIT INS]
   20061 00000036 0004F8BD          LDRH      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |2798|  ; [KEEP 32-BIT INS]
   20062 0000003a 1A40              SUBS      A1, A1, A2            ; [DPU_V7M3_PIPE] |2798|  ; [ORIG 16-BIT INS]
   20063 0000003c 2810              CMP       A1, #16               ; [DPU_V7M3_PIPE] |2798|  ; [ORIG 16-BIT INS]
   20064 0000003e DD01              BLE       ||$C$L483||           ; [DPU_V7M3_PIPE] |2798|  ; [ORIG 16-BIT INS]
   20065                            ; BRANCHCC OCCURS {||$C$L483||}  ; [] |2798| 
   20066                    ;* --------------------------------------------------------------------------*
   20067 00000040 2010              MOVS      A1, #16               ; [DPU_V7M3_PIPE] |2798|  ; [ORIG 16-BIT INS]
   20068 00000042 E004              B         ||$C$L484||           ; [DPU_V7M3_PIPE] |2798|  ; [ORIG 16-BIT INS]
   20069                            ; BRANCH OCCURS {||$C$L484||}    ; [] |2798| 
   20070                    ;* --------------------------------------------------------------------------*
   20071 00000044           ||$C$L483||:    
   20072 00000044 100AF8BD          LDRH      A2, [SP, #10]         ; [DPU_V7M3_PIPE] |2798|  ; [KEEP 32-BIT INS]
   20073 00000048 0004F8BD          LDRH      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |2798|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  366

   20074 0000004c 1A40              SUBS      A1, A1, A2            ; [DPU_V7M3_PIPE] |2798|  ; [ORIG 16-BIT INS]
   20075                    ;* --------------------------------------------------------------------------*
   20076 0000004e           ||$C$L484||:    
   20077 0000004e 000CF8AD          STRH      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |2798|  ; [KEEP 32-BIT INS]
   20078                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2799,column 9,is_stmt,isa 1
   20079                    ;----------------------------------------------------------------------
   20080                    ; 2799 | if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))      
   20081                    ;----------------------------------------------------------------------
   20082 00000052 300AF8BD          LDRH      A4, [SP, #10]         ; [DPU_V7M3_PIPE] |2799|  ; [KEEP 32-BIT INS]
   20083 00000056 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |2799|  ; [ORIG 16-BIT INS]
   20084 00000058 000AF8BD          LDRH      A1, [SP, #10]         ; [DPU_V7M3_PIPE] |2799|  ; [KEEP 32-BIT INS]
   20085 0000005c 100CF8BD          LDRH      A2, [SP, #12]         ; [DPU_V7M3_PIPE] |2799|  ; [KEEP 32-BIT INS]
   20086 00000060 18D2              ADDS      A3, A3, A4            ; [DPU_V7M3_PIPE] |2799|  ; [ORIG 16-BIT INS]
   20087                    $C$DW$748       .dwtag  DW_TAG_TI_branch
   20088                            .dwattr $C$DW$748, DW_AT_low_pc(0x00)
   20089                            .dwattr $C$DW$748, DW_AT_name("mpu_write_mem")
   20090                            .dwattr $C$DW$748, DW_AT_TI_call
   20091                    
   20092 00000062 FFFEF7FF!         BL        mpu_write_mem         ; [DPU_V7M3_PIPE] |2799|  ; [KEEP 32-BIT INS]
   20093                            ; CALL OCCURS {mpu_write_mem }   ; [] |2799| 
   20094 00000066 B110              CBZ       A1, ||$C$L485||       ; []  ; [ORIG 16-BIT INS]
   20095                            ; BRANCHCC OCCURS {||$C$L485||}  ; [] |2799| 
   20096                    ;* --------------------------------------------------------------------------*
   20097                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2800,column 13,is_stmt,isa 1
   20098                    ;----------------------------------------------------------------------
   20099                    ; 2800 | return -1;                                                             
   20100                    ;----------------------------------------------------------------------
   20101 00000068 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2800|  ; [KEEP 32-BIT INS]
   20102 0000006c E045              B         ||$C$L490||           ; [DPU_V7M3_PIPE] |2800|  ; [ORIG 16-BIT INS]
   20103                            ; BRANCH OCCURS {||$C$L490||}    ; [] |2800| 
   20104                    ;* --------------------------------------------------------------------------*
   20105 0000006e           ||$C$L485||:    
   20106                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2801,column 9,is_stmt,isa 1
   20107                    ;----------------------------------------------------------------------
   20108                    ; 2801 | if (mpu_read_mem(ii, this_write, cur))                                 
   20109                    ;----------------------------------------------------------------------
   20110 0000006e 000AF8BD          LDRH      A1, [SP, #10]         ; [DPU_V7M3_PIPE] |2801|  ; [KEEP 32-BIT INS]
   20111 00000072 100CF8BD          LDRH      A2, [SP, #12]         ; [DPU_V7M3_PIPE] |2801|  ; [KEEP 32-BIT INS]
   20112 00000076 020EF10D          ADD       A3, SP, #14           ; [DPU_V7M3_PIPE] |2801|  ; [KEEP 32-BIT INS]
   20113                    $C$DW$749       .dwtag  DW_TAG_TI_branch
   20114                            .dwattr $C$DW$749, DW_AT_low_pc(0x00)
   20115                            .dwattr $C$DW$749, DW_AT_name("mpu_read_mem")
   20116                            .dwattr $C$DW$749, DW_AT_TI_call
   20117                    
   20118 0000007a FFFEF7FF!         BL        mpu_read_mem          ; [DPU_V7M3_PIPE] |2801|  ; [KEEP 32-BIT INS]
   20119                            ; CALL OCCURS {mpu_read_mem }    ; [] |2801| 
   20120 0000007e B110              CBZ       A1, ||$C$L486||       ; []  ; [ORIG 16-BIT INS]
   20121                            ; BRANCHCC OCCURS {||$C$L486||}  ; [] |2801| 
   20122                    ;* --------------------------------------------------------------------------*
   20123                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2802,column 13,is_stmt,isa 1
   20124                    ;----------------------------------------------------------------------
   20125                    ; 2802 | return -1;                                                             
   20126                    ;----------------------------------------------------------------------
   20127 00000080 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2802|  ; [KEEP 32-BIT INS]
   20128 00000084 E039              B         ||$C$L490||           ; [DPU_V7M3_PIPE] |2802|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  367

   20129                            ; BRANCH OCCURS {||$C$L490||}    ; [] |2802| 
   20130                    ;* --------------------------------------------------------------------------*
   20131 00000086           ||$C$L486||:    
   20132                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2803,column 9,is_stmt,isa 1
   20133                    ;----------------------------------------------------------------------
   20134                    ; 2803 | if (memcmp(firmware+ii, cur, this_write))                              
   20135                    ;----------------------------------------------------------------------
   20136 00000086 100AF8BD          LDRH      A2, [SP, #10]         ; [DPU_V7M3_PIPE] |2803|  ; [KEEP 32-BIT INS]
   20137 0000008a 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |2803|  ; [ORIG 16-BIT INS]
   20138 0000008c 200CF8BD          LDRH      A3, [SP, #12]         ; [DPU_V7M3_PIPE] |2803|  ; [KEEP 32-BIT INS]
   20139 00000090 1840              ADDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |2803|  ; [ORIG 16-BIT INS]
   20140 00000092 010EF10D          ADD       A2, SP, #14           ; [DPU_V7M3_PIPE] |2803|  ; [KEEP 32-BIT INS]
   20141                    $C$DW$750       .dwtag  DW_TAG_TI_branch
   20142                            .dwattr $C$DW$750, DW_AT_low_pc(0x00)
   20143                            .dwattr $C$DW$750, DW_AT_name("memcmp")
   20144                            .dwattr $C$DW$750, DW_AT_TI_call
   20145                    
   20146 00000096 FFFEF7FF!         BL        memcmp                ; [DPU_V7M3_PIPE] |2803|  ; [KEEP 32-BIT INS]
   20147                            ; CALL OCCURS {memcmp }          ; [] |2803| 
   20148 0000009a B110              CBZ       A1, ||$C$L487||       ; []  ; [ORIG 16-BIT INS]
   20149                            ; BRANCHCC OCCURS {||$C$L487||}  ; [] |2803| 
   20150                    ;* --------------------------------------------------------------------------*
   20151                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2804,column 13,is_stmt,isa 1
   20152                    ;----------------------------------------------------------------------
   20153                    ; 2804 | return -2;                                                             
   20154                    ;----------------------------------------------------------------------
   20155 0000009c 0001F06F          MVN       A1, #1                ; [DPU_V7M3_PIPE] |2804|  ; [KEEP 32-BIT INS]
   20156 000000a0 E02B              B         ||$C$L490||           ; [DPU_V7M3_PIPE] |2804|  ; [ORIG 16-BIT INS]
   20157                            ; BRANCH OCCURS {||$C$L490||}    ; [] |2804| 
   20158                    ;* --------------------------------------------------------------------------*
   20159 000000a2           ||$C$L487||:    
   20160                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2797,column 31,is_stmt,isa 1
   20161 000000a2 100CF8BD          LDRH      A2, [SP, #12]         ; [DPU_V7M3_PIPE] |2797|  ; [KEEP 32-BIT INS]
   20162 000000a6 000AF8BD          LDRH      A1, [SP, #10]         ; [DPU_V7M3_PIPE] |2797|  ; [KEEP 32-BIT INS]
   20163 000000aa 1840              ADDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |2797|  ; [ORIG 16-BIT INS]
   20164 000000ac 000AF8AD          STRH      A1, [SP, #10]         ; [DPU_V7M3_PIPE] |2797|  ; [KEEP 32-BIT INS]
   20165                    ;* --------------------------------------------------------------------------*
   20166                    ;*   BEGIN LOOP ||$C$L488||
   20167                    ;* --------------------------------------------------------------------------*
   20168 000000b0           ||$C$L488||:    
   20169                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2797,column 18,is_stmt,isa 1
   20170 000000b0 0004F8BD          LDRH      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |2797|  ; [KEEP 32-BIT INS]
   20171 000000b4 100AF8BD          LDRH      A2, [SP, #10]         ; [DPU_V7M3_PIPE] |2797|  ; [KEEP 32-BIT INS]
   20172 000000b8 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |2797|  ; [ORIG 16-BIT INS]
   20173 000000ba DCBA              BGT       ||$C$L482||           ; [DPU_V7M3_PIPE] |2797|  ; [ORIG 16-BIT INS]
   20174                            ; BRANCHCC OCCURS {||$C$L482||}  ; [] |2797| 
   20175                    ;* --------------------------------------------------------------------------*
   20176                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2808,column 5,is_stmt,isa 1
   20177                    ;----------------------------------------------------------------------
   20178                    ; 2808 | tmp[0] = start_addr >> 8;                                              
   20179                    ;----------------------------------------------------------------------
   20180 000000bc 0006F8BD          LDRH      A1, [SP, #6]          ; [DPU_V7M3_PIPE] |2808|  ; [KEEP 32-BIT INS]
   20181 000000c0 1200              ASRS      A1, A1, #8            ; [DPU_V7M3_PIPE] |2808|  ; [ORIG 16-BIT INS]
   20182 000000c2 001EF88D          STRB      A1, [SP, #30]         ; [DPU_V7M3_PIPE] |2808|  ; [KEEP 32-BIT INS]
   20183                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2809,column 5,is_stmt,isa 1
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  368

   20184                    ;----------------------------------------------------------------------
   20185                    ; 2809 | tmp[1] = start_addr & 0xFF;                                            
   20186                    ;----------------------------------------------------------------------
   20187 000000c6 0006F8BD          LDRH      A1, [SP, #6]          ; [DPU_V7M3_PIPE] |2809|  ; [KEEP 32-BIT INS]
   20188 000000ca 00FFF000          AND       A1, A1, #255          ; [DPU_V7M3_PIPE] |2809|  ; [KEEP 32-BIT INS]
   20189 000000ce 001FF88D          STRB      A1, [SP, #31]         ; [DPU_V7M3_PIPE] |2809|  ; [KEEP 32-BIT INS]
   20190                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2810,column 5,is_stmt,isa 1
   20191                    ;----------------------------------------------------------------------
   20192                    ; 2810 | if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))              
   20193                    ;----------------------------------------------------------------------
   20194 000000d2 480C              LDR       A1, $C$CON180         ; [DPU_V7M3_PIPE] |2810|  ; [ORIG 16-BIT INS]
   20195 000000d4 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2810|  ; [ORIG 16-BIT INS]
   20196 000000d6 7F40              LDRB      A1, [A1, #29]         ; [DPU_V7M3_PIPE] |2810|  ; [ORIG 16-BIT INS]
   20197 000000d8 2102              MOVS      A2, #2                ; [DPU_V7M3_PIPE] |2810|  ; [ORIG 16-BIT INS]
   20198 000000da 021EF10D          ADD       A3, SP, #30           ; [DPU_V7M3_PIPE] |2810|  ; [KEEP 32-BIT INS]
   20199                    $C$DW$751       .dwtag  DW_TAG_TI_branch
   20200                            .dwattr $C$DW$751, DW_AT_low_pc(0x00)
   20201                            .dwattr $C$DW$751, DW_AT_name("WR_MPU")
   20202                            .dwattr $C$DW$751, DW_AT_TI_call
   20203                    
   20204 000000de FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2810|  ; [KEEP 32-BIT INS]
   20205                            ; CALL OCCURS {WR_MPU }          ; [] |2810| 
   20206 000000e2 B110              CBZ       A1, ||$C$L489||       ; []  ; [ORIG 16-BIT INS]
   20207                            ; BRANCHCC OCCURS {||$C$L489||}  ; [] |2810| 
   20208                    ;* --------------------------------------------------------------------------*
   20209                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2811,column 9,is_stmt,isa 1
   20210                    ;----------------------------------------------------------------------
   20211                    ; 2811 | return -1;                                                             
   20212                    ;----------------------------------------------------------------------
   20213 000000e4 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2811|  ; [KEEP 32-BIT INS]
   20214 000000e8 E007              B         ||$C$L490||           ; [DPU_V7M3_PIPE] |2811|  ; [ORIG 16-BIT INS]
   20215                            ; BRANCH OCCURS {||$C$L490||}    ; [] |2811| 
   20216                    ;* --------------------------------------------------------------------------*
   20217 000000ea           ||$C$L489||:    
   20218                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2813,column 5,is_stmt,isa 1
   20219                    ;----------------------------------------------------------------------
   20220                    ; 2813 | st.chip_cfg.dmp_loaded = 1;                                            
   20221                    ;----------------------------------------------------------------------
   20222 000000ea 4905              LDR       A2, $C$CON179         ; [DPU_V7M3_PIPE] |2813|  ; [ORIG 16-BIT INS]
   20223 000000ec 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |2813|  ; [ORIG 16-BIT INS]
   20224 000000ee 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2813|  ; [ORIG 16-BIT INS]
   20225                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2814,column 5,is_stmt,isa 1
   20226                    ;----------------------------------------------------------------------
   20227                    ; 2814 | st.chip_cfg.dmp_sample_rate = sample_rate;                             
   20228                    ;----------------------------------------------------------------------
   20229 000000f0 0008F8BD          LDRH      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |2814|  ; [KEEP 32-BIT INS]
   20230 000000f4 4904              LDR       A2, $C$CON181         ; [DPU_V7M3_PIPE] |2814|  ; [ORIG 16-BIT INS]
   20231 000000f6 8008              STRH      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2814|  ; [ORIG 16-BIT INS]
   20232                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2815,column 5,is_stmt,isa 1
   20233                    ;----------------------------------------------------------------------
   20234                    ; 2815 | return 0;                                                              
   20235                    ;----------------------------------------------------------------------
   20236 000000f8 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2815|  ; [ORIG 16-BIT INS]
   20237                    ;* --------------------------------------------------------------------------*
   20238 000000fa           ||$C$L490||:    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  369

   20239                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2816,column 1,is_stmt,isa 1
   20240 000000fa B009              ADD       SP, SP, #36           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   20241                            .dwcfi  cfa_offset, 4
   20242                    $C$DW$752       .dwtag  DW_TAG_TI_branch
   20243                            .dwattr $C$DW$752, DW_AT_low_pc(0x00)
   20244                            .dwattr $C$DW$752, DW_AT_TI_return
   20245                    
   20246 000000fc BD00              POP       {PC}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   20247                            .dwcfi  cfa_offset, 0
   20248                            ; BRANCH OCCURS                  ; [] 
   20249                            .dwattr $C$DW$735, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   20250                            .dwattr $C$DW$735, DW_AT_TI_end_line(0xb00)
   20251                            .dwattr $C$DW$735, DW_AT_TI_end_column(0x01)
   20252                            .dwendentry
   20253                            .dwendtag $C$DW$735
   20254                    
   20255 00000000                   .sect   ".text:mpu_set_dmp_state"
   20256                            .clink
   20257                            .thumbfunc mpu_set_dmp_state
   20258 00000000                   .thumb
   20259                            .global mpu_set_dmp_state
   20260                    
   20261                    $C$DW$753       .dwtag  DW_TAG_subprogram
   20262                            .dwattr $C$DW$753, DW_AT_name("mpu_set_dmp_state")
   20263                            .dwattr $C$DW$753, DW_AT_low_pc(mpu_set_dmp_state)
   20264                            .dwattr $C$DW$753, DW_AT_high_pc(0x00)
   20265                            .dwattr $C$DW$753, DW_AT_TI_symbol_name("mpu_set_dmp_state")
   20266                            .dwattr $C$DW$753, DW_AT_external
   20267                            .dwattr $C$DW$753, DW_AT_type(*$C$DW$T$10)
   20268                            .dwattr $C$DW$753, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   20269                            .dwattr $C$DW$753, DW_AT_TI_begin_line(0xb07)
   20270                            .dwattr $C$DW$753, DW_AT_TI_begin_column(0x05)
   20271                            .dwattr $C$DW$753, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   20272                            .dwattr $C$DW$753, DW_AT_decl_line(0xb07)
   20273                            .dwattr $C$DW$753, DW_AT_decl_column(0x05)
   20274                            .dwattr $C$DW$753, DW_AT_TI_max_frame_size(0x08)
   20275                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2824,column 1,is_stmt,address mpu_set_dmp_state,isa 1
   20276                    
   20277                            .dwfde $C$DW$CIE, mpu_set_dmp_state
   20278                    $C$DW$754       .dwtag  DW_TAG_formal_parameter
   20279                            .dwattr $C$DW$754, DW_AT_name("enable")
   20280                            .dwattr $C$DW$754, DW_AT_TI_symbol_name("enable")
   20281                            .dwattr $C$DW$754, DW_AT_type(*$C$DW$T$10)
   20282                            .dwattr $C$DW$754, DW_AT_location[DW_OP_reg0]
   20283                    
   20284                    ;----------------------------------------------------------------------
   20285                    ; 2823 | int mpu_set_dmp_state(unsigned char enable)                            
   20286                    ;----------------------------------------------------------------------
   20287                    
   20288                    ;*****************************************************************************
   20289                    ;* FUNCTION NAME: mpu_set_dmp_state                                          *
   20290                    ;*                                                                           *
   20291                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
   20292                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
   20293                    ;*   Local Frame Size  : 0 Args + 4 Auto + 4 Save = 8 byte                   *
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  370

   20294                    ;*****************************************************************************
   20295 00000000           mpu_set_dmp_state:
   20296                    ;* --------------------------------------------------------------------------*
   20297                            .dwcfi  cfa_offset, 0
   20298 00000000 B508              PUSH      {A4, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   20299                            .dwcfi  cfa_offset, 8
   20300                            .dwcfi  save_reg_to_mem, 14, -4
   20301                            .dwcfi  save_reg_to_mem, 3, -8
   20302                    $C$DW$755       .dwtag  DW_TAG_variable
   20303                            .dwattr $C$DW$755, DW_AT_name("enable")
   20304                            .dwattr $C$DW$755, DW_AT_TI_symbol_name("enable")
   20305                            .dwattr $C$DW$755, DW_AT_type(*$C$DW$T$6)
   20306                            .dwattr $C$DW$755, DW_AT_location[DW_OP_breg13 0]
   20307                    
   20308                    $C$DW$756       .dwtag  DW_TAG_variable
   20309                            .dwattr $C$DW$756, DW_AT_name("tmp")
   20310                            .dwattr $C$DW$756, DW_AT_TI_symbol_name("tmp")
   20311                            .dwattr $C$DW$756, DW_AT_type(*$C$DW$T$6)
   20312                            .dwattr $C$DW$756, DW_AT_location[DW_OP_breg13 1]
   20313                    
   20314                    ;----------------------------------------------------------------------
   20315                    ; 2825 | unsigned char tmp;                                                     
   20316                    ;----------------------------------------------------------------------
   20317 00000002 0000F88D          STRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |2824|  ; [KEEP 32-BIT INS]
   20318                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2826,column 5,is_stmt,isa 1
   20319                    ;----------------------------------------------------------------------
   20320                    ; 2826 | if (st.chip_cfg.dmp_on == enable)                                      
   20321                    ;----------------------------------------------------------------------
   20322 00000006 4920              LDR       A2, $C$CON182         ; [DPU_V7M3_PIPE] |2826|  ; [ORIG 16-BIT INS]
   20323 00000008 0000F89D          LDRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |2826|  ; [KEEP 32-BIT INS]
   20324 0000000c 7809              LDRB      A2, [A2, #0]          ; [DPU_V7M3_PIPE] |2826|  ; [ORIG 16-BIT INS]
   20325 0000000e 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |2826|  ; [ORIG 16-BIT INS]
   20326 00000010 D101              BNE       ||$C$L491||           ; [DPU_V7M3_PIPE] |2826|  ; [ORIG 16-BIT INS]
   20327                            ; BRANCHCC OCCURS {||$C$L491||}  ; [] |2826| 
   20328                    ;* --------------------------------------------------------------------------*
   20329                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2827,column 9,is_stmt,isa 1
   20330                    ;----------------------------------------------------------------------
   20331                    ; 2827 | return 0;                                                              
   20332                    ;----------------------------------------------------------------------
   20333 00000012 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2827|  ; [ORIG 16-BIT INS]
   20334 00000014 E037              B         ||$C$L495||           ; [DPU_V7M3_PIPE] |2827|  ; [ORIG 16-BIT INS]
   20335                            ; BRANCH OCCURS {||$C$L495||}    ; [] |2827| 
   20336                    ;* --------------------------------------------------------------------------*
   20337 00000016           ||$C$L491||:    
   20338                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2829,column 5,is_stmt,isa 1
   20339                    ;----------------------------------------------------------------------
   20340                    ; 2829 | if (enable) {                                                          
   20341                    ;----------------------------------------------------------------------
   20342 00000016 0000F89D          LDRB      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |2829|  ; [KEEP 32-BIT INS]
   20343 0000001a B308              CBZ       A1, ||$C$L493||       ; []  ; [ORIG 16-BIT INS]
   20344                            ; BRANCHCC OCCURS {||$C$L493||}  ; [] |2829| 
   20345                    ;* --------------------------------------------------------------------------*
   20346                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2830,column 9,is_stmt,isa 1
   20347                    ;----------------------------------------------------------------------
   20348                    ; 2830 | if (!st.chip_cfg.dmp_loaded)                                           
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  371

   20349                    ;----------------------------------------------------------------------
   20350 0000001c 481B              LDR       A1, $C$CON183         ; [DPU_V7M3_PIPE] |2830|  ; [ORIG 16-BIT INS]
   20351 0000001e 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2830|  ; [ORIG 16-BIT INS]
   20352 00000020 B910              CBNZ      A1, ||$C$L492||       ; []  ; [ORIG 16-BIT INS]
   20353                            ; BRANCHCC OCCURS {||$C$L492||}  ; [] |2830| 
   20354                    ;* --------------------------------------------------------------------------*
   20355                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2831,column 13,is_stmt,isa 1
   20356                    ;----------------------------------------------------------------------
   20357                    ; 2831 | return -1;                                                             
   20358                    ;----------------------------------------------------------------------
   20359 00000022 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2831|  ; [KEEP 32-BIT INS]
   20360 00000026 E02E              B         ||$C$L495||           ; [DPU_V7M3_PIPE] |2831|  ; [ORIG 16-BIT INS]
   20361                            ; BRANCH OCCURS {||$C$L495||}    ; [] |2831| 
   20362                    ;* --------------------------------------------------------------------------*
   20363 00000028           ||$C$L492||:    
   20364                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2833,column 9,is_stmt,isa 1
   20365                    ;----------------------------------------------------------------------
   20366                    ; 2833 | set_int_enable(0);                                                     
   20367                    ;----------------------------------------------------------------------
   20368 00000028 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2833|  ; [ORIG 16-BIT INS]
   20369                    $C$DW$757       .dwtag  DW_TAG_TI_branch
   20370                            .dwattr $C$DW$757, DW_AT_low_pc(0x00)
   20371                            .dwattr $C$DW$757, DW_AT_name("set_int_enable")
   20372                            .dwattr $C$DW$757, DW_AT_TI_call
   20373                    
   20374 0000002a FFFEF7FF!         BL        set_int_enable        ; [DPU_V7M3_PIPE] |2833|  ; [KEEP 32-BIT INS]
   20375                            ; CALL OCCURS {set_int_enable }  ; [] |2833| 
   20376                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2835,column 9,is_stmt,isa 1
   20377                    ;----------------------------------------------------------------------
   20378                    ; 2835 | mpu_set_bypass(0);                                                     
   20379                    ;----------------------------------------------------------------------
   20380 0000002e 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2835|  ; [ORIG 16-BIT INS]
   20381                    $C$DW$758       .dwtag  DW_TAG_TI_branch
   20382                            .dwattr $C$DW$758, DW_AT_low_pc(0x00)
   20383                            .dwattr $C$DW$758, DW_AT_name("mpu_set_bypass")
   20384                            .dwattr $C$DW$758, DW_AT_TI_call
   20385                    
   20386 00000030 FFFEF7FF!         BL        mpu_set_bypass        ; [DPU_V7M3_PIPE] |2835|  ; [KEEP 32-BIT INS]
   20387                            ; CALL OCCURS {mpu_set_bypass }  ; [] |2835| 
   20388                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2837,column 9,is_stmt,isa 1
   20389                    ;----------------------------------------------------------------------
   20390                    ; 2837 | mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);                      
   20391                    ;----------------------------------------------------------------------
   20392 00000034 4816              LDR       A1, $C$CON184         ; [DPU_V7M3_PIPE] |2837|  ; [ORIG 16-BIT INS]
   20393 00000036 8800              LDRH      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2837|  ; [ORIG 16-BIT INS]
   20394                    $C$DW$759       .dwtag  DW_TAG_TI_branch
   20395                            .dwattr $C$DW$759, DW_AT_low_pc(0x00)
   20396                            .dwattr $C$DW$759, DW_AT_name("mpu_set_sample_rate")
   20397                            .dwattr $C$DW$759, DW_AT_TI_call
   20398                    
   20399 00000038 FFFEF7FF!         BL        mpu_set_sample_rate   ; [DPU_V7M3_PIPE] |2837|  ; [KEEP 32-BIT INS]
   20400                            ; CALL OCCURS {mpu_set_sample_rate }  ; [] |2837| 
   20401                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2839,column 9,is_stmt,isa 1
   20402                    ;----------------------------------------------------------------------
   20403                    ; 2839 | tmp = 0;                                                               
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  372

   20404                    ;----------------------------------------------------------------------
   20405 0000003c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2839|  ; [ORIG 16-BIT INS]
   20406 0000003e 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |2839|  ; [KEEP 32-BIT INS]
   20407                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2840,column 9,is_stmt,isa 1
   20408                    ;----------------------------------------------------------------------
   20409                    ; 2840 | i2c_write(st.hw->addr, 0x23, 1, &tmp);                                 
   20410                    ;----------------------------------------------------------------------
   20411 00000042 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2840|  ; [ORIG 16-BIT INS]
   20412 00000044 0201F10D          ADD       A3, SP, #1            ; [DPU_V7M3_PIPE] |2840|  ; [KEEP 32-BIT INS]
   20413 00000048 2023              MOVS      A1, #35               ; [DPU_V7M3_PIPE] |2840|  ; [ORIG 16-BIT INS]
   20414                    $C$DW$760       .dwtag  DW_TAG_TI_branch
   20415                            .dwattr $C$DW$760, DW_AT_low_pc(0x00)
   20416                            .dwattr $C$DW$760, DW_AT_name("WR_MPU")
   20417                            .dwattr $C$DW$760, DW_AT_TI_call
   20418                    
   20419 0000004a FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2840|  ; [KEEP 32-BIT INS]
   20420                            ; CALL OCCURS {WR_MPU }          ; [] |2840| 
   20421                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2841,column 9,is_stmt,isa 1
   20422                    ;----------------------------------------------------------------------
   20423                    ; 2841 | st.chip_cfg.dmp_on = 1;                                                
   20424                    ;----------------------------------------------------------------------
   20425 0000004e 490E              LDR       A2, $C$CON182         ; [DPU_V7M3_PIPE] |2841|  ; [ORIG 16-BIT INS]
   20426 00000050 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |2841|  ; [ORIG 16-BIT INS]
   20427 00000052 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2841|  ; [ORIG 16-BIT INS]
   20428                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2843,column 9,is_stmt,isa 1
   20429                    ;----------------------------------------------------------------------
   20430                    ; 2843 | set_int_enable(1);                                                     
   20431                    ;----------------------------------------------------------------------
   20432 00000054 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |2843|  ; [ORIG 16-BIT INS]
   20433                    $C$DW$761       .dwtag  DW_TAG_TI_branch
   20434                            .dwattr $C$DW$761, DW_AT_low_pc(0x00)
   20435                            .dwattr $C$DW$761, DW_AT_name("set_int_enable")
   20436                            .dwattr $C$DW$761, DW_AT_TI_call
   20437                    
   20438 00000056 FFFEF7FF!         BL        set_int_enable        ; [DPU_V7M3_PIPE] |2843|  ; [KEEP 32-BIT INS]
   20439                            ; CALL OCCURS {set_int_enable }  ; [] |2843| 
   20440                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2844,column 9,is_stmt,isa 1
   20441                    ;----------------------------------------------------------------------
   20442                    ; 2844 | mpu_reset_fifo();                                                      
   20443                    ; 2845 | } else {                                                               
   20444                    ;----------------------------------------------------------------------
   20445                    $C$DW$762       .dwtag  DW_TAG_TI_branch
   20446                            .dwattr $C$DW$762, DW_AT_low_pc(0x00)
   20447                            .dwattr $C$DW$762, DW_AT_name("mpu_reset_fifo")
   20448                            .dwattr $C$DW$762, DW_AT_TI_call
   20449                    
   20450 0000005a FFFEF7FF!         BL        mpu_reset_fifo        ; [DPU_V7M3_PIPE] |2844|  ; [KEEP 32-BIT INS]
   20451                            ; CALL OCCURS {mpu_reset_fifo }  ; [] |2844| 
   20452 0000005e E011              B         ||$C$L494||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   20453                            ; BRANCH OCCURS {||$C$L494||}    ; [] 
   20454                    ;* --------------------------------------------------------------------------*
   20455 00000060           ||$C$L493||:    
   20456                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2847,column 9,is_stmt,isa 1
   20457                    ;----------------------------------------------------------------------
   20458                    ; 2847 | set_int_enable(0);                                                     
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  373

   20459                    ;----------------------------------------------------------------------
   20460 00000060 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2847|  ; [ORIG 16-BIT INS]
   20461                    $C$DW$763       .dwtag  DW_TAG_TI_branch
   20462                            .dwattr $C$DW$763, DW_AT_low_pc(0x00)
   20463                            .dwattr $C$DW$763, DW_AT_name("set_int_enable")
   20464                            .dwattr $C$DW$763, DW_AT_TI_call
   20465                    
   20466 00000062 FFFEF7FF!         BL        set_int_enable        ; [DPU_V7M3_PIPE] |2847|  ; [KEEP 32-BIT INS]
   20467                            ; CALL OCCURS {set_int_enable }  ; [] |2847| 
   20468                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2849,column 9,is_stmt,isa 1
   20469                    ;----------------------------------------------------------------------
   20470                    ; 2849 | tmp = st.chip_cfg.fifo_enable;                                         
   20471                    ;----------------------------------------------------------------------
   20472 00000066 480B              LDR       A1, $C$CON185         ; [DPU_V7M3_PIPE] |2849|  ; [ORIG 16-BIT INS]
   20473 00000068 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2849|  ; [ORIG 16-BIT INS]
   20474 0000006a 0001F88D          STRB      A1, [SP, #1]          ; [DPU_V7M3_PIPE] |2849|  ; [KEEP 32-BIT INS]
   20475                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2850,column 9,is_stmt,isa 1
   20476                    ;----------------------------------------------------------------------
   20477                    ; 2850 | i2c_write(st.hw->addr, 0x23, 1, &tmp);                                 
   20478                    ;----------------------------------------------------------------------
   20479 0000006e 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |2850|  ; [ORIG 16-BIT INS]
   20480 00000070 0201F10D          ADD       A3, SP, #1            ; [DPU_V7M3_PIPE] |2850|  ; [KEEP 32-BIT INS]
   20481 00000074 2023              MOVS      A1, #35               ; [DPU_V7M3_PIPE] |2850|  ; [ORIG 16-BIT INS]
   20482                    $C$DW$764       .dwtag  DW_TAG_TI_branch
   20483                            .dwattr $C$DW$764, DW_AT_low_pc(0x00)
   20484                            .dwattr $C$DW$764, DW_AT_name("WR_MPU")
   20485                            .dwattr $C$DW$764, DW_AT_TI_call
   20486                    
   20487 00000076 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |2850|  ; [KEEP 32-BIT INS]
   20488                            ; CALL OCCURS {WR_MPU }          ; [] |2850| 
   20489                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2851,column 9,is_stmt,isa 1
   20490                    ;----------------------------------------------------------------------
   20491                    ; 2851 | st.chip_cfg.dmp_on = 0;                                                
   20492                    ;----------------------------------------------------------------------
   20493 0000007a 4903              LDR       A2, $C$CON182         ; [DPU_V7M3_PIPE] |2851|  ; [ORIG 16-BIT INS]
   20494 0000007c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2851|  ; [ORIG 16-BIT INS]
   20495 0000007e 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2851|  ; [ORIG 16-BIT INS]
   20496                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2852,column 9,is_stmt,isa 1
   20497                    ;----------------------------------------------------------------------
   20498                    ; 2852 | mpu_reset_fifo();                                                      
   20499                    ;----------------------------------------------------------------------
   20500                    $C$DW$765       .dwtag  DW_TAG_TI_branch
   20501                            .dwattr $C$DW$765, DW_AT_low_pc(0x00)
   20502                            .dwattr $C$DW$765, DW_AT_name("mpu_reset_fifo")
   20503                            .dwattr $C$DW$765, DW_AT_TI_call
   20504                    
   20505 00000080 FFFEF7FF!         BL        mpu_reset_fifo        ; [DPU_V7M3_PIPE] |2852|  ; [KEEP 32-BIT INS]
   20506                            ; CALL OCCURS {mpu_reset_fifo }  ; [] |2852| 
   20507                    ;* --------------------------------------------------------------------------*
   20508 00000084           ||$C$L494||:    
   20509                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2854,column 5,is_stmt,isa 1
   20510                    ;----------------------------------------------------------------------
   20511                    ; 2854 | return 0;                                                              
   20512                    ;----------------------------------------------------------------------
   20513 00000084 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2854|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  374

   20514                    ;* --------------------------------------------------------------------------*
   20515 00000086           ||$C$L495||:    
   20516                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2855,column 1,is_stmt,isa 1
   20517                    $C$DW$766       .dwtag  DW_TAG_TI_branch
   20518                            .dwattr $C$DW$766, DW_AT_low_pc(0x00)
   20519                            .dwattr $C$DW$766, DW_AT_TI_return
   20520                    
   20521 00000086 BD08              POP       {A4, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   20522                            .dwcfi  cfa_offset, 0
   20523                            .dwcfi  restore_reg, 3
   20524                            ; BRANCH OCCURS                  ; [] 
   20525                            .dwattr $C$DW$753, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   20526                            .dwattr $C$DW$753, DW_AT_TI_end_line(0xb27)
   20527                            .dwattr $C$DW$753, DW_AT_TI_end_column(0x01)
   20528                            .dwendentry
   20529                            .dwendtag $C$DW$753
   20530                    
   20531 00000000                   .sect   ".text:mpu_get_dmp_state"
   20532                            .clink
   20533                            .thumbfunc mpu_get_dmp_state
   20534 00000000                   .thumb
   20535                            .global mpu_get_dmp_state
   20536                    
   20537                    $C$DW$767       .dwtag  DW_TAG_subprogram
   20538                            .dwattr $C$DW$767, DW_AT_name("mpu_get_dmp_state")
   20539                            .dwattr $C$DW$767, DW_AT_low_pc(mpu_get_dmp_state)
   20540                            .dwattr $C$DW$767, DW_AT_high_pc(0x00)
   20541                            .dwattr $C$DW$767, DW_AT_TI_symbol_name("mpu_get_dmp_state")
   20542                            .dwattr $C$DW$767, DW_AT_external
   20543                            .dwattr $C$DW$767, DW_AT_type(*$C$DW$T$10)
   20544                            .dwattr $C$DW$767, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   20545                            .dwattr $C$DW$767, DW_AT_TI_begin_line(0xb2e)
   20546                            .dwattr $C$DW$767, DW_AT_TI_begin_column(0x05)
   20547                            .dwattr $C$DW$767, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   20548                            .dwattr $C$DW$767, DW_AT_decl_line(0xb2e)
   20549                            .dwattr $C$DW$767, DW_AT_decl_column(0x05)
   20550                            .dwattr $C$DW$767, DW_AT_TI_max_frame_size(0x08)
   20551                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2863,column 1,is_stmt,address mpu_get_dmp_state,isa 1
   20552                    
   20553                            .dwfde $C$DW$CIE, mpu_get_dmp_state
   20554                    $C$DW$768       .dwtag  DW_TAG_formal_parameter
   20555                            .dwattr $C$DW$768, DW_AT_name("enabled")
   20556                            .dwattr $C$DW$768, DW_AT_TI_symbol_name("enabled")
   20557                            .dwattr $C$DW$768, DW_AT_type(*$C$DW$T$123)
   20558                            .dwattr $C$DW$768, DW_AT_location[DW_OP_reg0]
   20559                    
   20560                    ;----------------------------------------------------------------------
   20561                    ; 2862 | int mpu_get_dmp_state(unsigned char *enabled)                          
   20562                    ;----------------------------------------------------------------------
   20563                    
   20564                    ;*****************************************************************************
   20565                    ;* FUNCTION NAME: mpu_get_dmp_state                                          *
   20566                    ;*                                                                           *
   20567                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
   20568                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  375

   20569                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
   20570                    ;*****************************************************************************
   20571 00000000           mpu_get_dmp_state:
   20572                    ;* --------------------------------------------------------------------------*
   20573                            .dwcfi  cfa_offset, 0
   20574 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
   20575                            .dwcfi  cfa_offset, 8
   20576                    $C$DW$769       .dwtag  DW_TAG_variable
   20577                            .dwattr $C$DW$769, DW_AT_name("enabled")
   20578                            .dwattr $C$DW$769, DW_AT_TI_symbol_name("enabled")
   20579                            .dwattr $C$DW$769, DW_AT_type(*$C$DW$T$123)
   20580                            .dwattr $C$DW$769, DW_AT_location[DW_OP_breg13 0]
   20581                    
   20582 00000004 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |2863|  ; [ORIG 16-BIT INS]
   20583                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2864,column 5,is_stmt,isa 1
   20584                    ;----------------------------------------------------------------------
   20585                    ; 2864 | enabled[0] = st.chip_cfg.dmp_on;                                       
   20586                    ;----------------------------------------------------------------------
   20587 00000006 4803              LDR       A1, $C$CON186         ; [DPU_V7M3_PIPE] |2864|  ; [ORIG 16-BIT INS]
   20588 00000008 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |2864|  ; [ORIG 16-BIT INS]
   20589 0000000a 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2864|  ; [ORIG 16-BIT INS]
   20590 0000000c 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2864|  ; [ORIG 16-BIT INS]
   20591                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2865,column 5,is_stmt,isa 1
   20592                    ;----------------------------------------------------------------------
   20593                    ; 2865 | return 0;                                                              
   20594                    ;----------------------------------------------------------------------
   20595 0000000e 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |2865|  ; [ORIG 16-BIT INS]
   20596                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2866,column 1,is_stmt,isa 1
   20597 00000010 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   20598                            .dwcfi  cfa_offset, 0
   20599                    $C$DW$770       .dwtag  DW_TAG_TI_branch
   20600                            .dwattr $C$DW$770, DW_AT_low_pc(0x00)
   20601                            .dwattr $C$DW$770, DW_AT_TI_return
   20602                    
   20603 00000012 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   20604                            ; BRANCH OCCURS                  ; [] 
   20605                            .dwattr $C$DW$767, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   20606                            .dwattr $C$DW$767, DW_AT_TI_end_line(0xb32)
   20607                            .dwattr $C$DW$767, DW_AT_TI_end_column(0x01)
   20608                            .dwendentry
   20609                            .dwendtag $C$DW$767
   20610                    
   20611 00000000                   .sect   ".text:mpu_get_compass_reg"
   20612                            .clink
   20613                            .thumbfunc mpu_get_compass_reg
   20614 00000000                   .thumb
   20615                            .global mpu_get_compass_reg
   20616                    
   20617                    $C$DW$771       .dwtag  DW_TAG_subprogram
   20618                            .dwattr $C$DW$771, DW_AT_name("mpu_get_compass_reg")
   20619                            .dwattr $C$DW$771, DW_AT_low_pc(mpu_get_compass_reg)
   20620                            .dwattr $C$DW$771, DW_AT_high_pc(0x00)
   20621                            .dwattr $C$DW$771, DW_AT_TI_symbol_name("mpu_get_compass_reg")
   20622                            .dwattr $C$DW$771, DW_AT_external
   20623                            .dwattr $C$DW$771, DW_AT_type(*$C$DW$T$10)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  376

   20624                            .dwattr $C$DW$771, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   20625                            .dwattr $C$DW$771, DW_AT_TI_begin_line(0xba2)
   20626                            .dwattr $C$DW$771, DW_AT_TI_begin_column(0x05)
   20627                            .dwattr $C$DW$771, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   20628                            .dwattr $C$DW$771, DW_AT_decl_line(0xba2)
   20629                            .dwattr $C$DW$771, DW_AT_decl_column(0x05)
   20630                            .dwattr $C$DW$771, DW_AT_TI_max_frame_size(0x18)
   20631                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2979,column 1,is_stmt,address mpu_get_compass_reg,isa
   20632                    
   20633                            .dwfde $C$DW$CIE, mpu_get_compass_reg
   20634                    $C$DW$772       .dwtag  DW_TAG_formal_parameter
   20635                            .dwattr $C$DW$772, DW_AT_name("data")
   20636                            .dwattr $C$DW$772, DW_AT_TI_symbol_name("data")
   20637                            .dwattr $C$DW$772, DW_AT_type(*$C$DW$T$196)
   20638                            .dwattr $C$DW$772, DW_AT_location[DW_OP_reg0]
   20639                    
   20640                    $C$DW$773       .dwtag  DW_TAG_formal_parameter
   20641                            .dwattr $C$DW$773, DW_AT_name("timestamp")
   20642                            .dwattr $C$DW$773, DW_AT_TI_symbol_name("timestamp")
   20643                            .dwattr $C$DW$773, DW_AT_type(*$C$DW$T$235)
   20644                            .dwattr $C$DW$773, DW_AT_location[DW_OP_reg1]
   20645                    
   20646                    ;----------------------------------------------------------------------
   20647                    ; 2978 | int mpu_get_compass_reg(short *data, unsigned long *timestamp)         
   20648                    ;----------------------------------------------------------------------
   20649                    
   20650                    ;*****************************************************************************
   20651                    ;* FUNCTION NAME: mpu_get_compass_reg                                        *
   20652                    ;*                                                                           *
   20653                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
   20654                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
   20655                    ;*   Local Frame Size  : 0 Args + 20 Auto + 4 Save = 24 byte                 *
   20656                    ;*****************************************************************************
   20657 00000000           mpu_get_compass_reg:
   20658                    ;* --------------------------------------------------------------------------*
   20659                            .dwcfi  cfa_offset, 0
   20660 00000000 B500              PUSH      {LR}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   20661                            .dwcfi  cfa_offset, 4
   20662                            .dwcfi  save_reg_to_mem, 14, -4
   20663 00000002 0D14F1AD          SUB       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
   20664                            .dwcfi  cfa_offset, 24
   20665                    $C$DW$774       .dwtag  DW_TAG_variable
   20666                            .dwattr $C$DW$774, DW_AT_name("data")
   20667                            .dwattr $C$DW$774, DW_AT_TI_symbol_name("data")
   20668                            .dwattr $C$DW$774, DW_AT_type(*$C$DW$T$196)
   20669                            .dwattr $C$DW$774, DW_AT_location[DW_OP_breg13 0]
   20670                    
   20671                    $C$DW$775       .dwtag  DW_TAG_variable
   20672                            .dwattr $C$DW$775, DW_AT_name("timestamp")
   20673                            .dwattr $C$DW$775, DW_AT_TI_symbol_name("timestamp")
   20674                            .dwattr $C$DW$775, DW_AT_type(*$C$DW$T$235)
   20675                            .dwattr $C$DW$775, DW_AT_location[DW_OP_breg13 4]
   20676                    
   20677                    $C$DW$776       .dwtag  DW_TAG_variable
   20678                            .dwattr $C$DW$776, DW_AT_name("tmp")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  377

   20679                            .dwattr $C$DW$776, DW_AT_TI_symbol_name("tmp")
   20680                            .dwattr $C$DW$776, DW_AT_type(*$C$DW$T$187)
   20681                            .dwattr $C$DW$776, DW_AT_location[DW_OP_breg13 8]
   20682                    
   20683                    ;----------------------------------------------------------------------
   20684                    ; 2980 | #ifdef AK89xx_SECONDARY                                                
   20685                    ; 2981 | unsigned char tmp[9];                                                  
   20686                    ;----------------------------------------------------------------------
   20687 00000006 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2979|  ; [ORIG 16-BIT INS]
   20688 00000008 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |2979|  ; [ORIG 16-BIT INS]
   20689                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2983,column 5,is_stmt,isa 1
   20690                    ;----------------------------------------------------------------------
   20691                    ; 2983 | if (!(st.chip_cfg.sensors & INV_XYZ_COMPASS))                          
   20692                    ;----------------------------------------------------------------------
   20693 0000000a 482F              LDR       A1, $C$CON187         ; [DPU_V7M3_PIPE] |2983|  ; [ORIG 16-BIT INS]
   20694 0000000c 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2983|  ; [ORIG 16-BIT INS]
   20695 0000000e 0840              LSRS      A1, A1, #1            ; [DPU_V7M3_PIPE] |2983|  ; [ORIG 16-BIT INS]
   20696 00000010 D202              BCS       ||$C$L496||           ; [DPU_V7M3_PIPE] |2983|  ; [ORIG 16-BIT INS]
   20697                            ; BRANCHCC OCCURS {||$C$L496||}  ; [] |2983| 
   20698                    ;* --------------------------------------------------------------------------*
   20699                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2984,column 9,is_stmt,isa 1
   20700                    ;----------------------------------------------------------------------
   20701                    ; 2984 | return -1;                                                             
   20702                    ; 2986 | #ifdef AK89xx_BYPASS                                                   
   20703                    ; 2987 | if (i2c_read(st.chip_cfg.compass_addr, AKM_REG_ST1, 8, tmp))           
   20704                    ; 2988 | return -1;                                                             
   20705                    ; 2989 | tmp[8] = AKM_SINGLE_MEASUREMENT;                                       
   20706                    ; 2990 | if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, tmp+8))       
   20707                    ; 2991 | return -1;                                                             
   20708                    ; 2992 | #else                                                                  
   20709                    ;----------------------------------------------------------------------
   20710 00000012 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2984|  ; [KEEP 32-BIT INS]
   20711 00000016 E054              B         ||$C$L501||           ; [DPU_V7M3_PIPE] |2984|  ; [ORIG 16-BIT INS]
   20712                            ; BRANCH OCCURS {||$C$L501||}    ; [] |2984| 
   20713                    ;* --------------------------------------------------------------------------*
   20714 00000018           ||$C$L496||:    
   20715                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2993,column 5,is_stmt,isa 1
   20716                    ;----------------------------------------------------------------------
   20717                    ; 2993 | if (i2c_read(st.hw->addr, st.reg->raw_compass, 8, tmp))                
   20718                    ;----------------------------------------------------------------------
   20719 00000018 482C              LDR       A1, $C$CON188         ; [DPU_V7M3_PIPE] |2993|  ; [ORIG 16-BIT INS]
   20720 0000001a 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2993|  ; [ORIG 16-BIT INS]
   20721 0000001c 0028F890          LDRB      A1, [A1, #40]         ; [DPU_V7M3_PIPE] |2993|  ; [KEEP 32-BIT INS]
   20722 00000020 2108              MOVS      A2, #8                ; [DPU_V7M3_PIPE] |2993|  ; [ORIG 16-BIT INS]
   20723 00000022 AA02              ADD       A3, SP, #8            ; [DPU_V7M3_PIPE] |2993|  ; [ORIG 16-BIT INS]
   20724                    $C$DW$777       .dwtag  DW_TAG_TI_branch
   20725                            .dwattr $C$DW$777, DW_AT_low_pc(0x00)
   20726                            .dwattr $C$DW$777, DW_AT_name("RD_MPU")
   20727                            .dwattr $C$DW$777, DW_AT_TI_call
   20728                    
   20729 00000024 FFFEF7FF!         BL        RD_MPU                ; [DPU_V7M3_PIPE] |2993|  ; [KEEP 32-BIT INS]
   20730                            ; CALL OCCURS {RD_MPU }          ; [] |2993| 
   20731 00000028 B110              CBZ       A1, ||$C$L497||       ; []  ; [ORIG 16-BIT INS]
   20732                            ; BRANCHCC OCCURS {||$C$L497||}  ; [] |2993| 
   20733                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  378

   20734                            .dwpsn  file "../MPU9250/inv_mpu.c",line 2994,column 9,is_stmt,isa 1
   20735                    ;----------------------------------------------------------------------
   20736                    ; 2994 | return -1;                                                             
   20737                    ; 2995 | #endif                                                                 
   20738                    ; 2997 | #if defined AK8975_SECONDARY                                           
   20739                    ; 2999 | if (!(tmp[0] & AKM_DATA_READY))                                        
   20740                    ; 3000 | return -2;                                                             
   20741                    ; 3001 | if ((tmp[7] & AKM_OVERFLOW) || (tmp[7] & AKM_DATA_ERROR))              
   20742                    ; 3002 | return -3;                                                             
   20743                    ; 3003 | #elif defined AK8963_SECONDARY                                         
   20744                    ;----------------------------------------------------------------------
   20745 0000002a 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |2994|  ; [KEEP 32-BIT INS]
   20746 0000002e E048              B         ||$C$L501||           ; [DPU_V7M3_PIPE] |2994|  ; [ORIG 16-BIT INS]
   20747                            ; BRANCH OCCURS {||$C$L501||}    ; [] |2994| 
   20748                    ;* --------------------------------------------------------------------------*
   20749 00000030           ||$C$L497||:    
   20750                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3005,column 5,is_stmt,isa 1
   20751                    ;----------------------------------------------------------------------
   20752                    ; 3005 | if (!(tmp[0] & AKM_DATA_READY) || (tmp[0] & AKM_DATA_OVERRUN))         
   20753                    ;----------------------------------------------------------------------
   20754 00000030 0008F89D          LDRB      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |3005|  ; [KEEP 32-BIT INS]
   20755 00000034 0840              LSRS      A1, A1, #1            ; [DPU_V7M3_PIPE] |3005|  ; [ORIG 16-BIT INS]
   20756 00000036 D303              BCC       ||$C$L498||           ; [DPU_V7M3_PIPE] |3005|  ; [ORIG 16-BIT INS]
   20757                            ; BRANCHCC OCCURS {||$C$L498||}  ; [] |3005| 
   20758                    ;* --------------------------------------------------------------------------*
   20759 00000038 0008F89D          LDRB      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |3005|  ; [KEEP 32-BIT INS]
   20760 0000003c 0880              LSRS      A1, A1, #2            ; [DPU_V7M3_PIPE] |3005|  ; [ORIG 16-BIT INS]
   20761 0000003e D302              BCC       ||$C$L499||           ; [DPU_V7M3_PIPE] |3005|  ; [ORIG 16-BIT INS]
   20762                            ; BRANCHCC OCCURS {||$C$L499||}  ; [] |3005| 
   20763                    ;* --------------------------------------------------------------------------*
   20764 00000040           ||$C$L498||:    
   20765                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3006,column 9,is_stmt,isa 1
   20766                    ;----------------------------------------------------------------------
   20767                    ; 3006 | return -2;                                                             
   20768                    ;----------------------------------------------------------------------
   20769 00000040 0001F06F          MVN       A1, #1                ; [DPU_V7M3_PIPE] |3006|  ; [KEEP 32-BIT INS]
   20770 00000044 E03D              B         ||$C$L501||           ; [DPU_V7M3_PIPE] |3006|  ; [ORIG 16-BIT INS]
   20771                            ; BRANCH OCCURS {||$C$L501||}    ; [] |3006| 
   20772                    ;* --------------------------------------------------------------------------*
   20773 00000046           ||$C$L499||:    
   20774                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3007,column 5,is_stmt,isa 1
   20775                    ;----------------------------------------------------------------------
   20776                    ; 3007 | if (tmp[7] & AKM_OVERFLOW)                                             
   20777                    ;----------------------------------------------------------------------
   20778 00000046 000FF89D          LDRB      A1, [SP, #15]         ; [DPU_V7M3_PIPE] |3007|  ; [KEEP 32-BIT INS]
   20779 0000004a 0A00              LSRS      A1, A1, #8            ; [DPU_V7M3_PIPE] |3007|  ; [ORIG 16-BIT INS]
   20780 0000004c D302              BCC       ||$C$L500||           ; [DPU_V7M3_PIPE] |3007|  ; [ORIG 16-BIT INS]
   20781                            ; BRANCHCC OCCURS {||$C$L500||}  ; [] |3007| 
   20782                    ;* --------------------------------------------------------------------------*
   20783                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3008,column 9,is_stmt,isa 1
   20784                    ;----------------------------------------------------------------------
   20785                    ; 3008 | return -3;                                                             
   20786                    ; 3009 | #endif                                                                 
   20787                    ;----------------------------------------------------------------------
   20788 0000004e 0002F06F          MVN       A1, #2                ; [DPU_V7M3_PIPE] |3008|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  379

   20789 00000052 E036              B         ||$C$L501||           ; [DPU_V7M3_PIPE] |3008|  ; [ORIG 16-BIT INS]
   20790                            ; BRANCH OCCURS {||$C$L501||}    ; [] |3008| 
   20791                    ;* --------------------------------------------------------------------------*
   20792 00000054           ||$C$L500||:    
   20793                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3010,column 5,is_stmt,isa 1
   20794                    ;----------------------------------------------------------------------
   20795                    ; 3010 | data[0] = (tmp[2] << 8) | tmp[1];                                      
   20796                    ;----------------------------------------------------------------------
   20797 00000054 200AF89D          LDRB      A3, [SP, #10]         ; [DPU_V7M3_PIPE] |3010|  ; [KEEP 32-BIT INS]
   20798 00000058 0009F89D          LDRB      A1, [SP, #9]          ; [DPU_V7M3_PIPE] |3010|  ; [KEEP 32-BIT INS]
   20799 0000005c 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |3010|  ; [ORIG 16-BIT INS]
   20800 0000005e 2002EA40          ORR       A1, A1, A3, LSL #8    ; [DPU_V7M3_PIPE] |3010|  ; [KEEP 32-BIT INS]
   20801 00000062 8008              STRH      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |3010|  ; [ORIG 16-BIT INS]
   20802                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3011,column 5,is_stmt,isa 1
   20803                    ;----------------------------------------------------------------------
   20804                    ; 3011 | data[1] = (tmp[4] << 8) | tmp[3];                                      
   20805                    ;----------------------------------------------------------------------
   20806 00000064 000BF89D          LDRB      A1, [SP, #11]         ; [DPU_V7M3_PIPE] |3011|  ; [KEEP 32-BIT INS]
   20807 00000068 200CF89D          LDRB      A3, [SP, #12]         ; [DPU_V7M3_PIPE] |3011|  ; [KEEP 32-BIT INS]
   20808 0000006c 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |3011|  ; [ORIG 16-BIT INS]
   20809 0000006e 2002EA40          ORR       A1, A1, A3, LSL #8    ; [DPU_V7M3_PIPE] |3011|  ; [KEEP 32-BIT INS]
   20810 00000072 8048              STRH      A1, [A2, #2]          ; [DPU_V7M3_PIPE] |3011|  ; [ORIG 16-BIT INS]
   20811                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3012,column 5,is_stmt,isa 1
   20812                    ;----------------------------------------------------------------------
   20813                    ; 3012 | data[2] = (tmp[6] << 8) | tmp[5];                                      
   20814                    ;----------------------------------------------------------------------
   20815 00000074 000DF89D          LDRB      A1, [SP, #13]         ; [DPU_V7M3_PIPE] |3012|  ; [KEEP 32-BIT INS]
   20816 00000078 200EF89D          LDRB      A3, [SP, #14]         ; [DPU_V7M3_PIPE] |3012|  ; [KEEP 32-BIT INS]
   20817 0000007c 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |3012|  ; [ORIG 16-BIT INS]
   20818 0000007e 2002EA40          ORR       A1, A1, A3, LSL #8    ; [DPU_V7M3_PIPE] |3012|  ; [KEEP 32-BIT INS]
   20819 00000082 8088              STRH      A1, [A2, #4]          ; [DPU_V7M3_PIPE] |3012|  ; [ORIG 16-BIT INS]
   20820                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3014,column 5,is_stmt,isa 1
   20821                    ;----------------------------------------------------------------------
   20822                    ; 3014 | data[0] = ((long)data[0] * st.chip_cfg.mag_sens_adj[0]) >> 8;          
   20823                    ;----------------------------------------------------------------------
   20824 00000084 4812              LDR       A1, $C$CON189         ; [DPU_V7M3_PIPE] |3014|  ; [ORIG 16-BIT INS]
   20825 00000086 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |3014|  ; [ORIG 16-BIT INS]
   20826 00000088 0000F9B0          LDRSH     A1, [A1, #0]          ; [DPU_V7M3_PIPE] |3014|  ; [KEEP 32-BIT INS]
   20827 0000008c 2000F9B1          LDRSH     A3, [A2, #0]          ; [DPU_V7M3_PIPE] |3014|  ; [KEEP 32-BIT INS]
   20828 00000090 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |3014|  ; [ORIG 16-BIT INS]
   20829 00000092 4350              MULS      A1, A1, A3            ; [DPU_V7M3_PIPE] |3014|  ; [ORIG 16-BIT INS]
   20830 00000094 1200              ASRS      A1, A1, #8            ; [DPU_V7M3_PIPE] |3014|  ; [ORIG 16-BIT INS]
   20831 00000096 8008              STRH      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |3014|  ; [ORIG 16-BIT INS]
   20832                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3015,column 5,is_stmt,isa 1
   20833                    ;----------------------------------------------------------------------
   20834                    ; 3015 | data[1] = ((long)data[1] * st.chip_cfg.mag_sens_adj[1]) >> 8;          
   20835                    ;----------------------------------------------------------------------
   20836 00000098 480E              LDR       A1, $C$CON190         ; [DPU_V7M3_PIPE] |3015|  ; [ORIG 16-BIT INS]
   20837 0000009a 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |3015|  ; [ORIG 16-BIT INS]
   20838 0000009c 0000F9B0          LDRSH     A1, [A1, #0]          ; [DPU_V7M3_PIPE] |3015|  ; [KEEP 32-BIT INS]
   20839 000000a0 2002F9B1          LDRSH     A3, [A2, #2]          ; [DPU_V7M3_PIPE] |3015|  ; [KEEP 32-BIT INS]
   20840 000000a4 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |3015|  ; [ORIG 16-BIT INS]
   20841 000000a6 4350              MULS      A1, A1, A3            ; [DPU_V7M3_PIPE] |3015|  ; [ORIG 16-BIT INS]
   20842 000000a8 1200              ASRS      A1, A1, #8            ; [DPU_V7M3_PIPE] |3015|  ; [ORIG 16-BIT INS]
   20843 000000aa 8048              STRH      A1, [A2, #2]          ; [DPU_V7M3_PIPE] |3015|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  380

   20844                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3016,column 5,is_stmt,isa 1
   20845                    ;----------------------------------------------------------------------
   20846                    ; 3016 | data[2] = ((long)data[2] * st.chip_cfg.mag_sens_adj[2]) >> 8;          
   20847                    ;----------------------------------------------------------------------
   20848 000000ac 480A              LDR       A1, $C$CON191         ; [DPU_V7M3_PIPE] |3016|  ; [ORIG 16-BIT INS]
   20849 000000ae 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |3016|  ; [ORIG 16-BIT INS]
   20850 000000b0 0000F9B0          LDRSH     A1, [A1, #0]          ; [DPU_V7M3_PIPE] |3016|  ; [KEEP 32-BIT INS]
   20851 000000b4 2004F9B1          LDRSH     A3, [A2, #4]          ; [DPU_V7M3_PIPE] |3016|  ; [KEEP 32-BIT INS]
   20852 000000b8 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |3016|  ; [ORIG 16-BIT INS]
   20853 000000ba 4350              MULS      A1, A1, A3            ; [DPU_V7M3_PIPE] |3016|  ; [ORIG 16-BIT INS]
   20854 000000bc 1200              ASRS      A1, A1, #8            ; [DPU_V7M3_PIPE] |3016|  ; [ORIG 16-BIT INS]
   20855 000000be 8088              STRH      A1, [A2, #4]          ; [DPU_V7M3_PIPE] |3016|  ; [ORIG 16-BIT INS]
   20856                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3018,column 5,is_stmt,isa 1
   20857                    ;----------------------------------------------------------------------
   20858                    ; 3018 | if (timestamp)                                                         
   20859                    ; 3019 |     get_ms(timestamp);                                                 
   20860                    ;----------------------------------------------------------------------
   20861                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3020,column 5,is_stmt,isa 1
   20862                    ;----------------------------------------------------------------------
   20863                    ; 3020 | return 0;                                                              
   20864                    ; 3021 | #else                                                                  
   20865                    ; 3022 | return -1;                                                             
   20866                    ; 3023 | #endif                                                                 
   20867                    ;----------------------------------------------------------------------
   20868 000000c0 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |3020|  ; [ORIG 16-BIT INS]
   20869                    ;* --------------------------------------------------------------------------*
   20870 000000c2           ||$C$L501||:    
   20871                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3024,column 1,is_stmt,isa 1
   20872 000000c2 B005              ADD       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   20873                            .dwcfi  cfa_offset, 4
   20874                    $C$DW$778       .dwtag  DW_TAG_TI_branch
   20875                            .dwattr $C$DW$778, DW_AT_low_pc(0x00)
   20876                            .dwattr $C$DW$778, DW_AT_TI_return
   20877                    
   20878 000000c4 BD00              POP       {PC}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   20879                            .dwcfi  cfa_offset, 0
   20880                            ; BRANCH OCCURS                  ; [] 
   20881                            .dwattr $C$DW$771, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   20882                            .dwattr $C$DW$771, DW_AT_TI_end_line(0xbd0)
   20883                            .dwattr $C$DW$771, DW_AT_TI_end_column(0x01)
   20884                            .dwendentry
   20885                            .dwendtag $C$DW$771
   20886                    
   20887 00000000                   .sect   ".text:mpu_get_compass_fsr"
   20888                            .clink
   20889                            .thumbfunc mpu_get_compass_fsr
   20890 00000000                   .thumb
   20891                            .global mpu_get_compass_fsr
   20892                    
   20893                    $C$DW$779       .dwtag  DW_TAG_subprogram
   20894                            .dwattr $C$DW$779, DW_AT_name("mpu_get_compass_fsr")
   20895                            .dwattr $C$DW$779, DW_AT_low_pc(mpu_get_compass_fsr)
   20896                            .dwattr $C$DW$779, DW_AT_high_pc(0x00)
   20897                            .dwattr $C$DW$779, DW_AT_TI_symbol_name("mpu_get_compass_fsr")
   20898                            .dwattr $C$DW$779, DW_AT_external
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  381

   20899                            .dwattr $C$DW$779, DW_AT_type(*$C$DW$T$10)
   20900                            .dwattr $C$DW$779, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   20901                            .dwattr $C$DW$779, DW_AT_TI_begin_line(0xbd7)
   20902                            .dwattr $C$DW$779, DW_AT_TI_begin_column(0x05)
   20903                            .dwattr $C$DW$779, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   20904                            .dwattr $C$DW$779, DW_AT_decl_line(0xbd7)
   20905                            .dwattr $C$DW$779, DW_AT_decl_column(0x05)
   20906                            .dwattr $C$DW$779, DW_AT_TI_max_frame_size(0x08)
   20907                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3032,column 1,is_stmt,address mpu_get_compass_fsr,isa
   20908                    
   20909                            .dwfde $C$DW$CIE, mpu_get_compass_fsr
   20910                    $C$DW$780       .dwtag  DW_TAG_formal_parameter
   20911                            .dwattr $C$DW$780, DW_AT_name("fsr")
   20912                            .dwattr $C$DW$780, DW_AT_TI_symbol_name("fsr")
   20913                            .dwattr $C$DW$780, DW_AT_type(*$C$DW$T$205)
   20914                            .dwattr $C$DW$780, DW_AT_location[DW_OP_reg0]
   20915                    
   20916                    ;----------------------------------------------------------------------
   20917                    ; 3031 | int mpu_get_compass_fsr(unsigned short *fsr)                           
   20918                    ;----------------------------------------------------------------------
   20919                    
   20920                    ;*****************************************************************************
   20921                    ;* FUNCTION NAME: mpu_get_compass_fsr                                        *
   20922                    ;*                                                                           *
   20923                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
   20924                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
   20925                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
   20926                    ;*****************************************************************************
   20927 00000000           mpu_get_compass_fsr:
   20928                    ;* --------------------------------------------------------------------------*
   20929                            .dwcfi  cfa_offset, 0
   20930 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
   20931                            .dwcfi  cfa_offset, 8
   20932                    $C$DW$781       .dwtag  DW_TAG_variable
   20933                            .dwattr $C$DW$781, DW_AT_name("fsr")
   20934                            .dwattr $C$DW$781, DW_AT_TI_symbol_name("fsr")
   20935                            .dwattr $C$DW$781, DW_AT_type(*$C$DW$T$205)
   20936                            .dwattr $C$DW$781, DW_AT_location[DW_OP_breg13 0]
   20937                    
   20938                    ;----------------------------------------------------------------------
   20939                    ; 3033 | #ifdef AK89xx_SECONDARY                                                
   20940                    ;----------------------------------------------------------------------
   20941 00000004 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |3032|  ; [ORIG 16-BIT INS]
   20942                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3034,column 5,is_stmt,isa 1
   20943                    ;----------------------------------------------------------------------
   20944                    ; 3034 | fsr[0] = st.hw->compass_fsr;                                           
   20945                    ;----------------------------------------------------------------------
   20946 00000006 4804              LDR       A1, $C$CON192         ; [DPU_V7M3_PIPE] |3034|  ; [ORIG 16-BIT INS]
   20947 00000008 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |3034|  ; [ORIG 16-BIT INS]
   20948 0000000a 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |3034|  ; [ORIG 16-BIT INS]
   20949 0000000c 8980              LDRH      A1, [A1, #12]         ; [DPU_V7M3_PIPE] |3034|  ; [ORIG 16-BIT INS]
   20950 0000000e 8008              STRH      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |3034|  ; [ORIG 16-BIT INS]
   20951                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3035,column 5,is_stmt,isa 1
   20952                    ;----------------------------------------------------------------------
   20953                    ; 3035 | return 0;                                                              
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  382

   20954                    ; 3036 | #else                                                                  
   20955                    ; 3037 | return -1;                                                             
   20956                    ; 3038 | #endif                                                                 
   20957                    ;----------------------------------------------------------------------
   20958 00000010 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |3035|  ; [ORIG 16-BIT INS]
   20959                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3039,column 1,is_stmt,isa 1
   20960 00000012 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   20961                            .dwcfi  cfa_offset, 0
   20962                    $C$DW$782       .dwtag  DW_TAG_TI_branch
   20963                            .dwattr $C$DW$782, DW_AT_low_pc(0x00)
   20964                            .dwattr $C$DW$782, DW_AT_TI_return
   20965                    
   20966 00000014 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   20967                            ; BRANCH OCCURS                  ; [] 
   20968                            .dwattr $C$DW$779, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   20969                            .dwattr $C$DW$779, DW_AT_TI_end_line(0xbdf)
   20970                            .dwattr $C$DW$779, DW_AT_TI_end_column(0x01)
   20971                            .dwendentry
   20972                            .dwendtag $C$DW$779
   20973                    
   20974 00000000                   .sect   ".text:mpu_lp_motion_interrupt"
   20975                            .clink
   20976                            .thumbfunc mpu_lp_motion_interrupt
   20977 00000000                   .thumb
   20978                            .global mpu_lp_motion_interrupt
   20979                    
   20980                    $C$DW$783       .dwtag  DW_TAG_subprogram
   20981                            .dwattr $C$DW$783, DW_AT_name("mpu_lp_motion_interrupt")
   20982                            .dwattr $C$DW$783, DW_AT_low_pc(mpu_lp_motion_interrupt)
   20983                            .dwattr $C$DW$783, DW_AT_high_pc(0x00)
   20984                            .dwattr $C$DW$783, DW_AT_TI_symbol_name("mpu_lp_motion_interrupt")
   20985                            .dwattr $C$DW$783, DW_AT_external
   20986                            .dwattr $C$DW$783, DW_AT_type(*$C$DW$T$10)
   20987                            .dwattr $C$DW$783, DW_AT_TI_begin_file("../MPU9250/inv_mpu.c")
   20988                            .dwattr $C$DW$783, DW_AT_TI_begin_line(0xc07)
   20989                            .dwattr $C$DW$783, DW_AT_TI_begin_column(0x05)
   20990                            .dwattr $C$DW$783, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   20991                            .dwattr $C$DW$783, DW_AT_decl_line(0xc07)
   20992                            .dwattr $C$DW$783, DW_AT_decl_column(0x05)
   20993                            .dwattr $C$DW$783, DW_AT_TI_max_frame_size(0x18)
   20994                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3081,column 1,is_stmt,address mpu_lp_motion_interrupt
   20995                    
   20996                            .dwfde $C$DW$CIE, mpu_lp_motion_interrupt
   20997                    $C$DW$784       .dwtag  DW_TAG_formal_parameter
   20998                            .dwattr $C$DW$784, DW_AT_name("thresh")
   20999                            .dwattr $C$DW$784, DW_AT_TI_symbol_name("thresh")
   21000                            .dwattr $C$DW$784, DW_AT_type(*$C$DW$T$10)
   21001                            .dwattr $C$DW$784, DW_AT_location[DW_OP_reg0]
   21002                    
   21003                    $C$DW$785       .dwtag  DW_TAG_formal_parameter
   21004                            .dwattr $C$DW$785, DW_AT_name("time")
   21005                            .dwattr $C$DW$785, DW_AT_TI_symbol_name("time")
   21006                            .dwattr $C$DW$785, DW_AT_type(*$C$DW$T$10)
   21007                            .dwattr $C$DW$785, DW_AT_location[DW_OP_reg1]
   21008                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  383

   21009                    $C$DW$786       .dwtag  DW_TAG_formal_parameter
   21010                            .dwattr $C$DW$786, DW_AT_name("lpa_freq")
   21011                            .dwattr $C$DW$786, DW_AT_TI_symbol_name("lpa_freq")
   21012                            .dwattr $C$DW$786, DW_AT_type(*$C$DW$T$10)
   21013                            .dwattr $C$DW$786, DW_AT_location[DW_OP_reg2]
   21014                    
   21015                    ;----------------------------------------------------------------------
   21016                    ; 3079 | int mpu_lp_motion_interrupt(unsigned short thresh, unsigned char time, 
   21017                    ; 3080 | unsigned short lpa_freq)                                               
   21018                    ;----------------------------------------------------------------------
   21019                    
   21020                    ;*****************************************************************************
   21021                    ;* FUNCTION NAME: mpu_lp_motion_interrupt                                    *
   21022                    ;*                                                                           *
   21023                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR                             *
   21024                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR                             *
   21025                    ;*   Local Frame Size  : 0 Args + 20 Auto + 4 Save = 24 byte                 *
   21026                    ;*****************************************************************************
   21027 00000000           mpu_lp_motion_interrupt:
   21028                    ;* --------------------------------------------------------------------------*
   21029                            .dwcfi  cfa_offset, 0
   21030 00000000 B500              PUSH      {LR}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   21031                            .dwcfi  cfa_offset, 4
   21032                            .dwcfi  save_reg_to_mem, 14, -4
   21033 00000002 0D14F1AD          SUB       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
   21034                            .dwcfi  cfa_offset, 24
   21035                    $C$DW$787       .dwtag  DW_TAG_variable
   21036                            .dwattr $C$DW$787, DW_AT_name("thresh")
   21037                            .dwattr $C$DW$787, DW_AT_TI_symbol_name("thresh")
   21038                            .dwattr $C$DW$787, DW_AT_type(*$C$DW$T$9)
   21039                            .dwattr $C$DW$787, DW_AT_location[DW_OP_breg13 0]
   21040                    
   21041                    $C$DW$788       .dwtag  DW_TAG_variable
   21042                            .dwattr $C$DW$788, DW_AT_name("lpa_freq")
   21043                            .dwattr $C$DW$788, DW_AT_TI_symbol_name("lpa_freq")
   21044                            .dwattr $C$DW$788, DW_AT_type(*$C$DW$T$9)
   21045                            .dwattr $C$DW$788, DW_AT_location[DW_OP_breg13 2]
   21046                    
   21047                    $C$DW$789       .dwtag  DW_TAG_variable
   21048                            .dwattr $C$DW$789, DW_AT_name("data")
   21049                            .dwattr $C$DW$789, DW_AT_TI_symbol_name("data")
   21050                            .dwattr $C$DW$789, DW_AT_type(*$C$DW$T$184)
   21051                            .dwattr $C$DW$789, DW_AT_location[DW_OP_breg13 4]
   21052                    
   21053                    $C$DW$790       .dwtag  DW_TAG_variable
   21054                            .dwattr $C$DW$790, DW_AT_name("time")
   21055                            .dwattr $C$DW$790, DW_AT_TI_symbol_name("time")
   21056                            .dwattr $C$DW$790, DW_AT_type(*$C$DW$T$6)
   21057                            .dwattr $C$DW$790, DW_AT_location[DW_OP_breg13 8]
   21058                    
   21059                    $C$DW$791       .dwtag  DW_TAG_label
   21060                            .dwattr $C$DW$791, DW_AT_name("lp_int_restore")
   21061                            .dwattr $C$DW$791, DW_AT_low_pc(||$C$L523||)
   21062                            .dwattr $C$DW$791, DW_AT_TI_symbol_name("lp_int_restore")
   21063                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  384

   21064                    ;----------------------------------------------------------------------
   21065                    ; 3083 | #if defined MPU6500                                                    
   21066                    ; 3084 | unsigned char data[3];                                                 
   21067                    ; 3085 | #endif                                                                 
   21068                    ;----------------------------------------------------------------------
   21069 00000006 2002F8AD          STRH      A3, [SP, #2]          ; [DPU_V7M3_PIPE] |3081|  ; [KEEP 32-BIT INS]
   21070 0000000a 1008F88D          STRB      A2, [SP, #8]          ; [DPU_V7M3_PIPE] |3081|  ; [KEEP 32-BIT INS]
   21071 0000000e 0000F8AD          STRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |3081|  ; [KEEP 32-BIT INS]
   21072                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3086,column 5,is_stmt,isa 1
   21073                    ;----------------------------------------------------------------------
   21074                    ; 3086 | if (lpa_freq) {                                                        
   21075                    ; 3087 | #if defined MPU6500                                                    
   21076                    ; 3088 |     unsigned char thresh_hw;                                           
   21077                    ;----------------------------------------------------------------------
   21078 00000012 0002F8BD          LDRH      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |3086|  ; [KEEP 32-BIT INS]
   21079 00000016 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |3086|  ; [ORIG 16-BIT INS]
   21080 00000018 AFFEF43F!         BEQ       ||$C$L520||           ; [DPU_V7M3_PIPE] |3086|  ; [KEEP 32-BIT INS]
   21081                            ; BRANCHCC OCCURS {||$C$L520||}  ; [] |3086| 
   21082                    ;* --------------------------------------------------------------------------*
   21083                    
   21084                    $C$DW$792       .dwtag  DW_TAG_lexical_block
   21085                            .dwattr $C$DW$792, DW_AT_low_pc(0x00)
   21086                            .dwattr $C$DW$792, DW_AT_high_pc(0x00)
   21087                    $C$DW$793       .dwtag  DW_TAG_variable
   21088                            .dwattr $C$DW$793, DW_AT_name("thresh_hw")
   21089                            .dwattr $C$DW$793, DW_AT_TI_symbol_name("thresh_hw")
   21090                            .dwattr $C$DW$793, DW_AT_type(*$C$DW$T$6)
   21091                            .dwattr $C$DW$793, DW_AT_location[DW_OP_breg13 12]
   21092                    
   21093                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3091,column 9,is_stmt,isa 1
   21094                    ;----------------------------------------------------------------------
   21095                    ; 3091 | if (thresh > 1020)                                                     
   21096                    ;----------------------------------------------------------------------
   21097 0000001c 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |3091|  ; [KEEP 32-BIT INS]
   21098 00000020 7F7FF5B0          CMP       A1, #1020             ; [DPU_V7M3_PIPE] |3091|  ; [KEEP 32-BIT INS]
   21099 00000024 DD03              BLE       ||$C$L502||           ; [DPU_V7M3_PIPE] |3091|  ; [ORIG 16-BIT INS]
   21100                            ; BRANCHCC OCCURS {||$C$L502||}  ; [] |3091| 
   21101                    ;* --------------------------------------------------------------------------*
   21102                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3092,column 13,is_stmt,isa 1
   21103                    ;----------------------------------------------------------------------
   21104                    ; 3092 | thresh_hw = 255;                                                       
   21105                    ;----------------------------------------------------------------------
   21106 00000026 20FF              MOVS      A1, #255              ; [DPU_V7M3_PIPE] |3092|  ; [ORIG 16-BIT INS]
   21107 00000028 000CF88D          STRB      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |3092|  ; [KEEP 32-BIT INS]
   21108 0000002c E00C              B         ||$C$L504||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   21109                            ; BRANCH OCCURS {||$C$L504||}    ; [] 
   21110                    ;* --------------------------------------------------------------------------*
   21111 0000002e           ||$C$L502||:    
   21112                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3093,column 14,is_stmt,isa 1
   21113                    ;----------------------------------------------------------------------
   21114                    ; 3093 | else if (thresh < 4)                                                   
   21115                    ;----------------------------------------------------------------------
   21116 0000002e 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |3093|  ; [KEEP 32-BIT INS]
   21117 00000032 2804              CMP       A1, #4                ; [DPU_V7M3_PIPE] |3093|  ; [ORIG 16-BIT INS]
   21118 00000034 DA03              BGE       ||$C$L503||           ; [DPU_V7M3_PIPE] |3093|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  385

   21119                            ; BRANCHCC OCCURS {||$C$L503||}  ; [] |3093| 
   21120                    ;* --------------------------------------------------------------------------*
   21121                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3094,column 13,is_stmt,isa 1
   21122                    ;----------------------------------------------------------------------
   21123                    ; 3094 | thresh_hw = 1;                                                         
   21124                    ; 3095 | else                                                                   
   21125                    ;----------------------------------------------------------------------
   21126 00000036 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |3094|  ; [ORIG 16-BIT INS]
   21127 00000038 000CF88D          STRB      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |3094|  ; [KEEP 32-BIT INS]
   21128 0000003c E004              B         ||$C$L504||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   21129                            ; BRANCH OCCURS {||$C$L504||}    ; [] 
   21130                    ;* --------------------------------------------------------------------------*
   21131 0000003e           ||$C$L503||:    
   21132                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3096,column 13,is_stmt,isa 1
   21133                    ;----------------------------------------------------------------------
   21134                    ; 3096 | thresh_hw = thresh >> 2;                                               
   21135                    ; 3097 | #endif                                                                 
   21136                    ;----------------------------------------------------------------------
   21137 0000003e 0000F8BD          LDRH      A1, [SP, #0]          ; [DPU_V7M3_PIPE] |3096|  ; [KEEP 32-BIT INS]
   21138 00000042 1080              ASRS      A1, A1, #2            ; [DPU_V7M3_PIPE] |3096|  ; [ORIG 16-BIT INS]
   21139 00000044 000CF88D          STRB      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |3096|  ; [KEEP 32-BIT INS]
   21140                    ;* --------------------------------------------------------------------------*
   21141 00000048           ||$C$L504||:    
   21142                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3099,column 9,is_stmt,isa 1
   21143                    ;----------------------------------------------------------------------
   21144                    ; 3099 | if (!time)                                                             
   21145                    ;----------------------------------------------------------------------
   21146 00000048 0008F89D          LDRB      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |3099|  ; [KEEP 32-BIT INS]
   21147 0000004c B910              CBNZ      A1, ||$C$L505||       ; []  ; [ORIG 16-BIT INS]
   21148                            ; BRANCHCC OCCURS {||$C$L505||}  ; [] |3099| 
   21149                    ;* --------------------------------------------------------------------------*
   21150                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3101,column 13,is_stmt,isa 1
   21151                    ;----------------------------------------------------------------------
   21152                    ; 3101 | time = 1;                                                              
   21153                    ; 3103 | #if defined MPU6500                                                    
   21154                    ;----------------------------------------------------------------------
   21155 0000004e 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |3101|  ; [ORIG 16-BIT INS]
   21156 00000050 0008F88D          STRB      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |3101|  ; [KEEP 32-BIT INS]
   21157                    ;* --------------------------------------------------------------------------*
   21158 00000054           ||$C$L505||:    
   21159                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3104,column 9,is_stmt,isa 1
   21160                    ;----------------------------------------------------------------------
   21161                    ; 3104 | if (lpa_freq > 640)                                                    
   21162                    ;----------------------------------------------------------------------
   21163 00000054 0002F8BD          LDRH      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |3104|  ; [KEEP 32-BIT INS]
   21164 00000058 7F20F5B0          CMP       A1, #640              ; [DPU_V7M3_PIPE] |3104|  ; [KEEP 32-BIT INS]
   21165 0000005c DD02              BLE       ||$C$L506||           ; [DPU_V7M3_PIPE] |3104|  ; [ORIG 16-BIT INS]
   21166                            ; BRANCHCC OCCURS {||$C$L506||}  ; [] |3104| 
   21167                    ;* --------------------------------------------------------------------------*
   21168                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3108,column 13,is_stmt,isa 1
   21169                    ;----------------------------------------------------------------------
   21170                    ; 3108 | return -1;                                                             
   21171                    ; 3109 | #endif                                                                 
   21172                    ;----------------------------------------------------------------------
   21173 0000005e 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |3108|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  386

   21174 00000062 E11A              B         ||$C$L525||           ; [DPU_V7M3_PIPE] |3108|  ; [ORIG 16-BIT INS]
   21175                            ; BRANCH OCCURS {||$C$L525||}    ; [] |3108| 
   21176                    ;* --------------------------------------------------------------------------*
   21177 00000064           ||$C$L506||:    
   21178                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3111,column 9,is_stmt,isa 1
   21179                    ;----------------------------------------------------------------------
   21180                    ; 3111 | if (!st.chip_cfg.int_motion_only) {                                    
   21181                    ;----------------------------------------------------------------------
   21182 00000064 488E              LDR       A1, $C$CON193         ; [DPU_V7M3_PIPE] |3111|  ; [ORIG 16-BIT INS]
   21183 00000066 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |3111|  ; [ORIG 16-BIT INS]
   21184 00000068 B9F8              CBNZ      A1, ||$C$L509||       ; []  ; [ORIG 16-BIT INS]
   21185                            ; BRANCHCC OCCURS {||$C$L509||}  ; [] |3111| 
   21186                    ;* --------------------------------------------------------------------------*
   21187                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3113,column 13,is_stmt,isa 1
   21188                    ;----------------------------------------------------------------------
   21189                    ; 3113 | if (st.chip_cfg.dmp_on) {                                              
   21190                    ;----------------------------------------------------------------------
   21191 0000006a 488E              LDR       A1, $C$CON194         ; [DPU_V7M3_PIPE] |3113|  ; [ORIG 16-BIT INS]
   21192 0000006c 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |3113|  ; [ORIG 16-BIT INS]
   21193 0000006e B130              CBZ       A1, ||$C$L507||       ; []  ; [ORIG 16-BIT INS]
   21194                            ; BRANCHCC OCCURS {||$C$L507||}  ; [] |3113| 
   21195                    ;* --------------------------------------------------------------------------*
   21196                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3114,column 17,is_stmt,isa 1
   21197                    ;----------------------------------------------------------------------
   21198                    ; 3114 | mpu_set_dmp_state(0);                                                  
   21199                    ;----------------------------------------------------------------------
   21200 00000070 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |3114|  ; [ORIG 16-BIT INS]
   21201                    $C$DW$794       .dwtag  DW_TAG_TI_branch
   21202                            .dwattr $C$DW$794, DW_AT_low_pc(0x00)
   21203                            .dwattr $C$DW$794, DW_AT_name("mpu_set_dmp_state")
   21204                            .dwattr $C$DW$794, DW_AT_TI_call
   21205                    
   21206 00000072 FFFEF7FF!         BL        mpu_set_dmp_state     ; [DPU_V7M3_PIPE] |3114|  ; [KEEP 32-BIT INS]
   21207                            ; CALL OCCURS {mpu_set_dmp_state }  ; [] |3114| 
   21208                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3115,column 17,is_stmt,isa 1
   21209                    ;----------------------------------------------------------------------
   21210                    ; 3115 | st.chip_cfg.cache.dmp_on = 1;                                          
   21211                    ; 3116 | } else                                                                 
   21212                    ;----------------------------------------------------------------------
   21213 00000076 498C              LDR       A2, $C$CON195         ; [DPU_V7M3_PIPE] |3115|  ; [ORIG 16-BIT INS]
   21214 00000078 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |3115|  ; [ORIG 16-BIT INS]
   21215 0000007a 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |3115|  ; [ORIG 16-BIT INS]
   21216 0000007c E002              B         ||$C$L508||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   21217                            ; BRANCH OCCURS {||$C$L508||}    ; [] 
   21218                    ;* --------------------------------------------------------------------------*
   21219 0000007e           ||$C$L507||:    
   21220                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3117,column 17,is_stmt,isa 1
   21221                    ;----------------------------------------------------------------------
   21222                    ; 3117 | st.chip_cfg.cache.dmp_on = 0;                                          
   21223                    ;----------------------------------------------------------------------
   21224 0000007e 498A              LDR       A2, $C$CON195         ; [DPU_V7M3_PIPE] |3117|  ; [ORIG 16-BIT INS]
   21225 00000080 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |3117|  ; [ORIG 16-BIT INS]
   21226 00000082 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |3117|  ; [ORIG 16-BIT INS]
   21227                    ;* --------------------------------------------------------------------------*
   21228 00000084           ||$C$L508||:    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  387

   21229                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3118,column 13,is_stmt,isa 1
   21230                    ;----------------------------------------------------------------------
   21231                    ; 3118 | mpu_get_gyro_fsr(&st.chip_cfg.cache.gyro_fsr);                         
   21232                    ;----------------------------------------------------------------------
   21233 00000084 4889              LDR       A1, $C$CON196         ; [DPU_V7M3_PIPE] |3118|  ; [ORIG 16-BIT INS]
   21234                    $C$DW$795       .dwtag  DW_TAG_TI_branch
   21235                            .dwattr $C$DW$795, DW_AT_low_pc(0x00)
   21236                            .dwattr $C$DW$795, DW_AT_name("mpu_get_gyro_fsr")
   21237                            .dwattr $C$DW$795, DW_AT_TI_call
   21238                    
   21239 00000086 FFFEF7FF!         BL        mpu_get_gyro_fsr      ; [DPU_V7M3_PIPE] |3118|  ; [KEEP 32-BIT INS]
   21240                            ; CALL OCCURS {mpu_get_gyro_fsr }  ; [] |3118| 
   21241                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3119,column 13,is_stmt,isa 1
   21242                    ;----------------------------------------------------------------------
   21243                    ; 3119 | mpu_get_accel_fsr(&st.chip_cfg.cache.accel_fsr);                       
   21244                    ;----------------------------------------------------------------------
   21245 0000008a 4889              LDR       A1, $C$CON197         ; [DPU_V7M3_PIPE] |3119|  ; [ORIG 16-BIT INS]
   21246                    $C$DW$796       .dwtag  DW_TAG_TI_branch
   21247                            .dwattr $C$DW$796, DW_AT_low_pc(0x00)
   21248                            .dwattr $C$DW$796, DW_AT_name("mpu_get_accel_fsr")
   21249                            .dwattr $C$DW$796, DW_AT_TI_call
   21250                    
   21251 0000008c FFFEF7FF!         BL        mpu_get_accel_fsr     ; [DPU_V7M3_PIPE] |3119|  ; [KEEP 32-BIT INS]
   21252                            ; CALL OCCURS {mpu_get_accel_fsr }  ; [] |3119| 
   21253                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3120,column 13,is_stmt,isa 1
   21254                    ;----------------------------------------------------------------------
   21255                    ; 3120 | mpu_get_lpf(&st.chip_cfg.cache.lpf);                                   
   21256                    ;----------------------------------------------------------------------
   21257 00000090 4888              LDR       A1, $C$CON198         ; [DPU_V7M3_PIPE] |3120|  ; [ORIG 16-BIT INS]
   21258                    $C$DW$797       .dwtag  DW_TAG_TI_branch
   21259                            .dwattr $C$DW$797, DW_AT_low_pc(0x00)
   21260                            .dwattr $C$DW$797, DW_AT_name("mpu_get_lpf")
   21261                            .dwattr $C$DW$797, DW_AT_TI_call
   21262                    
   21263 00000092 FFFEF7FF!         BL        mpu_get_lpf           ; [DPU_V7M3_PIPE] |3120|  ; [KEEP 32-BIT INS]
   21264                            ; CALL OCCURS {mpu_get_lpf }     ; [] |3120| 
   21265                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3121,column 13,is_stmt,isa 1
   21266                    ;----------------------------------------------------------------------
   21267                    ; 3121 | mpu_get_sample_rate(&st.chip_cfg.cache.sample_rate);                   
   21268                    ;----------------------------------------------------------------------
   21269 00000096 4888              LDR       A1, $C$CON199         ; [DPU_V7M3_PIPE] |3121|  ; [ORIG 16-BIT INS]
   21270                    $C$DW$798       .dwtag  DW_TAG_TI_branch
   21271                            .dwattr $C$DW$798, DW_AT_low_pc(0x00)
   21272                            .dwattr $C$DW$798, DW_AT_name("mpu_get_sample_rate")
   21273                            .dwattr $C$DW$798, DW_AT_TI_call
   21274                    
   21275 00000098 FFFEF7FF!         BL        mpu_get_sample_rate   ; [DPU_V7M3_PIPE] |3121|  ; [KEEP 32-BIT INS]
   21276                            ; CALL OCCURS {mpu_get_sample_rate }  ; [] |3121| 
   21277                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3122,column 13,is_stmt,isa 1
   21278                    ;----------------------------------------------------------------------
   21279                    ; 3122 | st.chip_cfg.cache.sensors_on = st.chip_cfg.sensors;                    
   21280                    ;----------------------------------------------------------------------
   21281 0000009c 4888              LDR       A1, $C$CON201         ; [DPU_V7M3_PIPE] |3122|  ; [ORIG 16-BIT INS]
   21282 0000009e 4987              LDR       A2, $C$CON200         ; [DPU_V7M3_PIPE] |3122|  ; [ORIG 16-BIT INS]
   21283 000000a0 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |3122|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  388

   21284 000000a2 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |3122|  ; [ORIG 16-BIT INS]
   21285                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3123,column 13,is_stmt,isa 1
   21286                    ;----------------------------------------------------------------------
   21287                    ; 3123 | mpu_get_fifo_config(&st.chip_cfg.cache.fifo_sensors);                  
   21288                    ; 3126 | #if defined MPU6500                                                    
   21289                    ;----------------------------------------------------------------------
   21290 000000a4 4887              LDR       A1, $C$CON202         ; [DPU_V7M3_PIPE] |3123|  ; [ORIG 16-BIT INS]
   21291                    $C$DW$799       .dwtag  DW_TAG_TI_branch
   21292                            .dwattr $C$DW$799, DW_AT_low_pc(0x00)
   21293                            .dwattr $C$DW$799, DW_AT_name("mpu_get_fifo_config")
   21294                            .dwattr $C$DW$799, DW_AT_TI_call
   21295                    
   21296 000000a6 FFFEF7FF!         BL        mpu_get_fifo_config   ; [DPU_V7M3_PIPE] |3123|  ; [KEEP 32-BIT INS]
   21297                            ; CALL OCCURS {mpu_get_fifo_config }  ; [] |3123| 
   21298                    ;* --------------------------------------------------------------------------*
   21299 000000aa           ||$C$L509||:    
   21300                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3128,column 9,is_stmt,isa 1
   21301                    ;----------------------------------------------------------------------
   21302                    ; 3128 | set_int_enable(0);                                                     
   21303                    ;----------------------------------------------------------------------
   21304 000000aa 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |3128|  ; [ORIG 16-BIT INS]
   21305                    $C$DW$800       .dwtag  DW_TAG_TI_branch
   21306                            .dwattr $C$DW$800, DW_AT_low_pc(0x00)
   21307                            .dwattr $C$DW$800, DW_AT_name("set_int_enable")
   21308                            .dwattr $C$DW$800, DW_AT_TI_call
   21309                    
   21310 000000ac FFFEF7FF!         BL        set_int_enable        ; [DPU_V7M3_PIPE] |3128|  ; [KEEP 32-BIT INS]
   21311                            ; CALL OCCURS {set_int_enable }  ; [] |3128| 
   21312                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3131,column 9,is_stmt,isa 1
   21313                    ;----------------------------------------------------------------------
   21314                    ; 3131 | data[0] = 0;                                                           
   21315                    ;----------------------------------------------------------------------
   21316 000000b0 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |3131|  ; [ORIG 16-BIT INS]
   21317 000000b2 0004F88D          STRB      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |3131|  ; [KEEP 32-BIT INS]
   21318                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3132,column 9,is_stmt,isa 1
   21319                    ;----------------------------------------------------------------------
   21320                    ; 3132 | data[1] = 0;                                                           
   21321                    ;----------------------------------------------------------------------
   21322 000000b6 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |3132|  ; [ORIG 16-BIT INS]
   21323 000000b8 0005F88D          STRB      A1, [SP, #5]          ; [DPU_V7M3_PIPE] |3132|  ; [KEEP 32-BIT INS]
   21324                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3133,column 9,is_stmt,isa 1
   21325                    ;----------------------------------------------------------------------
   21326                    ; 3133 | data[2] = BIT_STBY_XYZG;                                               
   21327                    ;----------------------------------------------------------------------
   21328 000000bc 2007              MOVS      A1, #7                ; [DPU_V7M3_PIPE] |3133|  ; [ORIG 16-BIT INS]
   21329 000000be 0006F88D          STRB      A1, [SP, #6]          ; [DPU_V7M3_PIPE] |3133|  ; [KEEP 32-BIT INS]
   21330                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3134,column 9,is_stmt,isa 1
   21331                    ;----------------------------------------------------------------------
   21332                    ; 3134 | if (i2c_write(st.hw->addr, st.reg->user_ctrl, 3, data))                
   21333                    ;----------------------------------------------------------------------
   21334 000000c2 4881              LDR       A1, $C$CON203         ; [DPU_V7M3_PIPE] |3134|  ; [ORIG 16-BIT INS]
   21335 000000c4 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |3134|  ; [ORIG 16-BIT INS]
   21336 000000c6 7900              LDRB      A1, [A1, #4]          ; [DPU_V7M3_PIPE] |3134|  ; [ORIG 16-BIT INS]
   21337 000000c8 2103              MOVS      A2, #3                ; [DPU_V7M3_PIPE] |3134|  ; [ORIG 16-BIT INS]
   21338 000000ca AA01              ADD       A3, SP, #4            ; [DPU_V7M3_PIPE] |3134|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  389

   21339                    $C$DW$801       .dwtag  DW_TAG_TI_branch
   21340                            .dwattr $C$DW$801, DW_AT_low_pc(0x00)
   21341                            .dwattr $C$DW$801, DW_AT_name("WR_MPU")
   21342                            .dwattr $C$DW$801, DW_AT_TI_call
   21343                    
   21344 000000cc FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |3134|  ; [KEEP 32-BIT INS]
   21345                            ; CALL OCCURS {WR_MPU }          ; [] |3134| 
   21346 000000d0 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |3134|  ; [ORIG 16-BIT INS]
   21347 000000d2 AFFEF47F!         BNE       ||$C$L523||           ; [DPU_V7M3_PIPE] |3134|  ; [KEEP 32-BIT INS]
   21348                            ; BRANCHCC OCCURS {||$C$L523||}  ; [] |3134| 
   21349                    ;* --------------------------------------------------------------------------*
   21350                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3135,column 13,is_stmt,isa 1
   21351                    ;----------------------------------------------------------------------
   21352                    ; 3135 | goto lp_int_restore;                                                   
   21353                    ;----------------------------------------------------------------------
   21354                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3138,column 9,is_stmt,isa 1
   21355                    ;----------------------------------------------------------------------
   21356                    ; 3138 | data[0] = thresh_hw;                                                   
   21357                    ;----------------------------------------------------------------------
   21358 000000d6 000CF89D          LDRB      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |3138|  ; [KEEP 32-BIT INS]
   21359 000000da 0004F88D          STRB      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |3138|  ; [KEEP 32-BIT INS]
   21360                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3139,column 9,is_stmt,isa 1
   21361                    ;----------------------------------------------------------------------
   21362                    ; 3139 | if (i2c_write(st.hw->addr, st.reg->motion_thr, 1, data))               
   21363                    ;----------------------------------------------------------------------
   21364 000000de 487A              LDR       A1, $C$CON203         ; [DPU_V7M3_PIPE] |3139|  ; [ORIG 16-BIT INS]
   21365 000000e0 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |3139|  ; [ORIG 16-BIT INS]
   21366 000000e2 7A80              LDRB      A1, [A1, #10]         ; [DPU_V7M3_PIPE] |3139|  ; [ORIG 16-BIT INS]
   21367 000000e4 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |3139|  ; [ORIG 16-BIT INS]
   21368 000000e6 AA01              ADD       A3, SP, #4            ; [DPU_V7M3_PIPE] |3139|  ; [ORIG 16-BIT INS]
   21369                    $C$DW$802       .dwtag  DW_TAG_TI_branch
   21370                            .dwattr $C$DW$802, DW_AT_low_pc(0x00)
   21371                            .dwattr $C$DW$802, DW_AT_name("WR_MPU")
   21372                            .dwattr $C$DW$802, DW_AT_TI_call
   21373                    
   21374 000000e8 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |3139|  ; [KEEP 32-BIT INS]
   21375                            ; CALL OCCURS {WR_MPU }          ; [] |3139| 
   21376 000000ec 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |3139|  ; [ORIG 16-BIT INS]
   21377 000000ee AFFEF47F!         BNE       ||$C$L523||           ; [DPU_V7M3_PIPE] |3139|  ; [KEEP 32-BIT INS]
   21378                            ; BRANCHCC OCCURS {||$C$L523||}  ; [] |3139| 
   21379                    ;* --------------------------------------------------------------------------*
   21380                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3140,column 13,is_stmt,isa 1
   21381                    ;----------------------------------------------------------------------
   21382                    ; 3140 | goto lp_int_restore;                                                   
   21383                    ;----------------------------------------------------------------------
   21384                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3143,column 9,is_stmt,isa 1
   21385                    ;----------------------------------------------------------------------
   21386                    ; 3143 | if (lpa_freq == 1)                                                     
   21387                    ;----------------------------------------------------------------------
   21388 000000f2 0002F8BD          LDRH      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |3143|  ; [KEEP 32-BIT INS]
   21389 000000f6 2801              CMP       A1, #1                ; [DPU_V7M3_PIPE] |3143|  ; [ORIG 16-BIT INS]
   21390 000000f8 D103              BNE       ||$C$L510||           ; [DPU_V7M3_PIPE] |3143|  ; [ORIG 16-BIT INS]
   21391                            ; BRANCHCC OCCURS {||$C$L510||}  ; [] |3143| 
   21392                    ;* --------------------------------------------------------------------------*
   21393                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3144,column 13,is_stmt,isa 1
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  390

   21394                    ;----------------------------------------------------------------------
   21395                    ; 3144 | data[0] = INV_LPA_1_25HZ;                                              
   21396                    ;----------------------------------------------------------------------
   21397 000000fa 2002              MOVS      A1, #2                ; [DPU_V7M3_PIPE] |3144|  ; [ORIG 16-BIT INS]
   21398 000000fc 0004F88D          STRB      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |3144|  ; [KEEP 32-BIT INS]
   21399 00000100 E043              B         ||$C$L519||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   21400                            ; BRANCH OCCURS {||$C$L519||}    ; [] 
   21401                    ;* --------------------------------------------------------------------------*
   21402 00000102           ||$C$L510||:    
   21403                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3145,column 14,is_stmt,isa 1
   21404                    ;----------------------------------------------------------------------
   21405                    ; 3145 | else if (lpa_freq == 2)                                                
   21406                    ;----------------------------------------------------------------------
   21407 00000102 0002F8BD          LDRH      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |3145|  ; [KEEP 32-BIT INS]
   21408 00000106 2802              CMP       A1, #2                ; [DPU_V7M3_PIPE] |3145|  ; [ORIG 16-BIT INS]
   21409 00000108 D103              BNE       ||$C$L511||           ; [DPU_V7M3_PIPE] |3145|  ; [ORIG 16-BIT INS]
   21410                            ; BRANCHCC OCCURS {||$C$L511||}  ; [] |3145| 
   21411                    ;* --------------------------------------------------------------------------*
   21412                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3146,column 13,is_stmt,isa 1
   21413                    ;----------------------------------------------------------------------
   21414                    ; 3146 | data[0] = INV_LPA_2_5HZ;                                               
   21415                    ;----------------------------------------------------------------------
   21416 0000010a 2003              MOVS      A1, #3                ; [DPU_V7M3_PIPE] |3146|  ; [ORIG 16-BIT INS]
   21417 0000010c 0004F88D          STRB      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |3146|  ; [KEEP 32-BIT INS]
   21418 00000110 E03B              B         ||$C$L519||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   21419                            ; BRANCH OCCURS {||$C$L519||}    ; [] 
   21420                    ;* --------------------------------------------------------------------------*
   21421 00000112           ||$C$L511||:    
   21422                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3147,column 14,is_stmt,isa 1
   21423                    ;----------------------------------------------------------------------
   21424                    ; 3147 | else if (lpa_freq <= 5)                                                
   21425                    ;----------------------------------------------------------------------
   21426 00000112 0002F8BD          LDRH      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |3147|  ; [KEEP 32-BIT INS]
   21427 00000116 2805              CMP       A1, #5                ; [DPU_V7M3_PIPE] |3147|  ; [ORIG 16-BIT INS]
   21428 00000118 DC03              BGT       ||$C$L512||           ; [DPU_V7M3_PIPE] |3147|  ; [ORIG 16-BIT INS]
   21429                            ; BRANCHCC OCCURS {||$C$L512||}  ; [] |3147| 
   21430                    ;* --------------------------------------------------------------------------*
   21431                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3148,column 13,is_stmt,isa 1
   21432                    ;----------------------------------------------------------------------
   21433                    ; 3148 | data[0] = INV_LPA_5HZ;                                                 
   21434                    ;----------------------------------------------------------------------
   21435 0000011a 2004              MOVS      A1, #4                ; [DPU_V7M3_PIPE] |3148|  ; [ORIG 16-BIT INS]
   21436 0000011c 0004F88D          STRB      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |3148|  ; [KEEP 32-BIT INS]
   21437 00000120 E033              B         ||$C$L519||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   21438                            ; BRANCH OCCURS {||$C$L519||}    ; [] 
   21439                    ;* --------------------------------------------------------------------------*
   21440 00000122           ||$C$L512||:    
   21441                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3149,column 14,is_stmt,isa 1
   21442                    ;----------------------------------------------------------------------
   21443                    ; 3149 | else if (lpa_freq <= 10)                                               
   21444                    ;----------------------------------------------------------------------
   21445 00000122 0002F8BD          LDRH      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |3149|  ; [KEEP 32-BIT INS]
   21446 00000126 280A              CMP       A1, #10               ; [DPU_V7M3_PIPE] |3149|  ; [ORIG 16-BIT INS]
   21447 00000128 DC03              BGT       ||$C$L513||           ; [DPU_V7M3_PIPE] |3149|  ; [ORIG 16-BIT INS]
   21448                            ; BRANCHCC OCCURS {||$C$L513||}  ; [] |3149| 
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  391

   21449                    ;* --------------------------------------------------------------------------*
   21450                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3150,column 13,is_stmt,isa 1
   21451                    ;----------------------------------------------------------------------
   21452                    ; 3150 | data[0] = INV_LPA_10HZ;                                                
   21453                    ;----------------------------------------------------------------------
   21454 0000012a 2005              MOVS      A1, #5                ; [DPU_V7M3_PIPE] |3150|  ; [ORIG 16-BIT INS]
   21455 0000012c 0004F88D          STRB      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |3150|  ; [KEEP 32-BIT INS]
   21456 00000130 E02B              B         ||$C$L519||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   21457                            ; BRANCH OCCURS {||$C$L519||}    ; [] 
   21458                    ;* --------------------------------------------------------------------------*
   21459 00000132           ||$C$L513||:    
   21460                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3151,column 14,is_stmt,isa 1
   21461                    ;----------------------------------------------------------------------
   21462                    ; 3151 | else if (lpa_freq <= 20)                                               
   21463                    ;----------------------------------------------------------------------
   21464 00000132 0002F8BD          LDRH      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |3151|  ; [KEEP 32-BIT INS]
   21465 00000136 2814              CMP       A1, #20               ; [DPU_V7M3_PIPE] |3151|  ; [ORIG 16-BIT INS]
   21466 00000138 DC03              BGT       ||$C$L514||           ; [DPU_V7M3_PIPE] |3151|  ; [ORIG 16-BIT INS]
   21467                            ; BRANCHCC OCCURS {||$C$L514||}  ; [] |3151| 
   21468                    ;* --------------------------------------------------------------------------*
   21469                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3152,column 13,is_stmt,isa 1
   21470                    ;----------------------------------------------------------------------
   21471                    ; 3152 | data[0] = INV_LPA_20HZ;                                                
   21472                    ;----------------------------------------------------------------------
   21473 0000013a 2006              MOVS      A1, #6                ; [DPU_V7M3_PIPE] |3152|  ; [ORIG 16-BIT INS]
   21474 0000013c 0004F88D          STRB      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |3152|  ; [KEEP 32-BIT INS]
   21475 00000140 E023              B         ||$C$L519||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   21476                            ; BRANCH OCCURS {||$C$L519||}    ; [] 
   21477                    ;* --------------------------------------------------------------------------*
   21478 00000142           ||$C$L514||:    
   21479                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3153,column 14,is_stmt,isa 1
   21480                    ;----------------------------------------------------------------------
   21481                    ; 3153 | else if (lpa_freq <= 40)                                               
   21482                    ;----------------------------------------------------------------------
   21483 00000142 0002F8BD          LDRH      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |3153|  ; [KEEP 32-BIT INS]
   21484 00000146 2828              CMP       A1, #40               ; [DPU_V7M3_PIPE] |3153|  ; [ORIG 16-BIT INS]
   21485 00000148 DC03              BGT       ||$C$L515||           ; [DPU_V7M3_PIPE] |3153|  ; [ORIG 16-BIT INS]
   21486                            ; BRANCHCC OCCURS {||$C$L515||}  ; [] |3153| 
   21487                    ;* --------------------------------------------------------------------------*
   21488                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3154,column 13,is_stmt,isa 1
   21489                    ;----------------------------------------------------------------------
   21490                    ; 3154 | data[0] = INV_LPA_40HZ;                                                
   21491                    ;----------------------------------------------------------------------
   21492 0000014a 2007              MOVS      A1, #7                ; [DPU_V7M3_PIPE] |3154|  ; [ORIG 16-BIT INS]
   21493 0000014c 0004F88D          STRB      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |3154|  ; [KEEP 32-BIT INS]
   21494 00000150 E01B              B         ||$C$L519||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   21495                            ; BRANCH OCCURS {||$C$L519||}    ; [] 
   21496                    ;* --------------------------------------------------------------------------*
   21497 00000152           ||$C$L515||:    
   21498                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3155,column 14,is_stmt,isa 1
   21499                    ;----------------------------------------------------------------------
   21500                    ; 3155 | else if (lpa_freq <= 80)                                               
   21501                    ;----------------------------------------------------------------------
   21502 00000152 0002F8BD          LDRH      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |3155|  ; [KEEP 32-BIT INS]
   21503 00000156 2850              CMP       A1, #80               ; [DPU_V7M3_PIPE] |3155|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  392

   21504 00000158 DC03              BGT       ||$C$L516||           ; [DPU_V7M3_PIPE] |3155|  ; [ORIG 16-BIT INS]
   21505                            ; BRANCHCC OCCURS {||$C$L516||}  ; [] |3155| 
   21506                    ;* --------------------------------------------------------------------------*
   21507                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3156,column 13,is_stmt,isa 1
   21508                    ;----------------------------------------------------------------------
   21509                    ; 3156 | data[0] = INV_LPA_80HZ;                                                
   21510                    ;----------------------------------------------------------------------
   21511 0000015a 2008              MOVS      A1, #8                ; [DPU_V7M3_PIPE] |3156|  ; [ORIG 16-BIT INS]
   21512 0000015c 0004F88D          STRB      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |3156|  ; [KEEP 32-BIT INS]
   21513 00000160 E013              B         ||$C$L519||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   21514                            ; BRANCH OCCURS {||$C$L519||}    ; [] 
   21515                    ;* --------------------------------------------------------------------------*
   21516 00000162           ||$C$L516||:    
   21517                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3157,column 14,is_stmt,isa 1
   21518                    ;----------------------------------------------------------------------
   21519                    ; 3157 | else if (lpa_freq <= 160)                                              
   21520                    ;----------------------------------------------------------------------
   21521 00000162 0002F8BD          LDRH      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |3157|  ; [KEEP 32-BIT INS]
   21522 00000166 28A0              CMP       A1, #160              ; [DPU_V7M3_PIPE] |3157|  ; [ORIG 16-BIT INS]
   21523 00000168 DC03              BGT       ||$C$L517||           ; [DPU_V7M3_PIPE] |3157|  ; [ORIG 16-BIT INS]
   21524                            ; BRANCHCC OCCURS {||$C$L517||}  ; [] |3157| 
   21525                    ;* --------------------------------------------------------------------------*
   21526                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3158,column 13,is_stmt,isa 1
   21527                    ;----------------------------------------------------------------------
   21528                    ; 3158 | data[0] = INV_LPA_160HZ;                                               
   21529                    ;----------------------------------------------------------------------
   21530 0000016a 2009              MOVS      A1, #9                ; [DPU_V7M3_PIPE] |3158|  ; [ORIG 16-BIT INS]
   21531 0000016c 0004F88D          STRB      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |3158|  ; [KEEP 32-BIT INS]
   21532 00000170 E00B              B         ||$C$L519||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   21533                            ; BRANCH OCCURS {||$C$L519||}    ; [] 
   21534                    ;* --------------------------------------------------------------------------*
   21535 00000172           ||$C$L517||:    
   21536                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3159,column 14,is_stmt,isa 1
   21537                    ;----------------------------------------------------------------------
   21538                    ; 3159 | else if (lpa_freq <= 320)                                              
   21539                    ;----------------------------------------------------------------------
   21540 00000172 0002F8BD          LDRH      A1, [SP, #2]          ; [DPU_V7M3_PIPE] |3159|  ; [KEEP 32-BIT INS]
   21541 00000176 7FA0F5B0          CMP       A1, #320              ; [DPU_V7M3_PIPE] |3159|  ; [KEEP 32-BIT INS]
   21542 0000017a DC03              BGT       ||$C$L518||           ; [DPU_V7M3_PIPE] |3159|  ; [ORIG 16-BIT INS]
   21543                            ; BRANCHCC OCCURS {||$C$L518||}  ; [] |3159| 
   21544                    ;* --------------------------------------------------------------------------*
   21545                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3160,column 13,is_stmt,isa 1
   21546                    ;----------------------------------------------------------------------
   21547                    ; 3160 | data[0] = INV_LPA_320HZ;                                               
   21548                    ; 3161 | else                                                                   
   21549                    ;----------------------------------------------------------------------
   21550 0000017c 200A              MOVS      A1, #10               ; [DPU_V7M3_PIPE] |3160|  ; [ORIG 16-BIT INS]
   21551 0000017e 0004F88D          STRB      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |3160|  ; [KEEP 32-BIT INS]
   21552 00000182 E002              B         ||$C$L519||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   21553                            ; BRANCH OCCURS {||$C$L519||}    ; [] 
   21554                    ;* --------------------------------------------------------------------------*
   21555 00000184           ||$C$L518||:    
   21556                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3162,column 13,is_stmt,isa 1
   21557                    ;----------------------------------------------------------------------
   21558                    ; 3162 | data[0] = INV_LPA_640HZ;                                               
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  393

   21559                    ;----------------------------------------------------------------------
   21560 00000184 200B              MOVS      A1, #11               ; [DPU_V7M3_PIPE] |3162|  ; [ORIG 16-BIT INS]
   21561 00000186 0004F88D          STRB      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |3162|  ; [KEEP 32-BIT INS]
   21562                    ;* --------------------------------------------------------------------------*
   21563 0000018a           ||$C$L519||:    
   21564                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3163,column 9,is_stmt,isa 1
   21565                    ;----------------------------------------------------------------------
   21566                    ; 3163 | if (i2c_write(st.hw->addr, st.reg->lp_accel_odr, 1, data))             
   21567                    ;----------------------------------------------------------------------
   21568 0000018a 484F              LDR       A1, $C$CON203         ; [DPU_V7M3_PIPE] |3163|  ; [ORIG 16-BIT INS]
   21569 0000018c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |3163|  ; [ORIG 16-BIT INS]
   21570 0000018e 7A40              LDRB      A1, [A1, #9]          ; [DPU_V7M3_PIPE] |3163|  ; [ORIG 16-BIT INS]
   21571 00000190 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |3163|  ; [ORIG 16-BIT INS]
   21572 00000192 AA01              ADD       A3, SP, #4            ; [DPU_V7M3_PIPE] |3163|  ; [ORIG 16-BIT INS]
   21573                    $C$DW$803       .dwtag  DW_TAG_TI_branch
   21574                            .dwattr $C$DW$803, DW_AT_low_pc(0x00)
   21575                            .dwattr $C$DW$803, DW_AT_name("WR_MPU")
   21576                            .dwattr $C$DW$803, DW_AT_TI_call
   21577                    
   21578 00000194 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |3163|  ; [KEEP 32-BIT INS]
   21579                            ; CALL OCCURS {WR_MPU }          ; [] |3163| 
   21580 00000198 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |3163|  ; [ORIG 16-BIT INS]
   21581 0000019a D13A              BNE       ||$C$L523||           ; [DPU_V7M3_PIPE] |3163|  ; [ORIG 16-BIT INS]
   21582                            ; BRANCHCC OCCURS {||$C$L523||}  ; [] |3163| 
   21583                    ;* --------------------------------------------------------------------------*
   21584                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3164,column 13,is_stmt,isa 1
   21585                    ;----------------------------------------------------------------------
   21586                    ; 3164 | goto lp_int_restore;                                                   
   21587                    ;----------------------------------------------------------------------
   21588                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3167,column 9,is_stmt,isa 1
   21589                    ;----------------------------------------------------------------------
   21590                    ; 3167 | data[0] = BITS_WOM_EN;                                                 
   21591                    ;----------------------------------------------------------------------
   21592 0000019c 20C0              MOVS      A1, #192              ; [DPU_V7M3_PIPE] |3167|  ; [ORIG 16-BIT INS]
   21593 0000019e 0004F88D          STRB      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |3167|  ; [KEEP 32-BIT INS]
   21594                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3168,column 9,is_stmt,isa 1
   21595                    ;----------------------------------------------------------------------
   21596                    ; 3168 | if (i2c_write(st.hw->addr, st.reg->accel_intel, 1, data))              
   21597                    ;----------------------------------------------------------------------
   21598 000001a2 4849              LDR       A1, $C$CON203         ; [DPU_V7M3_PIPE] |3168|  ; [ORIG 16-BIT INS]
   21599 000001a4 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |3168|  ; [ORIG 16-BIT INS]
   21600 000001a6 7D00              LDRB      A1, [A1, #20]         ; [DPU_V7M3_PIPE] |3168|  ; [ORIG 16-BIT INS]
   21601 000001a8 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |3168|  ; [ORIG 16-BIT INS]
   21602 000001aa AA01              ADD       A3, SP, #4            ; [DPU_V7M3_PIPE] |3168|  ; [ORIG 16-BIT INS]
   21603                    $C$DW$804       .dwtag  DW_TAG_TI_branch
   21604                            .dwattr $C$DW$804, DW_AT_low_pc(0x00)
   21605                            .dwattr $C$DW$804, DW_AT_name("WR_MPU")
   21606                            .dwattr $C$DW$804, DW_AT_TI_call
   21607                    
   21608 000001ac FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |3168|  ; [KEEP 32-BIT INS]
   21609                            ; CALL OCCURS {WR_MPU }          ; [] |3168| 
   21610 000001b0 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |3168|  ; [ORIG 16-BIT INS]
   21611 000001b2 D12E              BNE       ||$C$L523||           ; [DPU_V7M3_PIPE] |3168|  ; [ORIG 16-BIT INS]
   21612                            ; BRANCHCC OCCURS {||$C$L523||}  ; [] |3168| 
   21613                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  394

   21614                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3169,column 13,is_stmt,isa 1
   21615                    ;----------------------------------------------------------------------
   21616                    ; 3169 | goto lp_int_restore;                                                   
   21617                    ;----------------------------------------------------------------------
   21618                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3172,column 9,is_stmt,isa 1
   21619                    ;----------------------------------------------------------------------
   21620                    ; 3172 | data[0] = BIT_LPA_CYCLE;                                               
   21621                    ;----------------------------------------------------------------------
   21622 000001b4 2020              MOVS      A1, #32               ; [DPU_V7M3_PIPE] |3172|  ; [ORIG 16-BIT INS]
   21623 000001b6 0004F88D          STRB      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |3172|  ; [KEEP 32-BIT INS]
   21624                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3173,column 9,is_stmt,isa 1
   21625                    ;----------------------------------------------------------------------
   21626                    ; 3173 | if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))               
   21627                    ;----------------------------------------------------------------------
   21628 000001ba 4843              LDR       A1, $C$CON203         ; [DPU_V7M3_PIPE] |3173|  ; [ORIG 16-BIT INS]
   21629 000001bc 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |3173|  ; [ORIG 16-BIT INS]
   21630 000001be 7D40              LDRB      A1, [A1, #21]         ; [DPU_V7M3_PIPE] |3173|  ; [ORIG 16-BIT INS]
   21631 000001c0 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |3173|  ; [ORIG 16-BIT INS]
   21632 000001c2 AA01              ADD       A3, SP, #4            ; [DPU_V7M3_PIPE] |3173|  ; [ORIG 16-BIT INS]
   21633                    $C$DW$805       .dwtag  DW_TAG_TI_branch
   21634                            .dwattr $C$DW$805, DW_AT_low_pc(0x00)
   21635                            .dwattr $C$DW$805, DW_AT_name("WR_MPU")
   21636                            .dwattr $C$DW$805, DW_AT_TI_call
   21637                    
   21638 000001c4 FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |3173|  ; [KEEP 32-BIT INS]
   21639                            ; CALL OCCURS {WR_MPU }          ; [] |3173| 
   21640 000001c8 BB18              CBNZ      A1, ||$C$L523||       ; []  ; [ORIG 16-BIT INS]
   21641                            ; BRANCHCC OCCURS {||$C$L523||}  ; [] |3173| 
   21642                    ;* --------------------------------------------------------------------------*
   21643                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3174,column 13,is_stmt,isa 1
   21644                    ;----------------------------------------------------------------------
   21645                    ; 3174 | goto lp_int_restore;                                                   
   21646                    ;----------------------------------------------------------------------
   21647                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3177,column 9,is_stmt,isa 1
   21648                    ;----------------------------------------------------------------------
   21649                    ; 3177 | data[0] = BIT_MOT_INT_EN;                                              
   21650                    ;----------------------------------------------------------------------
   21651 000001ca 2040              MOVS      A1, #64               ; [DPU_V7M3_PIPE] |3177|  ; [ORIG 16-BIT INS]
   21652 000001cc 0004F88D          STRB      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |3177|  ; [KEEP 32-BIT INS]
   21653                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3178,column 9,is_stmt,isa 1
   21654                    ;----------------------------------------------------------------------
   21655                    ; 3178 | if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))               
   21656                    ;----------------------------------------------------------------------
   21657 000001d0 483D              LDR       A1, $C$CON203         ; [DPU_V7M3_PIPE] |3178|  ; [ORIG 16-BIT INS]
   21658 000001d2 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |3178|  ; [ORIG 16-BIT INS]
   21659 000001d4 7C40              LDRB      A1, [A1, #17]         ; [DPU_V7M3_PIPE] |3178|  ; [ORIG 16-BIT INS]
   21660 000001d6 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |3178|  ; [ORIG 16-BIT INS]
   21661 000001d8 AA01              ADD       A3, SP, #4            ; [DPU_V7M3_PIPE] |3178|  ; [ORIG 16-BIT INS]
   21662                    $C$DW$806       .dwtag  DW_TAG_TI_branch
   21663                            .dwattr $C$DW$806, DW_AT_low_pc(0x00)
   21664                            .dwattr $C$DW$806, DW_AT_name("WR_MPU")
   21665                            .dwattr $C$DW$806, DW_AT_TI_call
   21666                    
   21667 000001da FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |3178|  ; [KEEP 32-BIT INS]
   21668                            ; CALL OCCURS {WR_MPU }          ; [] |3178| 
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  395

   21669 000001de B9C0              CBNZ      A1, ||$C$L523||       ; []  ; [ORIG 16-BIT INS]
   21670                            ; BRANCHCC OCCURS {||$C$L523||}  ; [] |3178| 
   21671                    ;* --------------------------------------------------------------------------*
   21672                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3179,column 13,is_stmt,isa 1
   21673                    ;----------------------------------------------------------------------
   21674                    ; 3179 | goto lp_int_restore;                                                   
   21675                    ;----------------------------------------------------------------------
   21676                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3181,column 9,is_stmt,isa 1
   21677                    ;----------------------------------------------------------------------
   21678                    ; 3181 | st.chip_cfg.int_motion_only = 1;                                       
   21679                    ;----------------------------------------------------------------------
   21680 000001e0 492F              LDR       A2, $C$CON193         ; [DPU_V7M3_PIPE] |3181|  ; [ORIG 16-BIT INS]
   21681 000001e2 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |3181|  ; [ORIG 16-BIT INS]
   21682 000001e4 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |3181|  ; [ORIG 16-BIT INS]
   21683                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3182,column 9,is_stmt,isa 1
   21684                    ;----------------------------------------------------------------------
   21685                    ; 3182 | return 0;                                                              
   21686                    ; 3183 | #endif                                                                 
   21687                    ; 3184 | } else {                                                               
   21688                    ; 3186 | unsigned int ii;                                                       
   21689                    ;----------------------------------------------------------------------
   21690 000001e6 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |3182|  ; [ORIG 16-BIT INS]
   21691 000001e8 E057              B         ||$C$L525||           ; [DPU_V7M3_PIPE] |3182|  ; [ORIG 16-BIT INS]
   21692                            ; BRANCH OCCURS {||$C$L525||}    ; [] |3182| 
   21693                    ;* --------------------------------------------------------------------------*
   21694                            .dwendtag $C$DW$792
   21695                    
   21696                    ;* --------------------------------------------------------------------------*
   21697                    ||$C$L520||:    
   21698                    
   21699                    $C$DW$807       .dwtag  DW_TAG_lexical_block
   21700                            .dwattr $C$DW$807, DW_AT_low_pc(0x00)
   21701                            .dwattr $C$DW$807, DW_AT_high_pc(0x00)
   21702                    $C$DW$808       .dwtag  DW_TAG_variable
   21703                            .dwattr $C$DW$808, DW_AT_name("ii")
   21704                            .dwattr $C$DW$808, DW_AT_TI_symbol_name("ii")
   21705                            .dwattr $C$DW$808, DW_AT_type(*$C$DW$T$11)
   21706                            .dwattr $C$DW$808, DW_AT_location[DW_OP_breg13 12]
   21707                    
   21708                    $C$DW$809       .dwtag  DW_TAG_variable
   21709                            .dwattr $C$DW$809, DW_AT_name("cache_ptr")
   21710                            .dwattr $C$DW$809, DW_AT_TI_symbol_name("cache_ptr")
   21711                            .dwattr $C$DW$809, DW_AT_type(*$C$DW$T$376)
   21712                            .dwattr $C$DW$809, DW_AT_location[DW_OP_breg13 16]
   21713                    
   21714                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3187,column 25,is_stmt,isa 1
   21715                    ;----------------------------------------------------------------------
   21716                    ; 3187 | char *cache_ptr = (char*)&st.chip_cfg.cache;                           
   21717                    ;----------------------------------------------------------------------
   21718 000001ea 4830              LDR       A1, $C$CON196         ; [DPU_V7M3_PIPE] |3187|  ; [ORIG 16-BIT INS]
   21719 000001ec 9004              STR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |3187|  ; [ORIG 16-BIT INS]
   21720                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3188,column 14,is_stmt,isa 1
   21721                    ;----------------------------------------------------------------------
   21722                    ; 3188 | for (ii = 0; ii < sizeof(st.chip_cfg.cache); ii++) {                   
   21723                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  396

   21724 000001ee 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |3188|  ; [ORIG 16-BIT INS]
   21725 000001f0 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |3188|  ; [ORIG 16-BIT INS]
   21726                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3188,column 22,is_stmt,isa 1
   21727 000001f2 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |3188|  ; [ORIG 16-BIT INS]
   21728 000001f4 280C              CMP       A1, #12               ; [DPU_V7M3_PIPE] |3188|  ; [ORIG 16-BIT INS]
   21729 000001f6 D209              BCS       ||$C$L522||           ; [DPU_V7M3_PIPE] |3188|  ; [ORIG 16-BIT INS]
   21730                            ; BRANCHCC OCCURS {||$C$L522||}  ; [] |3188| 
   21731                    ;* --------------------------------------------------------------------------*
   21732                    ;*   BEGIN LOOP ||$C$L521||
   21733                    ;*
   21734                    ;*   Loop source line                : 3188
   21735                    ;*   Loop closing brace source line  : 3191
   21736                    ;*   Known Minimum Trip Count        : 1
   21737                    ;*   Known Maximum Trip Count        : 4294967295
   21738                    ;*   Known Max Trip Count Factor     : 1
   21739                    ;* --------------------------------------------------------------------------*
   21740 000001f8           ||$C$L521||:    
   21741                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3189,column 13,is_stmt,isa 1
   21742                    ;----------------------------------------------------------------------
   21743                    ; 3189 | if (cache_ptr[ii] != 0)                                                
   21744                    ;----------------------------------------------------------------------
   21745 000001f8 9804              LDR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |3189|  ; [ORIG 16-BIT INS]
   21746 000001fa 9903              LDR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |3189|  ; [ORIG 16-BIT INS]
   21747 000001fc 5C08              LDRB      A1, [A2, +A1]         ; [DPU_V7M3_PIPE] |3189|  ; [ORIG 16-BIT INS]
   21748 000001fe B940              CBNZ      A1, ||$C$L523||       ; []  ; [ORIG 16-BIT INS]
   21749                            ; BRANCHCC OCCURS {||$C$L523||}  ; [] |3189| 
   21750                    ;* --------------------------------------------------------------------------*
   21751                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3190,column 17,is_stmt,isa 1
   21752                    ;----------------------------------------------------------------------
   21753                    ; 3190 | goto lp_int_restore;                                                   
   21754                    ;----------------------------------------------------------------------
   21755                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3188,column 54,is_stmt,isa 1
   21756 00000200 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |3188|  ; [ORIG 16-BIT INS]
   21757 00000202 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |3188|  ; [ORIG 16-BIT INS]
   21758 00000204 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |3188|  ; [ORIG 16-BIT INS]
   21759                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3188,column 22,is_stmt,isa 1
   21760 00000206 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |3188|  ; [ORIG 16-BIT INS]
   21761 00000208 280C              CMP       A1, #12               ; [DPU_V7M3_PIPE] |3188|  ; [ORIG 16-BIT INS]
   21762 0000020a D3F5              BCC       ||$C$L521||           ; [DPU_V7M3_PIPE] |3188|  ; [ORIG 16-BIT INS]
   21763                            ; BRANCHCC OCCURS {||$C$L521||}  ; [] |3188| 
   21764                    ;* --------------------------------------------------------------------------*
   21765 0000020c           ||$C$L522||:    
   21766                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3193,column 9,is_stmt,isa 1
   21767                    ;----------------------------------------------------------------------
   21768                    ; 3193 | return -1;                                                             
   21769                    ; 3195 | lp_int_restore:                                                        
   21770                    ;----------------------------------------------------------------------
   21771 0000020c 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |3193|  ; [KEEP 32-BIT INS]
   21772 00000210 E043              B         ||$C$L525||           ; [DPU_V7M3_PIPE] |3193|  ; [ORIG 16-BIT INS]
   21773                            ; BRANCH OCCURS {||$C$L525||}    ; [] |3193| 
   21774                    ;* --------------------------------------------------------------------------*
   21775                            .dwendtag $C$DW$807
   21776                    
   21777                    ;* --------------------------------------------------------------------------*
   21778                    ;*   BEGIN LOOP ||$C$L523||
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  397

   21779                    ;* --------------------------------------------------------------------------*
   21780 00000212           ||$C$L523||:    
   21781                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3197,column 5,is_stmt,isa 1
   21782                    ;----------------------------------------------------------------------
   21783                    ; 3197 | st.chip_cfg.gyro_fsr = 0xFF;                                           
   21784                    ;----------------------------------------------------------------------
   21785 00000212 492E              LDR       A2, $C$CON204         ; [DPU_V7M3_PIPE] |3197|  ; [ORIG 16-BIT INS]
   21786 00000214 20FF              MOVS      A1, #255              ; [DPU_V7M3_PIPE] |3197|  ; [ORIG 16-BIT INS]
   21787 00000216 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |3197|  ; [ORIG 16-BIT INS]
   21788                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3198,column 5,is_stmt,isa 1
   21789                    ;----------------------------------------------------------------------
   21790                    ; 3198 | st.chip_cfg.accel_fsr = 0xFF;                                          
   21791                    ;----------------------------------------------------------------------
   21792 00000218 492D              LDR       A2, $C$CON205         ; [DPU_V7M3_PIPE] |3198|  ; [ORIG 16-BIT INS]
   21793 0000021a 20FF              MOVS      A1, #255              ; [DPU_V7M3_PIPE] |3198|  ; [ORIG 16-BIT INS]
   21794 0000021c 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |3198|  ; [ORIG 16-BIT INS]
   21795                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3199,column 5,is_stmt,isa 1
   21796                    ;----------------------------------------------------------------------
   21797                    ; 3199 | st.chip_cfg.lpf = 0xFF;                                                
   21798                    ;----------------------------------------------------------------------
   21799 0000021e 492D              LDR       A2, $C$CON206         ; [DPU_V7M3_PIPE] |3199|  ; [ORIG 16-BIT INS]
   21800 00000220 20FF              MOVS      A1, #255              ; [DPU_V7M3_PIPE] |3199|  ; [ORIG 16-BIT INS]
   21801 00000222 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |3199|  ; [ORIG 16-BIT INS]
   21802                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3200,column 5,is_stmt,isa 1
   21803                    ;----------------------------------------------------------------------
   21804                    ; 3200 | st.chip_cfg.sample_rate = 0xFFFF;                                      
   21805                    ;----------------------------------------------------------------------
   21806 00000224 492C              LDR       A2, $C$CON207         ; [DPU_V7M3_PIPE] |3200|  ; [ORIG 16-BIT INS]
   21807 00000226 70FFF64F          MOV       A1, #65535            ; [DPU_V7M3_PIPE] |3200|  ; [KEEP 32-BIT INS]
   21808 0000022a 8008              STRH      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |3200|  ; [ORIG 16-BIT INS]
   21809                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3201,column 5,is_stmt,isa 1
   21810                    ;----------------------------------------------------------------------
   21811                    ; 3201 | st.chip_cfg.sensors = 0xFF;                                            
   21812                    ;----------------------------------------------------------------------
   21813 0000022c 4924              LDR       A2, $C$CON201         ; [DPU_V7M3_PIPE] |3201|  ; [ORIG 16-BIT INS]
   21814 0000022e 20FF              MOVS      A1, #255              ; [DPU_V7M3_PIPE] |3201|  ; [ORIG 16-BIT INS]
   21815 00000230 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |3201|  ; [ORIG 16-BIT INS]
   21816                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3202,column 5,is_stmt,isa 1
   21817                    ;----------------------------------------------------------------------
   21818                    ; 3202 | st.chip_cfg.fifo_enable = 0xFF;                                        
   21819                    ;----------------------------------------------------------------------
   21820 00000232 492A              LDR       A2, $C$CON208         ; [DPU_V7M3_PIPE] |3202|  ; [ORIG 16-BIT INS]
   21821 00000234 20FF              MOVS      A1, #255              ; [DPU_V7M3_PIPE] |3202|  ; [ORIG 16-BIT INS]
   21822 00000236 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |3202|  ; [ORIG 16-BIT INS]
   21823                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3203,column 5,is_stmt,isa 1
   21824                    ;----------------------------------------------------------------------
   21825                    ; 3203 | st.chip_cfg.clk_src = INV_CLK_PLL;                                     
   21826                    ;----------------------------------------------------------------------
   21827 00000238 4929              LDR       A2, $C$CON209         ; [DPU_V7M3_PIPE] |3203|  ; [ORIG 16-BIT INS]
   21828 0000023a 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |3203|  ; [ORIG 16-BIT INS]
   21829 0000023c 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |3203|  ; [ORIG 16-BIT INS]
   21830                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3204,column 5,is_stmt,isa 1
   21831                    ;----------------------------------------------------------------------
   21832                    ; 3204 | mpu_set_sensors(st.chip_cfg.cache.sensors_on);                         
   21833                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  398

   21834 0000023e 481F              LDR       A1, $C$CON200         ; [DPU_V7M3_PIPE] |3204|  ; [ORIG 16-BIT INS]
   21835 00000240 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |3204|  ; [ORIG 16-BIT INS]
   21836                    $C$DW$810       .dwtag  DW_TAG_TI_branch
   21837                            .dwattr $C$DW$810, DW_AT_low_pc(0x00)
   21838                            .dwattr $C$DW$810, DW_AT_name("mpu_set_sensors")
   21839                            .dwattr $C$DW$810, DW_AT_TI_call
   21840                    
   21841 00000242 FFFEF7FF!         BL        mpu_set_sensors       ; [DPU_V7M3_PIPE] |3204|  ; [KEEP 32-BIT INS]
   21842                            ; CALL OCCURS {mpu_set_sensors }  ; [] |3204| 
   21843                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3205,column 5,is_stmt,isa 1
   21844                    ;----------------------------------------------------------------------
   21845                    ; 3205 | mpu_set_gyro_fsr(st.chip_cfg.cache.gyro_fsr);                          
   21846                    ;----------------------------------------------------------------------
   21847 00000246 4819              LDR       A1, $C$CON196         ; [DPU_V7M3_PIPE] |3205|  ; [ORIG 16-BIT INS]
   21848 00000248 8800              LDRH      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |3205|  ; [ORIG 16-BIT INS]
   21849                    $C$DW$811       .dwtag  DW_TAG_TI_branch
   21850                            .dwattr $C$DW$811, DW_AT_low_pc(0x00)
   21851                            .dwattr $C$DW$811, DW_AT_name("mpu_set_gyro_fsr")
   21852                            .dwattr $C$DW$811, DW_AT_TI_call
   21853                    
   21854 0000024a FFFEF7FF!         BL        mpu_set_gyro_fsr      ; [DPU_V7M3_PIPE] |3205|  ; [KEEP 32-BIT INS]
   21855                            ; CALL OCCURS {mpu_set_gyro_fsr }  ; [] |3205| 
   21856                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3206,column 5,is_stmt,isa 1
   21857                    ;----------------------------------------------------------------------
   21858                    ; 3206 | mpu_set_accel_fsr(st.chip_cfg.cache.accel_fsr);                        
   21859                    ;----------------------------------------------------------------------
   21860 0000024e 4818              LDR       A1, $C$CON197         ; [DPU_V7M3_PIPE] |3206|  ; [ORIG 16-BIT INS]
   21861 00000250 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |3206|  ; [ORIG 16-BIT INS]
   21862                    $C$DW$812       .dwtag  DW_TAG_TI_branch
   21863                            .dwattr $C$DW$812, DW_AT_low_pc(0x00)
   21864                            .dwattr $C$DW$812, DW_AT_name("mpu_set_accel_fsr")
   21865                            .dwattr $C$DW$812, DW_AT_TI_call
   21866                    
   21867 00000252 FFFEF7FF!         BL        mpu_set_accel_fsr     ; [DPU_V7M3_PIPE] |3206|  ; [KEEP 32-BIT INS]
   21868                            ; CALL OCCURS {mpu_set_accel_fsr }  ; [] |3206| 
   21869                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3207,column 5,is_stmt,isa 1
   21870                    ;----------------------------------------------------------------------
   21871                    ; 3207 | mpu_set_lpf(st.chip_cfg.cache.lpf);                                    
   21872                    ;----------------------------------------------------------------------
   21873 00000256 4817              LDR       A1, $C$CON198         ; [DPU_V7M3_PIPE] |3207|  ; [ORIG 16-BIT INS]
   21874 00000258 8800              LDRH      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |3207|  ; [ORIG 16-BIT INS]
   21875                    $C$DW$813       .dwtag  DW_TAG_TI_branch
   21876                            .dwattr $C$DW$813, DW_AT_low_pc(0x00)
   21877                            .dwattr $C$DW$813, DW_AT_name("mpu_set_lpf")
   21878                            .dwattr $C$DW$813, DW_AT_TI_call
   21879                    
   21880 0000025a FFFEF7FF!         BL        mpu_set_lpf           ; [DPU_V7M3_PIPE] |3207|  ; [KEEP 32-BIT INS]
   21881                            ; CALL OCCURS {mpu_set_lpf }     ; [] |3207| 
   21882                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3208,column 5,is_stmt,isa 1
   21883                    ;----------------------------------------------------------------------
   21884                    ; 3208 | mpu_set_sample_rate(st.chip_cfg.cache.sample_rate);                    
   21885                    ;----------------------------------------------------------------------
   21886 0000025e 4816              LDR       A1, $C$CON199         ; [DPU_V7M3_PIPE] |3208|  ; [ORIG 16-BIT INS]
   21887 00000260 8800              LDRH      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |3208|  ; [ORIG 16-BIT INS]
   21888                    $C$DW$814       .dwtag  DW_TAG_TI_branch
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  399

   21889                            .dwattr $C$DW$814, DW_AT_low_pc(0x00)
   21890                            .dwattr $C$DW$814, DW_AT_name("mpu_set_sample_rate")
   21891                            .dwattr $C$DW$814, DW_AT_TI_call
   21892                    
   21893 00000262 FFFEF7FF!         BL        mpu_set_sample_rate   ; [DPU_V7M3_PIPE] |3208|  ; [KEEP 32-BIT INS]
   21894                            ; CALL OCCURS {mpu_set_sample_rate }  ; [] |3208| 
   21895                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3209,column 5,is_stmt,isa 1
   21896                    ;----------------------------------------------------------------------
   21897                    ; 3209 | mpu_configure_fifo(st.chip_cfg.cache.fifo_sensors);                    
   21898                    ;----------------------------------------------------------------------
   21899 00000266 4817              LDR       A1, $C$CON202         ; [DPU_V7M3_PIPE] |3209|  ; [ORIG 16-BIT INS]
   21900 00000268 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |3209|  ; [ORIG 16-BIT INS]
   21901                    $C$DW$815       .dwtag  DW_TAG_TI_branch
   21902                            .dwattr $C$DW$815, DW_AT_low_pc(0x00)
   21903                            .dwattr $C$DW$815, DW_AT_name("mpu_configure_fifo")
   21904                            .dwattr $C$DW$815, DW_AT_TI_call
   21905                    
   21906 0000026a FFFEF7FF!         BL        mpu_configure_fifo    ; [DPU_V7M3_PIPE] |3209|  ; [KEEP 32-BIT INS]
   21907                            ; CALL OCCURS {mpu_configure_fifo }  ; [] |3209| 
   21908                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3211,column 5,is_stmt,isa 1
   21909                    ;----------------------------------------------------------------------
   21910                    ; 3211 | if (st.chip_cfg.cache.dmp_on)                                          
   21911                    ;----------------------------------------------------------------------
   21912 0000026e 480E              LDR       A1, $C$CON195         ; [DPU_V7M3_PIPE] |3211|  ; [ORIG 16-BIT INS]
   21913 00000270 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |3211|  ; [ORIG 16-BIT INS]
   21914 00000272 B110              CBZ       A1, ||$C$L524||       ; []  ; [ORIG 16-BIT INS]
   21915                            ; BRANCHCC OCCURS {||$C$L524||}  ; [] |3211| 
   21916                    ;* --------------------------------------------------------------------------*
   21917                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3212,column 9,is_stmt,isa 1
   21918                    ;----------------------------------------------------------------------
   21919                    ; 3212 | mpu_set_dmp_state(1);                                                  
   21920                    ; 3214 | #ifdef MPU6500                                                         
   21921                    ;----------------------------------------------------------------------
   21922 00000274 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |3212|  ; [ORIG 16-BIT INS]
   21923                    $C$DW$816       .dwtag  DW_TAG_TI_branch
   21924                            .dwattr $C$DW$816, DW_AT_low_pc(0x00)
   21925                            .dwattr $C$DW$816, DW_AT_name("mpu_set_dmp_state")
   21926                            .dwattr $C$DW$816, DW_AT_TI_call
   21927                    
   21928 00000276 FFFEF7FF!         BL        mpu_set_dmp_state     ; [DPU_V7M3_PIPE] |3212|  ; [KEEP 32-BIT INS]
   21929                            ; CALL OCCURS {mpu_set_dmp_state }  ; [] |3212| 
   21930                    ;* --------------------------------------------------------------------------*
   21931 0000027a           ||$C$L524||:    
   21932                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3216,column 5,is_stmt,isa 1
   21933                    ;----------------------------------------------------------------------
   21934                    ; 3216 | data[0] = 0;                                                           
   21935                    ;----------------------------------------------------------------------
   21936 0000027a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |3216|  ; [ORIG 16-BIT INS]
   21937 0000027c 0004F88D          STRB      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |3216|  ; [KEEP 32-BIT INS]
   21938                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3217,column 5,is_stmt,isa 1
   21939                    ;----------------------------------------------------------------------
   21940                    ; 3217 | if (i2c_write(st.hw->addr, st.reg->accel_intel, 1, data))              
   21941                    ;----------------------------------------------------------------------
   21942 00000280 4811              LDR       A1, $C$CON203         ; [DPU_V7M3_PIPE] |3217|  ; [ORIG 16-BIT INS]
   21943 00000282 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |3217|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  400

   21944 00000284 7D00              LDRB      A1, [A1, #20]         ; [DPU_V7M3_PIPE] |3217|  ; [ORIG 16-BIT INS]
   21945 00000286 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |3217|  ; [ORIG 16-BIT INS]
   21946 00000288 AA01              ADD       A3, SP, #4            ; [DPU_V7M3_PIPE] |3217|  ; [ORIG 16-BIT INS]
   21947                    $C$DW$817       .dwtag  DW_TAG_TI_branch
   21948                            .dwattr $C$DW$817, DW_AT_low_pc(0x00)
   21949                            .dwattr $C$DW$817, DW_AT_name("WR_MPU")
   21950                            .dwattr $C$DW$817, DW_AT_TI_call
   21951                    
   21952 0000028a FFFEF7FF!         BL        WR_MPU                ; [DPU_V7M3_PIPE] |3217|  ; [KEEP 32-BIT INS]
   21953                            ; CALL OCCURS {WR_MPU }          ; [] |3217| 
   21954 0000028e 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |3217|  ; [ORIG 16-BIT INS]
   21955 00000290 D1BF              BNE       ||$C$L523||           ; [DPU_V7M3_PIPE] |3217|  ; [ORIG 16-BIT INS]
   21956                            ; BRANCHCC OCCURS {||$C$L523||}  ; [] |3217| 
   21957                    ;* --------------------------------------------------------------------------*
   21958                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3218,column 9,is_stmt,isa 1
   21959                    ;----------------------------------------------------------------------
   21960                    ; 3218 | goto lp_int_restore;                                                   
   21961                    ; 3219 | #endif                                                                 
   21962                    ;----------------------------------------------------------------------
   21963                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3221,column 5,is_stmt,isa 1
   21964                    ;----------------------------------------------------------------------
   21965                    ; 3221 | st.chip_cfg.int_motion_only = 0;                                       
   21966                    ;----------------------------------------------------------------------
   21967 00000292 4903              LDR       A2, $C$CON193         ; [DPU_V7M3_PIPE] |3221|  ; [ORIG 16-BIT INS]
   21968 00000294 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |3221|  ; [ORIG 16-BIT INS]
   21969 00000296 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |3221|  ; [ORIG 16-BIT INS]
   21970                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3222,column 5,is_stmt,isa 1
   21971                    ;----------------------------------------------------------------------
   21972                    ; 3222 | return 0;                                                              
   21973                    ;----------------------------------------------------------------------
   21974 00000298 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |3222|  ; [ORIG 16-BIT INS]
   21975                    ;* --------------------------------------------------------------------------*
   21976 0000029a           ||$C$L525||:    
   21977                            .dwpsn  file "../MPU9250/inv_mpu.c",line 3223,column 1,is_stmt,isa 1
   21978 0000029a B005              ADD       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   21979                            .dwcfi  cfa_offset, 4
   21980                    $C$DW$818       .dwtag  DW_TAG_TI_branch
   21981                            .dwattr $C$DW$818, DW_AT_low_pc(0x00)
   21982                            .dwattr $C$DW$818, DW_AT_TI_return
   21983                    
   21984 0000029c BD00              POP       {PC}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
   21985                            .dwcfi  cfa_offset, 0
   21986                            ; BRANCH OCCURS                  ; [] 
   21987                            .dwattr $C$DW$783, DW_AT_TI_end_file("../MPU9250/inv_mpu.c")
   21988                            .dwattr $C$DW$783, DW_AT_TI_end_line(0xc97)
   21989                            .dwattr $C$DW$783, DW_AT_TI_end_column(0x01)
   21990                            .dwendentry
   21991                            .dwendtag $C$DW$783
   21992                    
   21993                    ;******************************************************************************
   21994                    ;* CONSTANT TABLE                                                             *
   21995                    ;******************************************************************************
   21996 00000052                   .sect   ".text:__isnan"
   21997                            .align  4
   21998 00000052 FFFF46C0  ||$C$CON1||:    .bits           0xfffff,32
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  401

         00000056 0000000F 
   21999                    
   22000                    ;******************************************************************************
   22001                    ;* CONSTANT TABLE                                                             *
   22002                    ;******************************************************************************
   22003 00000052                   .sect   ".text:__isnanl"
   22004                            .align  4
   22005 00000052 FFFF46C0  ||$C$CON2||:    .bits           0xfffff,32
         00000056 0000000F 
   22006                    
   22007                    ;******************************************************************************
   22008                    ;* CONSTANT TABLE                                                             *
   22009                    ;******************************************************************************
   22010 0000004c                   .sect   ".text:__isinf"
   22011                            .align  4
   22012 0000004c 000FFFFF  ||$C$CON3||:    .bits           0xfffff,32
   22013                    
   22014                    ;******************************************************************************
   22015                    ;* CONSTANT TABLE                                                             *
   22016                    ;******************************************************************************
   22017 0000004c                   .sect   ".text:__isinfl"
   22018                            .align  4
   22019 0000004c 000FFFFF  ||$C$CON4||:    .bits           0xfffff,32
   22020                    
   22021                    ;******************************************************************************
   22022                    ;* CONSTANT TABLE                                                             *
   22023                    ;******************************************************************************
   22024 000000a4                   .sect   ".text:__fpclassify"
   22025                            .align  4
   22026 000000a4 000FFFFF  ||$C$CON5||:    .bits           0xfffff,32
   22027                    
   22028                    ;******************************************************************************
   22029                    ;* CONSTANT TABLE                                                             *
   22030                    ;******************************************************************************
   22031 000000a4                   .sect   ".text:__fpclassifyl"
   22032                            .align  4
   22033 000000a4 000FFFFF  ||$C$CON6||:    .bits           0xfffff,32
   22034                    
   22035                    ;******************************************************************************
   22036                    ;* CONSTANT TABLE                                                             *
   22037                    ;******************************************************************************
   22038 00000096                   .sect   ".text:set_int_enable"
   22039                            .align  4
   22040 00000096 002446C0! ||$C$CON7||:    .bits   st+36,32
         0000009a 00000000 
   22041                            .align  4
   22042 0000009a 00000000! ||$C$CON8||:    .bits   st,32
         0000009e 00000000 
   22043                            .align  4
   22044 0000009e 00110000! ||$C$CON9||:    .bits   st+17,32
         000000a2 00000000 
   22045                            .align  4
   22046 000000a2 000A0000! ||$C$CON10||:   .bits   st+10,32
         000000a6 00000000 
   22047                    ;******************************************************************************
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  402

   22048                    ;* CONSTANT TABLE                                                             *
   22049                    ;******************************************************************************
   22050 0000005a                   .sect   ".text:mpu_reg_dump"
   22051                            .align  4
   22052 0000005a 000046C0! ||$C$CON11||:   .bits   st,32
         0000005e 00000000 
   22053                            .align  4
   22054 0000005e 00040000! ||$C$CON12||:   .bits   st+4,32
         00000062 00000000 
   22055                    ;******************************************************************************
   22056                    ;* CONSTANT TABLE                                                             *
   22057                    ;******************************************************************************
   22058 0000004c                   .sect   ".text:mpu_read_reg"
   22059                            .align  4
   22060 0000004c 00000000! ||$C$CON13||:   .bits   st,32
   22061                            .align  4
   22062 00000050 00000004! ||$C$CON14||:   .bits   st+4,32
   22063                    ;******************************************************************************
   22064                    ;* FLOATING-POINT CONSTANTS                                                   *
   22065                    ;******************************************************************************
   22066 00000102                   .sect   ".text:mpu_init"
   22067                            .align  4
   22068 00000104 47000000  ||$C$FL1||:     .word   047000000h      ; 32768
   22069                            .align  4
   22070 00000108 3F800000  ||$C$FL2||:     .word   03f800000h      ; 1
   22071                    ;******************************************************************************
   22072                    ;* CONSTANT TABLE                                                             *
   22073                    ;******************************************************************************
   22074 0000010c                   .sect   ".text:mpu_init"
   22075                            .align  4
   22076 0000010a 00003F80! ||$C$CON15||:   .bits   st,32
         0000010e 00000000 
   22077                            .align  4
   22078 0000010e 00000000! ||$C$CON16||:   .bits   ||$P$T0$1||,32
         00000112 00000000 
   22079                            .align  4
   22080 00000112 00000000! ||$C$CON17||:   .bits   ||$P$T1$2||,32
         00000116 00000000 
   22081                            .align  4
   22082 00000116 00000000! ||$C$CON18||:   .bits   ||$P$T2$3||,32
         0000011a 00000000 
   22083                            .align  4
   22084 0000011a 003C0000! ||$C$CON19||:   .bits   mpu+60,32
         0000011e 00000000 
   22085                            .align  4
   22086 0000011e 00380000! ||$C$CON20||:   .bits   mpu+56,32
         00000122 00000000 
   22087                    ;******************************************************************************
   22088                    ;* FLOATING-POINT CONSTANTS                                                   *
   22089                    ;******************************************************************************
   22090 0000017c                   .sect   ".text:mpu_rd"
   22091                            .align  4
   22092 0000017c 3B40C0C1  ||$C$FL3||:     .word   03b40c0c1h      ; 0.0029411765281111002
   22093                            .align  4
   22094 00000180 42121EB8  ||$C$FL4||:     .word   042121eb8h      ; 36.529998779296875
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  403

   22095                    ;******************************************************************************
   22096                    ;* CONSTANT TABLE                                                             *
   22097                    ;******************************************************************************
   22098 00000184                   .sect   ".text:mpu_rd"
   22099                            .align  4
   22100 00000184 00000000! ||$C$CON21||:   .bits   mpu,32
   22101                            .align  4
   22102 00000188 00000000! ||$C$CON22||:   .bits   st,32
   22103                            .align  4
   22104 0000018c 00000040! ||$C$CON23||:   .bits   mpu+64,32
   22105                            .align  4
   22106 00000190 00000044! ||$C$CON24||:   .bits   mpu+68,32
   22107                            .align  4
   22108 00000194 00000048! ||$C$CON25||:   .bits   mpu+72,32
   22109                            .align  4
   22110 00000198 00000010! ||$C$CON26||:   .bits   mpu+16,32
   22111                            .align  4
   22112 0000019c 00000068! ||$C$CON27||:   .bits   mpu+104,32
   22113                            .align  4
   22114 000001a0 00000014! ||$C$CON28||:   .bits   mpu+20,32
   22115                            .align  4
   22116 000001a4 0000006C! ||$C$CON29||:   .bits   mpu+108,32
   22117                            .align  4
   22118 000001a8 00000018! ||$C$CON30||:   .bits   mpu+24,32
   22119                            .align  4
   22120 000001ac 00000070! ||$C$CON31||:   .bits   mpu+112,32
   22121                            .align  4
   22122 000001b0 00000038! ||$C$CON32||:   .bits   mpu+56,32
   22123                            .align  4
   22124 000001b4 00000090! ||$C$CON33||:   .bits   mpu+144,32
   22125                            .align  4
   22126 000001b8 00000094! ||$C$CON34||:   .bits   mpu+148,32
   22127                            .align  4
   22128 000001bc 00000098! ||$C$CON35||:   .bits   mpu+152,32
   22129                            .align  4
   22130 000001c0 0000004C! ||$C$CON36||:   .bits   mpu+76,32
   22131                            .align  4
   22132 000001c4 00000050! ||$C$CON37||:   .bits   mpu+80,32
   22133                            .align  4
   22134 000001c8 00000054! ||$C$CON38||:   .bits   mpu+84,32
   22135                            .align  4
   22136 000001cc 0000001C! ||$C$CON39||:   .bits   mpu+28,32
   22137                            .align  4
   22138 000001d0 00000074! ||$C$CON40||:   .bits   mpu+116,32
   22139                            .align  4
   22140 000001d4 00000020! ||$C$CON41||:   .bits   mpu+32,32
   22141                            .align  4
   22142 000001d8 00000078! ||$C$CON42||:   .bits   mpu+120,32
   22143                            .align  4
   22144 000001dc 00000024! ||$C$CON43||:   .bits   mpu+36,32
   22145                            .align  4
   22146 000001e0 0000007C! ||$C$CON44||:   .bits   mpu+124,32
   22147                            .align  4
   22148 000001e4 0000003C! ||$C$CON45||:   .bits   mpu+60,32
   22149                            .align  4
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  404

   22150 000001e8 0000009C! ||$C$CON46||:   .bits   mpu+156,32
   22151                            .align  4
   22152 000001ec 000000A0! ||$C$CON47||:   .bits   mpu+160,32
   22153                            .align  4
   22154 000001f0 000000A4! ||$C$CON48||:   .bits   mpu+164,32
   22155                            .align  4
   22156 000001f4 000000D0! ||$C$CON49||:   .bits   mpu+208,32
   22157                    ;******************************************************************************
   22158                    ;* CONSTANT TABLE                                                             *
   22159                    ;******************************************************************************
   22160 0000013e                   .sect   ".text:mpu_lp_accel_mode"
   22161                            .align  4
   22162 0000013e 000046C0! ||$C$CON50||:   .bits   st,32
         00000142 00000000 
   22163                            .align  4
   22164 00000142 00140000! ||$C$CON51||:   .bits   st+20,32
         00000146 00000000 
   22165                            .align  4
   22166 00000146 000A0000! ||$C$CON52||:   .bits   st+10,32
         0000014a 00000000 
   22167                            .align  4
   22168 0000014a 000C0000! ||$C$CON53||:   .bits   st+12,32
         0000014e 00000000 
   22169                    ;******************************************************************************
   22170                    ;* CONSTANT TABLE                                                             *
   22171                    ;******************************************************************************
   22172 00000066                   .sect   ".text:mpu_get_gyro_reg"
   22173                            .align  4
   22174 00000066 000A46C0! ||$C$CON54||:   .bits   st+10,32
         0000006a 00000000 
   22175                            .align  4
   22176 0000006a 00000000! ||$C$CON55||:   .bits   st,32
         0000006e 00000000 
   22177                    ;******************************************************************************
   22178                    ;* CONSTANT TABLE                                                             *
   22179                    ;******************************************************************************
   22180 00000064                   .sect   ".text:mpu_get_accel_reg"
   22181                            .align  4
   22182 00000064 0000000A! ||$C$CON56||:   .bits   st+10,32
   22183                            .align  4
   22184 00000068 00000000! ||$C$CON57||:   .bits   st,32
   22185                    ;******************************************************************************
   22186                    ;* FLOATING-POINT CONSTANTS                                                   *
   22187                    ;******************************************************************************
   22188 00000088                   .sect   ".text:mpu_get_temperature"
   22189                            .align  4
   22190 00000088 420C0000  ||$C$FL5||:     .word   0420c0000h      ; 35
   22191                            .align  4
   22192 0000008c 47800000  ||$C$FL6||:     .word   047800000h      ; 65536
   22193                    ;******************************************************************************
   22194                    ;* CONSTANT TABLE                                                             *
   22195                    ;******************************************************************************
   22196 00000090                   .sect   ".text:mpu_get_temperature"
   22197                            .align  4
   22198 00000090 0000000A! ||$C$CON58||:   .bits   st+10,32
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  405

   22199                            .align  4
   22200 00000094 00000000! ||$C$CON59||:   .bits   st,32
   22201                            .align  4
   22202 00000098 00000004! ||$C$CON60||:   .bits   st+4,32
   22203                    ;******************************************************************************
   22204                    ;* CONSTANT TABLE                                                             *
   22205                    ;******************************************************************************
   22206 00000190                   .sect   ".text:mpu_reset_fifo"
   22207                            .align  4
   22208 00000190 0000000A! ||$C$CON61||:   .bits   st+10,32
   22209                            .align  4
   22210 00000194 00000000! ||$C$CON62||:   .bits   st,32
   22211                            .align  4
   22212 00000198 00000024! ||$C$CON63||:   .bits   st+36,32
   22213                            .align  4
   22214 0000019c 00000011! ||$C$CON64||:   .bits   st+17,32
   22215                            .align  4
   22216 000001a0 00000012! ||$C$CON65||:   .bits   st+18,32
   22217                            .align  4
   22218 000001a4 00000010! ||$C$CON66||:   .bits   st+16,32
   22219                    ;******************************************************************************
   22220                    ;* CONSTANT TABLE                                                             *
   22221                    ;******************************************************************************
   22222 00000052                   .sect   ".text:mpu_get_gyro_fsr"
   22223                            .align  4
   22224 00000052 000846C0! ||$C$CON67||:   .bits   st+8,32
         00000056 00000000 
   22225                    ;******************************************************************************
   22226                    ;* CONSTANT TABLE                                                             *
   22227                    ;******************************************************************************
   22228 0000008a                   .sect   ".text:mpu_set_gyro_fsr"
   22229                            .align  4
   22230 0000008a 000A46C0! ||$C$CON68||:   .bits   st+10,32
         0000008e 00000000 
   22231                            .align  4
   22232 0000008e 00080000! ||$C$CON69||:   .bits   st+8,32
         00000092 00000000 
   22233                            .align  4
   22234 00000092 00000000! ||$C$CON70||:   .bits   st,32
         00000096 00000000 
   22235                    ;******************************************************************************
   22236                    ;* CONSTANT TABLE                                                             *
   22237                    ;******************************************************************************
   22238 00000058                   .sect   ".text:mpu_get_accel_fsr"
   22239                            .align  4
   22240 00000058 00000009! ||$C$CON71||:   .bits   st+9,32
   22241                            .align  4
   22242 0000005c 00000013! ||$C$CON72||:   .bits   st+19,32
   22243                    ;******************************************************************************
   22244                    ;* CONSTANT TABLE                                                             *
   22245                    ;******************************************************************************
   22246 00000086                   .sect   ".text:mpu_set_accel_fsr"
   22247                            .align  4
   22248 00000086 000A46C0! ||$C$CON73||:   .bits   st+10,32
         0000008a 00000000 
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  406

   22249                            .align  4
   22250 0000008a 00090000! ||$C$CON74||:   .bits   st+9,32
         0000008e 00000000 
   22251                            .align  4
   22252 0000008e 00000000! ||$C$CON75||:   .bits   st,32
         00000092 00000000 
   22253                    ;******************************************************************************
   22254                    ;* CONSTANT TABLE                                                             *
   22255                    ;******************************************************************************
   22256 00000076                   .sect   ".text:mpu_get_lpf"
   22257                            .align  4
   22258 00000076 000B46C0! ||$C$CON76||:   .bits   st+11,32
         0000007a 00000000 
   22259                    ;******************************************************************************
   22260                    ;* CONSTANT TABLE                                                             *
   22261                    ;******************************************************************************
   22262 0000009c                   .sect   ".text:mpu_set_lpf"
   22263                            .align  4
   22264 0000009c 0000000A! ||$C$CON77||:   .bits   st+10,32
   22265                            .align  4
   22266 000000a0 0000000B! ||$C$CON78||:   .bits   st+11,32
   22267                            .align  4
   22268 000000a4 00000000! ||$C$CON79||:   .bits   st,32
   22269                    ;******************************************************************************
   22270                    ;* CONSTANT TABLE                                                             *
   22271                    ;******************************************************************************
   22272 00000020                   .sect   ".text:mpu_get_sample_rate"
   22273                            .align  4
   22274 00000020 00000024! ||$C$CON80||:   .bits   st+36,32
   22275                            .align  4
   22276 00000024 0000000E! ||$C$CON81||:   .bits   st+14,32
   22277                    ;******************************************************************************
   22278                    ;* CONSTANT TABLE                                                             *
   22279                    ;******************************************************************************
   22280 000000c4                   .sect   ".text:mpu_set_sample_rate"
   22281                            .align  4
   22282 000000c4 0000000A! ||$C$CON82||:   .bits   st+10,32
   22283                            .align  4
   22284 000000c8 00000024! ||$C$CON83||:   .bits   st+36,32
   22285                            .align  4
   22286 000000cc 00000014! ||$C$CON84||:   .bits   st+20,32
   22287                            .align  4
   22288 000000d0 00000000! ||$C$CON85||:   .bits   st,32
   22289                            .align  4
   22290 000000d4 0000000E! ||$C$CON86||:   .bits   st+14,32
   22291                            .align  4
   22292 000000d8 00000028! ||$C$CON87||:   .bits   st+40,32
   22293                    ;******************************************************************************
   22294                    ;* CONSTANT TABLE                                                             *
   22295                    ;******************************************************************************
   22296 00000014                   .sect   ".text:mpu_get_compass_sample_rate"
   22297                            .align  4
   22298 00000014 00000028! ||$C$CON88||:   .bits   st+40,32
   22299                    ;******************************************************************************
   22300                    ;* CONSTANT TABLE                                                             *
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  407

   22301                    ;******************************************************************************
   22302 00000068                   .sect   ".text:mpu_set_compass_sample_rate"
   22303                            .align  4
   22304 00000068 0000000E! ||$C$CON89||:   .bits   st+14,32
   22305                            .align  4
   22306 0000006c 00000000! ||$C$CON90||:   .bits   st,32
   22307                            .align  4
   22308 00000070 00000028! ||$C$CON91||:   .bits   st+40,32
   22309                    ;******************************************************************************
   22310                    ;* FLOATING-POINT CONSTANTS                                                   *
   22311                    ;******************************************************************************
   22312 0000004a                   .sect   ".text:mpu_get_gyro_sens"
   22313                            .align  4
   22314 0000004c 43030000  ||$C$FL7||:     .word   043030000h      ; 131
   22315                            .align  4
   22316 00000050 42830000  ||$C$FL8||:     .word   042830000h      ; 65.5
   22317                            .align  4
   22318 00000054 42033333  ||$C$FL9||:     .word   042033333h      ; 32.799999237060546875
   22319                            .align  4
   22320 00000058 41833333  ||$C$FL10||:    .word   041833333h      ; 16.3999996185302734375
   22321                    ;******************************************************************************
   22322                    ;* CONSTANT TABLE                                                             *
   22323                    ;******************************************************************************
   22324 0000005c                   .sect   ".text:mpu_get_gyro_sens"
   22325                            .align  4
   22326 0000005a 00084183! ||$C$CON92||:   .bits   st+8,32
         0000005e 00000000 
   22327                    ;******************************************************************************
   22328                    ;* CONSTANT TABLE                                                             *
   22329                    ;******************************************************************************
   22330 00000060                   .sect   ".text:mpu_get_accel_sens"
   22331                            .align  4
   22332 00000060 00000009! ||$C$CON93||:   .bits   st+9,32
   22333                            .align  4
   22334 00000064 00000013! ||$C$CON94||:   .bits   st+19,32
   22335                    ;******************************************************************************
   22336                    ;* CONSTANT TABLE                                                             *
   22337                    ;******************************************************************************
   22338 00000014                   .sect   ".text:mpu_get_fifo_config"
   22339                            .align  4
   22340 00000014 00000010! ||$C$CON95||:   .bits   st+16,32
   22341                    ;******************************************************************************
   22342                    ;* CONSTANT TABLE                                                             *
   22343                    ;******************************************************************************
   22344 00000092                   .sect   ".text:mpu_configure_fifo"
   22345                            .align  4
   22346 00000092 002446C0! ||$C$CON96||:   .bits   st+36,32
         00000096 00000000 
   22347                            .align  4
   22348 00000096 000A0000! ||$C$CON97||:   .bits   st+10,32
         0000009a 00000000 
   22349                            .align  4
   22350 0000009a 00100000! ||$C$CON98||:   .bits   st+16,32
         0000009e 00000000 
   22351                            .align  4
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  408

   22352 0000009e 00140000! ||$C$CON99||:   .bits   st+20,32
         000000a2 00000000 
   22353                    ;******************************************************************************
   22354                    ;* CONSTANT TABLE                                                             *
   22355                    ;******************************************************************************
   22356 00000020                   .sect   ".text:mpu_get_power_state"
   22357                            .align  4
   22358 00000020 0000000A! ||$C$CON100||:  .bits   st+10,32
   22359                    ;******************************************************************************
   22360                    ;* CONSTANT TABLE                                                             *
   22361                    ;******************************************************************************
   22362 0000018e                   .sect   ".text:mpu_set_sensors"
   22363                            .align  4
   22364 0000018e 000046C0! ||$C$CON101||:  .bits   st,32
         00000192 00000000 
   22365                            .align  4
   22366 00000192 000A0000! ||$C$CON102||:  .bits   st+10,32
         00000196 00000000 
   22367                            .align  4
   22368 00000196 000C0000! ||$C$CON103||:  .bits   st+12,32
         0000019a 00000000 
   22369                            .align  4
   22370 0000019a 00240000! ||$C$CON104||:  .bits   st+36,32
         0000019e 00000000 
   22371                            .align  4
   22372 0000019e 00140000! ||$C$CON105||:  .bits   st+20,32
         000001a2 00000000 
   22373                    ;******************************************************************************
   22374                    ;* CONSTANT TABLE                                                             *
   22375                    ;******************************************************************************
   22376 0000003a                   .sect   ".text:mpu_get_int_status"
   22377                            .align  4
   22378 0000003a 000A46C0! ||$C$CON106||:  .bits   st+10,32
         0000003e 00000000 
   22379                            .align  4
   22380 0000003e 00000000! ||$C$CON107||:  .bits   st,32
         00000042 00000000 
   22381                    ;******************************************************************************
   22382                    ;* CONSTANT TABLE                                                             *
   22383                    ;******************************************************************************
   22384 00000270                   .sect   ".text:mpu_read_fifo"
   22385                            .align  4
   22386 00000270 00000024! ||$C$CON108||:  .bits   st+36,32
   22387                            .align  4
   22388 00000274 0000000A! ||$C$CON109||:  .bits   st+10,32
   22389                            .align  4
   22390 00000278 00000010! ||$C$CON110||:  .bits   st+16,32
   22391                            .align  4
   22392 0000027c 00000000! ||$C$CON111||:  .bits   st,32
   22393                            .align  4
   22394 00000280 00000004! ||$C$CON112||:  .bits   st+4,32
   22395                    ;******************************************************************************
   22396                    ;* CONSTANT TABLE                                                             *
   22397                    ;******************************************************************************
   22398 000000cc                   .sect   ".text:mpu_read_fifo_stream"
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  409

   22399                            .align  4
   22400 000000cc 00000024! ||$C$CON113||:  .bits   st+36,32
   22401                            .align  4
   22402 000000d0 0000000A! ||$C$CON114||:  .bits   st+10,32
   22403                            .align  4
   22404 000000d4 00000000! ||$C$CON115||:  .bits   st,32
   22405                            .align  4
   22406 000000d8 00000004! ||$C$CON116||:  .bits   st+4,32
   22407                    ;******************************************************************************
   22408                    ;* CONSTANT TABLE                                                             *
   22409                    ;******************************************************************************
   22410 00000018                   .sect   ".text:dak_reset_fifo"
   22411                            .align  4
   22412 00000018 00000000! ||$C$CON117||:  .bits   st,32
   22413                    ;******************************************************************************
   22414                    ;* CONSTANT TABLE                                                             *
   22415                    ;******************************************************************************
   22416 00000020                   .sect   ".text:dak_dmp_intsts"
   22417                            .align  4
   22418 00000020 00000000! ||$C$CON118||:  .bits   st,32
   22419                    ;******************************************************************************
   22420                    ;* CONSTANT TABLE                                                             *
   22421                    ;******************************************************************************
   22422 00000040                   .sect   ".text:dak_read_fifo"
   22423                            .align  4
   22424 00000040 00000000! ||$C$CON119||:  .bits   st,32
   22425                            .align  4
   22426 00000044 00000000! ||$C$CON120||:  .bits   mpu_err,32
   22427                    ;******************************************************************************
   22428                    ;* CONSTANT TABLE                                                             *
   22429                    ;******************************************************************************
   22430 00000146                   .sect   ".text:mpu_set_bypass"
   22431                            .align  4
   22432 00000146 001246C0! ||$C$CON121||:  .bits   st+18,32
         0000014a 00000000 
   22433                            .align  4
   22434 0000014a 00000000! ||$C$CON122||:  .bits   st,32
         0000014e 00000000 
   22435                            .align  4
   22436 0000014e 00220000! ||$C$CON123||:  .bits   st+34,32
         00000152 00000000 
   22437                            .align  4
   22438 00000152 00230000! ||$C$CON124||:  .bits   st+35,32
         00000156 00000000 
   22439                            .align  4
   22440 00000156 000A0000! ||$C$CON125||:  .bits   st+10,32
         0000015a 00000000 
   22441                    ;******************************************************************************
   22442                    ;* CONSTANT TABLE                                                             *
   22443                    ;******************************************************************************
   22444 00000016                   .sect   ".text:mpu_set_int_level"
   22445                            .align  4
   22446 00000016 002246C0! ||$C$CON126||:  .bits   st+34,32
         0000001a 00000000 
   22447                    ;******************************************************************************
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  410

   22448                    ;* CONSTANT TABLE                                                             *
   22449                    ;******************************************************************************
   22450 00000072                   .sect   ".text:mpu_set_int_latched"
   22451                            .align  4
   22452 00000072 002346C0! ||$C$CON127||:  .bits   st+35,32
         00000076 00000000 
   22453                            .align  4
   22454 00000076 00120000! ||$C$CON128||:  .bits   st+18,32
         0000007a 00000000 
   22455                            .align  4
   22456 0000007a 00220000! ||$C$CON129||:  .bits   st+34,32
         0000007e 00000000 
   22457                            .align  4
   22458 0000007e 00000000! ||$C$CON130||:  .bits   st,32
         00000082 00000000 
   22459                    ;******************************************************************************
   22460                    ;* CONSTANT TABLE                                                             *
   22461                    ;******************************************************************************
   22462 0000043a                   .sect   ".text:get_st_biases"
   22463                            .align  4
   22464 0000043a 000B46C0! ||$C$CON133||:  .bits   test+11,32
         0000043e 00000000 
   22465                            .align  4
   22466 0000043e 000C0000! ||$C$CON134||:  .bits   test+12,32
         00000442 00000000 
   22467                            .align  4
   22468 00000442 00000000! ||$C$CON135||:  .bits   test,32
         00000446 00000000 
   22469                            .align  4
   22470 00000446 00040000! ||$C$CON136||:  .bits   test+4,32
         0000044a 00000000 
   22471                    ;******************************************************************************
   22472                    ;* FLOATING-POINT CONSTANTS                                                   *
   22473                    ;******************************************************************************
   22474 0000023c                   .sect   ".text:accel_6500_self_test"
   22475                            .align  4
   22476 0000023c 47800000  ||$C$FL11||:    .word   047800000h      ; 65536
   22477                            .align  4
   22478 00000240 00000000  ||$C$FL12||:    .word   000000000h      ; 0
   22479                            .align  4
   22480 00000244 3F800000  ||$C$FL13||:    .word   03f800000h      ; 1
   22481                    ;******************************************************************************
   22482                    ;* CONSTANT TABLE                                                             *
   22483                    ;******************************************************************************
   22484 00000248                   .sect   ".text:accel_6500_self_test"
   22485                            .align  4
   22486 00000248 00000000! ||$C$CON137||:  .bits   mpu_6500_st_tb,32
   22487                            .align  4
   22488 0000024c 00000004! ||$C$CON138||:  .bits   test+4,32
   22489                            .align  4
   22490 00000250 00000024! ||$C$CON139||:  .bits   test+36,32
   22491                            .align  4
   22492 00000254 0000001C! ||$C$CON140||:  .bits   test+28,32
   22493                            .align  4
   22494 00000258 00000020! ||$C$CON141||:  .bits   test+32,32
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  411

   22495                            .align  4
   22496 0000025c 00000028! ||$C$CON142||:  .bits   test+40,32
   22497                    ;******************************************************************************
   22498                    ;* FLOATING-POINT CONSTANTS                                                   *
   22499                    ;******************************************************************************
   22500 0000021a                   .sect   ".text:gyro_6500_self_test"
   22501                            .align  4
   22502 0000021c 47800000  ||$C$FL14||:    .word   047800000h      ; 65536
   22503                            .align  4
   22504 00000220 00000000  ||$C$FL15||:    .word   000000000h      ; 0
   22505                    ;******************************************************************************
   22506                    ;* CONSTANT TABLE                                                             *
   22507                    ;******************************************************************************
   22508 00000224                   .sect   ".text:gyro_6500_self_test"
   22509                            .align  4
   22510 00000222 00000000! ||$C$CON143||:  .bits   mpu_6500_st_tb,32
         00000226 00000000 
   22511                            .align  4
   22512 00000226 00000000! ||$C$CON144||:  .bits   test,32
         0000022a 00000000 
   22513                            .align  4
   22514 0000022a 00180000! ||$C$CON145||:  .bits   test+24,32
         0000022e 00000000 
   22515                            .align  4
   22516 0000022e 00140000! ||$C$CON146||:  .bits   test+20,32
         00000232 00000000 
   22517                            .align  4
   22518 00000232 00100000! ||$C$CON147||:  .bits   test+16,32
         00000236 00000000 
   22519                    ;******************************************************************************
   22520                    ;* CONSTANT TABLE                                                             *
   22521                    ;******************************************************************************
   22522 000004dc                   .sect   ".text:get_st_6500_biases"
   22523                            .align  4
   22524 000004dc 0000002C! ||$C$CON152||:  .bits   test+44,32
   22525                            .align  4
   22526 000004e0 0000000E! ||$C$CON153||:  .bits   test+14,32
   22527                            .align  4
   22528 000004e4 00000000! ||$C$CON154||:  .bits   test,32
   22529                            .align  4
   22530 000004e8 00000004! ||$C$CON155||:  .bits   test+4,32
   22531                            .align  4
   22532 000004ec 00000000! ||$C$CON156||:  .bits   st,32
   22533                    ;******************************************************************************
   22534                    ;* CONSTANT TABLE                                                             *
   22535                    ;******************************************************************************
   22536 000001c8                   .sect   ".text:mpu_run_6500_self_test"
   22537                            .align  4
   22538 000001c8 00000024! ||$C$CON157||:  .bits   st+36,32
   22539                            .align  4
   22540 000001cc 0000000A! ||$C$CON158||:  .bits   st+10,32
   22541                            .align  4
   22542 000001d0 00000008! ||$C$CON159||:  .bits   st+8,32
   22543                            .align  4
   22544 000001d4 00000009! ||$C$CON160||:  .bits   st+9,32
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  412

   22545                            .align  4
   22546 000001d8 0000000B! ||$C$CON161||:  .bits   st+11,32
   22547                            .align  4
   22548 000001dc 0000000E! ||$C$CON162||:  .bits   st+14,32
   22549                            .align  4
   22550 000001e0 00000010! ||$C$CON163||:  .bits   st+16,32
   22551                            .align  4
   22552 000001e4 0000000C! ||$C$CON164||:  .bits   st+12,32
   22553                    ;******************************************************************************
   22554                    ;* CONSTANT TABLE                                                             *
   22555                    ;******************************************************************************
   22556 000000cc                   .sect   ".text:mpu_run_self_test"
   22557                            .align  4
   22558 000000cc 00000024! ||$C$CON165||:  .bits   st+36,32
   22559                            .align  4
   22560 000000d0 0000000A! ||$C$CON166||:  .bits   st+10,32
   22561                            .align  4
   22562 000000d4 00000008! ||$C$CON167||:  .bits   st+8,32
   22563                            .align  4
   22564 000000d8 00000009! ||$C$CON168||:  .bits   st+9,32
   22565                            .align  4
   22566 000000dc 0000000B! ||$C$CON169||:  .bits   st+11,32
   22567                            .align  4
   22568 000000e0 0000000E! ||$C$CON170||:  .bits   st+14,32
   22569                            .align  4
   22570 000000e4 00000010! ||$C$CON171||:  .bits   st+16,32
   22571                            .align  4
   22572 000000e8 0000000C! ||$C$CON172||:  .bits   st+12,32
   22573                    ;******************************************************************************
   22574                    ;* CONSTANT TABLE                                                             *
   22575                    ;******************************************************************************
   22576 00000084                   .sect   ".text:mpu_write_mem"
   22577                            .align  4
   22578 00000084 0000000A! ||$C$CON173||:  .bits   st+10,32
   22579                            .align  4
   22580 00000088 00000004! ||$C$CON174||:  .bits   st+4,32
   22581                            .align  4
   22582 0000008c 00000000! ||$C$CON175||:  .bits   st,32
   22583                    ;******************************************************************************
   22584                    ;* CONSTANT TABLE                                                             *
   22585                    ;******************************************************************************
   22586 00000084                   .sect   ".text:mpu_read_mem"
   22587                            .align  4
   22588 00000084 0000000A! ||$C$CON176||:  .bits   st+10,32
   22589                            .align  4
   22590 00000088 00000004! ||$C$CON177||:  .bits   st+4,32
   22591                            .align  4
   22592 0000008c 00000000! ||$C$CON178||:  .bits   st,32
   22593                    ;******************************************************************************
   22594                    ;* CONSTANT TABLE                                                             *
   22595                    ;******************************************************************************
   22596 000000fe                   .sect   ".text:mpu_load_firmware"
   22597                            .align  4
   22598 000000fe 002546C0! ||$C$CON179||:  .bits   st+37,32
         00000102 00000000 
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  413

   22599                            .align  4
   22600 00000102 00000000! ||$C$CON180||:  .bits   st,32
         00000106 00000000 
   22601                            .align  4
   22602 00000106 00260000! ||$C$CON181||:  .bits   st+38,32
         0000010a 00000000 
   22603                    ;******************************************************************************
   22604                    ;* CONSTANT TABLE                                                             *
   22605                    ;******************************************************************************
   22606 00000088                   .sect   ".text:mpu_set_dmp_state"
   22607                            .align  4
   22608 00000088 00000024! ||$C$CON182||:  .bits   st+36,32
   22609                            .align  4
   22610 0000008c 00000025! ||$C$CON183||:  .bits   st+37,32
   22611                            .align  4
   22612 00000090 00000026! ||$C$CON184||:  .bits   st+38,32
   22613                            .align  4
   22614 00000094 00000010! ||$C$CON185||:  .bits   st+16,32
   22615                    ;******************************************************************************
   22616                    ;* CONSTANT TABLE                                                             *
   22617                    ;******************************************************************************
   22618 00000014                   .sect   ".text:mpu_get_dmp_state"
   22619                            .align  4
   22620 00000014 00000024! ||$C$CON186||:  .bits   st+36,32
   22621                    ;******************************************************************************
   22622                    ;* CONSTANT TABLE                                                             *
   22623                    ;******************************************************************************
   22624 000000c6                   .sect   ".text:mpu_get_compass_reg"
   22625                            .align  4
   22626 000000c6 000A46C0! ||$C$CON187||:  .bits   st+10,32
         000000ca 00000000 
   22627                            .align  4
   22628 000000ca 00000000! ||$C$CON188||:  .bits   st,32
         000000ce 00000000 
   22629                            .align  4
   22630 000000ce 002C0000! ||$C$CON189||:  .bits   st+44,32
         000000d2 00000000 
   22631                            .align  4
   22632 000000d2 002E0000! ||$C$CON190||:  .bits   st+46,32
         000000d6 00000000 
   22633                            .align  4
   22634 000000d6 00300000! ||$C$CON191||:  .bits   st+48,32
         000000da 00000000 
   22635                    ;******************************************************************************
   22636                    ;* CONSTANT TABLE                                                             *
   22637                    ;******************************************************************************
   22638 00000016                   .sect   ".text:mpu_get_compass_fsr"
   22639                            .align  4
   22640 00000016 000446C0! ||$C$CON192||:  .bits   st+4,32
         0000001a 00000000 
   22641                    ;******************************************************************************
   22642                    ;* CONSTANT TABLE                                                             *
   22643                    ;******************************************************************************
   22644 0000029e                   .sect   ".text:mpu_lp_motion_interrupt"
   22645                            .align  4
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  414

   22646 0000029e 001546C0! ||$C$CON193||:  .bits   st+21,32
         000002a2 00000000 
   22647                            .align  4
   22648 000002a2 00240000! ||$C$CON194||:  .bits   st+36,32
         000002a6 00000000 
   22649                            .align  4
   22650 000002a6 00200000! ||$C$CON195||:  .bits   st+32,32
         000002aa 00000000 
   22651                            .align  4
   22652 000002aa 00160000! ||$C$CON196||:  .bits   st+22,32
         000002ae 00000000 
   22653                            .align  4
   22654 000002ae 00180000! ||$C$CON197||:  .bits   st+24,32
         000002b2 00000000 
   22655                            .align  4
   22656 000002b2 001A0000! ||$C$CON198||:  .bits   st+26,32
         000002b6 00000000 
   22657                            .align  4
   22658 000002b6 001C0000! ||$C$CON199||:  .bits   st+28,32
         000002ba 00000000 
   22659                            .align  4
   22660 000002ba 001E0000! ||$C$CON200||:  .bits   st+30,32
         000002be 00000000 
   22661                            .align  4
   22662 000002be 000A0000! ||$C$CON201||:  .bits   st+10,32
         000002c2 00000000 
   22663                            .align  4
   22664 000002c2 001F0000! ||$C$CON202||:  .bits   st+31,32
         000002c6 00000000 
   22665                            .align  4
   22666 000002c6 00000000! ||$C$CON203||:  .bits   st,32
         000002ca 00000000 
   22667                            .align  4
   22668 000002ca 00080000! ||$C$CON204||:  .bits   st+8,32
         000002ce 00000000 
   22669                            .align  4
   22670 000002ce 00090000! ||$C$CON205||:  .bits   st+9,32
         000002d2 00000000 
   22671                            .align  4
   22672 000002d2 000B0000! ||$C$CON206||:  .bits   st+11,32
         000002d6 00000000 
   22673                            .align  4
   22674 000002d6 000E0000! ||$C$CON207||:  .bits   st+14,32
         000002da 00000000 
   22675                            .align  4
   22676 000002da 00100000! ||$C$CON208||:  .bits   st+16,32
         000002de 00000000 
   22677                            .align  4
   22678 000002de 000C0000! ||$C$CON209||:  .bits   st+12,32
         000002e2 00000000 
   22679                    ;*****************************************************************************
   22680                    ;* UNDEFINED EXTERNAL REFERENCES                                             *
   22681                    ;*****************************************************************************
   22682                            .global WR_MPU
   22683                            .global RD_MPU
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  415

   22684                            .global Delay_Ms
   22685                            .global memset
   22686                            .global memcmp
   22687                            .global __aeabi_fdiv
   22688                            .global __aeabi_i2f
   22689                            .global __aeabi_fsub
   22690                            .global __aeabi_fmul
   22691                            .global __aeabi_fadd
   22692                            .global __aeabi_ui2f
   22693                            .global __aeabi_f2iz
   22694                            .global __aeabi_ldivmod
   22695                            .global __aeabi_f2d
   22696                            .global __aeabi_cdrcmple
   22697                            .global __aeabi_cfcmple
   22698                            .global __aeabi_cfrcmple
   22699                            .global __aeabi_i2d
   22700                            .global __aeabi_cdcmple
   22701                    ;*****************************************************************************
   22702                    ;* SECTION GROUPS                                                            *
   22703                    ;*****************************************************************************
   22704                            .group    "__fpclassify", 1
   22705                            .gmember  ".text:__fpclassify"
   22706                            .endgroup
   22707                            .group    "__fpclassifyf", 1
   22708                            .gmember  ".text:__fpclassifyf"
   22709                            .endgroup
   22710                            .group    "__fpclassifyl", 1
   22711                            .gmember  ".text:__fpclassifyl"
   22712                            .endgroup
   22713                            .group    "__isfinite", 1
   22714                            .gmember  ".text:__isfinite"
   22715                            .endgroup
   22716                            .group    "__isfinitef", 1
   22717                            .gmember  ".text:__isfinitef"
   22718                            .endgroup
   22719                            .group    "__isfinitel", 1
   22720                            .gmember  ".text:__isfinitel"
   22721                            .endgroup
   22722                            .group    "__isinf", 1
   22723                            .gmember  ".text:__isinf"
   22724                            .endgroup
   22725                            .group    "__isinff", 1
   22726                            .gmember  ".text:__isinff"
   22727                            .endgroup
   22728                            .group    "__isinfl", 1
   22729                            .gmember  ".text:__isinfl"
   22730                            .endgroup
   22731                            .group    "__isnan", 1
   22732                            .gmember  ".text:__isnan"
   22733                            .endgroup
   22734                            .group    "__isnanf", 1
   22735                            .gmember  ".text:__isnanf"
   22736                            .endgroup
   22737                            .group    "__isnanl", 1
   22738                            .gmember  ".text:__isnanl"
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  416

   22739                            .endgroup
   22740                            .group    "__isnormal", 1
   22741                            .gmember  ".text:__isnormal"
   22742                            .endgroup
   22743                            .group    "__isnormalf", 1
   22744                            .gmember  ".text:__isnormalf"
   22745                            .endgroup
   22746                            .group    "__isnormall", 1
   22747                            .gmember  ".text:__isnormall"
   22748                            .endgroup
   22749                            .group    "__signbit", 1
   22750                            .gmember  ".text:__signbit"
   22751                            .endgroup
   22752                            .group    "__signbitf", 1
   22753                            .gmember  ".text:__signbitf"
   22754                            .endgroup
   22755                            .group    "__signbitl", 1
   22756                            .gmember  ".text:__signbitl"
   22757                            .endgroup
   22758                    
   22759                    
   22760                    ;******************************************************************************
   22761                    ;* BUILD ATTRIBUTES                                                           *
   22762                    ;******************************************************************************
   22763                            .battr "aeabi", Tag_File, 1, Tag_ABI_PCS_wchar_t(2)
   22764                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_rounding(0)
   22765                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_denormal(0)
   22766                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_exceptions(0)
   22767                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_number_model(1)
   22768                            .battr "aeabi", Tag_File, 1, Tag_ABI_enum_size(1)
   22769                            .battr "aeabi", Tag_File, 1, Tag_ABI_optimization_goals(5)
   22770                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_optimization_goals(0)
   22771                            .battr "TI", Tag_File, 1, Tag_Bitfield_layout(2)
   22772                            .battr "TI", Tag_File, 1, Tag_FP_interface(0)
   22773                    
   22774                    ;******************************************************************************
   22775                    ;* TYPE INFORMATION                                                           *
   22776                    ;******************************************************************************
   22777                    
   22778                    $C$DW$T$28      .dwtag  DW_TAG_structure_type
   22779                            .dwattr $C$DW$T$28, DW_AT_byte_size(0xdc)
   22780                    $C$DW$819       .dwtag  DW_TAG_member
   22781                            .dwattr $C$DW$819, DW_AT_type(*$C$DW$T$23)
   22782                            .dwattr $C$DW$819, DW_AT_name("tmp")
   22783                            .dwattr $C$DW$819, DW_AT_TI_symbol_name("tmp")
   22784                            .dwattr $C$DW$819, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
   22785                            .dwattr $C$DW$819, DW_AT_accessibility(DW_ACCESS_public)
   22786                            .dwattr $C$DW$819, DW_AT_decl_file("../MPU9250/inv_mpu.h")
   22787                            .dwattr $C$DW$819, DW_AT_decl_line(0x18)
   22788                            .dwattr $C$DW$819, DW_AT_decl_column(0x1b)
   22789                    
   22790                    $C$DW$820       .dwtag  DW_TAG_member
   22791                            .dwattr $C$DW$820, DW_AT_type(*$C$DW$T$25)
   22792                            .dwattr $C$DW$820, DW_AT_name("ofs")
   22793                            .dwattr $C$DW$820, DW_AT_TI_symbol_name("ofs")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  417

   22794                            .dwattr $C$DW$820, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
   22795                            .dwattr $C$DW$820, DW_AT_accessibility(DW_ACCESS_public)
   22796                            .dwattr $C$DW$820, DW_AT_decl_file("../MPU9250/inv_mpu.h")
   22797                            .dwattr $C$DW$820, DW_AT_decl_line(0x19)
   22798                            .dwattr $C$DW$820, DW_AT_decl_column(0x1b)
   22799                    
   22800                    $C$DW$821       .dwtag  DW_TAG_member
   22801                            .dwattr $C$DW$821, DW_AT_type(*$C$DW$T$24)
   22802                            .dwattr $C$DW$821, DW_AT_name("fsA")
   22803                            .dwattr $C$DW$821, DW_AT_TI_symbol_name("fsA")
   22804                            .dwattr $C$DW$821, DW_AT_data_member_location[DW_OP_plus_uconst 0x38]
   22805                            .dwattr $C$DW$821, DW_AT_accessibility(DW_ACCESS_public)
   22806                            .dwattr $C$DW$821, DW_AT_decl_file("../MPU9250/inv_mpu.h")
   22807                            .dwattr $C$DW$821, DW_AT_decl_line(0x1a)
   22808                            .dwattr $C$DW$821, DW_AT_decl_column(0x1b)
   22809                    
   22810                    $C$DW$822       .dwtag  DW_TAG_member
   22811                            .dwattr $C$DW$822, DW_AT_type(*$C$DW$T$24)
   22812                            .dwattr $C$DW$822, DW_AT_name("fsG")
   22813                            .dwattr $C$DW$822, DW_AT_TI_symbol_name("fsG")
   22814                            .dwattr $C$DW$822, DW_AT_data_member_location[DW_OP_plus_uconst 0x3c]
   22815                            .dwattr $C$DW$822, DW_AT_accessibility(DW_ACCESS_public)
   22816                            .dwattr $C$DW$822, DW_AT_decl_file("../MPU9250/inv_mpu.h")
   22817                            .dwattr $C$DW$822, DW_AT_decl_line(0x1b)
   22818                            .dwattr $C$DW$822, DW_AT_decl_column(0x1b)
   22819                    
   22820                    $C$DW$823       .dwtag  DW_TAG_member
   22821                            .dwattr $C$DW$823, DW_AT_type(*$C$DW$T$25)
   22822                            .dwattr $C$DW$823, DW_AT_name("raw")
   22823                            .dwattr $C$DW$823, DW_AT_TI_symbol_name("raw")
   22824                            .dwattr $C$DW$823, DW_AT_data_member_location[DW_OP_plus_uconst 0x40]
   22825                            .dwattr $C$DW$823, DW_AT_accessibility(DW_ACCESS_public)
   22826                            .dwattr $C$DW$823, DW_AT_decl_file("../MPU9250/inv_mpu.h")
   22827                            .dwattr $C$DW$823, DW_AT_decl_line(0x1c)
   22828                            .dwattr $C$DW$823, DW_AT_decl_column(0x1b)
   22829                    
   22830                    $C$DW$824       .dwtag  DW_TAG_member
   22831                            .dwattr $C$DW$824, DW_AT_type(*$C$DW$T$25)
   22832                            .dwattr $C$DW$824, DW_AT_name("val")
   22833                            .dwattr $C$DW$824, DW_AT_TI_symbol_name("val")
   22834                            .dwattr $C$DW$824, DW_AT_data_member_location[DW_OP_plus_uconst 0x68]
   22835                            .dwattr $C$DW$824, DW_AT_accessibility(DW_ACCESS_public)
   22836                            .dwattr $C$DW$824, DW_AT_decl_file("../MPU9250/inv_mpu.h")
   22837                            .dwattr $C$DW$824, DW_AT_decl_line(0x1d)
   22838                            .dwattr $C$DW$824, DW_AT_decl_column(0x1b)
   22839                    
   22840                    $C$DW$825       .dwtag  DW_TAG_member
   22841                            .dwattr $C$DW$825, DW_AT_type(*$C$DW$T$25)
   22842                            .dwattr $C$DW$825, DW_AT_name("phy")
   22843                            .dwattr $C$DW$825, DW_AT_TI_symbol_name("phy")
   22844                            .dwattr $C$DW$825, DW_AT_data_member_location[DW_OP_plus_uconst 0x90]
   22845                            .dwattr $C$DW$825, DW_AT_accessibility(DW_ACCESS_public)
   22846                            .dwattr $C$DW$825, DW_AT_decl_file("../MPU9250/inv_mpu.h")
   22847                            .dwattr $C$DW$825, DW_AT_decl_line(0x1e)
   22848                            .dwattr $C$DW$825, DW_AT_decl_column(0x1b)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  418

   22849                    
   22850                    $C$DW$826       .dwtag  DW_TAG_member
   22851                            .dwattr $C$DW$826, DW_AT_type(*$C$DW$T$26)
   22852                            .dwattr $C$DW$826, DW_AT_name("avg")
   22853                            .dwattr $C$DW$826, DW_AT_TI_symbol_name("avg")
   22854                            .dwattr $C$DW$826, DW_AT_data_member_location[DW_OP_plus_uconst 0xb8]
   22855                            .dwattr $C$DW$826, DW_AT_accessibility(DW_ACCESS_public)
   22856                            .dwattr $C$DW$826, DW_AT_decl_file("../MPU9250/inv_mpu.h")
   22857                            .dwattr $C$DW$826, DW_AT_decl_line(0x1f)
   22858                            .dwattr $C$DW$826, DW_AT_decl_column(0x1b)
   22859                    
   22860                    $C$DW$827       .dwtag  DW_TAG_member
   22861                            .dwattr $C$DW$827, DW_AT_type(*$C$DW$T$24)
   22862                            .dwattr $C$DW$827, DW_AT_name("tem")
   22863                            .dwattr $C$DW$827, DW_AT_TI_symbol_name("tem")
   22864                            .dwattr $C$DW$827, DW_AT_data_member_location[DW_OP_plus_uconst 0xd0]
   22865                            .dwattr $C$DW$827, DW_AT_accessibility(DW_ACCESS_public)
   22866                            .dwattr $C$DW$827, DW_AT_decl_file("../MPU9250/inv_mpu.h")
   22867                            .dwattr $C$DW$827, DW_AT_decl_line(0x20)
   22868                            .dwattr $C$DW$827, DW_AT_decl_column(0x1b)
   22869                    
   22870                    $C$DW$828       .dwtag  DW_TAG_member
   22871                            .dwattr $C$DW$828, DW_AT_type(*$C$DW$T$27)
   22872                            .dwattr $C$DW$828, DW_AT_name("irq")
   22873                            .dwattr $C$DW$828, DW_AT_TI_symbol_name("irq")
   22874                            .dwattr $C$DW$828, DW_AT_data_member_location[DW_OP_plus_uconst 0xd4]
   22875                            .dwattr $C$DW$828, DW_AT_accessibility(DW_ACCESS_public)
   22876                            .dwattr $C$DW$828, DW_AT_decl_file("../MPU9250/inv_mpu.h")
   22877                            .dwattr $C$DW$828, DW_AT_decl_line(0x21)
   22878                            .dwattr $C$DW$828, DW_AT_decl_column(0x1b)
   22879                    
   22880                    $C$DW$829       .dwtag  DW_TAG_member
   22881                            .dwattr $C$DW$829, DW_AT_type(*$C$DW$T$27)
   22882                            .dwattr $C$DW$829, DW_AT_name("cn0")
   22883                            .dwattr $C$DW$829, DW_AT_TI_symbol_name("cn0")
   22884                            .dwattr $C$DW$829, DW_AT_data_member_location[DW_OP_plus_uconst 0xd6]
   22885                            .dwattr $C$DW$829, DW_AT_accessibility(DW_ACCESS_public)
   22886                            .dwattr $C$DW$829, DW_AT_decl_file("../MPU9250/inv_mpu.h")
   22887                            .dwattr $C$DW$829, DW_AT_decl_line(0x22)
   22888                            .dwattr $C$DW$829, DW_AT_decl_column(0x1b)
   22889                    
   22890                    $C$DW$830       .dwtag  DW_TAG_member
   22891                            .dwattr $C$DW$830, DW_AT_type(*$C$DW$T$27)
   22892                            .dwattr $C$DW$830, DW_AT_name("cn1")
   22893                            .dwattr $C$DW$830, DW_AT_TI_symbol_name("cn1")
   22894                            .dwattr $C$DW$830, DW_AT_data_member_location[DW_OP_plus_uconst 0xd8]
   22895                            .dwattr $C$DW$830, DW_AT_accessibility(DW_ACCESS_public)
   22896                            .dwattr $C$DW$830, DW_AT_decl_file("../MPU9250/inv_mpu.h")
   22897                            .dwattr $C$DW$830, DW_AT_decl_line(0x23)
   22898                            .dwattr $C$DW$830, DW_AT_decl_column(0x1b)
   22899                    
   22900                            .dwattr $C$DW$T$28, DW_AT_decl_file("../MPU9250/inv_mpu.h")
   22901                            .dwattr $C$DW$T$28, DW_AT_decl_line(0x18)
   22902                            .dwattr $C$DW$T$28, DW_AT_decl_column(0x10)
   22903                            .dwendtag $C$DW$T$28
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  419

   22904                    
   22905                    $C$DW$T$139     .dwtag  DW_TAG_typedef
   22906                            .dwattr $C$DW$T$139, DW_AT_name("MPU_t")
   22907                            .dwattr $C$DW$T$139, DW_AT_type(*$C$DW$T$28)
   22908                            .dwattr $C$DW$T$139, DW_AT_language(DW_LANG_C)
   22909                            .dwattr $C$DW$T$139, DW_AT_decl_file("../MPU9250/inv_mpu.h")
   22910                            .dwattr $C$DW$T$139, DW_AT_decl_line(0x24)
   22911                            .dwattr $C$DW$T$139, DW_AT_decl_column(0x12)
   22912                    
   22913                    
   22914                    $C$DW$T$29      .dwtag  DW_TAG_structure_type
   22915                            .dwattr $C$DW$T$29, DW_AT_byte_size(0x10)
   22916                    $C$DW$831       .dwtag  DW_TAG_member
   22917                            .dwattr $C$DW$831, DW_AT_type(*$C$DW$T$14)
   22918                            .dwattr $C$DW$831, DW_AT_name("__max_align1")
   22919                            .dwattr $C$DW$831, DW_AT_TI_symbol_name("__max_align1")
   22920                            .dwattr $C$DW$831, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
   22921                            .dwattr $C$DW$831, DW_AT_accessibility(DW_ACCESS_public)
   22922                            .dwattr $C$DW$831, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm
   22923                            .dwattr $C$DW$831, DW_AT_decl_line(0x7b)
   22924                            .dwattr $C$DW$831, DW_AT_decl_column(0x0c)
   22925                    
   22926                    $C$DW$832       .dwtag  DW_TAG_member
   22927                            .dwattr $C$DW$832, DW_AT_type(*$C$DW$T$18)
   22928                            .dwattr $C$DW$832, DW_AT_name("__max_align2")
   22929                            .dwattr $C$DW$832, DW_AT_TI_symbol_name("__max_align2")
   22930                            .dwattr $C$DW$832, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
   22931                            .dwattr $C$DW$832, DW_AT_accessibility(DW_ACCESS_public)
   22932                            .dwattr $C$DW$832, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm
   22933                            .dwattr $C$DW$832, DW_AT_decl_line(0x7c)
   22934                            .dwattr $C$DW$832, DW_AT_decl_column(0x0e)
   22935                    
   22936                            .dwattr $C$DW$T$29, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
   22937                            .dwattr $C$DW$T$29, DW_AT_decl_line(0x7a)
   22938                            .dwattr $C$DW$T$29, DW_AT_decl_column(0x10)
   22939                            .dwendtag $C$DW$T$29
   22940                    
   22941                    $C$DW$T$140     .dwtag  DW_TAG_typedef
   22942                            .dwattr $C$DW$T$140, DW_AT_name("__max_align_t")
   22943                            .dwattr $C$DW$T$140, DW_AT_type(*$C$DW$T$29)
   22944                            .dwattr $C$DW$T$140, DW_AT_language(DW_LANG_C)
   22945                            .dwattr $C$DW$T$140, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   22946                            .dwattr $C$DW$T$140, DW_AT_decl_line(0x7d)
   22947                            .dwattr $C$DW$T$140, DW_AT_decl_column(0x03)
   22948                    
   22949                    
   22950                    $C$DW$T$30      .dwtag  DW_TAG_structure_type
   22951                            .dwattr $C$DW$T$30, DW_AT_byte_size(0x08)
   22952                    $C$DW$833       .dwtag  DW_TAG_member
   22953                            .dwattr $C$DW$833, DW_AT_type(*$C$DW$T$10)
   22954                            .dwattr $C$DW$833, DW_AT_name("quot")
   22955                            .dwattr $C$DW$833, DW_AT_TI_symbol_name("quot")
   22956                            .dwattr $C$DW$833, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
   22957                            .dwattr $C$DW$833, DW_AT_accessibility(DW_ACCESS_public)
   22958                            .dwattr $C$DW$833, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  420

   22959                            .dwattr $C$DW$833, DW_AT_decl_line(0x4e)
   22960                            .dwattr $C$DW$833, DW_AT_decl_column(0x16)
   22961                    
   22962                    $C$DW$834       .dwtag  DW_TAG_member
   22963                            .dwattr $C$DW$834, DW_AT_type(*$C$DW$T$10)
   22964                            .dwattr $C$DW$834, DW_AT_name("rem")
   22965                            .dwattr $C$DW$834, DW_AT_TI_symbol_name("rem")
   22966                            .dwattr $C$DW$834, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
   22967                            .dwattr $C$DW$834, DW_AT_accessibility(DW_ACCESS_public)
   22968                            .dwattr $C$DW$834, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm
   22969                            .dwattr $C$DW$834, DW_AT_decl_line(0x4e)
   22970                            .dwattr $C$DW$834, DW_AT_decl_column(0x1c)
   22971                    
   22972                            .dwattr $C$DW$T$30, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
   22973                            .dwattr $C$DW$T$30, DW_AT_decl_line(0x4e)
   22974                            .dwattr $C$DW$T$30, DW_AT_decl_column(0x10)
   22975                            .dwendtag $C$DW$T$30
   22976                    
   22977                    $C$DW$T$141     .dwtag  DW_TAG_typedef
   22978                            .dwattr $C$DW$T$141, DW_AT_name("div_t")
   22979                            .dwattr $C$DW$T$141, DW_AT_type(*$C$DW$T$30)
   22980                            .dwattr $C$DW$T$141, DW_AT_language(DW_LANG_C)
   22981                            .dwattr $C$DW$T$141, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   22982                            .dwattr $C$DW$T$141, DW_AT_decl_line(0x4e)
   22983                            .dwattr $C$DW$T$141, DW_AT_decl_column(0x23)
   22984                    
   22985                    
   22986                    $C$DW$T$31      .dwtag  DW_TAG_structure_type
   22987                            .dwattr $C$DW$T$31, DW_AT_byte_size(0x08)
   22988                    $C$DW$835       .dwtag  DW_TAG_member
   22989                            .dwattr $C$DW$835, DW_AT_type(*$C$DW$T$10)
   22990                            .dwattr $C$DW$835, DW_AT_name("quot")
   22991                            .dwattr $C$DW$835, DW_AT_TI_symbol_name("quot")
   22992                            .dwattr $C$DW$835, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
   22993                            .dwattr $C$DW$835, DW_AT_accessibility(DW_ACCESS_public)
   22994                            .dwattr $C$DW$835, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm
   22995                            .dwattr $C$DW$835, DW_AT_decl_line(0x53)
   22996                            .dwattr $C$DW$835, DW_AT_decl_column(0x16)
   22997                    
   22998                    $C$DW$836       .dwtag  DW_TAG_member
   22999                            .dwattr $C$DW$836, DW_AT_type(*$C$DW$T$10)
   23000                            .dwattr $C$DW$836, DW_AT_name("rem")
   23001                            .dwattr $C$DW$836, DW_AT_TI_symbol_name("rem")
   23002                            .dwattr $C$DW$836, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
   23003                            .dwattr $C$DW$836, DW_AT_accessibility(DW_ACCESS_public)
   23004                            .dwattr $C$DW$836, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm
   23005                            .dwattr $C$DW$836, DW_AT_decl_line(0x53)
   23006                            .dwattr $C$DW$836, DW_AT_decl_column(0x1c)
   23007                    
   23008                            .dwattr $C$DW$T$31, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
   23009                            .dwattr $C$DW$T$31, DW_AT_decl_line(0x53)
   23010                            .dwattr $C$DW$T$31, DW_AT_decl_column(0x10)
   23011                            .dwendtag $C$DW$T$31
   23012                    
   23013                    $C$DW$T$142     .dwtag  DW_TAG_typedef
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  421

   23014                            .dwattr $C$DW$T$142, DW_AT_name("ldiv_t")
   23015                            .dwattr $C$DW$T$142, DW_AT_type(*$C$DW$T$31)
   23016                            .dwattr $C$DW$T$142, DW_AT_language(DW_LANG_C)
   23017                            .dwattr $C$DW$T$142, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   23018                            .dwattr $C$DW$T$142, DW_AT_decl_line(0x53)
   23019                            .dwattr $C$DW$T$142, DW_AT_decl_column(0x23)
   23020                    
   23021                    
   23022                    $C$DW$T$32      .dwtag  DW_TAG_structure_type
   23023                            .dwattr $C$DW$T$32, DW_AT_byte_size(0x10)
   23024                    $C$DW$837       .dwtag  DW_TAG_member
   23025                            .dwattr $C$DW$837, DW_AT_type(*$C$DW$T$14)
   23026                            .dwattr $C$DW$837, DW_AT_name("quot")
   23027                            .dwattr $C$DW$837, DW_AT_TI_symbol_name("quot")
   23028                            .dwattr $C$DW$837, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
   23029                            .dwattr $C$DW$837, DW_AT_accessibility(DW_ACCESS_public)
   23030                            .dwattr $C$DW$837, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm
   23031                            .dwattr $C$DW$837, DW_AT_decl_line(0x5b)
   23032                            .dwattr $C$DW$837, DW_AT_decl_column(0x1c)
   23033                    
   23034                    $C$DW$838       .dwtag  DW_TAG_member
   23035                            .dwattr $C$DW$838, DW_AT_type(*$C$DW$T$14)
   23036                            .dwattr $C$DW$838, DW_AT_name("rem")
   23037                            .dwattr $C$DW$838, DW_AT_TI_symbol_name("rem")
   23038                            .dwattr $C$DW$838, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
   23039                            .dwattr $C$DW$838, DW_AT_accessibility(DW_ACCESS_public)
   23040                            .dwattr $C$DW$838, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm
   23041                            .dwattr $C$DW$838, DW_AT_decl_line(0x5b)
   23042                            .dwattr $C$DW$838, DW_AT_decl_column(0x22)
   23043                    
   23044                            .dwattr $C$DW$T$32, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
   23045                            .dwattr $C$DW$T$32, DW_AT_decl_line(0x5b)
   23046                            .dwattr $C$DW$T$32, DW_AT_decl_column(0x10)
   23047                            .dwendtag $C$DW$T$32
   23048                    
   23049                    $C$DW$T$143     .dwtag  DW_TAG_typedef
   23050                            .dwattr $C$DW$T$143, DW_AT_name("lldiv_t")
   23051                            .dwattr $C$DW$T$143, DW_AT_type(*$C$DW$T$32)
   23052                            .dwattr $C$DW$T$143, DW_AT_language(DW_LANG_C)
   23053                            .dwattr $C$DW$T$143, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   23054                            .dwattr $C$DW$T$143, DW_AT_decl_line(0x5b)
   23055                            .dwattr $C$DW$T$143, DW_AT_decl_column(0x29)
   23056                    
   23057                    
   23058                    $C$DW$T$77      .dwtag  DW_TAG_structure_type
   23059                            .dwattr $C$DW$T$77, DW_AT_byte_size(0x4c)
   23060                    $C$DW$839       .dwtag  DW_TAG_member
   23061                            .dwattr $C$DW$839, DW_AT_type(*$C$DW$T$40)
   23062                            .dwattr $C$DW$839, DW_AT_name("Crc32")
   23063                            .dwattr $C$DW$839, DW_AT_TI_symbol_name("Crc32")
   23064                            .dwattr $C$DW$839, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
   23065                            .dwattr $C$DW$839, DW_AT_accessibility(DW_ACCESS_public)
   23066                            .dwattr $C$DW$839, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/devi
   23067                            .dwattr $C$DW$839, DW_AT_decl_line(0x76)
   23068                            .dwattr $C$DW$839, DW_AT_decl_column(0x25)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  422

   23069                    
   23070                    $C$DW$840       .dwtag  DW_TAG_member
   23071                            .dwattr $C$DW$840, DW_AT_type(*$C$DW$T$43)
   23072                            .dwattr $C$DW$840, DW_AT_name("FlashGetSize")
   23073                            .dwattr $C$DW$840, DW_AT_TI_symbol_name("FlashGetSize")
   23074                            .dwattr $C$DW$840, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
   23075                            .dwattr $C$DW$840, DW_AT_accessibility(DW_ACCESS_public)
   23076                            .dwattr $C$DW$840, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/devi
   23077                            .dwattr $C$DW$840, DW_AT_decl_line(0x77)
   23078                            .dwattr $C$DW$840, DW_AT_decl_column(0x25)
   23079                    
   23080                    $C$DW$841       .dwtag  DW_TAG_member
   23081                            .dwattr $C$DW$841, DW_AT_type(*$C$DW$T$44)
   23082                            .dwattr $C$DW$841, DW_AT_name("GetChipId")
   23083                            .dwattr $C$DW$841, DW_AT_TI_symbol_name("GetChipId")
   23084                            .dwattr $C$DW$841, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
   23085                            .dwattr $C$DW$841, DW_AT_accessibility(DW_ACCESS_public)
   23086                            .dwattr $C$DW$841, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/devi
   23087                            .dwattr $C$DW$841, DW_AT_decl_line(0x78)
   23088                            .dwattr $C$DW$841, DW_AT_decl_column(0x25)
   23089                    
   23090                    $C$DW$842       .dwtag  DW_TAG_member
   23091                            .dwattr $C$DW$842, DW_AT_type(*$C$DW$T$47)
   23092                            .dwattr $C$DW$842, DW_AT_name("ReservedLocation1")
   23093                            .dwattr $C$DW$842, DW_AT_TI_symbol_name("ReservedLocation1")
   23094                            .dwattr $C$DW$842, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
   23095                            .dwattr $C$DW$842, DW_AT_accessibility(DW_ACCESS_public)
   23096                            .dwattr $C$DW$842, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/devi
   23097                            .dwattr $C$DW$842, DW_AT_decl_line(0x79)
   23098                            .dwattr $C$DW$842, DW_AT_decl_column(0x25)
   23099                    
   23100                    $C$DW$843       .dwtag  DW_TAG_member
   23101                            .dwattr $C$DW$843, DW_AT_type(*$C$DW$T$48)
   23102                            .dwattr $C$DW$843, DW_AT_name("ReservedLocation2")
   23103                            .dwattr $C$DW$843, DW_AT_TI_symbol_name("ReservedLocation2")
   23104                            .dwattr $C$DW$843, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
   23105                            .dwattr $C$DW$843, DW_AT_accessibility(DW_ACCESS_public)
   23106                            .dwattr $C$DW$843, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/devi
   23107                            .dwattr $C$DW$843, DW_AT_decl_line(0x7a)
   23108                            .dwattr $C$DW$843, DW_AT_decl_column(0x25)
   23109                    
   23110                    $C$DW$844       .dwtag  DW_TAG_member
   23111                            .dwattr $C$DW$844, DW_AT_type(*$C$DW$T$49)
   23112                            .dwattr $C$DW$844, DW_AT_name("ReservedLocation3")
   23113                            .dwattr $C$DW$844, DW_AT_TI_symbol_name("ReservedLocation3")
   23114                            .dwattr $C$DW$844, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
   23115                            .dwattr $C$DW$844, DW_AT_accessibility(DW_ACCESS_public)
   23116                            .dwattr $C$DW$844, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/devi
   23117                            .dwattr $C$DW$844, DW_AT_decl_line(0x7b)
   23118                            .dwattr $C$DW$844, DW_AT_decl_column(0x25)
   23119                    
   23120                    $C$DW$845       .dwtag  DW_TAG_member
   23121                            .dwattr $C$DW$845, DW_AT_type(*$C$DW$T$52)
   23122                            .dwattr $C$DW$845, DW_AT_name("ResetDevice")
   23123                            .dwattr $C$DW$845, DW_AT_TI_symbol_name("ResetDevice")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  423

   23124                            .dwattr $C$DW$845, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
   23125                            .dwattr $C$DW$845, DW_AT_accessibility(DW_ACCESS_public)
   23126                            .dwattr $C$DW$845, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/devi
   23127                            .dwattr $C$DW$845, DW_AT_decl_line(0x7c)
   23128                            .dwattr $C$DW$845, DW_AT_decl_column(0x25)
   23129                    
   23130                    $C$DW$846       .dwtag  DW_TAG_member
   23131                            .dwattr $C$DW$846, DW_AT_type(*$C$DW$T$58)
   23132                            .dwattr $C$DW$846, DW_AT_name("Fletcher32")
   23133                            .dwattr $C$DW$846, DW_AT_TI_symbol_name("Fletcher32")
   23134                            .dwattr $C$DW$846, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
   23135                            .dwattr $C$DW$846, DW_AT_accessibility(DW_ACCESS_public)
   23136                            .dwattr $C$DW$846, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/devi
   23137                            .dwattr $C$DW$846, DW_AT_decl_line(0x7d)
   23138                            .dwattr $C$DW$846, DW_AT_decl_column(0x25)
   23139                    
   23140                    $C$DW$847       .dwtag  DW_TAG_member
   23141                            .dwattr $C$DW$847, DW_AT_type(*$C$DW$T$62)
   23142                            .dwattr $C$DW$847, DW_AT_name("MinValue")
   23143                            .dwattr $C$DW$847, DW_AT_TI_symbol_name("MinValue")
   23144                            .dwattr $C$DW$847, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
   23145                            .dwattr $C$DW$847, DW_AT_accessibility(DW_ACCESS_public)
   23146                            .dwattr $C$DW$847, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/devi
   23147                            .dwattr $C$DW$847, DW_AT_decl_line(0x7e)
   23148                            .dwattr $C$DW$847, DW_AT_decl_column(0x25)
   23149                    
   23150                    $C$DW$848       .dwtag  DW_TAG_member
   23151                            .dwattr $C$DW$848, DW_AT_type(*$C$DW$T$63)
   23152                            .dwattr $C$DW$848, DW_AT_name("MaxValue")
   23153                            .dwattr $C$DW$848, DW_AT_TI_symbol_name("MaxValue")
   23154                            .dwattr $C$DW$848, DW_AT_data_member_location[DW_OP_plus_uconst 0x24]
   23155                            .dwattr $C$DW$848, DW_AT_accessibility(DW_ACCESS_public)
   23156                            .dwattr $C$DW$848, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/devi
   23157                            .dwattr $C$DW$848, DW_AT_decl_line(0x7f)
   23158                            .dwattr $C$DW$848, DW_AT_decl_column(0x25)
   23159                    
   23160                    $C$DW$849       .dwtag  DW_TAG_member
   23161                            .dwattr $C$DW$849, DW_AT_type(*$C$DW$T$64)
   23162                            .dwattr $C$DW$849, DW_AT_name("MeanValue")
   23163                            .dwattr $C$DW$849, DW_AT_TI_symbol_name("MeanValue")
   23164                            .dwattr $C$DW$849, DW_AT_data_member_location[DW_OP_plus_uconst 0x28]
   23165                            .dwattr $C$DW$849, DW_AT_accessibility(DW_ACCESS_public)
   23166                            .dwattr $C$DW$849, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/devi
   23167                            .dwattr $C$DW$849, DW_AT_decl_line(0x80)
   23168                            .dwattr $C$DW$849, DW_AT_decl_column(0x25)
   23169                    
   23170                    $C$DW$850       .dwtag  DW_TAG_member
   23171                            .dwattr $C$DW$850, DW_AT_type(*$C$DW$T$65)
   23172                            .dwattr $C$DW$850, DW_AT_name("StandDeviationValue")
   23173                            .dwattr $C$DW$850, DW_AT_TI_symbol_name("StandDeviationValue")
   23174                            .dwattr $C$DW$850, DW_AT_data_member_location[DW_OP_plus_uconst 0x2c]
   23175                            .dwattr $C$DW$850, DW_AT_accessibility(DW_ACCESS_public)
   23176                            .dwattr $C$DW$850, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/devi
   23177                            .dwattr $C$DW$850, DW_AT_decl_line(0x81)
   23178                            .dwattr $C$DW$850, DW_AT_decl_column(0x25)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  424

   23179                    
   23180                    $C$DW$851       .dwtag  DW_TAG_member
   23181                            .dwattr $C$DW$851, DW_AT_type(*$C$DW$T$68)
   23182                            .dwattr $C$DW$851, DW_AT_name("ReservedLocation4")
   23183                            .dwattr $C$DW$851, DW_AT_TI_symbol_name("ReservedLocation4")
   23184                            .dwattr $C$DW$851, DW_AT_data_member_location[DW_OP_plus_uconst 0x30]
   23185                            .dwattr $C$DW$851, DW_AT_accessibility(DW_ACCESS_public)
   23186                            .dwattr $C$DW$851, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/devi
   23187                            .dwattr $C$DW$851, DW_AT_decl_line(0x82)
   23188                            .dwattr $C$DW$851, DW_AT_decl_column(0x25)
   23189                    
   23190                    $C$DW$852       .dwtag  DW_TAG_member
   23191                            .dwattr $C$DW$852, DW_AT_type(*$C$DW$T$69)
   23192                            .dwattr $C$DW$852, DW_AT_name("ReservedLocation5")
   23193                            .dwattr $C$DW$852, DW_AT_TI_symbol_name("ReservedLocation5")
   23194                            .dwattr $C$DW$852, DW_AT_data_member_location[DW_OP_plus_uconst 0x34]
   23195                            .dwattr $C$DW$852, DW_AT_accessibility(DW_ACCESS_public)
   23196                            .dwattr $C$DW$852, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/devi
   23197                            .dwattr $C$DW$852, DW_AT_decl_line(0x83)
   23198                            .dwattr $C$DW$852, DW_AT_decl_column(0x25)
   23199                    
   23200                    $C$DW$853       .dwtag  DW_TAG_member
   23201                            .dwattr $C$DW$853, DW_AT_type(*$C$DW$T$70)
   23202                            .dwattr $C$DW$853, DW_AT_name("HFSourceSafeSwitch")
   23203                            .dwattr $C$DW$853, DW_AT_TI_symbol_name("HFSourceSafeSwitch")
   23204                            .dwattr $C$DW$853, DW_AT_data_member_location[DW_OP_plus_uconst 0x38]
   23205                            .dwattr $C$DW$853, DW_AT_accessibility(DW_ACCESS_public)
   23206                            .dwattr $C$DW$853, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/devi
   23207                            .dwattr $C$DW$853, DW_AT_decl_line(0x84)
   23208                            .dwattr $C$DW$853, DW_AT_decl_column(0x25)
   23209                    
   23210                    $C$DW$854       .dwtag  DW_TAG_member
   23211                            .dwattr $C$DW$854, DW_AT_type(*$C$DW$T$73)
   23212                            .dwattr $C$DW$854, DW_AT_name("SelectCompAInput")
   23213                            .dwattr $C$DW$854, DW_AT_TI_symbol_name("SelectCompAInput")
   23214                            .dwattr $C$DW$854, DW_AT_data_member_location[DW_OP_plus_uconst 0x3c]
   23215                            .dwattr $C$DW$854, DW_AT_accessibility(DW_ACCESS_public)
   23216                            .dwattr $C$DW$854, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/devi
   23217                            .dwattr $C$DW$854, DW_AT_decl_line(0x85)
   23218                            .dwattr $C$DW$854, DW_AT_decl_column(0x25)
   23219                    
   23220                    $C$DW$855       .dwtag  DW_TAG_member
   23221                            .dwattr $C$DW$855, DW_AT_type(*$C$DW$T$74)
   23222                            .dwattr $C$DW$855, DW_AT_name("SelectCompARef")
   23223                            .dwattr $C$DW$855, DW_AT_TI_symbol_name("SelectCompARef")
   23224                            .dwattr $C$DW$855, DW_AT_data_member_location[DW_OP_plus_uconst 0x40]
   23225                            .dwattr $C$DW$855, DW_AT_accessibility(DW_ACCESS_public)
   23226                            .dwattr $C$DW$855, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/devi
   23227                            .dwattr $C$DW$855, DW_AT_decl_line(0x86)
   23228                            .dwattr $C$DW$855, DW_AT_decl_column(0x25)
   23229                    
   23230                    $C$DW$856       .dwtag  DW_TAG_member
   23231                            .dwattr $C$DW$856, DW_AT_type(*$C$DW$T$75)
   23232                            .dwattr $C$DW$856, DW_AT_name("SelectADCCompBInput")
   23233                            .dwattr $C$DW$856, DW_AT_TI_symbol_name("SelectADCCompBInput")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  425

   23234                            .dwattr $C$DW$856, DW_AT_data_member_location[DW_OP_plus_uconst 0x44]
   23235                            .dwattr $C$DW$856, DW_AT_accessibility(DW_ACCESS_public)
   23236                            .dwattr $C$DW$856, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/devi
   23237                            .dwattr $C$DW$856, DW_AT_decl_line(0x87)
   23238                            .dwattr $C$DW$856, DW_AT_decl_column(0x25)
   23239                    
   23240                    $C$DW$857       .dwtag  DW_TAG_member
   23241                            .dwattr $C$DW$857, DW_AT_type(*$C$DW$T$76)
   23242                            .dwattr $C$DW$857, DW_AT_name("SelectCompBRef")
   23243                            .dwattr $C$DW$857, DW_AT_TI_symbol_name("SelectCompBRef")
   23244                            .dwattr $C$DW$857, DW_AT_data_member_location[DW_OP_plus_uconst 0x48]
   23245                            .dwattr $C$DW$857, DW_AT_accessibility(DW_ACCESS_public)
   23246                            .dwattr $C$DW$857, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/devi
   23247                            .dwattr $C$DW$857, DW_AT_decl_line(0x88)
   23248                            .dwattr $C$DW$857, DW_AT_decl_column(0x25)
   23249                    
   23250                            .dwattr $C$DW$T$77, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dev
   23251                            .dwattr $C$DW$T$77, DW_AT_decl_line(0x75)
   23252                            .dwattr $C$DW$T$77, DW_AT_decl_column(0x01)
   23253                            .dwendtag $C$DW$T$77
   23254                    
   23255                    $C$DW$T$144     .dwtag  DW_TAG_typedef
   23256                            .dwattr $C$DW$T$144, DW_AT_name("HARD_API_T")
   23257                            .dwattr $C$DW$T$144, DW_AT_type(*$C$DW$T$77)
   23258                            .dwattr $C$DW$T$144, DW_AT_language(DW_LANG_C)
   23259                            .dwattr $C$DW$T$144, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/de
   23260                            .dwattr $C$DW$T$144, DW_AT_decl_line(0x89)
   23261                            .dwattr $C$DW$T$144, DW_AT_decl_column(0x03)
   23262                    
   23263                    
   23264                    $C$DW$T$79      .dwtag  DW_TAG_structure_type
   23265                            .dwattr $C$DW$T$79, DW_AT_byte_size(0x3c)
   23266                    $C$DW$858       .dwtag  DW_TAG_member
   23267                            .dwattr $C$DW$858, DW_AT_type(*$C$DW$T$78)
   23268                            .dwattr $C$DW$858, DW_AT_name("ref")
   23269                            .dwattr $C$DW$858, DW_AT_TI_symbol_name("ref")
   23270                            .dwattr $C$DW$858, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
   23271                            .dwattr $C$DW$858, DW_AT_accessibility(DW_ACCESS_public)
   23272                            .dwattr $C$DW$858, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/App/flight.h")
   23273                            .dwattr $C$DW$858, DW_AT_decl_line(0x03)
   23274                            .dwattr $C$DW$858, DW_AT_decl_column(0x18)
   23275                    
   23276                    $C$DW$859       .dwtag  DW_TAG_member
   23277                            .dwattr $C$DW$859, DW_AT_type(*$C$DW$T$78)
   23278                            .dwattr $C$DW$859, DW_AT_name("fdb")
   23279                            .dwattr $C$DW$859, DW_AT_TI_symbol_name("fdb")
   23280                            .dwattr $C$DW$859, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
   23281                            .dwattr $C$DW$859, DW_AT_accessibility(DW_ACCESS_public)
   23282                            .dwattr $C$DW$859, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/App/flight.h")
   23283                            .dwattr $C$DW$859, DW_AT_decl_line(0x04)
   23284                            .dwattr $C$DW$859, DW_AT_decl_column(0x18)
   23285                    
   23286                    $C$DW$860       .dwtag  DW_TAG_member
   23287                            .dwattr $C$DW$860, DW_AT_type(*$C$DW$T$24)
   23288                            .dwattr $C$DW$860, DW_AT_name("Kp")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  426

   23289                            .dwattr $C$DW$860, DW_AT_TI_symbol_name("Kp")
   23290                            .dwattr $C$DW$860, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
   23291                            .dwattr $C$DW$860, DW_AT_accessibility(DW_ACCESS_public)
   23292                            .dwattr $C$DW$860, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/App/flight.h")
   23293                            .dwattr $C$DW$860, DW_AT_decl_line(0x05)
   23294                            .dwattr $C$DW$860, DW_AT_decl_column(0x18)
   23295                    
   23296                    $C$DW$861       .dwtag  DW_TAG_member
   23297                            .dwattr $C$DW$861, DW_AT_type(*$C$DW$T$24)
   23298                            .dwattr $C$DW$861, DW_AT_name("Ki")
   23299                            .dwattr $C$DW$861, DW_AT_TI_symbol_name("Ki")
   23300                            .dwattr $C$DW$861, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
   23301                            .dwattr $C$DW$861, DW_AT_accessibility(DW_ACCESS_public)
   23302                            .dwattr $C$DW$861, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/App/flight.h")
   23303                            .dwattr $C$DW$861, DW_AT_decl_line(0x06)
   23304                            .dwattr $C$DW$861, DW_AT_decl_column(0x18)
   23305                    
   23306                    $C$DW$862       .dwtag  DW_TAG_member
   23307                            .dwattr $C$DW$862, DW_AT_type(*$C$DW$T$24)
   23308                            .dwattr $C$DW$862, DW_AT_name("Kd")
   23309                            .dwattr $C$DW$862, DW_AT_TI_symbol_name("Kd")
   23310                            .dwattr $C$DW$862, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
   23311                            .dwattr $C$DW$862, DW_AT_accessibility(DW_ACCESS_public)
   23312                            .dwattr $C$DW$862, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/App/flight.h")
   23313                            .dwattr $C$DW$862, DW_AT_decl_line(0x07)
   23314                            .dwattr $C$DW$862, DW_AT_decl_column(0x18)
   23315                    
   23316                    $C$DW$863       .dwtag  DW_TAG_member
   23317                            .dwattr $C$DW$863, DW_AT_type(*$C$DW$T$24)
   23318                            .dwattr $C$DW$863, DW_AT_name("Kc")
   23319                            .dwattr $C$DW$863, DW_AT_TI_symbol_name("Kc")
   23320                            .dwattr $C$DW$863, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
   23321                            .dwattr $C$DW$863, DW_AT_accessibility(DW_ACCESS_public)
   23322                            .dwattr $C$DW$863, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/App/flight.h")
   23323                            .dwattr $C$DW$863, DW_AT_decl_line(0x08)
   23324                            .dwattr $C$DW$863, DW_AT_decl_column(0x18)
   23325                    
   23326                    $C$DW$864       .dwtag  DW_TAG_member
   23327                            .dwattr $C$DW$864, DW_AT_type(*$C$DW$T$24)
   23328                            .dwattr $C$DW$864, DW_AT_name("Gp")
   23329                            .dwattr $C$DW$864, DW_AT_TI_symbol_name("Gp")
   23330                            .dwattr $C$DW$864, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
   23331                            .dwattr $C$DW$864, DW_AT_accessibility(DW_ACCESS_public)
   23332                            .dwattr $C$DW$864, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/App/flight.h")
   23333                            .dwattr $C$DW$864, DW_AT_decl_line(0x09)
   23334                            .dwattr $C$DW$864, DW_AT_decl_column(0x18)
   23335                    
   23336                    $C$DW$865       .dwtag  DW_TAG_member
   23337                            .dwattr $C$DW$865, DW_AT_type(*$C$DW$T$24)
   23338                            .dwattr $C$DW$865, DW_AT_name("Gi")
   23339                            .dwattr $C$DW$865, DW_AT_TI_symbol_name("Gi")
   23340                            .dwattr $C$DW$865, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
   23341                            .dwattr $C$DW$865, DW_AT_accessibility(DW_ACCESS_public)
   23342                            .dwattr $C$DW$865, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/App/flight.h")
   23343                            .dwattr $C$DW$865, DW_AT_decl_line(0x0a)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  427

   23344                            .dwattr $C$DW$865, DW_AT_decl_column(0x18)
   23345                    
   23346                    $C$DW$866       .dwtag  DW_TAG_member
   23347                            .dwattr $C$DW$866, DW_AT_type(*$C$DW$T$24)
   23348                            .dwattr $C$DW$866, DW_AT_name("yn")
   23349                            .dwattr $C$DW$866, DW_AT_TI_symbol_name("yn")
   23350                            .dwattr $C$DW$866, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
   23351                            .dwattr $C$DW$866, DW_AT_accessibility(DW_ACCESS_public)
   23352                            .dwattr $C$DW$866, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/App/flight.h")
   23353                            .dwattr $C$DW$866, DW_AT_decl_line(0x0b)
   23354                            .dwattr $C$DW$866, DW_AT_decl_column(0x18)
   23355                    
   23356                    $C$DW$867       .dwtag  DW_TAG_member
   23357                            .dwattr $C$DW$867, DW_AT_type(*$C$DW$T$24)
   23358                            .dwattr $C$DW$867, DW_AT_name("yp")
   23359                            .dwattr $C$DW$867, DW_AT_TI_symbol_name("yp")
   23360                            .dwattr $C$DW$867, DW_AT_data_member_location[DW_OP_plus_uconst 0x24]
   23361                            .dwattr $C$DW$867, DW_AT_accessibility(DW_ACCESS_public)
   23362                            .dwattr $C$DW$867, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/App/flight.h")
   23363                            .dwattr $C$DW$867, DW_AT_decl_line(0x0c)
   23364                            .dwattr $C$DW$867, DW_AT_decl_column(0x18)
   23365                    
   23366                    $C$DW$868       .dwtag  DW_TAG_member
   23367                            .dwattr $C$DW$868, DW_AT_type(*$C$DW$T$24)
   23368                            .dwattr $C$DW$868, DW_AT_name("ep")
   23369                            .dwattr $C$DW$868, DW_AT_TI_symbol_name("ep")
   23370                            .dwattr $C$DW$868, DW_AT_data_member_location[DW_OP_plus_uconst 0x28]
   23371                            .dwattr $C$DW$868, DW_AT_accessibility(DW_ACCESS_public)
   23372                            .dwattr $C$DW$868, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/App/flight.h")
   23373                            .dwattr $C$DW$868, DW_AT_decl_line(0x0d)
   23374                            .dwattr $C$DW$868, DW_AT_decl_column(0x18)
   23375                    
   23376                    $C$DW$869       .dwtag  DW_TAG_member
   23377                            .dwattr $C$DW$869, DW_AT_type(*$C$DW$T$24)
   23378                            .dwattr $C$DW$869, DW_AT_name("es")
   23379                            .dwattr $C$DW$869, DW_AT_TI_symbol_name("es")
   23380                            .dwattr $C$DW$869, DW_AT_data_member_location[DW_OP_plus_uconst 0x2c]
   23381                            .dwattr $C$DW$869, DW_AT_accessibility(DW_ACCESS_public)
   23382                            .dwattr $C$DW$869, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/App/flight.h")
   23383                            .dwattr $C$DW$869, DW_AT_decl_line(0x0e)
   23384                            .dwattr $C$DW$869, DW_AT_decl_column(0x18)
   23385                    
   23386                    $C$DW$870       .dwtag  DW_TAG_member
   23387                            .dwattr $C$DW$870, DW_AT_type(*$C$DW$T$24)
   23388                            .dwattr $C$DW$870, DW_AT_name("ei")
   23389                            .dwattr $C$DW$870, DW_AT_TI_symbol_name("ei")
   23390                            .dwattr $C$DW$870, DW_AT_data_member_location[DW_OP_plus_uconst 0x30]
   23391                            .dwattr $C$DW$870, DW_AT_accessibility(DW_ACCESS_public)
   23392                            .dwattr $C$DW$870, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/App/flight.h")
   23393                            .dwattr $C$DW$870, DW_AT_decl_line(0x0f)
   23394                            .dwattr $C$DW$870, DW_AT_decl_column(0x18)
   23395                    
   23396                    $C$DW$871       .dwtag  DW_TAG_member
   23397                            .dwattr $C$DW$871, DW_AT_type(*$C$DW$T$24)
   23398                            .dwattr $C$DW$871, DW_AT_name("ed")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  428

   23399                            .dwattr $C$DW$871, DW_AT_TI_symbol_name("ed")
   23400                            .dwattr $C$DW$871, DW_AT_data_member_location[DW_OP_plus_uconst 0x34]
   23401                            .dwattr $C$DW$871, DW_AT_accessibility(DW_ACCESS_public)
   23402                            .dwattr $C$DW$871, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/App/flight.h")
   23403                            .dwattr $C$DW$871, DW_AT_decl_line(0x10)
   23404                            .dwattr $C$DW$871, DW_AT_decl_column(0x18)
   23405                    
   23406                    $C$DW$872       .dwtag  DW_TAG_member
   23407                            .dwattr $C$DW$872, DW_AT_type(*$C$DW$T$24)
   23408                            .dwattr $C$DW$872, DW_AT_name("y")
   23409                            .dwattr $C$DW$872, DW_AT_TI_symbol_name("y")
   23410                            .dwattr $C$DW$872, DW_AT_data_member_location[DW_OP_plus_uconst 0x38]
   23411                            .dwattr $C$DW$872, DW_AT_accessibility(DW_ACCESS_public)
   23412                            .dwattr $C$DW$872, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/App/flight.h")
   23413                            .dwattr $C$DW$872, DW_AT_decl_line(0x11)
   23414                            .dwattr $C$DW$872, DW_AT_decl_column(0x18)
   23415                    
   23416                            .dwattr $C$DW$T$79, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/App/flight.h")
   23417                            .dwattr $C$DW$T$79, DW_AT_decl_line(0x03)
   23418                            .dwattr $C$DW$T$79, DW_AT_decl_column(0x11)
   23419                            .dwendtag $C$DW$T$79
   23420                    
   23421                    $C$DW$T$145     .dwtag  DW_TAG_typedef
   23422                            .dwattr $C$DW$T$145, DW_AT_name("PID_t")
   23423                            .dwattr $C$DW$T$145, DW_AT_type(*$C$DW$T$79)
   23424                            .dwattr $C$DW$T$145, DW_AT_language(DW_LANG_C)
   23425                            .dwattr $C$DW$T$145, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/App/flight.h")
   23426                            .dwattr $C$DW$T$145, DW_AT_decl_line(0x11)
   23427                            .dwattr $C$DW$T$145, DW_AT_decl_column(0x1d)
   23428                    
   23429                    
   23430                    $C$DW$T$87      .dwtag  DW_TAG_structure_type
   23431                            .dwattr $C$DW$T$87, DW_AT_name("GPTimerCC26XX_Config")
   23432                            .dwattr $C$DW$T$87, DW_AT_byte_size(0x0c)
   23433                    $C$DW$873       .dwtag  DW_TAG_member
   23434                            .dwattr $C$DW$873, DW_AT_type(*$C$DW$T$81)
   23435                            .dwattr $C$DW$873, DW_AT_name("object")
   23436                            .dwattr $C$DW$873, DW_AT_TI_symbol_name("object")
   23437                            .dwattr $C$DW$873, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
   23438                            .dwattr $C$DW$873, DW_AT_accessibility(DW_ACCESS_public)
   23439                            .dwattr $C$DW$873, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23440                            .dwattr $C$DW$873, DW_AT_decl_line(0x198)
   23441                            .dwattr $C$DW$873, DW_AT_decl_column(0x22)
   23442                    
   23443                    $C$DW$874       .dwtag  DW_TAG_member
   23444                            .dwattr $C$DW$874, DW_AT_type(*$C$DW$T$84)
   23445                            .dwattr $C$DW$874, DW_AT_name("hwAttrs")
   23446                            .dwattr $C$DW$874, DW_AT_TI_symbol_name("hwAttrs")
   23447                            .dwattr $C$DW$874, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
   23448                            .dwattr $C$DW$874, DW_AT_accessibility(DW_ACCESS_public)
   23449                            .dwattr $C$DW$874, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23450                            .dwattr $C$DW$874, DW_AT_decl_line(0x199)
   23451                            .dwattr $C$DW$874, DW_AT_decl_column(0x22)
   23452                    
   23453                    $C$DW$875       .dwtag  DW_TAG_member
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  429

   23454                            .dwattr $C$DW$875, DW_AT_type(*$C$DW$T$86)
   23455                            .dwattr $C$DW$875, DW_AT_name("timerPart")
   23456                            .dwattr $C$DW$875, DW_AT_TI_symbol_name("timerPart")
   23457                            .dwattr $C$DW$875, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
   23458                            .dwattr $C$DW$875, DW_AT_accessibility(DW_ACCESS_public)
   23459                            .dwattr $C$DW$875, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23460                            .dwattr $C$DW$875, DW_AT_decl_line(0x19a)
   23461                            .dwattr $C$DW$875, DW_AT_decl_column(0x21)
   23462                    
   23463                            .dwattr $C$DW$T$87, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dri
   23464                            .dwattr $C$DW$T$87, DW_AT_decl_line(0x196)
   23465                            .dwattr $C$DW$T$87, DW_AT_decl_column(0x08)
   23466                            .dwendtag $C$DW$T$87
   23467                    
   23468                    $C$DW$T$97      .dwtag  DW_TAG_typedef
   23469                            .dwattr $C$DW$T$97, DW_AT_name("GPTimerCC26XX_Config")
   23470                            .dwattr $C$DW$T$97, DW_AT_type(*$C$DW$T$87)
   23471                            .dwattr $C$DW$T$97, DW_AT_language(DW_LANG_C)
   23472                            .dwattr $C$DW$T$97, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dri
   23473                            .dwattr $C$DW$T$97, DW_AT_decl_line(0x130)
   23474                            .dwattr $C$DW$T$97, DW_AT_decl_column(0x27)
   23475                    
   23476                    $C$DW$T$98      .dwtag  DW_TAG_pointer_type
   23477                            .dwattr $C$DW$T$98, DW_AT_type(*$C$DW$T$97)
   23478                            .dwattr $C$DW$T$98, DW_AT_address_class(0x20)
   23479                    
   23480                    $C$DW$T$99      .dwtag  DW_TAG_typedef
   23481                            .dwattr $C$DW$T$99, DW_AT_name("GPTimerCC26XX_Handle")
   23482                            .dwattr $C$DW$T$99, DW_AT_type(*$C$DW$T$98)
   23483                            .dwattr $C$DW$T$99, DW_AT_language(DW_LANG_C)
   23484                            .dwattr $C$DW$T$99, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dri
   23485                            .dwattr $C$DW$T$99, DW_AT_decl_line(0x133)
   23486                            .dwattr $C$DW$T$99, DW_AT_decl_column(0x2d)
   23487                    
   23488                    
   23489                    $C$DW$T$114     .dwtag  DW_TAG_enumeration_type
   23490                            .dwattr $C$DW$T$114, DW_AT_name("GPTimerCC26XX_DebugMode")
   23491                            .dwattr $C$DW$T$114, DW_AT_byte_size(0x01)
   23492                    $C$DW$876       .dwtag  DW_TAG_enumerator
   23493                            .dwattr $C$DW$876, DW_AT_name("GPTimerCC26XX_DEBUG_STALL_OFF")
   23494                            .dwattr $C$DW$876, DW_AT_const_value(0x00)
   23495                            .dwattr $C$DW$876, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23496                            .dwattr $C$DW$876, DW_AT_decl_line(0x104)
   23497                            .dwattr $C$DW$876, DW_AT_decl_column(0x05)
   23498                    
   23499                    $C$DW$877       .dwtag  DW_TAG_enumerator
   23500                            .dwattr $C$DW$877, DW_AT_name("GPTimerCC26XX_DEBUG_STALL_ON")
   23501                            .dwattr $C$DW$877, DW_AT_const_value(0x01)
   23502                            .dwattr $C$DW$877, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23503                            .dwattr $C$DW$877, DW_AT_decl_line(0x105)
   23504                            .dwattr $C$DW$877, DW_AT_decl_column(0x05)
   23505                    
   23506                            .dwattr $C$DW$T$114, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dr
   23507                            .dwattr $C$DW$T$114, DW_AT_decl_line(0x102)
   23508                            .dwattr $C$DW$T$114, DW_AT_decl_column(0x0e)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  430

   23509                            .dwendtag $C$DW$T$114
   23510                    
   23511                    $C$DW$T$115     .dwtag  DW_TAG_typedef
   23512                            .dwattr $C$DW$T$115, DW_AT_name("GPTimerCC26XX_DebugMode")
   23513                            .dwattr $C$DW$T$115, DW_AT_type(*$C$DW$T$114)
   23514                            .dwattr $C$DW$T$115, DW_AT_language(DW_LANG_C)
   23515                            .dwattr $C$DW$T$115, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dr
   23516                            .dwattr $C$DW$T$115, DW_AT_decl_line(0x106)
   23517                            .dwattr $C$DW$T$115, DW_AT_decl_column(0x03)
   23518                    
   23519                    
   23520                    $C$DW$T$112     .dwtag  DW_TAG_enumeration_type
   23521                            .dwattr $C$DW$T$112, DW_AT_name("GPTimerCC26XX_Direction")
   23522                            .dwattr $C$DW$T$112, DW_AT_byte_size(0x01)
   23523                    $C$DW$878       .dwtag  DW_TAG_enumerator
   23524                            .dwattr $C$DW$878, DW_AT_name("GPTimerCC26XX_DIRECTION_DOWN")
   23525                            .dwattr $C$DW$878, DW_AT_const_value(0x00)
   23526                            .dwattr $C$DW$878, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23527                            .dwattr $C$DW$878, DW_AT_decl_line(0x10f)
   23528                            .dwattr $C$DW$878, DW_AT_decl_column(0x05)
   23529                    
   23530                    $C$DW$879       .dwtag  DW_TAG_enumerator
   23531                            .dwattr $C$DW$879, DW_AT_name("GPTimerCC26XX_DIRECTION_UP")
   23532                            .dwattr $C$DW$879, DW_AT_const_value(0x01)
   23533                            .dwattr $C$DW$879, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23534                            .dwattr $C$DW$879, DW_AT_decl_line(0x110)
   23535                            .dwattr $C$DW$879, DW_AT_decl_column(0x05)
   23536                    
   23537                            .dwattr $C$DW$T$112, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dr
   23538                            .dwattr $C$DW$T$112, DW_AT_decl_line(0x10d)
   23539                            .dwattr $C$DW$T$112, DW_AT_decl_column(0x0e)
   23540                            .dwendtag $C$DW$T$112
   23541                    
   23542                    $C$DW$T$113     .dwtag  DW_TAG_typedef
   23543                            .dwattr $C$DW$T$113, DW_AT_name("GPTimerCC26XX_Direction")
   23544                            .dwattr $C$DW$T$113, DW_AT_type(*$C$DW$T$112)
   23545                            .dwattr $C$DW$T$113, DW_AT_language(DW_LANG_C)
   23546                            .dwattr $C$DW$T$113, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dr
   23547                            .dwattr $C$DW$T$113, DW_AT_decl_line(0x111)
   23548                            .dwattr $C$DW$T$113, DW_AT_decl_column(0x03)
   23549                    
   23550                    
   23551                    $C$DW$T$146     .dwtag  DW_TAG_enumeration_type
   23552                            .dwattr $C$DW$T$146, DW_AT_name("GPTimerCC26XX_Edge")
   23553                            .dwattr $C$DW$T$146, DW_AT_byte_size(0x01)
   23554                    $C$DW$880       .dwtag  DW_TAG_enumerator
   23555                            .dwattr $C$DW$880, DW_AT_name("GPTimerCC26XX_POS_EDGE")
   23556                            .dwattr $C$DW$880, DW_AT_const_value(0x00)
   23557                            .dwattr $C$DW$880, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23558                            .dwattr $C$DW$880, DW_AT_decl_line(0x129)
   23559                            .dwattr $C$DW$880, DW_AT_decl_column(0x05)
   23560                    
   23561                    $C$DW$881       .dwtag  DW_TAG_enumerator
   23562                            .dwattr $C$DW$881, DW_AT_name("GPTimerCC26XX_NEG_EDGE")
   23563                            .dwattr $C$DW$881, DW_AT_const_value(0x04)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  431

   23564                            .dwattr $C$DW$881, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23565                            .dwattr $C$DW$881, DW_AT_decl_line(0x12a)
   23566                            .dwattr $C$DW$881, DW_AT_decl_column(0x05)
   23567                    
   23568                    $C$DW$882       .dwtag  DW_TAG_enumerator
   23569                            .dwattr $C$DW$882, DW_AT_name("GPTimerCC26XX_BOTH_EDGES")
   23570                            .dwattr $C$DW$882, DW_AT_const_value(0x0c)
   23571                            .dwattr $C$DW$882, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23572                            .dwattr $C$DW$882, DW_AT_decl_line(0x12b)
   23573                            .dwattr $C$DW$882, DW_AT_decl_column(0x05)
   23574                    
   23575                            .dwattr $C$DW$T$146, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dr
   23576                            .dwattr $C$DW$T$146, DW_AT_decl_line(0x127)
   23577                            .dwattr $C$DW$T$146, DW_AT_decl_column(0x0e)
   23578                            .dwendtag $C$DW$T$146
   23579                    
   23580                    $C$DW$T$147     .dwtag  DW_TAG_typedef
   23581                            .dwattr $C$DW$T$147, DW_AT_name("GPTimerCC26XX_Edge")
   23582                            .dwattr $C$DW$T$147, DW_AT_type(*$C$DW$T$146)
   23583                            .dwattr $C$DW$T$147, DW_AT_language(DW_LANG_C)
   23584                            .dwattr $C$DW$T$147, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dr
   23585                            .dwattr $C$DW$T$147, DW_AT_decl_line(0x12c)
   23586                            .dwattr $C$DW$T$147, DW_AT_decl_column(0x03)
   23587                    
   23588                    
   23589                    $C$DW$T$90      .dwtag  DW_TAG_structure_type
   23590                            .dwattr $C$DW$T$90, DW_AT_name("GPTimerCC26XX_HWAttrs")
   23591                            .dwattr $C$DW$T$90, DW_AT_byte_size(0x0c)
   23592                    $C$DW$883       .dwtag  DW_TAG_member
   23593                            .dwattr $C$DW$883, DW_AT_type(*$C$DW$T$34)
   23594                            .dwattr $C$DW$883, DW_AT_name("baseAddr")
   23595                            .dwattr $C$DW$883, DW_AT_TI_symbol_name("baseAddr")
   23596                            .dwattr $C$DW$883, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
   23597                            .dwattr $C$DW$883, DW_AT_accessibility(DW_ACCESS_public)
   23598                            .dwattr $C$DW$883, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23599                            .dwattr $C$DW$883, DW_AT_decl_line(0x155)
   23600                            .dwattr $C$DW$883, DW_AT_decl_column(0x0e)
   23601                    
   23602                    $C$DW$884       .dwtag  DW_TAG_member
   23603                            .dwattr $C$DW$884, DW_AT_type(*$C$DW$T$36)
   23604                            .dwattr $C$DW$884, DW_AT_name("intNum")
   23605                            .dwattr $C$DW$884, DW_AT_TI_symbol_name("intNum")
   23606                            .dwattr $C$DW$884, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
   23607                            .dwattr $C$DW$884, DW_AT_accessibility(DW_ACCESS_public)
   23608                            .dwattr $C$DW$884, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23609                            .dwattr $C$DW$884, DW_AT_decl_line(0x157)
   23610                            .dwattr $C$DW$884, DW_AT_decl_column(0x0e)
   23611                    
   23612                    $C$DW$885       .dwtag  DW_TAG_member
   23613                            .dwattr $C$DW$885, DW_AT_type(*$C$DW$T$36)
   23614                            .dwattr $C$DW$885, DW_AT_name("intPriority")
   23615                            .dwattr $C$DW$885, DW_AT_TI_symbol_name("intPriority")
   23616                            .dwattr $C$DW$885, DW_AT_data_member_location[DW_OP_plus_uconst 0x5]
   23617                            .dwattr $C$DW$885, DW_AT_accessibility(DW_ACCESS_public)
   23618                            .dwattr $C$DW$885, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  432

   23619                            .dwattr $C$DW$885, DW_AT_decl_line(0x161)
   23620                            .dwattr $C$DW$885, DW_AT_decl_column(0x1a)
   23621                    
   23622                    $C$DW$886       .dwtag  DW_TAG_member
   23623                            .dwattr $C$DW$886, DW_AT_type(*$C$DW$T$36)
   23624                            .dwattr $C$DW$886, DW_AT_name("powerMngrId")
   23625                            .dwattr $C$DW$886, DW_AT_TI_symbol_name("powerMngrId")
   23626                            .dwattr $C$DW$886, DW_AT_data_member_location[DW_OP_plus_uconst 0x6]
   23627                            .dwattr $C$DW$886, DW_AT_accessibility(DW_ACCESS_public)
   23628                            .dwattr $C$DW$886, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23629                            .dwattr $C$DW$886, DW_AT_decl_line(0x163)
   23630                            .dwattr $C$DW$886, DW_AT_decl_column(0x1a)
   23631                    
   23632                    $C$DW$887       .dwtag  DW_TAG_member
   23633                            .dwattr $C$DW$887, DW_AT_type(*$C$DW$T$86)
   23634                            .dwattr $C$DW$887, DW_AT_name("timer")
   23635                            .dwattr $C$DW$887, DW_AT_TI_symbol_name("timer")
   23636                            .dwattr $C$DW$887, DW_AT_data_member_location[DW_OP_plus_uconst 0x7]
   23637                            .dwattr $C$DW$887, DW_AT_accessibility(DW_ACCESS_public)
   23638                            .dwattr $C$DW$887, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23639                            .dwattr $C$DW$887, DW_AT_decl_line(0x165)
   23640                            .dwattr $C$DW$887, DW_AT_decl_column(0x1a)
   23641                    
   23642                    $C$DW$888       .dwtag  DW_TAG_member
   23643                            .dwattr $C$DW$888, DW_AT_type(*$C$DW$T$89)
   23644                            .dwattr $C$DW$888, DW_AT_name("pinMux")
   23645                            .dwattr $C$DW$888, DW_AT_TI_symbol_name("pinMux")
   23646                            .dwattr $C$DW$888, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
   23647                            .dwattr $C$DW$888, DW_AT_accessibility(DW_ACCESS_public)
   23648                            .dwattr $C$DW$888, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23649                            .dwattr $C$DW$888, DW_AT_decl_line(0x167)
   23650                            .dwattr $C$DW$888, DW_AT_decl_column(0x1a)
   23651                    
   23652                            .dwattr $C$DW$T$90, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dri
   23653                            .dwattr $C$DW$T$90, DW_AT_decl_line(0x152)
   23654                            .dwattr $C$DW$T$90, DW_AT_decl_column(0x10)
   23655                            .dwendtag $C$DW$T$90
   23656                    
   23657                    $C$DW$T$82      .dwtag  DW_TAG_typedef
   23658                            .dwattr $C$DW$T$82, DW_AT_name("GPTimerCC26XX_HWAttrs")
   23659                            .dwattr $C$DW$T$82, DW_AT_type(*$C$DW$T$90)
   23660                            .dwattr $C$DW$T$82, DW_AT_language(DW_LANG_C)
   23661                            .dwattr $C$DW$T$82, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dri
   23662                            .dwattr $C$DW$T$82, DW_AT_decl_line(0x168)
   23663                            .dwattr $C$DW$T$82, DW_AT_decl_column(0x03)
   23664                    
   23665                    $C$DW$T$83      .dwtag  DW_TAG_const_type
   23666                            .dwattr $C$DW$T$83, DW_AT_type(*$C$DW$T$82)
   23667                    
   23668                    $C$DW$T$84      .dwtag  DW_TAG_pointer_type
   23669                            .dwattr $C$DW$T$84, DW_AT_type(*$C$DW$T$83)
   23670                            .dwattr $C$DW$T$84, DW_AT_address_class(0x20)
   23671                    
   23672                    
   23673                    $C$DW$T$148     .dwtag  DW_TAG_enumeration_type
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  433

   23674                            .dwattr $C$DW$T$148, DW_AT_name("GPTimerCC26XX_Interrupt")
   23675                            .dwattr $C$DW$T$148, DW_AT_byte_size(0x01)
   23676                    $C$DW$889       .dwtag  DW_TAG_enumerator
   23677                            .dwattr $C$DW$889, DW_AT_name("GPT_INT_TIMEOUT")
   23678                            .dwattr $C$DW$889, DW_AT_const_value(0x01)
   23679                            .dwattr $C$DW$889, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23680                            .dwattr $C$DW$889, DW_AT_decl_line(0xd3)
   23681                            .dwattr $C$DW$889, DW_AT_decl_column(0x05)
   23682                    
   23683                    $C$DW$890       .dwtag  DW_TAG_enumerator
   23684                            .dwattr $C$DW$890, DW_AT_name("GPT_INT_CAPTURE_MATCH")
   23685                            .dwattr $C$DW$890, DW_AT_const_value(0x02)
   23686                            .dwattr $C$DW$890, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23687                            .dwattr $C$DW$890, DW_AT_decl_line(0xd4)
   23688                            .dwattr $C$DW$890, DW_AT_decl_column(0x09)
   23689                    
   23690                    $C$DW$891       .dwtag  DW_TAG_enumerator
   23691                            .dwattr $C$DW$891, DW_AT_name("GPT_INT_CAPTURE")
   23692                            .dwattr $C$DW$891, DW_AT_const_value(0x04)
   23693                            .dwattr $C$DW$891, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23694                            .dwattr $C$DW$891, DW_AT_decl_line(0xd5)
   23695                            .dwattr $C$DW$891, DW_AT_decl_column(0x09)
   23696                    
   23697                    $C$DW$892       .dwtag  DW_TAG_enumerator
   23698                            .dwattr $C$DW$892, DW_AT_name("GPT_INT_MATCH")
   23699                            .dwattr $C$DW$892, DW_AT_const_value(0x08)
   23700                            .dwattr $C$DW$892, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23701                            .dwattr $C$DW$892, DW_AT_decl_line(0xd6)
   23702                            .dwattr $C$DW$892, DW_AT_decl_column(0x09)
   23703                    
   23704                            .dwattr $C$DW$T$148, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dr
   23705                            .dwattr $C$DW$T$148, DW_AT_decl_line(0xd1)
   23706                            .dwattr $C$DW$T$148, DW_AT_decl_column(0x0e)
   23707                            .dwendtag $C$DW$T$148
   23708                    
   23709                    $C$DW$T$149     .dwtag  DW_TAG_typedef
   23710                            .dwattr $C$DW$T$149, DW_AT_name("GPTimerCC26XX_Interrupt")
   23711                            .dwattr $C$DW$T$149, DW_AT_type(*$C$DW$T$148)
   23712                            .dwattr $C$DW$T$149, DW_AT_language(DW_LANG_C)
   23713                            .dwattr $C$DW$T$149, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dr
   23714                            .dwattr $C$DW$T$149, DW_AT_decl_line(0xd7)
   23715                            .dwattr $C$DW$T$149, DW_AT_decl_column(0x03)
   23716                    
   23717                    
   23718                    $C$DW$T$108     .dwtag  DW_TAG_enumeration_type
   23719                            .dwattr $C$DW$T$108, DW_AT_name("GPTimerCC26XX_Mode")
   23720                            .dwattr $C$DW$T$108, DW_AT_byte_size(0x02)
   23721                    $C$DW$893       .dwtag  DW_TAG_enumerator
   23722                            .dwattr $C$DW$893, DW_AT_name("GPT_MODE_ONESHOT")
   23723                            .dwattr $C$DW$893, DW_AT_const_value(0x21)
   23724                            .dwattr $C$DW$893, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23725                            .dwattr $C$DW$893, DW_AT_decl_line(0xbd)
   23726                            .dwattr $C$DW$893, DW_AT_decl_column(0x05)
   23727                    
   23728                    $C$DW$894       .dwtag  DW_TAG_enumerator
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  434

   23729                            .dwattr $C$DW$894, DW_AT_name("GPT_MODE_PERIODIC")
   23730                            .dwattr $C$DW$894, DW_AT_const_value(0x22)
   23731                            .dwattr $C$DW$894, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23732                            .dwattr $C$DW$894, DW_AT_decl_line(0xbf)
   23733                            .dwattr $C$DW$894, DW_AT_decl_column(0x05)
   23734                    
   23735                    $C$DW$895       .dwtag  DW_TAG_enumerator
   23736                            .dwattr $C$DW$895, DW_AT_name("GPT_MODE_EDGE_COUNT")
   23737                            .dwattr $C$DW$895, DW_AT_const_value(0x03)
   23738                            .dwattr $C$DW$895, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23739                            .dwattr $C$DW$895, DW_AT_decl_line(0xc1)
   23740                            .dwattr $C$DW$895, DW_AT_decl_column(0x05)
   23741                    
   23742                    $C$DW$896       .dwtag  DW_TAG_enumerator
   23743                            .dwattr $C$DW$896, DW_AT_name("GPT_MODE_EDGE_TIME")
   23744                            .dwattr $C$DW$896, DW_AT_const_value(0x07)
   23745                            .dwattr $C$DW$896, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23746                            .dwattr $C$DW$896, DW_AT_decl_line(0xc3)
   23747                            .dwattr $C$DW$896, DW_AT_decl_column(0x05)
   23748                    
   23749                    $C$DW$897       .dwtag  DW_TAG_enumerator
   23750                            .dwattr $C$DW$897, DW_AT_name("GPT_MODE_PWM")
   23751                            .dwattr $C$DW$897, DW_AT_const_value(0xa0a)
   23752                            .dwattr $C$DW$897, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23753                            .dwattr $C$DW$897, DW_AT_decl_line(0xc6)
   23754                            .dwattr $C$DW$897, DW_AT_decl_column(0x05)
   23755                    
   23756                            .dwattr $C$DW$T$108, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dr
   23757                            .dwattr $C$DW$T$108, DW_AT_decl_line(0xba)
   23758                            .dwattr $C$DW$T$108, DW_AT_decl_column(0x0e)
   23759                            .dwendtag $C$DW$T$108
   23760                    
   23761                    $C$DW$T$109     .dwtag  DW_TAG_typedef
   23762                            .dwattr $C$DW$T$109, DW_AT_name("GPTimerCC26XX_Mode")
   23763                            .dwattr $C$DW$T$109, DW_AT_type(*$C$DW$T$108)
   23764                            .dwattr $C$DW$T$109, DW_AT_language(DW_LANG_C)
   23765                            .dwattr $C$DW$T$109, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dr
   23766                            .dwattr $C$DW$T$109, DW_AT_decl_line(0xc9)
   23767                            .dwattr $C$DW$T$109, DW_AT_decl_column(0x03)
   23768                    
   23769                    
   23770                    $C$DW$T$107     .dwtag  DW_TAG_structure_type
   23771                            .dwattr $C$DW$T$107, DW_AT_name("GPTimerCC26XX_Object")
   23772                            .dwattr $C$DW$T$107, DW_AT_byte_size(0x48)
   23773                    $C$DW$898       .dwtag  DW_TAG_member
   23774                            .dwattr $C$DW$898, DW_AT_type(*$C$DW$T$92)
   23775                            .dwattr $C$DW$898, DW_AT_name("width")
   23776                            .dwattr $C$DW$898, DW_AT_TI_symbol_name("width")
   23777                            .dwattr $C$DW$898, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
   23778                            .dwattr $C$DW$898, DW_AT_accessibility(DW_ACCESS_public)
   23779                            .dwattr $C$DW$898, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23780                            .dwattr $C$DW$898, DW_AT_decl_line(0x17a)
   23781                            .dwattr $C$DW$898, DW_AT_decl_column(0x1a)
   23782                    
   23783                    $C$DW$899       .dwtag  DW_TAG_member
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  435

   23784                            .dwattr $C$DW$899, DW_AT_type(*$C$DW$T$94)
   23785                            .dwattr $C$DW$899, DW_AT_name("isOpen")
   23786                            .dwattr $C$DW$899, DW_AT_TI_symbol_name("isOpen")
   23787                            .dwattr $C$DW$899, DW_AT_data_member_location[DW_OP_plus_uconst 0x1]
   23788                            .dwattr $C$DW$899, DW_AT_accessibility(DW_ACCESS_public)
   23789                            .dwattr $C$DW$899, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23790                            .dwattr $C$DW$899, DW_AT_decl_line(0x17b)
   23791                            .dwattr $C$DW$899, DW_AT_decl_column(0x1a)
   23792                    
   23793                    $C$DW$900       .dwtag  DW_TAG_member
   23794                            .dwattr $C$DW$900, DW_AT_type(*$C$DW$T$96)
   23795                            .dwattr $C$DW$900, DW_AT_name("hwi")
   23796                            .dwattr $C$DW$900, DW_AT_TI_symbol_name("hwi")
   23797                            .dwattr $C$DW$900, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
   23798                            .dwattr $C$DW$900, DW_AT_accessibility(DW_ACCESS_public)
   23799                            .dwattr $C$DW$900, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23800                            .dwattr $C$DW$900, DW_AT_decl_line(0x17c)
   23801                            .dwattr $C$DW$900, DW_AT_decl_column(0x1b)
   23802                    
   23803                    $C$DW$901       .dwtag  DW_TAG_member
   23804                            .dwattr $C$DW$901, DW_AT_type(*$C$DW$T$104)
   23805                            .dwattr $C$DW$901, DW_AT_name("hwiCallbackFxn")
   23806                            .dwattr $C$DW$901, DW_AT_TI_symbol_name("hwiCallbackFxn")
   23807                            .dwattr $C$DW$901, DW_AT_data_member_location[DW_OP_plus_uconst 0x3c]
   23808                            .dwattr $C$DW$901, DW_AT_accessibility(DW_ACCESS_public)
   23809                            .dwattr $C$DW$901, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23810                            .dwattr $C$DW$901, DW_AT_decl_line(0x17d)
   23811                            .dwattr $C$DW$901, DW_AT_decl_column(0x1a)
   23812                    
   23813                    $C$DW$902       .dwtag  DW_TAG_member
   23814                            .dwattr $C$DW$902, DW_AT_type(*$C$DW$T$106)
   23815                            .dwattr $C$DW$902, DW_AT_name("powerConstraint")
   23816                            .dwattr $C$DW$902, DW_AT_TI_symbol_name("powerConstraint")
   23817                            .dwattr $C$DW$902, DW_AT_data_member_location[DW_OP_plus_uconst 0x44]
   23818                            .dwattr $C$DW$902, DW_AT_accessibility(DW_ACCESS_public)
   23819                            .dwattr $C$DW$902, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23820                            .dwattr $C$DW$902, DW_AT_decl_line(0x17e)
   23821                            .dwattr $C$DW$902, DW_AT_decl_column(0x1a)
   23822                    
   23823                            .dwattr $C$DW$T$107, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dr
   23824                            .dwattr $C$DW$T$107, DW_AT_decl_line(0x178)
   23825                            .dwattr $C$DW$T$107, DW_AT_decl_column(0x10)
   23826                            .dwendtag $C$DW$T$107
   23827                    
   23828                    $C$DW$T$80      .dwtag  DW_TAG_typedef
   23829                            .dwattr $C$DW$T$80, DW_AT_name("GPTimerCC26XX_Object")
   23830                            .dwattr $C$DW$T$80, DW_AT_type(*$C$DW$T$107)
   23831                            .dwattr $C$DW$T$80, DW_AT_language(DW_LANG_C)
   23832                            .dwattr $C$DW$T$80, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dri
   23833                            .dwattr $C$DW$T$80, DW_AT_decl_line(0x17f)
   23834                            .dwattr $C$DW$T$80, DW_AT_decl_column(0x03)
   23835                    
   23836                    $C$DW$T$81      .dwtag  DW_TAG_pointer_type
   23837                            .dwattr $C$DW$T$81, DW_AT_type(*$C$DW$T$80)
   23838                            .dwattr $C$DW$T$81, DW_AT_address_class(0x20)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  436

   23839                    
   23840                    
   23841                    $C$DW$T$116     .dwtag  DW_TAG_structure_type
   23842                            .dwattr $C$DW$T$116, DW_AT_name("GPTimerCC26XX_Params")
   23843                            .dwattr $C$DW$T$116, DW_AT_byte_size(0x08)
   23844                    $C$DW$903       .dwtag  DW_TAG_member
   23845                            .dwattr $C$DW$903, DW_AT_type(*$C$DW$T$92)
   23846                            .dwattr $C$DW$903, DW_AT_name("width")
   23847                            .dwattr $C$DW$903, DW_AT_TI_symbol_name("width")
   23848                            .dwattr $C$DW$903, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
   23849                            .dwattr $C$DW$903, DW_AT_accessibility(DW_ACCESS_public)
   23850                            .dwattr $C$DW$903, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23851                            .dwattr $C$DW$903, DW_AT_decl_line(0x1a7)
   23852                            .dwattr $C$DW$903, DW_AT_decl_column(0x25)
   23853                    
   23854                    $C$DW$904       .dwtag  DW_TAG_member
   23855                            .dwattr $C$DW$904, DW_AT_type(*$C$DW$T$109)
   23856                            .dwattr $C$DW$904, DW_AT_name("mode")
   23857                            .dwattr $C$DW$904, DW_AT_TI_symbol_name("mode")
   23858                            .dwattr $C$DW$904, DW_AT_data_member_location[DW_OP_plus_uconst 0x2]
   23859                            .dwattr $C$DW$904, DW_AT_accessibility(DW_ACCESS_public)
   23860                            .dwattr $C$DW$904, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23861                            .dwattr $C$DW$904, DW_AT_decl_line(0x1a8)
   23862                            .dwattr $C$DW$904, DW_AT_decl_column(0x25)
   23863                    
   23864                    $C$DW$905       .dwtag  DW_TAG_member
   23865                            .dwattr $C$DW$905, DW_AT_type(*$C$DW$T$111)
   23866                            .dwattr $C$DW$905, DW_AT_name("matchTiming")
   23867                            .dwattr $C$DW$905, DW_AT_TI_symbol_name("matchTiming")
   23868                            .dwattr $C$DW$905, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
   23869                            .dwattr $C$DW$905, DW_AT_accessibility(DW_ACCESS_public)
   23870                            .dwattr $C$DW$905, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23871                            .dwattr $C$DW$905, DW_AT_decl_line(0x1a9)
   23872                            .dwattr $C$DW$905, DW_AT_decl_column(0x25)
   23873                    
   23874                    $C$DW$906       .dwtag  DW_TAG_member
   23875                            .dwattr $C$DW$906, DW_AT_type(*$C$DW$T$113)
   23876                            .dwattr $C$DW$906, DW_AT_name("direction")
   23877                            .dwattr $C$DW$906, DW_AT_TI_symbol_name("direction")
   23878                            .dwattr $C$DW$906, DW_AT_data_member_location[DW_OP_plus_uconst 0x5]
   23879                            .dwattr $C$DW$906, DW_AT_accessibility(DW_ACCESS_public)
   23880                            .dwattr $C$DW$906, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23881                            .dwattr $C$DW$906, DW_AT_decl_line(0x1aa)
   23882                            .dwattr $C$DW$906, DW_AT_decl_column(0x25)
   23883                    
   23884                    $C$DW$907       .dwtag  DW_TAG_member
   23885                            .dwattr $C$DW$907, DW_AT_type(*$C$DW$T$115)
   23886                            .dwattr $C$DW$907, DW_AT_name("debugStallMode")
   23887                            .dwattr $C$DW$907, DW_AT_TI_symbol_name("debugStallMode")
   23888                            .dwattr $C$DW$907, DW_AT_data_member_location[DW_OP_plus_uconst 0x6]
   23889                            .dwattr $C$DW$907, DW_AT_accessibility(DW_ACCESS_public)
   23890                            .dwattr $C$DW$907, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23891                            .dwattr $C$DW$907, DW_AT_decl_line(0x1ab)
   23892                            .dwattr $C$DW$907, DW_AT_decl_column(0x25)
   23893                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  437

   23894                            .dwattr $C$DW$T$116, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dr
   23895                            .dwattr $C$DW$T$116, DW_AT_decl_line(0x1a5)
   23896                            .dwattr $C$DW$T$116, DW_AT_decl_column(0x10)
   23897                            .dwendtag $C$DW$T$116
   23898                    
   23899                    $C$DW$T$150     .dwtag  DW_TAG_typedef
   23900                            .dwattr $C$DW$T$150, DW_AT_name("GPTimerCC26XX_Params")
   23901                            .dwattr $C$DW$T$150, DW_AT_type(*$C$DW$T$116)
   23902                            .dwattr $C$DW$T$150, DW_AT_language(DW_LANG_C)
   23903                            .dwattr $C$DW$T$150, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dr
   23904                            .dwattr $C$DW$T$150, DW_AT_decl_line(0x1ac)
   23905                            .dwattr $C$DW$T$150, DW_AT_decl_column(0x03)
   23906                    
   23907                    
   23908                    $C$DW$T$85      .dwtag  DW_TAG_enumeration_type
   23909                            .dwattr $C$DW$T$85, DW_AT_name("GPTimerCC26XX_Part")
   23910                            .dwattr $C$DW$T$85, DW_AT_byte_size(0x01)
   23911                    $C$DW$908       .dwtag  DW_TAG_enumerator
   23912                            .dwattr $C$DW$908, DW_AT_name("GPT_A")
   23913                            .dwattr $C$DW$908, DW_AT_const_value(0x00)
   23914                            .dwattr $C$DW$908, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23915                            .dwattr $C$DW$908, DW_AT_decl_line(0xe4)
   23916                            .dwattr $C$DW$908, DW_AT_decl_column(0x05)
   23917                    
   23918                    $C$DW$909       .dwtag  DW_TAG_enumerator
   23919                            .dwattr $C$DW$909, DW_AT_name("GPT_B")
   23920                            .dwattr $C$DW$909, DW_AT_const_value(0x01)
   23921                            .dwattr $C$DW$909, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23922                            .dwattr $C$DW$909, DW_AT_decl_line(0xe5)
   23923                            .dwattr $C$DW$909, DW_AT_decl_column(0x05)
   23924                    
   23925                            .dwattr $C$DW$T$85, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dri
   23926                            .dwattr $C$DW$T$85, DW_AT_decl_line(0xe2)
   23927                            .dwattr $C$DW$T$85, DW_AT_decl_column(0x0e)
   23928                            .dwendtag $C$DW$T$85
   23929                    
   23930                    $C$DW$T$86      .dwtag  DW_TAG_typedef
   23931                            .dwattr $C$DW$T$86, DW_AT_name("GPTimerCC26XX_Part")
   23932                            .dwattr $C$DW$T$86, DW_AT_type(*$C$DW$T$85)
   23933                            .dwattr $C$DW$T$86, DW_AT_language(DW_LANG_C)
   23934                            .dwattr $C$DW$T$86, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dri
   23935                            .dwattr $C$DW$T$86, DW_AT_decl_line(0xe6)
   23936                            .dwattr $C$DW$T$86, DW_AT_decl_column(0x03)
   23937                    
   23938                    
   23939                    $C$DW$T$88      .dwtag  DW_TAG_enumeration_type
   23940                            .dwattr $C$DW$T$88, DW_AT_name("GPTimerCC26XX_PinMux")
   23941                            .dwattr $C$DW$T$88, DW_AT_byte_size(0x01)
   23942                    $C$DW$910       .dwtag  DW_TAG_enumerator
   23943                            .dwattr $C$DW$910, DW_AT_name("GPT_PIN_0A")
   23944                            .dwattr $C$DW$910, DW_AT_const_value(0x17)
   23945                            .dwattr $C$DW$910, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23946                            .dwattr $C$DW$910, DW_AT_decl_line(0xf4)
   23947                            .dwattr $C$DW$910, DW_AT_decl_column(0x05)
   23948                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  438

   23949                    $C$DW$911       .dwtag  DW_TAG_enumerator
   23950                            .dwattr $C$DW$911, DW_AT_name("GPT_PIN_0B")
   23951                            .dwattr $C$DW$911, DW_AT_const_value(0x18)
   23952                            .dwattr $C$DW$911, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23953                            .dwattr $C$DW$911, DW_AT_decl_line(0xf5)
   23954                            .dwattr $C$DW$911, DW_AT_decl_column(0x05)
   23955                    
   23956                    $C$DW$912       .dwtag  DW_TAG_enumerator
   23957                            .dwattr $C$DW$912, DW_AT_name("GPT_PIN_1A")
   23958                            .dwattr $C$DW$912, DW_AT_const_value(0x19)
   23959                            .dwattr $C$DW$912, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23960                            .dwattr $C$DW$912, DW_AT_decl_line(0xf6)
   23961                            .dwattr $C$DW$912, DW_AT_decl_column(0x05)
   23962                    
   23963                    $C$DW$913       .dwtag  DW_TAG_enumerator
   23964                            .dwattr $C$DW$913, DW_AT_name("GPT_PIN_1B")
   23965                            .dwattr $C$DW$913, DW_AT_const_value(0x1a)
   23966                            .dwattr $C$DW$913, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23967                            .dwattr $C$DW$913, DW_AT_decl_line(0xf7)
   23968                            .dwattr $C$DW$913, DW_AT_decl_column(0x05)
   23969                    
   23970                    $C$DW$914       .dwtag  DW_TAG_enumerator
   23971                            .dwattr $C$DW$914, DW_AT_name("GPT_PIN_2A")
   23972                            .dwattr $C$DW$914, DW_AT_const_value(0x1b)
   23973                            .dwattr $C$DW$914, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23974                            .dwattr $C$DW$914, DW_AT_decl_line(0xf8)
   23975                            .dwattr $C$DW$914, DW_AT_decl_column(0x05)
   23976                    
   23977                    $C$DW$915       .dwtag  DW_TAG_enumerator
   23978                            .dwattr $C$DW$915, DW_AT_name("GPT_PIN_2B")
   23979                            .dwattr $C$DW$915, DW_AT_const_value(0x1c)
   23980                            .dwattr $C$DW$915, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23981                            .dwattr $C$DW$915, DW_AT_decl_line(0xf9)
   23982                            .dwattr $C$DW$915, DW_AT_decl_column(0x05)
   23983                    
   23984                    $C$DW$916       .dwtag  DW_TAG_enumerator
   23985                            .dwattr $C$DW$916, DW_AT_name("GPT_PIN_3A")
   23986                            .dwattr $C$DW$916, DW_AT_const_value(0x1d)
   23987                            .dwattr $C$DW$916, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23988                            .dwattr $C$DW$916, DW_AT_decl_line(0xfa)
   23989                            .dwattr $C$DW$916, DW_AT_decl_column(0x05)
   23990                    
   23991                    $C$DW$917       .dwtag  DW_TAG_enumerator
   23992                            .dwattr $C$DW$917, DW_AT_name("GPT_PIN_3B")
   23993                            .dwattr $C$DW$917, DW_AT_const_value(0x1e)
   23994                            .dwattr $C$DW$917, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   23995                            .dwattr $C$DW$917, DW_AT_decl_line(0xfb)
   23996                            .dwattr $C$DW$917, DW_AT_decl_column(0x05)
   23997                    
   23998                            .dwattr $C$DW$T$88, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dri
   23999                            .dwattr $C$DW$T$88, DW_AT_decl_line(0xf2)
   24000                            .dwattr $C$DW$T$88, DW_AT_decl_column(0x0e)
   24001                            .dwendtag $C$DW$T$88
   24002                    
   24003                    $C$DW$T$89      .dwtag  DW_TAG_typedef
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  439

   24004                            .dwattr $C$DW$T$89, DW_AT_name("GPTimerCC26XX_PinMux")
   24005                            .dwattr $C$DW$T$89, DW_AT_type(*$C$DW$T$88)
   24006                            .dwattr $C$DW$T$89, DW_AT_language(DW_LANG_C)
   24007                            .dwattr $C$DW$T$89, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dri
   24008                            .dwattr $C$DW$T$89, DW_AT_decl_line(0xfc)
   24009                            .dwattr $C$DW$T$89, DW_AT_decl_column(0x03)
   24010                    
   24011                    
   24012                    $C$DW$T$110     .dwtag  DW_TAG_enumeration_type
   24013                            .dwattr $C$DW$T$110, DW_AT_name("GPTimerCC26XX_SetMatchTiming")
   24014                            .dwattr $C$DW$T$110, DW_AT_byte_size(0x01)
   24015                    $C$DW$918       .dwtag  DW_TAG_enumerator
   24016                            .dwattr $C$DW$918, DW_AT_name("GPTimerCC26XX_SET_MATCH_NEXT_CLOCK")
   24017                            .dwattr $C$DW$918, DW_AT_const_value(0x00)
   24018                            .dwattr $C$DW$918, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   24019                            .dwattr $C$DW$918, DW_AT_decl_line(0x11e)
   24020                            .dwattr $C$DW$918, DW_AT_decl_column(0x05)
   24021                    
   24022                    $C$DW$919       .dwtag  DW_TAG_enumerator
   24023                            .dwattr $C$DW$919, DW_AT_name("GPTimerCC26XX_SET_MATCH_ON_TIMEOUT")
   24024                            .dwattr $C$DW$919, DW_AT_const_value(0x01)
   24025                            .dwattr $C$DW$919, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   24026                            .dwattr $C$DW$919, DW_AT_decl_line(0x11f)
   24027                            .dwattr $C$DW$919, DW_AT_decl_column(0x05)
   24028                    
   24029                            .dwattr $C$DW$T$110, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dr
   24030                            .dwattr $C$DW$T$110, DW_AT_decl_line(0x11c)
   24031                            .dwattr $C$DW$T$110, DW_AT_decl_column(0x0e)
   24032                            .dwendtag $C$DW$T$110
   24033                    
   24034                    $C$DW$T$111     .dwtag  DW_TAG_typedef
   24035                            .dwattr $C$DW$T$111, DW_AT_name("GPTimerCC26XX_SetMatchTiming")
   24036                            .dwattr $C$DW$T$111, DW_AT_type(*$C$DW$T$110)
   24037                            .dwattr $C$DW$T$111, DW_AT_language(DW_LANG_C)
   24038                            .dwattr $C$DW$T$111, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dr
   24039                            .dwattr $C$DW$T$111, DW_AT_decl_line(0x120)
   24040                            .dwattr $C$DW$T$111, DW_AT_decl_column(0x03)
   24041                    
   24042                    
   24043                    $C$DW$T$91      .dwtag  DW_TAG_enumeration_type
   24044                            .dwattr $C$DW$T$91, DW_AT_name("GPTimerCC26XX_Width")
   24045                            .dwattr $C$DW$T$91, DW_AT_byte_size(0x01)
   24046                    $C$DW$920       .dwtag  DW_TAG_enumerator
   24047                            .dwattr $C$DW$920, DW_AT_name("GPT_CONFIG_32BIT")
   24048                            .dwattr $C$DW$920, DW_AT_const_value(0x00)
   24049                            .dwattr $C$DW$920, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   24050                            .dwattr $C$DW$920, DW_AT_decl_line(0xae)
   24051                            .dwattr $C$DW$920, DW_AT_decl_column(0x05)
   24052                    
   24053                    $C$DW$921       .dwtag  DW_TAG_enumerator
   24054                            .dwattr $C$DW$921, DW_AT_name("GPT_CONFIG_16BIT")
   24055                            .dwattr $C$DW$921, DW_AT_const_value(0x04)
   24056                            .dwattr $C$DW$921, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   24057                            .dwattr $C$DW$921, DW_AT_decl_line(0xaf)
   24058                            .dwattr $C$DW$921, DW_AT_decl_column(0x05)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  440

   24059                    
   24060                            .dwattr $C$DW$T$91, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dri
   24061                            .dwattr $C$DW$T$91, DW_AT_decl_line(0xac)
   24062                            .dwattr $C$DW$T$91, DW_AT_decl_column(0x0e)
   24063                            .dwendtag $C$DW$T$91
   24064                    
   24065                    $C$DW$T$92      .dwtag  DW_TAG_typedef
   24066                            .dwattr $C$DW$T$92, DW_AT_name("GPTimerCC26XX_Width")
   24067                            .dwattr $C$DW$T$92, DW_AT_type(*$C$DW$T$91)
   24068                            .dwattr $C$DW$T$92, DW_AT_language(DW_LANG_C)
   24069                            .dwattr $C$DW$T$92, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dri
   24070                            .dwattr $C$DW$T$92, DW_AT_decl_line(0xb0)
   24071                            .dwattr $C$DW$T$92, DW_AT_decl_column(0x03)
   24072                    
   24073                    
   24074                    $C$DW$T$119     .dwtag  DW_TAG_structure_type
   24075                            .dwattr $C$DW$T$119, DW_AT_name("HwiP_Params")
   24076                            .dwattr $C$DW$T$119, DW_AT_byte_size(0x0c)
   24077                    $C$DW$922       .dwtag  DW_TAG_member
   24078                            .dwattr $C$DW$922, DW_AT_type(*$C$DW$T$118)
   24079                            .dwattr $C$DW$922, DW_AT_name("arg")
   24080                            .dwattr $C$DW$922, DW_AT_TI_symbol_name("arg")
   24081                            .dwattr $C$DW$922, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
   24082                            .dwattr $C$DW$922, DW_AT_accessibility(DW_ACCESS_public)
   24083                            .dwattr $C$DW$922, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   24084                            .dwattr $C$DW$922, DW_AT_decl_line(0x72)
   24085                            .dwattr $C$DW$922, DW_AT_decl_column(0x10)
   24086                    
   24087                    $C$DW$923       .dwtag  DW_TAG_member
   24088                            .dwattr $C$DW$923, DW_AT_type(*$C$DW$T$34)
   24089                            .dwattr $C$DW$923, DW_AT_name("priority")
   24090                            .dwattr $C$DW$923, DW_AT_TI_symbol_name("priority")
   24091                            .dwattr $C$DW$923, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
   24092                            .dwattr $C$DW$923, DW_AT_accessibility(DW_ACCESS_public)
   24093                            .dwattr $C$DW$923, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   24094                            .dwattr $C$DW$923, DW_AT_decl_line(0x73)
   24095                            .dwattr $C$DW$923, DW_AT_decl_column(0x10)
   24096                    
   24097                    $C$DW$924       .dwtag  DW_TAG_member
   24098                            .dwattr $C$DW$924, DW_AT_type(*$C$DW$T$93)
   24099                            .dwattr $C$DW$924, DW_AT_name("enableInt")
   24100                            .dwattr $C$DW$924, DW_AT_TI_symbol_name("enableInt")
   24101                            .dwattr $C$DW$924, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
   24102                            .dwattr $C$DW$924, DW_AT_accessibility(DW_ACCESS_public)
   24103                            .dwattr $C$DW$924, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   24104                            .dwattr $C$DW$924, DW_AT_decl_line(0x74)
   24105                            .dwattr $C$DW$924, DW_AT_decl_column(0x10)
   24106                    
   24107                            .dwattr $C$DW$T$119, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dr
   24108                            .dwattr $C$DW$T$119, DW_AT_decl_line(0x71)
   24109                            .dwattr $C$DW$T$119, DW_AT_decl_column(0x10)
   24110                            .dwendtag $C$DW$T$119
   24111                    
   24112                    $C$DW$T$151     .dwtag  DW_TAG_typedef
   24113                            .dwattr $C$DW$T$151, DW_AT_name("HwiP_Params")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  441

   24114                            .dwattr $C$DW$T$151, DW_AT_type(*$C$DW$T$119)
   24115                            .dwattr $C$DW$T$151, DW_AT_language(DW_LANG_C)
   24116                            .dwattr $C$DW$T$151, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dr
   24117                            .dwattr $C$DW$T$151, DW_AT_decl_line(0x75)
   24118                            .dwattr $C$DW$T$151, DW_AT_decl_column(0x03)
   24119                    
   24120                    
   24121                    $C$DW$T$152     .dwtag  DW_TAG_enumeration_type
   24122                            .dwattr $C$DW$T$152, DW_AT_name("HwiP_Status")
   24123                            .dwattr $C$DW$T$152, DW_AT_byte_size(0x01)
   24124                    $C$DW$925       .dwtag  DW_TAG_enumerator
   24125                            .dwattr $C$DW$925, DW_AT_name("HwiP_OK")
   24126                            .dwattr $C$DW$925, DW_AT_const_value(0x00)
   24127                            .dwattr $C$DW$925, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   24128                            .dwattr $C$DW$925, DW_AT_decl_line(0x5c)
   24129                            .dwattr $C$DW$925, DW_AT_decl_column(0x05)
   24130                    
   24131                    $C$DW$926       .dwtag  DW_TAG_enumerator
   24132                            .dwattr $C$DW$926, DW_AT_name("HwiP_FAILURE")
   24133                            .dwattr $C$DW$926, DW_AT_const_value(-1)
   24134                            .dwattr $C$DW$926, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   24135                            .dwattr $C$DW$926, DW_AT_decl_line(0x5d)
   24136                            .dwattr $C$DW$926, DW_AT_decl_column(0x05)
   24137                    
   24138                            .dwattr $C$DW$T$152, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dr
   24139                            .dwattr $C$DW$T$152, DW_AT_decl_line(0x5b)
   24140                            .dwattr $C$DW$T$152, DW_AT_decl_column(0x0e)
   24141                            .dwendtag $C$DW$T$152
   24142                    
   24143                    $C$DW$T$153     .dwtag  DW_TAG_typedef
   24144                            .dwattr $C$DW$T$153, DW_AT_name("HwiP_Status")
   24145                            .dwattr $C$DW$T$153, DW_AT_type(*$C$DW$T$152)
   24146                            .dwattr $C$DW$T$153, DW_AT_language(DW_LANG_C)
   24147                            .dwattr $C$DW$T$153, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dr
   24148                            .dwattr $C$DW$T$153, DW_AT_decl_line(0x5e)
   24149                            .dwattr $C$DW$T$153, DW_AT_decl_column(0x03)
   24150                    
   24151                    
   24152                    $C$DW$T$122     .dwtag  DW_TAG_union_type
   24153                            .dwattr $C$DW$T$122, DW_AT_name("HwiP_Struct")
   24154                            .dwattr $C$DW$T$122, DW_AT_byte_size(0x1c)
   24155                    $C$DW$927       .dwtag  DW_TAG_member
   24156                            .dwattr $C$DW$927, DW_AT_type(*$C$DW$T$34)
   24157                            .dwattr $C$DW$927, DW_AT_name("dummy")
   24158                            .dwattr $C$DW$927, DW_AT_TI_symbol_name("dummy")
   24159                            .dwattr $C$DW$927, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
   24160                            .dwattr $C$DW$927, DW_AT_accessibility(DW_ACCESS_public)
   24161                            .dwattr $C$DW$927, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   24162                            .dwattr $C$DW$927, DW_AT_decl_line(0x4d)
   24163                            .dwattr $C$DW$927, DW_AT_decl_column(0x0e)
   24164                    
   24165                    $C$DW$928       .dwtag  DW_TAG_member
   24166                            .dwattr $C$DW$928, DW_AT_type(*$C$DW$T$121)
   24167                            .dwattr $C$DW$928, DW_AT_name("data")
   24168                            .dwattr $C$DW$928, DW_AT_TI_symbol_name("data")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  442

   24169                            .dwattr $C$DW$928, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
   24170                            .dwattr $C$DW$928, DW_AT_accessibility(DW_ACCESS_public)
   24171                            .dwattr $C$DW$928, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/driv
   24172                            .dwattr $C$DW$928, DW_AT_decl_line(0x4e)
   24173                            .dwattr $C$DW$928, DW_AT_decl_column(0x0e)
   24174                    
   24175                            .dwattr $C$DW$T$122, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dr
   24176                            .dwattr $C$DW$T$122, DW_AT_decl_line(0x4c)
   24177                            .dwattr $C$DW$T$122, DW_AT_decl_column(0x0f)
   24178                            .dwendtag $C$DW$T$122
   24179                    
   24180                    $C$DW$T$95      .dwtag  DW_TAG_typedef
   24181                            .dwattr $C$DW$T$95, DW_AT_name("HwiP_Struct")
   24182                            .dwattr $C$DW$T$95, DW_AT_type(*$C$DW$T$122)
   24183                            .dwattr $C$DW$T$95, DW_AT_language(DW_LANG_C)
   24184                            .dwattr $C$DW$T$95, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dri
   24185                            .dwattr $C$DW$T$95, DW_AT_decl_line(0x4f)
   24186                            .dwattr $C$DW$T$95, DW_AT_decl_column(0x03)
   24187                    
   24188                    
   24189                    $C$DW$T$96      .dwtag  DW_TAG_array_type
   24190                            .dwattr $C$DW$T$96, DW_AT_type(*$C$DW$T$95)
   24191                            .dwattr $C$DW$T$96, DW_AT_language(DW_LANG_C)
   24192                            .dwattr $C$DW$T$96, DW_AT_byte_size(0x38)
   24193                    $C$DW$929       .dwtag  DW_TAG_subrange_type
   24194                            .dwattr $C$DW$929, DW_AT_upper_bound(0x01)
   24195                    
   24196                            .dwendtag $C$DW$T$96
   24197                    
   24198                    $C$DW$T$2       .dwtag  DW_TAG_unspecified_type
   24199                            .dwattr $C$DW$T$2, DW_AT_name("void")
   24200                    
   24201                    $C$DW$T$3       .dwtag  DW_TAG_pointer_type
   24202                            .dwattr $C$DW$T$3, DW_AT_type(*$C$DW$T$2)
   24203                            .dwattr $C$DW$T$3, DW_AT_address_class(0x20)
   24204                    
   24205                    $C$DW$T$154     .dwtag  DW_TAG_typedef
   24206                            .dwattr $C$DW$T$154, DW_AT_name("HwiP_Handle")
   24207                            .dwattr $C$DW$T$154, DW_AT_type(*$C$DW$T$3)
   24208                            .dwattr $C$DW$T$154, DW_AT_language(DW_LANG_C)
   24209                            .dwattr $C$DW$T$154, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dr
   24210                            .dwattr $C$DW$T$154, DW_AT_decl_line(0x56)
   24211                            .dwattr $C$DW$T$154, DW_AT_decl_column(0x10)
   24212                    
   24213                    
   24214                    $C$DW$T$50      .dwtag  DW_TAG_subroutine_type
   24215                            .dwattr $C$DW$T$50, DW_AT_language(DW_LANG_C)
   24216                            .dwendtag $C$DW$T$50
   24217                    
   24218                    $C$DW$T$51      .dwtag  DW_TAG_pointer_type
   24219                            .dwattr $C$DW$T$51, DW_AT_type(*$C$DW$T$50)
   24220                            .dwattr $C$DW$T$51, DW_AT_address_class(0x20)
   24221                    
   24222                    $C$DW$T$70      .dwtag  DW_TAG_typedef
   24223                            .dwattr $C$DW$T$70, DW_AT_name("FPTR_HFSOURCESAFESWITCH_T")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  443

   24224                            .dwattr $C$DW$T$70, DW_AT_type(*$C$DW$T$51)
   24225                            .dwattr $C$DW$T$70, DW_AT_language(DW_LANG_C)
   24226                            .dwattr $C$DW$T$70, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dev
   24227                            .dwattr $C$DW$T$70, DW_AT_decl_line(0x5f)
   24228                            .dwattr $C$DW$T$70, DW_AT_decl_column(0x19)
   24229                    
   24230                    $C$DW$T$52      .dwtag  DW_TAG_typedef
   24231                            .dwattr $C$DW$T$52, DW_AT_name("FPTR_RESETDEV_T")
   24232                            .dwattr $C$DW$T$52, DW_AT_type(*$C$DW$T$51)
   24233                            .dwattr $C$DW$T$52, DW_AT_language(DW_LANG_C)
   24234                            .dwattr $C$DW$T$52, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dev
   24235                            .dwattr $C$DW$T$52, DW_AT_decl_line(0x4d)
   24236                            .dwattr $C$DW$T$52, DW_AT_decl_column(0x19)
   24237                    
   24238                    $C$DW$T$163     .dwtag  DW_TAG_typedef
   24239                            .dwattr $C$DW$T$163, DW_AT_name("FPTR_VOID_VOID_T")
   24240                            .dwattr $C$DW$T$163, DW_AT_type(*$C$DW$T$51)
   24241                            .dwattr $C$DW$T$163, DW_AT_language(DW_LANG_C)
   24242                            .dwattr $C$DW$T$163, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/de
   24243                            .dwattr $C$DW$T$163, DW_AT_decl_line(0x33)
   24244                            .dwattr $C$DW$T$163, DW_AT_decl_column(0x11)
   24245                    
   24246                    $C$DW$T$164     .dwtag  DW_TAG_typedef
   24247                            .dwattr $C$DW$T$164, DW_AT_name("__TI_atexit_fn")
   24248                            .dwattr $C$DW$T$164, DW_AT_type(*$C$DW$T$51)
   24249                            .dwattr $C$DW$T$164, DW_AT_language(DW_LANG_C)
   24250                            .dwattr $C$DW$T$164, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24251                            .dwattr $C$DW$T$164, DW_AT_decl_line(0xc7)
   24252                            .dwattr $C$DW$T$164, DW_AT_decl_column(0x14)
   24253                    
   24254                    
   24255                    $C$DW$T$66      .dwtag  DW_TAG_subroutine_type
   24256                            .dwattr $C$DW$T$66, DW_AT_language(DW_LANG_C)
   24257                    $C$DW$930       .dwtag  DW_TAG_formal_parameter
   24258                            .dwattr $C$DW$930, DW_AT_type(*$C$DW$T$34)
   24259                    
   24260                            .dwendtag $C$DW$T$66
   24261                    
   24262                    $C$DW$T$67      .dwtag  DW_TAG_pointer_type
   24263                            .dwattr $C$DW$T$67, DW_AT_type(*$C$DW$T$66)
   24264                            .dwattr $C$DW$T$67, DW_AT_address_class(0x20)
   24265                    
   24266                    $C$DW$T$68      .dwtag  DW_TAG_typedef
   24267                            .dwattr $C$DW$T$68, DW_AT_name("FPTR_RESERVED4_T")
   24268                            .dwattr $C$DW$T$68, DW_AT_type(*$C$DW$T$67)
   24269                            .dwattr $C$DW$T$68, DW_AT_language(DW_LANG_C)
   24270                            .dwattr $C$DW$T$68, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dev
   24271                            .dwattr $C$DW$T$68, DW_AT_decl_line(0x61)
   24272                            .dwattr $C$DW$T$68, DW_AT_decl_column(0x19)
   24273                    
   24274                    $C$DW$T$69      .dwtag  DW_TAG_typedef
   24275                            .dwattr $C$DW$T$69, DW_AT_name("FPTR_RESERVED5_T")
   24276                            .dwattr $C$DW$T$69, DW_AT_type(*$C$DW$T$67)
   24277                            .dwattr $C$DW$T$69, DW_AT_language(DW_LANG_C)
   24278                            .dwattr $C$DW$T$69, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dev
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  444

   24279                            .dwattr $C$DW$T$69, DW_AT_decl_line(0x63)
   24280                            .dwattr $C$DW$T$69, DW_AT_decl_column(0x19)
   24281                    
   24282                    
   24283                    $C$DW$T$71      .dwtag  DW_TAG_subroutine_type
   24284                            .dwattr $C$DW$T$71, DW_AT_language(DW_LANG_C)
   24285                    $C$DW$931       .dwtag  DW_TAG_formal_parameter
   24286                            .dwattr $C$DW$931, DW_AT_type(*$C$DW$T$36)
   24287                    
   24288                            .dwendtag $C$DW$T$71
   24289                    
   24290                    $C$DW$T$72      .dwtag  DW_TAG_pointer_type
   24291                            .dwattr $C$DW$T$72, DW_AT_type(*$C$DW$T$71)
   24292                            .dwattr $C$DW$T$72, DW_AT_address_class(0x20)
   24293                    
   24294                    $C$DW$T$75      .dwtag  DW_TAG_typedef
   24295                            .dwattr $C$DW$T$75, DW_AT_name("FPTR_ADCCOMPBIN_T")
   24296                            .dwattr $C$DW$T$75, DW_AT_type(*$C$DW$T$72)
   24297                            .dwattr $C$DW$T$75, DW_AT_language(DW_LANG_C)
   24298                            .dwattr $C$DW$T$75, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dev
   24299                            .dwattr $C$DW$T$75, DW_AT_decl_line(0x69)
   24300                            .dwattr $C$DW$T$75, DW_AT_decl_column(0x19)
   24301                    
   24302                    $C$DW$T$73      .dwtag  DW_TAG_typedef
   24303                            .dwattr $C$DW$T$73, DW_AT_name("FPTR_COMPAIN_T")
   24304                            .dwattr $C$DW$T$73, DW_AT_type(*$C$DW$T$72)
   24305                            .dwattr $C$DW$T$73, DW_AT_language(DW_LANG_C)
   24306                            .dwattr $C$DW$T$73, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dev
   24307                            .dwattr $C$DW$T$73, DW_AT_decl_line(0x65)
   24308                            .dwattr $C$DW$T$73, DW_AT_decl_column(0x19)
   24309                    
   24310                    $C$DW$T$74      .dwtag  DW_TAG_typedef
   24311                            .dwattr $C$DW$T$74, DW_AT_name("FPTR_COMPAREF_T")
   24312                            .dwattr $C$DW$T$74, DW_AT_type(*$C$DW$T$72)
   24313                            .dwattr $C$DW$T$74, DW_AT_language(DW_LANG_C)
   24314                            .dwattr $C$DW$T$74, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dev
   24315                            .dwattr $C$DW$T$74, DW_AT_decl_line(0x67)
   24316                            .dwattr $C$DW$T$74, DW_AT_decl_column(0x19)
   24317                    
   24318                    $C$DW$T$76      .dwtag  DW_TAG_typedef
   24319                            .dwattr $C$DW$T$76, DW_AT_name("FPTR_COMPBREF_T")
   24320                            .dwattr $C$DW$T$76, DW_AT_type(*$C$DW$T$72)
   24321                            .dwattr $C$DW$T$76, DW_AT_language(DW_LANG_C)
   24322                            .dwattr $C$DW$T$76, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dev
   24323                            .dwattr $C$DW$T$76, DW_AT_decl_line(0x6b)
   24324                            .dwattr $C$DW$T$76, DW_AT_decl_column(0x19)
   24325                    
   24326                    $C$DW$T$168     .dwtag  DW_TAG_typedef
   24327                            .dwattr $C$DW$T$168, DW_AT_name("FPTR_VOID_UINT8_T")
   24328                            .dwattr $C$DW$T$168, DW_AT_type(*$C$DW$T$72)
   24329                            .dwattr $C$DW$T$168, DW_AT_language(DW_LANG_C)
   24330                            .dwattr $C$DW$T$168, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/de
   24331                            .dwattr $C$DW$T$168, DW_AT_decl_line(0x34)
   24332                            .dwattr $C$DW$T$168, DW_AT_decl_column(0x11)
   24333                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  445

   24334                    
   24335                    $C$DW$T$101     .dwtag  DW_TAG_subroutine_type
   24336                            .dwattr $C$DW$T$101, DW_AT_language(DW_LANG_C)
   24337                    $C$DW$932       .dwtag  DW_TAG_formal_parameter
   24338                            .dwattr $C$DW$932, DW_AT_type(*$C$DW$T$99)
   24339                    
   24340                    $C$DW$933       .dwtag  DW_TAG_formal_parameter
   24341                            .dwattr $C$DW$933, DW_AT_type(*$C$DW$T$100)
   24342                    
   24343                            .dwendtag $C$DW$T$101
   24344                    
   24345                    $C$DW$T$102     .dwtag  DW_TAG_pointer_type
   24346                            .dwattr $C$DW$T$102, DW_AT_type(*$C$DW$T$101)
   24347                            .dwattr $C$DW$T$102, DW_AT_address_class(0x20)
   24348                    
   24349                    $C$DW$T$103     .dwtag  DW_TAG_typedef
   24350                            .dwattr $C$DW$T$103, DW_AT_name("GPTimerCC26XX_HwiFxn")
   24351                            .dwattr $C$DW$T$103, DW_AT_type(*$C$DW$T$102)
   24352                            .dwattr $C$DW$T$103, DW_AT_language(DW_LANG_C)
   24353                            .dwattr $C$DW$T$103, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dr
   24354                            .dwattr $C$DW$T$103, DW_AT_decl_line(0x13c)
   24355                            .dwattr $C$DW$T$103, DW_AT_decl_column(0x10)
   24356                    
   24357                    
   24358                    $C$DW$T$104     .dwtag  DW_TAG_array_type
   24359                            .dwattr $C$DW$T$104, DW_AT_type(*$C$DW$T$103)
   24360                            .dwattr $C$DW$T$104, DW_AT_language(DW_LANG_C)
   24361                            .dwattr $C$DW$T$104, DW_AT_byte_size(0x08)
   24362                    $C$DW$934       .dwtag  DW_TAG_subrange_type
   24363                            .dwattr $C$DW$934, DW_AT_upper_bound(0x01)
   24364                    
   24365                            .dwendtag $C$DW$T$104
   24366                    
   24367                    $C$DW$T$157     .dwtag  DW_TAG_const_type
   24368                            .dwattr $C$DW$T$157, DW_AT_type(*$C$DW$T$2)
   24369                    
   24370                    $C$DW$T$158     .dwtag  DW_TAG_pointer_type
   24371                            .dwattr $C$DW$T$158, DW_AT_type(*$C$DW$T$157)
   24372                            .dwattr $C$DW$T$158, DW_AT_address_class(0x20)
   24373                    
   24374                    
   24375                    $C$DW$T$165     .dwtag  DW_TAG_subroutine_type
   24376                            .dwattr $C$DW$T$165, DW_AT_language(DW_LANG_C)
   24377                    $C$DW$935       .dwtag  DW_TAG_formal_parameter
   24378                            .dwattr $C$DW$935, DW_AT_type(*$C$DW$T$118)
   24379                    
   24380                            .dwendtag $C$DW$T$165
   24381                    
   24382                    $C$DW$T$166     .dwtag  DW_TAG_pointer_type
   24383                            .dwattr $C$DW$T$166, DW_AT_type(*$C$DW$T$165)
   24384                            .dwattr $C$DW$T$166, DW_AT_address_class(0x20)
   24385                    
   24386                    $C$DW$T$167     .dwtag  DW_TAG_typedef
   24387                            .dwattr $C$DW$T$167, DW_AT_name("HwiP_Fxn")
   24388                            .dwattr $C$DW$T$167, DW_AT_type(*$C$DW$T$166)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  446

   24389                            .dwattr $C$DW$T$167, DW_AT_language(DW_LANG_C)
   24390                            .dwattr $C$DW$T$167, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dr
   24391                            .dwattr $C$DW$T$167, DW_AT_decl_line(0x63)
   24392                            .dwattr $C$DW$T$167, DW_AT_decl_column(0x10)
   24393                    
   24394                    $C$DW$T$4       .dwtag  DW_TAG_base_type
   24395                            .dwattr $C$DW$T$4, DW_AT_encoding(DW_ATE_boolean)
   24396                            .dwattr $C$DW$T$4, DW_AT_name("bool")
   24397                            .dwattr $C$DW$T$4, DW_AT_byte_size(0x01)
   24398                    
   24399                    $C$DW$T$5       .dwtag  DW_TAG_base_type
   24400                            .dwattr $C$DW$T$5, DW_AT_encoding(DW_ATE_signed_char)
   24401                            .dwattr $C$DW$T$5, DW_AT_name("signed char")
   24402                            .dwattr $C$DW$T$5, DW_AT_byte_size(0x01)
   24403                    
   24404                    $C$DW$T$169     .dwtag  DW_TAG_typedef
   24405                            .dwattr $C$DW$T$169, DW_AT_name("I08")
   24406                            .dwattr $C$DW$T$169, DW_AT_type(*$C$DW$T$5)
   24407                            .dwattr $C$DW$T$169, DW_AT_language(DW_LANG_C)
   24408                            .dwattr $C$DW$T$169, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/koltypes.h")
   24409                            .dwattr $C$DW$T$169, DW_AT_decl_line(0x0a)
   24410                            .dwattr $C$DW$T$169, DW_AT_decl_column(0x1f)
   24411                    
   24412                    $C$DW$T$170     .dwtag  DW_TAG_typedef
   24413                            .dwattr $C$DW$T$170, DW_AT_name("__int8_t")
   24414                            .dwattr $C$DW$T$170, DW_AT_type(*$C$DW$T$5)
   24415                            .dwattr $C$DW$T$170, DW_AT_language(DW_LANG_C)
   24416                            .dwattr $C$DW$T$170, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24417                            .dwattr $C$DW$T$170, DW_AT_decl_line(0x4a)
   24418                            .dwattr $C$DW$T$170, DW_AT_decl_column(0x16)
   24419                    
   24420                    $C$DW$T$171     .dwtag  DW_TAG_typedef
   24421                            .dwattr $C$DW$T$171, DW_AT_name("__int_least8_t")
   24422                            .dwattr $C$DW$T$171, DW_AT_type(*$C$DW$T$170)
   24423                            .dwattr $C$DW$T$171, DW_AT_language(DW_LANG_C)
   24424                            .dwattr $C$DW$T$171, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24425                            .dwattr $C$DW$T$171, DW_AT_decl_line(0x69)
   24426                            .dwattr $C$DW$T$171, DW_AT_decl_column(0x12)
   24427                    
   24428                    $C$DW$T$172     .dwtag  DW_TAG_typedef
   24429                            .dwattr $C$DW$T$172, DW_AT_name("int_least8_t")
   24430                            .dwattr $C$DW$T$172, DW_AT_type(*$C$DW$T$171)
   24431                            .dwattr $C$DW$T$172, DW_AT_language(DW_LANG_C)
   24432                            .dwattr $C$DW$T$172, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24433                            .dwattr $C$DW$T$172, DW_AT_decl_line(0x2a)
   24434                            .dwattr $C$DW$T$172, DW_AT_decl_column(0x19)
   24435                    
   24436                    $C$DW$T$173     .dwtag  DW_TAG_typedef
   24437                            .dwattr $C$DW$T$173, DW_AT_name("int8_t")
   24438                            .dwattr $C$DW$T$173, DW_AT_type(*$C$DW$T$170)
   24439                            .dwattr $C$DW$T$173, DW_AT_language(DW_LANG_C)
   24440                            .dwattr $C$DW$T$173, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24441                            .dwattr $C$DW$T$173, DW_AT_decl_line(0x25)
   24442                            .dwattr $C$DW$T$173, DW_AT_decl_column(0x13)
   24443                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  447

   24444                    $C$DW$T$6       .dwtag  DW_TAG_base_type
   24445                            .dwattr $C$DW$T$6, DW_AT_encoding(DW_ATE_unsigned_char)
   24446                            .dwattr $C$DW$T$6, DW_AT_name("unsigned char")
   24447                            .dwattr $C$DW$T$6, DW_AT_byte_size(0x01)
   24448                    
   24449                    $C$DW$T$22      .dwtag  DW_TAG_typedef
   24450                            .dwattr $C$DW$T$22, DW_AT_name("U08")
   24451                            .dwattr $C$DW$T$22, DW_AT_type(*$C$DW$T$6)
   24452                            .dwattr $C$DW$T$22, DW_AT_language(DW_LANG_C)
   24453                            .dwattr $C$DW$T$22, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/koltypes.h")
   24454                            .dwattr $C$DW$T$22, DW_AT_decl_line(0x05)
   24455                            .dwattr $C$DW$T$22, DW_AT_decl_column(0x1f)
   24456                    
   24457                    $C$DW$T$174     .dwtag  DW_TAG_const_type
   24458                            .dwattr $C$DW$T$174, DW_AT_type(*$C$DW$T$22)
   24459                    
   24460                    
   24461                    $C$DW$T$175     .dwtag  DW_TAG_array_type
   24462                            .dwattr $C$DW$T$175, DW_AT_type(*$C$DW$T$174)
   24463                            .dwattr $C$DW$T$175, DW_AT_language(DW_LANG_C)
   24464                            .dwattr $C$DW$T$175, DW_AT_byte_size(0x06)
   24465                    $C$DW$936       .dwtag  DW_TAG_subrange_type
   24466                            .dwattr $C$DW$936, DW_AT_upper_bound(0x05)
   24467                    
   24468                            .dwendtag $C$DW$T$175
   24469                    
   24470                    
   24471                    $C$DW$T$23      .dwtag  DW_TAG_array_type
   24472                            .dwattr $C$DW$T$23, DW_AT_type(*$C$DW$T$22)
   24473                            .dwattr $C$DW$T$23, DW_AT_language(DW_LANG_C)
   24474                            .dwattr $C$DW$T$23, DW_AT_byte_size(0x10)
   24475                    $C$DW$937       .dwtag  DW_TAG_subrange_type
   24476                            .dwattr $C$DW$937, DW_AT_upper_bound(0x0f)
   24477                    
   24478                            .dwendtag $C$DW$T$23
   24479                    
   24480                    $C$DW$T$176     .dwtag  DW_TAG_pointer_type
   24481                            .dwattr $C$DW$T$176, DW_AT_type(*$C$DW$T$22)
   24482                            .dwattr $C$DW$T$176, DW_AT_address_class(0x20)
   24483                    
   24484                    
   24485                    $C$DW$T$177     .dwtag  DW_TAG_array_type
   24486                            .dwattr $C$DW$T$177, DW_AT_type(*$C$DW$T$22)
   24487                            .dwattr $C$DW$T$177, DW_AT_language(DW_LANG_C)
   24488                            .dwattr $C$DW$T$177, DW_AT_byte_size(0x06)
   24489                    $C$DW$938       .dwtag  DW_TAG_subrange_type
   24490                            .dwattr $C$DW$938, DW_AT_upper_bound(0x05)
   24491                    
   24492                            .dwendtag $C$DW$T$177
   24493                    
   24494                    $C$DW$T$123     .dwtag  DW_TAG_pointer_type
   24495                            .dwattr $C$DW$T$123, DW_AT_type(*$C$DW$T$6)
   24496                            .dwattr $C$DW$T$123, DW_AT_address_class(0x20)
   24497                    
   24498                    $C$DW$T$178     .dwtag  DW_TAG_const_type
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  448

   24499                            .dwattr $C$DW$T$178, DW_AT_type(*$C$DW$T$6)
   24500                    
   24501                    $C$DW$T$179     .dwtag  DW_TAG_pointer_type
   24502                            .dwattr $C$DW$T$179, DW_AT_type(*$C$DW$T$178)
   24503                            .dwattr $C$DW$T$179, DW_AT_address_class(0x20)
   24504                    
   24505                    
   24506                    $C$DW$T$180     .dwtag  DW_TAG_array_type
   24507                            .dwattr $C$DW$T$180, DW_AT_type(*$C$DW$T$6)
   24508                            .dwattr $C$DW$T$180, DW_AT_language(DW_LANG_C)
   24509                            .dwattr $C$DW$T$180, DW_AT_byte_size(0x02)
   24510                    $C$DW$939       .dwtag  DW_TAG_subrange_type
   24511                            .dwattr $C$DW$939, DW_AT_upper_bound(0x01)
   24512                    
   24513                            .dwendtag $C$DW$T$180
   24514                    
   24515                    
   24516                    $C$DW$T$181     .dwtag  DW_TAG_array_type
   24517                            .dwattr $C$DW$T$181, DW_AT_type(*$C$DW$T$6)
   24518                            .dwattr $C$DW$T$181, DW_AT_language(DW_LANG_C)
   24519                            .dwattr $C$DW$T$181, DW_AT_byte_size(0x06)
   24520                    $C$DW$940       .dwtag  DW_TAG_subrange_type
   24521                            .dwattr $C$DW$940, DW_AT_upper_bound(0x05)
   24522                    
   24523                            .dwendtag $C$DW$T$181
   24524                    
   24525                    
   24526                    $C$DW$T$183     .dwtag  DW_TAG_array_type
   24527                            .dwattr $C$DW$T$183, DW_AT_type(*$C$DW$T$6)
   24528                            .dwattr $C$DW$T$183, DW_AT_language(DW_LANG_C)
   24529                            .dwattr $C$DW$T$183, DW_AT_byte_size(0x0c)
   24530                    $C$DW$941       .dwtag  DW_TAG_subrange_type
   24531                            .dwattr $C$DW$941, DW_AT_upper_bound(0x0b)
   24532                    
   24533                            .dwendtag $C$DW$T$183
   24534                    
   24535                    
   24536                    $C$DW$T$184     .dwtag  DW_TAG_array_type
   24537                            .dwattr $C$DW$T$184, DW_AT_type(*$C$DW$T$6)
   24538                            .dwattr $C$DW$T$184, DW_AT_language(DW_LANG_C)
   24539                            .dwattr $C$DW$T$184, DW_AT_byte_size(0x03)
   24540                    $C$DW$942       .dwtag  DW_TAG_subrange_type
   24541                            .dwattr $C$DW$942, DW_AT_upper_bound(0x02)
   24542                    
   24543                            .dwendtag $C$DW$T$184
   24544                    
   24545                    
   24546                    $C$DW$T$185     .dwtag  DW_TAG_array_type
   24547                            .dwattr $C$DW$T$185, DW_AT_type(*$C$DW$T$6)
   24548                            .dwattr $C$DW$T$185, DW_AT_language(DW_LANG_C)
   24549                            .dwattr $C$DW$T$185, DW_AT_byte_size(0x200)
   24550                    $C$DW$943       .dwtag  DW_TAG_subrange_type
   24551                            .dwattr $C$DW$943, DW_AT_upper_bound(0x1ff)
   24552                    
   24553                            .dwendtag $C$DW$T$185
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  449

   24554                    
   24555                    
   24556                    $C$DW$T$186     .dwtag  DW_TAG_array_type
   24557                            .dwattr $C$DW$T$186, DW_AT_type(*$C$DW$T$6)
   24558                            .dwattr $C$DW$T$186, DW_AT_language(DW_LANG_C)
   24559                            .dwattr $C$DW$T$186, DW_AT_byte_size(0x10)
   24560                    $C$DW$944       .dwtag  DW_TAG_subrange_type
   24561                            .dwattr $C$DW$944, DW_AT_upper_bound(0x0f)
   24562                    
   24563                            .dwendtag $C$DW$T$186
   24564                    
   24565                    
   24566                    $C$DW$T$187     .dwtag  DW_TAG_array_type
   24567                            .dwattr $C$DW$T$187, DW_AT_type(*$C$DW$T$6)
   24568                            .dwattr $C$DW$T$187, DW_AT_language(DW_LANG_C)
   24569                            .dwattr $C$DW$T$187, DW_AT_byte_size(0x09)
   24570                    $C$DW$945       .dwtag  DW_TAG_subrange_type
   24571                            .dwattr $C$DW$945, DW_AT_upper_bound(0x08)
   24572                    
   24573                            .dwendtag $C$DW$T$187
   24574                    
   24575                    $C$DW$T$35      .dwtag  DW_TAG_typedef
   24576                            .dwattr $C$DW$T$35, DW_AT_name("__uint8_t")
   24577                            .dwattr $C$DW$T$35, DW_AT_type(*$C$DW$T$6)
   24578                            .dwattr $C$DW$T$35, DW_AT_language(DW_LANG_C)
   24579                            .dwattr $C$DW$T$35, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
   24580                            .dwattr $C$DW$T$35, DW_AT_decl_line(0x4b)
   24581                            .dwattr $C$DW$T$35, DW_AT_decl_column(0x18)
   24582                    
   24583                    $C$DW$T$188     .dwtag  DW_TAG_typedef
   24584                            .dwattr $C$DW$T$188, DW_AT_name("__sa_family_t")
   24585                            .dwattr $C$DW$T$188, DW_AT_type(*$C$DW$T$35)
   24586                            .dwattr $C$DW$T$188, DW_AT_language(DW_LANG_C)
   24587                            .dwattr $C$DW$T$188, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24588                            .dwattr $C$DW$T$188, DW_AT_decl_line(0x47)
   24589                            .dwattr $C$DW$T$188, DW_AT_decl_column(0x13)
   24590                    
   24591                    $C$DW$T$189     .dwtag  DW_TAG_typedef
   24592                            .dwattr $C$DW$T$189, DW_AT_name("__uint_least8_t")
   24593                            .dwattr $C$DW$T$189, DW_AT_type(*$C$DW$T$35)
   24594                            .dwattr $C$DW$T$189, DW_AT_language(DW_LANG_C)
   24595                            .dwattr $C$DW$T$189, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24596                            .dwattr $C$DW$T$189, DW_AT_decl_line(0x7f)
   24597                            .dwattr $C$DW$T$189, DW_AT_decl_column(0x13)
   24598                    
   24599                    $C$DW$T$190     .dwtag  DW_TAG_typedef
   24600                            .dwattr $C$DW$T$190, DW_AT_name("uint_least8_t")
   24601                            .dwattr $C$DW$T$190, DW_AT_type(*$C$DW$T$189)
   24602                            .dwattr $C$DW$T$190, DW_AT_language(DW_LANG_C)
   24603                            .dwattr $C$DW$T$190, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24604                            .dwattr $C$DW$T$190, DW_AT_decl_line(0x2f)
   24605                            .dwattr $C$DW$T$190, DW_AT_decl_column(0x1a)
   24606                    
   24607                    $C$DW$T$36      .dwtag  DW_TAG_typedef
   24608                            .dwattr $C$DW$T$36, DW_AT_name("uint8_t")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  450

   24609                            .dwattr $C$DW$T$36, DW_AT_type(*$C$DW$T$35)
   24610                            .dwattr $C$DW$T$36, DW_AT_language(DW_LANG_C)
   24611                            .dwattr $C$DW$T$36, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
   24612                            .dwattr $C$DW$T$36, DW_AT_decl_line(0x3b)
   24613                            .dwattr $C$DW$T$36, DW_AT_decl_column(0x14)
   24614                    
   24615                    $C$DW$T$37      .dwtag  DW_TAG_pointer_type
   24616                            .dwattr $C$DW$T$37, DW_AT_type(*$C$DW$T$36)
   24617                            .dwattr $C$DW$T$37, DW_AT_address_class(0x20)
   24618                    
   24619                    $C$DW$T$7       .dwtag  DW_TAG_base_type
   24620                            .dwattr $C$DW$T$7, DW_AT_encoding(DW_ATE_signed_char)
   24621                            .dwattr $C$DW$T$7, DW_AT_name("wchar_t")
   24622                            .dwattr $C$DW$T$7, DW_AT_byte_size(0x02)
   24623                    
   24624                    $C$DW$T$8       .dwtag  DW_TAG_base_type
   24625                            .dwattr $C$DW$T$8, DW_AT_encoding(DW_ATE_signed)
   24626                            .dwattr $C$DW$T$8, DW_AT_name("short")
   24627                            .dwattr $C$DW$T$8, DW_AT_byte_size(0x02)
   24628                    
   24629                    $C$DW$T$191     .dwtag  DW_TAG_typedef
   24630                            .dwattr $C$DW$T$191, DW_AT_name("I16")
   24631                            .dwattr $C$DW$T$191, DW_AT_type(*$C$DW$T$8)
   24632                            .dwattr $C$DW$T$191, DW_AT_language(DW_LANG_C)
   24633                            .dwattr $C$DW$T$191, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/koltypes.h")
   24634                            .dwattr $C$DW$T$191, DW_AT_decl_line(0x0b)
   24635                            .dwattr $C$DW$T$191, DW_AT_decl_column(0x1f)
   24636                    
   24637                    $C$DW$T$192     .dwtag  DW_TAG_volatile_type
   24638                            .dwattr $C$DW$T$192, DW_AT_type(*$C$DW$T$191)
   24639                    
   24640                    $C$DW$T$193     .dwtag  DW_TAG_typedef
   24641                            .dwattr $C$DW$T$193, DW_AT_name("VI16")
   24642                            .dwattr $C$DW$T$193, DW_AT_type(*$C$DW$T$192)
   24643                            .dwattr $C$DW$T$193, DW_AT_language(DW_LANG_C)
   24644                            .dwattr $C$DW$T$193, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/koltypes.h")
   24645                            .dwattr $C$DW$T$193, DW_AT_decl_line(0x13)
   24646                            .dwattr $C$DW$T$193, DW_AT_decl_column(0x1f)
   24647                    
   24648                    
   24649                    $C$DW$T$126     .dwtag  DW_TAG_array_type
   24650                            .dwattr $C$DW$T$126, DW_AT_type(*$C$DW$T$8)
   24651                            .dwattr $C$DW$T$126, DW_AT_language(DW_LANG_C)
   24652                            .dwattr $C$DW$T$126, DW_AT_byte_size(0x06)
   24653                    $C$DW$946       .dwtag  DW_TAG_subrange_type
   24654                            .dwattr $C$DW$946, DW_AT_upper_bound(0x02)
   24655                    
   24656                            .dwendtag $C$DW$T$126
   24657                    
   24658                    $C$DW$T$196     .dwtag  DW_TAG_pointer_type
   24659                            .dwattr $C$DW$T$196, DW_AT_type(*$C$DW$T$8)
   24660                            .dwattr $C$DW$T$196, DW_AT_address_class(0x20)
   24661                    
   24662                    $C$DW$T$198     .dwtag  DW_TAG_typedef
   24663                            .dwattr $C$DW$T$198, DW_AT_name("__int16_t")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  451

   24664                            .dwattr $C$DW$T$198, DW_AT_type(*$C$DW$T$8)
   24665                            .dwattr $C$DW$T$198, DW_AT_language(DW_LANG_C)
   24666                            .dwattr $C$DW$T$198, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24667                            .dwattr $C$DW$T$198, DW_AT_decl_line(0x4c)
   24668                            .dwattr $C$DW$T$198, DW_AT_decl_column(0x11)
   24669                    
   24670                    $C$DW$T$199     .dwtag  DW_TAG_typedef
   24671                            .dwattr $C$DW$T$199, DW_AT_name("__int_least16_t")
   24672                            .dwattr $C$DW$T$199, DW_AT_type(*$C$DW$T$198)
   24673                            .dwattr $C$DW$T$199, DW_AT_language(DW_LANG_C)
   24674                            .dwattr $C$DW$T$199, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24675                            .dwattr $C$DW$T$199, DW_AT_decl_line(0x6a)
   24676                            .dwattr $C$DW$T$199, DW_AT_decl_column(0x13)
   24677                    
   24678                    $C$DW$T$200     .dwtag  DW_TAG_typedef
   24679                            .dwattr $C$DW$T$200, DW_AT_name("int_least16_t")
   24680                            .dwattr $C$DW$T$200, DW_AT_type(*$C$DW$T$199)
   24681                            .dwattr $C$DW$T$200, DW_AT_language(DW_LANG_C)
   24682                            .dwattr $C$DW$T$200, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24683                            .dwattr $C$DW$T$200, DW_AT_decl_line(0x2b)
   24684                            .dwattr $C$DW$T$200, DW_AT_decl_column(0x1a)
   24685                    
   24686                    $C$DW$T$201     .dwtag  DW_TAG_typedef
   24687                            .dwattr $C$DW$T$201, DW_AT_name("int16_t")
   24688                            .dwattr $C$DW$T$201, DW_AT_type(*$C$DW$T$198)
   24689                            .dwattr $C$DW$T$201, DW_AT_language(DW_LANG_C)
   24690                            .dwattr $C$DW$T$201, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24691                            .dwattr $C$DW$T$201, DW_AT_decl_line(0x2b)
   24692                            .dwattr $C$DW$T$201, DW_AT_decl_column(0x14)
   24693                    
   24694                    $C$DW$T$9       .dwtag  DW_TAG_base_type
   24695                            .dwattr $C$DW$T$9, DW_AT_encoding(DW_ATE_unsigned)
   24696                            .dwattr $C$DW$T$9, DW_AT_name("unsigned short")
   24697                            .dwattr $C$DW$T$9, DW_AT_byte_size(0x02)
   24698                    
   24699                    $C$DW$T$27      .dwtag  DW_TAG_typedef
   24700                            .dwattr $C$DW$T$27, DW_AT_name("U16")
   24701                            .dwattr $C$DW$T$27, DW_AT_type(*$C$DW$T$9)
   24702                            .dwattr $C$DW$T$27, DW_AT_language(DW_LANG_C)
   24703                            .dwattr $C$DW$T$27, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/koltypes.h")
   24704                            .dwattr $C$DW$T$27, DW_AT_decl_line(0x06)
   24705                            .dwattr $C$DW$T$27, DW_AT_decl_column(0x1f)
   24706                    
   24707                    $C$DW$T$202     .dwtag  DW_TAG_volatile_type
   24708                            .dwattr $C$DW$T$202, DW_AT_type(*$C$DW$T$27)
   24709                    
   24710                    $C$DW$T$203     .dwtag  DW_TAG_typedef
   24711                            .dwattr $C$DW$T$203, DW_AT_name("VU16")
   24712                            .dwattr $C$DW$T$203, DW_AT_type(*$C$DW$T$202)
   24713                            .dwattr $C$DW$T$203, DW_AT_language(DW_LANG_C)
   24714                            .dwattr $C$DW$T$203, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/koltypes.h")
   24715                            .dwattr $C$DW$T$203, DW_AT_decl_line(0x12)
   24716                            .dwattr $C$DW$T$203, DW_AT_decl_column(0x1f)
   24717                    
   24718                    $C$DW$T$204     .dwtag  DW_TAG_typedef
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  452

   24719                            .dwattr $C$DW$T$204, DW_AT_name("___wchar_t")
   24720                            .dwattr $C$DW$T$204, DW_AT_type(*$C$DW$T$9)
   24721                            .dwattr $C$DW$T$204, DW_AT_language(DW_LANG_C)
   24722                            .dwattr $C$DW$T$204, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24723                            .dwattr $C$DW$T$204, DW_AT_decl_line(0x8b)
   24724                            .dwattr $C$DW$T$204, DW_AT_decl_column(0x1a)
   24725                    
   24726                    $C$DW$T$205     .dwtag  DW_TAG_pointer_type
   24727                            .dwattr $C$DW$T$205, DW_AT_type(*$C$DW$T$9)
   24728                            .dwattr $C$DW$T$205, DW_AT_address_class(0x20)
   24729                    
   24730                    $C$DW$T$206     .dwtag  DW_TAG_const_type
   24731                            .dwattr $C$DW$T$206, DW_AT_type(*$C$DW$T$9)
   24732                    
   24733                    
   24734                    $C$DW$T$207     .dwtag  DW_TAG_array_type
   24735                            .dwattr $C$DW$T$207, DW_AT_type(*$C$DW$T$206)
   24736                            .dwattr $C$DW$T$207, DW_AT_language(DW_LANG_C)
   24737                            .dwattr $C$DW$T$207, DW_AT_byte_size(0x200)
   24738                    $C$DW$947       .dwtag  DW_TAG_subrange_type
   24739                            .dwattr $C$DW$947, DW_AT_upper_bound(0xff)
   24740                    
   24741                            .dwendtag $C$DW$T$207
   24742                    
   24743                    $C$DW$T$53      .dwtag  DW_TAG_typedef
   24744                            .dwattr $C$DW$T$53, DW_AT_name("__uint16_t")
   24745                            .dwattr $C$DW$T$53, DW_AT_type(*$C$DW$T$9)
   24746                            .dwattr $C$DW$T$53, DW_AT_language(DW_LANG_C)
   24747                            .dwattr $C$DW$T$53, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
   24748                            .dwattr $C$DW$T$53, DW_AT_decl_line(0x4d)
   24749                            .dwattr $C$DW$T$53, DW_AT_decl_column(0x19)
   24750                    
   24751                    $C$DW$T$209     .dwtag  DW_TAG_typedef
   24752                            .dwattr $C$DW$T$209, DW_AT_name("__mode_t")
   24753                            .dwattr $C$DW$T$209, DW_AT_type(*$C$DW$T$53)
   24754                            .dwattr $C$DW$T$209, DW_AT_language(DW_LANG_C)
   24755                            .dwattr $C$DW$T$209, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24756                            .dwattr $C$DW$T$209, DW_AT_decl_line(0x3a)
   24757                            .dwattr $C$DW$T$209, DW_AT_decl_column(0x14)
   24758                    
   24759                    $C$DW$T$210     .dwtag  DW_TAG_typedef
   24760                            .dwattr $C$DW$T$210, DW_AT_name("__uint_least16_t")
   24761                            .dwattr $C$DW$T$210, DW_AT_type(*$C$DW$T$53)
   24762                            .dwattr $C$DW$T$210, DW_AT_language(DW_LANG_C)
   24763                            .dwattr $C$DW$T$210, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24764                            .dwattr $C$DW$T$210, DW_AT_decl_line(0x80)
   24765                            .dwattr $C$DW$T$210, DW_AT_decl_column(0x14)
   24766                    
   24767                    $C$DW$T$211     .dwtag  DW_TAG_typedef
   24768                            .dwattr $C$DW$T$211, DW_AT_name("__char16_t")
   24769                            .dwattr $C$DW$T$211, DW_AT_type(*$C$DW$T$210)
   24770                            .dwattr $C$DW$T$211, DW_AT_language(DW_LANG_C)
   24771                            .dwattr $C$DW$T$211, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24772                            .dwattr $C$DW$T$211, DW_AT_decl_line(0x71)
   24773                            .dwattr $C$DW$T$211, DW_AT_decl_column(0x1a)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  453

   24774                    
   24775                    $C$DW$T$212     .dwtag  DW_TAG_typedef
   24776                            .dwattr $C$DW$T$212, DW_AT_name("uint_least16_t")
   24777                            .dwattr $C$DW$T$212, DW_AT_type(*$C$DW$T$210)
   24778                            .dwattr $C$DW$T$212, DW_AT_language(DW_LANG_C)
   24779                            .dwattr $C$DW$T$212, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24780                            .dwattr $C$DW$T$212, DW_AT_decl_line(0x30)
   24781                            .dwattr $C$DW$T$212, DW_AT_decl_column(0x1a)
   24782                    
   24783                    $C$DW$T$54      .dwtag  DW_TAG_typedef
   24784                            .dwattr $C$DW$T$54, DW_AT_name("uint16_t")
   24785                            .dwattr $C$DW$T$54, DW_AT_type(*$C$DW$T$53)
   24786                            .dwattr $C$DW$T$54, DW_AT_language(DW_LANG_C)
   24787                            .dwattr $C$DW$T$54, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
   24788                            .dwattr $C$DW$T$54, DW_AT_decl_line(0x41)
   24789                            .dwattr $C$DW$T$54, DW_AT_decl_column(0x15)
   24790                    
   24791                    $C$DW$T$100     .dwtag  DW_TAG_typedef
   24792                            .dwattr $C$DW$T$100, DW_AT_name("GPTimerCC26XX_IntMask")
   24793                            .dwattr $C$DW$T$100, DW_AT_type(*$C$DW$T$54)
   24794                            .dwattr $C$DW$T$100, DW_AT_language(DW_LANG_C)
   24795                            .dwattr $C$DW$T$100, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dr
   24796                            .dwattr $C$DW$T$100, DW_AT_decl_line(0x136)
   24797                            .dwattr $C$DW$T$100, DW_AT_decl_column(0x2d)
   24798                    
   24799                    $C$DW$T$55      .dwtag  DW_TAG_pointer_type
   24800                            .dwattr $C$DW$T$55, DW_AT_type(*$C$DW$T$54)
   24801                            .dwattr $C$DW$T$55, DW_AT_address_class(0x20)
   24802                    
   24803                    $C$DW$T$213     .dwtag  DW_TAG_typedef
   24804                            .dwattr $C$DW$T$213, DW_AT_name("wchar_t")
   24805                            .dwattr $C$DW$T$213, DW_AT_type(*$C$DW$T$9)
   24806                            .dwattr $C$DW$T$213, DW_AT_language(DW_LANG_C)
   24807                            .dwattr $C$DW$T$213, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24808                            .dwattr $C$DW$T$213, DW_AT_decl_line(0x7b)
   24809                            .dwattr $C$DW$T$213, DW_AT_decl_column(0x1a)
   24810                    
   24811                    $C$DW$T$10      .dwtag  DW_TAG_base_type
   24812                            .dwattr $C$DW$T$10, DW_AT_encoding(DW_ATE_signed)
   24813                            .dwattr $C$DW$T$10, DW_AT_name("int")
   24814                            .dwattr $C$DW$T$10, DW_AT_byte_size(0x04)
   24815                    
   24816                    $C$DW$T$214     .dwtag  DW_TAG_typedef
   24817                            .dwattr $C$DW$T$214, DW_AT_name("I32")
   24818                            .dwattr $C$DW$T$214, DW_AT_type(*$C$DW$T$10)
   24819                            .dwattr $C$DW$T$214, DW_AT_language(DW_LANG_C)
   24820                            .dwattr $C$DW$T$214, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/koltypes.h")
   24821                            .dwattr $C$DW$T$214, DW_AT_decl_line(0x0c)
   24822                            .dwattr $C$DW$T$214, DW_AT_decl_column(0x1f)
   24823                    
   24824                    $C$DW$T$215     .dwtag  DW_TAG_volatile_type
   24825                            .dwattr $C$DW$T$215, DW_AT_type(*$C$DW$T$214)
   24826                    
   24827                    $C$DW$T$216     .dwtag  DW_TAG_typedef
   24828                            .dwattr $C$DW$T$216, DW_AT_name("VI32")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  454

   24829                            .dwattr $C$DW$T$216, DW_AT_type(*$C$DW$T$215)
   24830                            .dwattr $C$DW$T$216, DW_AT_language(DW_LANG_C)
   24831                            .dwattr $C$DW$T$216, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/koltypes.h")
   24832                            .dwattr $C$DW$T$216, DW_AT_decl_line(0x15)
   24833                            .dwattr $C$DW$T$216, DW_AT_decl_column(0x1f)
   24834                    
   24835                    $C$DW$T$217     .dwtag  DW_TAG_typedef
   24836                            .dwattr $C$DW$T$217, DW_AT_name("_Mbstatet")
   24837                            .dwattr $C$DW$T$217, DW_AT_type(*$C$DW$T$10)
   24838                            .dwattr $C$DW$T$217, DW_AT_language(DW_LANG_C)
   24839                            .dwattr $C$DW$T$217, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24840                            .dwattr $C$DW$T$217, DW_AT_decl_line(0x8f)
   24841                            .dwattr $C$DW$T$217, DW_AT_decl_column(0x0d)
   24842                    
   24843                    $C$DW$T$218     .dwtag  DW_TAG_typedef
   24844                            .dwattr $C$DW$T$218, DW_AT_name("__mbstate_t")
   24845                            .dwattr $C$DW$T$218, DW_AT_type(*$C$DW$T$217)
   24846                            .dwattr $C$DW$T$218, DW_AT_language(DW_LANG_C)
   24847                            .dwattr $C$DW$T$218, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24848                            .dwattr $C$DW$T$218, DW_AT_decl_line(0x92)
   24849                            .dwattr $C$DW$T$218, DW_AT_decl_column(0x13)
   24850                    
   24851                    $C$DW$T$219     .dwtag  DW_TAG_typedef
   24852                            .dwattr $C$DW$T$219, DW_AT_name("__accmode_t")
   24853                            .dwattr $C$DW$T$219, DW_AT_type(*$C$DW$T$10)
   24854                            .dwattr $C$DW$T$219, DW_AT_language(DW_LANG_C)
   24855                            .dwattr $C$DW$T$219, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24856                            .dwattr $C$DW$T$219, DW_AT_decl_line(0x3b)
   24857                            .dwattr $C$DW$T$219, DW_AT_decl_column(0x0e)
   24858                    
   24859                    
   24860                    $C$DW$T$267     .dwtag  DW_TAG_subroutine_type
   24861                            .dwattr $C$DW$T$267, DW_AT_type(*$C$DW$T$10)
   24862                            .dwattr $C$DW$T$267, DW_AT_language(DW_LANG_C)
   24863                    $C$DW$948       .dwtag  DW_TAG_formal_parameter
   24864                            .dwattr $C$DW$948, DW_AT_type(*$C$DW$T$158)
   24865                    
   24866                    $C$DW$949       .dwtag  DW_TAG_formal_parameter
   24867                            .dwattr $C$DW$949, DW_AT_type(*$C$DW$T$158)
   24868                    
   24869                            .dwendtag $C$DW$T$267
   24870                    
   24871                    $C$DW$T$268     .dwtag  DW_TAG_pointer_type
   24872                            .dwattr $C$DW$T$268, DW_AT_type(*$C$DW$T$267)
   24873                            .dwattr $C$DW$T$268, DW_AT_address_class(0x20)
   24874                    
   24875                    $C$DW$T$269     .dwtag  DW_TAG_typedef
   24876                            .dwattr $C$DW$T$269, DW_AT_name("__TI_compar_fn")
   24877                            .dwattr $C$DW$T$269, DW_AT_type(*$C$DW$T$268)
   24878                            .dwattr $C$DW$T$269, DW_AT_language(DW_LANG_C)
   24879                            .dwattr $C$DW$T$269, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24880                            .dwattr $C$DW$T$269, DW_AT_decl_line(0xca)
   24881                            .dwattr $C$DW$T$269, DW_AT_decl_column(0x13)
   24882                    
   24883                    $C$DW$T$270     .dwtag  DW_TAG_typedef
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  455

   24884                            .dwattr $C$DW$T$270, DW_AT_name("__cpulevel_t")
   24885                            .dwattr $C$DW$T$270, DW_AT_type(*$C$DW$T$10)
   24886                            .dwattr $C$DW$T$270, DW_AT_language(DW_LANG_C)
   24887                            .dwattr $C$DW$T$270, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24888                            .dwattr $C$DW$T$270, DW_AT_decl_line(0x50)
   24889                            .dwattr $C$DW$T$270, DW_AT_decl_column(0x0e)
   24890                    
   24891                    $C$DW$T$271     .dwtag  DW_TAG_typedef
   24892                            .dwattr $C$DW$T$271, DW_AT_name("__cpusetid_t")
   24893                            .dwattr $C$DW$T$271, DW_AT_type(*$C$DW$T$10)
   24894                            .dwattr $C$DW$T$271, DW_AT_language(DW_LANG_C)
   24895                            .dwattr $C$DW$T$271, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24896                            .dwattr $C$DW$T$271, DW_AT_decl_line(0x51)
   24897                            .dwattr $C$DW$T$271, DW_AT_decl_column(0x0e)
   24898                    
   24899                    $C$DW$T$272     .dwtag  DW_TAG_typedef
   24900                            .dwattr $C$DW$T$272, DW_AT_name("__cpuwhich_t")
   24901                            .dwattr $C$DW$T$272, DW_AT_type(*$C$DW$T$10)
   24902                            .dwattr $C$DW$T$272, DW_AT_language(DW_LANG_C)
   24903                            .dwattr $C$DW$T$272, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24904                            .dwattr $C$DW$T$272, DW_AT_decl_line(0x4f)
   24905                            .dwattr $C$DW$T$272, DW_AT_decl_column(0x0e)
   24906                    
   24907                    $C$DW$T$273     .dwtag  DW_TAG_typedef
   24908                            .dwattr $C$DW$T$273, DW_AT_name("__ct_rune_t")
   24909                            .dwattr $C$DW$T$273, DW_AT_type(*$C$DW$T$10)
   24910                            .dwattr $C$DW$T$273, DW_AT_language(DW_LANG_C)
   24911                            .dwattr $C$DW$T$273, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24912                            .dwattr $C$DW$T$273, DW_AT_decl_line(0x69)
   24913                            .dwattr $C$DW$T$273, DW_AT_decl_column(0x0e)
   24914                    
   24915                    $C$DW$T$274     .dwtag  DW_TAG_typedef
   24916                            .dwattr $C$DW$T$274, DW_AT_name("__rune_t")
   24917                            .dwattr $C$DW$T$274, DW_AT_type(*$C$DW$T$273)
   24918                            .dwattr $C$DW$T$274, DW_AT_language(DW_LANG_C)
   24919                            .dwattr $C$DW$T$274, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24920                            .dwattr $C$DW$T$274, DW_AT_decl_line(0x6c)
   24921                            .dwattr $C$DW$T$274, DW_AT_decl_column(0x15)
   24922                    
   24923                    $C$DW$T$275     .dwtag  DW_TAG_typedef
   24924                            .dwattr $C$DW$T$275, DW_AT_name("__wint_t")
   24925                            .dwattr $C$DW$T$275, DW_AT_type(*$C$DW$T$273)
   24926                            .dwattr $C$DW$T$275, DW_AT_language(DW_LANG_C)
   24927                            .dwattr $C$DW$T$275, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24928                            .dwattr $C$DW$T$275, DW_AT_decl_line(0x6d)
   24929                            .dwattr $C$DW$T$275, DW_AT_decl_column(0x15)
   24930                    
   24931                    $C$DW$T$276     .dwtag  DW_TAG_typedef
   24932                            .dwattr $C$DW$T$276, DW_AT_name("__int32_t")
   24933                            .dwattr $C$DW$T$276, DW_AT_type(*$C$DW$T$10)
   24934                            .dwattr $C$DW$T$276, DW_AT_language(DW_LANG_C)
   24935                            .dwattr $C$DW$T$276, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24936                            .dwattr $C$DW$T$276, DW_AT_decl_line(0x4e)
   24937                            .dwattr $C$DW$T$276, DW_AT_decl_column(0x0f)
   24938                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  456

   24939                    $C$DW$T$277     .dwtag  DW_TAG_typedef
   24940                            .dwattr $C$DW$T$277, DW_AT_name("__blksize_t")
   24941                            .dwattr $C$DW$T$277, DW_AT_type(*$C$DW$T$276)
   24942                            .dwattr $C$DW$T$277, DW_AT_language(DW_LANG_C)
   24943                            .dwattr $C$DW$T$277, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24944                            .dwattr $C$DW$T$277, DW_AT_decl_line(0x2f)
   24945                            .dwattr $C$DW$T$277, DW_AT_decl_column(0x13)
   24946                    
   24947                    $C$DW$T$278     .dwtag  DW_TAG_typedef
   24948                            .dwattr $C$DW$T$278, DW_AT_name("__clockid_t")
   24949                            .dwattr $C$DW$T$278, DW_AT_type(*$C$DW$T$276)
   24950                            .dwattr $C$DW$T$278, DW_AT_language(DW_LANG_C)
   24951                            .dwattr $C$DW$T$278, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24952                            .dwattr $C$DW$T$278, DW_AT_decl_line(0x31)
   24953                            .dwattr $C$DW$T$278, DW_AT_decl_column(0x13)
   24954                    
   24955                    $C$DW$T$279     .dwtag  DW_TAG_typedef
   24956                            .dwattr $C$DW$T$279, DW_AT_name("__critical_t")
   24957                            .dwattr $C$DW$T$279, DW_AT_type(*$C$DW$T$276)
   24958                            .dwattr $C$DW$T$279, DW_AT_language(DW_LANG_C)
   24959                            .dwattr $C$DW$T$279, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24960                            .dwattr $C$DW$T$279, DW_AT_decl_line(0x5f)
   24961                            .dwattr $C$DW$T$279, DW_AT_decl_column(0x13)
   24962                    
   24963                    $C$DW$T$280     .dwtag  DW_TAG_typedef
   24964                            .dwattr $C$DW$T$280, DW_AT_name("__int_fast16_t")
   24965                            .dwattr $C$DW$T$280, DW_AT_type(*$C$DW$T$276)
   24966                            .dwattr $C$DW$T$280, DW_AT_language(DW_LANG_C)
   24967                            .dwattr $C$DW$T$280, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24968                            .dwattr $C$DW$T$280, DW_AT_decl_line(0x66)
   24969                            .dwattr $C$DW$T$280, DW_AT_decl_column(0x13)
   24970                    
   24971                    $C$DW$T$281     .dwtag  DW_TAG_typedef
   24972                            .dwattr $C$DW$T$281, DW_AT_name("int_fast16_t")
   24973                            .dwattr $C$DW$T$281, DW_AT_type(*$C$DW$T$280)
   24974                            .dwattr $C$DW$T$281, DW_AT_language(DW_LANG_C)
   24975                            .dwattr $C$DW$T$281, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24976                            .dwattr $C$DW$T$281, DW_AT_decl_line(0x35)
   24977                            .dwattr $C$DW$T$281, DW_AT_decl_column(0x19)
   24978                    
   24979                    $C$DW$T$282     .dwtag  DW_TAG_typedef
   24980                            .dwattr $C$DW$T$282, DW_AT_name("__int_fast32_t")
   24981                            .dwattr $C$DW$T$282, DW_AT_type(*$C$DW$T$276)
   24982                            .dwattr $C$DW$T$282, DW_AT_language(DW_LANG_C)
   24983                            .dwattr $C$DW$T$282, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24984                            .dwattr $C$DW$T$282, DW_AT_decl_line(0x67)
   24985                            .dwattr $C$DW$T$282, DW_AT_decl_column(0x13)
   24986                    
   24987                    $C$DW$T$283     .dwtag  DW_TAG_typedef
   24988                            .dwattr $C$DW$T$283, DW_AT_name("int_fast32_t")
   24989                            .dwattr $C$DW$T$283, DW_AT_type(*$C$DW$T$282)
   24990                            .dwattr $C$DW$T$283, DW_AT_language(DW_LANG_C)
   24991                            .dwattr $C$DW$T$283, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   24992                            .dwattr $C$DW$T$283, DW_AT_decl_line(0x36)
   24993                            .dwattr $C$DW$T$283, DW_AT_decl_column(0x19)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  457

   24994                    
   24995                    $C$DW$T$284     .dwtag  DW_TAG_typedef
   24996                            .dwattr $C$DW$T$284, DW_AT_name("__int_fast8_t")
   24997                            .dwattr $C$DW$T$284, DW_AT_type(*$C$DW$T$276)
   24998                            .dwattr $C$DW$T$284, DW_AT_language(DW_LANG_C)
   24999                            .dwattr $C$DW$T$284, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25000                            .dwattr $C$DW$T$284, DW_AT_decl_line(0x65)
   25001                            .dwattr $C$DW$T$284, DW_AT_decl_column(0x13)
   25002                    
   25003                    $C$DW$T$285     .dwtag  DW_TAG_typedef
   25004                            .dwattr $C$DW$T$285, DW_AT_name("int_fast8_t")
   25005                            .dwattr $C$DW$T$285, DW_AT_type(*$C$DW$T$284)
   25006                            .dwattr $C$DW$T$285, DW_AT_language(DW_LANG_C)
   25007                            .dwattr $C$DW$T$285, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25008                            .dwattr $C$DW$T$285, DW_AT_decl_line(0x34)
   25009                            .dwattr $C$DW$T$285, DW_AT_decl_column(0x18)
   25010                    
   25011                    $C$DW$T$286     .dwtag  DW_TAG_typedef
   25012                            .dwattr $C$DW$T$286, DW_AT_name("__int_least32_t")
   25013                            .dwattr $C$DW$T$286, DW_AT_type(*$C$DW$T$276)
   25014                            .dwattr $C$DW$T$286, DW_AT_language(DW_LANG_C)
   25015                            .dwattr $C$DW$T$286, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25016                            .dwattr $C$DW$T$286, DW_AT_decl_line(0x6b)
   25017                            .dwattr $C$DW$T$286, DW_AT_decl_column(0x13)
   25018                    
   25019                    $C$DW$T$287     .dwtag  DW_TAG_typedef
   25020                            .dwattr $C$DW$T$287, DW_AT_name("int_least32_t")
   25021                            .dwattr $C$DW$T$287, DW_AT_type(*$C$DW$T$286)
   25022                            .dwattr $C$DW$T$287, DW_AT_language(DW_LANG_C)
   25023                            .dwattr $C$DW$T$287, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25024                            .dwattr $C$DW$T$287, DW_AT_decl_line(0x2c)
   25025                            .dwattr $C$DW$T$287, DW_AT_decl_column(0x1a)
   25026                    
   25027                    $C$DW$T$288     .dwtag  DW_TAG_typedef
   25028                            .dwattr $C$DW$T$288, DW_AT_name("__intfptr_t")
   25029                            .dwattr $C$DW$T$288, DW_AT_type(*$C$DW$T$276)
   25030                            .dwattr $C$DW$T$288, DW_AT_language(DW_LANG_C)
   25031                            .dwattr $C$DW$T$288, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25032                            .dwattr $C$DW$T$288, DW_AT_decl_line(0x62)
   25033                            .dwattr $C$DW$T$288, DW_AT_decl_column(0x13)
   25034                    
   25035                    $C$DW$T$289     .dwtag  DW_TAG_typedef
   25036                            .dwattr $C$DW$T$289, DW_AT_name("__intptr_t")
   25037                            .dwattr $C$DW$T$289, DW_AT_type(*$C$DW$T$276)
   25038                            .dwattr $C$DW$T$289, DW_AT_language(DW_LANG_C)
   25039                            .dwattr $C$DW$T$289, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25040                            .dwattr $C$DW$T$289, DW_AT_decl_line(0x64)
   25041                            .dwattr $C$DW$T$289, DW_AT_decl_column(0x13)
   25042                    
   25043                    $C$DW$T$290     .dwtag  DW_TAG_typedef
   25044                            .dwattr $C$DW$T$290, DW_AT_name("intptr_t")
   25045                            .dwattr $C$DW$T$290, DW_AT_type(*$C$DW$T$289)
   25046                            .dwattr $C$DW$T$290, DW_AT_language(DW_LANG_C)
   25047                            .dwattr $C$DW$T$290, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25048                            .dwattr $C$DW$T$290, DW_AT_decl_line(0x50)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  458

   25049                            .dwattr $C$DW$T$290, DW_AT_decl_column(0x15)
   25050                    
   25051                    $C$DW$T$291     .dwtag  DW_TAG_typedef
   25052                            .dwattr $C$DW$T$291, DW_AT_name("__lwpid_t")
   25053                            .dwattr $C$DW$T$291, DW_AT_type(*$C$DW$T$276)
   25054                            .dwattr $C$DW$T$291, DW_AT_language(DW_LANG_C)
   25055                            .dwattr $C$DW$T$291, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25056                            .dwattr $C$DW$T$291, DW_AT_decl_line(0x39)
   25057                            .dwattr $C$DW$T$291, DW_AT_decl_column(0x13)
   25058                    
   25059                    $C$DW$T$292     .dwtag  DW_TAG_typedef
   25060                            .dwattr $C$DW$T$292, DW_AT_name("__pid_t")
   25061                            .dwattr $C$DW$T$292, DW_AT_type(*$C$DW$T$276)
   25062                            .dwattr $C$DW$T$292, DW_AT_language(DW_LANG_C)
   25063                            .dwattr $C$DW$T$292, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25064                            .dwattr $C$DW$T$292, DW_AT_decl_line(0x40)
   25065                            .dwattr $C$DW$T$292, DW_AT_decl_column(0x13)
   25066                    
   25067                    $C$DW$T$293     .dwtag  DW_TAG_typedef
   25068                            .dwattr $C$DW$T$293, DW_AT_name("__ptrdiff_t")
   25069                            .dwattr $C$DW$T$293, DW_AT_type(*$C$DW$T$276)
   25070                            .dwattr $C$DW$T$293, DW_AT_language(DW_LANG_C)
   25071                            .dwattr $C$DW$T$293, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25072                            .dwattr $C$DW$T$293, DW_AT_decl_line(0x6d)
   25073                            .dwattr $C$DW$T$293, DW_AT_decl_column(0x13)
   25074                    
   25075                    $C$DW$T$294     .dwtag  DW_TAG_typedef
   25076                            .dwattr $C$DW$T$294, DW_AT_name("__register_t")
   25077                            .dwattr $C$DW$T$294, DW_AT_type(*$C$DW$T$276)
   25078                            .dwattr $C$DW$T$294, DW_AT_language(DW_LANG_C)
   25079                            .dwattr $C$DW$T$294, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25080                            .dwattr $C$DW$T$294, DW_AT_decl_line(0x6e)
   25081                            .dwattr $C$DW$T$294, DW_AT_decl_column(0x13)
   25082                    
   25083                    $C$DW$T$295     .dwtag  DW_TAG_typedef
   25084                            .dwattr $C$DW$T$295, DW_AT_name("__segsz_t")
   25085                            .dwattr $C$DW$T$295, DW_AT_type(*$C$DW$T$276)
   25086                            .dwattr $C$DW$T$295, DW_AT_language(DW_LANG_C)
   25087                            .dwattr $C$DW$T$295, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25088                            .dwattr $C$DW$T$295, DW_AT_decl_line(0x6f)
   25089                            .dwattr $C$DW$T$295, DW_AT_decl_column(0x13)
   25090                    
   25091                    $C$DW$T$296     .dwtag  DW_TAG_typedef
   25092                            .dwattr $C$DW$T$296, DW_AT_name("__ssize_t")
   25093                            .dwattr $C$DW$T$296, DW_AT_type(*$C$DW$T$276)
   25094                            .dwattr $C$DW$T$296, DW_AT_language(DW_LANG_C)
   25095                            .dwattr $C$DW$T$296, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25096                            .dwattr $C$DW$T$296, DW_AT_decl_line(0x71)
   25097                            .dwattr $C$DW$T$296, DW_AT_decl_column(0x13)
   25098                    
   25099                    $C$DW$T$297     .dwtag  DW_TAG_typedef
   25100                            .dwattr $C$DW$T$297, DW_AT_name("int32_t")
   25101                            .dwattr $C$DW$T$297, DW_AT_type(*$C$DW$T$276)
   25102                            .dwattr $C$DW$T$297, DW_AT_language(DW_LANG_C)
   25103                            .dwattr $C$DW$T$297, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  459

   25104                            .dwattr $C$DW$T$297, DW_AT_decl_line(0x30)
   25105                            .dwattr $C$DW$T$297, DW_AT_decl_column(0x14)
   25106                    
   25107                    $C$DW$T$298     .dwtag  DW_TAG_typedef
   25108                            .dwattr $C$DW$T$298, DW_AT_name("__nl_item")
   25109                            .dwattr $C$DW$T$298, DW_AT_type(*$C$DW$T$10)
   25110                            .dwattr $C$DW$T$298, DW_AT_language(DW_LANG_C)
   25111                            .dwattr $C$DW$T$298, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25112                            .dwattr $C$DW$T$298, DW_AT_decl_line(0x3c)
   25113                            .dwattr $C$DW$T$298, DW_AT_decl_column(0x0e)
   25114                    
   25115                    $C$DW$T$299     .dwtag  DW_TAG_typedef
   25116                            .dwattr $C$DW$T$299, DW_AT_name("ptrdiff_t")
   25117                            .dwattr $C$DW$T$299, DW_AT_type(*$C$DW$T$10)
   25118                            .dwattr $C$DW$T$299, DW_AT_language(DW_LANG_C)
   25119                            .dwattr $C$DW$T$299, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25120                            .dwattr $C$DW$T$299, DW_AT_decl_line(0x38)
   25121                            .dwattr $C$DW$T$299, DW_AT_decl_column(0x1c)
   25122                    
   25123                    $C$DW$T$11      .dwtag  DW_TAG_base_type
   25124                            .dwattr $C$DW$T$11, DW_AT_encoding(DW_ATE_unsigned)
   25125                            .dwattr $C$DW$T$11, DW_AT_name("unsigned int")
   25126                            .dwattr $C$DW$T$11, DW_AT_byte_size(0x04)
   25127                    
   25128                    $C$DW$T$159     .dwtag  DW_TAG_typedef
   25129                            .dwattr $C$DW$T$159, DW_AT_name("U32")
   25130                            .dwattr $C$DW$T$159, DW_AT_type(*$C$DW$T$11)
   25131                            .dwattr $C$DW$T$159, DW_AT_language(DW_LANG_C)
   25132                            .dwattr $C$DW$T$159, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/koltypes.h")
   25133                            .dwattr $C$DW$T$159, DW_AT_decl_line(0x07)
   25134                            .dwattr $C$DW$T$159, DW_AT_decl_column(0x1f)
   25135                    
   25136                    $C$DW$T$300     .dwtag  DW_TAG_volatile_type
   25137                            .dwattr $C$DW$T$300, DW_AT_type(*$C$DW$T$159)
   25138                    
   25139                    $C$DW$T$301     .dwtag  DW_TAG_typedef
   25140                            .dwattr $C$DW$T$301, DW_AT_name("VU32")
   25141                            .dwattr $C$DW$T$301, DW_AT_type(*$C$DW$T$300)
   25142                            .dwattr $C$DW$T$301, DW_AT_language(DW_LANG_C)
   25143                            .dwattr $C$DW$T$301, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/koltypes.h")
   25144                            .dwattr $C$DW$T$301, DW_AT_decl_line(0x14)
   25145                            .dwattr $C$DW$T$301, DW_AT_decl_column(0x1f)
   25146                    
   25147                    $C$DW$T$302     .dwtag  DW_TAG_typedef
   25148                            .dwattr $C$DW$T$302, DW_AT_name("__UINT32")
   25149                            .dwattr $C$DW$T$302, DW_AT_type(*$C$DW$T$11)
   25150                            .dwattr $C$DW$T$302, DW_AT_language(DW_LANG_C)
   25151                            .dwattr $C$DW$T$302, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/de
   25152                            .dwattr $C$DW$T$302, DW_AT_decl_line(0x45)
   25153                            .dwattr $C$DW$T$302, DW_AT_decl_column(0x17)
   25154                    
   25155                    $C$DW$T$33      .dwtag  DW_TAG_typedef
   25156                            .dwattr $C$DW$T$33, DW_AT_name("__uint32_t")
   25157                            .dwattr $C$DW$T$33, DW_AT_type(*$C$DW$T$11)
   25158                            .dwattr $C$DW$T$33, DW_AT_language(DW_LANG_C)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  460

   25159                            .dwattr $C$DW$T$33, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
   25160                            .dwattr $C$DW$T$33, DW_AT_decl_line(0x4f)
   25161                            .dwattr $C$DW$T$33, DW_AT_decl_column(0x17)
   25162                    
   25163                    $C$DW$T$303     .dwtag  DW_TAG_typedef
   25164                            .dwattr $C$DW$T$303, DW_AT_name("__clock_t")
   25165                            .dwattr $C$DW$T$303, DW_AT_type(*$C$DW$T$33)
   25166                            .dwattr $C$DW$T$303, DW_AT_language(DW_LANG_C)
   25167                            .dwattr $C$DW$T$303, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25168                            .dwattr $C$DW$T$303, DW_AT_decl_line(0x5e)
   25169                            .dwattr $C$DW$T$303, DW_AT_decl_column(0x14)
   25170                    
   25171                    $C$DW$T$304     .dwtag  DW_TAG_typedef
   25172                            .dwattr $C$DW$T$304, DW_AT_name("__fflags_t")
   25173                            .dwattr $C$DW$T$304, DW_AT_type(*$C$DW$T$33)
   25174                            .dwattr $C$DW$T$304, DW_AT_language(DW_LANG_C)
   25175                            .dwattr $C$DW$T$304, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25176                            .dwattr $C$DW$T$304, DW_AT_decl_line(0x32)
   25177                            .dwattr $C$DW$T$304, DW_AT_decl_column(0x14)
   25178                    
   25179                    $C$DW$T$305     .dwtag  DW_TAG_typedef
   25180                            .dwattr $C$DW$T$305, DW_AT_name("__fixpt_t")
   25181                            .dwattr $C$DW$T$305, DW_AT_type(*$C$DW$T$33)
   25182                            .dwattr $C$DW$T$305, DW_AT_language(DW_LANG_C)
   25183                            .dwattr $C$DW$T$305, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25184                            .dwattr $C$DW$T$305, DW_AT_decl_line(0x81)
   25185                            .dwattr $C$DW$T$305, DW_AT_decl_column(0x14)
   25186                    
   25187                    $C$DW$T$306     .dwtag  DW_TAG_typedef
   25188                            .dwattr $C$DW$T$306, DW_AT_name("__gid_t")
   25189                            .dwattr $C$DW$T$306, DW_AT_type(*$C$DW$T$33)
   25190                            .dwattr $C$DW$T$306, DW_AT_language(DW_LANG_C)
   25191                            .dwattr $C$DW$T$306, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25192                            .dwattr $C$DW$T$306, DW_AT_decl_line(0x35)
   25193                            .dwattr $C$DW$T$306, DW_AT_decl_column(0x14)
   25194                    
   25195                    $C$DW$T$307     .dwtag  DW_TAG_typedef
   25196                            .dwattr $C$DW$T$307, DW_AT_name("__size_t")
   25197                            .dwattr $C$DW$T$307, DW_AT_type(*$C$DW$T$33)
   25198                            .dwattr $C$DW$T$307, DW_AT_language(DW_LANG_C)
   25199                            .dwattr $C$DW$T$307, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25200                            .dwattr $C$DW$T$307, DW_AT_decl_line(0x70)
   25201                            .dwattr $C$DW$T$307, DW_AT_decl_column(0x14)
   25202                    
   25203                    $C$DW$T$308     .dwtag  DW_TAG_typedef
   25204                            .dwattr $C$DW$T$308, DW_AT_name("__socklen_t")
   25205                            .dwattr $C$DW$T$308, DW_AT_type(*$C$DW$T$33)
   25206                            .dwattr $C$DW$T$308, DW_AT_language(DW_LANG_C)
   25207                            .dwattr $C$DW$T$308, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25208                            .dwattr $C$DW$T$308, DW_AT_decl_line(0x49)
   25209                            .dwattr $C$DW$T$308, DW_AT_decl_column(0x14)
   25210                    
   25211                    $C$DW$T$309     .dwtag  DW_TAG_typedef
   25212                            .dwattr $C$DW$T$309, DW_AT_name("__time_t")
   25213                            .dwattr $C$DW$T$309, DW_AT_type(*$C$DW$T$33)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  461

   25214                            .dwattr $C$DW$T$309, DW_AT_language(DW_LANG_C)
   25215                            .dwattr $C$DW$T$309, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25216                            .dwattr $C$DW$T$309, DW_AT_decl_line(0x76)
   25217                            .dwattr $C$DW$T$309, DW_AT_decl_column(0x19)
   25218                    
   25219                    $C$DW$T$310     .dwtag  DW_TAG_typedef
   25220                            .dwattr $C$DW$T$310, DW_AT_name("__u_register_t")
   25221                            .dwattr $C$DW$T$310, DW_AT_type(*$C$DW$T$33)
   25222                            .dwattr $C$DW$T$310, DW_AT_language(DW_LANG_C)
   25223                            .dwattr $C$DW$T$310, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25224                            .dwattr $C$DW$T$310, DW_AT_decl_line(0x83)
   25225                            .dwattr $C$DW$T$310, DW_AT_decl_column(0x14)
   25226                    
   25227                    $C$DW$T$311     .dwtag  DW_TAG_typedef
   25228                            .dwattr $C$DW$T$311, DW_AT_name("__uid_t")
   25229                            .dwattr $C$DW$T$311, DW_AT_type(*$C$DW$T$33)
   25230                            .dwattr $C$DW$T$311, DW_AT_language(DW_LANG_C)
   25231                            .dwattr $C$DW$T$311, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25232                            .dwattr $C$DW$T$311, DW_AT_decl_line(0x4d)
   25233                            .dwattr $C$DW$T$311, DW_AT_decl_column(0x14)
   25234                    
   25235                    $C$DW$T$312     .dwtag  DW_TAG_typedef
   25236                            .dwattr $C$DW$T$312, DW_AT_name("__uint_fast16_t")
   25237                            .dwattr $C$DW$T$312, DW_AT_type(*$C$DW$T$33)
   25238                            .dwattr $C$DW$T$312, DW_AT_language(DW_LANG_C)
   25239                            .dwattr $C$DW$T$312, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25240                            .dwattr $C$DW$T$312, DW_AT_decl_line(0x7c)
   25241                            .dwattr $C$DW$T$312, DW_AT_decl_column(0x14)
   25242                    
   25243                    $C$DW$T$313     .dwtag  DW_TAG_typedef
   25244                            .dwattr $C$DW$T$313, DW_AT_name("uint_fast16_t")
   25245                            .dwattr $C$DW$T$313, DW_AT_type(*$C$DW$T$312)
   25246                            .dwattr $C$DW$T$313, DW_AT_language(DW_LANG_C)
   25247                            .dwattr $C$DW$T$313, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25248                            .dwattr $C$DW$T$313, DW_AT_decl_line(0x3a)
   25249                            .dwattr $C$DW$T$313, DW_AT_decl_column(0x1a)
   25250                    
   25251                    $C$DW$T$314     .dwtag  DW_TAG_typedef
   25252                            .dwattr $C$DW$T$314, DW_AT_name("__uint_fast32_t")
   25253                            .dwattr $C$DW$T$314, DW_AT_type(*$C$DW$T$33)
   25254                            .dwattr $C$DW$T$314, DW_AT_language(DW_LANG_C)
   25255                            .dwattr $C$DW$T$314, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25256                            .dwattr $C$DW$T$314, DW_AT_decl_line(0x7d)
   25257                            .dwattr $C$DW$T$314, DW_AT_decl_column(0x14)
   25258                    
   25259                    $C$DW$T$315     .dwtag  DW_TAG_typedef
   25260                            .dwattr $C$DW$T$315, DW_AT_name("uint_fast32_t")
   25261                            .dwattr $C$DW$T$315, DW_AT_type(*$C$DW$T$314)
   25262                            .dwattr $C$DW$T$315, DW_AT_language(DW_LANG_C)
   25263                            .dwattr $C$DW$T$315, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25264                            .dwattr $C$DW$T$315, DW_AT_decl_line(0x3b)
   25265                            .dwattr $C$DW$T$315, DW_AT_decl_column(0x1a)
   25266                    
   25267                    $C$DW$T$316     .dwtag  DW_TAG_typedef
   25268                            .dwattr $C$DW$T$316, DW_AT_name("__uint_fast8_t")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  462

   25269                            .dwattr $C$DW$T$316, DW_AT_type(*$C$DW$T$33)
   25270                            .dwattr $C$DW$T$316, DW_AT_language(DW_LANG_C)
   25271                            .dwattr $C$DW$T$316, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25272                            .dwattr $C$DW$T$316, DW_AT_decl_line(0x7b)
   25273                            .dwattr $C$DW$T$316, DW_AT_decl_column(0x14)
   25274                    
   25275                    $C$DW$T$317     .dwtag  DW_TAG_typedef
   25276                            .dwattr $C$DW$T$317, DW_AT_name("uint_fast8_t")
   25277                            .dwattr $C$DW$T$317, DW_AT_type(*$C$DW$T$316)
   25278                            .dwattr $C$DW$T$317, DW_AT_language(DW_LANG_C)
   25279                            .dwattr $C$DW$T$317, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25280                            .dwattr $C$DW$T$317, DW_AT_decl_line(0x39)
   25281                            .dwattr $C$DW$T$317, DW_AT_decl_column(0x19)
   25282                    
   25283                    $C$DW$T$318     .dwtag  DW_TAG_typedef
   25284                            .dwattr $C$DW$T$318, DW_AT_name("__uint_least32_t")
   25285                            .dwattr $C$DW$T$318, DW_AT_type(*$C$DW$T$33)
   25286                            .dwattr $C$DW$T$318, DW_AT_language(DW_LANG_C)
   25287                            .dwattr $C$DW$T$318, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25288                            .dwattr $C$DW$T$318, DW_AT_decl_line(0x81)
   25289                            .dwattr $C$DW$T$318, DW_AT_decl_column(0x14)
   25290                    
   25291                    $C$DW$T$319     .dwtag  DW_TAG_typedef
   25292                            .dwattr $C$DW$T$319, DW_AT_name("__char32_t")
   25293                            .dwattr $C$DW$T$319, DW_AT_type(*$C$DW$T$318)
   25294                            .dwattr $C$DW$T$319, DW_AT_language(DW_LANG_C)
   25295                            .dwattr $C$DW$T$319, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25296                            .dwattr $C$DW$T$319, DW_AT_decl_line(0x72)
   25297                            .dwattr $C$DW$T$319, DW_AT_decl_column(0x1a)
   25298                    
   25299                    $C$DW$T$320     .dwtag  DW_TAG_typedef
   25300                            .dwattr $C$DW$T$320, DW_AT_name("uint_least32_t")
   25301                            .dwattr $C$DW$T$320, DW_AT_type(*$C$DW$T$318)
   25302                            .dwattr $C$DW$T$320, DW_AT_language(DW_LANG_C)
   25303                            .dwattr $C$DW$T$320, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25304                            .dwattr $C$DW$T$320, DW_AT_decl_line(0x31)
   25305                            .dwattr $C$DW$T$320, DW_AT_decl_column(0x1a)
   25306                    
   25307                    $C$DW$T$321     .dwtag  DW_TAG_typedef
   25308                            .dwattr $C$DW$T$321, DW_AT_name("__uintfptr_t")
   25309                            .dwattr $C$DW$T$321, DW_AT_type(*$C$DW$T$33)
   25310                            .dwattr $C$DW$T$321, DW_AT_language(DW_LANG_C)
   25311                            .dwattr $C$DW$T$321, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25312                            .dwattr $C$DW$T$321, DW_AT_decl_line(0x78)
   25313                            .dwattr $C$DW$T$321, DW_AT_decl_column(0x14)
   25314                    
   25315                    $C$DW$T$117     .dwtag  DW_TAG_typedef
   25316                            .dwattr $C$DW$T$117, DW_AT_name("__uintptr_t")
   25317                            .dwattr $C$DW$T$117, DW_AT_type(*$C$DW$T$33)
   25318                            .dwattr $C$DW$T$117, DW_AT_language(DW_LANG_C)
   25319                            .dwattr $C$DW$T$117, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25320                            .dwattr $C$DW$T$117, DW_AT_decl_line(0x7a)
   25321                            .dwattr $C$DW$T$117, DW_AT_decl_column(0x14)
   25322                    
   25323                    $C$DW$T$118     .dwtag  DW_TAG_typedef
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  463

   25324                            .dwattr $C$DW$T$118, DW_AT_name("uintptr_t")
   25325                            .dwattr $C$DW$T$118, DW_AT_type(*$C$DW$T$117)
   25326                            .dwattr $C$DW$T$118, DW_AT_language(DW_LANG_C)
   25327                            .dwattr $C$DW$T$118, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25328                            .dwattr $C$DW$T$118, DW_AT_decl_line(0x54)
   25329                            .dwattr $C$DW$T$118, DW_AT_decl_column(0x16)
   25330                    
   25331                    $C$DW$T$322     .dwtag  DW_TAG_typedef
   25332                            .dwattr $C$DW$T$322, DW_AT_name("__vm_offset_t")
   25333                            .dwattr $C$DW$T$322, DW_AT_type(*$C$DW$T$33)
   25334                            .dwattr $C$DW$T$322, DW_AT_language(DW_LANG_C)
   25335                            .dwattr $C$DW$T$322, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25336                            .dwattr $C$DW$T$322, DW_AT_decl_line(0x84)
   25337                            .dwattr $C$DW$T$322, DW_AT_decl_column(0x14)
   25338                    
   25339                    $C$DW$T$323     .dwtag  DW_TAG_typedef
   25340                            .dwattr $C$DW$T$323, DW_AT_name("__vm_paddr_t")
   25341                            .dwattr $C$DW$T$323, DW_AT_type(*$C$DW$T$33)
   25342                            .dwattr $C$DW$T$323, DW_AT_language(DW_LANG_C)
   25343                            .dwattr $C$DW$T$323, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25344                            .dwattr $C$DW$T$323, DW_AT_decl_line(0x85)
   25345                            .dwattr $C$DW$T$323, DW_AT_decl_column(0x14)
   25346                    
   25347                    $C$DW$T$324     .dwtag  DW_TAG_typedef
   25348                            .dwattr $C$DW$T$324, DW_AT_name("__vm_size_t")
   25349                            .dwattr $C$DW$T$324, DW_AT_type(*$C$DW$T$33)
   25350                            .dwattr $C$DW$T$324, DW_AT_language(DW_LANG_C)
   25351                            .dwattr $C$DW$T$324, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25352                            .dwattr $C$DW$T$324, DW_AT_decl_line(0x86)
   25353                            .dwattr $C$DW$T$324, DW_AT_decl_column(0x14)
   25354                    
   25355                    $C$DW$T$34      .dwtag  DW_TAG_typedef
   25356                            .dwattr $C$DW$T$34, DW_AT_name("uint32_t")
   25357                            .dwattr $C$DW$T$34, DW_AT_type(*$C$DW$T$33)
   25358                            .dwattr $C$DW$T$34, DW_AT_language(DW_LANG_C)
   25359                            .dwattr $C$DW$T$34, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
   25360                            .dwattr $C$DW$T$34, DW_AT_decl_line(0x46)
   25361                            .dwattr $C$DW$T$34, DW_AT_decl_column(0x15)
   25362                    
   25363                    $C$DW$T$325     .dwtag  DW_TAG_typedef
   25364                            .dwattr $C$DW$T$325, DW_AT_name("GPTimerCC26XX_Value")
   25365                            .dwattr $C$DW$T$325, DW_AT_type(*$C$DW$T$34)
   25366                            .dwattr $C$DW$T$325, DW_AT_language(DW_LANG_C)
   25367                            .dwattr $C$DW$T$325, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dr
   25368                            .dwattr $C$DW$T$325, DW_AT_decl_line(0x139)
   25369                            .dwattr $C$DW$T$325, DW_AT_decl_column(0x2d)
   25370                    
   25371                    
   25372                    $C$DW$T$38      .dwtag  DW_TAG_subroutine_type
   25373                            .dwattr $C$DW$T$38, DW_AT_type(*$C$DW$T$34)
   25374                            .dwattr $C$DW$T$38, DW_AT_language(DW_LANG_C)
   25375                    $C$DW$950       .dwtag  DW_TAG_formal_parameter
   25376                            .dwattr $C$DW$950, DW_AT_type(*$C$DW$T$37)
   25377                    
   25378                    $C$DW$951       .dwtag  DW_TAG_formal_parameter
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  464

   25379                            .dwattr $C$DW$951, DW_AT_type(*$C$DW$T$34)
   25380                    
   25381                    $C$DW$952       .dwtag  DW_TAG_formal_parameter
   25382                            .dwattr $C$DW$952, DW_AT_type(*$C$DW$T$34)
   25383                    
   25384                            .dwendtag $C$DW$T$38
   25385                    
   25386                    $C$DW$T$39      .dwtag  DW_TAG_pointer_type
   25387                            .dwattr $C$DW$T$39, DW_AT_type(*$C$DW$T$38)
   25388                            .dwattr $C$DW$T$39, DW_AT_address_class(0x20)
   25389                    
   25390                    $C$DW$T$40      .dwtag  DW_TAG_typedef
   25391                            .dwattr $C$DW$T$40, DW_AT_name("FPTR_CRC32_T")
   25392                            .dwattr $C$DW$T$40, DW_AT_type(*$C$DW$T$39)
   25393                            .dwattr $C$DW$T$40, DW_AT_language(DW_LANG_C)
   25394                            .dwattr $C$DW$T$40, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dev
   25395                            .dwattr $C$DW$T$40, DW_AT_decl_line(0x3e)
   25396                            .dwattr $C$DW$T$40, DW_AT_decl_column(0x19)
   25397                    
   25398                    $C$DW$T$49      .dwtag  DW_TAG_typedef
   25399                            .dwattr $C$DW$T$49, DW_AT_name("FPTR_RESERVED3_T")
   25400                            .dwattr $C$DW$T$49, DW_AT_type(*$C$DW$T$39)
   25401                            .dwattr $C$DW$T$49, DW_AT_language(DW_LANG_C)
   25402                            .dwattr $C$DW$T$49, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dev
   25403                            .dwattr $C$DW$T$49, DW_AT_decl_line(0x4a)
   25404                            .dwattr $C$DW$T$49, DW_AT_decl_column(0x19)
   25405                    
   25406                    
   25407                    $C$DW$T$41      .dwtag  DW_TAG_subroutine_type
   25408                            .dwattr $C$DW$T$41, DW_AT_type(*$C$DW$T$34)
   25409                            .dwattr $C$DW$T$41, DW_AT_language(DW_LANG_C)
   25410                            .dwendtag $C$DW$T$41
   25411                    
   25412                    $C$DW$T$42      .dwtag  DW_TAG_pointer_type
   25413                            .dwattr $C$DW$T$42, DW_AT_type(*$C$DW$T$41)
   25414                            .dwattr $C$DW$T$42, DW_AT_address_class(0x20)
   25415                    
   25416                    $C$DW$T$44      .dwtag  DW_TAG_typedef
   25417                            .dwattr $C$DW$T$44, DW_AT_name("FPTR_GETCHIPID_T")
   25418                            .dwattr $C$DW$T$44, DW_AT_type(*$C$DW$T$42)
   25419                            .dwattr $C$DW$T$44, DW_AT_language(DW_LANG_C)
   25420                            .dwattr $C$DW$T$44, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dev
   25421                            .dwattr $C$DW$T$44, DW_AT_decl_line(0x44)
   25422                            .dwattr $C$DW$T$44, DW_AT_decl_column(0x19)
   25423                    
   25424                    $C$DW$T$43      .dwtag  DW_TAG_typedef
   25425                            .dwattr $C$DW$T$43, DW_AT_name("FPTR_GETFLSIZE_T")
   25426                            .dwattr $C$DW$T$43, DW_AT_type(*$C$DW$T$42)
   25427                            .dwattr $C$DW$T$43, DW_AT_language(DW_LANG_C)
   25428                            .dwattr $C$DW$T$43, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dev
   25429                            .dwattr $C$DW$T$43, DW_AT_decl_line(0x42)
   25430                            .dwattr $C$DW$T$43, DW_AT_decl_column(0x19)
   25431                    
   25432                    $C$DW$T$48      .dwtag  DW_TAG_typedef
   25433                            .dwattr $C$DW$T$48, DW_AT_name("FPTR_RESERVED2_T")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  465

   25434                            .dwattr $C$DW$T$48, DW_AT_type(*$C$DW$T$42)
   25435                            .dwattr $C$DW$T$48, DW_AT_language(DW_LANG_C)
   25436                            .dwattr $C$DW$T$48, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dev
   25437                            .dwattr $C$DW$T$48, DW_AT_decl_line(0x48)
   25438                            .dwattr $C$DW$T$48, DW_AT_decl_column(0x19)
   25439                    
   25440                    
   25441                    $C$DW$T$45      .dwtag  DW_TAG_subroutine_type
   25442                            .dwattr $C$DW$T$45, DW_AT_type(*$C$DW$T$34)
   25443                            .dwattr $C$DW$T$45, DW_AT_language(DW_LANG_C)
   25444                    $C$DW$953       .dwtag  DW_TAG_formal_parameter
   25445                            .dwattr $C$DW$953, DW_AT_type(*$C$DW$T$34)
   25446                    
   25447                            .dwendtag $C$DW$T$45
   25448                    
   25449                    $C$DW$T$46      .dwtag  DW_TAG_pointer_type
   25450                            .dwattr $C$DW$T$46, DW_AT_type(*$C$DW$T$45)
   25451                            .dwattr $C$DW$T$46, DW_AT_address_class(0x20)
   25452                    
   25453                    $C$DW$T$47      .dwtag  DW_TAG_typedef
   25454                            .dwattr $C$DW$T$47, DW_AT_name("FPTR_RESERVED1_T")
   25455                            .dwattr $C$DW$T$47, DW_AT_type(*$C$DW$T$46)
   25456                            .dwattr $C$DW$T$47, DW_AT_language(DW_LANG_C)
   25457                            .dwattr $C$DW$T$47, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dev
   25458                            .dwattr $C$DW$T$47, DW_AT_decl_line(0x46)
   25459                            .dwattr $C$DW$T$47, DW_AT_decl_column(0x19)
   25460                    
   25461                    
   25462                    $C$DW$T$56      .dwtag  DW_TAG_subroutine_type
   25463                            .dwattr $C$DW$T$56, DW_AT_type(*$C$DW$T$34)
   25464                            .dwattr $C$DW$T$56, DW_AT_language(DW_LANG_C)
   25465                    $C$DW$954       .dwtag  DW_TAG_formal_parameter
   25466                            .dwattr $C$DW$954, DW_AT_type(*$C$DW$T$55)
   25467                    
   25468                    $C$DW$955       .dwtag  DW_TAG_formal_parameter
   25469                            .dwattr $C$DW$955, DW_AT_type(*$C$DW$T$54)
   25470                    
   25471                    $C$DW$956       .dwtag  DW_TAG_formal_parameter
   25472                            .dwattr $C$DW$956, DW_AT_type(*$C$DW$T$54)
   25473                    
   25474                            .dwendtag $C$DW$T$56
   25475                    
   25476                    $C$DW$T$57      .dwtag  DW_TAG_pointer_type
   25477                            .dwattr $C$DW$T$57, DW_AT_type(*$C$DW$T$56)
   25478                            .dwattr $C$DW$T$57, DW_AT_address_class(0x20)
   25479                    
   25480                    $C$DW$T$58      .dwtag  DW_TAG_typedef
   25481                            .dwattr $C$DW$T$58, DW_AT_name("FPTR_FLETCHER32_T")
   25482                            .dwattr $C$DW$T$58, DW_AT_type(*$C$DW$T$57)
   25483                            .dwattr $C$DW$T$58, DW_AT_language(DW_LANG_C)
   25484                            .dwattr $C$DW$T$58, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dev
   25485                            .dwattr $C$DW$T$58, DW_AT_decl_line(0x4f)
   25486                            .dwattr $C$DW$T$58, DW_AT_decl_column(0x19)
   25487                    
   25488                    $C$DW$T$59      .dwtag  DW_TAG_pointer_type
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  466

   25489                            .dwattr $C$DW$T$59, DW_AT_type(*$C$DW$T$34)
   25490                            .dwattr $C$DW$T$59, DW_AT_address_class(0x20)
   25491                    
   25492                    
   25493                    $C$DW$T$60      .dwtag  DW_TAG_subroutine_type
   25494                            .dwattr $C$DW$T$60, DW_AT_type(*$C$DW$T$34)
   25495                            .dwattr $C$DW$T$60, DW_AT_language(DW_LANG_C)
   25496                    $C$DW$957       .dwtag  DW_TAG_formal_parameter
   25497                            .dwattr $C$DW$957, DW_AT_type(*$C$DW$T$59)
   25498                    
   25499                    $C$DW$958       .dwtag  DW_TAG_formal_parameter
   25500                            .dwattr $C$DW$958, DW_AT_type(*$C$DW$T$34)
   25501                    
   25502                            .dwendtag $C$DW$T$60
   25503                    
   25504                    $C$DW$T$61      .dwtag  DW_TAG_pointer_type
   25505                            .dwattr $C$DW$T$61, DW_AT_type(*$C$DW$T$60)
   25506                            .dwattr $C$DW$T$61, DW_AT_address_class(0x20)
   25507                    
   25508                    $C$DW$T$63      .dwtag  DW_TAG_typedef
   25509                            .dwattr $C$DW$T$63, DW_AT_name("FPTR_MAXVAL_T")
   25510                            .dwattr $C$DW$T$63, DW_AT_type(*$C$DW$T$61)
   25511                            .dwattr $C$DW$T$63, DW_AT_language(DW_LANG_C)
   25512                            .dwattr $C$DW$T$63, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dev
   25513                            .dwattr $C$DW$T$63, DW_AT_decl_line(0x56)
   25514                            .dwattr $C$DW$T$63, DW_AT_decl_column(0x19)
   25515                    
   25516                    $C$DW$T$64      .dwtag  DW_TAG_typedef
   25517                            .dwattr $C$DW$T$64, DW_AT_name("FPTR_MEANVAL_T")
   25518                            .dwattr $C$DW$T$64, DW_AT_type(*$C$DW$T$61)
   25519                            .dwattr $C$DW$T$64, DW_AT_language(DW_LANG_C)
   25520                            .dwattr $C$DW$T$64, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dev
   25521                            .dwattr $C$DW$T$64, DW_AT_decl_line(0x59)
   25522                            .dwattr $C$DW$T$64, DW_AT_decl_column(0x19)
   25523                    
   25524                    $C$DW$T$62      .dwtag  DW_TAG_typedef
   25525                            .dwattr $C$DW$T$62, DW_AT_name("FPTR_MINVAL_T")
   25526                            .dwattr $C$DW$T$62, DW_AT_type(*$C$DW$T$61)
   25527                            .dwattr $C$DW$T$62, DW_AT_language(DW_LANG_C)
   25528                            .dwattr $C$DW$T$62, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dev
   25529                            .dwattr $C$DW$T$62, DW_AT_decl_line(0x53)
   25530                            .dwattr $C$DW$T$62, DW_AT_decl_column(0x19)
   25531                    
   25532                    $C$DW$T$65      .dwtag  DW_TAG_typedef
   25533                            .dwattr $C$DW$T$65, DW_AT_name("FPTR_STDDVAL_T")
   25534                            .dwattr $C$DW$T$65, DW_AT_type(*$C$DW$T$61)
   25535                            .dwattr $C$DW$T$65, DW_AT_language(DW_LANG_C)
   25536                            .dwattr $C$DW$T$65, DW_AT_decl_file("/root/ti/simplelink_cc2640r2_sdk_4_40_00_10/source/ti/dev
   25537                            .dwattr $C$DW$T$65, DW_AT_decl_line(0x5c)
   25538                            .dwattr $C$DW$T$65, DW_AT_decl_column(0x19)
   25539                    
   25540                    $C$DW$T$326     .dwtag  DW_TAG_typedef
   25541                            .dwattr $C$DW$T$326, DW_AT_name("__useconds_t")
   25542                            .dwattr $C$DW$T$326, DW_AT_type(*$C$DW$T$11)
   25543                            .dwattr $C$DW$T$326, DW_AT_language(DW_LANG_C)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  467

   25544                            .dwattr $C$DW$T$326, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25545                            .dwattr $C$DW$T$326, DW_AT_decl_line(0x4e)
   25546                            .dwattr $C$DW$T$326, DW_AT_decl_column(0x16)
   25547                    
   25548                    $C$DW$T$220     .dwtag  DW_TAG_typedef
   25549                            .dwattr $C$DW$T$220, DW_AT_name("size_t")
   25550                            .dwattr $C$DW$T$220, DW_AT_type(*$C$DW$T$11)
   25551                            .dwattr $C$DW$T$220, DW_AT_language(DW_LANG_C)
   25552                            .dwattr $C$DW$T$220, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25553                            .dwattr $C$DW$T$220, DW_AT_decl_line(0x4d)
   25554                            .dwattr $C$DW$T$220, DW_AT_decl_column(0x19)
   25555                    
   25556                    $C$DW$T$12      .dwtag  DW_TAG_base_type
   25557                            .dwattr $C$DW$T$12, DW_AT_encoding(DW_ATE_signed)
   25558                            .dwattr $C$DW$T$12, DW_AT_name("long")
   25559                            .dwattr $C$DW$T$12, DW_AT_byte_size(0x04)
   25560                    
   25561                    $C$DW$T$237     .dwtag  DW_TAG_pointer_type
   25562                            .dwattr $C$DW$T$237, DW_AT_type(*$C$DW$T$12)
   25563                            .dwattr $C$DW$T$237, DW_AT_address_class(0x20)
   25564                    
   25565                    $C$DW$T$241     .dwtag  DW_TAG_const_type
   25566                            .dwattr $C$DW$T$241, DW_AT_type(*$C$DW$T$12)
   25567                    
   25568                    $C$DW$T$242     .dwtag  DW_TAG_pointer_type
   25569                            .dwattr $C$DW$T$242, DW_AT_type(*$C$DW$T$241)
   25570                            .dwattr $C$DW$T$242, DW_AT_address_class(0x20)
   25571                    
   25572                    
   25573                    $C$DW$T$327     .dwtag  DW_TAG_array_type
   25574                            .dwattr $C$DW$T$327, DW_AT_type(*$C$DW$T$12)
   25575                            .dwattr $C$DW$T$327, DW_AT_language(DW_LANG_C)
   25576                            .dwattr $C$DW$T$327, DW_AT_byte_size(0x0c)
   25577                    $C$DW$959       .dwtag  DW_TAG_subrange_type
   25578                            .dwattr $C$DW$959, DW_AT_upper_bound(0x02)
   25579                    
   25580                            .dwendtag $C$DW$T$327
   25581                    
   25582                    $C$DW$T$329     .dwtag  DW_TAG_typedef
   25583                            .dwattr $C$DW$T$329, DW_AT_name("__key_t")
   25584                            .dwattr $C$DW$T$329, DW_AT_type(*$C$DW$T$12)
   25585                            .dwattr $C$DW$T$329, DW_AT_language(DW_LANG_C)
   25586                            .dwattr $C$DW$T$329, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25587                            .dwattr $C$DW$T$329, DW_AT_decl_line(0x38)
   25588                            .dwattr $C$DW$T$329, DW_AT_decl_column(0x0f)
   25589                    
   25590                    $C$DW$T$330     .dwtag  DW_TAG_typedef
   25591                            .dwattr $C$DW$T$330, DW_AT_name("__suseconds_t")
   25592                            .dwattr $C$DW$T$330, DW_AT_type(*$C$DW$T$12)
   25593                            .dwattr $C$DW$T$330, DW_AT_language(DW_LANG_C)
   25594                            .dwattr $C$DW$T$330, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25595                            .dwattr $C$DW$T$330, DW_AT_decl_line(0x4a)
   25596                            .dwattr $C$DW$T$330, DW_AT_decl_column(0x0f)
   25597                    
   25598                    $C$DW$T$331     .dwtag  DW_TAG_typedef
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  468

   25599                            .dwattr $C$DW$T$331, DW_AT_name("_off_t")
   25600                            .dwattr $C$DW$T$331, DW_AT_type(*$C$DW$T$12)
   25601                            .dwattr $C$DW$T$331, DW_AT_language(DW_LANG_C)
   25602                            .dwattr $C$DW$T$331, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25603                            .dwattr $C$DW$T$331, DW_AT_decl_line(0x9d)
   25604                            .dwattr $C$DW$T$331, DW_AT_decl_column(0x0e)
   25605                    
   25606                    $C$DW$T$332     .dwtag  DW_TAG_typedef
   25607                            .dwattr $C$DW$T$332, DW_AT_name("__off_t")
   25608                            .dwattr $C$DW$T$332, DW_AT_type(*$C$DW$T$331)
   25609                            .dwattr $C$DW$T$332, DW_AT_language(DW_LANG_C)
   25610                            .dwattr $C$DW$T$332, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25611                            .dwattr $C$DW$T$332, DW_AT_decl_line(0x3e)
   25612                            .dwattr $C$DW$T$332, DW_AT_decl_column(0x18)
   25613                    
   25614                    $C$DW$T$333     .dwtag  DW_TAG_typedef
   25615                            .dwattr $C$DW$T$333, DW_AT_name("fpos_t")
   25616                            .dwattr $C$DW$T$333, DW_AT_type(*$C$DW$T$12)
   25617                            .dwattr $C$DW$T$333, DW_AT_language(DW_LANG_C)
   25618                            .dwattr $C$DW$T$333, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25619                            .dwattr $C$DW$T$333, DW_AT_decl_line(0x6b)
   25620                            .dwattr $C$DW$T$333, DW_AT_decl_column(0x0e)
   25621                    
   25622                    $C$DW$T$13      .dwtag  DW_TAG_base_type
   25623                            .dwattr $C$DW$T$13, DW_AT_encoding(DW_ATE_unsigned)
   25624                            .dwattr $C$DW$T$13, DW_AT_name("unsigned long")
   25625                            .dwattr $C$DW$T$13, DW_AT_byte_size(0x04)
   25626                    
   25627                    $C$DW$T$235     .dwtag  DW_TAG_pointer_type
   25628                            .dwattr $C$DW$T$235, DW_AT_type(*$C$DW$T$13)
   25629                            .dwattr $C$DW$T$235, DW_AT_address_class(0x20)
   25630                    
   25631                    $C$DW$T$14      .dwtag  DW_TAG_base_type
   25632                            .dwattr $C$DW$T$14, DW_AT_encoding(DW_ATE_signed)
   25633                            .dwattr $C$DW$T$14, DW_AT_name("long long")
   25634                            .dwattr $C$DW$T$14, DW_AT_byte_size(0x08)
   25635                    
   25636                    $C$DW$T$335     .dwtag  DW_TAG_typedef
   25637                            .dwattr $C$DW$T$335, DW_AT_name("I64")
   25638                            .dwattr $C$DW$T$335, DW_AT_type(*$C$DW$T$14)
   25639                            .dwattr $C$DW$T$335, DW_AT_language(DW_LANG_C)
   25640                            .dwattr $C$DW$T$335, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/koltypes.h")
   25641                            .dwattr $C$DW$T$335, DW_AT_decl_line(0x0d)
   25642                            .dwattr $C$DW$T$335, DW_AT_decl_column(0x1f)
   25643                    
   25644                    $C$DW$T$336     .dwtag  DW_TAG_typedef
   25645                            .dwattr $C$DW$T$336, DW_AT_name("__int64_t")
   25646                            .dwattr $C$DW$T$336, DW_AT_type(*$C$DW$T$14)
   25647                            .dwattr $C$DW$T$336, DW_AT_language(DW_LANG_C)
   25648                            .dwattr $C$DW$T$336, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25649                            .dwattr $C$DW$T$336, DW_AT_decl_line(0x54)
   25650                            .dwattr $C$DW$T$336, DW_AT_decl_column(0x14)
   25651                    
   25652                    $C$DW$T$337     .dwtag  DW_TAG_typedef
   25653                            .dwattr $C$DW$T$337, DW_AT_name("__blkcnt_t")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  469

   25654                            .dwattr $C$DW$T$337, DW_AT_type(*$C$DW$T$336)
   25655                            .dwattr $C$DW$T$337, DW_AT_language(DW_LANG_C)
   25656                            .dwattr $C$DW$T$337, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25657                            .dwattr $C$DW$T$337, DW_AT_decl_line(0x30)
   25658                            .dwattr $C$DW$T$337, DW_AT_decl_column(0x13)
   25659                    
   25660                    $C$DW$T$338     .dwtag  DW_TAG_typedef
   25661                            .dwattr $C$DW$T$338, DW_AT_name("__id_t")
   25662                            .dwattr $C$DW$T$338, DW_AT_type(*$C$DW$T$336)
   25663                            .dwattr $C$DW$T$338, DW_AT_language(DW_LANG_C)
   25664                            .dwattr $C$DW$T$338, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25665                            .dwattr $C$DW$T$338, DW_AT_decl_line(0x36)
   25666                            .dwattr $C$DW$T$338, DW_AT_decl_column(0x13)
   25667                    
   25668                    $C$DW$T$339     .dwtag  DW_TAG_typedef
   25669                            .dwattr $C$DW$T$339, DW_AT_name("__int_fast64_t")
   25670                            .dwattr $C$DW$T$339, DW_AT_type(*$C$DW$T$336)
   25671                            .dwattr $C$DW$T$339, DW_AT_language(DW_LANG_C)
   25672                            .dwattr $C$DW$T$339, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25673                            .dwattr $C$DW$T$339, DW_AT_decl_line(0x68)
   25674                            .dwattr $C$DW$T$339, DW_AT_decl_column(0x13)
   25675                    
   25676                    $C$DW$T$340     .dwtag  DW_TAG_typedef
   25677                            .dwattr $C$DW$T$340, DW_AT_name("int_fast64_t")
   25678                            .dwattr $C$DW$T$340, DW_AT_type(*$C$DW$T$339)
   25679                            .dwattr $C$DW$T$340, DW_AT_language(DW_LANG_C)
   25680                            .dwattr $C$DW$T$340, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25681                            .dwattr $C$DW$T$340, DW_AT_decl_line(0x37)
   25682                            .dwattr $C$DW$T$340, DW_AT_decl_column(0x19)
   25683                    
   25684                    $C$DW$T$341     .dwtag  DW_TAG_typedef
   25685                            .dwattr $C$DW$T$341, DW_AT_name("__int_least64_t")
   25686                            .dwattr $C$DW$T$341, DW_AT_type(*$C$DW$T$336)
   25687                            .dwattr $C$DW$T$341, DW_AT_language(DW_LANG_C)
   25688                            .dwattr $C$DW$T$341, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25689                            .dwattr $C$DW$T$341, DW_AT_decl_line(0x6c)
   25690                            .dwattr $C$DW$T$341, DW_AT_decl_column(0x13)
   25691                    
   25692                    $C$DW$T$342     .dwtag  DW_TAG_typedef
   25693                            .dwattr $C$DW$T$342, DW_AT_name("int_least64_t")
   25694                            .dwattr $C$DW$T$342, DW_AT_type(*$C$DW$T$341)
   25695                            .dwattr $C$DW$T$342, DW_AT_language(DW_LANG_C)
   25696                            .dwattr $C$DW$T$342, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25697                            .dwattr $C$DW$T$342, DW_AT_decl_line(0x2d)
   25698                            .dwattr $C$DW$T$342, DW_AT_decl_column(0x1a)
   25699                    
   25700                    $C$DW$T$343     .dwtag  DW_TAG_typedef
   25701                            .dwattr $C$DW$T$343, DW_AT_name("__intmax_t")
   25702                            .dwattr $C$DW$T$343, DW_AT_type(*$C$DW$T$336)
   25703                            .dwattr $C$DW$T$343, DW_AT_language(DW_LANG_C)
   25704                            .dwattr $C$DW$T$343, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25705                            .dwattr $C$DW$T$343, DW_AT_decl_line(0x63)
   25706                            .dwattr $C$DW$T$343, DW_AT_decl_column(0x13)
   25707                    
   25708                    $C$DW$T$344     .dwtag  DW_TAG_typedef
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  470

   25709                            .dwattr $C$DW$T$344, DW_AT_name("intmax_t")
   25710                            .dwattr $C$DW$T$344, DW_AT_type(*$C$DW$T$343)
   25711                            .dwattr $C$DW$T$344, DW_AT_language(DW_LANG_C)
   25712                            .dwattr $C$DW$T$344, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25713                            .dwattr $C$DW$T$344, DW_AT_decl_line(0x58)
   25714                            .dwattr $C$DW$T$344, DW_AT_decl_column(0x15)
   25715                    
   25716                    $C$DW$T$345     .dwtag  DW_TAG_typedef
   25717                            .dwattr $C$DW$T$345, DW_AT_name("__off64_t")
   25718                            .dwattr $C$DW$T$345, DW_AT_type(*$C$DW$T$336)
   25719                            .dwattr $C$DW$T$345, DW_AT_language(DW_LANG_C)
   25720                            .dwattr $C$DW$T$345, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25721                            .dwattr $C$DW$T$345, DW_AT_decl_line(0x3f)
   25722                            .dwattr $C$DW$T$345, DW_AT_decl_column(0x13)
   25723                    
   25724                    $C$DW$T$346     .dwtag  DW_TAG_typedef
   25725                            .dwattr $C$DW$T$346, DW_AT_name("__rlim_t")
   25726                            .dwattr $C$DW$T$346, DW_AT_type(*$C$DW$T$336)
   25727                            .dwattr $C$DW$T$346, DW_AT_language(DW_LANG_C)
   25728                            .dwattr $C$DW$T$346, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25729                            .dwattr $C$DW$T$346, DW_AT_decl_line(0x41)
   25730                            .dwattr $C$DW$T$346, DW_AT_decl_column(0x13)
   25731                    
   25732                    $C$DW$T$347     .dwtag  DW_TAG_typedef
   25733                            .dwattr $C$DW$T$347, DW_AT_name("int64_t")
   25734                            .dwattr $C$DW$T$347, DW_AT_type(*$C$DW$T$336)
   25735                            .dwattr $C$DW$T$347, DW_AT_language(DW_LANG_C)
   25736                            .dwattr $C$DW$T$347, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25737                            .dwattr $C$DW$T$347, DW_AT_decl_line(0x35)
   25738                            .dwattr $C$DW$T$347, DW_AT_decl_column(0x14)
   25739                    
   25740                    $C$DW$T$15      .dwtag  DW_TAG_base_type
   25741                            .dwattr $C$DW$T$15, DW_AT_encoding(DW_ATE_unsigned)
   25742                            .dwattr $C$DW$T$15, DW_AT_name("unsigned long long")
   25743                            .dwattr $C$DW$T$15, DW_AT_byte_size(0x08)
   25744                    
   25745                    $C$DW$T$348     .dwtag  DW_TAG_typedef
   25746                            .dwattr $C$DW$T$348, DW_AT_name("U64")
   25747                            .dwattr $C$DW$T$348, DW_AT_type(*$C$DW$T$15)
   25748                            .dwattr $C$DW$T$348, DW_AT_language(DW_LANG_C)
   25749                            .dwattr $C$DW$T$348, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/koltypes.h")
   25750                            .dwattr $C$DW$T$348, DW_AT_decl_line(0x08)
   25751                            .dwattr $C$DW$T$348, DW_AT_decl_column(0x1f)
   25752                    
   25753                    $C$DW$T$349     .dwtag  DW_TAG_typedef
   25754                            .dwattr $C$DW$T$349, DW_AT_name("__uint64_t")
   25755                            .dwattr $C$DW$T$349, DW_AT_type(*$C$DW$T$15)
   25756                            .dwattr $C$DW$T$349, DW_AT_language(DW_LANG_C)
   25757                            .dwattr $C$DW$T$349, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25758                            .dwattr $C$DW$T$349, DW_AT_decl_line(0x59)
   25759                            .dwattr $C$DW$T$349, DW_AT_decl_column(0x1c)
   25760                    
   25761                    $C$DW$T$350     .dwtag  DW_TAG_typedef
   25762                            .dwattr $C$DW$T$350, DW_AT_name("__dev_t")
   25763                            .dwattr $C$DW$T$350, DW_AT_type(*$C$DW$T$349)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  471

   25764                            .dwattr $C$DW$T$350, DW_AT_language(DW_LANG_C)
   25765                            .dwattr $C$DW$T$350, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25766                            .dwattr $C$DW$T$350, DW_AT_decl_line(0x7f)
   25767                            .dwattr $C$DW$T$350, DW_AT_decl_column(0x14)
   25768                    
   25769                    $C$DW$T$351     .dwtag  DW_TAG_typedef
   25770                            .dwattr $C$DW$T$351, DW_AT_name("__fsblkcnt_t")
   25771                            .dwattr $C$DW$T$351, DW_AT_type(*$C$DW$T$349)
   25772                            .dwattr $C$DW$T$351, DW_AT_language(DW_LANG_C)
   25773                            .dwattr $C$DW$T$351, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25774                            .dwattr $C$DW$T$351, DW_AT_decl_line(0x33)
   25775                            .dwattr $C$DW$T$351, DW_AT_decl_column(0x14)
   25776                    
   25777                    $C$DW$T$352     .dwtag  DW_TAG_typedef
   25778                            .dwattr $C$DW$T$352, DW_AT_name("__fsfilcnt_t")
   25779                            .dwattr $C$DW$T$352, DW_AT_type(*$C$DW$T$349)
   25780                            .dwattr $C$DW$T$352, DW_AT_language(DW_LANG_C)
   25781                            .dwattr $C$DW$T$352, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25782                            .dwattr $C$DW$T$352, DW_AT_decl_line(0x34)
   25783                            .dwattr $C$DW$T$352, DW_AT_decl_column(0x14)
   25784                    
   25785                    $C$DW$T$353     .dwtag  DW_TAG_typedef
   25786                            .dwattr $C$DW$T$353, DW_AT_name("__ino_t")
   25787                            .dwattr $C$DW$T$353, DW_AT_type(*$C$DW$T$349)
   25788                            .dwattr $C$DW$T$353, DW_AT_language(DW_LANG_C)
   25789                            .dwattr $C$DW$T$353, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25790                            .dwattr $C$DW$T$353, DW_AT_decl_line(0x37)
   25791                            .dwattr $C$DW$T$353, DW_AT_decl_column(0x14)
   25792                    
   25793                    $C$DW$T$354     .dwtag  DW_TAG_typedef
   25794                            .dwattr $C$DW$T$354, DW_AT_name("__nlink_t")
   25795                            .dwattr $C$DW$T$354, DW_AT_type(*$C$DW$T$349)
   25796                            .dwattr $C$DW$T$354, DW_AT_language(DW_LANG_C)
   25797                            .dwattr $C$DW$T$354, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25798                            .dwattr $C$DW$T$354, DW_AT_decl_line(0x3d)
   25799                            .dwattr $C$DW$T$354, DW_AT_decl_column(0x14)
   25800                    
   25801                    $C$DW$T$355     .dwtag  DW_TAG_typedef
   25802                            .dwattr $C$DW$T$355, DW_AT_name("__uint_fast64_t")
   25803                            .dwattr $C$DW$T$355, DW_AT_type(*$C$DW$T$349)
   25804                            .dwattr $C$DW$T$355, DW_AT_language(DW_LANG_C)
   25805                            .dwattr $C$DW$T$355, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25806                            .dwattr $C$DW$T$355, DW_AT_decl_line(0x7e)
   25807                            .dwattr $C$DW$T$355, DW_AT_decl_column(0x14)
   25808                    
   25809                    $C$DW$T$356     .dwtag  DW_TAG_typedef
   25810                            .dwattr $C$DW$T$356, DW_AT_name("uint_fast64_t")
   25811                            .dwattr $C$DW$T$356, DW_AT_type(*$C$DW$T$355)
   25812                            .dwattr $C$DW$T$356, DW_AT_language(DW_LANG_C)
   25813                            .dwattr $C$DW$T$356, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25814                            .dwattr $C$DW$T$356, DW_AT_decl_line(0x3c)
   25815                            .dwattr $C$DW$T$356, DW_AT_decl_column(0x1a)
   25816                    
   25817                    $C$DW$T$357     .dwtag  DW_TAG_typedef
   25818                            .dwattr $C$DW$T$357, DW_AT_name("__uint_least64_t")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  472

   25819                            .dwattr $C$DW$T$357, DW_AT_type(*$C$DW$T$349)
   25820                            .dwattr $C$DW$T$357, DW_AT_language(DW_LANG_C)
   25821                            .dwattr $C$DW$T$357, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25822                            .dwattr $C$DW$T$357, DW_AT_decl_line(0x82)
   25823                            .dwattr $C$DW$T$357, DW_AT_decl_column(0x14)
   25824                    
   25825                    $C$DW$T$358     .dwtag  DW_TAG_typedef
   25826                            .dwattr $C$DW$T$358, DW_AT_name("uint_least64_t")
   25827                            .dwattr $C$DW$T$358, DW_AT_type(*$C$DW$T$357)
   25828                            .dwattr $C$DW$T$358, DW_AT_language(DW_LANG_C)
   25829                            .dwattr $C$DW$T$358, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25830                            .dwattr $C$DW$T$358, DW_AT_decl_line(0x32)
   25831                            .dwattr $C$DW$T$358, DW_AT_decl_column(0x1a)
   25832                    
   25833                    $C$DW$T$359     .dwtag  DW_TAG_typedef
   25834                            .dwattr $C$DW$T$359, DW_AT_name("__uintmax_t")
   25835                            .dwattr $C$DW$T$359, DW_AT_type(*$C$DW$T$349)
   25836                            .dwattr $C$DW$T$359, DW_AT_language(DW_LANG_C)
   25837                            .dwattr $C$DW$T$359, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25838                            .dwattr $C$DW$T$359, DW_AT_decl_line(0x79)
   25839                            .dwattr $C$DW$T$359, DW_AT_decl_column(0x14)
   25840                    
   25841                    $C$DW$T$360     .dwtag  DW_TAG_typedef
   25842                            .dwattr $C$DW$T$360, DW_AT_name("__rman_res_t")
   25843                            .dwattr $C$DW$T$360, DW_AT_type(*$C$DW$T$359)
   25844                            .dwattr $C$DW$T$360, DW_AT_language(DW_LANG_C)
   25845                            .dwattr $C$DW$T$360, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25846                            .dwattr $C$DW$T$360, DW_AT_decl_line(0x9a)
   25847                            .dwattr $C$DW$T$360, DW_AT_decl_column(0x19)
   25848                    
   25849                    $C$DW$T$361     .dwtag  DW_TAG_typedef
   25850                            .dwattr $C$DW$T$361, DW_AT_name("uintmax_t")
   25851                            .dwattr $C$DW$T$361, DW_AT_type(*$C$DW$T$359)
   25852                            .dwattr $C$DW$T$361, DW_AT_language(DW_LANG_C)
   25853                            .dwattr $C$DW$T$361, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25854                            .dwattr $C$DW$T$361, DW_AT_decl_line(0x5c)
   25855                            .dwattr $C$DW$T$361, DW_AT_decl_column(0x16)
   25856                    
   25857                    $C$DW$T$362     .dwtag  DW_TAG_typedef
   25858                            .dwattr $C$DW$T$362, DW_AT_name("uint64_t")
   25859                            .dwattr $C$DW$T$362, DW_AT_type(*$C$DW$T$349)
   25860                            .dwattr $C$DW$T$362, DW_AT_language(DW_LANG_C)
   25861                            .dwattr $C$DW$T$362, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25862                            .dwattr $C$DW$T$362, DW_AT_decl_line(0x4b)
   25863                            .dwattr $C$DW$T$362, DW_AT_decl_column(0x15)
   25864                    
   25865                    $C$DW$T$16      .dwtag  DW_TAG_base_type
   25866                            .dwattr $C$DW$T$16, DW_AT_encoding(DW_ATE_float)
   25867                            .dwattr $C$DW$T$16, DW_AT_name("float")
   25868                            .dwattr $C$DW$T$16, DW_AT_byte_size(0x04)
   25869                    
   25870                    $C$DW$T$24      .dwtag  DW_TAG_typedef
   25871                            .dwattr $C$DW$T$24, DW_AT_name("F32")
   25872                            .dwattr $C$DW$T$24, DW_AT_type(*$C$DW$T$16)
   25873                            .dwattr $C$DW$T$24, DW_AT_language(DW_LANG_C)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  473

   25874                            .dwattr $C$DW$T$24, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/koltypes.h")
   25875                            .dwattr $C$DW$T$24, DW_AT_decl_line(0x0f)
   25876                            .dwattr $C$DW$T$24, DW_AT_decl_column(0x1f)
   25877                    
   25878                    $C$DW$T$363     .dwtag  DW_TAG_const_type
   25879                            .dwattr $C$DW$T$363, DW_AT_type(*$C$DW$T$24)
   25880                    
   25881                    
   25882                    $C$DW$T$364     .dwtag  DW_TAG_array_type
   25883                            .dwattr $C$DW$T$364, DW_AT_type(*$C$DW$T$363)
   25884                            .dwattr $C$DW$T$364, DW_AT_language(DW_LANG_C)
   25885                            .dwattr $C$DW$T$364, DW_AT_byte_size(0x10)
   25886                    $C$DW$960       .dwtag  DW_TAG_subrange_type
   25887                            .dwattr $C$DW$960, DW_AT_upper_bound(0x03)
   25888                    
   25889                            .dwendtag $C$DW$T$364
   25890                    
   25891                    $C$DW$T$365     .dwtag  DW_TAG_volatile_type
   25892                            .dwattr $C$DW$T$365, DW_AT_type(*$C$DW$T$24)
   25893                    
   25894                    $C$DW$T$366     .dwtag  DW_TAG_typedef
   25895                            .dwattr $C$DW$T$366, DW_AT_name("VF32")
   25896                            .dwattr $C$DW$T$366, DW_AT_type(*$C$DW$T$365)
   25897                            .dwattr $C$DW$T$366, DW_AT_language(DW_LANG_C)
   25898                            .dwattr $C$DW$T$366, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/koltypes.h")
   25899                            .dwattr $C$DW$T$366, DW_AT_decl_line(0x16)
   25900                            .dwattr $C$DW$T$366, DW_AT_decl_column(0x1f)
   25901                    
   25902                    
   25903                    $C$DW$T$25      .dwtag  DW_TAG_array_type
   25904                            .dwattr $C$DW$T$25, DW_AT_type(*$C$DW$T$24)
   25905                            .dwattr $C$DW$T$25, DW_AT_language(DW_LANG_C)
   25906                            .dwattr $C$DW$T$25, DW_AT_byte_size(0x28)
   25907                    $C$DW$961       .dwtag  DW_TAG_subrange_type
   25908                            .dwattr $C$DW$961, DW_AT_upper_bound(0x09)
   25909                    
   25910                            .dwendtag $C$DW$T$25
   25911                    
   25912                    
   25913                    $C$DW$T$26      .dwtag  DW_TAG_array_type
   25914                            .dwattr $C$DW$T$26, DW_AT_type(*$C$DW$T$24)
   25915                            .dwattr $C$DW$T$26, DW_AT_language(DW_LANG_C)
   25916                            .dwattr $C$DW$T$26, DW_AT_byte_size(0x18)
   25917                    $C$DW$962       .dwtag  DW_TAG_subrange_type
   25918                            .dwattr $C$DW$962, DW_AT_upper_bound(0x05)
   25919                    
   25920                            .dwendtag $C$DW$T$26
   25921                    
   25922                    $C$DW$T$78      .dwtag  DW_TAG_pointer_type
   25923                            .dwattr $C$DW$T$78, DW_AT_type(*$C$DW$T$24)
   25924                            .dwattr $C$DW$T$78, DW_AT_address_class(0x20)
   25925                    
   25926                    
   25927                    $C$DW$T$367     .dwtag  DW_TAG_array_type
   25928                            .dwattr $C$DW$T$367, DW_AT_type(*$C$DW$T$24)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  474

   25929                            .dwattr $C$DW$T$367, DW_AT_language(DW_LANG_C)
   25930                            .dwattr $C$DW$T$367, DW_AT_byte_size(0x10)
   25931                    $C$DW$963       .dwtag  DW_TAG_subrange_type
   25932                            .dwattr $C$DW$963, DW_AT_upper_bound(0x03)
   25933                    
   25934                            .dwendtag $C$DW$T$367
   25935                    
   25936                    $C$DW$T$248     .dwtag  DW_TAG_pointer_type
   25937                            .dwattr $C$DW$T$248, DW_AT_type(*$C$DW$T$16)
   25938                            .dwattr $C$DW$T$248, DW_AT_address_class(0x20)
   25939                    
   25940                    
   25941                    $C$DW$T$368     .dwtag  DW_TAG_array_type
   25942                            .dwattr $C$DW$T$368, DW_AT_type(*$C$DW$T$16)
   25943                            .dwattr $C$DW$T$368, DW_AT_language(DW_LANG_C)
   25944                            .dwattr $C$DW$T$368, DW_AT_byte_size(0x0c)
   25945                    $C$DW$964       .dwtag  DW_TAG_subrange_type
   25946                            .dwattr $C$DW$964, DW_AT_upper_bound(0x02)
   25947                    
   25948                            .dwendtag $C$DW$T$368
   25949                    
   25950                    $C$DW$T$370     .dwtag  DW_TAG_typedef
   25951                            .dwattr $C$DW$T$370, DW_AT_name("__float_t")
   25952                            .dwattr $C$DW$T$370, DW_AT_type(*$C$DW$T$16)
   25953                            .dwattr $C$DW$T$370, DW_AT_language(DW_LANG_C)
   25954                            .dwattr $C$DW$T$370, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25955                            .dwattr $C$DW$T$370, DW_AT_decl_line(0x61)
   25956                            .dwattr $C$DW$T$370, DW_AT_decl_column(0x10)
   25957                    
   25958                    $C$DW$T$371     .dwtag  DW_TAG_typedef
   25959                            .dwattr $C$DW$T$371, DW_AT_name("float_t")
   25960                            .dwattr $C$DW$T$371, DW_AT_type(*$C$DW$T$16)
   25961                            .dwattr $C$DW$T$371, DW_AT_language(DW_LANG_C)
   25962                            .dwattr $C$DW$T$371, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25963                            .dwattr $C$DW$T$371, DW_AT_decl_line(0x144)
   25964                            .dwattr $C$DW$T$371, DW_AT_decl_column(0x0f)
   25965                    
   25966                    $C$DW$T$17      .dwtag  DW_TAG_base_type
   25967                            .dwattr $C$DW$T$17, DW_AT_encoding(DW_ATE_float)
   25968                            .dwattr $C$DW$T$17, DW_AT_name("double")
   25969                            .dwattr $C$DW$T$17, DW_AT_byte_size(0x08)
   25970                    
   25971                    $C$DW$T$372     .dwtag  DW_TAG_typedef
   25972                            .dwattr $C$DW$T$372, DW_AT_name("__double_t")
   25973                            .dwattr $C$DW$T$372, DW_AT_type(*$C$DW$T$17)
   25974                            .dwattr $C$DW$T$372, DW_AT_language(DW_LANG_C)
   25975                            .dwattr $C$DW$T$372, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   25976                            .dwattr $C$DW$T$372, DW_AT_decl_line(0x60)
   25977                            .dwattr $C$DW$T$372, DW_AT_decl_column(0x11)
   25978                    
   25979                    $C$DW$T$373     .dwtag  DW_TAG_typedef
   25980                            .dwattr $C$DW$T$373, DW_AT_name("double_t")
   25981                            .dwattr $C$DW$T$373, DW_AT_type(*$C$DW$T$17)
   25982                            .dwattr $C$DW$T$373, DW_AT_language(DW_LANG_C)
   25983                            .dwattr $C$DW$T$373, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  475

   25984                            .dwattr $C$DW$T$373, DW_AT_decl_line(0x143)
   25985                            .dwattr $C$DW$T$373, DW_AT_decl_column(0x10)
   25986                    
   25987                    $C$DW$T$18      .dwtag  DW_TAG_base_type
   25988                            .dwattr $C$DW$T$18, DW_AT_encoding(DW_ATE_float)
   25989                            .dwattr $C$DW$T$18, DW_AT_name("long double")
   25990                            .dwattr $C$DW$T$18, DW_AT_byte_size(0x08)
   25991                    
   25992                    $C$DW$T$374     .dwtag  DW_TAG_typedef
   25993                            .dwattr $C$DW$T$374, DW_AT_name("F64")
   25994                            .dwattr $C$DW$T$374, DW_AT_type(*$C$DW$T$18)
   25995                            .dwattr $C$DW$T$374, DW_AT_language(DW_LANG_C)
   25996                            .dwattr $C$DW$T$374, DW_AT_decl_file("/home/merdak/KOLTEST/TIV10/Quad/koltypes.h")
   25997                            .dwattr $C$DW$T$374, DW_AT_decl_line(0x10)
   25998                            .dwattr $C$DW$T$374, DW_AT_decl_column(0x1f)
   25999                    
   26000                    $C$DW$T$375     .dwtag  DW_TAG_typedef
   26001                            .dwattr $C$DW$T$375, DW_AT_name("max_align_t")
   26002                            .dwattr $C$DW$T$375, DW_AT_type(*$C$DW$T$18)
   26003                            .dwattr $C$DW$T$375, DW_AT_language(DW_LANG_C)
   26004                            .dwattr $C$DW$T$375, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   26005                            .dwattr $C$DW$T$375, DW_AT_decl_line(0x58)
   26006                            .dwattr $C$DW$T$375, DW_AT_decl_column(0x15)
   26007                    
   26008                    $C$DW$T$93      .dwtag  DW_TAG_base_type
   26009                            .dwattr $C$DW$T$93, DW_AT_encoding(DW_ATE_unsigned_char)
   26010                            .dwattr $C$DW$T$93, DW_AT_name("unsigned char")
   26011                            .dwattr $C$DW$T$93, DW_AT_byte_size(0x01)
   26012                    
   26013                    
   26014                    $C$DW$T$94      .dwtag  DW_TAG_array_type
   26015                            .dwattr $C$DW$T$94, DW_AT_type(*$C$DW$T$93)
   26016                            .dwattr $C$DW$T$94, DW_AT_language(DW_LANG_C)
   26017                            .dwattr $C$DW$T$94, DW_AT_byte_size(0x02)
   26018                    $C$DW$965       .dwtag  DW_TAG_subrange_type
   26019                            .dwattr $C$DW$965, DW_AT_upper_bound(0x01)
   26020                    
   26021                            .dwendtag $C$DW$T$94
   26022                    
   26023                    $C$DW$T$105     .dwtag  DW_TAG_volatile_type
   26024                            .dwattr $C$DW$T$105, DW_AT_type(*$C$DW$T$93)
   26025                    
   26026                    
   26027                    $C$DW$T$106     .dwtag  DW_TAG_array_type
   26028                            .dwattr $C$DW$T$106, DW_AT_type(*$C$DW$T$105)
   26029                            .dwattr $C$DW$T$106, DW_AT_language(DW_LANG_C)
   26030                            .dwattr $C$DW$T$106, DW_AT_byte_size(0x02)
   26031                    $C$DW$966       .dwtag  DW_TAG_subrange_type
   26032                            .dwattr $C$DW$966, DW_AT_upper_bound(0x01)
   26033                    
   26034                            .dwendtag $C$DW$T$106
   26035                    
   26036                    
   26037                    $C$DW$T$121     .dwtag  DW_TAG_array_type
   26038                            .dwattr $C$DW$T$121, DW_AT_type(*$C$DW$T$6)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  476

   26039                            .dwattr $C$DW$T$121, DW_AT_language(DW_LANG_C)
   26040                            .dwattr $C$DW$T$121, DW_AT_byte_size(0x1c)
   26041                    $C$DW$967       .dwtag  DW_TAG_subrange_type
   26042                            .dwattr $C$DW$967, DW_AT_upper_bound(0x1b)
   26043                    
   26044                            .dwendtag $C$DW$T$121
   26045                    
   26046                    $C$DW$T$376     .dwtag  DW_TAG_pointer_type
   26047                            .dwattr $C$DW$T$376, DW_AT_type(*$C$DW$T$6)
   26048                            .dwattr $C$DW$T$376, DW_AT_address_class(0x20)
   26049                    
   26050                    
   26051                    $C$DW$T$19      .dwtag  DW_TAG_structure_type
   26052                            .dwattr $C$DW$T$19, DW_AT_name("__mq")
   26053                            .dwattr $C$DW$T$19, DW_AT_declaration
   26054                            .dwattr $C$DW$T$19, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
   26055                            .dwattr $C$DW$T$19, DW_AT_decl_line(0x4c)
   26056                            .dwattr $C$DW$T$19, DW_AT_decl_column(0x10)
   26057                            .dwendtag $C$DW$T$19
   26058                    
   26059                    $C$DW$T$377     .dwtag  DW_TAG_pointer_type
   26060                            .dwattr $C$DW$T$377, DW_AT_type(*$C$DW$T$19)
   26061                            .dwattr $C$DW$T$377, DW_AT_address_class(0x20)
   26062                    
   26063                    $C$DW$T$378     .dwtag  DW_TAG_typedef
   26064                            .dwattr $C$DW$T$378, DW_AT_name("__mqd_t")
   26065                            .dwattr $C$DW$T$378, DW_AT_type(*$C$DW$T$377)
   26066                            .dwattr $C$DW$T$378, DW_AT_language(DW_LANG_C)
   26067                            .dwattr $C$DW$T$378, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   26068                            .dwattr $C$DW$T$378, DW_AT_decl_line(0x4c)
   26069                            .dwattr $C$DW$T$378, DW_AT_decl_column(0x16)
   26070                    
   26071                    
   26072                    $C$DW$T$124     .dwtag  DW_TAG_structure_type
   26073                            .dwattr $C$DW$T$124, DW_AT_name("__sFILE")
   26074                            .dwattr $C$DW$T$124, DW_AT_byte_size(0x18)
   26075                    $C$DW$968       .dwtag  DW_TAG_member
   26076                            .dwattr $C$DW$968, DW_AT_type(*$C$DW$T$10)
   26077                            .dwattr $C$DW$968, DW_AT_name("fd")
   26078                            .dwattr $C$DW$968, DW_AT_TI_symbol_name("fd")
   26079                            .dwattr $C$DW$968, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
   26080                            .dwattr $C$DW$968, DW_AT_accessibility(DW_ACCESS_public)
   26081                            .dwattr $C$DW$968, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm
   26082                            .dwattr $C$DW$968, DW_AT_decl_line(0x52)
   26083                            .dwattr $C$DW$968, DW_AT_decl_column(0x0b)
   26084                    
   26085                    $C$DW$969       .dwtag  DW_TAG_member
   26086                            .dwattr $C$DW$969, DW_AT_type(*$C$DW$T$123)
   26087                            .dwattr $C$DW$969, DW_AT_name("buf")
   26088                            .dwattr $C$DW$969, DW_AT_TI_symbol_name("buf")
   26089                            .dwattr $C$DW$969, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
   26090                            .dwattr $C$DW$969, DW_AT_accessibility(DW_ACCESS_public)
   26091                            .dwattr $C$DW$969, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm
   26092                            .dwattr $C$DW$969, DW_AT_decl_line(0x53)
   26093                            .dwattr $C$DW$969, DW_AT_decl_column(0x16)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  477

   26094                    
   26095                    $C$DW$970       .dwtag  DW_TAG_member
   26096                            .dwattr $C$DW$970, DW_AT_type(*$C$DW$T$123)
   26097                            .dwattr $C$DW$970, DW_AT_name("pos")
   26098                            .dwattr $C$DW$970, DW_AT_TI_symbol_name("pos")
   26099                            .dwattr $C$DW$970, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
   26100                            .dwattr $C$DW$970, DW_AT_accessibility(DW_ACCESS_public)
   26101                            .dwattr $C$DW$970, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm
   26102                            .dwattr $C$DW$970, DW_AT_decl_line(0x54)
   26103                            .dwattr $C$DW$970, DW_AT_decl_column(0x16)
   26104                    
   26105                    $C$DW$971       .dwtag  DW_TAG_member
   26106                            .dwattr $C$DW$971, DW_AT_type(*$C$DW$T$123)
   26107                            .dwattr $C$DW$971, DW_AT_name("bufend")
   26108                            .dwattr $C$DW$971, DW_AT_TI_symbol_name("bufend")
   26109                            .dwattr $C$DW$971, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
   26110                            .dwattr $C$DW$971, DW_AT_accessibility(DW_ACCESS_public)
   26111                            .dwattr $C$DW$971, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm
   26112                            .dwattr $C$DW$971, DW_AT_decl_line(0x55)
   26113                            .dwattr $C$DW$971, DW_AT_decl_column(0x16)
   26114                    
   26115                    $C$DW$972       .dwtag  DW_TAG_member
   26116                            .dwattr $C$DW$972, DW_AT_type(*$C$DW$T$123)
   26117                            .dwattr $C$DW$972, DW_AT_name("buff_stop")
   26118                            .dwattr $C$DW$972, DW_AT_TI_symbol_name("buff_stop")
   26119                            .dwattr $C$DW$972, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
   26120                            .dwattr $C$DW$972, DW_AT_accessibility(DW_ACCESS_public)
   26121                            .dwattr $C$DW$972, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm
   26122                            .dwattr $C$DW$972, DW_AT_decl_line(0x56)
   26123                            .dwattr $C$DW$972, DW_AT_decl_column(0x16)
   26124                    
   26125                    $C$DW$973       .dwtag  DW_TAG_member
   26126                            .dwattr $C$DW$973, DW_AT_type(*$C$DW$T$11)
   26127                            .dwattr $C$DW$973, DW_AT_name("flags")
   26128                            .dwattr $C$DW$973, DW_AT_TI_symbol_name("flags")
   26129                            .dwattr $C$DW$973, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
   26130                            .dwattr $C$DW$973, DW_AT_accessibility(DW_ACCESS_public)
   26131                            .dwattr $C$DW$973, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm
   26132                            .dwattr $C$DW$973, DW_AT_decl_line(0x57)
   26133                            .dwattr $C$DW$973, DW_AT_decl_column(0x16)
   26134                    
   26135                            .dwattr $C$DW$T$124, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   26136                            .dwattr $C$DW$T$124, DW_AT_decl_line(0x51)
   26137                            .dwattr $C$DW$T$124, DW_AT_decl_column(0x08)
   26138                            .dwendtag $C$DW$T$124
   26139                    
   26140                    $C$DW$T$379     .dwtag  DW_TAG_typedef
   26141                            .dwattr $C$DW$T$379, DW_AT_name("FILE")
   26142                            .dwattr $C$DW$T$379, DW_AT_type(*$C$DW$T$124)
   26143                            .dwattr $C$DW$T$379, DW_AT_language(DW_LANG_C)
   26144                            .dwattr $C$DW$T$379, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   26145                            .dwattr $C$DW$T$379, DW_AT_decl_line(0x5c)
   26146                            .dwattr $C$DW$T$379, DW_AT_decl_column(0x18)
   26147                    
   26148                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  478

   26149                    $C$DW$T$20      .dwtag  DW_TAG_structure_type
   26150                            .dwattr $C$DW$T$20, DW_AT_name("__timer")
   26151                            .dwattr $C$DW$T$20, DW_AT_declaration
   26152                            .dwattr $C$DW$T$20, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-ar
   26153                            .dwattr $C$DW$T$20, DW_AT_decl_line(0x4b)
   26154                            .dwattr $C$DW$T$20, DW_AT_decl_column(0x10)
   26155                            .dwendtag $C$DW$T$20
   26156                    
   26157                    $C$DW$T$380     .dwtag  DW_TAG_pointer_type
   26158                            .dwattr $C$DW$T$380, DW_AT_type(*$C$DW$T$20)
   26159                            .dwattr $C$DW$T$380, DW_AT_address_class(0x20)
   26160                    
   26161                    $C$DW$T$381     .dwtag  DW_TAG_typedef
   26162                            .dwattr $C$DW$T$381, DW_AT_name("__timer_t")
   26163                            .dwattr $C$DW$T$381, DW_AT_type(*$C$DW$T$380)
   26164                            .dwattr $C$DW$T$381, DW_AT_language(DW_LANG_C)
   26165                            .dwattr $C$DW$T$381, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   26166                            .dwattr $C$DW$T$381, DW_AT_decl_line(0x4b)
   26167                            .dwattr $C$DW$T$381, DW_AT_decl_column(0x19)
   26168                    
   26169                    
   26170                    $C$DW$T$125     .dwtag  DW_TAG_structure_type
   26171                            .dwattr $C$DW$T$125, DW_AT_name("__va_list_t")
   26172                            .dwattr $C$DW$T$125, DW_AT_byte_size(0x04)
   26173                    $C$DW$974       .dwtag  DW_TAG_member
   26174                            .dwattr $C$DW$974, DW_AT_type(*$C$DW$T$3)
   26175                            .dwattr $C$DW$974, DW_AT_name("__ap")
   26176                            .dwattr $C$DW$974, DW_AT_TI_symbol_name("__ap")
   26177                            .dwattr $C$DW$974, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
   26178                            .dwattr $C$DW$974, DW_AT_accessibility(DW_ACCESS_public)
   26179                            .dwattr $C$DW$974, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-arm
   26180                            .dwattr $C$DW$974, DW_AT_decl_line(0xa4)
   26181                            .dwattr $C$DW$974, DW_AT_decl_column(0x0c)
   26182                    
   26183                            .dwattr $C$DW$T$125, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   26184                            .dwattr $C$DW$T$125, DW_AT_decl_line(0xa3)
   26185                            .dwattr $C$DW$T$125, DW_AT_decl_column(0x10)
   26186                            .dwendtag $C$DW$T$125
   26187                    
   26188                    $C$DW$T$382     .dwtag  DW_TAG_typedef
   26189                            .dwattr $C$DW$T$382, DW_AT_name("__va_list")
   26190                            .dwattr $C$DW$T$382, DW_AT_type(*$C$DW$T$125)
   26191                            .dwattr $C$DW$T$382, DW_AT_language(DW_LANG_C)
   26192                            .dwattr $C$DW$T$382, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   26193                            .dwattr $C$DW$T$382, DW_AT_decl_line(0xa5)
   26194                            .dwattr $C$DW$T$382, DW_AT_decl_column(0x03)
   26195                    
   26196                    $C$DW$T$383     .dwtag  DW_TAG_typedef
   26197                            .dwattr $C$DW$T$383, DW_AT_name("va_list")
   26198                            .dwattr $C$DW$T$383, DW_AT_type(*$C$DW$T$382)
   26199                            .dwattr $C$DW$T$383, DW_AT_language(DW_LANG_C)
   26200                            .dwattr $C$DW$T$383, DW_AT_decl_file("/home/merdak/Apps/ti/ccs1020/ccs/tools/compiler/ti-cgt-a
   26201                            .dwattr $C$DW$T$383, DW_AT_decl_line(0x33)
   26202                            .dwattr $C$DW$T$383, DW_AT_decl_column(0x13)
   26203                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  479

   26204                    
   26205                    $C$DW$T$384     .dwtag  DW_TAG_enumeration_type
   26206                            .dwattr $C$DW$T$384, DW_AT_name("accel_fsr_e")
   26207                            .dwattr $C$DW$T$384, DW_AT_byte_size(0x01)
   26208                    $C$DW$975       .dwtag  DW_TAG_enumerator
   26209                            .dwattr $C$DW$975, DW_AT_name("INV_FSR_2G")
   26210                            .dwattr $C$DW$975, DW_AT_const_value(0x00)
   26211                            .dwattr $C$DW$975, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26212                            .dwattr $C$DW$975, DW_AT_decl_line(0x117)
   26213                            .dwattr $C$DW$975, DW_AT_decl_column(0x05)
   26214                    
   26215                    $C$DW$976       .dwtag  DW_TAG_enumerator
   26216                            .dwattr $C$DW$976, DW_AT_name("INV_FSR_4G")
   26217                            .dwattr $C$DW$976, DW_AT_const_value(0x01)
   26218                            .dwattr $C$DW$976, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26219                            .dwattr $C$DW$976, DW_AT_decl_line(0x118)
   26220                            .dwattr $C$DW$976, DW_AT_decl_column(0x05)
   26221                    
   26222                    $C$DW$977       .dwtag  DW_TAG_enumerator
   26223                            .dwattr $C$DW$977, DW_AT_name("INV_FSR_8G")
   26224                            .dwattr $C$DW$977, DW_AT_const_value(0x02)
   26225                            .dwattr $C$DW$977, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26226                            .dwattr $C$DW$977, DW_AT_decl_line(0x119)
   26227                            .dwattr $C$DW$977, DW_AT_decl_column(0x05)
   26228                    
   26229                    $C$DW$978       .dwtag  DW_TAG_enumerator
   26230                            .dwattr $C$DW$978, DW_AT_name("INV_FSR_16G")
   26231                            .dwattr $C$DW$978, DW_AT_const_value(0x03)
   26232                            .dwattr $C$DW$978, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26233                            .dwattr $C$DW$978, DW_AT_decl_line(0x11a)
   26234                            .dwattr $C$DW$978, DW_AT_decl_column(0x05)
   26235                    
   26236                    $C$DW$979       .dwtag  DW_TAG_enumerator
   26237                            .dwattr $C$DW$979, DW_AT_name("NUM_ACCEL_FSR")
   26238                            .dwattr $C$DW$979, DW_AT_const_value(0x04)
   26239                            .dwattr $C$DW$979, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26240                            .dwattr $C$DW$979, DW_AT_decl_line(0x11b)
   26241                            .dwattr $C$DW$979, DW_AT_decl_column(0x05)
   26242                    
   26243                            .dwattr $C$DW$T$384, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26244                            .dwattr $C$DW$T$384, DW_AT_decl_line(0x116)
   26245                            .dwattr $C$DW$T$384, DW_AT_decl_column(0x06)
   26246                            .dwendtag $C$DW$T$384
   26247                    
   26248                    
   26249                    $C$DW$T$127     .dwtag  DW_TAG_structure_type
   26250                            .dwattr $C$DW$T$127, DW_AT_name("chip_cfg_s")
   26251                            .dwattr $C$DW$T$127, DW_AT_byte_size(0x2a)
   26252                    $C$DW$980       .dwtag  DW_TAG_member
   26253                            .dwattr $C$DW$980, DW_AT_type(*$C$DW$T$6)
   26254                            .dwattr $C$DW$980, DW_AT_name("gyro_fsr")
   26255                            .dwattr $C$DW$980, DW_AT_TI_symbol_name("gyro_fsr")
   26256                            .dwattr $C$DW$980, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
   26257                            .dwattr $C$DW$980, DW_AT_accessibility(DW_ACCESS_public)
   26258                            .dwattr $C$DW$980, DW_AT_decl_file("../MPU9250/inv_mpu.c")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  480

   26259                            .dwattr $C$DW$980, DW_AT_decl_line(0xb5)
   26260                            .dwattr $C$DW$980, DW_AT_decl_column(0x13)
   26261                    
   26262                    $C$DW$981       .dwtag  DW_TAG_member
   26263                            .dwattr $C$DW$981, DW_AT_type(*$C$DW$T$6)
   26264                            .dwattr $C$DW$981, DW_AT_name("accel_fsr")
   26265                            .dwattr $C$DW$981, DW_AT_TI_symbol_name("accel_fsr")
   26266                            .dwattr $C$DW$981, DW_AT_data_member_location[DW_OP_plus_uconst 0x1]
   26267                            .dwattr $C$DW$981, DW_AT_accessibility(DW_ACCESS_public)
   26268                            .dwattr $C$DW$981, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26269                            .dwattr $C$DW$981, DW_AT_decl_line(0xb7)
   26270                            .dwattr $C$DW$981, DW_AT_decl_column(0x13)
   26271                    
   26272                    $C$DW$982       .dwtag  DW_TAG_member
   26273                            .dwattr $C$DW$982, DW_AT_type(*$C$DW$T$6)
   26274                            .dwattr $C$DW$982, DW_AT_name("sensors")
   26275                            .dwattr $C$DW$982, DW_AT_TI_symbol_name("sensors")
   26276                            .dwattr $C$DW$982, DW_AT_data_member_location[DW_OP_plus_uconst 0x2]
   26277                            .dwattr $C$DW$982, DW_AT_accessibility(DW_ACCESS_public)
   26278                            .dwattr $C$DW$982, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26279                            .dwattr $C$DW$982, DW_AT_decl_line(0xb9)
   26280                            .dwattr $C$DW$982, DW_AT_decl_column(0x13)
   26281                    
   26282                    $C$DW$983       .dwtag  DW_TAG_member
   26283                            .dwattr $C$DW$983, DW_AT_type(*$C$DW$T$6)
   26284                            .dwattr $C$DW$983, DW_AT_name("lpf")
   26285                            .dwattr $C$DW$983, DW_AT_TI_symbol_name("lpf")
   26286                            .dwattr $C$DW$983, DW_AT_data_member_location[DW_OP_plus_uconst 0x3]
   26287                            .dwattr $C$DW$983, DW_AT_accessibility(DW_ACCESS_public)
   26288                            .dwattr $C$DW$983, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26289                            .dwattr $C$DW$983, DW_AT_decl_line(0xbb)
   26290                            .dwattr $C$DW$983, DW_AT_decl_column(0x13)
   26291                    
   26292                    $C$DW$984       .dwtag  DW_TAG_member
   26293                            .dwattr $C$DW$984, DW_AT_type(*$C$DW$T$6)
   26294                            .dwattr $C$DW$984, DW_AT_name("clk_src")
   26295                            .dwattr $C$DW$984, DW_AT_TI_symbol_name("clk_src")
   26296                            .dwattr $C$DW$984, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
   26297                            .dwattr $C$DW$984, DW_AT_accessibility(DW_ACCESS_public)
   26298                            .dwattr $C$DW$984, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26299                            .dwattr $C$DW$984, DW_AT_decl_line(0xbc)
   26300                            .dwattr $C$DW$984, DW_AT_decl_column(0x13)
   26301                    
   26302                    $C$DW$985       .dwtag  DW_TAG_member
   26303                            .dwattr $C$DW$985, DW_AT_type(*$C$DW$T$9)
   26304                            .dwattr $C$DW$985, DW_AT_name("sample_rate")
   26305                            .dwattr $C$DW$985, DW_AT_TI_symbol_name("sample_rate")
   26306                            .dwattr $C$DW$985, DW_AT_data_member_location[DW_OP_plus_uconst 0x6]
   26307                            .dwattr $C$DW$985, DW_AT_accessibility(DW_ACCESS_public)
   26308                            .dwattr $C$DW$985, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26309                            .dwattr $C$DW$985, DW_AT_decl_line(0xbe)
   26310                            .dwattr $C$DW$985, DW_AT_decl_column(0x14)
   26311                    
   26312                    $C$DW$986       .dwtag  DW_TAG_member
   26313                            .dwattr $C$DW$986, DW_AT_type(*$C$DW$T$6)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  481

   26314                            .dwattr $C$DW$986, DW_AT_name("fifo_enable")
   26315                            .dwattr $C$DW$986, DW_AT_TI_symbol_name("fifo_enable")
   26316                            .dwattr $C$DW$986, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
   26317                            .dwattr $C$DW$986, DW_AT_accessibility(DW_ACCESS_public)
   26318                            .dwattr $C$DW$986, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26319                            .dwattr $C$DW$986, DW_AT_decl_line(0xc0)
   26320                            .dwattr $C$DW$986, DW_AT_decl_column(0x13)
   26321                    
   26322                    $C$DW$987       .dwtag  DW_TAG_member
   26323                            .dwattr $C$DW$987, DW_AT_type(*$C$DW$T$6)
   26324                            .dwattr $C$DW$987, DW_AT_name("int_enable")
   26325                            .dwattr $C$DW$987, DW_AT_TI_symbol_name("int_enable")
   26326                            .dwattr $C$DW$987, DW_AT_data_member_location[DW_OP_plus_uconst 0x9]
   26327                            .dwattr $C$DW$987, DW_AT_accessibility(DW_ACCESS_public)
   26328                            .dwattr $C$DW$987, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26329                            .dwattr $C$DW$987, DW_AT_decl_line(0xc2)
   26330                            .dwattr $C$DW$987, DW_AT_decl_column(0x13)
   26331                    
   26332                    $C$DW$988       .dwtag  DW_TAG_member
   26333                            .dwattr $C$DW$988, DW_AT_type(*$C$DW$T$6)
   26334                            .dwattr $C$DW$988, DW_AT_name("bypass_mode")
   26335                            .dwattr $C$DW$988, DW_AT_TI_symbol_name("bypass_mode")
   26336                            .dwattr $C$DW$988, DW_AT_data_member_location[DW_OP_plus_uconst 0xa]
   26337                            .dwattr $C$DW$988, DW_AT_accessibility(DW_ACCESS_public)
   26338                            .dwattr $C$DW$988, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26339                            .dwattr $C$DW$988, DW_AT_decl_line(0xc4)
   26340                            .dwattr $C$DW$988, DW_AT_decl_column(0x13)
   26341                    
   26342                    $C$DW$989       .dwtag  DW_TAG_member
   26343                            .dwattr $C$DW$989, DW_AT_type(*$C$DW$T$6)
   26344                            .dwattr $C$DW$989, DW_AT_name("accel_half")
   26345                            .dwattr $C$DW$989, DW_AT_TI_symbol_name("accel_half")
   26346                            .dwattr $C$DW$989, DW_AT_data_member_location[DW_OP_plus_uconst 0xb]
   26347                            .dwattr $C$DW$989, DW_AT_accessibility(DW_ACCESS_public)
   26348                            .dwattr $C$DW$989, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26349                            .dwattr $C$DW$989, DW_AT_decl_line(0xc9)
   26350                            .dwattr $C$DW$989, DW_AT_decl_column(0x13)
   26351                    
   26352                    $C$DW$990       .dwtag  DW_TAG_member
   26353                            .dwattr $C$DW$990, DW_AT_type(*$C$DW$T$6)
   26354                            .dwattr $C$DW$990, DW_AT_name("lp_accel_mode")
   26355                            .dwattr $C$DW$990, DW_AT_TI_symbol_name("lp_accel_mode")
   26356                            .dwattr $C$DW$990, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
   26357                            .dwattr $C$DW$990, DW_AT_accessibility(DW_ACCESS_public)
   26358                            .dwattr $C$DW$990, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26359                            .dwattr $C$DW$990, DW_AT_decl_line(0xcb)
   26360                            .dwattr $C$DW$990, DW_AT_decl_column(0x13)
   26361                    
   26362                    $C$DW$991       .dwtag  DW_TAG_member
   26363                            .dwattr $C$DW$991, DW_AT_type(*$C$DW$T$6)
   26364                            .dwattr $C$DW$991, DW_AT_name("int_motion_only")
   26365                            .dwattr $C$DW$991, DW_AT_TI_symbol_name("int_motion_only")
   26366                            .dwattr $C$DW$991, DW_AT_data_member_location[DW_OP_plus_uconst 0xd]
   26367                            .dwattr $C$DW$991, DW_AT_accessibility(DW_ACCESS_public)
   26368                            .dwattr $C$DW$991, DW_AT_decl_file("../MPU9250/inv_mpu.c")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  482

   26369                            .dwattr $C$DW$991, DW_AT_decl_line(0xcd)
   26370                            .dwattr $C$DW$991, DW_AT_decl_column(0x13)
   26371                    
   26372                    $C$DW$992       .dwtag  DW_TAG_member
   26373                            .dwattr $C$DW$992, DW_AT_type(*$C$DW$T$137)
   26374                            .dwattr $C$DW$992, DW_AT_name("cache")
   26375                            .dwattr $C$DW$992, DW_AT_TI_symbol_name("cache")
   26376                            .dwattr $C$DW$992, DW_AT_data_member_location[DW_OP_plus_uconst 0xe]
   26377                            .dwattr $C$DW$992, DW_AT_accessibility(DW_ACCESS_public)
   26378                            .dwattr $C$DW$992, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26379                            .dwattr $C$DW$992, DW_AT_decl_line(0xce)
   26380                            .dwattr $C$DW$992, DW_AT_decl_column(0x1f)
   26381                    
   26382                    $C$DW$993       .dwtag  DW_TAG_member
   26383                            .dwattr $C$DW$993, DW_AT_type(*$C$DW$T$6)
   26384                            .dwattr $C$DW$993, DW_AT_name("active_low_int")
   26385                            .dwattr $C$DW$993, DW_AT_TI_symbol_name("active_low_int")
   26386                            .dwattr $C$DW$993, DW_AT_data_member_location[DW_OP_plus_uconst 0x1a]
   26387                            .dwattr $C$DW$993, DW_AT_accessibility(DW_ACCESS_public)
   26388                            .dwattr $C$DW$993, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26389                            .dwattr $C$DW$993, DW_AT_decl_line(0xd0)
   26390                            .dwattr $C$DW$993, DW_AT_decl_column(0x13)
   26391                    
   26392                    $C$DW$994       .dwtag  DW_TAG_member
   26393                            .dwattr $C$DW$994, DW_AT_type(*$C$DW$T$6)
   26394                            .dwattr $C$DW$994, DW_AT_name("latched_int")
   26395                            .dwattr $C$DW$994, DW_AT_TI_symbol_name("latched_int")
   26396                            .dwattr $C$DW$994, DW_AT_data_member_location[DW_OP_plus_uconst 0x1b]
   26397                            .dwattr $C$DW$994, DW_AT_accessibility(DW_ACCESS_public)
   26398                            .dwattr $C$DW$994, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26399                            .dwattr $C$DW$994, DW_AT_decl_line(0xd2)
   26400                            .dwattr $C$DW$994, DW_AT_decl_column(0x13)
   26401                    
   26402                    $C$DW$995       .dwtag  DW_TAG_member
   26403                            .dwattr $C$DW$995, DW_AT_type(*$C$DW$T$6)
   26404                            .dwattr $C$DW$995, DW_AT_name("dmp_on")
   26405                            .dwattr $C$DW$995, DW_AT_TI_symbol_name("dmp_on")
   26406                            .dwattr $C$DW$995, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
   26407                            .dwattr $C$DW$995, DW_AT_accessibility(DW_ACCESS_public)
   26408                            .dwattr $C$DW$995, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26409                            .dwattr $C$DW$995, DW_AT_decl_line(0xd4)
   26410                            .dwattr $C$DW$995, DW_AT_decl_column(0x13)
   26411                    
   26412                    $C$DW$996       .dwtag  DW_TAG_member
   26413                            .dwattr $C$DW$996, DW_AT_type(*$C$DW$T$6)
   26414                            .dwattr $C$DW$996, DW_AT_name("dmp_loaded")
   26415                            .dwattr $C$DW$996, DW_AT_TI_symbol_name("dmp_loaded")
   26416                            .dwattr $C$DW$996, DW_AT_data_member_location[DW_OP_plus_uconst 0x1d]
   26417                            .dwattr $C$DW$996, DW_AT_accessibility(DW_ACCESS_public)
   26418                            .dwattr $C$DW$996, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26419                            .dwattr $C$DW$996, DW_AT_decl_line(0xd6)
   26420                            .dwattr $C$DW$996, DW_AT_decl_column(0x13)
   26421                    
   26422                    $C$DW$997       .dwtag  DW_TAG_member
   26423                            .dwattr $C$DW$997, DW_AT_type(*$C$DW$T$9)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  483

   26424                            .dwattr $C$DW$997, DW_AT_name("dmp_sample_rate")
   26425                            .dwattr $C$DW$997, DW_AT_TI_symbol_name("dmp_sample_rate")
   26426                            .dwattr $C$DW$997, DW_AT_data_member_location[DW_OP_plus_uconst 0x1e]
   26427                            .dwattr $C$DW$997, DW_AT_accessibility(DW_ACCESS_public)
   26428                            .dwattr $C$DW$997, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26429                            .dwattr $C$DW$997, DW_AT_decl_line(0xd8)
   26430                            .dwattr $C$DW$997, DW_AT_decl_column(0x14)
   26431                    
   26432                    $C$DW$998       .dwtag  DW_TAG_member
   26433                            .dwattr $C$DW$998, DW_AT_type(*$C$DW$T$9)
   26434                            .dwattr $C$DW$998, DW_AT_name("compass_sample_rate")
   26435                            .dwattr $C$DW$998, DW_AT_TI_symbol_name("compass_sample_rate")
   26436                            .dwattr $C$DW$998, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
   26437                            .dwattr $C$DW$998, DW_AT_accessibility(DW_ACCESS_public)
   26438                            .dwattr $C$DW$998, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26439                            .dwattr $C$DW$998, DW_AT_decl_line(0xdb)
   26440                            .dwattr $C$DW$998, DW_AT_decl_column(0x14)
   26441                    
   26442                    $C$DW$999       .dwtag  DW_TAG_member
   26443                            .dwattr $C$DW$999, DW_AT_type(*$C$DW$T$6)
   26444                            .dwattr $C$DW$999, DW_AT_name("compass_addr")
   26445                            .dwattr $C$DW$999, DW_AT_TI_symbol_name("compass_addr")
   26446                            .dwattr $C$DW$999, DW_AT_data_member_location[DW_OP_plus_uconst 0x22]
   26447                            .dwattr $C$DW$999, DW_AT_accessibility(DW_ACCESS_public)
   26448                            .dwattr $C$DW$999, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26449                            .dwattr $C$DW$999, DW_AT_decl_line(0xdc)
   26450                            .dwattr $C$DW$999, DW_AT_decl_column(0x13)
   26451                    
   26452                    $C$DW$1000      .dwtag  DW_TAG_member
   26453                            .dwattr $C$DW$1000, DW_AT_type(*$C$DW$T$126)
   26454                            .dwattr $C$DW$1000, DW_AT_name("mag_sens_adj")
   26455                            .dwattr $C$DW$1000, DW_AT_TI_symbol_name("mag_sens_adj")
   26456                            .dwattr $C$DW$1000, DW_AT_data_member_location[DW_OP_plus_uconst 0x24]
   26457                            .dwattr $C$DW$1000, DW_AT_accessibility(DW_ACCESS_public)
   26458                            .dwattr $C$DW$1000, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26459                            .dwattr $C$DW$1000, DW_AT_decl_line(0xdd)
   26460                            .dwattr $C$DW$1000, DW_AT_decl_column(0x0b)
   26461                    
   26462                            .dwattr $C$DW$T$127, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26463                            .dwattr $C$DW$T$127, DW_AT_decl_line(0xb3)
   26464                            .dwattr $C$DW$T$127, DW_AT_decl_column(0x08)
   26465                            .dwendtag $C$DW$T$127
   26466                    
   26467                    
   26468                    $C$DW$T$385     .dwtag  DW_TAG_enumeration_type
   26469                            .dwattr $C$DW$T$385, DW_AT_name("clock_sel_e")
   26470                            .dwattr $C$DW$T$385, DW_AT_byte_size(0x01)
   26471                    $C$DW$1001      .dwtag  DW_TAG_enumerator
   26472                            .dwattr $C$DW$1001, DW_AT_name("INV_CLK_INTERNAL")
   26473                            .dwattr $C$DW$1001, DW_AT_const_value(0x00)
   26474                            .dwattr $C$DW$1001, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26475                            .dwattr $C$DW$1001, DW_AT_decl_line(0x120)
   26476                            .dwattr $C$DW$1001, DW_AT_decl_column(0x05)
   26477                    
   26478                    $C$DW$1002      .dwtag  DW_TAG_enumerator
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  484

   26479                            .dwattr $C$DW$1002, DW_AT_name("INV_CLK_PLL")
   26480                            .dwattr $C$DW$1002, DW_AT_const_value(0x01)
   26481                            .dwattr $C$DW$1002, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26482                            .dwattr $C$DW$1002, DW_AT_decl_line(0x121)
   26483                            .dwattr $C$DW$1002, DW_AT_decl_column(0x05)
   26484                    
   26485                    $C$DW$1003      .dwtag  DW_TAG_enumerator
   26486                            .dwattr $C$DW$1003, DW_AT_name("NUM_CLK")
   26487                            .dwattr $C$DW$1003, DW_AT_const_value(0x02)
   26488                            .dwattr $C$DW$1003, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26489                            .dwattr $C$DW$1003, DW_AT_decl_line(0x122)
   26490                            .dwattr $C$DW$1003, DW_AT_decl_column(0x05)
   26491                    
   26492                            .dwattr $C$DW$T$385, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26493                            .dwattr $C$DW$T$385, DW_AT_decl_line(0x11f)
   26494                            .dwattr $C$DW$T$385, DW_AT_decl_column(0x06)
   26495                            .dwendtag $C$DW$T$385
   26496                    
   26497                    
   26498                    $C$DW$T$386     .dwtag  DW_TAG_enumeration_type
   26499                            .dwattr $C$DW$T$386, DW_AT_name("gyro_fsr_e")
   26500                            .dwattr $C$DW$T$386, DW_AT_byte_size(0x01)
   26501                    $C$DW$1004      .dwtag  DW_TAG_enumerator
   26502                            .dwattr $C$DW$1004, DW_AT_name("INV_FSR_250DPS")
   26503                            .dwattr $C$DW$1004, DW_AT_const_value(0x00)
   26504                            .dwattr $C$DW$1004, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26505                            .dwattr $C$DW$1004, DW_AT_decl_line(0x10e)
   26506                            .dwattr $C$DW$1004, DW_AT_decl_column(0x05)
   26507                    
   26508                    $C$DW$1005      .dwtag  DW_TAG_enumerator
   26509                            .dwattr $C$DW$1005, DW_AT_name("INV_FSR_500DPS")
   26510                            .dwattr $C$DW$1005, DW_AT_const_value(0x01)
   26511                            .dwattr $C$DW$1005, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26512                            .dwattr $C$DW$1005, DW_AT_decl_line(0x10f)
   26513                            .dwattr $C$DW$1005, DW_AT_decl_column(0x05)
   26514                    
   26515                    $C$DW$1006      .dwtag  DW_TAG_enumerator
   26516                            .dwattr $C$DW$1006, DW_AT_name("INV_FSR_1000DPS")
   26517                            .dwattr $C$DW$1006, DW_AT_const_value(0x02)
   26518                            .dwattr $C$DW$1006, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26519                            .dwattr $C$DW$1006, DW_AT_decl_line(0x110)
   26520                            .dwattr $C$DW$1006, DW_AT_decl_column(0x05)
   26521                    
   26522                    $C$DW$1007      .dwtag  DW_TAG_enumerator
   26523                            .dwattr $C$DW$1007, DW_AT_name("INV_FSR_2000DPS")
   26524                            .dwattr $C$DW$1007, DW_AT_const_value(0x03)
   26525                            .dwattr $C$DW$1007, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26526                            .dwattr $C$DW$1007, DW_AT_decl_line(0x111)
   26527                            .dwattr $C$DW$1007, DW_AT_decl_column(0x05)
   26528                    
   26529                    $C$DW$1008      .dwtag  DW_TAG_enumerator
   26530                            .dwattr $C$DW$1008, DW_AT_name("NUM_GYRO_FSR")
   26531                            .dwattr $C$DW$1008, DW_AT_const_value(0x04)
   26532                            .dwattr $C$DW$1008, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26533                            .dwattr $C$DW$1008, DW_AT_decl_line(0x112)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  485

   26534                            .dwattr $C$DW$1008, DW_AT_decl_column(0x05)
   26535                    
   26536                            .dwattr $C$DW$T$386, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26537                            .dwattr $C$DW$T$386, DW_AT_decl_line(0x10d)
   26538                            .dwattr $C$DW$T$386, DW_AT_decl_column(0x06)
   26539                            .dwendtag $C$DW$T$386
   26540                    
   26541                    
   26542                    $C$DW$T$128     .dwtag  DW_TAG_structure_type
   26543                            .dwattr $C$DW$T$128, DW_AT_name("gyro_reg_s")
   26544                            .dwattr $C$DW$T$128, DW_AT_byte_size(0x2a)
   26545                    $C$DW$1009      .dwtag  DW_TAG_member
   26546                            .dwattr $C$DW$1009, DW_AT_type(*$C$DW$T$6)
   26547                            .dwattr $C$DW$1009, DW_AT_name("who_am_i")
   26548                            .dwattr $C$DW$1009, DW_AT_TI_symbol_name("who_am_i")
   26549                            .dwattr $C$DW$1009, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
   26550                            .dwattr $C$DW$1009, DW_AT_accessibility(DW_ACCESS_public)
   26551                            .dwattr $C$DW$1009, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26552                            .dwattr $C$DW$1009, DW_AT_decl_line(0x66)
   26553                            .dwattr $C$DW$1009, DW_AT_decl_column(0x13)
   26554                    
   26555                    $C$DW$1010      .dwtag  DW_TAG_member
   26556                            .dwattr $C$DW$1010, DW_AT_type(*$C$DW$T$6)
   26557                            .dwattr $C$DW$1010, DW_AT_name("rate_div")
   26558                            .dwattr $C$DW$1010, DW_AT_TI_symbol_name("rate_div")
   26559                            .dwattr $C$DW$1010, DW_AT_data_member_location[DW_OP_plus_uconst 0x1]
   26560                            .dwattr $C$DW$1010, DW_AT_accessibility(DW_ACCESS_public)
   26561                            .dwattr $C$DW$1010, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26562                            .dwattr $C$DW$1010, DW_AT_decl_line(0x67)
   26563                            .dwattr $C$DW$1010, DW_AT_decl_column(0x13)
   26564                    
   26565                    $C$DW$1011      .dwtag  DW_TAG_member
   26566                            .dwattr $C$DW$1011, DW_AT_type(*$C$DW$T$6)
   26567                            .dwattr $C$DW$1011, DW_AT_name("lpf")
   26568                            .dwattr $C$DW$1011, DW_AT_TI_symbol_name("lpf")
   26569                            .dwattr $C$DW$1011, DW_AT_data_member_location[DW_OP_plus_uconst 0x2]
   26570                            .dwattr $C$DW$1011, DW_AT_accessibility(DW_ACCESS_public)
   26571                            .dwattr $C$DW$1011, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26572                            .dwattr $C$DW$1011, DW_AT_decl_line(0x68)
   26573                            .dwattr $C$DW$1011, DW_AT_decl_column(0x13)
   26574                    
   26575                    $C$DW$1012      .dwtag  DW_TAG_member
   26576                            .dwattr $C$DW$1012, DW_AT_type(*$C$DW$T$6)
   26577                            .dwattr $C$DW$1012, DW_AT_name("prod_id")
   26578                            .dwattr $C$DW$1012, DW_AT_TI_symbol_name("prod_id")
   26579                            .dwattr $C$DW$1012, DW_AT_data_member_location[DW_OP_plus_uconst 0x3]
   26580                            .dwattr $C$DW$1012, DW_AT_accessibility(DW_ACCESS_public)
   26581                            .dwattr $C$DW$1012, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26582                            .dwattr $C$DW$1012, DW_AT_decl_line(0x69)
   26583                            .dwattr $C$DW$1012, DW_AT_decl_column(0x13)
   26584                    
   26585                    $C$DW$1013      .dwtag  DW_TAG_member
   26586                            .dwattr $C$DW$1013, DW_AT_type(*$C$DW$T$6)
   26587                            .dwattr $C$DW$1013, DW_AT_name("user_ctrl")
   26588                            .dwattr $C$DW$1013, DW_AT_TI_symbol_name("user_ctrl")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  486

   26589                            .dwattr $C$DW$1013, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
   26590                            .dwattr $C$DW$1013, DW_AT_accessibility(DW_ACCESS_public)
   26591                            .dwattr $C$DW$1013, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26592                            .dwattr $C$DW$1013, DW_AT_decl_line(0x6a)
   26593                            .dwattr $C$DW$1013, DW_AT_decl_column(0x13)
   26594                    
   26595                    $C$DW$1014      .dwtag  DW_TAG_member
   26596                            .dwattr $C$DW$1014, DW_AT_type(*$C$DW$T$6)
   26597                            .dwattr $C$DW$1014, DW_AT_name("fifo_en")
   26598                            .dwattr $C$DW$1014, DW_AT_TI_symbol_name("fifo_en")
   26599                            .dwattr $C$DW$1014, DW_AT_data_member_location[DW_OP_plus_uconst 0x5]
   26600                            .dwattr $C$DW$1014, DW_AT_accessibility(DW_ACCESS_public)
   26601                            .dwattr $C$DW$1014, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26602                            .dwattr $C$DW$1014, DW_AT_decl_line(0x6b)
   26603                            .dwattr $C$DW$1014, DW_AT_decl_column(0x13)
   26604                    
   26605                    $C$DW$1015      .dwtag  DW_TAG_member
   26606                            .dwattr $C$DW$1015, DW_AT_type(*$C$DW$T$6)
   26607                            .dwattr $C$DW$1015, DW_AT_name("gyro_cfg")
   26608                            .dwattr $C$DW$1015, DW_AT_TI_symbol_name("gyro_cfg")
   26609                            .dwattr $C$DW$1015, DW_AT_data_member_location[DW_OP_plus_uconst 0x6]
   26610                            .dwattr $C$DW$1015, DW_AT_accessibility(DW_ACCESS_public)
   26611                            .dwattr $C$DW$1015, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26612                            .dwattr $C$DW$1015, DW_AT_decl_line(0x6c)
   26613                            .dwattr $C$DW$1015, DW_AT_decl_column(0x13)
   26614                    
   26615                    $C$DW$1016      .dwtag  DW_TAG_member
   26616                            .dwattr $C$DW$1016, DW_AT_type(*$C$DW$T$6)
   26617                            .dwattr $C$DW$1016, DW_AT_name("accel_cfg")
   26618                            .dwattr $C$DW$1016, DW_AT_TI_symbol_name("accel_cfg")
   26619                            .dwattr $C$DW$1016, DW_AT_data_member_location[DW_OP_plus_uconst 0x7]
   26620                            .dwattr $C$DW$1016, DW_AT_accessibility(DW_ACCESS_public)
   26621                            .dwattr $C$DW$1016, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26622                            .dwattr $C$DW$1016, DW_AT_decl_line(0x6d)
   26623                            .dwattr $C$DW$1016, DW_AT_decl_column(0x13)
   26624                    
   26625                    $C$DW$1017      .dwtag  DW_TAG_member
   26626                            .dwattr $C$DW$1017, DW_AT_type(*$C$DW$T$6)
   26627                            .dwattr $C$DW$1017, DW_AT_name("accel_cfg2")
   26628                            .dwattr $C$DW$1017, DW_AT_TI_symbol_name("accel_cfg2")
   26629                            .dwattr $C$DW$1017, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
   26630                            .dwattr $C$DW$1017, DW_AT_accessibility(DW_ACCESS_public)
   26631                            .dwattr $C$DW$1017, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26632                            .dwattr $C$DW$1017, DW_AT_decl_line(0x6e)
   26633                            .dwattr $C$DW$1017, DW_AT_decl_column(0x13)
   26634                    
   26635                    $C$DW$1018      .dwtag  DW_TAG_member
   26636                            .dwattr $C$DW$1018, DW_AT_type(*$C$DW$T$6)
   26637                            .dwattr $C$DW$1018, DW_AT_name("lp_accel_odr")
   26638                            .dwattr $C$DW$1018, DW_AT_TI_symbol_name("lp_accel_odr")
   26639                            .dwattr $C$DW$1018, DW_AT_data_member_location[DW_OP_plus_uconst 0x9]
   26640                            .dwattr $C$DW$1018, DW_AT_accessibility(DW_ACCESS_public)
   26641                            .dwattr $C$DW$1018, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26642                            .dwattr $C$DW$1018, DW_AT_decl_line(0x6f)
   26643                            .dwattr $C$DW$1018, DW_AT_decl_column(0x13)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  487

   26644                    
   26645                    $C$DW$1019      .dwtag  DW_TAG_member
   26646                            .dwattr $C$DW$1019, DW_AT_type(*$C$DW$T$6)
   26647                            .dwattr $C$DW$1019, DW_AT_name("motion_thr")
   26648                            .dwattr $C$DW$1019, DW_AT_TI_symbol_name("motion_thr")
   26649                            .dwattr $C$DW$1019, DW_AT_data_member_location[DW_OP_plus_uconst 0xa]
   26650                            .dwattr $C$DW$1019, DW_AT_accessibility(DW_ACCESS_public)
   26651                            .dwattr $C$DW$1019, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26652                            .dwattr $C$DW$1019, DW_AT_decl_line(0x70)
   26653                            .dwattr $C$DW$1019, DW_AT_decl_column(0x13)
   26654                    
   26655                    $C$DW$1020      .dwtag  DW_TAG_member
   26656                            .dwattr $C$DW$1020, DW_AT_type(*$C$DW$T$6)
   26657                            .dwattr $C$DW$1020, DW_AT_name("motion_dur")
   26658                            .dwattr $C$DW$1020, DW_AT_TI_symbol_name("motion_dur")
   26659                            .dwattr $C$DW$1020, DW_AT_data_member_location[DW_OP_plus_uconst 0xb]
   26660                            .dwattr $C$DW$1020, DW_AT_accessibility(DW_ACCESS_public)
   26661                            .dwattr $C$DW$1020, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26662                            .dwattr $C$DW$1020, DW_AT_decl_line(0x71)
   26663                            .dwattr $C$DW$1020, DW_AT_decl_column(0x13)
   26664                    
   26665                    $C$DW$1021      .dwtag  DW_TAG_member
   26666                            .dwattr $C$DW$1021, DW_AT_type(*$C$DW$T$6)
   26667                            .dwattr $C$DW$1021, DW_AT_name("fifo_count_h")
   26668                            .dwattr $C$DW$1021, DW_AT_TI_symbol_name("fifo_count_h")
   26669                            .dwattr $C$DW$1021, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
   26670                            .dwattr $C$DW$1021, DW_AT_accessibility(DW_ACCESS_public)
   26671                            .dwattr $C$DW$1021, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26672                            .dwattr $C$DW$1021, DW_AT_decl_line(0x72)
   26673                            .dwattr $C$DW$1021, DW_AT_decl_column(0x13)
   26674                    
   26675                    $C$DW$1022      .dwtag  DW_TAG_member
   26676                            .dwattr $C$DW$1022, DW_AT_type(*$C$DW$T$6)
   26677                            .dwattr $C$DW$1022, DW_AT_name("fifo_r_w")
   26678                            .dwattr $C$DW$1022, DW_AT_TI_symbol_name("fifo_r_w")
   26679                            .dwattr $C$DW$1022, DW_AT_data_member_location[DW_OP_plus_uconst 0xd]
   26680                            .dwattr $C$DW$1022, DW_AT_accessibility(DW_ACCESS_public)
   26681                            .dwattr $C$DW$1022, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26682                            .dwattr $C$DW$1022, DW_AT_decl_line(0x73)
   26683                            .dwattr $C$DW$1022, DW_AT_decl_column(0x13)
   26684                    
   26685                    $C$DW$1023      .dwtag  DW_TAG_member
   26686                            .dwattr $C$DW$1023, DW_AT_type(*$C$DW$T$6)
   26687                            .dwattr $C$DW$1023, DW_AT_name("raw_gyro")
   26688                            .dwattr $C$DW$1023, DW_AT_TI_symbol_name("raw_gyro")
   26689                            .dwattr $C$DW$1023, DW_AT_data_member_location[DW_OP_plus_uconst 0xe]
   26690                            .dwattr $C$DW$1023, DW_AT_accessibility(DW_ACCESS_public)
   26691                            .dwattr $C$DW$1023, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26692                            .dwattr $C$DW$1023, DW_AT_decl_line(0x74)
   26693                            .dwattr $C$DW$1023, DW_AT_decl_column(0x13)
   26694                    
   26695                    $C$DW$1024      .dwtag  DW_TAG_member
   26696                            .dwattr $C$DW$1024, DW_AT_type(*$C$DW$T$6)
   26697                            .dwattr $C$DW$1024, DW_AT_name("raw_accel")
   26698                            .dwattr $C$DW$1024, DW_AT_TI_symbol_name("raw_accel")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  488

   26699                            .dwattr $C$DW$1024, DW_AT_data_member_location[DW_OP_plus_uconst 0xf]
   26700                            .dwattr $C$DW$1024, DW_AT_accessibility(DW_ACCESS_public)
   26701                            .dwattr $C$DW$1024, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26702                            .dwattr $C$DW$1024, DW_AT_decl_line(0x75)
   26703                            .dwattr $C$DW$1024, DW_AT_decl_column(0x13)
   26704                    
   26705                    $C$DW$1025      .dwtag  DW_TAG_member
   26706                            .dwattr $C$DW$1025, DW_AT_type(*$C$DW$T$6)
   26707                            .dwattr $C$DW$1025, DW_AT_name("temp")
   26708                            .dwattr $C$DW$1025, DW_AT_TI_symbol_name("temp")
   26709                            .dwattr $C$DW$1025, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
   26710                            .dwattr $C$DW$1025, DW_AT_accessibility(DW_ACCESS_public)
   26711                            .dwattr $C$DW$1025, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26712                            .dwattr $C$DW$1025, DW_AT_decl_line(0x76)
   26713                            .dwattr $C$DW$1025, DW_AT_decl_column(0x13)
   26714                    
   26715                    $C$DW$1026      .dwtag  DW_TAG_member
   26716                            .dwattr $C$DW$1026, DW_AT_type(*$C$DW$T$6)
   26717                            .dwattr $C$DW$1026, DW_AT_name("int_enable")
   26718                            .dwattr $C$DW$1026, DW_AT_TI_symbol_name("int_enable")
   26719                            .dwattr $C$DW$1026, DW_AT_data_member_location[DW_OP_plus_uconst 0x11]
   26720                            .dwattr $C$DW$1026, DW_AT_accessibility(DW_ACCESS_public)
   26721                            .dwattr $C$DW$1026, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26722                            .dwattr $C$DW$1026, DW_AT_decl_line(0x77)
   26723                            .dwattr $C$DW$1026, DW_AT_decl_column(0x13)
   26724                    
   26725                    $C$DW$1027      .dwtag  DW_TAG_member
   26726                            .dwattr $C$DW$1027, DW_AT_type(*$C$DW$T$6)
   26727                            .dwattr $C$DW$1027, DW_AT_name("dmp_int_status")
   26728                            .dwattr $C$DW$1027, DW_AT_TI_symbol_name("dmp_int_status")
   26729                            .dwattr $C$DW$1027, DW_AT_data_member_location[DW_OP_plus_uconst 0x12]
   26730                            .dwattr $C$DW$1027, DW_AT_accessibility(DW_ACCESS_public)
   26731                            .dwattr $C$DW$1027, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26732                            .dwattr $C$DW$1027, DW_AT_decl_line(0x78)
   26733                            .dwattr $C$DW$1027, DW_AT_decl_column(0x13)
   26734                    
   26735                    $C$DW$1028      .dwtag  DW_TAG_member
   26736                            .dwattr $C$DW$1028, DW_AT_type(*$C$DW$T$6)
   26737                            .dwattr $C$DW$1028, DW_AT_name("int_status")
   26738                            .dwattr $C$DW$1028, DW_AT_TI_symbol_name("int_status")
   26739                            .dwattr $C$DW$1028, DW_AT_data_member_location[DW_OP_plus_uconst 0x13]
   26740                            .dwattr $C$DW$1028, DW_AT_accessibility(DW_ACCESS_public)
   26741                            .dwattr $C$DW$1028, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26742                            .dwattr $C$DW$1028, DW_AT_decl_line(0x79)
   26743                            .dwattr $C$DW$1028, DW_AT_decl_column(0x13)
   26744                    
   26745                    $C$DW$1029      .dwtag  DW_TAG_member
   26746                            .dwattr $C$DW$1029, DW_AT_type(*$C$DW$T$6)
   26747                            .dwattr $C$DW$1029, DW_AT_name("accel_intel")
   26748                            .dwattr $C$DW$1029, DW_AT_TI_symbol_name("accel_intel")
   26749                            .dwattr $C$DW$1029, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
   26750                            .dwattr $C$DW$1029, DW_AT_accessibility(DW_ACCESS_public)
   26751                            .dwattr $C$DW$1029, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26752                            .dwattr $C$DW$1029, DW_AT_decl_line(0x7a)
   26753                            .dwattr $C$DW$1029, DW_AT_decl_column(0x13)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  489

   26754                    
   26755                    $C$DW$1030      .dwtag  DW_TAG_member
   26756                            .dwattr $C$DW$1030, DW_AT_type(*$C$DW$T$6)
   26757                            .dwattr $C$DW$1030, DW_AT_name("pwr_mgmt_1")
   26758                            .dwattr $C$DW$1030, DW_AT_TI_symbol_name("pwr_mgmt_1")
   26759                            .dwattr $C$DW$1030, DW_AT_data_member_location[DW_OP_plus_uconst 0x15]
   26760                            .dwattr $C$DW$1030, DW_AT_accessibility(DW_ACCESS_public)
   26761                            .dwattr $C$DW$1030, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26762                            .dwattr $C$DW$1030, DW_AT_decl_line(0x7b)
   26763                            .dwattr $C$DW$1030, DW_AT_decl_column(0x13)
   26764                    
   26765                    $C$DW$1031      .dwtag  DW_TAG_member
   26766                            .dwattr $C$DW$1031, DW_AT_type(*$C$DW$T$6)
   26767                            .dwattr $C$DW$1031, DW_AT_name("pwr_mgmt_2")
   26768                            .dwattr $C$DW$1031, DW_AT_TI_symbol_name("pwr_mgmt_2")
   26769                            .dwattr $C$DW$1031, DW_AT_data_member_location[DW_OP_plus_uconst 0x16]
   26770                            .dwattr $C$DW$1031, DW_AT_accessibility(DW_ACCESS_public)
   26771                            .dwattr $C$DW$1031, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26772                            .dwattr $C$DW$1031, DW_AT_decl_line(0x7c)
   26773                            .dwattr $C$DW$1031, DW_AT_decl_column(0x13)
   26774                    
   26775                    $C$DW$1032      .dwtag  DW_TAG_member
   26776                            .dwattr $C$DW$1032, DW_AT_type(*$C$DW$T$6)
   26777                            .dwattr $C$DW$1032, DW_AT_name("int_pin_cfg")
   26778                            .dwattr $C$DW$1032, DW_AT_TI_symbol_name("int_pin_cfg")
   26779                            .dwattr $C$DW$1032, DW_AT_data_member_location[DW_OP_plus_uconst 0x17]
   26780                            .dwattr $C$DW$1032, DW_AT_accessibility(DW_ACCESS_public)
   26781                            .dwattr $C$DW$1032, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26782                            .dwattr $C$DW$1032, DW_AT_decl_line(0x7d)
   26783                            .dwattr $C$DW$1032, DW_AT_decl_column(0x13)
   26784                    
   26785                    $C$DW$1033      .dwtag  DW_TAG_member
   26786                            .dwattr $C$DW$1033, DW_AT_type(*$C$DW$T$6)
   26787                            .dwattr $C$DW$1033, DW_AT_name("mem_r_w")
   26788                            .dwattr $C$DW$1033, DW_AT_TI_symbol_name("mem_r_w")
   26789                            .dwattr $C$DW$1033, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
   26790                            .dwattr $C$DW$1033, DW_AT_accessibility(DW_ACCESS_public)
   26791                            .dwattr $C$DW$1033, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26792                            .dwattr $C$DW$1033, DW_AT_decl_line(0x7e)
   26793                            .dwattr $C$DW$1033, DW_AT_decl_column(0x13)
   26794                    
   26795                    $C$DW$1034      .dwtag  DW_TAG_member
   26796                            .dwattr $C$DW$1034, DW_AT_type(*$C$DW$T$6)
   26797                            .dwattr $C$DW$1034, DW_AT_name("accel_offs")
   26798                            .dwattr $C$DW$1034, DW_AT_TI_symbol_name("accel_offs")
   26799                            .dwattr $C$DW$1034, DW_AT_data_member_location[DW_OP_plus_uconst 0x19]
   26800                            .dwattr $C$DW$1034, DW_AT_accessibility(DW_ACCESS_public)
   26801                            .dwattr $C$DW$1034, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26802                            .dwattr $C$DW$1034, DW_AT_decl_line(0x7f)
   26803                            .dwattr $C$DW$1034, DW_AT_decl_column(0x13)
   26804                    
   26805                    $C$DW$1035      .dwtag  DW_TAG_member
   26806                            .dwattr $C$DW$1035, DW_AT_type(*$C$DW$T$6)
   26807                            .dwattr $C$DW$1035, DW_AT_name("i2c_mst")
   26808                            .dwattr $C$DW$1035, DW_AT_TI_symbol_name("i2c_mst")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  490

   26809                            .dwattr $C$DW$1035, DW_AT_data_member_location[DW_OP_plus_uconst 0x1a]
   26810                            .dwattr $C$DW$1035, DW_AT_accessibility(DW_ACCESS_public)
   26811                            .dwattr $C$DW$1035, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26812                            .dwattr $C$DW$1035, DW_AT_decl_line(0x80)
   26813                            .dwattr $C$DW$1035, DW_AT_decl_column(0x13)
   26814                    
   26815                    $C$DW$1036      .dwtag  DW_TAG_member
   26816                            .dwattr $C$DW$1036, DW_AT_type(*$C$DW$T$6)
   26817                            .dwattr $C$DW$1036, DW_AT_name("bank_sel")
   26818                            .dwattr $C$DW$1036, DW_AT_TI_symbol_name("bank_sel")
   26819                            .dwattr $C$DW$1036, DW_AT_data_member_location[DW_OP_plus_uconst 0x1b]
   26820                            .dwattr $C$DW$1036, DW_AT_accessibility(DW_ACCESS_public)
   26821                            .dwattr $C$DW$1036, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26822                            .dwattr $C$DW$1036, DW_AT_decl_line(0x81)
   26823                            .dwattr $C$DW$1036, DW_AT_decl_column(0x13)
   26824                    
   26825                    $C$DW$1037      .dwtag  DW_TAG_member
   26826                            .dwattr $C$DW$1037, DW_AT_type(*$C$DW$T$6)
   26827                            .dwattr $C$DW$1037, DW_AT_name("mem_start_addr")
   26828                            .dwattr $C$DW$1037, DW_AT_TI_symbol_name("mem_start_addr")
   26829                            .dwattr $C$DW$1037, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
   26830                            .dwattr $C$DW$1037, DW_AT_accessibility(DW_ACCESS_public)
   26831                            .dwattr $C$DW$1037, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26832                            .dwattr $C$DW$1037, DW_AT_decl_line(0x82)
   26833                            .dwattr $C$DW$1037, DW_AT_decl_column(0x13)
   26834                    
   26835                    $C$DW$1038      .dwtag  DW_TAG_member
   26836                            .dwattr $C$DW$1038, DW_AT_type(*$C$DW$T$6)
   26837                            .dwattr $C$DW$1038, DW_AT_name("prgm_start_h")
   26838                            .dwattr $C$DW$1038, DW_AT_TI_symbol_name("prgm_start_h")
   26839                            .dwattr $C$DW$1038, DW_AT_data_member_location[DW_OP_plus_uconst 0x1d]
   26840                            .dwattr $C$DW$1038, DW_AT_accessibility(DW_ACCESS_public)
   26841                            .dwattr $C$DW$1038, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26842                            .dwattr $C$DW$1038, DW_AT_decl_line(0x83)
   26843                            .dwattr $C$DW$1038, DW_AT_decl_column(0x13)
   26844                    
   26845                    $C$DW$1039      .dwtag  DW_TAG_member
   26846                            .dwattr $C$DW$1039, DW_AT_type(*$C$DW$T$6)
   26847                            .dwattr $C$DW$1039, DW_AT_name("s0_addr")
   26848                            .dwattr $C$DW$1039, DW_AT_TI_symbol_name("s0_addr")
   26849                            .dwattr $C$DW$1039, DW_AT_data_member_location[DW_OP_plus_uconst 0x1e]
   26850                            .dwattr $C$DW$1039, DW_AT_accessibility(DW_ACCESS_public)
   26851                            .dwattr $C$DW$1039, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26852                            .dwattr $C$DW$1039, DW_AT_decl_line(0x85)
   26853                            .dwattr $C$DW$1039, DW_AT_decl_column(0x13)
   26854                    
   26855                    $C$DW$1040      .dwtag  DW_TAG_member
   26856                            .dwattr $C$DW$1040, DW_AT_type(*$C$DW$T$6)
   26857                            .dwattr $C$DW$1040, DW_AT_name("s0_reg")
   26858                            .dwattr $C$DW$1040, DW_AT_TI_symbol_name("s0_reg")
   26859                            .dwattr $C$DW$1040, DW_AT_data_member_location[DW_OP_plus_uconst 0x1f]
   26860                            .dwattr $C$DW$1040, DW_AT_accessibility(DW_ACCESS_public)
   26861                            .dwattr $C$DW$1040, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26862                            .dwattr $C$DW$1040, DW_AT_decl_line(0x86)
   26863                            .dwattr $C$DW$1040, DW_AT_decl_column(0x13)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  491

   26864                    
   26865                    $C$DW$1041      .dwtag  DW_TAG_member
   26866                            .dwattr $C$DW$1041, DW_AT_type(*$C$DW$T$6)
   26867                            .dwattr $C$DW$1041, DW_AT_name("s0_ctrl")
   26868                            .dwattr $C$DW$1041, DW_AT_TI_symbol_name("s0_ctrl")
   26869                            .dwattr $C$DW$1041, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
   26870                            .dwattr $C$DW$1041, DW_AT_accessibility(DW_ACCESS_public)
   26871                            .dwattr $C$DW$1041, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26872                            .dwattr $C$DW$1041, DW_AT_decl_line(0x87)
   26873                            .dwattr $C$DW$1041, DW_AT_decl_column(0x13)
   26874                    
   26875                    $C$DW$1042      .dwtag  DW_TAG_member
   26876                            .dwattr $C$DW$1042, DW_AT_type(*$C$DW$T$6)
   26877                            .dwattr $C$DW$1042, DW_AT_name("s1_addr")
   26878                            .dwattr $C$DW$1042, DW_AT_TI_symbol_name("s1_addr")
   26879                            .dwattr $C$DW$1042, DW_AT_data_member_location[DW_OP_plus_uconst 0x21]
   26880                            .dwattr $C$DW$1042, DW_AT_accessibility(DW_ACCESS_public)
   26881                            .dwattr $C$DW$1042, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26882                            .dwattr $C$DW$1042, DW_AT_decl_line(0x88)
   26883                            .dwattr $C$DW$1042, DW_AT_decl_column(0x13)
   26884                    
   26885                    $C$DW$1043      .dwtag  DW_TAG_member
   26886                            .dwattr $C$DW$1043, DW_AT_type(*$C$DW$T$6)
   26887                            .dwattr $C$DW$1043, DW_AT_name("s1_reg")
   26888                            .dwattr $C$DW$1043, DW_AT_TI_symbol_name("s1_reg")
   26889                            .dwattr $C$DW$1043, DW_AT_data_member_location[DW_OP_plus_uconst 0x22]
   26890                            .dwattr $C$DW$1043, DW_AT_accessibility(DW_ACCESS_public)
   26891                            .dwattr $C$DW$1043, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26892                            .dwattr $C$DW$1043, DW_AT_decl_line(0x89)
   26893                            .dwattr $C$DW$1043, DW_AT_decl_column(0x13)
   26894                    
   26895                    $C$DW$1044      .dwtag  DW_TAG_member
   26896                            .dwattr $C$DW$1044, DW_AT_type(*$C$DW$T$6)
   26897                            .dwattr $C$DW$1044, DW_AT_name("s1_ctrl")
   26898                            .dwattr $C$DW$1044, DW_AT_TI_symbol_name("s1_ctrl")
   26899                            .dwattr $C$DW$1044, DW_AT_data_member_location[DW_OP_plus_uconst 0x23]
   26900                            .dwattr $C$DW$1044, DW_AT_accessibility(DW_ACCESS_public)
   26901                            .dwattr $C$DW$1044, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26902                            .dwattr $C$DW$1044, DW_AT_decl_line(0x8a)
   26903                            .dwattr $C$DW$1044, DW_AT_decl_column(0x13)
   26904                    
   26905                    $C$DW$1045      .dwtag  DW_TAG_member
   26906                            .dwattr $C$DW$1045, DW_AT_type(*$C$DW$T$6)
   26907                            .dwattr $C$DW$1045, DW_AT_name("s4_ctrl")
   26908                            .dwattr $C$DW$1045, DW_AT_TI_symbol_name("s4_ctrl")
   26909                            .dwattr $C$DW$1045, DW_AT_data_member_location[DW_OP_plus_uconst 0x24]
   26910                            .dwattr $C$DW$1045, DW_AT_accessibility(DW_ACCESS_public)
   26911                            .dwattr $C$DW$1045, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26912                            .dwattr $C$DW$1045, DW_AT_decl_line(0x8b)
   26913                            .dwattr $C$DW$1045, DW_AT_decl_column(0x13)
   26914                    
   26915                    $C$DW$1046      .dwtag  DW_TAG_member
   26916                            .dwattr $C$DW$1046, DW_AT_type(*$C$DW$T$6)
   26917                            .dwattr $C$DW$1046, DW_AT_name("s0_do")
   26918                            .dwattr $C$DW$1046, DW_AT_TI_symbol_name("s0_do")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  492

   26919                            .dwattr $C$DW$1046, DW_AT_data_member_location[DW_OP_plus_uconst 0x25]
   26920                            .dwattr $C$DW$1046, DW_AT_accessibility(DW_ACCESS_public)
   26921                            .dwattr $C$DW$1046, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26922                            .dwattr $C$DW$1046, DW_AT_decl_line(0x8c)
   26923                            .dwattr $C$DW$1046, DW_AT_decl_column(0x13)
   26924                    
   26925                    $C$DW$1047      .dwtag  DW_TAG_member
   26926                            .dwattr $C$DW$1047, DW_AT_type(*$C$DW$T$6)
   26927                            .dwattr $C$DW$1047, DW_AT_name("s1_do")
   26928                            .dwattr $C$DW$1047, DW_AT_TI_symbol_name("s1_do")
   26929                            .dwattr $C$DW$1047, DW_AT_data_member_location[DW_OP_plus_uconst 0x26]
   26930                            .dwattr $C$DW$1047, DW_AT_accessibility(DW_ACCESS_public)
   26931                            .dwattr $C$DW$1047, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26932                            .dwattr $C$DW$1047, DW_AT_decl_line(0x8d)
   26933                            .dwattr $C$DW$1047, DW_AT_decl_column(0x13)
   26934                    
   26935                    $C$DW$1048      .dwtag  DW_TAG_member
   26936                            .dwattr $C$DW$1048, DW_AT_type(*$C$DW$T$6)
   26937                            .dwattr $C$DW$1048, DW_AT_name("i2c_delay_ctrl")
   26938                            .dwattr $C$DW$1048, DW_AT_TI_symbol_name("i2c_delay_ctrl")
   26939                            .dwattr $C$DW$1048, DW_AT_data_member_location[DW_OP_plus_uconst 0x27]
   26940                            .dwattr $C$DW$1048, DW_AT_accessibility(DW_ACCESS_public)
   26941                            .dwattr $C$DW$1048, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26942                            .dwattr $C$DW$1048, DW_AT_decl_line(0x8e)
   26943                            .dwattr $C$DW$1048, DW_AT_decl_column(0x13)
   26944                    
   26945                    $C$DW$1049      .dwtag  DW_TAG_member
   26946                            .dwattr $C$DW$1049, DW_AT_type(*$C$DW$T$6)
   26947                            .dwattr $C$DW$1049, DW_AT_name("raw_compass")
   26948                            .dwattr $C$DW$1049, DW_AT_TI_symbol_name("raw_compass")
   26949                            .dwattr $C$DW$1049, DW_AT_data_member_location[DW_OP_plus_uconst 0x28]
   26950                            .dwattr $C$DW$1049, DW_AT_accessibility(DW_ACCESS_public)
   26951                            .dwattr $C$DW$1049, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26952                            .dwattr $C$DW$1049, DW_AT_decl_line(0x8f)
   26953                            .dwattr $C$DW$1049, DW_AT_decl_column(0x13)
   26954                    
   26955                    $C$DW$1050      .dwtag  DW_TAG_member
   26956                            .dwattr $C$DW$1050, DW_AT_type(*$C$DW$T$6)
   26957                            .dwattr $C$DW$1050, DW_AT_name("yg_offs_tc")
   26958                            .dwattr $C$DW$1050, DW_AT_TI_symbol_name("yg_offs_tc")
   26959                            .dwattr $C$DW$1050, DW_AT_data_member_location[DW_OP_plus_uconst 0x29]
   26960                            .dwattr $C$DW$1050, DW_AT_accessibility(DW_ACCESS_public)
   26961                            .dwattr $C$DW$1050, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26962                            .dwattr $C$DW$1050, DW_AT_decl_line(0x91)
   26963                            .dwattr $C$DW$1050, DW_AT_decl_column(0x13)
   26964                    
   26965                            .dwattr $C$DW$T$128, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26966                            .dwattr $C$DW$T$128, DW_AT_decl_line(0x65)
   26967                            .dwattr $C$DW$T$128, DW_AT_decl_column(0x08)
   26968                            .dwendtag $C$DW$T$128
   26969                    
   26970                    $C$DW$T$129     .dwtag  DW_TAG_const_type
   26971                            .dwattr $C$DW$T$129, DW_AT_type(*$C$DW$T$128)
   26972                    
   26973                    $C$DW$T$130     .dwtag  DW_TAG_pointer_type
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  493

   26974                            .dwattr $C$DW$T$130, DW_AT_type(*$C$DW$T$129)
   26975                            .dwattr $C$DW$T$130, DW_AT_address_class(0x20)
   26976                    
   26977                    
   26978                    $C$DW$T$135     .dwtag  DW_TAG_structure_type
   26979                            .dwattr $C$DW$T$135, DW_AT_name("gyro_state_s")
   26980                            .dwattr $C$DW$T$135, DW_AT_byte_size(0x38)
   26981                    $C$DW$1051      .dwtag  DW_TAG_member
   26982                            .dwattr $C$DW$1051, DW_AT_type(*$C$DW$T$130)
   26983                            .dwattr $C$DW$1051, DW_AT_name("reg")
   26984                            .dwattr $C$DW$1051, DW_AT_TI_symbol_name("reg")
   26985                            .dwattr $C$DW$1051, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
   26986                            .dwattr $C$DW$1051, DW_AT_accessibility(DW_ACCESS_public)
   26987                            .dwattr $C$DW$1051, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26988                            .dwattr $C$DW$1051, DW_AT_decl_line(0xf9)
   26989                            .dwattr $C$DW$1051, DW_AT_decl_column(0x1e)
   26990                    
   26991                    $C$DW$1052      .dwtag  DW_TAG_member
   26992                            .dwattr $C$DW$1052, DW_AT_type(*$C$DW$T$132)
   26993                            .dwattr $C$DW$1052, DW_AT_name("hw")
   26994                            .dwattr $C$DW$1052, DW_AT_TI_symbol_name("hw")
   26995                            .dwattr $C$DW$1052, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
   26996                            .dwattr $C$DW$1052, DW_AT_accessibility(DW_ACCESS_public)
   26997                            .dwattr $C$DW$1052, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   26998                            .dwattr $C$DW$1052, DW_AT_decl_line(0xfa)
   26999                            .dwattr $C$DW$1052, DW_AT_decl_column(0x18)
   27000                    
   27001                    $C$DW$1053      .dwtag  DW_TAG_member
   27002                            .dwattr $C$DW$1053, DW_AT_type(*$C$DW$T$127)
   27003                            .dwattr $C$DW$1053, DW_AT_name("chip_cfg")
   27004                            .dwattr $C$DW$1053, DW_AT_TI_symbol_name("chip_cfg")
   27005                            .dwattr $C$DW$1053, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
   27006                            .dwattr $C$DW$1053, DW_AT_accessibility(DW_ACCESS_public)
   27007                            .dwattr $C$DW$1053, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27008                            .dwattr $C$DW$1053, DW_AT_decl_line(0xfb)
   27009                            .dwattr $C$DW$1053, DW_AT_decl_column(0x17)
   27010                    
   27011                    $C$DW$1054      .dwtag  DW_TAG_member
   27012                            .dwattr $C$DW$1054, DW_AT_type(*$C$DW$T$134)
   27013                            .dwattr $C$DW$1054, DW_AT_name("test")
   27014                            .dwattr $C$DW$1054, DW_AT_TI_symbol_name("test")
   27015                            .dwattr $C$DW$1054, DW_AT_data_member_location[DW_OP_plus_uconst 0x34]
   27016                            .dwattr $C$DW$1054, DW_AT_accessibility(DW_ACCESS_public)
   27017                            .dwattr $C$DW$1054, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27018                            .dwattr $C$DW$1054, DW_AT_decl_line(0xfc)
   27019                            .dwattr $C$DW$1054, DW_AT_decl_column(0x1a)
   27020                    
   27021                            .dwattr $C$DW$T$135, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27022                            .dwattr $C$DW$T$135, DW_AT_decl_line(0xf8)
   27023                            .dwattr $C$DW$T$135, DW_AT_decl_column(0x08)
   27024                            .dwendtag $C$DW$T$135
   27025                    
   27026                    
   27027                    $C$DW$T$136     .dwtag  DW_TAG_structure_type
   27028                            .dwattr $C$DW$T$136, DW_AT_name("hw_s")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  494

   27029                            .dwattr $C$DW$T$136, DW_AT_byte_size(0x0e)
   27030                    $C$DW$1055      .dwtag  DW_TAG_member
   27031                            .dwattr $C$DW$1055, DW_AT_type(*$C$DW$T$6)
   27032                            .dwattr $C$DW$1055, DW_AT_name("addr")
   27033                            .dwattr $C$DW$1055, DW_AT_TI_symbol_name("addr")
   27034                            .dwattr $C$DW$1055, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
   27035                            .dwattr $C$DW$1055, DW_AT_accessibility(DW_ACCESS_public)
   27036                            .dwattr $C$DW$1055, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27037                            .dwattr $C$DW$1055, DW_AT_decl_line(0x97)
   27038                            .dwattr $C$DW$1055, DW_AT_decl_column(0x13)
   27039                    
   27040                    $C$DW$1056      .dwtag  DW_TAG_member
   27041                            .dwattr $C$DW$1056, DW_AT_type(*$C$DW$T$9)
   27042                            .dwattr $C$DW$1056, DW_AT_name("max_fifo")
   27043                            .dwattr $C$DW$1056, DW_AT_TI_symbol_name("max_fifo")
   27044                            .dwattr $C$DW$1056, DW_AT_data_member_location[DW_OP_plus_uconst 0x2]
   27045                            .dwattr $C$DW$1056, DW_AT_accessibility(DW_ACCESS_public)
   27046                            .dwattr $C$DW$1056, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27047                            .dwattr $C$DW$1056, DW_AT_decl_line(0x98)
   27048                            .dwattr $C$DW$1056, DW_AT_decl_column(0x14)
   27049                    
   27050                    $C$DW$1057      .dwtag  DW_TAG_member
   27051                            .dwattr $C$DW$1057, DW_AT_type(*$C$DW$T$6)
   27052                            .dwattr $C$DW$1057, DW_AT_name("num_reg")
   27053                            .dwattr $C$DW$1057, DW_AT_TI_symbol_name("num_reg")
   27054                            .dwattr $C$DW$1057, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
   27055                            .dwattr $C$DW$1057, DW_AT_accessibility(DW_ACCESS_public)
   27056                            .dwattr $C$DW$1057, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27057                            .dwattr $C$DW$1057, DW_AT_decl_line(0x99)
   27058                            .dwattr $C$DW$1057, DW_AT_decl_column(0x13)
   27059                    
   27060                    $C$DW$1058      .dwtag  DW_TAG_member
   27061                            .dwattr $C$DW$1058, DW_AT_type(*$C$DW$T$9)
   27062                            .dwattr $C$DW$1058, DW_AT_name("temp_sens")
   27063                            .dwattr $C$DW$1058, DW_AT_TI_symbol_name("temp_sens")
   27064                            .dwattr $C$DW$1058, DW_AT_data_member_location[DW_OP_plus_uconst 0x6]
   27065                            .dwattr $C$DW$1058, DW_AT_accessibility(DW_ACCESS_public)
   27066                            .dwattr $C$DW$1058, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27067                            .dwattr $C$DW$1058, DW_AT_decl_line(0x9a)
   27068                            .dwattr $C$DW$1058, DW_AT_decl_column(0x14)
   27069                    
   27070                    $C$DW$1059      .dwtag  DW_TAG_member
   27071                            .dwattr $C$DW$1059, DW_AT_type(*$C$DW$T$8)
   27072                            .dwattr $C$DW$1059, DW_AT_name("temp_offset")
   27073                            .dwattr $C$DW$1059, DW_AT_TI_symbol_name("temp_offset")
   27074                            .dwattr $C$DW$1059, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
   27075                            .dwattr $C$DW$1059, DW_AT_accessibility(DW_ACCESS_public)
   27076                            .dwattr $C$DW$1059, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27077                            .dwattr $C$DW$1059, DW_AT_decl_line(0x9b)
   27078                            .dwattr $C$DW$1059, DW_AT_decl_column(0x0b)
   27079                    
   27080                    $C$DW$1060      .dwtag  DW_TAG_member
   27081                            .dwattr $C$DW$1060, DW_AT_type(*$C$DW$T$9)
   27082                            .dwattr $C$DW$1060, DW_AT_name("bank_size")
   27083                            .dwattr $C$DW$1060, DW_AT_TI_symbol_name("bank_size")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  495

   27084                            .dwattr $C$DW$1060, DW_AT_data_member_location[DW_OP_plus_uconst 0xa]
   27085                            .dwattr $C$DW$1060, DW_AT_accessibility(DW_ACCESS_public)
   27086                            .dwattr $C$DW$1060, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27087                            .dwattr $C$DW$1060, DW_AT_decl_line(0x9c)
   27088                            .dwattr $C$DW$1060, DW_AT_decl_column(0x14)
   27089                    
   27090                    $C$DW$1061      .dwtag  DW_TAG_member
   27091                            .dwattr $C$DW$1061, DW_AT_type(*$C$DW$T$9)
   27092                            .dwattr $C$DW$1061, DW_AT_name("compass_fsr")
   27093                            .dwattr $C$DW$1061, DW_AT_TI_symbol_name("compass_fsr")
   27094                            .dwattr $C$DW$1061, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
   27095                            .dwattr $C$DW$1061, DW_AT_accessibility(DW_ACCESS_public)
   27096                            .dwattr $C$DW$1061, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27097                            .dwattr $C$DW$1061, DW_AT_decl_line(0x9e)
   27098                            .dwattr $C$DW$1061, DW_AT_decl_column(0x14)
   27099                    
   27100                            .dwattr $C$DW$T$136, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27101                            .dwattr $C$DW$T$136, DW_AT_decl_line(0x96)
   27102                            .dwattr $C$DW$T$136, DW_AT_decl_column(0x08)
   27103                            .dwendtag $C$DW$T$136
   27104                    
   27105                    $C$DW$T$131     .dwtag  DW_TAG_const_type
   27106                            .dwattr $C$DW$T$131, DW_AT_type(*$C$DW$T$136)
   27107                    
   27108                    $C$DW$T$132     .dwtag  DW_TAG_pointer_type
   27109                            .dwattr $C$DW$T$132, DW_AT_type(*$C$DW$T$131)
   27110                            .dwattr $C$DW$T$132, DW_AT_address_class(0x20)
   27111                    
   27112                    
   27113                    $C$DW$T$21      .dwtag  DW_TAG_structure_type
   27114                            .dwattr $C$DW$T$21, DW_AT_name("int_param_s")
   27115                            .dwattr $C$DW$T$21, DW_AT_byte_size(0x00)
   27116                            .dwattr $C$DW$T$21, DW_AT_decl_file("../MPU9250/inv_mpu.h")
   27117                            .dwattr $C$DW$T$21, DW_AT_decl_line(0x38)
   27118                            .dwattr $C$DW$T$21, DW_AT_decl_column(0x08)
   27119                            .dwendtag $C$DW$T$21
   27120                    
   27121                    $C$DW$T$231     .dwtag  DW_TAG_pointer_type
   27122                            .dwattr $C$DW$T$231, DW_AT_type(*$C$DW$T$21)
   27123                            .dwattr $C$DW$T$231, DW_AT_address_class(0x20)
   27124                    
   27125                    
   27126                    $C$DW$T$387     .dwtag  DW_TAG_enumeration_type
   27127                            .dwattr $C$DW$T$387, DW_AT_name("lp_accel_rate_e")
   27128                            .dwattr $C$DW$T$387, DW_AT_byte_size(0x01)
   27129                    $C$DW$1062      .dwtag  DW_TAG_enumerator
   27130                            .dwattr $C$DW$1062, DW_AT_name("INV_LPA_0_3125HZ")
   27131                            .dwattr $C$DW$1062, DW_AT_const_value(0x00)
   27132                            .dwattr $C$DW$1062, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27133                            .dwattr $C$DW$1062, DW_AT_decl_line(0x12d)
   27134                            .dwattr $C$DW$1062, DW_AT_decl_column(0x05)
   27135                    
   27136                    $C$DW$1063      .dwtag  DW_TAG_enumerator
   27137                            .dwattr $C$DW$1063, DW_AT_name("INV_LPA_0_625HZ")
   27138                            .dwattr $C$DW$1063, DW_AT_const_value(0x01)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  496

   27139                            .dwattr $C$DW$1063, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27140                            .dwattr $C$DW$1063, DW_AT_decl_line(0x12e)
   27141                            .dwattr $C$DW$1063, DW_AT_decl_column(0x05)
   27142                    
   27143                    $C$DW$1064      .dwtag  DW_TAG_enumerator
   27144                            .dwattr $C$DW$1064, DW_AT_name("INV_LPA_1_25HZ")
   27145                            .dwattr $C$DW$1064, DW_AT_const_value(0x02)
   27146                            .dwattr $C$DW$1064, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27147                            .dwattr $C$DW$1064, DW_AT_decl_line(0x12f)
   27148                            .dwattr $C$DW$1064, DW_AT_decl_column(0x05)
   27149                    
   27150                    $C$DW$1065      .dwtag  DW_TAG_enumerator
   27151                            .dwattr $C$DW$1065, DW_AT_name("INV_LPA_2_5HZ")
   27152                            .dwattr $C$DW$1065, DW_AT_const_value(0x03)
   27153                            .dwattr $C$DW$1065, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27154                            .dwattr $C$DW$1065, DW_AT_decl_line(0x130)
   27155                            .dwattr $C$DW$1065, DW_AT_decl_column(0x05)
   27156                    
   27157                    $C$DW$1066      .dwtag  DW_TAG_enumerator
   27158                            .dwattr $C$DW$1066, DW_AT_name("INV_LPA_5HZ")
   27159                            .dwattr $C$DW$1066, DW_AT_const_value(0x04)
   27160                            .dwattr $C$DW$1066, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27161                            .dwattr $C$DW$1066, DW_AT_decl_line(0x131)
   27162                            .dwattr $C$DW$1066, DW_AT_decl_column(0x05)
   27163                    
   27164                    $C$DW$1067      .dwtag  DW_TAG_enumerator
   27165                            .dwattr $C$DW$1067, DW_AT_name("INV_LPA_10HZ")
   27166                            .dwattr $C$DW$1067, DW_AT_const_value(0x05)
   27167                            .dwattr $C$DW$1067, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27168                            .dwattr $C$DW$1067, DW_AT_decl_line(0x132)
   27169                            .dwattr $C$DW$1067, DW_AT_decl_column(0x05)
   27170                    
   27171                    $C$DW$1068      .dwtag  DW_TAG_enumerator
   27172                            .dwattr $C$DW$1068, DW_AT_name("INV_LPA_20HZ")
   27173                            .dwattr $C$DW$1068, DW_AT_const_value(0x06)
   27174                            .dwattr $C$DW$1068, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27175                            .dwattr $C$DW$1068, DW_AT_decl_line(0x133)
   27176                            .dwattr $C$DW$1068, DW_AT_decl_column(0x05)
   27177                    
   27178                    $C$DW$1069      .dwtag  DW_TAG_enumerator
   27179                            .dwattr $C$DW$1069, DW_AT_name("INV_LPA_40HZ")
   27180                            .dwattr $C$DW$1069, DW_AT_const_value(0x07)
   27181                            .dwattr $C$DW$1069, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27182                            .dwattr $C$DW$1069, DW_AT_decl_line(0x134)
   27183                            .dwattr $C$DW$1069, DW_AT_decl_column(0x05)
   27184                    
   27185                    $C$DW$1070      .dwtag  DW_TAG_enumerator
   27186                            .dwattr $C$DW$1070, DW_AT_name("INV_LPA_80HZ")
   27187                            .dwattr $C$DW$1070, DW_AT_const_value(0x08)
   27188                            .dwattr $C$DW$1070, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27189                            .dwattr $C$DW$1070, DW_AT_decl_line(0x135)
   27190                            .dwattr $C$DW$1070, DW_AT_decl_column(0x05)
   27191                    
   27192                    $C$DW$1071      .dwtag  DW_TAG_enumerator
   27193                            .dwattr $C$DW$1071, DW_AT_name("INV_LPA_160HZ")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  497

   27194                            .dwattr $C$DW$1071, DW_AT_const_value(0x09)
   27195                            .dwattr $C$DW$1071, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27196                            .dwattr $C$DW$1071, DW_AT_decl_line(0x136)
   27197                            .dwattr $C$DW$1071, DW_AT_decl_column(0x05)
   27198                    
   27199                    $C$DW$1072      .dwtag  DW_TAG_enumerator
   27200                            .dwattr $C$DW$1072, DW_AT_name("INV_LPA_320HZ")
   27201                            .dwattr $C$DW$1072, DW_AT_const_value(0x0a)
   27202                            .dwattr $C$DW$1072, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27203                            .dwattr $C$DW$1072, DW_AT_decl_line(0x137)
   27204                            .dwattr $C$DW$1072, DW_AT_decl_column(0x05)
   27205                    
   27206                    $C$DW$1073      .dwtag  DW_TAG_enumerator
   27207                            .dwattr $C$DW$1073, DW_AT_name("INV_LPA_640HZ")
   27208                            .dwattr $C$DW$1073, DW_AT_const_value(0x0b)
   27209                            .dwattr $C$DW$1073, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27210                            .dwattr $C$DW$1073, DW_AT_decl_line(0x138)
   27211                            .dwattr $C$DW$1073, DW_AT_decl_column(0x05)
   27212                    
   27213                            .dwattr $C$DW$T$387, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27214                            .dwattr $C$DW$T$387, DW_AT_decl_line(0x126)
   27215                            .dwattr $C$DW$T$387, DW_AT_decl_column(0x06)
   27216                            .dwendtag $C$DW$T$387
   27217                    
   27218                    
   27219                    $C$DW$T$388     .dwtag  DW_TAG_enumeration_type
   27220                            .dwattr $C$DW$T$388, DW_AT_name("lpf_e")
   27221                            .dwattr $C$DW$T$388, DW_AT_byte_size(0x01)
   27222                    $C$DW$1074      .dwtag  DW_TAG_enumerator
   27223                            .dwattr $C$DW$1074, DW_AT_name("INV_FILTER_256HZ_NOLPF2")
   27224                            .dwattr $C$DW$1074, DW_AT_const_value(0x00)
   27225                            .dwattr $C$DW$1074, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27226                            .dwattr $C$DW$1074, DW_AT_decl_line(0x101)
   27227                            .dwattr $C$DW$1074, DW_AT_decl_column(0x05)
   27228                    
   27229                    $C$DW$1075      .dwtag  DW_TAG_enumerator
   27230                            .dwattr $C$DW$1075, DW_AT_name("INV_FILTER_188HZ")
   27231                            .dwattr $C$DW$1075, DW_AT_const_value(0x01)
   27232                            .dwattr $C$DW$1075, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27233                            .dwattr $C$DW$1075, DW_AT_decl_line(0x102)
   27234                            .dwattr $C$DW$1075, DW_AT_decl_column(0x05)
   27235                    
   27236                    $C$DW$1076      .dwtag  DW_TAG_enumerator
   27237                            .dwattr $C$DW$1076, DW_AT_name("INV_FILTER_98HZ")
   27238                            .dwattr $C$DW$1076, DW_AT_const_value(0x02)
   27239                            .dwattr $C$DW$1076, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27240                            .dwattr $C$DW$1076, DW_AT_decl_line(0x103)
   27241                            .dwattr $C$DW$1076, DW_AT_decl_column(0x05)
   27242                    
   27243                    $C$DW$1077      .dwtag  DW_TAG_enumerator
   27244                            .dwattr $C$DW$1077, DW_AT_name("INV_FILTER_42HZ")
   27245                            .dwattr $C$DW$1077, DW_AT_const_value(0x03)
   27246                            .dwattr $C$DW$1077, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27247                            .dwattr $C$DW$1077, DW_AT_decl_line(0x104)
   27248                            .dwattr $C$DW$1077, DW_AT_decl_column(0x05)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  498

   27249                    
   27250                    $C$DW$1078      .dwtag  DW_TAG_enumerator
   27251                            .dwattr $C$DW$1078, DW_AT_name("INV_FILTER_20HZ")
   27252                            .dwattr $C$DW$1078, DW_AT_const_value(0x04)
   27253                            .dwattr $C$DW$1078, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27254                            .dwattr $C$DW$1078, DW_AT_decl_line(0x105)
   27255                            .dwattr $C$DW$1078, DW_AT_decl_column(0x05)
   27256                    
   27257                    $C$DW$1079      .dwtag  DW_TAG_enumerator
   27258                            .dwattr $C$DW$1079, DW_AT_name("INV_FILTER_10HZ")
   27259                            .dwattr $C$DW$1079, DW_AT_const_value(0x05)
   27260                            .dwattr $C$DW$1079, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27261                            .dwattr $C$DW$1079, DW_AT_decl_line(0x106)
   27262                            .dwattr $C$DW$1079, DW_AT_decl_column(0x05)
   27263                    
   27264                    $C$DW$1080      .dwtag  DW_TAG_enumerator
   27265                            .dwattr $C$DW$1080, DW_AT_name("INV_FILTER_5HZ")
   27266                            .dwattr $C$DW$1080, DW_AT_const_value(0x06)
   27267                            .dwattr $C$DW$1080, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27268                            .dwattr $C$DW$1080, DW_AT_decl_line(0x107)
   27269                            .dwattr $C$DW$1080, DW_AT_decl_column(0x05)
   27270                    
   27271                    $C$DW$1081      .dwtag  DW_TAG_enumerator
   27272                            .dwattr $C$DW$1081, DW_AT_name("INV_FILTER_2100HZ_NOLPF")
   27273                            .dwattr $C$DW$1081, DW_AT_const_value(0x07)
   27274                            .dwattr $C$DW$1081, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27275                            .dwattr $C$DW$1081, DW_AT_decl_line(0x108)
   27276                            .dwattr $C$DW$1081, DW_AT_decl_column(0x05)
   27277                    
   27278                    $C$DW$1082      .dwtag  DW_TAG_enumerator
   27279                            .dwattr $C$DW$1082, DW_AT_name("NUM_FILTER")
   27280                            .dwattr $C$DW$1082, DW_AT_const_value(0x08)
   27281                            .dwattr $C$DW$1082, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27282                            .dwattr $C$DW$1082, DW_AT_decl_line(0x109)
   27283                            .dwattr $C$DW$1082, DW_AT_decl_column(0x05)
   27284                    
   27285                            .dwattr $C$DW$T$388, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27286                            .dwattr $C$DW$T$388, DW_AT_decl_line(0x100)
   27287                            .dwattr $C$DW$T$388, DW_AT_decl_column(0x06)
   27288                            .dwendtag $C$DW$T$388
   27289                    
   27290                    
   27291                    $C$DW$T$137     .dwtag  DW_TAG_structure_type
   27292                            .dwattr $C$DW$T$137, DW_AT_name("motion_int_cache_s")
   27293                            .dwattr $C$DW$T$137, DW_AT_byte_size(0x0c)
   27294                    $C$DW$1083      .dwtag  DW_TAG_member
   27295                            .dwattr $C$DW$1083, DW_AT_type(*$C$DW$T$9)
   27296                            .dwattr $C$DW$1083, DW_AT_name("gyro_fsr")
   27297                            .dwattr $C$DW$1083, DW_AT_TI_symbol_name("gyro_fsr")
   27298                            .dwattr $C$DW$1083, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
   27299                            .dwattr $C$DW$1083, DW_AT_accessibility(DW_ACCESS_public)
   27300                            .dwattr $C$DW$1083, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27301                            .dwattr $C$DW$1083, DW_AT_decl_line(0xa7)
   27302                            .dwattr $C$DW$1083, DW_AT_decl_column(0x14)
   27303                    
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  499

   27304                    $C$DW$1084      .dwtag  DW_TAG_member
   27305                            .dwattr $C$DW$1084, DW_AT_type(*$C$DW$T$6)
   27306                            .dwattr $C$DW$1084, DW_AT_name("accel_fsr")
   27307                            .dwattr $C$DW$1084, DW_AT_TI_symbol_name("accel_fsr")
   27308                            .dwattr $C$DW$1084, DW_AT_data_member_location[DW_OP_plus_uconst 0x2]
   27309                            .dwattr $C$DW$1084, DW_AT_accessibility(DW_ACCESS_public)
   27310                            .dwattr $C$DW$1084, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27311                            .dwattr $C$DW$1084, DW_AT_decl_line(0xa8)
   27312                            .dwattr $C$DW$1084, DW_AT_decl_column(0x13)
   27313                    
   27314                    $C$DW$1085      .dwtag  DW_TAG_member
   27315                            .dwattr $C$DW$1085, DW_AT_type(*$C$DW$T$9)
   27316                            .dwattr $C$DW$1085, DW_AT_name("lpf")
   27317                            .dwattr $C$DW$1085, DW_AT_TI_symbol_name("lpf")
   27318                            .dwattr $C$DW$1085, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
   27319                            .dwattr $C$DW$1085, DW_AT_accessibility(DW_ACCESS_public)
   27320                            .dwattr $C$DW$1085, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27321                            .dwattr $C$DW$1085, DW_AT_decl_line(0xa9)
   27322                            .dwattr $C$DW$1085, DW_AT_decl_column(0x14)
   27323                    
   27324                    $C$DW$1086      .dwtag  DW_TAG_member
   27325                            .dwattr $C$DW$1086, DW_AT_type(*$C$DW$T$9)
   27326                            .dwattr $C$DW$1086, DW_AT_name("sample_rate")
   27327                            .dwattr $C$DW$1086, DW_AT_TI_symbol_name("sample_rate")
   27328                            .dwattr $C$DW$1086, DW_AT_data_member_location[DW_OP_plus_uconst 0x6]
   27329                            .dwattr $C$DW$1086, DW_AT_accessibility(DW_ACCESS_public)
   27330                            .dwattr $C$DW$1086, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27331                            .dwattr $C$DW$1086, DW_AT_decl_line(0xaa)
   27332                            .dwattr $C$DW$1086, DW_AT_decl_column(0x14)
   27333                    
   27334                    $C$DW$1087      .dwtag  DW_TAG_member
   27335                            .dwattr $C$DW$1087, DW_AT_type(*$C$DW$T$6)
   27336                            .dwattr $C$DW$1087, DW_AT_name("sensors_on")
   27337                            .dwattr $C$DW$1087, DW_AT_TI_symbol_name("sensors_on")
   27338                            .dwattr $C$DW$1087, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
   27339                            .dwattr $C$DW$1087, DW_AT_accessibility(DW_ACCESS_public)
   27340                            .dwattr $C$DW$1087, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27341                            .dwattr $C$DW$1087, DW_AT_decl_line(0xab)
   27342                            .dwattr $C$DW$1087, DW_AT_decl_column(0x13)
   27343                    
   27344                    $C$DW$1088      .dwtag  DW_TAG_member
   27345                            .dwattr $C$DW$1088, DW_AT_type(*$C$DW$T$6)
   27346                            .dwattr $C$DW$1088, DW_AT_name("fifo_sensors")
   27347                            .dwattr $C$DW$1088, DW_AT_TI_symbol_name("fifo_sensors")
   27348                            .dwattr $C$DW$1088, DW_AT_data_member_location[DW_OP_plus_uconst 0x9]
   27349                            .dwattr $C$DW$1088, DW_AT_accessibility(DW_ACCESS_public)
   27350                            .dwattr $C$DW$1088, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27351                            .dwattr $C$DW$1088, DW_AT_decl_line(0xac)
   27352                            .dwattr $C$DW$1088, DW_AT_decl_column(0x13)
   27353                    
   27354                    $C$DW$1089      .dwtag  DW_TAG_member
   27355                            .dwattr $C$DW$1089, DW_AT_type(*$C$DW$T$6)
   27356                            .dwattr $C$DW$1089, DW_AT_name("dmp_on")
   27357                            .dwattr $C$DW$1089, DW_AT_TI_symbol_name("dmp_on")
   27358                            .dwattr $C$DW$1089, DW_AT_data_member_location[DW_OP_plus_uconst 0xa]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  500

   27359                            .dwattr $C$DW$1089, DW_AT_accessibility(DW_ACCESS_public)
   27360                            .dwattr $C$DW$1089, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27361                            .dwattr $C$DW$1089, DW_AT_decl_line(0xad)
   27362                            .dwattr $C$DW$1089, DW_AT_decl_column(0x13)
   27363                    
   27364                            .dwattr $C$DW$T$137, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27365                            .dwattr $C$DW$T$137, DW_AT_decl_line(0xa6)
   27366                            .dwattr $C$DW$T$137, DW_AT_decl_column(0x08)
   27367                            .dwendtag $C$DW$T$137
   27368                    
   27369                    
   27370                    $C$DW$T$138     .dwtag  DW_TAG_structure_type
   27371                            .dwattr $C$DW$T$138, DW_AT_name("test_s")
   27372                            .dwattr $C$DW$T$138, DW_AT_byte_size(0x30)
   27373                    $C$DW$1090      .dwtag  DW_TAG_member
   27374                            .dwattr $C$DW$1090, DW_AT_type(*$C$DW$T$13)
   27375                            .dwattr $C$DW$1090, DW_AT_name("gyro_sens")
   27376                            .dwattr $C$DW$1090, DW_AT_TI_symbol_name("gyro_sens")
   27377                            .dwattr $C$DW$1090, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
   27378                            .dwattr $C$DW$1090, DW_AT_accessibility(DW_ACCESS_public)
   27379                            .dwattr $C$DW$1090, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27380                            .dwattr $C$DW$1090, DW_AT_decl_line(0xe3)
   27381                            .dwattr $C$DW$1090, DW_AT_decl_column(0x13)
   27382                    
   27383                    $C$DW$1091      .dwtag  DW_TAG_member
   27384                            .dwattr $C$DW$1091, DW_AT_type(*$C$DW$T$13)
   27385                            .dwattr $C$DW$1091, DW_AT_name("accel_sens")
   27386                            .dwattr $C$DW$1091, DW_AT_TI_symbol_name("accel_sens")
   27387                            .dwattr $C$DW$1091, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
   27388                            .dwattr $C$DW$1091, DW_AT_accessibility(DW_ACCESS_public)
   27389                            .dwattr $C$DW$1091, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27390                            .dwattr $C$DW$1091, DW_AT_decl_line(0xe4)
   27391                            .dwattr $C$DW$1091, DW_AT_decl_column(0x13)
   27392                    
   27393                    $C$DW$1092      .dwtag  DW_TAG_member
   27394                            .dwattr $C$DW$1092, DW_AT_type(*$C$DW$T$6)
   27395                            .dwattr $C$DW$1092, DW_AT_name("reg_rate_div")
   27396                            .dwattr $C$DW$1092, DW_AT_TI_symbol_name("reg_rate_div")
   27397                            .dwattr $C$DW$1092, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
   27398                            .dwattr $C$DW$1092, DW_AT_accessibility(DW_ACCESS_public)
   27399                            .dwattr $C$DW$1092, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27400                            .dwattr $C$DW$1092, DW_AT_decl_line(0xe5)
   27401                            .dwattr $C$DW$1092, DW_AT_decl_column(0x13)
   27402                    
   27403                    $C$DW$1093      .dwtag  DW_TAG_member
   27404                            .dwattr $C$DW$1093, DW_AT_type(*$C$DW$T$6)
   27405                            .dwattr $C$DW$1093, DW_AT_name("reg_lpf")
   27406                            .dwattr $C$DW$1093, DW_AT_TI_symbol_name("reg_lpf")
   27407                            .dwattr $C$DW$1093, DW_AT_data_member_location[DW_OP_plus_uconst 0x9]
   27408                            .dwattr $C$DW$1093, DW_AT_accessibility(DW_ACCESS_public)
   27409                            .dwattr $C$DW$1093, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27410                            .dwattr $C$DW$1093, DW_AT_decl_line(0xe6)
   27411                            .dwattr $C$DW$1093, DW_AT_decl_column(0x13)
   27412                    
   27413                    $C$DW$1094      .dwtag  DW_TAG_member
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  501

   27414                            .dwattr $C$DW$1094, DW_AT_type(*$C$DW$T$6)
   27415                            .dwattr $C$DW$1094, DW_AT_name("reg_gyro_fsr")
   27416                            .dwattr $C$DW$1094, DW_AT_TI_symbol_name("reg_gyro_fsr")
   27417                            .dwattr $C$DW$1094, DW_AT_data_member_location[DW_OP_plus_uconst 0xa]
   27418                            .dwattr $C$DW$1094, DW_AT_accessibility(DW_ACCESS_public)
   27419                            .dwattr $C$DW$1094, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27420                            .dwattr $C$DW$1094, DW_AT_decl_line(0xe7)
   27421                            .dwattr $C$DW$1094, DW_AT_decl_column(0x13)
   27422                    
   27423                    $C$DW$1095      .dwtag  DW_TAG_member
   27424                            .dwattr $C$DW$1095, DW_AT_type(*$C$DW$T$6)
   27425                            .dwattr $C$DW$1095, DW_AT_name("reg_accel_fsr")
   27426                            .dwattr $C$DW$1095, DW_AT_TI_symbol_name("reg_accel_fsr")
   27427                            .dwattr $C$DW$1095, DW_AT_data_member_location[DW_OP_plus_uconst 0xb]
   27428                            .dwattr $C$DW$1095, DW_AT_accessibility(DW_ACCESS_public)
   27429                            .dwattr $C$DW$1095, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27430                            .dwattr $C$DW$1095, DW_AT_decl_line(0xe8)
   27431                            .dwattr $C$DW$1095, DW_AT_decl_column(0x13)
   27432                    
   27433                    $C$DW$1096      .dwtag  DW_TAG_member
   27434                            .dwattr $C$DW$1096, DW_AT_type(*$C$DW$T$9)
   27435                            .dwattr $C$DW$1096, DW_AT_name("wait_ms")
   27436                            .dwattr $C$DW$1096, DW_AT_TI_symbol_name("wait_ms")
   27437                            .dwattr $C$DW$1096, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
   27438                            .dwattr $C$DW$1096, DW_AT_accessibility(DW_ACCESS_public)
   27439                            .dwattr $C$DW$1096, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27440                            .dwattr $C$DW$1096, DW_AT_decl_line(0xe9)
   27441                            .dwattr $C$DW$1096, DW_AT_decl_column(0x14)
   27442                    
   27443                    $C$DW$1097      .dwtag  DW_TAG_member
   27444                            .dwattr $C$DW$1097, DW_AT_type(*$C$DW$T$6)
   27445                            .dwattr $C$DW$1097, DW_AT_name("packet_thresh")
   27446                            .dwattr $C$DW$1097, DW_AT_TI_symbol_name("packet_thresh")
   27447                            .dwattr $C$DW$1097, DW_AT_data_member_location[DW_OP_plus_uconst 0xe]
   27448                            .dwattr $C$DW$1097, DW_AT_accessibility(DW_ACCESS_public)
   27449                            .dwattr $C$DW$1097, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27450                            .dwattr $C$DW$1097, DW_AT_decl_line(0xea)
   27451                            .dwattr $C$DW$1097, DW_AT_decl_column(0x13)
   27452                    
   27453                    $C$DW$1098      .dwtag  DW_TAG_member
   27454                            .dwattr $C$DW$1098, DW_AT_type(*$C$DW$T$16)
   27455                            .dwattr $C$DW$1098, DW_AT_name("min_dps")
   27456                            .dwattr $C$DW$1098, DW_AT_TI_symbol_name("min_dps")
   27457                            .dwattr $C$DW$1098, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
   27458                            .dwattr $C$DW$1098, DW_AT_accessibility(DW_ACCESS_public)
   27459                            .dwattr $C$DW$1098, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27460                            .dwattr $C$DW$1098, DW_AT_decl_line(0xeb)
   27461                            .dwattr $C$DW$1098, DW_AT_decl_column(0x0b)
   27462                    
   27463                    $C$DW$1099      .dwtag  DW_TAG_member
   27464                            .dwattr $C$DW$1099, DW_AT_type(*$C$DW$T$16)
   27465                            .dwattr $C$DW$1099, DW_AT_name("max_dps")
   27466                            .dwattr $C$DW$1099, DW_AT_TI_symbol_name("max_dps")
   27467                            .dwattr $C$DW$1099, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
   27468                            .dwattr $C$DW$1099, DW_AT_accessibility(DW_ACCESS_public)
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  502

   27469                            .dwattr $C$DW$1099, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27470                            .dwattr $C$DW$1099, DW_AT_decl_line(0xec)
   27471                            .dwattr $C$DW$1099, DW_AT_decl_column(0x0b)
   27472                    
   27473                    $C$DW$1100      .dwtag  DW_TAG_member
   27474                            .dwattr $C$DW$1100, DW_AT_type(*$C$DW$T$16)
   27475                            .dwattr $C$DW$1100, DW_AT_name("max_gyro_var")
   27476                            .dwattr $C$DW$1100, DW_AT_TI_symbol_name("max_gyro_var")
   27477                            .dwattr $C$DW$1100, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
   27478                            .dwattr $C$DW$1100, DW_AT_accessibility(DW_ACCESS_public)
   27479                            .dwattr $C$DW$1100, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27480                            .dwattr $C$DW$1100, DW_AT_decl_line(0xed)
   27481                            .dwattr $C$DW$1100, DW_AT_decl_column(0x0b)
   27482                    
   27483                    $C$DW$1101      .dwtag  DW_TAG_member
   27484                            .dwattr $C$DW$1101, DW_AT_type(*$C$DW$T$16)
   27485                            .dwattr $C$DW$1101, DW_AT_name("min_g")
   27486                            .dwattr $C$DW$1101, DW_AT_TI_symbol_name("min_g")
   27487                            .dwattr $C$DW$1101, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
   27488                            .dwattr $C$DW$1101, DW_AT_accessibility(DW_ACCESS_public)
   27489                            .dwattr $C$DW$1101, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27490                            .dwattr $C$DW$1101, DW_AT_decl_line(0xee)
   27491                            .dwattr $C$DW$1101, DW_AT_decl_column(0x0b)
   27492                    
   27493                    $C$DW$1102      .dwtag  DW_TAG_member
   27494                            .dwattr $C$DW$1102, DW_AT_type(*$C$DW$T$16)
   27495                            .dwattr $C$DW$1102, DW_AT_name("max_g")
   27496                            .dwattr $C$DW$1102, DW_AT_TI_symbol_name("max_g")
   27497                            .dwattr $C$DW$1102, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
   27498                            .dwattr $C$DW$1102, DW_AT_accessibility(DW_ACCESS_public)
   27499                            .dwattr $C$DW$1102, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27500                            .dwattr $C$DW$1102, DW_AT_decl_line(0xef)
   27501                            .dwattr $C$DW$1102, DW_AT_decl_column(0x0b)
   27502                    
   27503                    $C$DW$1103      .dwtag  DW_TAG_member
   27504                            .dwattr $C$DW$1103, DW_AT_type(*$C$DW$T$16)
   27505                            .dwattr $C$DW$1103, DW_AT_name("max_accel_var")
   27506                            .dwattr $C$DW$1103, DW_AT_TI_symbol_name("max_accel_var")
   27507                            .dwattr $C$DW$1103, DW_AT_data_member_location[DW_OP_plus_uconst 0x24]
   27508                            .dwattr $C$DW$1103, DW_AT_accessibility(DW_ACCESS_public)
   27509                            .dwattr $C$DW$1103, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27510                            .dwattr $C$DW$1103, DW_AT_decl_line(0xf0)
   27511                            .dwattr $C$DW$1103, DW_AT_decl_column(0x0b)
   27512                    
   27513                    $C$DW$1104      .dwtag  DW_TAG_member
   27514                            .dwattr $C$DW$1104, DW_AT_type(*$C$DW$T$16)
   27515                            .dwattr $C$DW$1104, DW_AT_name("max_g_offset")
   27516                            .dwattr $C$DW$1104, DW_AT_TI_symbol_name("max_g_offset")
   27517                            .dwattr $C$DW$1104, DW_AT_data_member_location[DW_OP_plus_uconst 0x28]
   27518                            .dwattr $C$DW$1104, DW_AT_accessibility(DW_ACCESS_public)
   27519                            .dwattr $C$DW$1104, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27520                            .dwattr $C$DW$1104, DW_AT_decl_line(0xf2)
   27521                            .dwattr $C$DW$1104, DW_AT_decl_column(0x0b)
   27522                    
   27523                    $C$DW$1105      .dwtag  DW_TAG_member
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  503

   27524                            .dwattr $C$DW$1105, DW_AT_type(*$C$DW$T$9)
   27525                            .dwattr $C$DW$1105, DW_AT_name("sample_wait_ms")
   27526                            .dwattr $C$DW$1105, DW_AT_TI_symbol_name("sample_wait_ms")
   27527                            .dwattr $C$DW$1105, DW_AT_data_member_location[DW_OP_plus_uconst 0x2c]
   27528                            .dwattr $C$DW$1105, DW_AT_accessibility(DW_ACCESS_public)
   27529                            .dwattr $C$DW$1105, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27530                            .dwattr $C$DW$1105, DW_AT_decl_line(0xf3)
   27531                            .dwattr $C$DW$1105, DW_AT_decl_column(0x14)
   27532                    
   27533                            .dwattr $C$DW$T$138, DW_AT_decl_file("../MPU9250/inv_mpu.c")
   27534                            .dwattr $C$DW$T$138, DW_AT_decl_line(0xe2)
   27535                            .dwattr $C$DW$T$138, DW_AT_decl_column(0x08)
   27536                            .dwendtag $C$DW$T$138
   27537                    
   27538                    $C$DW$T$133     .dwtag  DW_TAG_const_type
   27539                            .dwattr $C$DW$T$133, DW_AT_type(*$C$DW$T$138)
   27540                    
   27541                    $C$DW$T$134     .dwtag  DW_TAG_pointer_type
   27542                            .dwattr $C$DW$T$134, DW_AT_type(*$C$DW$T$133)
   27543                            .dwattr $C$DW$T$134, DW_AT_address_class(0x20)
   27544                    
   27545                            .dwattr $C$DW$CU, DW_AT_language(DW_LANG_C)
   27546                    
   27547                    ;***************************************************************
   27548                    ;* DWARF CIE ENTRIES                                           *
   27549                    ;***************************************************************
   27550                    
   27551                    $C$DW$CIE       .dwcie 14
   27552                            .dwcfi  cfa_register, 13
   27553                            .dwcfi  cfa_offset, 0
   27554                            .dwcfi  same_value, 4
   27555                            .dwcfi  same_value, 5
   27556                            .dwcfi  same_value, 6
   27557                            .dwcfi  same_value, 7
   27558                            .dwcfi  same_value, 8
   27559                            .dwcfi  same_value, 9
   27560                            .dwcfi  same_value, 10
   27561                            .dwcfi  same_value, 11
   27562                            .dwendentry
   27563                    
   27564                    ;***************************************************************
   27565                    ;* DWARF REGISTER MAP                                          *
   27566                    ;***************************************************************
   27567                    
   27568                    $C$DW$1106      .dwtag  DW_TAG_TI_assign_register
   27569                            .dwattr $C$DW$1106, DW_AT_name("A1")
   27570                            .dwattr $C$DW$1106, DW_AT_location[DW_OP_reg0]
   27571                    
   27572                    $C$DW$1107      .dwtag  DW_TAG_TI_assign_register
   27573                            .dwattr $C$DW$1107, DW_AT_name("A2")
   27574                            .dwattr $C$DW$1107, DW_AT_location[DW_OP_reg1]
   27575                    
   27576                    $C$DW$1108      .dwtag  DW_TAG_TI_assign_register
   27577                            .dwattr $C$DW$1108, DW_AT_name("A3")
   27578                            .dwattr $C$DW$1108, DW_AT_location[DW_OP_reg2]
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  504

   27579                    
   27580                    $C$DW$1109      .dwtag  DW_TAG_TI_assign_register
   27581                            .dwattr $C$DW$1109, DW_AT_name("A4")
   27582                            .dwattr $C$DW$1109, DW_AT_location[DW_OP_reg3]
   27583                    
   27584                    $C$DW$1110      .dwtag  DW_TAG_TI_assign_register
   27585                            .dwattr $C$DW$1110, DW_AT_name("V1")
   27586                            .dwattr $C$DW$1110, DW_AT_location[DW_OP_reg4]
   27587                    
   27588                    $C$DW$1111      .dwtag  DW_TAG_TI_assign_register
   27589                            .dwattr $C$DW$1111, DW_AT_name("V2")
   27590                            .dwattr $C$DW$1111, DW_AT_location[DW_OP_reg5]
   27591                    
   27592                    $C$DW$1112      .dwtag  DW_TAG_TI_assign_register
   27593                            .dwattr $C$DW$1112, DW_AT_name("V3")
   27594                            .dwattr $C$DW$1112, DW_AT_location[DW_OP_reg6]
   27595                    
   27596                    $C$DW$1113      .dwtag  DW_TAG_TI_assign_register
   27597                            .dwattr $C$DW$1113, DW_AT_name("V4")
   27598                            .dwattr $C$DW$1113, DW_AT_location[DW_OP_reg7]
   27599                    
   27600                    $C$DW$1114      .dwtag  DW_TAG_TI_assign_register
   27601                            .dwattr $C$DW$1114, DW_AT_name("V5")
   27602                            .dwattr $C$DW$1114, DW_AT_location[DW_OP_reg8]
   27603                    
   27604                    $C$DW$1115      .dwtag  DW_TAG_TI_assign_register
   27605                            .dwattr $C$DW$1115, DW_AT_name("V6")
   27606                            .dwattr $C$DW$1115, DW_AT_location[DW_OP_reg9]
   27607                    
   27608                    $C$DW$1116      .dwtag  DW_TAG_TI_assign_register
   27609                            .dwattr $C$DW$1116, DW_AT_name("V7")
   27610                            .dwattr $C$DW$1116, DW_AT_location[DW_OP_reg10]
   27611                    
   27612                    $C$DW$1117      .dwtag  DW_TAG_TI_assign_register
   27613                            .dwattr $C$DW$1117, DW_AT_name("V8")
   27614                            .dwattr $C$DW$1117, DW_AT_location[DW_OP_reg11]
   27615                    
   27616                    $C$DW$1118      .dwtag  DW_TAG_TI_assign_register
   27617                            .dwattr $C$DW$1118, DW_AT_name("V9")
   27618                            .dwattr $C$DW$1118, DW_AT_location[DW_OP_reg12]
   27619                    
   27620                    $C$DW$1119      .dwtag  DW_TAG_TI_assign_register
   27621                            .dwattr $C$DW$1119, DW_AT_name("SP")
   27622                            .dwattr $C$DW$1119, DW_AT_location[DW_OP_reg13]
   27623                    
   27624                    $C$DW$1120      .dwtag  DW_TAG_TI_assign_register
   27625                            .dwattr $C$DW$1120, DW_AT_name("LR")
   27626                            .dwattr $C$DW$1120, DW_AT_location[DW_OP_reg14]
   27627                    
   27628                    $C$DW$1121      .dwtag  DW_TAG_TI_assign_register
   27629                            .dwattr $C$DW$1121, DW_AT_name("PC")
   27630                            .dwattr $C$DW$1121, DW_AT_location[DW_OP_reg15]
   27631                    
   27632                    $C$DW$1122      .dwtag  DW_TAG_TI_assign_register
   27633                            .dwattr $C$DW$1122, DW_AT_name("SR")
TI ARM Assembler Unix v20.2.4 Fri Apr  2 00:57:47 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
inv_mpu.asm                                                          PAGE  505

   27634                            .dwattr $C$DW$1122, DW_AT_location[DW_OP_reg17]
   27635                    
   27636                    $C$DW$1123      .dwtag  DW_TAG_TI_assign_register
   27637                            .dwattr $C$DW$1123, DW_AT_name("AP")
   27638                            .dwattr $C$DW$1123, DW_AT_location[DW_OP_reg7]
   27639                    
   27640                            .dwendtag $C$DW$CU
   27641                    

--------------------------
Thumb2 Statistics
--------------------------
Number of Thumb2 ins converted to Thumb = 0 (0%)
Number of Thumb ins in input = 4597 (75%)
Number of Thumb2 ins encoded as Thumb2 = 1486 (100%)
Number of Thumb2 ins converted to 2 OPND Thumb = 144


No Assembly Errors, No Assembly Warnings
