<strong>verilog-assignment-delay</strong> is a variable defined in `<code>verilog-mode.el</code>'.<br/>
Its value is ""<br/>
<br/>
  This variable is safe as a file local variable if its value<br/>
  satisfies the predicate `stringp'.<br/>
<br/>
Documentation:<br/>
Text used for delays in delayed assignments.  Add a trailing space if set.<br/>
<br/>
You can customize this variable.