Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/PSI/UAL.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/home/ise/PSI/UAL.vhd" Line 50: alu_resultat should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/PSI/UAL.vhd" Line 54: alu_resultat should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/PSI/UAL.vhd" Line 62: alu_resultat should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/PSI/UAL.vhd" Line 66: alu_resultat should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU>.
    Related source file is "/home/ise/PSI/UAL.vhd".
    Found 9-bit adder for signal <GND_6_o_GND_6_o_add_0_OUT> created at line 46.
    Found 9-bit subtractor for signal <GND_6_o_GND_6_o_sub_2_OUT<8:0>> created at line 59.
    Found 8x8-bit multiplier for signal <n0048> created at line 71.
    Found 8-bit 5-to-1 multiplexer for signal <S> created at line 44.
WARNING:Xst:737 - Found 1-bit latch for signal <resultat_tmp<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <resultat_tmp<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <resultat_tmp<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <resultat_tmp<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <resultat_tmp<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <resultat_tmp<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <resultat_tmp<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <resultat_tmp<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <resultat_tmp<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   9 Latch(s).
	inferred  21 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <div_8u_8u>.
    Related source file is "".
    Found 16-bit adder for signal <n0292> created at line 0.
    Found 16-bit adder for signal <GND_8_o_b[7]_add_1_OUT> created at line 0.
    Found 15-bit adder for signal <n0296> created at line 0.
    Found 15-bit adder for signal <GND_8_o_b[7]_add_3_OUT> created at line 0.
    Found 14-bit adder for signal <n0300> created at line 0.
    Found 14-bit adder for signal <GND_8_o_b[7]_add_5_OUT> created at line 0.
    Found 13-bit adder for signal <n0304> created at line 0.
    Found 13-bit adder for signal <GND_8_o_b[7]_add_7_OUT> created at line 0.
    Found 12-bit adder for signal <n0308> created at line 0.
    Found 12-bit adder for signal <GND_8_o_b[7]_add_9_OUT> created at line 0.
    Found 11-bit adder for signal <n0312> created at line 0.
    Found 11-bit adder for signal <GND_8_o_b[7]_add_11_OUT> created at line 0.
    Found 10-bit adder for signal <n0316> created at line 0.
    Found 10-bit adder for signal <GND_8_o_b[7]_add_13_OUT> created at line 0.
    Found 9-bit adder for signal <n0320> created at line 0.
    Found 9-bit adder for signal <GND_8_o_b[7]_add_15_OUT> created at line 0.
    Found 16-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  57 Multiplexer(s).
Unit <div_8u_8u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 18
 10-bit adder                                          : 2
 11-bit adder                                          : 2
 12-bit adder                                          : 2
 13-bit adder                                          : 2
 14-bit adder                                          : 2
 15-bit adder                                          : 2
 16-bit adder                                          : 2
 9-bit adder                                           : 3
 9-bit subtractor                                      : 1
# Latches                                              : 9
 1-bit latch                                           : 9
# Comparators                                          : 9
 10-bit comparator lessequal                           : 1
 11-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 15-bit comparator lessequal                           : 1
 16-bit comparator lessequal                           : 1
 8-bit comparator lessequal                            : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 78
 1-bit 2-to-1 multiplexer                              : 73
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 5-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <resultat_tmp_8> of sequential type is unconnected in block <ALU>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 10
 8-bit adder carry in                                  : 8
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Comparators                                          : 9
 10-bit comparator lessequal                           : 1
 11-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 15-bit comparator lessequal                           : 1
 16-bit comparator lessequal                           : 1
 8-bit comparator lessequal                            : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 91
 1-bit 2-to-1 multiplexer                              : 88
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 5-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Optimizing unit <div_8u_8u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 178
#      GND                         : 1
#      LUT2                        : 24
#      LUT3                        : 25
#      LUT4                        : 10
#      LUT5                        : 15
#      LUT6                        : 41
#      MUXCY                       : 27
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 30
# FlipFlops/Latches                : 8
#      LD                          : 8
# IO Buffers                       : 31
#      IBUF                        : 19
#      OBUF                        : 12
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               8  out of  18224     0%  
 Number of Slice LUTs:                  115  out of   9112     1%  
    Number used as Logic:               115  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    115
   Number with an unused Flip Flop:     107  out of    115    93%  
   Number with an unused LUT:             0  out of    115     0%  
   Number of fully used LUT-FF pairs:     8  out of    115     6%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of    232    13%  

Specific Feature Utilization:
 Number of DSP48A1s:                      1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------+------------------------+-------+
Clock Signal                                                   | Clock buffer(FF name)  | Load  |
---------------------------------------------------------------+------------------------+-------+
CTRL_ALU[2]_GND_10_o_Mux_12_o(CTRL_ALU[2]_GND_10_o_Mux_12_o1:O)| NONE(*)(resultat_tmp_7)| 8     |
---------------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 4.156ns
   Maximum output required time after clock: 6.744ns
   Maximum combinational path delay: 29.202ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CTRL_ALU[2]_GND_10_o_Mux_12_o'
  Total number of paths / destination ports: 208 / 8
-------------------------------------------------------------------------
Offset:              4.156ns (Levels of Logic = 11)
  Source:            B<0> (PAD)
  Destination:       resultat_tmp_7 (LATCH)
  Destination Clock: CTRL_ALU[2]_GND_10_o_Mux_12_o falling

  Data Path: B<0> to resultat_tmp_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   1.222   1.235  B_0_IBUF (B_0_IBUF)
     LUT2:I1->O            1   0.205   0.000  Madd_GND_6_o_GND_6_o_add_0_OUT_lut<0> (Madd_GND_6_o_GND_6_o_add_0_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_GND_6_o_GND_6_o_add_0_OUT_cy<0> (Madd_GND_6_o_GND_6_o_add_0_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_6_o_GND_6_o_add_0_OUT_cy<1> (Madd_GND_6_o_GND_6_o_add_0_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_6_o_GND_6_o_add_0_OUT_cy<2> (Madd_GND_6_o_GND_6_o_add_0_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_6_o_GND_6_o_add_0_OUT_cy<3> (Madd_GND_6_o_GND_6_o_add_0_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_6_o_GND_6_o_add_0_OUT_cy<4> (Madd_GND_6_o_GND_6_o_add_0_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_6_o_GND_6_o_add_0_OUT_cy<5> (Madd_GND_6_o_GND_6_o_add_0_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_GND_6_o_GND_6_o_add_0_OUT_cy<6> (Madd_GND_6_o_GND_6_o_add_0_OUT_cy<6>)
     XORCY:CI->O           4   0.180   0.788  Madd_GND_6_o_GND_6_o_add_0_OUT_xor<7> (GND_6_o_GND_6_o_add_0_OUT<7>)
     LUT3:I1->O            2   0.203   0.000  Mmux_CTRL_ALU[2]_resultat_tmp[7]_Mux_11_o11 (CTRL_ALU[2]_resultat_tmp[7]_Mux_11_o)
     LD:D                      0.037          resultat_tmp_7
    ----------------------------------------
    Total                      4.156ns (2.133ns logic, 2.023ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CTRL_ALU[2]_GND_10_o_Mux_12_o'
  Total number of paths / destination ports: 9 / 2
-------------------------------------------------------------------------
Offset:              6.744ns (Levels of Logic = 4)
  Source:            resultat_tmp_7 (LATCH)
  Destination:       Z (PAD)
  Source Clock:      CTRL_ALU[2]_GND_10_o_Mux_12_o falling

  Data Path: resultat_tmp_7 to Z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.981  resultat_tmp_7 (resultat_tmp_7)
     LUT6:I0->O            1   0.203   0.924  Z<7>1 (Z<7>)
     LUT5:I0->O            1   0.203   0.580  Z<7>2 (Z<7>1)
     LUT5:I4->O            1   0.205   0.579  Z<7>7 (Z_OBUF)
     OBUF:I->O                 2.571          Z_OBUF (Z)
    ----------------------------------------
    Total                      6.744ns (3.680ns logic, 3.064ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1719584 / 12
-------------------------------------------------------------------------
Delay:               29.202ns (Levels of Logic = 26)
  Source:            B<3> (PAD)
  Destination:       S<0> (PAD)

  Data Path: B<3> to S<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.394  B_3_IBUF (B_3_IBUF)
     LUT5:I0->O            6   0.203   1.089  A[7]_B[7]_div_3/o<7>121 (A[7]_B[7]_div_3/o<7>12)
     LUT6:I1->O            2   0.203   0.864  A[7]_B[7]_div_3/Mmux_a[0]_GND_8_o_MUX_92_o161 (A[7]_B[7]_div_3/a[6]_GND_8_o_MUX_86_o)
     LUT6:I2->O            4   0.203   1.048  A[7]_B[7]_div_3/o<5>12 (A[7]_B[7]_div_3_OUT<5>)
     LUT6:I0->O            2   0.203   0.981  A[7]_B[7]_div_3/Mmux_a[0]_GND_8_o_MUX_118_o161 (A[7]_B[7]_div_3/a[6]_GND_8_o_MUX_112_o)
     LUT6:I0->O            2   0.203   0.721  A[7]_B[7]_div_3/o<4>2 (A[7]_B[7]_div_3/Madd_GND_8_o_b[7]_add_9_OUT_Madd_Madd_cy<6>)
     LUT5:I3->O            5   0.203   1.079  A[7]_B[7]_div_3/o<4>11 (A[7]_B[7]_div_3_OUT<4>)
     LUT6:I0->O            2   0.203   0.981  A[7]_B[7]_div_3/Mmux_a[0]_GND_8_o_MUX_142_o151 (A[7]_B[7]_div_3/a[5]_GND_8_o_MUX_137_o)
     LUT6:I0->O            5   0.203   0.962  A[7]_B[7]_div_3/o<3>1 (A[7]_B[7]_div_3/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_cy<5>)
     LUT6:I2->O           13   0.203   1.297  A[7]_B[7]_div_3/o<3>11 (A[7]_B[7]_div_3_OUT<3>)
     LUT6:I0->O            3   0.203   1.015  A[7]_B[7]_div_3/Mmux_a[0]_GND_8_o_MUX_164_o141 (A[7]_B[7]_div_3/a[4]_GND_8_o_MUX_160_o)
     LUT6:I0->O            1   0.203   0.684  A[7]_B[7]_div_3/o<2>1 (A[7]_B[7]_div_3/o<2>1)
     LUT3:I1->O            1   0.203   0.684  A[7]_B[7]_div_3/o<2>24_SW0 (N20)
     LUT6:I4->O           18   0.203   1.394  A[7]_B[7]_div_3/o<2>24 (A[7]_B[7]_div_3_OUT<2>)
     LUT5:I0->O            1   0.203   0.944  A[7]_B[7]_div_3/Mmux_a[0]_GND_8_o_MUX_184_o131 (A[7]_B[7]_div_3/a[3]_GND_8_o_MUX_181_o)
     LUT6:I0->O            2   0.203   0.845  A[7]_B[7]_div_3/o<1>3 (A[7]_B[7]_div_3/o<1>1)
     LUT6:I3->O            1   0.205   0.000  A[7]_B[7]_div_3/o<1>1_G (N27)
     MUXF7:I1->O           1   0.140   0.580  A[7]_B[7]_div_3/o<1>1 (A[7]_B[7]_div_3/o<1>2)
     LUT6:I5->O            6   0.205   1.089  A[7]_B[7]_div_3/o<1>21 (A[7]_B[7]_div_3_OUT<1>)
     LUT5:I0->O            2   0.203   0.961  A[7]_B[7]_div_3/Mmux_n028651 (A[7]_B[7]_div_3/n0286<4>)
     LUT6:I1->O            1   0.203   0.000  A[7]_B[7]_div_3/o<0>1_G (N29)
     MUXF7:I1->O           2   0.140   0.845  A[7]_B[7]_div_3/o<0>1 (A[7]_B[7]_div_3/o<0>2)
     LUT5:I2->O            1   0.205   0.000  Mmux_S13_G (N25)
     MUXF7:I1->O           1   0.140   0.684  Mmux_S13 (Mmux_S12)
     LUT6:I4->O            1   0.203   0.579  Mmux_S14 (S_0_OBUF)
     OBUF:I->O                 2.571          S_0_OBUF (S<0>)
    ----------------------------------------
    Total                     29.202ns (8.482ns logic, 20.720ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.32 secs
 
--> 


Total memory usage is 479052 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    1 (   0 filtered)

