Received: from list by lists.gnu.org with archive (Exim 4.71)
	id 1gm683-00078v-TV
	for mharc-qemu-riscv@gnu.org; Tue, 22 Jan 2019 19:10:51 -0500
Received: from eggs.gnu.org ([209.51.188.92]:41145)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <alistair23@gmail.com>) id 1gm67z-00076n-OM
	for qemu-riscv@nongnu.org; Tue, 22 Jan 2019 19:10:50 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <alistair23@gmail.com>) id 1gm67w-00031l-Rl
	for qemu-riscv@nongnu.org; Tue, 22 Jan 2019 19:10:47 -0500
Received: from mail-lj1-x243.google.com ([2a00:1450:4864:20::243]:37893)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <alistair23@gmail.com>)
	id 1gm67w-0002zZ-BI; Tue, 22 Jan 2019 19:10:44 -0500
Received: by mail-lj1-x243.google.com with SMTP id c19-v6so323905lja.5;
	Tue, 22 Jan 2019 16:10:44 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
	h=mime-version:references:in-reply-to:from:date:message-id:subject:to
	:cc; bh=+cjoMpZB78/kzBiIu1l8ggE7iUJ2Ji6+U6x1PlUczHY=;
	b=rSwlcbBR1QsfVSwX9LR2IOTZqCEmpI/fnIvjPmE4sS0sVIy6zdHWgPv3NypKGrQ3hi
	Cr7CoHdGVP7OrWmyaGYAlPD9A6M+R0/OPLHlbrXvj/UpntoI5h5iEq2ifpIfUT066yv7
	qbpNPqTJj/MdmgPSA6ByL3mAUAQzh15Mh5Zgs/Tx9aVz5PY1jY7gv5o0Ai5zxlhkB74n
	U3SBfrFtZX6h70JgZLbCJXD3fKxFB7iHrR+LXfCvnn45ToOB9+fSUcOPsMHvZtsK1ZIk
	y3co4ohfcHCV0X0mhHIh4g9Q9ZxQ8t19rJFL0HGWXWUIxE8wHydcxlNxIu8VZcKb937B
	wk2A==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:mime-version:references:in-reply-to:from:date
	:message-id:subject:to:cc;
	bh=+cjoMpZB78/kzBiIu1l8ggE7iUJ2Ji6+U6x1PlUczHY=;
	b=B5Qws8J0wp7LxPwyrOz3dMmlejmoSV96JaxudIDiJTKpKkqMUJ2tnnZP/TKBnLh2N3
	BtEWNe+Bv58PBmoKkKMjNGmTrB5F9i+HeGYiqNVg56SKBOIYPZRdkXgwFv95Oe40TaFN
	iTz1HBa6YSMQtjYv0bxCyTcqK+Mfr6AFkp7r/bxj57t6yFIdn6lp8dvhhfUfFZNXlKbc
	dQJk8Edi2kLRmtlOnwMLGy4f/Z0ODwiod4+mw84Ah+zpexAyEBQbaZ8oksZO5nq4yPhE
	wwGjlpTbHNQf0knOhO/ZZA0H334BfFvxLBB5QUVM3dkdMjFgGVykmfhp8EBFdWywWiQM
	ljYg==
X-Gm-Message-State: AJcUukdOQzqfnwRFCL9Jxv08AWky2Js2Kp/9jQ++XtMQjraRAzM3FSKe
	TIKsTmkCXkqE1OeiF0wjUCMdeptYSSvTpUEraA4=
X-Google-Smtp-Source: ALg8bN5yRIJwu0yTF+ZSzaBwPRkzS2Cx5qOfNHwdWpXh85WOcCOY6aL3bDCEKynJUImI6h4lTQ0jaV60WkHI9mOEgRM=
X-Received: by 2002:a2e:3308:: with SMTP id d8-v6mr47047ljc.38.1548202242814; 
	Tue, 22 Jan 2019 16:10:42 -0800 (PST)
MIME-Version: 1.0
References: <20190122092909.5341-1-kbastian@mail.uni-paderborn.de>
	<20190122092909.5341-16-kbastian@mail.uni-paderborn.de>
In-Reply-To: <20190122092909.5341-16-kbastian@mail.uni-paderborn.de>
From: Alistair Francis <alistair23@gmail.com>
Date: Tue, 22 Jan 2019 16:10:15 -0800
Message-ID: <CAKmqyKMzG0Xey-2CpiGAnfwOuCKk_Xe_UaDj=jr=_rMg1g24wA@mail.gmail.com>
To: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
Cc: Sagar Karandikar <sagark@eecs.berkeley.edu>,
	Palmer Dabbelt <palmer@sifive.com>, qemu-riscv@nongnu.org, 
	peer.adelt@hni.uni-paderborn.de, 
	Richard Henderson <richard.henderson@linaro.org>, 
	"qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>
Content-Type: text/plain; charset="UTF-8"
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2a00:1450:4864:20::243
Subject: Re: [Qemu-riscv] [Qemu-devel] [PATCH v5 15/35] target/riscv:
 Convert RV64D insns to decodetree
X-BeenThere: qemu-riscv@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-riscv.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-riscv>,
	<mailto:qemu-riscv-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-riscv/>
List-Post: <mailto:qemu-riscv@nongnu.org>
List-Help: <mailto:qemu-riscv-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-riscv>,
	<mailto:qemu-riscv-request@nongnu.org?subject=subscribe>
X-List-Received-Date: Wed, 23 Jan 2019 00:10:50 -0000

On Tue, Jan 22, 2019 at 1:45 AM Bastian Koppelmann
<kbastian@mail.uni-paderborn.de> wrote:
>
> Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
> Signed-off-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
> Signed-off-by: Peer Adelt <peer.adelt@hni.uni-paderborn.de>

Acked-by: Alistair Francis <alistair.francis@wdc.com>

Alistair

> ---
>  target/riscv/insn32-64.decode           |   8 +
>  target/riscv/insn_trans/trans_rvd.inc.c |  73 ++++
>  target/riscv/translate.c                | 487 +-----------------------
>  3 files changed, 82 insertions(+), 486 deletions(-)
>
> diff --git a/target/riscv/insn32-64.decode b/target/riscv/insn32-64.decode
> index 6319f872ac..380bf791bc 100644
> --- a/target/riscv/insn32-64.decode
> +++ b/target/riscv/insn32-64.decode
> @@ -62,3 +62,11 @@ fcvt_l_s   1100000  00010 ..... ... ..... 1010011 @r2_rm
>  fcvt_lu_s  1100000  00011 ..... ... ..... 1010011 @r2_rm
>  fcvt_s_l   1101000  00010 ..... ... ..... 1010011 @r2_rm
>  fcvt_s_lu  1101000  00011 ..... ... ..... 1010011 @r2_rm
> +
> +# *** RV64D Standard Extension (in addition to RV32D) ***
> +fcvt_l_d   1100001  00010 ..... ... ..... 1010011 @r2_rm
> +fcvt_lu_d  1100001  00011 ..... ... ..... 1010011 @r2_rm
> +fmv_x_d    1110001  00000 ..... 000 ..... 1010011 @r2
> +fcvt_d_l   1101001  00010 ..... ... ..... 1010011 @r2_rm
> +fcvt_d_lu  1101001  00011 ..... ... ..... 1010011 @r2_rm
> +fmv_d_x    1111001  00000 ..... 000 ..... 1010011 @r2
> diff --git a/target/riscv/insn_trans/trans_rvd.inc.c b/target/riscv/insn_trans/trans_rvd.inc.c
> index a7e2335ffa..2e45c8ed7e 100644
> --- a/target/riscv/insn_trans/trans_rvd.inc.c
> +++ b/target/riscv/insn_trans/trans_rvd.inc.c
> @@ -313,3 +313,76 @@ static bool trans_fcvt_d_wu(DisasContext *ctx, arg_fcvt_d_wu *a)
>
>      return true;
>  }
> +
> +#ifdef TARGET_RISCV64
> +
> +static bool trans_fcvt_l_d(DisasContext *ctx, arg_fcvt_l_d *a)
> +{
> +    REQUIRE_FPU;
> +
> +    TCGv t0 = tcg_temp_new();
> +    gen_set_rm(ctx, a->rm);
> +    gen_helper_fcvt_l_d(t0, cpu_env, cpu_fpr[a->rs1]);
> +    gen_set_gpr(a->rd, t0);
> +    tcg_temp_free(t0);
> +    return true;
> +}
> +
> +static bool trans_fcvt_lu_d(DisasContext *ctx, arg_fcvt_lu_d *a)
> +{
> +    REQUIRE_FPU;
> +
> +    TCGv t0 = tcg_temp_new();
> +    gen_set_rm(ctx, a->rm);
> +    gen_helper_fcvt_lu_d(t0, cpu_env, cpu_fpr[a->rs1]);
> +    gen_set_gpr(a->rd, t0);
> +    tcg_temp_free(t0);
> +    return true;
> +}
> +
> +static bool trans_fmv_x_d(DisasContext *ctx, arg_fmv_x_d *a)
> +{
> +    REQUIRE_FPU;
> +
> +    gen_set_gpr(a->rd, cpu_fpr[a->rs1]);
> +    return true;
> +}
> +
> +static bool trans_fcvt_d_l(DisasContext *ctx, arg_fcvt_d_l *a)
> +{
> +    REQUIRE_FPU;
> +
> +    TCGv t0 = tcg_temp_new();
> +    gen_get_gpr(t0, a->rs1);
> +
> +    gen_set_rm(ctx, a->rm);
> +    gen_helper_fcvt_d_l(cpu_fpr[a->rd], cpu_env, t0);
> +    tcg_temp_free(t0);
> +    return true;
> +}
> +
> +static bool trans_fcvt_d_lu(DisasContext *ctx, arg_fcvt_d_lu *a)
> +{
> +    REQUIRE_FPU;
> +
> +    TCGv t0 = tcg_temp_new();
> +    gen_get_gpr(t0, a->rs1);
> +
> +    gen_set_rm(ctx, a->rm);
> +    gen_helper_fcvt_d_lu(cpu_fpr[a->rd], cpu_env, t0);
> +    tcg_temp_free(t0);
> +    return true;
> +}
> +
> +static bool trans_fmv_d_x(DisasContext *ctx, arg_fmv_d_x *a)
> +{
> +    REQUIRE_FPU;
> +
> +    TCGv t0 = tcg_temp_new();
> +    gen_get_gpr(t0, a->rs1);
> +
> +    tcg_gen_mov_tl(cpu_fpr[a->rd], t0);
> +    tcg_temp_free(t0);
> +    return true;
> +}
> +#endif
> diff --git a/target/riscv/translate.c b/target/riscv/translate.c
> index 7f3443db20..4dda78d7c1 100644
> --- a/target/riscv/translate.c
> +++ b/target/riscv/translate.c
> @@ -180,44 +180,6 @@ static void gen_mulhsu(TCGv ret, TCGv arg1, TCGv arg2)
>      tcg_temp_free(rh);
>  }
>
> -static void gen_fsgnj(DisasContext *ctx, uint32_t rd, uint32_t rs1,
> -    uint32_t rs2, int rm, uint64_t min)
> -{
> -    switch (rm) {
> -    case 0: /* fsgnj */
> -        if (rs1 == rs2) { /* FMOV */
> -            tcg_gen_mov_i64(cpu_fpr[rd], cpu_fpr[rs1]);
> -        } else {
> -            tcg_gen_deposit_i64(cpu_fpr[rd], cpu_fpr[rs2], cpu_fpr[rs1],
> -                                0, min == INT32_MIN ? 31 : 63);
> -        }
> -        break;
> -    case 1: /* fsgnjn */
> -        if (rs1 == rs2) { /* FNEG */
> -            tcg_gen_xori_i64(cpu_fpr[rd], cpu_fpr[rs1], min);
> -        } else {
> -            TCGv_i64 t0 = tcg_temp_new_i64();
> -            tcg_gen_not_i64(t0, cpu_fpr[rs2]);
> -            tcg_gen_deposit_i64(cpu_fpr[rd], t0, cpu_fpr[rs1],
> -                                0, min == INT32_MIN ? 31 : 63);
> -            tcg_temp_free_i64(t0);
> -        }
> -        break;
> -    case 2: /* fsgnjx */
> -        if (rs1 == rs2) { /* FABS */
> -            tcg_gen_andi_i64(cpu_fpr[rd], cpu_fpr[rs1], ~min);
> -        } else {
> -            TCGv_i64 t0 = tcg_temp_new_i64();
> -            tcg_gen_andi_i64(t0, cpu_fpr[rs2], min);
> -            tcg_gen_xor_i64(cpu_fpr[rd], cpu_fpr[rs1], t0);
> -            tcg_temp_free_i64(t0);
> -        }
> -        break;
> -    default:
> -        gen_exception_illegal(ctx);
> -    }
> -}
> -
>  static void gen_arith(DisasContext *ctx, uint32_t opc, int rd, int rs1,
>          int rs2)
>  {
> @@ -724,421 +686,6 @@ static void gen_set_rm(DisasContext *ctx, int rm)
>      tcg_temp_free_i32(t0);
>  }
>
> -static void gen_fp_fmadd(DisasContext *ctx, uint32_t opc, int rd,
> -                         int rs1, int rs2, int rs3, int rm)
> -{
> -    switch (opc) {
> -    case OPC_RISC_FMADD_S:
> -        gen_set_rm(ctx, rm);
> -        gen_helper_fmadd_s(cpu_fpr[rd], cpu_env, cpu_fpr[rs1],
> -                           cpu_fpr[rs2], cpu_fpr[rs3]);
> -        break;
> -    case OPC_RISC_FMADD_D:
> -        gen_set_rm(ctx, rm);
> -        gen_helper_fmadd_d(cpu_fpr[rd], cpu_env, cpu_fpr[rs1],
> -                           cpu_fpr[rs2], cpu_fpr[rs3]);
> -        break;
> -    default:
> -        gen_exception_illegal(ctx);
> -        break;
> -    }
> -}
> -
> -static void gen_fp_fmsub(DisasContext *ctx, uint32_t opc, int rd,
> -                         int rs1, int rs2, int rs3, int rm)
> -{
> -    switch (opc) {
> -    case OPC_RISC_FMSUB_S:
> -        gen_set_rm(ctx, rm);
> -        gen_helper_fmsub_s(cpu_fpr[rd], cpu_env, cpu_fpr[rs1],
> -                           cpu_fpr[rs2], cpu_fpr[rs3]);
> -        break;
> -    case OPC_RISC_FMSUB_D:
> -        gen_set_rm(ctx, rm);
> -        gen_helper_fmsub_d(cpu_fpr[rd], cpu_env, cpu_fpr[rs1],
> -                           cpu_fpr[rs2], cpu_fpr[rs3]);
> -        break;
> -    default:
> -        gen_exception_illegal(ctx);
> -        break;
> -    }
> -}
> -
> -static void gen_fp_fnmsub(DisasContext *ctx, uint32_t opc, int rd,
> -                          int rs1, int rs2, int rs3, int rm)
> -{
> -    switch (opc) {
> -    case OPC_RISC_FNMSUB_S:
> -        gen_set_rm(ctx, rm);
> -        gen_helper_fnmsub_s(cpu_fpr[rd], cpu_env, cpu_fpr[rs1],
> -                            cpu_fpr[rs2], cpu_fpr[rs3]);
> -        break;
> -    case OPC_RISC_FNMSUB_D:
> -        gen_set_rm(ctx, rm);
> -        gen_helper_fnmsub_d(cpu_fpr[rd], cpu_env, cpu_fpr[rs1],
> -                            cpu_fpr[rs2], cpu_fpr[rs3]);
> -        break;
> -    default:
> -        gen_exception_illegal(ctx);
> -        break;
> -    }
> -}
> -
> -static void gen_fp_fnmadd(DisasContext *ctx, uint32_t opc, int rd,
> -                          int rs1, int rs2, int rs3, int rm)
> -{
> -    switch (opc) {
> -    case OPC_RISC_FNMADD_S:
> -        gen_set_rm(ctx, rm);
> -        gen_helper_fnmadd_s(cpu_fpr[rd], cpu_env, cpu_fpr[rs1],
> -                            cpu_fpr[rs2], cpu_fpr[rs3]);
> -        break;
> -    case OPC_RISC_FNMADD_D:
> -        gen_set_rm(ctx, rm);
> -        gen_helper_fnmadd_d(cpu_fpr[rd], cpu_env, cpu_fpr[rs1],
> -                            cpu_fpr[rs2], cpu_fpr[rs3]);
> -        break;
> -    default:
> -        gen_exception_illegal(ctx);
> -        break;
> -    }
> -}
> -
> -static void gen_fp_arith(DisasContext *ctx, uint32_t opc, int rd,
> -                         int rs1, int rs2, int rm)
> -{
> -    TCGv t0 = NULL;
> -
> -    if (!(ctx->flags & TB_FLAGS_FP_ENABLE)) {
> -        goto do_illegal;
> -    }
> -
> -    switch (opc) {
> -    case OPC_RISC_FADD_S:
> -        gen_set_rm(ctx, rm);
> -        gen_helper_fadd_s(cpu_fpr[rd], cpu_env, cpu_fpr[rs1], cpu_fpr[rs2]);
> -        break;
> -    case OPC_RISC_FSUB_S:
> -        gen_set_rm(ctx, rm);
> -        gen_helper_fsub_s(cpu_fpr[rd], cpu_env, cpu_fpr[rs1], cpu_fpr[rs2]);
> -        break;
> -    case OPC_RISC_FMUL_S:
> -        gen_set_rm(ctx, rm);
> -        gen_helper_fmul_s(cpu_fpr[rd], cpu_env, cpu_fpr[rs1], cpu_fpr[rs2]);
> -        break;
> -    case OPC_RISC_FDIV_S:
> -        gen_set_rm(ctx, rm);
> -        gen_helper_fdiv_s(cpu_fpr[rd], cpu_env, cpu_fpr[rs1], cpu_fpr[rs2]);
> -        break;
> -    case OPC_RISC_FSQRT_S:
> -        gen_set_rm(ctx, rm);
> -        gen_helper_fsqrt_s(cpu_fpr[rd], cpu_env, cpu_fpr[rs1]);
> -        break;
> -    case OPC_RISC_FSGNJ_S:
> -        gen_fsgnj(ctx, rd, rs1, rs2, rm, INT32_MIN);
> -        break;
> -
> -    case OPC_RISC_FMIN_S:
> -        /* also handles: OPC_RISC_FMAX_S */
> -        switch (rm) {
> -        case 0x0:
> -            gen_helper_fmin_s(cpu_fpr[rd], cpu_env, cpu_fpr[rs1], cpu_fpr[rs2]);
> -            break;
> -        case 0x1:
> -            gen_helper_fmax_s(cpu_fpr[rd], cpu_env, cpu_fpr[rs1], cpu_fpr[rs2]);
> -            break;
> -        default:
> -            goto do_illegal;
> -        }
> -        break;
> -
> -    case OPC_RISC_FEQ_S:
> -        /* also handles: OPC_RISC_FLT_S, OPC_RISC_FLE_S */
> -        t0 = tcg_temp_new();
> -        switch (rm) {
> -        case 0x0:
> -            gen_helper_fle_s(t0, cpu_env, cpu_fpr[rs1], cpu_fpr[rs2]);
> -            break;
> -        case 0x1:
> -            gen_helper_flt_s(t0, cpu_env, cpu_fpr[rs1], cpu_fpr[rs2]);
> -            break;
> -        case 0x2:
> -            gen_helper_feq_s(t0, cpu_env, cpu_fpr[rs1], cpu_fpr[rs2]);
> -            break;
> -        default:
> -            goto do_illegal;
> -        }
> -        gen_set_gpr(rd, t0);
> -        tcg_temp_free(t0);
> -        break;
> -
> -    case OPC_RISC_FCVT_W_S:
> -        /* also OPC_RISC_FCVT_WU_S, OPC_RISC_FCVT_L_S, OPC_RISC_FCVT_LU_S */
> -        t0 = tcg_temp_new();
> -        switch (rs2) {
> -        case 0: /* FCVT_W_S */
> -            gen_set_rm(ctx, rm);
> -            gen_helper_fcvt_w_s(t0, cpu_env, cpu_fpr[rs1]);
> -            break;
> -        case 1: /* FCVT_WU_S */
> -            gen_set_rm(ctx, rm);
> -            gen_helper_fcvt_wu_s(t0, cpu_env, cpu_fpr[rs1]);
> -            break;
> -#if defined(TARGET_RISCV64)
> -        case 2: /* FCVT_L_S */
> -            gen_set_rm(ctx, rm);
> -            gen_helper_fcvt_l_s(t0, cpu_env, cpu_fpr[rs1]);
> -            break;
> -        case 3: /* FCVT_LU_S */
> -            gen_set_rm(ctx, rm);
> -            gen_helper_fcvt_lu_s(t0, cpu_env, cpu_fpr[rs1]);
> -            break;
> -#endif
> -        default:
> -            goto do_illegal;
> -        }
> -        gen_set_gpr(rd, t0);
> -        tcg_temp_free(t0);
> -        break;
> -
> -    case OPC_RISC_FCVT_S_W:
> -        /* also OPC_RISC_FCVT_S_WU, OPC_RISC_FCVT_S_L, OPC_RISC_FCVT_S_LU */
> -        t0 = tcg_temp_new();
> -        gen_get_gpr(t0, rs1);
> -        switch (rs2) {
> -        case 0: /* FCVT_S_W */
> -            gen_set_rm(ctx, rm);
> -            gen_helper_fcvt_s_w(cpu_fpr[rd], cpu_env, t0);
> -            break;
> -        case 1: /* FCVT_S_WU */
> -            gen_set_rm(ctx, rm);
> -            gen_helper_fcvt_s_wu(cpu_fpr[rd], cpu_env, t0);
> -            break;
> -#if defined(TARGET_RISCV64)
> -        case 2: /* FCVT_S_L */
> -            gen_set_rm(ctx, rm);
> -            gen_helper_fcvt_s_l(cpu_fpr[rd], cpu_env, t0);
> -            break;
> -        case 3: /* FCVT_S_LU */
> -            gen_set_rm(ctx, rm);
> -            gen_helper_fcvt_s_lu(cpu_fpr[rd], cpu_env, t0);
> -            break;
> -#endif
> -        default:
> -            goto do_illegal;
> -        }
> -        tcg_temp_free(t0);
> -        break;
> -
> -    case OPC_RISC_FMV_X_S:
> -        /* also OPC_RISC_FCLASS_S */
> -        t0 = tcg_temp_new();
> -        switch (rm) {
> -        case 0: /* FMV */
> -#if defined(TARGET_RISCV64)
> -            tcg_gen_ext32s_tl(t0, cpu_fpr[rs1]);
> -#else
> -            tcg_gen_extrl_i64_i32(t0, cpu_fpr[rs1]);
> -#endif
> -            break;
> -        case 1:
> -            gen_helper_fclass_s(t0, cpu_fpr[rs1]);
> -            break;
> -        default:
> -            goto do_illegal;
> -        }
> -        gen_set_gpr(rd, t0);
> -        tcg_temp_free(t0);
> -        break;
> -
> -    case OPC_RISC_FMV_S_X:
> -        t0 = tcg_temp_new();
> -        gen_get_gpr(t0, rs1);
> -#if defined(TARGET_RISCV64)
> -        tcg_gen_mov_i64(cpu_fpr[rd], t0);
> -#else
> -        tcg_gen_extu_i32_i64(cpu_fpr[rd], t0);
> -#endif
> -        tcg_temp_free(t0);
> -        break;
> -
> -    /* double */
> -    case OPC_RISC_FADD_D:
> -        gen_set_rm(ctx, rm);
> -        gen_helper_fadd_d(cpu_fpr[rd], cpu_env, cpu_fpr[rs1], cpu_fpr[rs2]);
> -        break;
> -    case OPC_RISC_FSUB_D:
> -        gen_set_rm(ctx, rm);
> -        gen_helper_fsub_d(cpu_fpr[rd], cpu_env, cpu_fpr[rs1], cpu_fpr[rs2]);
> -        break;
> -    case OPC_RISC_FMUL_D:
> -        gen_set_rm(ctx, rm);
> -        gen_helper_fmul_d(cpu_fpr[rd], cpu_env, cpu_fpr[rs1], cpu_fpr[rs2]);
> -        break;
> -    case OPC_RISC_FDIV_D:
> -        gen_set_rm(ctx, rm);
> -        gen_helper_fdiv_d(cpu_fpr[rd], cpu_env, cpu_fpr[rs1], cpu_fpr[rs2]);
> -        break;
> -    case OPC_RISC_FSQRT_D:
> -        gen_set_rm(ctx, rm);
> -        gen_helper_fsqrt_d(cpu_fpr[rd], cpu_env, cpu_fpr[rs1]);
> -        break;
> -    case OPC_RISC_FSGNJ_D:
> -        gen_fsgnj(ctx, rd, rs1, rs2, rm, INT64_MIN);
> -        break;
> -
> -    case OPC_RISC_FMIN_D:
> -        /* also OPC_RISC_FMAX_D */
> -        switch (rm) {
> -        case 0:
> -            gen_helper_fmin_d(cpu_fpr[rd], cpu_env, cpu_fpr[rs1], cpu_fpr[rs2]);
> -            break;
> -        case 1:
> -            gen_helper_fmax_d(cpu_fpr[rd], cpu_env, cpu_fpr[rs1], cpu_fpr[rs2]);
> -            break;
> -        default:
> -            goto do_illegal;
> -        }
> -        break;
> -
> -    case OPC_RISC_FCVT_S_D:
> -        switch (rs2) {
> -        case 1:
> -            gen_set_rm(ctx, rm);
> -            gen_helper_fcvt_s_d(cpu_fpr[rd], cpu_env, cpu_fpr[rs1]);
> -            break;
> -        default:
> -            goto do_illegal;
> -        }
> -        break;
> -
> -    case OPC_RISC_FCVT_D_S:
> -        switch (rs2) {
> -        case 0:
> -            gen_set_rm(ctx, rm);
> -            gen_helper_fcvt_d_s(cpu_fpr[rd], cpu_env, cpu_fpr[rs1]);
> -            break;
> -        default:
> -            goto do_illegal;
> -        }
> -        break;
> -
> -    case OPC_RISC_FEQ_D:
> -        /* also OPC_RISC_FLT_D, OPC_RISC_FLE_D */
> -        t0 = tcg_temp_new();
> -        switch (rm) {
> -        case 0:
> -            gen_helper_fle_d(t0, cpu_env, cpu_fpr[rs1], cpu_fpr[rs2]);
> -            break;
> -        case 1:
> -            gen_helper_flt_d(t0, cpu_env, cpu_fpr[rs1], cpu_fpr[rs2]);
> -            break;
> -        case 2:
> -            gen_helper_feq_d(t0, cpu_env, cpu_fpr[rs1], cpu_fpr[rs2]);
> -            break;
> -        default:
> -            goto do_illegal;
> -        }
> -        gen_set_gpr(rd, t0);
> -        tcg_temp_free(t0);
> -        break;
> -
> -    case OPC_RISC_FCVT_W_D:
> -        /* also OPC_RISC_FCVT_WU_D, OPC_RISC_FCVT_L_D, OPC_RISC_FCVT_LU_D */
> -        t0 = tcg_temp_new();
> -        switch (rs2) {
> -        case 0:
> -            gen_set_rm(ctx, rm);
> -            gen_helper_fcvt_w_d(t0, cpu_env, cpu_fpr[rs1]);
> -            break;
> -        case 1:
> -            gen_set_rm(ctx, rm);
> -            gen_helper_fcvt_wu_d(t0, cpu_env, cpu_fpr[rs1]);
> -            break;
> -#if defined(TARGET_RISCV64)
> -        case 2:
> -            gen_set_rm(ctx, rm);
> -            gen_helper_fcvt_l_d(t0, cpu_env, cpu_fpr[rs1]);
> -            break;
> -        case 3:
> -            gen_set_rm(ctx, rm);
> -            gen_helper_fcvt_lu_d(t0, cpu_env, cpu_fpr[rs1]);
> -            break;
> -#endif
> -        default:
> -            goto do_illegal;
> -        }
> -        gen_set_gpr(rd, t0);
> -        tcg_temp_free(t0);
> -        break;
> -
> -    case OPC_RISC_FCVT_D_W:
> -        /* also OPC_RISC_FCVT_D_WU, OPC_RISC_FCVT_D_L, OPC_RISC_FCVT_D_LU */
> -        t0 = tcg_temp_new();
> -        gen_get_gpr(t0, rs1);
> -        switch (rs2) {
> -        case 0:
> -            gen_set_rm(ctx, rm);
> -            gen_helper_fcvt_d_w(cpu_fpr[rd], cpu_env, t0);
> -            break;
> -        case 1:
> -            gen_set_rm(ctx, rm);
> -            gen_helper_fcvt_d_wu(cpu_fpr[rd], cpu_env, t0);
> -            break;
> -#if defined(TARGET_RISCV64)
> -        case 2:
> -            gen_set_rm(ctx, rm);
> -            gen_helper_fcvt_d_l(cpu_fpr[rd], cpu_env, t0);
> -            break;
> -        case 3:
> -            gen_set_rm(ctx, rm);
> -            gen_helper_fcvt_d_lu(cpu_fpr[rd], cpu_env, t0);
> -            break;
> -#endif
> -        default:
> -            goto do_illegal;
> -        }
> -        tcg_temp_free(t0);
> -        break;
> -
> -    case OPC_RISC_FMV_X_D:
> -        /* also OPC_RISC_FCLASS_D */
> -        switch (rm) {
> -#if defined(TARGET_RISCV64)
> -        case 0: /* FMV */
> -            gen_set_gpr(rd, cpu_fpr[rs1]);
> -            break;
> -#endif
> -        case 1:
> -            t0 = tcg_temp_new();
> -            gen_helper_fclass_d(t0, cpu_fpr[rs1]);
> -            gen_set_gpr(rd, t0);
> -            tcg_temp_free(t0);
> -            break;
> -        default:
> -            goto do_illegal;
> -        }
> -        break;
> -
> -#if defined(TARGET_RISCV64)
> -    case OPC_RISC_FMV_D_X:
> -        t0 = tcg_temp_new();
> -        gen_get_gpr(t0, rs1);
> -        tcg_gen_mov_tl(cpu_fpr[rd], t0);
> -        tcg_temp_free(t0);
> -        break;
> -#endif
> -
> -    default:
> -    do_illegal:
> -        if (t0) {
> -            tcg_temp_free(t0);
> -        }
> -        gen_exception_illegal(ctx);
> -        break;
> -    }
> -}
> -
>  static void gen_system(CPURISCVState *env, DisasContext *ctx, uint32_t opc,
>                        int rd, int rs1, int csr)
>  {
> @@ -1519,11 +1066,8 @@ bool decode_insn32(DisasContext *ctx, uint32_t insn);
>
>  static void decode_RV32_64G(CPURISCVState *env, DisasContext *ctx)
>  {
> -    int rs1;
> -    int rs2;
> -    int rd;
> +    int rs1, rd;
>      uint32_t op;
> -    target_long imm;
>
>      /* We do not do misaligned address check here: the address should never be
>       * misaligned at this point. Instructions that set PC must do the check,
> @@ -1532,38 +1076,9 @@ static void decode_RV32_64G(CPURISCVState *env, DisasContext *ctx)
>
>      op = MASK_OP_MAJOR(ctx->opcode);
>      rs1 = GET_RS1(ctx->opcode);
> -    rs2 = GET_RS2(ctx->opcode);
>      rd = GET_RD(ctx->opcode);
> -    imm = GET_IMM(ctx->opcode);
>
>      switch (op) {
> -    case OPC_RISC_FP_LOAD:
> -        gen_fp_load(ctx, MASK_OP_FP_LOAD(ctx->opcode), rd, rs1, imm);
> -        break;
> -    case OPC_RISC_FP_STORE:
> -        gen_fp_store(ctx, MASK_OP_FP_STORE(ctx->opcode), rs1, rs2,
> -                     GET_STORE_IMM(ctx->opcode));
> -        break;
> -    case OPC_RISC_FMADD:
> -        gen_fp_fmadd(ctx, MASK_OP_FP_FMADD(ctx->opcode), rd, rs1, rs2,
> -                     GET_RS3(ctx->opcode), GET_RM(ctx->opcode));
> -        break;
> -    case OPC_RISC_FMSUB:
> -        gen_fp_fmsub(ctx, MASK_OP_FP_FMSUB(ctx->opcode), rd, rs1, rs2,
> -                     GET_RS3(ctx->opcode), GET_RM(ctx->opcode));
> -        break;
> -    case OPC_RISC_FNMSUB:
> -        gen_fp_fnmsub(ctx, MASK_OP_FP_FNMSUB(ctx->opcode), rd, rs1, rs2,
> -                      GET_RS3(ctx->opcode), GET_RM(ctx->opcode));
> -        break;
> -    case OPC_RISC_FNMADD:
> -        gen_fp_fnmadd(ctx, MASK_OP_FP_FNMADD(ctx->opcode), rd, rs1, rs2,
> -                      GET_RS3(ctx->opcode), GET_RM(ctx->opcode));
> -        break;
> -    case OPC_RISC_FP_ARITH:
> -        gen_fp_arith(ctx, MASK_OP_FP_ARITH(ctx->opcode), rd, rs1, rs2,
> -                     GET_RM(ctx->opcode));
> -        break;
>      case OPC_RISC_SYSTEM:
>          gen_system(env, ctx, MASK_OP_SYSTEM(ctx->opcode), rd, rs1,
>                     (ctx->opcode & 0xFFF00000) >> 20);
> --
> 2.20.1
>
>

