
---------- Begin Simulation Statistics ----------
final_tick                                74460866000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 154881                       # Simulator instruction rate (inst/s)
host_mem_usage                                 752400                       # Number of bytes of host memory used
host_op_rate                                   302418                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   645.66                       # Real time elapsed on the host
host_tick_rate                              115325814                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000002                       # Number of instructions simulated
sim_ops                                     195258400                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074461                       # Number of seconds simulated
sim_ticks                                 74460866000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             23118555                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              88608                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            527439                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          26779324                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            8818110                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        23118555                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         14300445                       # Number of indirect misses.
system.cpu.branchPred.lookups                26779324                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1228374                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       298196                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 128170234                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 64304691                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            527979                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   24156905                       # Number of branches committed
system.cpu.commit.bw_lim_events              11379292                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             206                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        13502320                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000002                       # Number of instructions committed
system.cpu.commit.committedOps              195258400                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     71896052                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.715843                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.878715                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     24441845     34.00%     34.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      9228505     12.84%     46.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      7355706     10.23%     57.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8388980     11.67%     68.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4362573      6.07%     74.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3620156      5.04%     79.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2266830      3.15%     82.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       852165      1.19%     84.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11379292     15.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     71896052                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    1586646                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1026827                       # Number of function calls committed.
system.cpu.commit.int_insts                 193397281                       # Number of committed integer instructions.
system.cpu.commit.loads                      20018840                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       605511      0.31%      0.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        158388092     81.12%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          691748      0.35%     81.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           645011      0.33%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          94704      0.05%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            128      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              52      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          244710      0.13%     82.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         907190      0.46%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        19773880     10.13%     92.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       13662158      7.00%     99.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       244960      0.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          256      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         195258400                       # Class of committed instruction
system.cpu.commit.refs                       33681254                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000002                       # Number of Instructions Simulated
system.cpu.committedOps                     195258400                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.744609                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.744609                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data     17932427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17932427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74609.583733                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74609.583733                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81895.268087                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81895.268087                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     17802102                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        17802102                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9723494000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9723494000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007268                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007268                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       130325                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        130325                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        69990                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        69990                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4941151000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4941151000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003365                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003365                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        60335                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        60335                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     13670606                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13670606                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 94386.877052                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94386.877052                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92477.514913                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92477.514913                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13500323                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13500323                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16072480585                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16072480585                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012456                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012456                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       170283                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       170283                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          664                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          664                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15685943602                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15685943602                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012408                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012408                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       169619                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       169619                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.115102                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            6                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              2450                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        32132                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           24                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     31603033                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31603033                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 85812.668276                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85812.668276                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 89700.960201                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89700.960201                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     31302425                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         31302425                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  25795974585                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25795974585                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009512                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009512                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       300608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         300608                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        70654                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        70654                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20627094602                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20627094602                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007276                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007276                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       229954                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       229954                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     31603033                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31603033                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 85812.668276                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85812.668276                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 89700.960201                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89700.960201                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     31302425                       # number of overall hits
system.cpu.dcache.overall_hits::total        31302425                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  25795974585                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25795974585                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009512                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009512                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       300608                       # number of overall misses
system.cpu.dcache.overall_misses::total        300608                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        70654                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        70654                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20627094602                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20627094602                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007276                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007276                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       229954                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       229954                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  74460866000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 228930                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          610                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          251                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            137.124725                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         63436020                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.962165                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998986                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998986                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74460866000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            229954                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          63436020                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1022.962165                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            31532379                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       218173                       # number of writebacks
system.cpu.dcache.writebacks::total            218173                       # number of writebacks
system.cpu.decode.BlockedCycles              14665006                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              215374317                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 24116664                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  33205340                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 528909                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               1357120                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    20856709                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         60021                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  74460866000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    13996496                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         72469                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  74460866000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  74460866000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                    26779324                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  17003542                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      47403978                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                155114                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      111887479                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  594                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           10                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          4601                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 1057818                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.359643                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           25934947                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           10046484                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.502635                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           73873039                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.965248                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.522396                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 37769801     51.13%     51.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3110415      4.21%     55.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3038389      4.11%     59.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2096472      2.84%     62.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1449549      1.96%     64.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2814344      3.81%     68.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2054993      2.78%     70.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   937208      1.27%     72.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 20601868     27.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             73873039                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   2486838                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1388999                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst     17003542                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17003542                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26050.557775                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26050.557775                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24445.731998                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24445.731998                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     16594327                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16594327                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  10660279000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  10660279000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.024066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst       409215                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        409215                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        13374                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        13374                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   9676623000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   9676623000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023280                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023280                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       395841                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       395841                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs           93                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     17003542                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17003542                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26050.557775                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26050.557775                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24445.731998                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24445.731998                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     16594327                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16594327                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst  10660279000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  10660279000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.024066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024066                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst       409215                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         409215                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst        13374                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        13374                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   9676623000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   9676623000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023280                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023280                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst       395841                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       395841                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     17003542                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17003542                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26050.557775                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26050.557775                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24445.731998                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24445.731998                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     16594327                       # number of overall hits
system.cpu.icache.overall_hits::total        16594327                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst  10660279000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  10660279000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.024066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024066                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst       409215                       # number of overall misses
system.cpu.icache.overall_misses::total        409215                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst        13374                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        13374                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   9676623000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   9676623000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023280                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023280                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst       395841                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       395841                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  74460866000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 395585                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          210                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             42.921698                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         34402925                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.953988                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999820                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999820                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  74460866000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            395841                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          34402925                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.953988                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16990168                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       395585                       # number of writebacks
system.cpu.icache.writebacks::total            395585                       # number of writebacks
system.cpu.idleCycles                          587828                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               610326                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 24668824                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.721510                       # Inst execution rate
system.cpu.iew.exec_refs                     34827044                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13984216                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2764941                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              21778211                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              49447                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            269828                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             14596800                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           208759731                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              20842828                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1132260                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             202645993                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  41392                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2046337                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 528909                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2106329                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1481                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          2892858                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         5488                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         1136                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1313                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1759366                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       934385                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           1136                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       447567                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         162759                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 230264904                       # num instructions consuming a value
system.cpu.iew.wb_count                     202199732                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.628199                       # average fanout of values written-back
system.cpu.iew.wb_producers                 144652107                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.715517                       # insts written-back per cycle
system.cpu.iew.wb_sent                      202395319                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                298927447                       # number of integer regfile reads
system.cpu.int_regfile_writes               163510142                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  74460866000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               1.342987                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.342987                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            755712      0.37%      0.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             165238058     81.09%     81.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               716657      0.35%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                646655      0.32%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               94777      0.05%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 128      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   74      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               267190      0.13%     82.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              925946      0.45%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               3      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             20760604     10.19%     92.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14080675      6.91%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          287072      0.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           4702      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              203778253                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1678204                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3355548                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1652507                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1877922                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3895473                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019116                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3645172     93.57%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      4      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1488      0.04%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    19      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 195110      5.01%     98.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 51529      1.32%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               667      0.02%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             1484      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              205239810                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          482103899                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    200547225                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         220384195                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  208612829                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 203778253                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              146902                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        13501298                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            134429                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         146696                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     19864603                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      73873039                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.758493                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.486654                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            22310880     30.20%     30.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6797702      9.20%     39.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             9157382     12.40%     51.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             6789103      9.19%     60.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             8387043     11.35%     72.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6493553      8.79%     81.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7052601      9.55%     90.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             5111265      6.92%     97.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1773510      2.40%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        73873039                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.736716                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  74460866000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    17004309                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           900                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  74460866000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  74460866000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads            721932                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           284229                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             21778211                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            14596800                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                84235599                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     72                       # number of misc regfile writes
system.cpu.numCycles                         74460867                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     74460866000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 5595726                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             221079796                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 546912                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 24893937                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2334                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 63894                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             543011575                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              212873527                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           240591356                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  33715359                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                8338856                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 528909                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               9133314                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 19511512                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           2609339                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        316819557                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           5794                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                286                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   6445035                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            255                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    269277480                       # The number of ROB reads
system.cpu.rob.rob_writes                   419511247                       # The number of ROB writes
system.cpu.timesIdled                          111425                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   134                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks           74                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            74                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 66743.268750                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 66743.268750                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     21357846                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     21357846                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          320                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            320                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst       395841                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         395841                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 108667.165295                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 108667.165295                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 88796.851574                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88796.851574                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         394504                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             394504                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    145288000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    145288000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.003378                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003378                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    118455000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    118455000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.003370                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003370                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1334                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        169625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            169625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 117227.837806                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117227.837806                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 97228.978555                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97228.978555                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             49127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49127                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data  14125720000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14125720000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.710379                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.710379                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data          120498                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              120498                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11715703000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11715703000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.710367                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.710367                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data       120496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         120496                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        60329                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         60329                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 114904.433898                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114904.433898                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 94920.091138                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94920.091138                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         23454                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             23454                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   4237101000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4237101000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.611232                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.611232                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        36875                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           36875                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3499419000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3499419000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.611099                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.611099                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        36867                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        36867                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks       395572                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       395572                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       395572                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           395572                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       218173                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       218173                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       218173                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           218173                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst           395841                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           229954                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               625795                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 108667.165295                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 116683.427272                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116615.896919                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 88796.851574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 96688.052465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96621.719377                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst               394504                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                72581                       # number of demand (read+write) hits
system.l2.demand_hits::total                   467085                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    145288000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18362821000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18508109000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.003378                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.684367                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.253613                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1337                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             157373                       # number of demand (read+write) misses
system.l2.demand_misses::total                 158710                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    118455000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15215122000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15333577000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.003370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.684324                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.253593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        157363                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            158697                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst          395841                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          229954                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              625795                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 108667.165295                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 116683.427272                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116615.896919                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 88796.851574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 96688.052465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 66743.268750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96561.593075                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst              394504                       # number of overall hits
system.l2.overall_hits::.cpu.data               72581                       # number of overall hits
system.l2.overall_hits::total                  467085                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    145288000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18362821000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18508109000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.003378                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.684367                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.253613                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1337                       # number of overall misses
system.l2.overall_misses::.cpu.data            157373                       # number of overall misses
system.l2.overall_misses::total                158710                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    118455000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15215122000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     21357846                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15354934846                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.003370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.684324                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.254104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       157363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           159017                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued              418                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED  74460866000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 421                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     9                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  74460866000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  74460866000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         155530                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          856                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2961                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          170                       # Occupied blocks per task id
system.l2.tags.avg_refs                      7.834106                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 10161978                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      24.630751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        34.687226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4022.241907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     2.983934                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.981993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000728                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997203                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  74460866000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    159626                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  10161978                       # Number of tag accesses
system.l2.tags.tagsinuse                  4084.543817                       # Cycle average of tags in use
system.l2.tags.total_refs                     1250527                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                        59                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              149071                       # number of writebacks
system.l2.writebacks::total                    149071                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     241684.98                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                45092.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    149071.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    157355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     26342.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       136.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    136.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       128.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    128.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         2.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      1146589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1146589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           1146589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         135255370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher       275044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             136677003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      128128298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1146589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        135255370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher       275044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            264805301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      128128298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            128128298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       194446                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    101.390329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.896675                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    87.494131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       139873     71.93%     71.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        41475     21.33%     93.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7837      4.03%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3390      1.74%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1056      0.54%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          406      0.21%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          200      0.10%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           79      0.04%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          130      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       194446                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               10176576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                10177088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9538624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              9540544                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        85376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         85376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          85376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       10071232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        20480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10177088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9540544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9540544                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1334                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       157363                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          320                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37400.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45174.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     35889.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        85376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     10070720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher        20480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1146588.867231278215                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 135248494.155305683613                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 275043.806232390576                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     49892002                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7108805500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     11484499                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       149071                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  11838122.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      9538624                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 128102512.264630392194                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 1764720735250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         8753                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              474218                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             140504                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         8753                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          157363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       149071                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             149071                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    36.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             10037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9310                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000377320500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  74460866000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         8753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.164515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.420018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.818030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8742     99.87%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            9      0.10%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  130073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   24511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    159017                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159017                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      159017                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 30.05                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    47782                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  795045000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   74460242000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              7170182001                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   4188763251                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         8753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.027419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.985678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.206199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4861     55.54%     55.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      0.34%     55.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2773     31.68%     87.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              939     10.73%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              150      1.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   149071                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               149071                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     149071                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                44.15                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   65819                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           6014427390                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                700319760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     23581175310                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            553.078699                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     69394000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2485340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     20664000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   9194330250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   10977011998                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  51714125752                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            131278080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                372217395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      3531002880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               574969920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5875343760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         14437380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            41182718865                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          60928428502                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              387381420                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           6059392410                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                688046100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     23565270600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            552.634771                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     67181500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2483260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     85441250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   9069174500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   11077332000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  51678476750                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            130213440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                365705175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      3482540160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               560354340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5870426640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         36723960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            41149663665                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          60832425250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              390612600                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       472692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       472692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 472692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19717632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     19717632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19717632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  74460866000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           909967991                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          866319756                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159017                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159017    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              159017                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       154658                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        313675                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              38521                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       149071                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5587                       # Transaction distribution
system.membus.trans_dist::ReadExReq            120496                       # Transaction distribution
system.membus.trans_dist::ReadExResp           120496                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38521                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1187267                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       688838                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1876105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     50651264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     28680128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               79331392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  74460866000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2477826000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1187533989                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         690096765                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   9540544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           781800                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001230                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.035057                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 780838     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    962      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             781800                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       624515                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          946                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1250310                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            946                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          156005                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            456170                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       367244                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       395585                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17216                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              475                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           169625                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          169625                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        395841                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        60329                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
