// Seed: 1036838994
module module_0;
  wire id_2 = id_1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    output tri id_2,
    output wor id_3,
    input supply1 id_4,
    output tri0 id_5,
    input tri1 id_6,
    input tri1 id_7,
    input supply0 id_8,
    input tri id_9,
    input wor id_10,
    output tri0 id_11,
    input uwire id_12,
    output wand id_13,
    output wand id_14,
    input uwire id_15,
    output wire id_16
);
  initial assert (id_15);
  module_0();
  wire  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ;
  uwire id_33, id_34, id_35, id_36, id_37, id_38, id_39, id_40, id_41 = 1;
endmodule
