LIBRARY ieee;
USE ieee.std_logic_1164.all;
-------------------------------------
ENTITY outputSelector IS
  GENERIC (n : INTEGER);
  PORT (    adderResult,bsResultbsResult: IN STD_LOGIC_VECTOR (n DOWNTO 0);
			sel: IN STD_LOGIC_VECTOR (1 DOWNTO 0);
            result: OUT STD_LOGIC_VECTOR(n downto 0));
END outputSelector;
--------------------------------------------------------------
ARCHITECTURE ops OF outputSelector IS
	
	SIGNAL resultTmp : std_logic_vector(n DOWNTO 0);

	
BEGIN
	resultTmp <= bsResultbsResult when sel= "11" else
	bsResultbsResult;

	result => resultTmp;
END ops;

