===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 18.3598 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.9978 ( 17.9%)    3.9978 ( 21.8%)  FIR Parser
    7.5634 ( 33.9%)    5.2537 ( 28.6%)  'firrtl.circuit' Pipeline
    1.5165 (  6.8%)    0.7586 (  4.1%)    'firrtl.module' Pipeline
    1.3127 (  5.9%)    0.6605 (  3.6%)      CSE
    0.0015 (  0.0%)    0.0011 (  0.0%)        (A) DominanceInfo
    0.1994 (  0.9%)    0.1027 (  0.6%)      LowerCHIRRTL
    0.1340 (  0.6%)    0.1340 (  0.7%)    InferWidths
    0.5603 (  2.5%)    0.5603 (  3.1%)    InferResets
    0.0429 (  0.2%)    0.0429 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0444 (  0.2%)    0.0444 (  0.2%)    PrefixModules
    0.4269 (  1.9%)    0.4269 (  2.3%)    LowerFIRRTLTypes
    2.1045 (  9.4%)    1.0525 (  5.7%)    'firrtl.module' Pipeline
    0.7048 (  3.2%)    0.3605 (  2.0%)      ExpandWhens
    1.3952 (  6.3%)    0.7060 (  3.8%)      Canonicalizer
    0.2480 (  1.1%)    0.2480 (  1.4%)    Inliner
    1.3181 (  5.9%)    1.3181 (  7.2%)    IMConstProp
    0.0414 (  0.2%)    0.0414 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0004 (  0.0%)    0.0004 (  0.0%)    BlackBoxReader
    0.9977 (  4.5%)    0.4994 (  2.7%)    'firrtl.module' Pipeline
    0.9952 (  4.5%)    0.4984 (  2.7%)      Canonicalizer
    0.2053 (  0.9%)    0.2053 (  1.1%)    CreateSiFiveMetadata
    1.1597 (  5.2%)    1.1597 (  6.3%)  LowerFIRRTLToHW
    0.2807 (  1.3%)    0.2807 (  1.5%)  HWMemSimImpl
    3.2187 ( 14.4%)    1.6100 (  8.8%)  'hw.module' Pipeline
    0.0827 (  0.4%)    0.0461 (  0.3%)    HWCleanup
    0.8876 (  4.0%)    0.4506 (  2.5%)    CSE
    0.0017 (  0.0%)    0.0009 (  0.0%)      (A) DominanceInfo
    1.8047 (  8.1%)    0.9166 (  5.0%)    Canonicalizer
    0.0159 (  0.1%)    0.0082 (  0.0%)    HWLegalizeModules
    0.4149 (  1.9%)    0.2085 (  1.1%)    PrettifyVerilog
    6.0501 ( 27.2%)    6.0501 ( 33.0%)  ExportVerilog
    0.0055 (  0.0%)    0.0055 (  0.0%)  Rest
   22.2783 (100.0%)   18.3598 (100.0%)  Total

{
  totalTime: 18.396,
  maxMemory: 811368448
}
