09:21:56 INFO  : Registering command handlers for SDK TCF services
09:21:58 INFO  : Launching XSCT server: xsct -n -interactive /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/temp_xsdb_launch_script.tcl
09:22:01 INFO  : XSCT server has started successfully.
09:22:01 INFO  : Successfully done setting XSCT server connection channel  
09:22:01 INFO  : Successfully done setting SDK workspace  
09:22:01 INFO  : Processing command line option -hwspec /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper.hdf.
09:29:11 INFO  : Launching XSCT server: xsct -n -interactive /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/temp_xsdb_launch_script.tcl
09:29:14 INFO  : XSCT server has started successfully.
09:29:14 INFO  : Successfully done setting XSCT server connection channel  
09:29:17 INFO  : Successfully done setting SDK workspace  
09:29:18 INFO  : Registering command handlers for SDK TCF services
09:29:19 INFO  : Processing command line option -hwspec /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper.hdf.
09:29:20 INFO  : Checking for hwspec changes in the project pro_wrapper_hw_platform_0.
09:29:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1699329537000,  Project:1699329090000
09:29:20 INFO  : The hardware specification for project 'pro_wrapper_hw_platform_0' is different from /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper.hdf.
09:29:21 INFO  : Copied contents of /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper.hdf into /pro_wrapper_hw_platform_0/system.hdf.
09:29:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:29:24 INFO  : Clearing existing target manager status.
09:29:24 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:29:24 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:02:20 INFO  : Refreshed build settings on project FFT
10:04:57 INFO  : Connected to target on host '192.168.226.142' and port '53762'.
10:05:15 ERROR : (XSDB Server)Invalid target. Use "targets" command to select a target

10:05:15 INFO  : Jtag cable 'Digilent Zed 210248722679' is selected.
10:05:15 INFO  : 'jtag frequency' command is executed.
10:05:15 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:05:22 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722679"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2  xc7z020
10:05:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:192.168.226.142:53762
source /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722679"} -index 0
----------------End of Script----------------

10:06:15 INFO  : Connected to target on host '192.168.226.142' and port '53762'.
10:06:16 INFO  : Jtag cable 'Digilent Zed 210248722679' is selected.
10:06:16 INFO  : 'jtag frequency' command is executed.
10:06:16 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:06:26 ERROR : (XSDB Server)Invalid target. Use "targets" command to select a target

10:06:26 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722679"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2  xc7z020
10:06:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:192.168.226.142:53762
source /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722679"} -index 0
----------------End of Script----------------

10:08:41 INFO  : No changes in MSS file content so not generating sources.
10:09:22 INFO  : Connected to target on host '192.168.226.142' and port '53762'.
10:09:22 INFO  : Jtag cable 'Digilent Zed 210248722679' is selected.
10:09:22 INFO  : 'jtag frequency' command is executed.
10:09:22 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:09:25 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722679"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2  xc7z020
10:09:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:192.168.226.142:53762
source /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722679"} -index 0
----------------End of Script----------------

10:09:50 INFO  : Connected to target on host '192.168.226.142' and port '53762'.
10:10:15 INFO  : Connected to target on host '192.168.226.142' and port '53762'.
10:10:15 INFO  : Jtag cable 'Digilent Zed 210248722679' is selected.
10:10:15 INFO  : 'jtag frequency' command is executed.
10:10:15 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:10:18 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722679"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2  xc7z020
10:10:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:192.168.226.142:53762
source /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722679"} -index 0
----------------End of Script----------------

10:11:59 INFO  : Connected to target on host '192.168.226.142' and port '60176'.
10:12:00 INFO  : Jtag cable 'Digilent Zed 210248A39C89' is selected.
10:12:00 INFO  : 'jtag frequency' command is executed.
10:12:00 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:12:00 INFO  : Context for 'APU' is selected.
10:12:00 INFO  : System reset is completed.
10:12:03 INFO  : 'after 3000' command is executed.
10:12:03 INFO  : Context for 'APU' is selected.
10:12:03 INFO  : Hardware design information is loaded from '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/system.hdf'.
10:12:03 INFO  : 'configparams force-mem-access 1' command is executed.
10:12:03 INFO  : Context for 'APU' is selected.
10:12:06 INFO  : 'ps7_init' command is executed.
10:12:06 INFO  : 'ps7_post_config' command is executed.
10:12:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:12:07 INFO  : The application '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/FFT/Debug/FFT.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:12:07 INFO  : 'configparams force-mem-access 0' command is executed.
10:12:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:192.168.226.142:60176
source /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
loadhw -hw /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
dow /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/FFT/Debug/FFT.elf
configparams force-mem-access 0
----------------End of Script----------------

10:12:07 INFO  : Launch script is exported to file '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_fft.elf_on_online.tcl'
10:12:14 ERROR : (XSDB Server)couldn't execute "xterm": no such file or directory

10:14:21 ERROR : (XSDB Server)couldn't execute "xterm": no such file or directory

10:15:23 WARN  : channel "tcfchan#2" closed
10:23:22 INFO  : Connected to target on host '192.168.226.142' and port '56286'.
10:23:22 INFO  : Jtag cable 'Digilent Zed 210248A39C89' is selected.
10:23:22 INFO  : 'jtag frequency' command is executed.
10:23:22 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:23:22 INFO  : Context for 'APU' is selected.
10:23:22 INFO  : System reset is completed.
10:23:25 INFO  : 'after 3000' command is executed.
10:23:25 INFO  : Context for 'APU' is selected.
10:23:25 INFO  : Hardware design information is loaded from '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/system.hdf'.
10:23:25 INFO  : 'configparams force-mem-access 1' command is executed.
10:23:26 INFO  : Context for 'APU' is selected.
10:23:30 INFO  : 'ps7_init' command is executed.
10:23:30 INFO  : 'ps7_post_config' command is executed.
10:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:23:30 INFO  : The application '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/FFT/Debug/FFT.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:23:30 INFO  : 'configparams force-mem-access 0' command is executed.
10:23:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:192.168.226.142:56286
source /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
loadhw -hw /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
dow /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/FFT/Debug/FFT.elf
configparams force-mem-access 0
----------------End of Script----------------

10:23:30 INFO  : Launch script is exported to file '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_fft.elf_on_online.tcl'
10:24:11 ERROR : (XSDB Server)couldn't execute "xterm": no such file or directory

10:27:58 INFO  : Disconnected from the channel tcfchan#3.
10:27:59 INFO  : Connected to target on host '192.168.226.142' and port '56286'.
10:27:59 INFO  : Jtag cable 'Digilent Zed 210248A39C89' is selected.
10:27:59 INFO  : 'jtag frequency' command is executed.
10:27:59 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:28:00 INFO  : Context for 'APU' is selected.
10:28:00 INFO  : System reset is completed.
10:28:03 INFO  : 'after 3000' command is executed.
10:28:03 INFO  : Context for 'APU' is selected.
10:28:03 INFO  : Hardware design information is loaded from '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/system.hdf'.
10:28:03 INFO  : 'configparams force-mem-access 1' command is executed.
10:28:03 INFO  : Context for 'APU' is selected.
10:28:08 INFO  : 'ps7_init' command is executed.
10:28:08 INFO  : 'ps7_post_config' command is executed.
10:28:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:08 INFO  : The application '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/FFT/Debug/FFT.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:28:08 INFO  : 'configparams force-mem-access 0' command is executed.
10:28:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:192.168.226.142:56286
source /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
loadhw -hw /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
dow /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/FFT/Debug/FFT.elf
configparams force-mem-access 0
----------------End of Script----------------

10:28:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:09 INFO  : 'con' command is executed.
10:28:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A39C89"} -index 0
con
----------------End of Script----------------

10:28:09 INFO  : Launch script is exported to file '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_fft.elf_on_online_(1).tcl'
10:30:05 WARN  : channel "tcfchan#4" closed
13:05:47 INFO  : Connected to target on host '192.168.226.142' and port '58432'.
13:06:28 INFO  : Connected to target on host '192.168.226.142' and port '58432'.
13:06:28 INFO  : Jtag cable 'Digilent Zed 210248722230' is selected.
13:06:28 INFO  : 'jtag frequency' command is executed.
13:06:28 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:06:28 INFO  : Context for 'APU' is selected.
13:06:29 INFO  : System reset is completed.
13:06:32 INFO  : 'after 3000' command is executed.
13:06:32 INFO  : Context for 'APU' is selected.
13:06:32 INFO  : Hardware design information is loaded from '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/system.hdf'.
13:06:32 INFO  : 'configparams force-mem-access 1' command is executed.
13:06:32 INFO  : Context for 'APU' is selected.
13:06:34 INFO  : 'ps7_init' command is executed.
13:06:34 INFO  : 'ps7_post_config' command is executed.
13:06:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:34 INFO  : The application '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/FFT/Debug/FFT.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:06:34 INFO  : 'configparams force-mem-access 0' command is executed.
13:06:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:192.168.226.142:58432
source /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
loadhw -hw /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
dow /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/FFT/Debug/FFT.elf
configparams force-mem-access 0
----------------End of Script----------------

13:06:34 INFO  : Launch script is exported to file '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_fft.elf_on_online_(1).tcl'
13:06:43 ERROR : (XSDB Server)couldn't execute "xterm": no such file or directory

13:08:32 INFO  : Disconnected from the channel tcfchan#5.
09:59:21 INFO  : Launching XSCT server: xsct -n -interactive /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/temp_xsdb_launch_script.tcl
09:59:21 INFO  : Registering command handlers for SDK TCF services
09:59:27 INFO  : XSCT server has started successfully.
09:59:27 INFO  : Successfully done setting XSCT server connection channel  
09:59:28 INFO  : Successfully done setting SDK workspace  
09:59:28 INFO  : Processing command line option -hwspec /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper.hdf.
09:59:28 INFO  : Checking for hwspec changes in the project pro_wrapper_hw_platform_0.
10:05:53 INFO  : No changes in MSS file content so not generating sources.
10:10:07 INFO  : Connected to target on host '192.168.226.142' and port '54516'.
10:10:53 INFO  : Connected through redirection to target on host '192.168.226.142' and port '54516'.
10:10:54 INFO  : Jtag cable 'Digilent Zed 210248722230' is selected.
10:10:54 INFO  : 'jtag frequency' command is executed.
10:10:54 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:10:54 INFO  : Context for 'APU' is selected.
10:10:54 INFO  : System reset is completed.
10:10:57 INFO  : 'after 3000' command is executed.
10:10:57 INFO  : Context for 'APU' is selected.
10:10:57 INFO  : Hardware design information is loaded from '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/system.hdf'.
10:10:57 INFO  : 'configparams force-mem-access 1' command is executed.
10:10:58 INFO  : Context for 'APU' is selected.
10:11:02 INFO  : 'ps7_init' command is executed.
10:11:02 INFO  : 'ps7_post_config' command is executed.
10:11:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:02 INFO  : The application '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/FFT/Debug/FFT.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:11:02 INFO  : 'configparams force-mem-access 0' command is executed.
10:11:02 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:54516]
source /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
loadhw -hw /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
dow /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/FFT/Debug/FFT.elf
configparams force-mem-access 0
----------------End of Script----------------

10:11:02 INFO  : Launch script is exported to file '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_fft.elf_on_online_(1).tcl'
10:15:04 WARN  : channel "tcfchan#2" closed
10:15:07 ERROR : (XSDB Server)Invalid target. Use "connect" command to connect to hw_server/TCF agent

10:17:11 INFO  : Connected through redirection to target on host '192.168.226.142' and port '63420'.
10:17:20 INFO  : Jtag cable 'Digilent Zed 210248722230' is selected.
10:17:20 INFO  : 'jtag frequency' command is executed.
10:17:20 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:17:20 INFO  : Context for 'APU' is selected.
10:17:21 INFO  : System reset is completed.
10:17:24 INFO  : 'after 3000' command is executed.
10:17:24 INFO  : Context for 'APU' is selected.
10:17:24 INFO  : Hardware design information is loaded from '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/system.hdf'.
10:17:24 INFO  : 'configparams force-mem-access 1' command is executed.
10:17:24 INFO  : Context for 'APU' is selected.
10:17:27 INFO  : 'ps7_init' command is executed.
10:17:27 INFO  : 'ps7_post_config' command is executed.
10:17:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:28 INFO  : The application '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/FFT/Debug/FFT.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:17:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:17:28 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:63420]
source /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
loadhw -hw /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248722230"} -index 0
dow /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/FFT/Debug/FFT.elf
configparams force-mem-access 0
----------------End of Script----------------

10:17:28 INFO  : Launch script is exported to file '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_fft.elf_on_online_(1).tcl'
10:30:07 WARN  : channel "tcfchan#3" closed
13:22:57 INFO  : Connected through redirection to target on host '192.168.226.142' and port '65442'.
13:23:04 ERROR : (XSDB Server)Invalid context

13:23:04 INFO  : Jtag cable 'Digilent Zed 210248722395' is selected.
13:23:04 INFO  : 'jtag frequency' command is executed.
13:23:04 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:23:14 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722395"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2  xc7z020
13:23:14 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:65442]
source /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722395"} -index 0
----------------End of Script----------------

13:23:21 ERROR : (XSDB Server)Invalid context

13:23:23 ERROR : (XSDB Server)Invalid context

13:23:38 INFO  : Connected to target on host '192.168.226.142' and port '65442'.
13:23:58 INFO  : Connected through redirection to target on host '192.168.226.142' and port '65442'.
13:23:59 INFO  : Jtag cable 'Digilent Zed 210248722395' is selected.
13:23:59 INFO  : 'jtag frequency' command is executed.
13:23:59 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:24:02 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722395"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2  xc7z020
13:24:02 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:65442]
source /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722395"} -index 0
----------------End of Script----------------

13:25:15 INFO  : Launching XSCT server: xsct -n -interactive /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/temp_xsdb_launch_script.tcl
13:25:15 INFO  : Registering command handlers for SDK TCF services
13:25:18 INFO  : XSCT server has started successfully.
13:25:18 INFO  : Successfully done setting XSCT server connection channel  
13:25:19 INFO  : Successfully done setting SDK workspace  
13:25:19 INFO  : Processing command line option -hwspec /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper.hdf.
13:25:19 INFO  : Checking for hwspec changes in the project pro_wrapper_hw_platform_0.
13:26:56 INFO  : Connected through redirection to target on host '192.168.226.142' and port '65442'.
13:27:04 INFO  : Jtag cable 'Digilent Zed 210248722395' is selected.
13:27:04 INFO  : 'jtag frequency' command is executed.
13:27:04 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:27:07 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722395"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2  xc7z020
13:27:07 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:65442]
source /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722395"} -index 0
----------------End of Script----------------

13:27:09 ERROR : (XSDB Server)Invalid target. Use "targets" command to select a target

13:27:45 INFO  : No changes in MSS file content so not generating sources.
13:28:07 INFO  : Connected through redirection to target on host '192.168.226.142' and port '65442'.
13:28:08 INFO  : Jtag cable 'Digilent Zed 210248722395' is selected.
13:28:08 INFO  : 'jtag frequency' command is executed.
13:28:08 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:28:11 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722395"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2  xc7z020
13:28:11 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:65442]
source /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722395"} -index 0
----------------End of Script----------------

13:29:19 INFO  : Connected through redirection to target on host '192.168.226.142' and port '65442'.
13:29:19 INFO  : Jtag cable 'Digilent Zed 210248722395' is selected.
13:29:19 INFO  : 'jtag frequency' command is executed.
13:29:19 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:29:22 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722395"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2  xc7z020
13:29:22 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:65442]
source /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722395"} -index 0
----------------End of Script----------------

13:31:29 INFO  : Connected through redirection to target on host '192.168.226.142' and port '51590'.
13:31:37 INFO  : Jtag cable 'Digilent Zed 210248722395' is selected.
13:31:37 INFO  : 'jtag frequency' command is executed.
13:31:37 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:31:40 ERROR : (XSDB Server)Invalid target. Use "targets" command to select a target

13:31:40 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722395"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2  xc7z020
13:31:40 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:51590]
source /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722395"} -index 0
----------------End of Script----------------

13:32:21 ERROR : (XSDB Server)Invalid target. Use "targets" command to select a target

13:32:47 ERROR : (XSDB Server)no target with id: xc7z020

13:33:13 ERROR : (XSDB Server)Target doesn't support Jtag Uart

13:33:19 ERROR : (XSDB Server)Target doesn't support Jtag Uart

13:34:47 INFO  : Refreshed build settings on project FFT
13:35:01 ERROR : (XSDB Server)Target doesn't support Jtag Uart

13:35:08 ERROR : (XSDB Server)Target doesn't support Jtag Uart

13:35:30 INFO  : Refreshed build settings on project FFT
13:36:30 INFO  : Connected through redirection to target on host '192.168.226.142' and port '51590'.
13:36:30 INFO  : Jtag cable 'Digilent Zed 210248722395' is selected.
13:36:30 INFO  : 'jtag frequency' command is executed.
13:36:30 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:36:33 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722395"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z020
13:36:33 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:51590]
source /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722395"} -index 0
----------------End of Script----------------

13:39:36 ERROR : (XSDB Server)Target doesn't support Jtag Uart

13:40:16 INFO  : Connected through redirection to target on host '192.168.226.142' and port '51590'.
13:40:17 INFO  : Jtag cable 'Digilent Zed 210248722395' is selected.
13:40:17 INFO  : 'jtag frequency' command is executed.
13:40:17 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:40:20 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722395"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z020
13:40:20 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:51590]
source /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722395"} -index 0
----------------End of Script----------------

13:46:26 INFO  : Connected through redirection to target on host '192.168.226.142' and port '59546'.
13:46:35 INFO  : Jtag cable 'Digilent Zed 210248722679' is selected.
13:46:35 INFO  : 'jtag frequency' command is executed.
13:46:35 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:46:45 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722679"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2  xc7z020
13:46:45 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:59546]
source /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722679"} -index 0
----------------End of Script----------------

13:46:47 ERROR : (XSDB Server)Invalid context

22:01:26 INFO  : Connected through redirection to target on host '192.168.226.142' and port '54515'.
22:01:34 INFO  : Jtag cable 'Digilent Zed 210248722395' is selected.
22:01:34 INFO  : 'jtag frequency' command is executed.
22:01:34 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:01:37 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722395"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z020
22:01:37 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:54515]
source /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722395"} -index 0
----------------End of Script----------------

22:01:50 ERROR : (XSDB Server)Target doesn't support Jtag Uart

22:02:00 ERROR : (XSDB Server)Target doesn't support Jtag Uart

22:02:11 ERROR : (XSDB Server)Target doesn't support Jtag Uart

22:02:25 ERROR : (XSDB Server)Target doesn't support Jtag Uart

22:03:30 INFO  : Connected through redirection to target on host '192.168.226.142' and port '64273'.
22:03:34 ERROR : (XSDB Server)Invalid context

22:03:34 INFO  : Jtag cable 'Digilent Zed 210248722679' is selected.
22:03:34 INFO  : 'jtag frequency' command is executed.
22:03:34 INFO  : Sourcing of '/home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:03:46 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722679"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2  xc7z020
22:03:46 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:64273]
source /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248722679"} -index 0
----------------End of Script----------------

22:03:52 ERROR : (XSDB Server)Invalid context

09:21:38 INFO  : Registering command handlers for SDK TCF services
09:21:39 INFO  : Launching XSCT server: xsct -n -interactive /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/temp_xsdb_launch_script.tcl
09:21:44 INFO  : XSCT server has started successfully.
09:21:44 INFO  : Successfully done setting XSCT server connection channel  
09:21:44 INFO  : Successfully done setting SDK workspace  
09:21:44 INFO  : Processing command line option -hwspec /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper.hdf.
09:21:44 INFO  : Checking for hwspec changes in the project pro_wrapper_hw_platform_0.
13:18:00 INFO  : Registering command handlers for SDK TCF services
13:18:01 INFO  : Launching XSCT server: xsct -n -interactive /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/temp_xsdb_launch_script.tcl
13:18:04 INFO  : XSCT server has started successfully.
13:18:05 INFO  : Successfully done setting XSCT server connection channel  
13:18:05 INFO  : Successfully done setting SDK workspace  
13:18:05 INFO  : Processing command line option -hwspec /home/vs/funtion/verilog/ELD_LAB/LAB8_ARM_FFT/LAB8_ARM_FFT.sdk/pro_wrapper.hdf.
13:18:05 INFO  : Checking for hwspec changes in the project pro_wrapper_hw_platform_0.
