# VLSI-1-HDL-Based-Design-for-FPGAs

1. Introduction
2. Design Flow and FPGAs
3. System Verilog: Combinational
4. System Verilog: Sequential
5. Verification
6. System Verilog: Testbenches
7. Algorithms to Architectures
8. Algorithms to Architectures
9. Project Idea Presentations
10. Algorithms to Architectures
11. IP-based Design on FPGAs
12. High-Level Synthesis for FPGAs
13. Computer Arithmetic Basics
14. Summary, Outlook



## Вступ
[1. Introduction to the Linux Shell](Lab0_Introduction_to_the_Linux_ukr.md) 

[2. Introduction to FPGA](Lab1_Introduction_to_FPGAs_ukr.md)


## Основна частина
[3. HDL Coding:Combinational Circuits](Lab2_HDL_Coding:Combinational_Circuits.md)

5. HDL Coding:Sequential Circuits

6. Testbenches and Verification
7. Best Practices of RTL Design in SystemVerilog

## Advanced
7. IP Integrator
8. HLS Exercise
9. FPGA Optimizations

При написанні коду на мові опису апаратури необхідно користуватись правилами написання коду. 
В даному курсі в якості базових використані правила написання коду, 
що описані у lowRISC Verilog Coding Style Guide - https://github.com/lowRISC/style-guides/blob/master/VerilogCodingStyle.md



### Література:

1) Kaeslin, H., 2015. Top-down digital VLSI design: from architectures to gate-level circuits and FPGAS. Morgan Kaufmann is an imprint of Elsevier, Waltham, MA.
2) Kilts, S., 2007. Advanced FPGA design: architecture, implementation, and optimization. Wiley : IEEE, Hoboken, N.J.
3) IEEE.1364-2005-Verilog
4) IEEE.1800-2012-SystemVerilog
5) IEEE.1800-2017-SystemVerilog
6) Sutherland, S., Mills, D., 2007. Verilog and System Verilog gotchas: 101 common coding errors and how to avoid them. Springer, New York.
7) Spear, C., Tumbush, G., 2012. SystemVerilog for Verification: A Guide to Learning the Testbench Language Features, 3rd ed. Springer US, Boston, MA. https://doi.org/10.1007/978-1-4614-0715-7
8) Sutherland, N.S., Davidmann, S., Flake, P., Sutherland, S., Moorby, P., 2006. SystemVerilog for design: a guide to using SystemVerilog for hardware design and modeling, 2nd ed. ed. Springer, New York, NY.
9) Cummings, C.E., 2003. Synthesizable Finite State Machine Design Techniques Using the New SystemVerilog 3.0 Enhancements.


Install Digilent's Board Files, https://digilent.com/reference/programmable-logic/guides/install-board-files?srsltid=AfmBOorNwe13P3BHlwokdRMaoHRCSCNcRTza8lVSMRWlmLjCc3AR2E4f

