// Seed: 1556241419
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  module_2 modCall_1 (
      id_3,
      id_3
  );
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
endmodule
program module_1 (
    input tri1 id_0,
    input wand id_1
);
  logic id_3[1 : -1  >  -1];
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endprogram
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
endmodule
module module_3;
  bit
      id_1,
      id_2,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33;
  wire id_34;
  assign module_4.id_2 = 0;
  always begin : LABEL_0
    id_6 = id_20;
  end
  assign id_24 = id_15;
endmodule
module module_4 (
    input tri0 id_0,
    output tri1 id_1,
    output supply0 id_2
);
  module_3 modCall_1 ();
endmodule
