ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"uart.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.rodata.usart_init_async.str1.4,"aMS",%progbits,1
  18              		.align	2
  19              	.LC0:
  20 0000 75736172 		.ascii	"usart\000"
  20      7400
  21 0006 0000     		.align	2
  22              	.LC1:
  23 0008 436F7265 		.ascii	"Core/Src/uart.c\000"
  23      2F537263 
  23      2F756172 
  23      742E6300 
  24              		.align	2
  25              	.LC2:
  26 0018 3000     		.ascii	"0\000"
  27              		.section	.text.usart_init_async,"ax",%progbits
  28              		.align	1
  29              		.global	usart_init_async
  30              		.arch armv7e-m
  31              		.syntax unified
  32              		.thumb
  33              		.thumb_func
  34              		.fpu fpv4-sp-d16
  36              	usart_init_async:
  37              	.LVL0:
  38              	.LFB130:
  39              		.file 1 "Core/Src/uart.c"
   1:Core/Src/uart.c **** /*
   2:Core/Src/uart.c ****  * USART Code-Snippets
   3:Core/Src/uart.c ****  * MCU: STMF4xx
   4:Core/Src/uart.c ****  * Editor: Johanes HÃ¶fler
   5:Core/Src/uart.c ****  * (Exaples for USART1)
   6:Core/Src/uart.c ****  */
   7:Core/Src/uart.c **** 
   8:Core/Src/uart.c **** #include "stm32f4xx.h"
   9:Core/Src/uart.c **** #include "uart.h"
  10:Core/Src/uart.c **** #include <assert.h>
  11:Core/Src/uart.c **** 
  12:Core/Src/uart.c **** #define NVIC_MAX_PRIORITY 15
  13:Core/Src/uart.c **** 
  14:Core/Src/uart.c ****  /* Simple USART initialisation */
  15:Core/Src/uart.c **** void usart_init_async(USART_TypeDef* usart)
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 2


  16:Core/Src/uart.c **** {
  40              		.loc 1 16 1 view -0
  41              		.cfi_startproc
  42              		@ args = 0, pretend = 0, frame = 0
  43              		@ frame_needed = 0, uses_anonymous_args = 0
  44              		.loc 1 16 1 is_stmt 0 view .LVU1
  45 0000 08B5     		push	{r3, lr}
  46              	.LCFI0:
  47              		.cfi_def_cfa_offset 8
  48              		.cfi_offset 3, -8
  49              		.cfi_offset 14, -4
  17:Core/Src/uart.c ****     assert(usart);
  50              		.loc 1 17 5 is_stmt 1 view .LVU2
  51 0002 50B3     		cbz	r0, .L13
  52 0004 0346     		mov	r3, r0
  18:Core/Src/uart.c **** 
  19:Core/Src/uart.c ****     switch ((uint32_t)usart)
  53              		.loc 1 19 5 view .LVU3
  54 0006 6E4A     		ldr	r2, .L15
  55 0008 9042     		cmp	r0, r2
  56 000a 00F0B280 		beq	.L3
  57 000e 4BD8     		bhi	.L4
  58 0010 A2F50062 		sub	r2, r2, #2048
  59 0014 9042     		cmp	r0, r2
  60 0016 00F09080 		beq	.L5
  61 001a 02F58062 		add	r2, r2, #1024
  62 001e 9042     		cmp	r0, r2
  63 0020 21D1     		bne	.L14
  20:Core/Src/uart.c ****     {
  21:Core/Src/uart.c ****     case (uint32_t)USART1:
  22:Core/Src/uart.c ****     {
  23:Core/Src/uart.c ****         RCC->APB2ENR |= (RCC_APB2ENR_USART1EN); // enable USART peripheral
  24:Core/Src/uart.c ****         RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOAEN);  // enable GPIO peripheral
  25:Core/Src/uart.c **** 
  26:Core/Src/uart.c ****         GPIOA->MODER |= (2 << 18);  // PA9 (TX) mode: alternate function
  27:Core/Src/uart.c ****         GPIOA->MODER |= (2 << 20);  // PA10 (RX) mode: alternate function
  28:Core/Src/uart.c ****         GPIOA->AFR[1] |= (7 << 4);  // PA9 (TX) alternate function: AF7 (USART1_TX)
  29:Core/Src/uart.c ****         GPIOA->AFR[1] |= (7 << 8);  // PA10 (RX) alternate function: AF7 (USART1_RX)
  30:Core/Src/uart.c ****         break;
  31:Core/Src/uart.c ****     }
  32:Core/Src/uart.c **** 
  33:Core/Src/uart.c ****     case (uint32_t)USART2:
  34:Core/Src/uart.c ****     {
  35:Core/Src/uart.c ****         RCC->APB1ENR |= (RCC_APB1ENR_USART2EN); // enable USART peripheral
  36:Core/Src/uart.c ****         RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOAEN);  // enable GPIO peripheral
  37:Core/Src/uart.c **** 
  38:Core/Src/uart.c ****         GPIOA->MODER |= (2 << 4);  // PA2 (TX) mode: alternate function
  39:Core/Src/uart.c ****         GPIOA->MODER |= (2 << 6);  // PA3 (RX) mode: alternate function
  40:Core/Src/uart.c ****         GPIOA->AFR[0] |= (7 << 8);  // PA2 (TX) alternate function: AF7 (USART2_TX)
  41:Core/Src/uart.c ****         GPIOA->AFR[0] |= (7 << 12);  // PA3 (RX) alternate function: AF7 (USART2_RX)
  42:Core/Src/uart.c ****         break;
  43:Core/Src/uart.c ****     }
  44:Core/Src/uart.c **** 
  45:Core/Src/uart.c ****     case (uint32_t)USART3:
  46:Core/Src/uart.c ****     {
  47:Core/Src/uart.c ****         RCC->APB1ENR |= (RCC_APB1ENR_USART3EN); // enable USART peripheral
  48:Core/Src/uart.c ****         RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOBEN);  // enable GPIO peripheral
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 3


  49:Core/Src/uart.c **** 
  50:Core/Src/uart.c ****         GPIOB->MODER |= (2 << 20);  // PB10 (TX) mode: alternate function
  51:Core/Src/uart.c ****         GPIOB->MODER |= (2 << 22);  // PB11 (RX) mode: alternate function
  52:Core/Src/uart.c ****         GPIOB->AFR[1] |= (7 << 8);  // PB10 (TX) alternate function: AF7 (USART3_TX)
  53:Core/Src/uart.c ****         GPIOB->AFR[1] |= (7 << 12); // PB11 (RX) alternate function: AF7 (USART3_RX)
  54:Core/Src/uart.c ****         break;
  55:Core/Src/uart.c ****     }
  56:Core/Src/uart.c **** 
  57:Core/Src/uart.c ****     case (uint32_t)USART6:
  58:Core/Src/uart.c ****     {
  59:Core/Src/uart.c ****         RCC->APB2ENR |= (RCC_APB2ENR_USART6EN); // enable USART peripheral
  60:Core/Src/uart.c ****         RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOCEN);  // enable GPIO peripheral
  61:Core/Src/uart.c **** 
  62:Core/Src/uart.c ****         GPIOC->MODER |= (2 << 12);  // PC6 (TX) mode: alternate function
  63:Core/Src/uart.c ****         GPIOC->MODER |= (2 << 14);  // PC7 (RX) mode: alternate function
  64:Core/Src/uart.c ****         GPIOC->AFR[0] |= (7 << 24); // PC6 (TX) alternate function: AF7 (USART6_TX)
  65:Core/Src/uart.c ****         GPIOC->AFR[0] |= (7 << 28); // PC7 (RX) alternate function: AF7 (USART6_RX)
  66:Core/Src/uart.c ****         break;
  67:Core/Src/uart.c ****     }
  68:Core/Src/uart.c **** 
  69:Core/Src/uart.c ****     case (uint32_t)UART4:
  70:Core/Src/uart.c ****     {
  71:Core/Src/uart.c ****         RCC->APB1ENR |= (RCC_APB1ENR_UART4EN); // enable UART peripheral
  64              		.loc 1 71 9 view .LVU4
  65              		.loc 1 71 22 is_stmt 0 view .LVU5
  66 0022 684A     		ldr	r2, .L15+4
  67 0024 116C     		ldr	r1, [r2, #64]
  68 0026 41F40021 		orr	r1, r1, #524288
  69 002a 1164     		str	r1, [r2, #64]
  72:Core/Src/uart.c ****         RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOAEN);  // enable GPIO peripheral
  70              		.loc 1 72 9 is_stmt 1 view .LVU6
  71              		.loc 1 72 22 is_stmt 0 view .LVU7
  72 002c 116B     		ldr	r1, [r2, #48]
  73 002e 41F00101 		orr	r1, r1, #1
  74 0032 1163     		str	r1, [r2, #48]
  73:Core/Src/uart.c **** 
  74:Core/Src/uart.c ****         GPIOA->MODER |= (2 << 0);  // PA0 (TX) mode: alternate function
  75              		.loc 1 74 9 is_stmt 1 view .LVU8
  76              		.loc 1 74 22 is_stmt 0 view .LVU9
  77 0034 A2F56052 		sub	r2, r2, #14336
  78 0038 1168     		ldr	r1, [r2]
  79 003a 41F00201 		orr	r1, r1, #2
  80 003e 1160     		str	r1, [r2]
  75:Core/Src/uart.c ****         GPIOA->MODER |= (2 << 2);  // PA1 (RX) mode: alternate function
  81              		.loc 1 75 9 is_stmt 1 view .LVU10
  82              		.loc 1 75 22 is_stmt 0 view .LVU11
  83 0040 1168     		ldr	r1, [r2]
  84 0042 41F00801 		orr	r1, r1, #8
  85 0046 1160     		str	r1, [r2]
  76:Core/Src/uart.c ****         GPIOA->AFR[0] |= (8 << 0);  // PA0 (TX) alternate function: AF8 (UART4_TX)
  86              		.loc 1 76 9 is_stmt 1 view .LVU12
  87              		.loc 1 76 23 is_stmt 0 view .LVU13
  88 0048 116A     		ldr	r1, [r2, #32]
  89 004a 41F00801 		orr	r1, r1, #8
  90 004e 1162     		str	r1, [r2, #32]
  77:Core/Src/uart.c ****         GPIOA->AFR[0] |= (8 << 4);  // PA1 (RX) alternate function: AF8 (UART4_RX)
  91              		.loc 1 77 9 is_stmt 1 view .LVU14
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 4


  92              		.loc 1 77 23 is_stmt 0 view .LVU15
  93 0050 116A     		ldr	r1, [r2, #32]
  94 0052 41F08001 		orr	r1, r1, #128
  95 0056 1162     		str	r1, [r2, #32]
  78:Core/Src/uart.c ****         break;
  96              		.loc 1 78 9 is_stmt 1 view .LVU16
  97 0058 64E0     		b	.L11
  98              	.L13:
  17:Core/Src/uart.c **** 
  99              		.loc 1 17 5 is_stmt 0 discriminator 1 view .LVU17
 100 005a 5B4B     		ldr	r3, .L15+8
 101 005c 5B4A     		ldr	r2, .L15+12
 102 005e 1121     		movs	r1, #17
 103 0060 5B48     		ldr	r0, .L15+16
 104              	.LVL1:
  17:Core/Src/uart.c **** 
 105              		.loc 1 17 5 discriminator 1 view .LVU18
 106 0062 FFF7FEFF 		bl	__assert_func
 107              	.LVL2:
 108              	.L14:
  19:Core/Src/uart.c ****     {
 109              		.loc 1 19 5 view .LVU19
 110 0066 A2F50062 		sub	r2, r2, #2048
 111 006a 9042     		cmp	r0, r2
 112 006c 40F0A180 		bne	.L8
  35:Core/Src/uart.c ****         RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOAEN);  // enable GPIO peripheral
 113              		.loc 1 35 9 is_stmt 1 view .LVU20
  35:Core/Src/uart.c ****         RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOAEN);  // enable GPIO peripheral
 114              		.loc 1 35 22 is_stmt 0 view .LVU21
 115 0070 544A     		ldr	r2, .L15+4
 116 0072 116C     		ldr	r1, [r2, #64]
 117 0074 41F40031 		orr	r1, r1, #131072
 118 0078 1164     		str	r1, [r2, #64]
  36:Core/Src/uart.c **** 
 119              		.loc 1 36 9 is_stmt 1 view .LVU22
  36:Core/Src/uart.c **** 
 120              		.loc 1 36 22 is_stmt 0 view .LVU23
 121 007a 116B     		ldr	r1, [r2, #48]
 122 007c 41F00101 		orr	r1, r1, #1
 123 0080 1163     		str	r1, [r2, #48]
  38:Core/Src/uart.c ****         GPIOA->MODER |= (2 << 6);  // PA3 (RX) mode: alternate function
 124              		.loc 1 38 9 is_stmt 1 view .LVU24
  38:Core/Src/uart.c ****         GPIOA->MODER |= (2 << 6);  // PA3 (RX) mode: alternate function
 125              		.loc 1 38 22 is_stmt 0 view .LVU25
 126 0082 A2F56052 		sub	r2, r2, #14336
 127 0086 1168     		ldr	r1, [r2]
 128 0088 41F02001 		orr	r1, r1, #32
 129 008c 1160     		str	r1, [r2]
  39:Core/Src/uart.c ****         GPIOA->AFR[0] |= (7 << 8);  // PA2 (TX) alternate function: AF7 (USART2_TX)
 130              		.loc 1 39 9 is_stmt 1 view .LVU26
  39:Core/Src/uart.c ****         GPIOA->AFR[0] |= (7 << 8);  // PA2 (TX) alternate function: AF7 (USART2_TX)
 131              		.loc 1 39 22 is_stmt 0 view .LVU27
 132 008e 1168     		ldr	r1, [r2]
 133 0090 41F08001 		orr	r1, r1, #128
 134 0094 1160     		str	r1, [r2]
  40:Core/Src/uart.c ****         GPIOA->AFR[0] |= (7 << 12);  // PA3 (RX) alternate function: AF7 (USART2_RX)
 135              		.loc 1 40 9 is_stmt 1 view .LVU28
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 5


  40:Core/Src/uart.c ****         GPIOA->AFR[0] |= (7 << 12);  // PA3 (RX) alternate function: AF7 (USART2_RX)
 136              		.loc 1 40 23 is_stmt 0 view .LVU29
 137 0096 116A     		ldr	r1, [r2, #32]
 138 0098 41F4E061 		orr	r1, r1, #1792
 139 009c 1162     		str	r1, [r2, #32]
  41:Core/Src/uart.c ****         break;
 140              		.loc 1 41 9 is_stmt 1 view .LVU30
  41:Core/Src/uart.c ****         break;
 141              		.loc 1 41 23 is_stmt 0 view .LVU31
 142 009e 116A     		ldr	r1, [r2, #32]
 143 00a0 41F4E041 		orr	r1, r1, #28672
 144 00a4 1162     		str	r1, [r2, #32]
  42:Core/Src/uart.c ****     }
 145              		.loc 1 42 9 is_stmt 1 view .LVU32
 146 00a6 3DE0     		b	.L11
 147              	.L4:
  19:Core/Src/uart.c ****     {
 148              		.loc 1 19 5 is_stmt 0 view .LVU33
 149 00a8 4A4A     		ldr	r2, .L15+20
 150 00aa 9042     		cmp	r0, r2
 151 00ac 1FD0     		beq	.L9
 152 00ae 02F58062 		add	r2, r2, #1024
 153 00b2 9042     		cmp	r0, r2
 154 00b4 7DD1     		bne	.L8
  59:Core/Src/uart.c ****         RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOCEN);  // enable GPIO peripheral
 155              		.loc 1 59 9 is_stmt 1 view .LVU34
  59:Core/Src/uart.c ****         RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOCEN);  // enable GPIO peripheral
 156              		.loc 1 59 22 is_stmt 0 view .LVU35
 157 00b6 434A     		ldr	r2, .L15+4
 158 00b8 516C     		ldr	r1, [r2, #68]
 159 00ba 41F02001 		orr	r1, r1, #32
 160 00be 5164     		str	r1, [r2, #68]
  60:Core/Src/uart.c **** 
 161              		.loc 1 60 9 is_stmt 1 view .LVU36
  60:Core/Src/uart.c **** 
 162              		.loc 1 60 22 is_stmt 0 view .LVU37
 163 00c0 116B     		ldr	r1, [r2, #48]
 164 00c2 41F00401 		orr	r1, r1, #4
 165 00c6 1163     		str	r1, [r2, #48]
  62:Core/Src/uart.c ****         GPIOC->MODER |= (2 << 14);  // PC7 (RX) mode: alternate function
 166              		.loc 1 62 9 is_stmt 1 view .LVU38
  62:Core/Src/uart.c ****         GPIOC->MODER |= (2 << 14);  // PC7 (RX) mode: alternate function
 167              		.loc 1 62 22 is_stmt 0 view .LVU39
 168 00c8 A2F54052 		sub	r2, r2, #12288
 169 00cc 1168     		ldr	r1, [r2]
 170 00ce 41F40051 		orr	r1, r1, #8192
 171 00d2 1160     		str	r1, [r2]
  63:Core/Src/uart.c ****         GPIOC->AFR[0] |= (7 << 24); // PC6 (TX) alternate function: AF7 (USART6_TX)
 172              		.loc 1 63 9 is_stmt 1 view .LVU40
  63:Core/Src/uart.c ****         GPIOC->AFR[0] |= (7 << 24); // PC6 (TX) alternate function: AF7 (USART6_TX)
 173              		.loc 1 63 22 is_stmt 0 view .LVU41
 174 00d4 1168     		ldr	r1, [r2]
 175 00d6 41F40041 		orr	r1, r1, #32768
 176 00da 1160     		str	r1, [r2]
  64:Core/Src/uart.c ****         GPIOC->AFR[0] |= (7 << 28); // PC7 (RX) alternate function: AF7 (USART6_RX)
 177              		.loc 1 64 9 is_stmt 1 view .LVU42
  64:Core/Src/uart.c ****         GPIOC->AFR[0] |= (7 << 28); // PC7 (RX) alternate function: AF7 (USART6_RX)
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 6


 178              		.loc 1 64 23 is_stmt 0 view .LVU43
 179 00dc 116A     		ldr	r1, [r2, #32]
 180 00de 41F0E061 		orr	r1, r1, #117440512
 181 00e2 1162     		str	r1, [r2, #32]
  65:Core/Src/uart.c ****         break;
 182              		.loc 1 65 9 is_stmt 1 view .LVU44
  65:Core/Src/uart.c ****         break;
 183              		.loc 1 65 23 is_stmt 0 view .LVU45
 184 00e4 116A     		ldr	r1, [r2, #32]
 185 00e6 41F0E041 		orr	r1, r1, #1879048192
 186 00ea 1162     		str	r1, [r2, #32]
  66:Core/Src/uart.c ****     }
 187              		.loc 1 66 9 is_stmt 1 view .LVU46
 188 00ec 1AE0     		b	.L11
 189              	.L9:
  23:Core/Src/uart.c ****         RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOAEN);  // enable GPIO peripheral
 190              		.loc 1 23 9 view .LVU47
  23:Core/Src/uart.c ****         RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOAEN);  // enable GPIO peripheral
 191              		.loc 1 23 22 is_stmt 0 view .LVU48
 192 00ee 354A     		ldr	r2, .L15+4
 193 00f0 516C     		ldr	r1, [r2, #68]
 194 00f2 41F01001 		orr	r1, r1, #16
 195 00f6 5164     		str	r1, [r2, #68]
  24:Core/Src/uart.c **** 
 196              		.loc 1 24 9 is_stmt 1 view .LVU49
  24:Core/Src/uart.c **** 
 197              		.loc 1 24 22 is_stmt 0 view .LVU50
 198 00f8 116B     		ldr	r1, [r2, #48]
 199 00fa 41F00101 		orr	r1, r1, #1
 200 00fe 1163     		str	r1, [r2, #48]
  26:Core/Src/uart.c ****         GPIOA->MODER |= (2 << 20);  // PA10 (RX) mode: alternate function
 201              		.loc 1 26 9 is_stmt 1 view .LVU51
  26:Core/Src/uart.c ****         GPIOA->MODER |= (2 << 20);  // PA10 (RX) mode: alternate function
 202              		.loc 1 26 22 is_stmt 0 view .LVU52
 203 0100 A2F56052 		sub	r2, r2, #14336
 204 0104 1168     		ldr	r1, [r2]
 205 0106 41F40021 		orr	r1, r1, #524288
 206 010a 1160     		str	r1, [r2]
  27:Core/Src/uart.c ****         GPIOA->AFR[1] |= (7 << 4);  // PA9 (TX) alternate function: AF7 (USART1_TX)
 207              		.loc 1 27 9 is_stmt 1 view .LVU53
  27:Core/Src/uart.c ****         GPIOA->AFR[1] |= (7 << 4);  // PA9 (TX) alternate function: AF7 (USART1_TX)
 208              		.loc 1 27 22 is_stmt 0 view .LVU54
 209 010c 1168     		ldr	r1, [r2]
 210 010e 41F40011 		orr	r1, r1, #2097152
 211 0112 1160     		str	r1, [r2]
  28:Core/Src/uart.c ****         GPIOA->AFR[1] |= (7 << 8);  // PA10 (RX) alternate function: AF7 (USART1_RX)
 212              		.loc 1 28 9 is_stmt 1 view .LVU55
  28:Core/Src/uart.c ****         GPIOA->AFR[1] |= (7 << 8);  // PA10 (RX) alternate function: AF7 (USART1_RX)
 213              		.loc 1 28 23 is_stmt 0 view .LVU56
 214 0114 516A     		ldr	r1, [r2, #36]
 215 0116 41F07001 		orr	r1, r1, #112
 216 011a 5162     		str	r1, [r2, #36]
  29:Core/Src/uart.c ****         break;
 217              		.loc 1 29 9 is_stmt 1 view .LVU57
  29:Core/Src/uart.c ****         break;
 218              		.loc 1 29 23 is_stmt 0 view .LVU58
 219 011c 516A     		ldr	r1, [r2, #36]
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 7


 220 011e 41F4E061 		orr	r1, r1, #1792
 221 0122 5162     		str	r1, [r2, #36]
  30:Core/Src/uart.c ****     }
 222              		.loc 1 30 9 is_stmt 1 view .LVU59
 223              	.LVL3:
 224              	.L11:
  79:Core/Src/uart.c ****     }
  80:Core/Src/uart.c **** 
  81:Core/Src/uart.c ****     case (uint32_t)UART5:
  82:Core/Src/uart.c ****     {
  83:Core/Src/uart.c ****         RCC->APB1ENR |= (RCC_APB1ENR_UART5EN); // enable UART peripheral
  84:Core/Src/uart.c ****         RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOCEN);  // enable GPIO peripheral
  85:Core/Src/uart.c ****         RCC->AHB1ENR |= (RCC_AHB1ENR_GPIODEN);  // enable GPIO peripheral
  86:Core/Src/uart.c **** 
  87:Core/Src/uart.c ****         GPIOC->MODER |= (2 << 24);  // PC12 (TX) mode: alternate function
  88:Core/Src/uart.c ****         GPIOD->MODER |= (2 << 4);  // PD2 (RX) mode: alternate function
  89:Core/Src/uart.c ****         GPIOC->AFR[1] |= (8 << 16);  // PC12 (TX) alternate function: AF8 (UART5_TX)
  90:Core/Src/uart.c ****         GPIOD->AFR[0] |= (8 << 8);  // PD2 (RX) alternate function: AF8 (UART5_RX)
  91:Core/Src/uart.c ****         break;
  92:Core/Src/uart.c ****     }
  93:Core/Src/uart.c **** 
  94:Core/Src/uart.c ****     default:
  95:Core/Src/uart.c ****         assert(0);
  96:Core/Src/uart.c ****     }
  97:Core/Src/uart.c **** 
  98:Core/Src/uart.c ****     usart->CR1 = 0x00;  // clear control register 1
 225              		.loc 1 98 5 view .LVU60
 226              		.loc 1 98 16 is_stmt 0 view .LVU61
 227 0124 0022     		movs	r2, #0
 228 0126 DA60     		str	r2, [r3, #12]
  99:Core/Src/uart.c ****     usart->CR1 |= (USART_CR1_RE | USART_CR1_TE);    // enable reciver & transmitter
 229              		.loc 1 99 5 is_stmt 1 view .LVU62
 230              		.loc 1 99 16 is_stmt 0 view .LVU63
 231 0128 DA68     		ldr	r2, [r3, #12]
 232 012a 42F00C02 		orr	r2, r2, #12
 233 012e DA60     		str	r2, [r3, #12]
 100:Core/Src/uart.c ****     usart->CR1 |= (USART_CR1_UE);   // enable USART
 234              		.loc 1 100 5 is_stmt 1 view .LVU64
 235              		.loc 1 100 16 is_stmt 0 view .LVU65
 236 0130 DA68     		ldr	r2, [r3, #12]
 237 0132 42F40052 		orr	r2, r2, #8192
 238 0136 DA60     		str	r2, [r3, #12]
 101:Core/Src/uart.c **** }
 239              		.loc 1 101 1 view .LVU66
 240 0138 08BD     		pop	{r3, pc}
 241              	.LVL4:
 242              	.L5:
  47:Core/Src/uart.c ****         RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOBEN);  // enable GPIO peripheral
 243              		.loc 1 47 9 is_stmt 1 view .LVU67
  47:Core/Src/uart.c ****         RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOBEN);  // enable GPIO peripheral
 244              		.loc 1 47 22 is_stmt 0 view .LVU68
 245 013a 224A     		ldr	r2, .L15+4
 246 013c 116C     		ldr	r1, [r2, #64]
 247 013e 41F48021 		orr	r1, r1, #262144
 248 0142 1164     		str	r1, [r2, #64]
  48:Core/Src/uart.c **** 
 249              		.loc 1 48 9 is_stmt 1 view .LVU69
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 8


  48:Core/Src/uart.c **** 
 250              		.loc 1 48 22 is_stmt 0 view .LVU70
 251 0144 116B     		ldr	r1, [r2, #48]
 252 0146 41F00201 		orr	r1, r1, #2
 253 014a 1163     		str	r1, [r2, #48]
  50:Core/Src/uart.c ****         GPIOB->MODER |= (2 << 22);  // PB11 (RX) mode: alternate function
 254              		.loc 1 50 9 is_stmt 1 view .LVU71
  50:Core/Src/uart.c ****         GPIOB->MODER |= (2 << 22);  // PB11 (RX) mode: alternate function
 255              		.loc 1 50 22 is_stmt 0 view .LVU72
 256 014c A2F55052 		sub	r2, r2, #13312
 257 0150 1168     		ldr	r1, [r2]
 258 0152 41F40011 		orr	r1, r1, #2097152
 259 0156 1160     		str	r1, [r2]
  51:Core/Src/uart.c ****         GPIOB->AFR[1] |= (7 << 8);  // PB10 (TX) alternate function: AF7 (USART3_TX)
 260              		.loc 1 51 9 is_stmt 1 view .LVU73
  51:Core/Src/uart.c ****         GPIOB->AFR[1] |= (7 << 8);  // PB10 (TX) alternate function: AF7 (USART3_TX)
 261              		.loc 1 51 22 is_stmt 0 view .LVU74
 262 0158 1168     		ldr	r1, [r2]
 263 015a 41F40001 		orr	r1, r1, #8388608
 264 015e 1160     		str	r1, [r2]
  52:Core/Src/uart.c ****         GPIOB->AFR[1] |= (7 << 12); // PB11 (RX) alternate function: AF7 (USART3_RX)
 265              		.loc 1 52 9 is_stmt 1 view .LVU75
  52:Core/Src/uart.c ****         GPIOB->AFR[1] |= (7 << 12); // PB11 (RX) alternate function: AF7 (USART3_RX)
 266              		.loc 1 52 23 is_stmt 0 view .LVU76
 267 0160 516A     		ldr	r1, [r2, #36]
 268 0162 41F4E061 		orr	r1, r1, #1792
 269 0166 5162     		str	r1, [r2, #36]
  53:Core/Src/uart.c ****         break;
 270              		.loc 1 53 9 is_stmt 1 view .LVU77
  53:Core/Src/uart.c ****         break;
 271              		.loc 1 53 23 is_stmt 0 view .LVU78
 272 0168 516A     		ldr	r1, [r2, #36]
 273 016a 41F4E041 		orr	r1, r1, #28672
 274 016e 5162     		str	r1, [r2, #36]
  54:Core/Src/uart.c ****     }
 275              		.loc 1 54 9 is_stmt 1 view .LVU79
 276 0170 D8E7     		b	.L11
 277              	.L3:
  83:Core/Src/uart.c ****         RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOCEN);  // enable GPIO peripheral
 278              		.loc 1 83 9 view .LVU80
  83:Core/Src/uart.c ****         RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOCEN);  // enable GPIO peripheral
 279              		.loc 1 83 22 is_stmt 0 view .LVU81
 280 0172 144A     		ldr	r2, .L15+4
 281 0174 116C     		ldr	r1, [r2, #64]
 282 0176 41F48011 		orr	r1, r1, #1048576
 283 017a 1164     		str	r1, [r2, #64]
  84:Core/Src/uart.c ****         RCC->AHB1ENR |= (RCC_AHB1ENR_GPIODEN);  // enable GPIO peripheral
 284              		.loc 1 84 9 is_stmt 1 view .LVU82
  84:Core/Src/uart.c ****         RCC->AHB1ENR |= (RCC_AHB1ENR_GPIODEN);  // enable GPIO peripheral
 285              		.loc 1 84 22 is_stmt 0 view .LVU83
 286 017c 116B     		ldr	r1, [r2, #48]
 287 017e 41F00401 		orr	r1, r1, #4
 288 0182 1163     		str	r1, [r2, #48]
  85:Core/Src/uart.c **** 
 289              		.loc 1 85 9 is_stmt 1 view .LVU84
  85:Core/Src/uart.c **** 
 290              		.loc 1 85 22 is_stmt 0 view .LVU85
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 9


 291 0184 116B     		ldr	r1, [r2, #48]
 292 0186 41F00801 		orr	r1, r1, #8
 293 018a 1163     		str	r1, [r2, #48]
  87:Core/Src/uart.c ****         GPIOD->MODER |= (2 << 4);  // PD2 (RX) mode: alternate function
 294              		.loc 1 87 9 is_stmt 1 view .LVU86
  87:Core/Src/uart.c ****         GPIOD->MODER |= (2 << 4);  // PD2 (RX) mode: alternate function
 295              		.loc 1 87 22 is_stmt 0 view .LVU87
 296 018c 1249     		ldr	r1, .L15+24
 297 018e 0A68     		ldr	r2, [r1]
 298 0190 42F00072 		orr	r2, r2, #33554432
 299 0194 0A60     		str	r2, [r1]
  88:Core/Src/uart.c ****         GPIOC->AFR[1] |= (8 << 16);  // PC12 (TX) alternate function: AF8 (UART5_TX)
 300              		.loc 1 88 9 is_stmt 1 view .LVU88
  88:Core/Src/uart.c ****         GPIOC->AFR[1] |= (8 << 16);  // PC12 (TX) alternate function: AF8 (UART5_TX)
 301              		.loc 1 88 22 is_stmt 0 view .LVU89
 302 0196 114A     		ldr	r2, .L15+28
 303 0198 1068     		ldr	r0, [r2]
 304              	.LVL5:
  88:Core/Src/uart.c ****         GPIOC->AFR[1] |= (8 << 16);  // PC12 (TX) alternate function: AF8 (UART5_TX)
 305              		.loc 1 88 22 view .LVU90
 306 019a 40F02000 		orr	r0, r0, #32
 307 019e 1060     		str	r0, [r2]
  89:Core/Src/uart.c ****         GPIOD->AFR[0] |= (8 << 8);  // PD2 (RX) alternate function: AF8 (UART5_RX)
 308              		.loc 1 89 9 is_stmt 1 view .LVU91
  89:Core/Src/uart.c ****         GPIOD->AFR[0] |= (8 << 8);  // PD2 (RX) alternate function: AF8 (UART5_RX)
 309              		.loc 1 89 23 is_stmt 0 view .LVU92
 310 01a0 486A     		ldr	r0, [r1, #36]
 311 01a2 40F40020 		orr	r0, r0, #524288
 312 01a6 4862     		str	r0, [r1, #36]
  90:Core/Src/uart.c ****         break;
 313              		.loc 1 90 9 is_stmt 1 view .LVU93
  90:Core/Src/uart.c ****         break;
 314              		.loc 1 90 23 is_stmt 0 view .LVU94
 315 01a8 116A     		ldr	r1, [r2, #32]
 316 01aa 41F40061 		orr	r1, r1, #2048
 317 01ae 1162     		str	r1, [r2, #32]
  91:Core/Src/uart.c ****     }
 318              		.loc 1 91 9 is_stmt 1 view .LVU95
 319 01b0 B8E7     		b	.L11
 320              	.LVL6:
 321              	.L8:
  95:Core/Src/uart.c ****     }
 322              		.loc 1 95 9 view .LVU96
 323 01b2 0B4B     		ldr	r3, .L15+32
 324 01b4 054A     		ldr	r2, .L15+12
 325 01b6 5F21     		movs	r1, #95
 326 01b8 0548     		ldr	r0, .L15+16
 327              	.LVL7:
  95:Core/Src/uart.c ****     }
 328              		.loc 1 95 9 is_stmt 0 view .LVU97
 329 01ba FFF7FEFF 		bl	__assert_func
 330              	.LVL8:
 331              	.L16:
 332 01be 00BF     		.align	2
 333              	.L15:
 334 01c0 00500040 		.word	1073762304
 335 01c4 00380240 		.word	1073887232
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 10


 336 01c8 00000000 		.word	.LC0
 337 01cc 00000000 		.word	.LANCHOR0
 338 01d0 08000000 		.word	.LC1
 339 01d4 00100140 		.word	1073811456
 340 01d8 00080240 		.word	1073874944
 341 01dc 000C0240 		.word	1073875968
 342 01e0 18000000 		.word	.LC2
 343              		.cfi_endproc
 344              	.LFE130:
 346              		.section	.text.usart_register_irq,"ax",%progbits
 347              		.align	1
 348              		.global	usart_register_irq
 349              		.syntax unified
 350              		.thumb
 351              		.thumb_func
 352              		.fpu fpv4-sp-d16
 354              	usart_register_irq:
 355              	.LVL9:
 356              	.LFB131:
 102:Core/Src/uart.c **** 
 103:Core/Src/uart.c **** void usart_register_irq(USART_TypeDef* usart, uint32_t priority)
 104:Core/Src/uart.c **** {
 357              		.loc 1 104 1 is_stmt 1 view -0
 358              		.cfi_startproc
 359              		@ args = 0, pretend = 0, frame = 0
 360              		@ frame_needed = 0, uses_anonymous_args = 0
 361              		.loc 1 104 1 is_stmt 0 view .LVU99
 362 0000 08B5     		push	{r3, lr}
 363              	.LCFI1:
 364              		.cfi_def_cfa_offset 8
 365              		.cfi_offset 3, -8
 366              		.cfi_offset 14, -4
 105:Core/Src/uart.c ****     assert(usart);
 367              		.loc 1 105 5 is_stmt 1 view .LVU100
 368 0002 E0B1     		cbz	r0, .L29
 369 0004 0246     		mov	r2, r0
 106:Core/Src/uart.c ****     uint32_t _priority = priority % NVIC_MAX_PRIORITY;
 370              		.loc 1 106 5 view .LVU101
 371              		.loc 1 106 14 is_stmt 0 view .LVU102
 372 0006 2E4B     		ldr	r3, .L31
 373 0008 A3FB0103 		umull	r0, r3, r3, r1
 374              	.LVL10:
 375              		.loc 1 106 14 view .LVU103
 376 000c DB08     		lsrs	r3, r3, #3
 377 000e C3EB0313 		rsb	r3, r3, r3, lsl #4
 378 0012 CB1A     		subs	r3, r1, r3
 379              	.LVL11:
 107:Core/Src/uart.c **** 
 108:Core/Src/uart.c ****     switch ((uint32_t)usart)
 380              		.loc 1 108 5 is_stmt 1 view .LVU104
 381 0014 2B49     		ldr	r1, .L31+4
 382              	.LVL12:
 383              		.loc 1 108 5 is_stmt 0 view .LVU105
 384 0016 8A42     		cmp	r2, r1
 385 0018 42D0     		beq	.L19
 386 001a 22D8     		bhi	.L20
 387 001c A1F50061 		sub	r1, r1, #2048
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 11


 388 0020 8A42     		cmp	r2, r1
 389 0022 35D0     		beq	.L21
 390 0024 01F58061 		add	r1, r1, #1024
 391 0028 8A42     		cmp	r2, r1
 392 002a 0ED1     		bne	.L30
 109:Core/Src/uart.c ****     {
 110:Core/Src/uart.c ****     case (uint32_t)USART1:
 111:Core/Src/uart.c ****         __NVIC_SetPriority(USART1_IRQn, _priority);  // set interrupt priority
 112:Core/Src/uart.c ****         __NVIC_EnableIRQ(USART1_IRQn);	            // enable interrupt
 113:Core/Src/uart.c ****         break;
 114:Core/Src/uart.c **** 
 115:Core/Src/uart.c ****     case (uint32_t)USART2:
 116:Core/Src/uart.c ****         __NVIC_SetPriority(USART2_IRQn, _priority);
 117:Core/Src/uart.c ****         __NVIC_EnableIRQ(USART2_IRQn);
 118:Core/Src/uart.c ****         break;
 119:Core/Src/uart.c **** 
 120:Core/Src/uart.c ****     case (uint32_t)USART3:
 121:Core/Src/uart.c ****         __NVIC_SetPriority(USART3_IRQn, _priority);
 122:Core/Src/uart.c ****         __NVIC_EnableIRQ(USART3_IRQn);
 123:Core/Src/uart.c ****         break;
 124:Core/Src/uart.c **** 
 125:Core/Src/uart.c ****     case (uint32_t)USART6:
 126:Core/Src/uart.c ****         __NVIC_SetPriority(USART6_IRQn, _priority);
 127:Core/Src/uart.c ****         __NVIC_EnableIRQ(USART6_IRQn);
 128:Core/Src/uart.c ****         break;
 129:Core/Src/uart.c **** 
 130:Core/Src/uart.c ****     case (uint32_t)UART4:
 131:Core/Src/uart.c ****         __NVIC_SetPriority(UART4_IRQn, _priority);
 393              		.loc 1 131 9 is_stmt 1 view .LVU106
 394              	.LVL13:
 395              	.LBB50:
 396              	.LBI50:
 397              		.file 2 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 12


  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 13


  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 14


 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 15


 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:Drivers/CMSIS/Include/core_cm4.h **** 
 208:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Drivers/CMSIS/Include/core_cm4.h **** /**
 210:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Drivers/CMSIS/Include/core_cm4.h **** 
 212:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Drivers/CMSIS/Include/core_cm4.h **** */
 216:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Drivers/CMSIS/Include/core_cm4.h **** #else
 219:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** 
 224:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Drivers/CMSIS/Include/core_cm4.h **** 
 231:Drivers/CMSIS/Include/core_cm4.h **** 
 232:Drivers/CMSIS/Include/core_cm4.h **** 
 233:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 237:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:Drivers/CMSIS/Include/core_cm4.h **** /**
 245:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Drivers/CMSIS/Include/core_cm4.h **** */
 248:Drivers/CMSIS/Include/core_cm4.h **** 
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 16


 253:Drivers/CMSIS/Include/core_cm4.h ****   @{
 254:Drivers/CMSIS/Include/core_cm4.h ****  */
 255:Drivers/CMSIS/Include/core_cm4.h **** 
 256:Drivers/CMSIS/Include/core_cm4.h **** /**
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Drivers/CMSIS/Include/core_cm4.h ****  */
 259:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 260:Drivers/CMSIS/Include/core_cm4.h **** {
 261:Drivers/CMSIS/Include/core_cm4.h ****   struct
 262:Drivers/CMSIS/Include/core_cm4.h ****   {
 263:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:Drivers/CMSIS/Include/core_cm4.h **** 
 275:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Drivers/CMSIS/Include/core_cm4.h **** 
 279:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Drivers/CMSIS/Include/core_cm4.h **** 
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Drivers/CMSIS/Include/core_cm4.h **** 
 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Drivers/CMSIS/Include/core_cm4.h **** 
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Drivers/CMSIS/Include/core_cm4.h **** 
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Drivers/CMSIS/Include/core_cm4.h **** 
 294:Drivers/CMSIS/Include/core_cm4.h **** 
 295:Drivers/CMSIS/Include/core_cm4.h **** /**
 296:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Drivers/CMSIS/Include/core_cm4.h ****  */
 298:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 299:Drivers/CMSIS/Include/core_cm4.h **** {
 300:Drivers/CMSIS/Include/core_cm4.h ****   struct
 301:Drivers/CMSIS/Include/core_cm4.h ****   {
 302:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 307:Drivers/CMSIS/Include/core_cm4.h **** 
 308:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 17


 310:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Drivers/CMSIS/Include/core_cm4.h **** 
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /**
 314:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Drivers/CMSIS/Include/core_cm4.h ****  */
 316:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 317:Drivers/CMSIS/Include/core_cm4.h **** {
 318:Drivers/CMSIS/Include/core_cm4.h ****   struct
 319:Drivers/CMSIS/Include/core_cm4.h ****   {
 320:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:Drivers/CMSIS/Include/core_cm4.h **** 
 336:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Drivers/CMSIS/Include/core_cm4.h **** 
 340:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Drivers/CMSIS/Include/core_cm4.h **** 
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Drivers/CMSIS/Include/core_cm4.h **** 
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Drivers/CMSIS/Include/core_cm4.h **** 
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Drivers/CMSIS/Include/core_cm4.h **** 
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm4.h **** 
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm4.h **** 
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** 
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Drivers/CMSIS/Include/core_cm4.h **** 
 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 18


 367:Drivers/CMSIS/Include/core_cm4.h **** 
 368:Drivers/CMSIS/Include/core_cm4.h **** /**
 369:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Drivers/CMSIS/Include/core_cm4.h ****  */
 371:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 372:Drivers/CMSIS/Include/core_cm4.h **** {
 373:Drivers/CMSIS/Include/core_cm4.h ****   struct
 374:Drivers/CMSIS/Include/core_cm4.h ****   {
 375:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:Drivers/CMSIS/Include/core_cm4.h **** 
 383:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Drivers/CMSIS/Include/core_cm4.h **** 
 387:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Drivers/CMSIS/Include/core_cm4.h **** 
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Drivers/CMSIS/Include/core_cm4.h **** 
 393:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** 
 396:Drivers/CMSIS/Include/core_cm4.h **** /**
 397:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Drivers/CMSIS/Include/core_cm4.h ****   @{
 401:Drivers/CMSIS/Include/core_cm4.h ****  */
 402:Drivers/CMSIS/Include/core_cm4.h **** 
 403:Drivers/CMSIS/Include/core_cm4.h **** /**
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Drivers/CMSIS/Include/core_cm4.h ****  */
 406:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 407:Drivers/CMSIS/Include/core_cm4.h **** {
 408:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:Drivers/CMSIS/Include/core_cm4.h **** 
 423:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 19


 424:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Drivers/CMSIS/Include/core_cm4.h **** 
 427:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Drivers/CMSIS/Include/core_cm4.h **** 
 429:Drivers/CMSIS/Include/core_cm4.h **** 
 430:Drivers/CMSIS/Include/core_cm4.h **** /**
 431:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Drivers/CMSIS/Include/core_cm4.h ****   @{
 435:Drivers/CMSIS/Include/core_cm4.h ****  */
 436:Drivers/CMSIS/Include/core_cm4.h **** 
 437:Drivers/CMSIS/Include/core_cm4.h **** /**
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Drivers/CMSIS/Include/core_cm4.h ****  */
 440:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 441:Drivers/CMSIS/Include/core_cm4.h **** {
 442:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:Drivers/CMSIS/Include/core_cm4.h **** 
 465:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Drivers/CMSIS/Include/core_cm4.h **** 
 469:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Drivers/CMSIS/Include/core_cm4.h **** 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Drivers/CMSIS/Include/core_cm4.h **** 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Drivers/CMSIS/Include/core_cm4.h **** 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 20


 481:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** 
 485:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Drivers/CMSIS/Include/core_cm4.h **** 
 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Drivers/CMSIS/Include/core_cm4.h **** 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm4.h **** 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm4.h **** 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm4.h **** 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm4.h **** 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm4.h **** 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm4.h **** 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm4.h **** 
 512:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** 
 516:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm4.h **** 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm4.h **** 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm4.h **** 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm4.h **** 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm4.h **** 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 21


 538:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** 
 542:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm4.h **** 
 548:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** 
 552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm4.h **** 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm4.h **** 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm4.h **** 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm4.h **** 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm4.h **** 
 567:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** 
 571:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm4.h **** 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm4.h **** 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm4.h **** 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm4.h **** 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm4.h **** 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm4.h **** 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 22


 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm4.h **** 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm4.h **** 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm4.h **** 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm4.h **** 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm4.h **** 
 610:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** 
 614:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm4.h **** 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm4.h **** 
 620:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** 
 624:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** 
 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm4.h **** 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm4.h **** 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm4.h **** 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm4.h **** 
 639:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Drivers/CMSIS/Include/core_cm4.h **** 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Drivers/CMSIS/Include/core_cm4.h **** 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 23


 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Drivers/CMSIS/Include/core_cm4.h **** 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Drivers/CMSIS/Include/core_cm4.h **** 
 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Drivers/CMSIS/Include/core_cm4.h **** 
 661:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** 
 665:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Drivers/CMSIS/Include/core_cm4.h **** 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Drivers/CMSIS/Include/core_cm4.h **** 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Drivers/CMSIS/Include/core_cm4.h **** 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Drivers/CMSIS/Include/core_cm4.h **** 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Drivers/CMSIS/Include/core_cm4.h **** 
 680:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** 
 684:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm4.h **** 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm4.h **** 
 690:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Drivers/CMSIS/Include/core_cm4.h **** 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Drivers/CMSIS/Include/core_cm4.h **** 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Drivers/CMSIS/Include/core_cm4.h **** 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Drivers/CMSIS/Include/core_cm4.h **** 
 706:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 24


 709:Drivers/CMSIS/Include/core_cm4.h **** /**
 710:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Drivers/CMSIS/Include/core_cm4.h ****   @{
 714:Drivers/CMSIS/Include/core_cm4.h ****  */
 715:Drivers/CMSIS/Include/core_cm4.h **** 
 716:Drivers/CMSIS/Include/core_cm4.h **** /**
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Drivers/CMSIS/Include/core_cm4.h ****  */
 719:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 720:Drivers/CMSIS/Include/core_cm4.h **** {
 721:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:Drivers/CMSIS/Include/core_cm4.h **** 
 726:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Drivers/CMSIS/Include/core_cm4.h **** 
 730:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Drivers/CMSIS/Include/core_cm4.h **** 
 734:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Drivers/CMSIS/Include/core_cm4.h **** 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Drivers/CMSIS/Include/core_cm4.h **** 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Drivers/CMSIS/Include/core_cm4.h **** 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Drivers/CMSIS/Include/core_cm4.h **** 
 746:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** 
 749:Drivers/CMSIS/Include/core_cm4.h **** /**
 750:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Drivers/CMSIS/Include/core_cm4.h ****   @{
 754:Drivers/CMSIS/Include/core_cm4.h ****  */
 755:Drivers/CMSIS/Include/core_cm4.h **** 
 756:Drivers/CMSIS/Include/core_cm4.h **** /**
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Drivers/CMSIS/Include/core_cm4.h ****  */
 759:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 760:Drivers/CMSIS/Include/core_cm4.h **** {
 761:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 25


 766:Drivers/CMSIS/Include/core_cm4.h **** 
 767:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Drivers/CMSIS/Include/core_cm4.h **** 
 771:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Drivers/CMSIS/Include/core_cm4.h **** 
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Drivers/CMSIS/Include/core_cm4.h **** 
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Drivers/CMSIS/Include/core_cm4.h **** 
 780:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** 
 784:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** 
 788:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** 
 792:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Drivers/CMSIS/Include/core_cm4.h **** 
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Drivers/CMSIS/Include/core_cm4.h **** 
 798:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** 
 801:Drivers/CMSIS/Include/core_cm4.h **** /**
 802:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Drivers/CMSIS/Include/core_cm4.h ****   @{
 806:Drivers/CMSIS/Include/core_cm4.h ****  */
 807:Drivers/CMSIS/Include/core_cm4.h **** 
 808:Drivers/CMSIS/Include/core_cm4.h **** /**
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Drivers/CMSIS/Include/core_cm4.h ****  */
 811:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 812:Drivers/CMSIS/Include/core_cm4.h **** {
 813:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 814:Drivers/CMSIS/Include/core_cm4.h ****   {
 815:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 26


 823:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 846:Drivers/CMSIS/Include/core_cm4.h **** 
 847:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Drivers/CMSIS/Include/core_cm4.h **** 
 851:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Drivers/CMSIS/Include/core_cm4.h **** 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Drivers/CMSIS/Include/core_cm4.h **** 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Drivers/CMSIS/Include/core_cm4.h **** 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Drivers/CMSIS/Include/core_cm4.h **** 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Drivers/CMSIS/Include/core_cm4.h **** 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Drivers/CMSIS/Include/core_cm4.h **** 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Drivers/CMSIS/Include/core_cm4.h **** 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Drivers/CMSIS/Include/core_cm4.h **** 
 876:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Drivers/CMSIS/Include/core_cm4.h **** 
 879:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 27


 880:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Drivers/CMSIS/Include/core_cm4.h **** 
 883:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Drivers/CMSIS/Include/core_cm4.h **** 
 887:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Drivers/CMSIS/Include/core_cm4.h **** 
 895:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Drivers/CMSIS/Include/core_cm4.h **** 
 898:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Drivers/CMSIS/Include/core_cm4.h **** 
 901:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Drivers/CMSIS/Include/core_cm4.h **** 
 903:Drivers/CMSIS/Include/core_cm4.h **** 
 904:Drivers/CMSIS/Include/core_cm4.h **** /**
 905:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Drivers/CMSIS/Include/core_cm4.h ****   @{
 909:Drivers/CMSIS/Include/core_cm4.h ****  */
 910:Drivers/CMSIS/Include/core_cm4.h **** 
 911:Drivers/CMSIS/Include/core_cm4.h **** /**
 912:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Drivers/CMSIS/Include/core_cm4.h ****  */
 914:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 915:Drivers/CMSIS/Include/core_cm4.h **** {
 916:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 28


 937:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 940:Drivers/CMSIS/Include/core_cm4.h **** 
 941:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Drivers/CMSIS/Include/core_cm4.h **** 
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Drivers/CMSIS/Include/core_cm4.h **** 
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Drivers/CMSIS/Include/core_cm4.h **** 
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Drivers/CMSIS/Include/core_cm4.h **** 
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Drivers/CMSIS/Include/core_cm4.h **** 
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Drivers/CMSIS/Include/core_cm4.h **** 
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Drivers/CMSIS/Include/core_cm4.h **** 
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Drivers/CMSIS/Include/core_cm4.h **** 
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Drivers/CMSIS/Include/core_cm4.h **** 
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Drivers/CMSIS/Include/core_cm4.h **** 
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Drivers/CMSIS/Include/core_cm4.h **** 
 981:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Drivers/CMSIS/Include/core_cm4.h **** 
 984:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Drivers/CMSIS/Include/core_cm4.h **** 
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Drivers/CMSIS/Include/core_cm4.h **** 
 993:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 29


 994:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Drivers/CMSIS/Include/core_cm4.h **** 
 996:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Drivers/CMSIS/Include/core_cm4.h **** 
1000:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Drivers/CMSIS/Include/core_cm4.h **** 
1004:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Drivers/CMSIS/Include/core_cm4.h **** 
1008:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Drivers/CMSIS/Include/core_cm4.h **** 
1012:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Drivers/CMSIS/Include/core_cm4.h **** 
1016:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Drivers/CMSIS/Include/core_cm4.h **** 
1020:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Drivers/CMSIS/Include/core_cm4.h **** 
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Drivers/CMSIS/Include/core_cm4.h **** 
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Drivers/CMSIS/Include/core_cm4.h **** 
1033:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Drivers/CMSIS/Include/core_cm4.h **** 
1036:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Drivers/CMSIS/Include/core_cm4.h **** 
1039:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Drivers/CMSIS/Include/core_cm4.h **** 
1042:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Drivers/CMSIS/Include/core_cm4.h **** 
1045:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Drivers/CMSIS/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Drivers/CMSIS/Include/core_cm4.h **** 
1050:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 30


1051:Drivers/CMSIS/Include/core_cm4.h **** /**
1052:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Drivers/CMSIS/Include/core_cm4.h ****   @{
1056:Drivers/CMSIS/Include/core_cm4.h ****  */
1057:Drivers/CMSIS/Include/core_cm4.h **** 
1058:Drivers/CMSIS/Include/core_cm4.h **** /**
1059:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Drivers/CMSIS/Include/core_cm4.h ****  */
1061:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1062:Drivers/CMSIS/Include/core_cm4.h **** {
1063:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:Drivers/CMSIS/Include/core_cm4.h **** 
1093:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:Drivers/CMSIS/Include/core_cm4.h **** 
1097:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:Drivers/CMSIS/Include/core_cm4.h **** 
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 31


1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:Drivers/CMSIS/Include/core_cm4.h **** 
1110:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:Drivers/CMSIS/Include/core_cm4.h **** 
1114:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:Drivers/CMSIS/Include/core_cm4.h **** 
1117:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:Drivers/CMSIS/Include/core_cm4.h **** 
1121:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:Drivers/CMSIS/Include/core_cm4.h **** 
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:Drivers/CMSIS/Include/core_cm4.h **** 
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:Drivers/CMSIS/Include/core_cm4.h **** 
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:Drivers/CMSIS/Include/core_cm4.h **** 
1140:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:Drivers/CMSIS/Include/core_cm4.h **** 
1143:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:Drivers/CMSIS/Include/core_cm4.h **** 
1147:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:Drivers/CMSIS/Include/core_cm4.h **** 
1150:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Drivers/CMSIS/Include/core_cm4.h **** 
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Drivers/CMSIS/Include/core_cm4.h **** 
1157:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Drivers/CMSIS/Include/core_cm4.h **** 
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Drivers/CMSIS/Include/core_cm4.h **** 
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 32


1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Drivers/CMSIS/Include/core_cm4.h **** 
1172:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:Drivers/CMSIS/Include/core_cm4.h **** 
1176:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:Drivers/CMSIS/Include/core_cm4.h **** 
1179:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:Drivers/CMSIS/Include/core_cm4.h **** 
1183:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:Drivers/CMSIS/Include/core_cm4.h **** 
1187:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:Drivers/CMSIS/Include/core_cm4.h **** 
1190:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:Drivers/CMSIS/Include/core_cm4.h **** 
1193:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Drivers/CMSIS/Include/core_cm4.h **** 
1206:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:Drivers/CMSIS/Include/core_cm4.h **** 
1209:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:Drivers/CMSIS/Include/core_cm4.h **** 
1211:Drivers/CMSIS/Include/core_cm4.h **** 
1212:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:Drivers/CMSIS/Include/core_cm4.h **** /**
1214:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:Drivers/CMSIS/Include/core_cm4.h ****   @{
1218:Drivers/CMSIS/Include/core_cm4.h ****  */
1219:Drivers/CMSIS/Include/core_cm4.h **** 
1220:Drivers/CMSIS/Include/core_cm4.h **** /**
1221:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 33


1222:Drivers/CMSIS/Include/core_cm4.h ****  */
1223:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1224:Drivers/CMSIS/Include/core_cm4.h **** {
1225:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1237:Drivers/CMSIS/Include/core_cm4.h **** 
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:Drivers/CMSIS/Include/core_cm4.h **** 
1240:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** 
1250:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** 
1254:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** 
1257:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** 
1260:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** 
1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** 
1274:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:Drivers/CMSIS/Include/core_cm4.h **** 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 34


1279:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:Drivers/CMSIS/Include/core_cm4.h **** 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:Drivers/CMSIS/Include/core_cm4.h **** 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:Drivers/CMSIS/Include/core_cm4.h **** 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:Drivers/CMSIS/Include/core_cm4.h **** 
1290:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:Drivers/CMSIS/Include/core_cm4.h **** 
1293:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:Drivers/CMSIS/Include/core_cm4.h **** 
1296:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:Drivers/CMSIS/Include/core_cm4.h **** 
1299:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:Drivers/CMSIS/Include/core_cm4.h **** 
1302:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:Drivers/CMSIS/Include/core_cm4.h **** 
1305:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:Drivers/CMSIS/Include/core_cm4.h **** 
1308:Drivers/CMSIS/Include/core_cm4.h **** 
1309:Drivers/CMSIS/Include/core_cm4.h **** /**
1310:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:Drivers/CMSIS/Include/core_cm4.h ****   @{
1314:Drivers/CMSIS/Include/core_cm4.h ****  */
1315:Drivers/CMSIS/Include/core_cm4.h **** 
1316:Drivers/CMSIS/Include/core_cm4.h **** /**
1317:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:Drivers/CMSIS/Include/core_cm4.h ****  */
1319:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1320:Drivers/CMSIS/Include/core_cm4.h **** {
1321:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1328:Drivers/CMSIS/Include/core_cm4.h **** 
1329:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 35


1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:Drivers/CMSIS/Include/core_cm4.h **** 
1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:Drivers/CMSIS/Include/core_cm4.h **** 
1348:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:Drivers/CMSIS/Include/core_cm4.h **** 
1351:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:Drivers/CMSIS/Include/core_cm4.h **** 
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:Drivers/CMSIS/Include/core_cm4.h **** 
1357:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:Drivers/CMSIS/Include/core_cm4.h **** 
1361:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:Drivers/CMSIS/Include/core_cm4.h **** 
1368:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:Drivers/CMSIS/Include/core_cm4.h **** 
1371:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:Drivers/CMSIS/Include/core_cm4.h **** 
1374:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 36


1393:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:Drivers/CMSIS/Include/core_cm4.h **** 
1396:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:Drivers/CMSIS/Include/core_cm4.h **** 
1399:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:Drivers/CMSIS/Include/core_cm4.h **** 
1406:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:Drivers/CMSIS/Include/core_cm4.h **** 
1409:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:Drivers/CMSIS/Include/core_cm4.h **** 
1412:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:Drivers/CMSIS/Include/core_cm4.h **** 
1414:Drivers/CMSIS/Include/core_cm4.h **** 
1415:Drivers/CMSIS/Include/core_cm4.h **** /**
1416:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:Drivers/CMSIS/Include/core_cm4.h ****   @{
1420:Drivers/CMSIS/Include/core_cm4.h ****  */
1421:Drivers/CMSIS/Include/core_cm4.h **** 
1422:Drivers/CMSIS/Include/core_cm4.h **** /**
1423:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:Drivers/CMSIS/Include/core_cm4.h ****  */
1425:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1426:Drivers/CMSIS/Include/core_cm4.h **** {
1427:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1432:Drivers/CMSIS/Include/core_cm4.h **** 
1433:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:Drivers/CMSIS/Include/core_cm4.h **** 
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 37


1450:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:Drivers/CMSIS/Include/core_cm4.h **** 
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:Drivers/CMSIS/Include/core_cm4.h **** 
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:Drivers/CMSIS/Include/core_cm4.h **** 
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:Drivers/CMSIS/Include/core_cm4.h **** 
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:Drivers/CMSIS/Include/core_cm4.h **** 
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:Drivers/CMSIS/Include/core_cm4.h **** 
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:Drivers/CMSIS/Include/core_cm4.h **** 
1470:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:Drivers/CMSIS/Include/core_cm4.h **** 
1474:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** 
1477:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:Drivers/CMSIS/Include/core_cm4.h **** 
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:Drivers/CMSIS/Include/core_cm4.h **** 
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:Drivers/CMSIS/Include/core_cm4.h **** 
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:Drivers/CMSIS/Include/core_cm4.h **** 
1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:Drivers/CMSIS/Include/core_cm4.h **** 
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:Drivers/CMSIS/Include/core_cm4.h **** 
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 38


1507:Drivers/CMSIS/Include/core_cm4.h **** 
1508:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:Drivers/CMSIS/Include/core_cm4.h **** 
1511:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:Drivers/CMSIS/Include/core_cm4.h **** 
1514:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:Drivers/CMSIS/Include/core_cm4.h **** 
1517:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:Drivers/CMSIS/Include/core_cm4.h **** 
1519:Drivers/CMSIS/Include/core_cm4.h **** 
1520:Drivers/CMSIS/Include/core_cm4.h **** /**
1521:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:Drivers/CMSIS/Include/core_cm4.h ****   @{
1525:Drivers/CMSIS/Include/core_cm4.h ****  */
1526:Drivers/CMSIS/Include/core_cm4.h **** 
1527:Drivers/CMSIS/Include/core_cm4.h **** /**
1528:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:Drivers/CMSIS/Include/core_cm4.h **** */
1533:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:Drivers/CMSIS/Include/core_cm4.h **** 
1535:Drivers/CMSIS/Include/core_cm4.h **** /**
1536:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:Drivers/CMSIS/Include/core_cm4.h **** */
1541:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:Drivers/CMSIS/Include/core_cm4.h **** 
1543:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:Drivers/CMSIS/Include/core_cm4.h **** 
1545:Drivers/CMSIS/Include/core_cm4.h **** 
1546:Drivers/CMSIS/Include/core_cm4.h **** /**
1547:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:Drivers/CMSIS/Include/core_cm4.h ****   @{
1551:Drivers/CMSIS/Include/core_cm4.h ****  */
1552:Drivers/CMSIS/Include/core_cm4.h **** 
1553:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:Drivers/CMSIS/Include/core_cm4.h **** 
1563:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 39


1564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:Drivers/CMSIS/Include/core_cm4.h **** 
1572:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:Drivers/CMSIS/Include/core_cm4.h **** #endif
1576:Drivers/CMSIS/Include/core_cm4.h **** 
1577:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:Drivers/CMSIS/Include/core_cm4.h **** 
1580:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1581:Drivers/CMSIS/Include/core_cm4.h **** 
1582:Drivers/CMSIS/Include/core_cm4.h **** 
1583:Drivers/CMSIS/Include/core_cm4.h **** 
1584:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1585:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1587:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1588:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1589:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1590:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1591:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1592:Drivers/CMSIS/Include/core_cm4.h **** /**
1593:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:Drivers/CMSIS/Include/core_cm4.h **** */
1595:Drivers/CMSIS/Include/core_cm4.h **** 
1596:Drivers/CMSIS/Include/core_cm4.h **** 
1597:Drivers/CMSIS/Include/core_cm4.h **** 
1598:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:Drivers/CMSIS/Include/core_cm4.h **** /**
1600:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:Drivers/CMSIS/Include/core_cm4.h ****   @{
1604:Drivers/CMSIS/Include/core_cm4.h ****  */
1605:Drivers/CMSIS/Include/core_cm4.h **** 
1606:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1610:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:Drivers/CMSIS/Include/core_cm4.h **** #else
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 40


1621:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:Drivers/CMSIS/Include/core_cm4.h **** 
1626:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Drivers/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1630:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:Drivers/CMSIS/Include/core_cm4.h **** #else
1632:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:Drivers/CMSIS/Include/core_cm4.h **** 
1636:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:Drivers/CMSIS/Include/core_cm4.h **** 
1638:Drivers/CMSIS/Include/core_cm4.h **** 
1639:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:Drivers/CMSIS/Include/core_cm4.h **** 
1647:Drivers/CMSIS/Include/core_cm4.h **** 
1648:Drivers/CMSIS/Include/core_cm4.h **** /**
1649:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:Drivers/CMSIS/Include/core_cm4.h ****  */
1657:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:Drivers/CMSIS/Include/core_cm4.h **** {
1659:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1660:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:Drivers/CMSIS/Include/core_cm4.h **** 
1662:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:Drivers/CMSIS/Include/core_cm4.h **** }
1669:Drivers/CMSIS/Include/core_cm4.h **** 
1670:Drivers/CMSIS/Include/core_cm4.h **** 
1671:Drivers/CMSIS/Include/core_cm4.h **** /**
1672:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:Drivers/CMSIS/Include/core_cm4.h ****  */
1676:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:Drivers/CMSIS/Include/core_cm4.h **** {
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 41


1678:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:Drivers/CMSIS/Include/core_cm4.h **** }
1680:Drivers/CMSIS/Include/core_cm4.h **** 
1681:Drivers/CMSIS/Include/core_cm4.h **** 
1682:Drivers/CMSIS/Include/core_cm4.h **** /**
1683:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1687:Drivers/CMSIS/Include/core_cm4.h ****  */
1688:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:Drivers/CMSIS/Include/core_cm4.h **** {
1690:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:Drivers/CMSIS/Include/core_cm4.h ****   {
1692:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:Drivers/CMSIS/Include/core_cm4.h ****   }
1694:Drivers/CMSIS/Include/core_cm4.h **** }
1695:Drivers/CMSIS/Include/core_cm4.h **** 
1696:Drivers/CMSIS/Include/core_cm4.h **** 
1697:Drivers/CMSIS/Include/core_cm4.h **** /**
1698:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1704:Drivers/CMSIS/Include/core_cm4.h ****  */
1705:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:Drivers/CMSIS/Include/core_cm4.h **** {
1707:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:Drivers/CMSIS/Include/core_cm4.h ****   {
1709:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:Drivers/CMSIS/Include/core_cm4.h ****   }
1711:Drivers/CMSIS/Include/core_cm4.h ****   else
1712:Drivers/CMSIS/Include/core_cm4.h ****   {
1713:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1714:Drivers/CMSIS/Include/core_cm4.h ****   }
1715:Drivers/CMSIS/Include/core_cm4.h **** }
1716:Drivers/CMSIS/Include/core_cm4.h **** 
1717:Drivers/CMSIS/Include/core_cm4.h **** 
1718:Drivers/CMSIS/Include/core_cm4.h **** /**
1719:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1720:Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1723:Drivers/CMSIS/Include/core_cm4.h ****  */
1724:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:Drivers/CMSIS/Include/core_cm4.h **** {
1726:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:Drivers/CMSIS/Include/core_cm4.h ****   {
1728:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
1730:Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
1731:Drivers/CMSIS/Include/core_cm4.h ****   }
1732:Drivers/CMSIS/Include/core_cm4.h **** }
1733:Drivers/CMSIS/Include/core_cm4.h **** 
1734:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 42


1735:Drivers/CMSIS/Include/core_cm4.h **** /**
1736:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1742:Drivers/CMSIS/Include/core_cm4.h ****  */
1743:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:Drivers/CMSIS/Include/core_cm4.h **** {
1745:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:Drivers/CMSIS/Include/core_cm4.h ****   {
1747:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:Drivers/CMSIS/Include/core_cm4.h ****   }
1749:Drivers/CMSIS/Include/core_cm4.h ****   else
1750:Drivers/CMSIS/Include/core_cm4.h ****   {
1751:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1752:Drivers/CMSIS/Include/core_cm4.h ****   }
1753:Drivers/CMSIS/Include/core_cm4.h **** }
1754:Drivers/CMSIS/Include/core_cm4.h **** 
1755:Drivers/CMSIS/Include/core_cm4.h **** 
1756:Drivers/CMSIS/Include/core_cm4.h **** /**
1757:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1761:Drivers/CMSIS/Include/core_cm4.h ****  */
1762:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:Drivers/CMSIS/Include/core_cm4.h **** {
1764:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:Drivers/CMSIS/Include/core_cm4.h ****   {
1766:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:Drivers/CMSIS/Include/core_cm4.h ****   }
1768:Drivers/CMSIS/Include/core_cm4.h **** }
1769:Drivers/CMSIS/Include/core_cm4.h **** 
1770:Drivers/CMSIS/Include/core_cm4.h **** 
1771:Drivers/CMSIS/Include/core_cm4.h **** /**
1772:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1776:Drivers/CMSIS/Include/core_cm4.h ****  */
1777:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:Drivers/CMSIS/Include/core_cm4.h **** {
1779:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:Drivers/CMSIS/Include/core_cm4.h ****   {
1781:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:Drivers/CMSIS/Include/core_cm4.h ****   }
1783:Drivers/CMSIS/Include/core_cm4.h **** }
1784:Drivers/CMSIS/Include/core_cm4.h **** 
1785:Drivers/CMSIS/Include/core_cm4.h **** 
1786:Drivers/CMSIS/Include/core_cm4.h **** /**
1787:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1788:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 43


1792:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1793:Drivers/CMSIS/Include/core_cm4.h ****  */
1794:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:Drivers/CMSIS/Include/core_cm4.h **** {
1796:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1797:Drivers/CMSIS/Include/core_cm4.h ****   {
1798:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1799:Drivers/CMSIS/Include/core_cm4.h ****   }
1800:Drivers/CMSIS/Include/core_cm4.h ****   else
1801:Drivers/CMSIS/Include/core_cm4.h ****   {
1802:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1803:Drivers/CMSIS/Include/core_cm4.h ****   }
1804:Drivers/CMSIS/Include/core_cm4.h **** }
1805:Drivers/CMSIS/Include/core_cm4.h **** 
1806:Drivers/CMSIS/Include/core_cm4.h **** 
1807:Drivers/CMSIS/Include/core_cm4.h **** /**
1808:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1809:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1812:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:Drivers/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:Drivers/CMSIS/Include/core_cm4.h ****  */
1816:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 398              		.loc 2 1816 22 view .LVU107
 399              	.LBB51:
1817:Drivers/CMSIS/Include/core_cm4.h **** {
1818:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 400              		.loc 2 1818 3 view .LVU108
1819:Drivers/CMSIS/Include/core_cm4.h ****   {
1820:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 401              		.loc 2 1820 5 view .LVU109
 402              		.loc 2 1820 48 is_stmt 0 view .LVU110
 403 002c 1B01     		lsls	r3, r3, #4
 404              	.LVL14:
 405              		.loc 2 1820 48 view .LVU111
 406 002e DBB2     		uxtb	r3, r3
 407              		.loc 2 1820 46 view .LVU112
 408 0030 254A     		ldr	r2, .L31+8
 409              	.LVL15:
 410              		.loc 2 1820 46 view .LVU113
 411 0032 82F83433 		strb	r3, [r2, #820]
 412              	.LVL16:
 413              		.loc 2 1820 46 view .LVU114
 414              	.LBE51:
 415              	.LBE50:
 132:Core/Src/uart.c ****         __NVIC_EnableIRQ(UART4_IRQn);
 416              		.loc 1 132 9 is_stmt 1 view .LVU115
 417              	.LBB52:
 418              	.LBI52:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 419              		.loc 2 1688 22 view .LVU116
 420              	.LBB53:
1690:Drivers/CMSIS/Include/core_cm4.h ****   {
 421              		.loc 2 1690 3 view .LVU117
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 44


 422              		.loc 2 1692 5 view .LVU118
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 423              		.loc 2 1692 43 is_stmt 0 view .LVU119
 424 0036 4FF48013 		mov	r3, #1048576
 425 003a 5360     		str	r3, [r2, #4]
 426 003c 27E0     		b	.L17
 427              	.LVL17:
 428              	.L29:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 429              		.loc 2 1692 43 view .LVU120
 430              	.LBE53:
 431              	.LBE52:
 105:Core/Src/uart.c ****     uint32_t _priority = priority % NVIC_MAX_PRIORITY;
 432              		.loc 1 105 5 discriminator 1 view .LVU121
 433 003e 234B     		ldr	r3, .L31+12
 434 0040 234A     		ldr	r2, .L31+16
 435 0042 6921     		movs	r1, #105
 436              	.LVL18:
 105:Core/Src/uart.c ****     uint32_t _priority = priority % NVIC_MAX_PRIORITY;
 437              		.loc 1 105 5 discriminator 1 view .LVU122
 438 0044 2348     		ldr	r0, .L31+20
 439              	.LVL19:
 105:Core/Src/uart.c ****     uint32_t _priority = priority % NVIC_MAX_PRIORITY;
 440              		.loc 1 105 5 discriminator 1 view .LVU123
 441 0046 FFF7FEFF 		bl	__assert_func
 442              	.LVL20:
 443              	.L30:
 108:Core/Src/uart.c ****     {
 444              		.loc 1 108 5 view .LVU124
 445 004a A1F50061 		sub	r1, r1, #2048
 446 004e 8A42     		cmp	r2, r1
 447 0050 2FD1     		bne	.L24
 116:Core/Src/uart.c ****         __NVIC_EnableIRQ(USART2_IRQn);
 448              		.loc 1 116 9 is_stmt 1 view .LVU125
 449              	.LVL21:
 450              	.LBB54:
 451              	.LBI54:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 452              		.loc 2 1816 22 view .LVU126
 453              	.LBB55:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 454              		.loc 2 1818 3 view .LVU127
 455              		.loc 2 1820 5 view .LVU128
 456              		.loc 2 1820 48 is_stmt 0 view .LVU129
 457 0052 1B01     		lsls	r3, r3, #4
 458              	.LVL22:
 459              		.loc 2 1820 48 view .LVU130
 460 0054 DBB2     		uxtb	r3, r3
 461              		.loc 2 1820 46 view .LVU131
 462 0056 1C4A     		ldr	r2, .L31+8
 463              	.LVL23:
 464              		.loc 2 1820 46 view .LVU132
 465 0058 82F82633 		strb	r3, [r2, #806]
 466              	.LVL24:
 467              		.loc 2 1820 46 view .LVU133
 468              	.LBE55:
 469              	.LBE54:
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 45


 117:Core/Src/uart.c ****         break;
 470              		.loc 1 117 9 is_stmt 1 view .LVU134
 471              	.LBB56:
 472              	.LBI56:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 473              		.loc 2 1688 22 view .LVU135
 474              	.LBB57:
1690:Drivers/CMSIS/Include/core_cm4.h ****   {
 475              		.loc 2 1690 3 view .LVU136
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 476              		.loc 2 1692 5 view .LVU137
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 477              		.loc 2 1692 43 is_stmt 0 view .LVU138
 478 005c 4023     		movs	r3, #64
 479 005e 5360     		str	r3, [r2, #4]
 480 0060 15E0     		b	.L17
 481              	.LVL25:
 482              	.L20:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 483              		.loc 2 1692 43 view .LVU139
 484              	.LBE57:
 485              	.LBE56:
 108:Core/Src/uart.c ****     {
 486              		.loc 1 108 5 view .LVU140
 487 0062 1D49     		ldr	r1, .L31+24
 488 0064 8A42     		cmp	r2, r1
 489 0066 0BD0     		beq	.L25
 490 0068 01F58061 		add	r1, r1, #1024
 491 006c 8A42     		cmp	r2, r1
 492 006e 20D1     		bne	.L24
 126:Core/Src/uart.c ****         __NVIC_EnableIRQ(USART6_IRQn);
 493              		.loc 1 126 9 is_stmt 1 view .LVU141
 494              	.LVL26:
 495              	.LBB58:
 496              	.LBI58:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 497              		.loc 2 1816 22 view .LVU142
 498              	.LBB59:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 499              		.loc 2 1818 3 view .LVU143
 500              		.loc 2 1820 5 view .LVU144
 501              		.loc 2 1820 48 is_stmt 0 view .LVU145
 502 0070 1B01     		lsls	r3, r3, #4
 503              	.LVL27:
 504              		.loc 2 1820 48 view .LVU146
 505 0072 DBB2     		uxtb	r3, r3
 506              		.loc 2 1820 46 view .LVU147
 507 0074 144A     		ldr	r2, .L31+8
 508              	.LVL28:
 509              		.loc 2 1820 46 view .LVU148
 510 0076 82F84733 		strb	r3, [r2, #839]
 511              	.LVL29:
 512              		.loc 2 1820 46 view .LVU149
 513              	.LBE59:
 514              	.LBE58:
 127:Core/Src/uart.c ****         break;
 515              		.loc 1 127 9 is_stmt 1 view .LVU150
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 46


 516              	.LBB60:
 517              	.LBI60:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 518              		.loc 2 1688 22 view .LVU151
 519              	.LBB61:
1690:Drivers/CMSIS/Include/core_cm4.h ****   {
 520              		.loc 2 1690 3 view .LVU152
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 521              		.loc 2 1692 5 view .LVU153
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 522              		.loc 2 1692 43 is_stmt 0 view .LVU154
 523 007a 8023     		movs	r3, #128
 524 007c 9360     		str	r3, [r2, #8]
 525 007e 06E0     		b	.L17
 526              	.LVL30:
 527              	.L25:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 528              		.loc 2 1692 43 view .LVU155
 529              	.LBE61:
 530              	.LBE60:
 111:Core/Src/uart.c ****         __NVIC_EnableIRQ(USART1_IRQn);	            // enable interrupt
 531              		.loc 1 111 9 is_stmt 1 view .LVU156
 532              	.LBB62:
 533              	.LBI62:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 534              		.loc 2 1816 22 view .LVU157
 535              	.LBB63:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 536              		.loc 2 1818 3 view .LVU158
 537              		.loc 2 1820 5 view .LVU159
 538              		.loc 2 1820 48 is_stmt 0 view .LVU160
 539 0080 1B01     		lsls	r3, r3, #4
 540              	.LVL31:
 541              		.loc 2 1820 48 view .LVU161
 542 0082 DBB2     		uxtb	r3, r3
 543              		.loc 2 1820 46 view .LVU162
 544 0084 104A     		ldr	r2, .L31+8
 545              	.LVL32:
 546              		.loc 2 1820 46 view .LVU163
 547 0086 82F82533 		strb	r3, [r2, #805]
 548              	.LVL33:
 549              		.loc 2 1820 46 view .LVU164
 550              	.LBE63:
 551              	.LBE62:
 112:Core/Src/uart.c ****         break;
 552              		.loc 1 112 9 is_stmt 1 view .LVU165
 553              	.LBB64:
 554              	.LBI64:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 555              		.loc 2 1688 22 view .LVU166
 556              	.LBB65:
1690:Drivers/CMSIS/Include/core_cm4.h ****   {
 557              		.loc 2 1690 3 view .LVU167
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 558              		.loc 2 1692 5 view .LVU168
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 559              		.loc 2 1692 43 is_stmt 0 view .LVU169
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 47


 560 008a 2023     		movs	r3, #32
 561 008c 5360     		str	r3, [r2, #4]
 562              	.LVL34:
 563              	.L17:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 564              		.loc 2 1692 43 view .LVU170
 565              	.LBE65:
 566              	.LBE64:
 133:Core/Src/uart.c ****         break;
 134:Core/Src/uart.c **** 
 135:Core/Src/uart.c ****     case (uint32_t)UART5:
 136:Core/Src/uart.c ****         __NVIC_SetPriority(UART5_IRQn, _priority);
 137:Core/Src/uart.c ****         __NVIC_EnableIRQ(UART5_IRQn);
 138:Core/Src/uart.c ****         break;
 139:Core/Src/uart.c **** 
 140:Core/Src/uart.c ****     default:
 141:Core/Src/uart.c ****         assert(0);
 142:Core/Src/uart.c ****     }
 143:Core/Src/uart.c **** }
 567              		.loc 1 143 1 view .LVU171
 568 008e 08BD     		pop	{r3, pc}
 569              	.LVL35:
 570              	.L21:
 121:Core/Src/uart.c ****         __NVIC_EnableIRQ(USART3_IRQn);
 571              		.loc 1 121 9 is_stmt 1 view .LVU172
 572              	.LBB66:
 573              	.LBI66:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 574              		.loc 2 1816 22 view .LVU173
 575              	.LBB67:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 576              		.loc 2 1818 3 view .LVU174
 577              		.loc 2 1820 5 view .LVU175
 578              		.loc 2 1820 48 is_stmt 0 view .LVU176
 579 0090 1B01     		lsls	r3, r3, #4
 580              	.LVL36:
 581              		.loc 2 1820 48 view .LVU177
 582 0092 DBB2     		uxtb	r3, r3
 583              		.loc 2 1820 46 view .LVU178
 584 0094 0C4A     		ldr	r2, .L31+8
 585              	.LVL37:
 586              		.loc 2 1820 46 view .LVU179
 587 0096 82F82733 		strb	r3, [r2, #807]
 588              	.LVL38:
 589              		.loc 2 1820 46 view .LVU180
 590              	.LBE67:
 591              	.LBE66:
 122:Core/Src/uart.c ****         break;
 592              		.loc 1 122 9 is_stmt 1 view .LVU181
 593              	.LBB68:
 594              	.LBI68:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 595              		.loc 2 1688 22 view .LVU182
 596              	.LBB69:
1690:Drivers/CMSIS/Include/core_cm4.h ****   {
 597              		.loc 2 1690 3 view .LVU183
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 48


 598              		.loc 2 1692 5 view .LVU184
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 599              		.loc 2 1692 43 is_stmt 0 view .LVU185
 600 009a 8023     		movs	r3, #128
 601 009c 5360     		str	r3, [r2, #4]
 602 009e F6E7     		b	.L17
 603              	.LVL39:
 604              	.L19:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 605              		.loc 2 1692 43 view .LVU186
 606              	.LBE69:
 607              	.LBE68:
 136:Core/Src/uart.c ****         __NVIC_EnableIRQ(UART5_IRQn);
 608              		.loc 1 136 9 is_stmt 1 view .LVU187
 609              	.LBB70:
 610              	.LBI70:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 611              		.loc 2 1816 22 view .LVU188
 612              	.LBB71:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 613              		.loc 2 1818 3 view .LVU189
 614              		.loc 2 1820 5 view .LVU190
 615              		.loc 2 1820 48 is_stmt 0 view .LVU191
 616 00a0 1B01     		lsls	r3, r3, #4
 617              	.LVL40:
 618              		.loc 2 1820 48 view .LVU192
 619 00a2 DBB2     		uxtb	r3, r3
 620              		.loc 2 1820 46 view .LVU193
 621 00a4 084A     		ldr	r2, .L31+8
 622              	.LVL41:
 623              		.loc 2 1820 46 view .LVU194
 624 00a6 82F83533 		strb	r3, [r2, #821]
 625              	.LVL42:
 626              		.loc 2 1820 46 view .LVU195
 627              	.LBE71:
 628              	.LBE70:
 137:Core/Src/uart.c ****         break;
 629              		.loc 1 137 9 is_stmt 1 view .LVU196
 630              	.LBB72:
 631              	.LBI72:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 632              		.loc 2 1688 22 view .LVU197
 633              	.LBB73:
1690:Drivers/CMSIS/Include/core_cm4.h ****   {
 634              		.loc 2 1690 3 view .LVU198
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 635              		.loc 2 1692 5 view .LVU199
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 636              		.loc 2 1692 43 is_stmt 0 view .LVU200
 637 00aa 4FF40013 		mov	r3, #2097152
 638 00ae 5360     		str	r3, [r2, #4]
 639 00b0 EDE7     		b	.L17
 640              	.LVL43:
 641              	.L24:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 642              		.loc 2 1692 43 view .LVU201
 643              	.LBE73:
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 49


 644              	.LBE72:
 141:Core/Src/uart.c ****     }
 645              		.loc 1 141 9 is_stmt 1 view .LVU202
 646 00b2 0A4B     		ldr	r3, .L31+28
 647              	.LVL44:
 141:Core/Src/uart.c ****     }
 648              		.loc 1 141 9 is_stmt 0 view .LVU203
 649 00b4 064A     		ldr	r2, .L31+16
 650              	.LVL45:
 141:Core/Src/uart.c ****     }
 651              		.loc 1 141 9 view .LVU204
 652 00b6 8D21     		movs	r1, #141
 653 00b8 0648     		ldr	r0, .L31+20
 654 00ba FFF7FEFF 		bl	__assert_func
 655              	.LVL46:
 656              	.L32:
 657 00be 00BF     		.align	2
 658              	.L31:
 659 00c0 89888888 		.word	-2004318071
 660 00c4 00500040 		.word	1073762304
 661 00c8 00E100E0 		.word	-536813312
 662 00cc 00000000 		.word	.LC0
 663 00d0 00000000 		.word	.LANCHOR1
 664 00d4 08000000 		.word	.LC1
 665 00d8 00100140 		.word	1073811456
 666 00dc 18000000 		.word	.LC2
 667              		.cfi_endproc
 668              	.LFE131:
 670              		.section	.rodata.usart_set_baude.str1.4,"aMS",%progbits,1
 671              		.align	2
 672              	.LC3:
 673 0000 62617564 		.ascii	"baude <= 115200\000"
 673      65203C3D 
 673      20313135 
 673      32303000 
 674              		.section	.text.usart_set_baude,"ax",%progbits
 675              		.align	1
 676              		.global	usart_set_baude
 677              		.syntax unified
 678              		.thumb
 679              		.thumb_func
 680              		.fpu fpv4-sp-d16
 682              	usart_set_baude:
 683              	.LVL47:
 684              	.LFB132:
 144:Core/Src/uart.c **** 
 145:Core/Src/uart.c **** void usart_set_baude(USART_TypeDef* usart, uint32_t baude)
 146:Core/Src/uart.c **** {
 685              		.loc 1 146 1 is_stmt 1 view -0
 686              		.cfi_startproc
 687              		@ args = 0, pretend = 0, frame = 0
 688              		@ frame_needed = 0, uses_anonymous_args = 0
 689              		.loc 1 146 1 is_stmt 0 view .LVU206
 690 0000 08B5     		push	{r3, lr}
 691              	.LCFI2:
 692              		.cfi_def_cfa_offset 8
 693              		.cfi_offset 3, -8
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 50


 694              		.cfi_offset 14, -4
 147:Core/Src/uart.c ****     assert(usart);
 695              		.loc 1 147 5 is_stmt 1 view .LVU207
 696 0002 60B3     		cbz	r0, .L37
 697 0004 0246     		mov	r2, r0
 148:Core/Src/uart.c ****     assert(baude <= 115200);
 698              		.loc 1 148 5 view .LVU208
 699 0006 B1F5E13F 		cmp	r1, #115200
 700 000a 2ED8     		bhi	.L38
 149:Core/Src/uart.c **** 
 150:Core/Src/uart.c ****     float usartDiv = (float)SystemCoreClock / ((float)baude * 16.0f);
 701              		.loc 1 150 5 view .LVU209
 702              		.loc 1 150 22 is_stmt 0 view .LVU210
 703 000c 1A4B     		ldr	r3, .L39
 704 000e D3ED006A 		vldr.32	s13, [r3]	@ int
 705 0012 F8EE666A 		vcvt.f32.u32	s13, s13
 706              		.loc 1 150 48 view .LVU211
 707 0016 07EE901A 		vmov	s15, r1	@ int
 708 001a B8EE677A 		vcvt.f32.u32	s14, s15
 709              		.loc 1 150 61 view .LVU212
 710 001e B3EE006A 		vmov.f32	s12, #1.6e+1
 711 0022 27EE067A 		vmul.f32	s14, s14, s12
 712              		.loc 1 150 11 view .LVU213
 713 0026 C6EE877A 		vdiv.f32	s15, s13, s14
 714              	.LVL48:
 151:Core/Src/uart.c ****     uint16_t mentissa = (uint16_t)usartDiv;
 715              		.loc 1 151 5 is_stmt 1 view .LVU214
 716              		.loc 1 151 14 is_stmt 0 view .LVU215
 717 002a BCEEE77A 		vcvt.u32.f32	s14, s15
 718 002e 17EE103A 		vmov	r3, s14	@ int
 719 0032 99B2     		uxth	r1, r3
 720              	.LVL49:
 152:Core/Src/uart.c ****     uint16_t fraction = (uint16_t)((usartDiv - mentissa) * 16.0f);
 721              		.loc 1 152 5 is_stmt 1 view .LVU216
 722              		.loc 1 152 46 is_stmt 0 view .LVU217
 723 0034 07EE101A 		vmov	s14, r1	@ int
 724 0038 B8EEC77A 		vcvt.f32.s32	s14, s14
 725 003c 77EEC77A 		vsub.f32	s15, s15, s14
 726              	.LVL50:
 727              		.loc 1 152 58 view .LVU218
 728 0040 67EE867A 		vmul.f32	s15, s15, s12
 729              		.loc 1 152 14 view .LVU219
 730 0044 FCEEE77A 		vcvt.u32.f32	s15, s15
 731 0048 17EE903A 		vmov	r3, s15	@ int
 732 004c 9BB2     		uxth	r3, r3
 733              	.LVL51:
 153:Core/Src/uart.c ****     usart->BRR |= (mentissa << 4);
 734              		.loc 1 153 5 is_stmt 1 view .LVU220
 735              		.loc 1 153 16 is_stmt 0 view .LVU221
 736 004e 8068     		ldr	r0, [r0, #8]
 737              	.LVL52:
 738              		.loc 1 153 16 view .LVU222
 739 0050 40EA0111 		orr	r1, r0, r1, lsl #4
 740              	.LVL53:
 741              		.loc 1 153 16 view .LVU223
 742 0054 9160     		str	r1, [r2, #8]
 154:Core/Src/uart.c ****     usart->BRR |= (fraction << 0);
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 51


 743              		.loc 1 154 5 is_stmt 1 view .LVU224
 744              		.loc 1 154 16 is_stmt 0 view .LVU225
 745 0056 9168     		ldr	r1, [r2, #8]
 746 0058 0B43     		orrs	r3, r3, r1
 747              	.LVL54:
 748              		.loc 1 154 16 view .LVU226
 749 005a 9360     		str	r3, [r2, #8]
 155:Core/Src/uart.c **** }
 750              		.loc 1 155 1 view .LVU227
 751 005c 08BD     		pop	{r3, pc}
 752              	.LVL55:
 753              	.L37:
 147:Core/Src/uart.c ****     assert(baude <= 115200);
 754              		.loc 1 147 5 discriminator 1 view .LVU228
 755 005e 074B     		ldr	r3, .L39+4
 756 0060 074A     		ldr	r2, .L39+8
 757 0062 9321     		movs	r1, #147
 758              	.LVL56:
 147:Core/Src/uart.c ****     assert(baude <= 115200);
 759              		.loc 1 147 5 discriminator 1 view .LVU229
 760 0064 0748     		ldr	r0, .L39+12
 761              	.LVL57:
 147:Core/Src/uart.c ****     assert(baude <= 115200);
 762              		.loc 1 147 5 discriminator 1 view .LVU230
 763 0066 FFF7FEFF 		bl	__assert_func
 764              	.LVL58:
 765              	.L38:
 148:Core/Src/uart.c **** 
 766              		.loc 1 148 5 discriminator 1 view .LVU231
 767 006a 074B     		ldr	r3, .L39+16
 768 006c 044A     		ldr	r2, .L39+8
 769 006e 9421     		movs	r1, #148
 770              	.LVL59:
 148:Core/Src/uart.c **** 
 771              		.loc 1 148 5 discriminator 1 view .LVU232
 772 0070 0448     		ldr	r0, .L39+12
 773              	.LVL60:
 148:Core/Src/uart.c **** 
 774              		.loc 1 148 5 discriminator 1 view .LVU233
 775 0072 FFF7FEFF 		bl	__assert_func
 776              	.LVL61:
 777              	.L40:
 778 0076 00BF     		.align	2
 779              	.L39:
 780 0078 00000000 		.word	SystemCoreClock
 781 007c 00000000 		.word	.LC0
 782 0080 00000000 		.word	.LANCHOR2
 783 0084 08000000 		.word	.LC1
 784 0088 00000000 		.word	.LC3
 785              		.cfi_endproc
 786              	.LFE132:
 788              		.section	.text.usart_init_dma_receive,"ax",%progbits
 789              		.align	1
 790              		.global	usart_init_dma_receive
 791              		.syntax unified
 792              		.thumb
 793              		.thumb_func
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 52


 794              		.fpu fpv4-sp-d16
 796              	usart_init_dma_receive:
 797              	.LVL62:
 798              	.LFB133:
 156:Core/Src/uart.c **** 
 157:Core/Src/uart.c **** void usart_init_dma_receive(USART_TypeDef* usart, uint8_t* rxBuf, uint16_t size)
 158:Core/Src/uart.c **** {
 799              		.loc 1 158 1 is_stmt 1 view -0
 800              		.cfi_startproc
 801              		@ args = 0, pretend = 0, frame = 0
 802              		@ frame_needed = 0, uses_anonymous_args = 0
 803              		.loc 1 158 1 is_stmt 0 view .LVU235
 804 0000 10B5     		push	{r4, lr}
 805              	.LCFI3:
 806              		.cfi_def_cfa_offset 8
 807              		.cfi_offset 4, -8
 808              		.cfi_offset 14, -4
 159:Core/Src/uart.c ****     assert(usart);
 809              		.loc 1 159 5 is_stmt 1 view .LVU236
 810 0002 C8B1     		cbz	r0, .L53
 811 0004 8446     		mov	ip, r0
 160:Core/Src/uart.c **** 
 161:Core/Src/uart.c ****     DMA_Stream_TypeDef* dma;
 812              		.loc 1 161 5 view .LVU237
 162:Core/Src/uart.c **** 
 163:Core/Src/uart.c ****     switch ((uint32_t)usart)
 813              		.loc 1 163 5 view .LVU238
 814 0006 444B     		ldr	r3, .L55
 815 0008 9842     		cmp	r0, r3
 816 000a 71D0     		beq	.L43
 817 000c 2BD8     		bhi	.L44
 818 000e A3F50063 		sub	r3, r3, #2048
 819 0012 9842     		cmp	r0, r3
 820 0014 5FD0     		beq	.L45
 821 0016 03F58063 		add	r3, r3, #1024
 822 001a 9842     		cmp	r0, r3
 823 001c 12D1     		bne	.L54
 164:Core/Src/uart.c ****     {
 165:Core/Src/uart.c ****     case (uint32_t)USART1:
 166:Core/Src/uart.c ****     {
 167:Core/Src/uart.c ****         RCC->AHB1ENR |= (RCC_AHB1ENR_DMA2EN);
 168:Core/Src/uart.c ****         __NVIC_SetPriority(DMA2_Stream2_IRQn, 0);
 169:Core/Src/uart.c ****         __NVIC_SetPriority(DMA2_Stream2_IRQn, 0);
 170:Core/Src/uart.c ****         dma = DMA2_Stream2;
 171:Core/Src/uart.c ****         break;
 172:Core/Src/uart.c ****     }
 173:Core/Src/uart.c ****     case (uint32_t)USART2:
 174:Core/Src/uart.c ****     {
 175:Core/Src/uart.c ****         RCC->AHB1ENR |= (RCC_AHB1ENR_DMA1EN);
 176:Core/Src/uart.c ****         __NVIC_SetPriority(DMA1_Stream5_IRQn, 0);
 177:Core/Src/uart.c ****         __NVIC_SetPriority(DMA1_Stream5_IRQn, 0);
 178:Core/Src/uart.c ****         dma = DMA1_Stream5;
 179:Core/Src/uart.c ****         break;
 180:Core/Src/uart.c ****     }
 181:Core/Src/uart.c ****     case (uint32_t)USART3:
 182:Core/Src/uart.c ****     {
 183:Core/Src/uart.c ****         RCC->AHB1ENR |= (RCC_AHB1ENR_DMA1EN);
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 53


 184:Core/Src/uart.c ****         __NVIC_SetPriority(DMA1_Stream1_IRQn, 0);
 185:Core/Src/uart.c ****         __NVIC_SetPriority(DMA1_Stream1_IRQn, 0);
 186:Core/Src/uart.c ****         dma = DMA1_Stream1;
 187:Core/Src/uart.c ****         break;
 188:Core/Src/uart.c ****     }
 189:Core/Src/uart.c ****     case (uint32_t)USART6:
 190:Core/Src/uart.c ****     {
 191:Core/Src/uart.c ****         RCC->AHB1ENR |= (RCC_AHB1ENR_DMA2EN);
 192:Core/Src/uart.c ****         __NVIC_SetPriority(DMA2_Stream1_IRQn, 0);
 193:Core/Src/uart.c ****         __NVIC_SetPriority(DMA2_Stream1_IRQn, 0);
 194:Core/Src/uart.c ****         dma = DMA2_Stream1;
 195:Core/Src/uart.c ****         break;
 196:Core/Src/uart.c ****     }
 197:Core/Src/uart.c ****     case (uint32_t)UART4:
 198:Core/Src/uart.c ****     {
 199:Core/Src/uart.c ****         RCC->AHB1ENR |= (RCC_AHB1ENR_DMA1EN);
 824              		.loc 1 199 9 view .LVU239
 825              		.loc 1 199 22 is_stmt 0 view .LVU240
 826 001e 3F48     		ldr	r0, .L55+4
 827              	.LVL63:
 828              		.loc 1 199 22 view .LVU241
 829 0020 036B     		ldr	r3, [r0, #48]
 830 0022 43F40013 		orr	r3, r3, #2097152
 831 0026 0363     		str	r3, [r0, #48]
 200:Core/Src/uart.c ****         __NVIC_SetPriority(DMA1_Stream2_IRQn, 0);
 832              		.loc 1 200 9 is_stmt 1 view .LVU242
 833              	.LVL64:
 834              	.LBB74:
 835              	.LBI74:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 836              		.loc 2 1816 22 view .LVU243
 837              	.LBB75:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 838              		.loc 2 1818 3 view .LVU244
 839              		.loc 2 1820 5 view .LVU245
 840              		.loc 2 1820 46 is_stmt 0 view .LVU246
 841 0028 3D4B     		ldr	r3, .L55+8
 842 002a 0020     		movs	r0, #0
 843 002c 83F80D03 		strb	r0, [r3, #781]
 844              	.LVL65:
 845              		.loc 2 1820 46 view .LVU247
 846              	.LBE75:
 847              	.LBE74:
 201:Core/Src/uart.c ****         __NVIC_SetPriority(DMA1_Stream2_IRQn, 0);
 848              		.loc 1 201 9 is_stmt 1 view .LVU248
 849              	.LBB76:
 850              	.LBI76:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 851              		.loc 2 1816 22 view .LVU249
 852              	.LBB77:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 853              		.loc 2 1818 3 view .LVU250
 854              		.loc 2 1820 5 view .LVU251
 855              		.loc 2 1820 46 is_stmt 0 view .LVU252
 856 0030 83F80D03 		strb	r0, [r3, #781]
 857              	.LVL66:
 858              		.loc 2 1820 46 view .LVU253
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 54


 859              	.LBE77:
 860              	.LBE76:
 202:Core/Src/uart.c ****         dma = DMA1_Stream2;
 861              		.loc 1 202 9 is_stmt 1 view .LVU254
 203:Core/Src/uart.c ****         break;
 862              		.loc 1 203 9 view .LVU255
 202:Core/Src/uart.c ****         dma = DMA1_Stream2;
 863              		.loc 1 202 13 is_stmt 0 view .LVU256
 864 0034 3B4B     		ldr	r3, .L55+12
 865              		.loc 1 203 9 view .LVU257
 866 0036 36E0     		b	.L51
 867              	.LVL67:
 868              	.L53:
 159:Core/Src/uart.c **** 
 869              		.loc 1 159 5 discriminator 1 view .LVU258
 870 0038 3B4B     		ldr	r3, .L55+16
 871 003a 3C4A     		ldr	r2, .L55+20
 872              	.LVL68:
 159:Core/Src/uart.c **** 
 873              		.loc 1 159 5 discriminator 1 view .LVU259
 874 003c 9F21     		movs	r1, #159
 875              	.LVL69:
 159:Core/Src/uart.c **** 
 876              		.loc 1 159 5 discriminator 1 view .LVU260
 877 003e 3C48     		ldr	r0, .L55+24
 878              	.LVL70:
 159:Core/Src/uart.c **** 
 879              		.loc 1 159 5 discriminator 1 view .LVU261
 880 0040 FFF7FEFF 		bl	__assert_func
 881              	.LVL71:
 882              	.L54:
 163:Core/Src/uart.c ****     {
 883              		.loc 1 163 5 view .LVU262
 884 0044 A3F50063 		sub	r3, r3, #2048
 885 0048 9842     		cmp	r0, r3
 886 004a 5ED1     		bne	.L48
 175:Core/Src/uart.c ****         __NVIC_SetPriority(DMA1_Stream5_IRQn, 0);
 887              		.loc 1 175 9 is_stmt 1 view .LVU263
 175:Core/Src/uart.c ****         __NVIC_SetPriority(DMA1_Stream5_IRQn, 0);
 888              		.loc 1 175 22 is_stmt 0 view .LVU264
 889 004c 3348     		ldr	r0, .L55+4
 890              	.LVL72:
 175:Core/Src/uart.c ****         __NVIC_SetPriority(DMA1_Stream5_IRQn, 0);
 891              		.loc 1 175 22 view .LVU265
 892 004e 036B     		ldr	r3, [r0, #48]
 893 0050 43F40013 		orr	r3, r3, #2097152
 894 0054 0363     		str	r3, [r0, #48]
 176:Core/Src/uart.c ****         __NVIC_SetPriority(DMA1_Stream5_IRQn, 0);
 895              		.loc 1 176 9 is_stmt 1 view .LVU266
 896              	.LVL73:
 897              	.LBB78:
 898              	.LBI78:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 899              		.loc 2 1816 22 view .LVU267
 900              	.LBB79:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 901              		.loc 2 1818 3 view .LVU268
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 55


 902              		.loc 2 1820 5 view .LVU269
 903              		.loc 2 1820 46 is_stmt 0 view .LVU270
 904 0056 324B     		ldr	r3, .L55+8
 905 0058 0020     		movs	r0, #0
 906 005a 83F81003 		strb	r0, [r3, #784]
 907              	.LVL74:
 908              		.loc 2 1820 46 view .LVU271
 909              	.LBE79:
 910              	.LBE78:
 177:Core/Src/uart.c ****         dma = DMA1_Stream5;
 911              		.loc 1 177 9 is_stmt 1 view .LVU272
 912              	.LBB80:
 913              	.LBI80:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 914              		.loc 2 1816 22 view .LVU273
 915              	.LBB81:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 916              		.loc 2 1818 3 view .LVU274
 917              		.loc 2 1820 5 view .LVU275
 918              		.loc 2 1820 46 is_stmt 0 view .LVU276
 919 005e 83F81003 		strb	r0, [r3, #784]
 920              	.LVL75:
 921              		.loc 2 1820 46 view .LVU277
 922              	.LBE81:
 923              	.LBE80:
 178:Core/Src/uart.c ****         break;
 924              		.loc 1 178 9 is_stmt 1 view .LVU278
 179:Core/Src/uart.c ****     }
 925              		.loc 1 179 9 view .LVU279
 178:Core/Src/uart.c ****         break;
 926              		.loc 1 178 13 is_stmt 0 view .LVU280
 927 0062 344B     		ldr	r3, .L55+28
 179:Core/Src/uart.c ****     }
 928              		.loc 1 179 9 view .LVU281
 929 0064 1FE0     		b	.L51
 930              	.LVL76:
 931              	.L44:
 163:Core/Src/uart.c ****     {
 932              		.loc 1 163 5 view .LVU282
 933 0066 344B     		ldr	r3, .L55+32
 934 0068 9842     		cmp	r0, r3
 935 006a 10D0     		beq	.L49
 936 006c 03F58063 		add	r3, r3, #1024
 937 0070 9842     		cmp	r0, r3
 938 0072 4AD1     		bne	.L48
 191:Core/Src/uart.c ****         __NVIC_SetPriority(DMA2_Stream1_IRQn, 0);
 939              		.loc 1 191 9 is_stmt 1 view .LVU283
 191:Core/Src/uart.c ****         __NVIC_SetPriority(DMA2_Stream1_IRQn, 0);
 940              		.loc 1 191 22 is_stmt 0 view .LVU284
 941 0074 2948     		ldr	r0, .L55+4
 942              	.LVL77:
 191:Core/Src/uart.c ****         __NVIC_SetPriority(DMA2_Stream1_IRQn, 0);
 943              		.loc 1 191 22 view .LVU285
 944 0076 036B     		ldr	r3, [r0, #48]
 945 0078 43F48003 		orr	r3, r3, #4194304
 946 007c 0363     		str	r3, [r0, #48]
 192:Core/Src/uart.c ****         __NVIC_SetPriority(DMA2_Stream1_IRQn, 0);
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 56


 947              		.loc 1 192 9 is_stmt 1 view .LVU286
 948              	.LVL78:
 949              	.LBB82:
 950              	.LBI82:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 951              		.loc 2 1816 22 view .LVU287
 952              	.LBB83:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 953              		.loc 2 1818 3 view .LVU288
 954              		.loc 2 1820 5 view .LVU289
 955              		.loc 2 1820 46 is_stmt 0 view .LVU290
 956 007e 284B     		ldr	r3, .L55+8
 957 0080 0020     		movs	r0, #0
 958 0082 83F83903 		strb	r0, [r3, #825]
 959              	.LVL79:
 960              		.loc 2 1820 46 view .LVU291
 961              	.LBE83:
 962              	.LBE82:
 193:Core/Src/uart.c ****         dma = DMA2_Stream1;
 963              		.loc 1 193 9 is_stmt 1 view .LVU292
 964              	.LBB84:
 965              	.LBI84:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 966              		.loc 2 1816 22 view .LVU293
 967              	.LBB85:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 968              		.loc 2 1818 3 view .LVU294
 969              		.loc 2 1820 5 view .LVU295
 970              		.loc 2 1820 46 is_stmt 0 view .LVU296
 971 0086 83F83903 		strb	r0, [r3, #825]
 972              	.LVL80:
 973              		.loc 2 1820 46 view .LVU297
 974              	.LBE85:
 975              	.LBE84:
 194:Core/Src/uart.c ****         break;
 976              		.loc 1 194 9 is_stmt 1 view .LVU298
 195:Core/Src/uart.c ****     }
 977              		.loc 1 195 9 view .LVU299
 194:Core/Src/uart.c ****         break;
 978              		.loc 1 194 13 is_stmt 0 view .LVU300
 979 008a 2C4B     		ldr	r3, .L55+36
 195:Core/Src/uart.c ****     }
 980              		.loc 1 195 9 view .LVU301
 981 008c 0BE0     		b	.L51
 982              	.LVL81:
 983              	.L49:
 167:Core/Src/uart.c ****         __NVIC_SetPriority(DMA2_Stream2_IRQn, 0);
 984              		.loc 1 167 9 is_stmt 1 view .LVU302
 167:Core/Src/uart.c ****         __NVIC_SetPriority(DMA2_Stream2_IRQn, 0);
 985              		.loc 1 167 22 is_stmt 0 view .LVU303
 986 008e 2348     		ldr	r0, .L55+4
 987              	.LVL82:
 167:Core/Src/uart.c ****         __NVIC_SetPriority(DMA2_Stream2_IRQn, 0);
 988              		.loc 1 167 22 view .LVU304
 989 0090 036B     		ldr	r3, [r0, #48]
 990 0092 43F48003 		orr	r3, r3, #4194304
 991 0096 0363     		str	r3, [r0, #48]
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 57


 168:Core/Src/uart.c ****         __NVIC_SetPriority(DMA2_Stream2_IRQn, 0);
 992              		.loc 1 168 9 is_stmt 1 view .LVU305
 993              	.LVL83:
 994              	.LBB86:
 995              	.LBI86:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 996              		.loc 2 1816 22 view .LVU306
 997              	.LBB87:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 998              		.loc 2 1818 3 view .LVU307
 999              		.loc 2 1820 5 view .LVU308
 1000              		.loc 2 1820 46 is_stmt 0 view .LVU309
 1001 0098 214B     		ldr	r3, .L55+8
 1002 009a 0020     		movs	r0, #0
 1003 009c 83F83A03 		strb	r0, [r3, #826]
 1004              	.LVL84:
 1005              		.loc 2 1820 46 view .LVU310
 1006              	.LBE87:
 1007              	.LBE86:
 169:Core/Src/uart.c ****         dma = DMA2_Stream2;
 1008              		.loc 1 169 9 is_stmt 1 view .LVU311
 1009              	.LBB88:
 1010              	.LBI88:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 1011              		.loc 2 1816 22 view .LVU312
 1012              	.LBB89:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 1013              		.loc 2 1818 3 view .LVU313
 1014              		.loc 2 1820 5 view .LVU314
 1015              		.loc 2 1820 46 is_stmt 0 view .LVU315
 1016 00a0 83F83A03 		strb	r0, [r3, #826]
 1017              	.LVL85:
 1018              		.loc 2 1820 46 view .LVU316
 1019              	.LBE89:
 1020              	.LBE88:
 170:Core/Src/uart.c ****         break;
 1021              		.loc 1 170 9 is_stmt 1 view .LVU317
 171:Core/Src/uart.c ****     }
 1022              		.loc 1 171 9 view .LVU318
 170:Core/Src/uart.c ****         break;
 1023              		.loc 1 170 13 is_stmt 0 view .LVU319
 1024 00a4 264B     		ldr	r3, .L55+40
 1025              	.LVL86:
 1026              	.L51:
 204:Core/Src/uart.c ****     }
 205:Core/Src/uart.c ****     case (uint32_t)UART5:
 206:Core/Src/uart.c ****     {
 207:Core/Src/uart.c ****         RCC->AHB1ENR |= (RCC_AHB1ENR_DMA1EN);
 208:Core/Src/uart.c ****         __NVIC_SetPriority(DMA1_Stream0_IRQn, 0);
 209:Core/Src/uart.c ****         __NVIC_SetPriority(DMA1_Stream0_IRQn, 0);
 210:Core/Src/uart.c ****         dma = DMA1_Stream0;
 211:Core/Src/uart.c ****         break;
 212:Core/Src/uart.c ****     }
 213:Core/Src/uart.c **** 
 214:Core/Src/uart.c ****     default:
 215:Core/Src/uart.c ****         assert(0);
 216:Core/Src/uart.c ****     }
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 58


 217:Core/Src/uart.c **** 
 218:Core/Src/uart.c ****     dma->CR |= (DMA_SxCR_EN);   // disable DMA stream
 1027              		.loc 1 218 5 is_stmt 1 view .LVU320
 1028              		.loc 1 218 13 is_stmt 0 view .LVU321
 1029 00a6 1868     		ldr	r0, [r3]
 1030 00a8 40F00100 		orr	r0, r0, #1
 1031 00ac 1860     		str	r0, [r3]
 219:Core/Src/uart.c **** 
 220:Core/Src/uart.c ****     dma->CR &= ~((DMA_SxCR_CHSEL_Msk) |     // Channel selection: channel 0
 1032              		.loc 1 220 5 is_stmt 1 view .LVU322
 1033              		.loc 1 220 13 is_stmt 0 view .LVU323
 1034 00ae 1C68     		ldr	r4, [r3]
 1035 00b0 2448     		ldr	r0, .L55+44
 1036 00b2 2040     		ands	r0, r0, r4
 1037 00b4 1860     		str	r0, [r3]
 221:Core/Src/uart.c ****         (DMA_SxCR_MBURST_Msk) |             // Memory burst transfer configuration: single transfer
 222:Core/Src/uart.c ****         (DMA_SxCR_PBURST_Msk) |             // Peripheral burst transfer configuration: single tran
 223:Core/Src/uart.c ****         (DMA_SxCR_CT) |                     // Current target (only in double buffer mode)
 224:Core/Src/uart.c ****         (DMA_SxCR_DBM) |                    // Double buffer mode: No buffer switching at the end o
 225:Core/Src/uart.c ****         (DMA_SxCR_PINCOS) |                 // Peripheral increment offset size: Linked to the PSIZ
 226:Core/Src/uart.c ****         (DMA_SxCR_MSIZE_Msk) |              // Memory data size: Byte (8-bit)
 227:Core/Src/uart.c ****         (DMA_SxCR_PSIZE_Msk) |              // Peripheral data size: Byte (8-bit)
 228:Core/Src/uart.c ****         (DMA_SxCR_PINC) |                   // Peripheral increment mode: Peripheral address pointe
 229:Core/Src/uart.c ****         (DMA_SxCR_CIRC) |                   // Circular mode: disabled
 230:Core/Src/uart.c ****         (DMA_SxCR_DIR_Msk) |                // Data transfer direction: Peripheral-to-memory
 231:Core/Src/uart.c ****         (DMA_SxCR_PFCTRL));                 // Peripheral flow controller: DMA is the flow controll
 232:Core/Src/uart.c **** 
 233:Core/Src/uart.c ****     dma->CR |= ((1 << DMA_SxCR_PL_Pos) |    // Priority level: meduim
 1038              		.loc 1 233 5 is_stmt 1 view .LVU324
 1039              		.loc 1 233 13 is_stmt 0 view .LVU325
 1040 00b6 1868     		ldr	r0, [r3]
 1041 00b8 40F48230 		orr	r0, r0, #66560
 1042 00bc 40F01E00 		orr	r0, r0, #30
 1043 00c0 1860     		str	r0, [r3]
 234:Core/Src/uart.c ****         (DMA_SxCR_MINC) |                   // Memory increment mode: memory address pointer is inc
 235:Core/Src/uart.c ****         (DMA_SxCR_TCIE) |                   // Transfer complete interrupt: enabled
 236:Core/Src/uart.c ****         (DMA_SxCR_HTIE) |                   // Half transfer interrupt: enabled
 237:Core/Src/uart.c ****         (DMA_SxCR_TEIE) |                   // Transfer error interrupt: enabled
 238:Core/Src/uart.c ****         (DMA_SxCR_DMEIE));                  // Direct mode error interrupt: enabled
 239:Core/Src/uart.c **** 
 240:Core/Src/uart.c ****     dma->NDTR = size;                   // Size of the RX buffer
 1044              		.loc 1 240 5 is_stmt 1 view .LVU326
 1045              		.loc 1 240 15 is_stmt 0 view .LVU327
 1046 00c2 5A60     		str	r2, [r3, #4]
 241:Core/Src/uart.c ****     dma->PAR = (uint32_t)&usart->DR;    // Address of the Peripheral register to read from
 1047              		.loc 1 241 5 is_stmt 1 view .LVU328
 1048              		.loc 1 241 26 is_stmt 0 view .LVU329
 1049 00c4 0CF10402 		add	r2, ip, #4
 1050              	.LVL87:
 1051              		.loc 1 241 14 view .LVU330
 1052 00c8 9A60     		str	r2, [r3, #8]
 242:Core/Src/uart.c ****     dma->M0AR = (uint32_t)rxBuf;        // Address of the RX buffer to store data in
 1053              		.loc 1 242 5 is_stmt 1 view .LVU331
 1054              		.loc 1 242 15 is_stmt 0 view .LVU332
 1055 00ca D960     		str	r1, [r3, #12]
 243:Core/Src/uart.c **** 
 244:Core/Src/uart.c ****     dma->CR |= (DMA_SxCR_EN);   // enable DMA
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 59


 1056              		.loc 1 244 5 is_stmt 1 view .LVU333
 1057              		.loc 1 244 13 is_stmt 0 view .LVU334
 1058 00cc 1A68     		ldr	r2, [r3]
 1059 00ce 42F00102 		orr	r2, r2, #1
 1060 00d2 1A60     		str	r2, [r3]
 245:Core/Src/uart.c **** }
 1061              		.loc 1 245 1 view .LVU335
 1062 00d4 10BD     		pop	{r4, pc}
 1063              	.LVL88:
 1064              	.L45:
 183:Core/Src/uart.c ****         __NVIC_SetPriority(DMA1_Stream1_IRQn, 0);
 1065              		.loc 1 183 9 is_stmt 1 view .LVU336
 183:Core/Src/uart.c ****         __NVIC_SetPriority(DMA1_Stream1_IRQn, 0);
 1066              		.loc 1 183 22 is_stmt 0 view .LVU337
 1067 00d6 1148     		ldr	r0, .L55+4
 1068              	.LVL89:
 183:Core/Src/uart.c ****         __NVIC_SetPriority(DMA1_Stream1_IRQn, 0);
 1069              		.loc 1 183 22 view .LVU338
 1070 00d8 036B     		ldr	r3, [r0, #48]
 1071 00da 43F40013 		orr	r3, r3, #2097152
 1072 00de 0363     		str	r3, [r0, #48]
 184:Core/Src/uart.c ****         __NVIC_SetPriority(DMA1_Stream1_IRQn, 0);
 1073              		.loc 1 184 9 is_stmt 1 view .LVU339
 1074              	.LVL90:
 1075              	.LBB90:
 1076              	.LBI90:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 1077              		.loc 2 1816 22 view .LVU340
 1078              	.LBB91:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 1079              		.loc 2 1818 3 view .LVU341
 1080              		.loc 2 1820 5 view .LVU342
 1081              		.loc 2 1820 46 is_stmt 0 view .LVU343
 1082 00e0 0F4B     		ldr	r3, .L55+8
 1083 00e2 0020     		movs	r0, #0
 1084 00e4 83F80C03 		strb	r0, [r3, #780]
 1085              	.LVL91:
 1086              		.loc 2 1820 46 view .LVU344
 1087              	.LBE91:
 1088              	.LBE90:
 185:Core/Src/uart.c ****         dma = DMA1_Stream1;
 1089              		.loc 1 185 9 is_stmt 1 view .LVU345
 1090              	.LBB92:
 1091              	.LBI92:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 1092              		.loc 2 1816 22 view .LVU346
 1093              	.LBB93:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 1094              		.loc 2 1818 3 view .LVU347
 1095              		.loc 2 1820 5 view .LVU348
 1096              		.loc 2 1820 46 is_stmt 0 view .LVU349
 1097 00e8 83F80C03 		strb	r0, [r3, #780]
 1098              	.LVL92:
 1099              		.loc 2 1820 46 view .LVU350
 1100              	.LBE93:
 1101              	.LBE92:
 186:Core/Src/uart.c ****         break;
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 60


 1102              		.loc 1 186 9 is_stmt 1 view .LVU351
 187:Core/Src/uart.c ****     }
 1103              		.loc 1 187 9 view .LVU352
 186:Core/Src/uart.c ****         break;
 1104              		.loc 1 186 13 is_stmt 0 view .LVU353
 1105 00ec 164B     		ldr	r3, .L55+48
 187:Core/Src/uart.c ****     }
 1106              		.loc 1 187 9 view .LVU354
 1107 00ee DAE7     		b	.L51
 1108              	.LVL93:
 1109              	.L43:
 207:Core/Src/uart.c ****         __NVIC_SetPriority(DMA1_Stream0_IRQn, 0);
 1110              		.loc 1 207 9 is_stmt 1 view .LVU355
 207:Core/Src/uart.c ****         __NVIC_SetPriority(DMA1_Stream0_IRQn, 0);
 1111              		.loc 1 207 22 is_stmt 0 view .LVU356
 1112 00f0 0A48     		ldr	r0, .L55+4
 1113              	.LVL94:
 207:Core/Src/uart.c ****         __NVIC_SetPriority(DMA1_Stream0_IRQn, 0);
 1114              		.loc 1 207 22 view .LVU357
 1115 00f2 036B     		ldr	r3, [r0, #48]
 1116 00f4 43F40013 		orr	r3, r3, #2097152
 1117 00f8 0363     		str	r3, [r0, #48]
 208:Core/Src/uart.c ****         __NVIC_SetPriority(DMA1_Stream0_IRQn, 0);
 1118              		.loc 1 208 9 is_stmt 1 view .LVU358
 1119              	.LVL95:
 1120              	.LBB94:
 1121              	.LBI94:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 1122              		.loc 2 1816 22 view .LVU359
 1123              	.LBB95:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 1124              		.loc 2 1818 3 view .LVU360
 1125              		.loc 2 1820 5 view .LVU361
 1126              		.loc 2 1820 46 is_stmt 0 view .LVU362
 1127 00fa 094B     		ldr	r3, .L55+8
 1128 00fc 0020     		movs	r0, #0
 1129 00fe 83F80B03 		strb	r0, [r3, #779]
 1130              	.LVL96:
 1131              		.loc 2 1820 46 view .LVU363
 1132              	.LBE95:
 1133              	.LBE94:
 209:Core/Src/uart.c ****         dma = DMA1_Stream0;
 1134              		.loc 1 209 9 is_stmt 1 view .LVU364
 1135              	.LBB96:
 1136              	.LBI96:
1816:Drivers/CMSIS/Include/core_cm4.h **** {
 1137              		.loc 2 1816 22 view .LVU365
 1138              	.LBB97:
1818:Drivers/CMSIS/Include/core_cm4.h ****   {
 1139              		.loc 2 1818 3 view .LVU366
 1140              		.loc 2 1820 5 view .LVU367
 1141              		.loc 2 1820 46 is_stmt 0 view .LVU368
 1142 0102 83F80B03 		strb	r0, [r3, #779]
 1143              	.LVL97:
 1144              		.loc 2 1820 46 view .LVU369
 1145              	.LBE97:
 1146              	.LBE96:
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 61


 210:Core/Src/uart.c ****         break;
 1147              		.loc 1 210 9 is_stmt 1 view .LVU370
 211:Core/Src/uart.c ****     }
 1148              		.loc 1 211 9 view .LVU371
 210:Core/Src/uart.c ****         break;
 1149              		.loc 1 210 13 is_stmt 0 view .LVU372
 1150 0106 114B     		ldr	r3, .L55+52
 211:Core/Src/uart.c ****     }
 1151              		.loc 1 211 9 view .LVU373
 1152 0108 CDE7     		b	.L51
 1153              	.LVL98:
 1154              	.L48:
 215:Core/Src/uart.c ****     }
 1155              		.loc 1 215 9 is_stmt 1 view .LVU374
 1156 010a 114B     		ldr	r3, .L55+56
 1157 010c 074A     		ldr	r2, .L55+20
 1158              	.LVL99:
 215:Core/Src/uart.c ****     }
 1159              		.loc 1 215 9 is_stmt 0 view .LVU375
 1160 010e D721     		movs	r1, #215
 1161              	.LVL100:
 215:Core/Src/uart.c ****     }
 1162              		.loc 1 215 9 view .LVU376
 1163 0110 0748     		ldr	r0, .L55+24
 1164              	.LVL101:
 215:Core/Src/uart.c ****     }
 1165              		.loc 1 215 9 view .LVU377
 1166 0112 FFF7FEFF 		bl	__assert_func
 1167              	.LVL102:
 1168              	.L56:
 215:Core/Src/uart.c ****     }
 1169              		.loc 1 215 9 view .LVU378
 1170 0116 00BF     		.align	2
 1171              	.L55:
 1172 0118 00500040 		.word	1073762304
 1173 011c 00380240 		.word	1073887232
 1174 0120 00E100E0 		.word	-536813312
 1175 0124 40600240 		.word	1073897536
 1176 0128 00000000 		.word	.LC0
 1177 012c 00000000 		.word	.LANCHOR3
 1178 0130 08000000 		.word	.LC1
 1179 0134 88600240 		.word	1073897608
 1180 0138 00100140 		.word	1073811456
 1181 013c 28640240 		.word	1073898536
 1182 0140 40640240 		.word	1073898560
 1183 0144 1F0413F0 		.word	-267189217
 1184 0148 28600240 		.word	1073897512
 1185 014c 10600240 		.word	1073897488
 1186 0150 18000000 		.word	.LC2
 1187              		.cfi_endproc
 1188              	.LFE133:
 1190              		.section	.text.usart_enable_idle_line_irq,"ax",%progbits
 1191              		.align	1
 1192              		.global	usart_enable_idle_line_irq
 1193              		.syntax unified
 1194              		.thumb
 1195              		.thumb_func
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 62


 1196              		.fpu fpv4-sp-d16
 1198              	usart_enable_idle_line_irq:
 1199              	.LVL103:
 1200              	.LFB134:
 246:Core/Src/uart.c **** 
 247:Core/Src/uart.c **** void usart_enable_idle_line_irq(USART_TypeDef* usart)
 248:Core/Src/uart.c **** {
 1201              		.loc 1 248 1 is_stmt 1 view -0
 1202              		.cfi_startproc
 1203              		@ args = 0, pretend = 0, frame = 0
 1204              		@ frame_needed = 0, uses_anonymous_args = 0
 1205              		.loc 1 248 1 is_stmt 0 view .LVU380
 1206 0000 10B5     		push	{r4, lr}
 1207              	.LCFI4:
 1208              		.cfi_def_cfa_offset 8
 1209              		.cfi_offset 4, -8
 1210              		.cfi_offset 14, -4
 249:Core/Src/uart.c ****     assert(usart);
 1211              		.loc 1 249 5 is_stmt 1 view .LVU381
 1212 0002 40B1     		cbz	r0, .L60
 1213 0004 0446     		mov	r4, r0
 250:Core/Src/uart.c **** 
 251:Core/Src/uart.c ****     usart_register_irq(usart, 0);
 1214              		.loc 1 251 5 view .LVU382
 1215 0006 0021     		movs	r1, #0
 1216 0008 FFF7FEFF 		bl	usart_register_irq
 1217              	.LVL104:
 252:Core/Src/uart.c ****     usart->CR1 |= (USART_CR1_IDLEIE);   // enable idle line interrupt
 1218              		.loc 1 252 5 view .LVU383
 1219              		.loc 1 252 16 is_stmt 0 view .LVU384
 1220 000c E368     		ldr	r3, [r4, #12]
 1221 000e 43F01003 		orr	r3, r3, #16
 1222 0012 E360     		str	r3, [r4, #12]
 253:Core/Src/uart.c **** }
 1223              		.loc 1 253 1 view .LVU385
 1224 0014 10BD     		pop	{r4, pc}
 1225              	.LVL105:
 1226              	.L60:
 249:Core/Src/uart.c **** 
 1227              		.loc 1 249 5 discriminator 1 view .LVU386
 1228 0016 034B     		ldr	r3, .L61
 1229 0018 034A     		ldr	r2, .L61+4
 1230 001a F921     		movs	r1, #249
 1231 001c 0348     		ldr	r0, .L61+8
 1232              	.LVL106:
 249:Core/Src/uart.c **** 
 1233              		.loc 1 249 5 discriminator 1 view .LVU387
 1234 001e FFF7FEFF 		bl	__assert_func
 1235              	.LVL107:
 1236              	.L62:
 1237 0022 00BF     		.align	2
 1238              	.L61:
 1239 0024 00000000 		.word	.LC0
 1240 0028 00000000 		.word	.LANCHOR4
 1241 002c 08000000 		.word	.LC1
 1242              		.cfi_endproc
 1243              	.LFE134:
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 63


 1245              		.section	.rodata.__func__.0,"a"
 1246              		.align	2
 1247              		.set	.LANCHOR4,. + 0
 1250              	__func__.0:
 1251 0000 75736172 		.ascii	"usart_enable_idle_line_irq\000"
 1251      745F656E 
 1251      61626C65 
 1251      5F69646C 
 1251      655F6C69 
 1252              		.section	.rodata.__func__.1,"a"
 1253              		.align	2
 1254              		.set	.LANCHOR3,. + 0
 1257              	__func__.1:
 1258 0000 75736172 		.ascii	"usart_init_dma_receive\000"
 1258      745F696E 
 1258      69745F64 
 1258      6D615F72 
 1258      65636569 
 1259              		.section	.rodata.__func__.2,"a"
 1260              		.align	2
 1261              		.set	.LANCHOR2,. + 0
 1264              	__func__.2:
 1265 0000 75736172 		.ascii	"usart_set_baude\000"
 1265      745F7365 
 1265      745F6261 
 1265      75646500 
 1266              		.section	.rodata.__func__.3,"a"
 1267              		.align	2
 1268              		.set	.LANCHOR1,. + 0
 1271              	__func__.3:
 1272 0000 75736172 		.ascii	"usart_register_irq\000"
 1272      745F7265 
 1272      67697374 
 1272      65725F69 
 1272      727100
 1273              		.section	.rodata.__func__.4,"a"
 1274              		.align	2
 1275              		.set	.LANCHOR0,. + 0
 1278              	__func__.4:
 1279 0000 75736172 		.ascii	"usart_init_async\000"
 1279      745F696E 
 1279      69745F61 
 1279      73796E63 
 1279      00
 1280              		.text
 1281              	.Letext0:
 1282              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f417xx.h"
 1283              		.file 4 "c:\\dev\\embedded\\arm_toolchain\\gcc-arm-none-eabi-10.3-2021.07\\arm-none-eabi\\include\
 1284              		.file 5 "c:\\dev\\embedded\\arm_toolchain\\gcc-arm-none-eabi-10.3-2021.07\\arm-none-eabi\\include\
 1285              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 1286              		.file 7 "c:\\dev\\embedded\\arm_toolchain\\gcc-arm-none-eabi-10.3-2021.07\\arm-none-eabi\\include\
ARM GAS  C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s 			page 64


DEFINED SYMBOLS
                            *ABS*:00000000 uart.c
C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s:18     .rodata.usart_init_async.str1.4:00000000 $d
C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s:28     .text.usart_init_async:00000000 $t
C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s:36     .text.usart_init_async:00000000 usart_init_async
C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s:334    .text.usart_init_async:000001c0 $d
C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s:347    .text.usart_register_irq:00000000 $t
C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s:354    .text.usart_register_irq:00000000 usart_register_irq
C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s:659    .text.usart_register_irq:000000c0 $d
C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s:671    .rodata.usart_set_baude.str1.4:00000000 $d
C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s:675    .text.usart_set_baude:00000000 $t
C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s:682    .text.usart_set_baude:00000000 usart_set_baude
C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s:780    .text.usart_set_baude:00000078 $d
C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s:789    .text.usart_init_dma_receive:00000000 $t
C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s:796    .text.usart_init_dma_receive:00000000 usart_init_dma_receive
C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s:1172   .text.usart_init_dma_receive:00000118 $d
C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s:1191   .text.usart_enable_idle_line_irq:00000000 $t
C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s:1198   .text.usart_enable_idle_line_irq:00000000 usart_enable_idle_line_irq
C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s:1239   .text.usart_enable_idle_line_irq:00000024 $d
C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s:1246   .rodata.__func__.0:00000000 $d
C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s:1250   .rodata.__func__.0:00000000 __func__.0
C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s:1253   .rodata.__func__.1:00000000 $d
C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s:1257   .rodata.__func__.1:00000000 __func__.1
C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s:1260   .rodata.__func__.2:00000000 $d
C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s:1264   .rodata.__func__.2:00000000 __func__.2
C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s:1267   .rodata.__func__.3:00000000 $d
C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s:1271   .rodata.__func__.3:00000000 __func__.3
C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s:1274   .rodata.__func__.4:00000000 $d
C:\Users\Johan\AppData\Local\Temp\cc7vJiFg.s:1278   .rodata.__func__.4:00000000 __func__.4

UNDEFINED SYMBOLS
__assert_func
SystemCoreClock
