// Seed: 1610628728
module module_0 (
    output wor id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    input uwire id_4
    , id_34,
    output tri id_5,
    input wand id_6,
    input wire id_7,
    input uwire id_8,
    input uwire id_9,
    output supply0 id_10,
    output tri id_11,
    input tri id_12,
    input supply1 id_13,
    output wire id_14,
    output wire id_15,
    output tri1 id_16,
    input supply1 id_17,
    input wor id_18,
    output supply0 id_19,
    output supply1 id_20,
    input wand id_21,
    output supply1 id_22,
    input supply0 id_23,
    input supply1 id_24,
    output tri id_25,
    output wor id_26,
    input tri1 id_27,
    input tri id_28,
    output wand id_29,
    input supply1 id_30,
    input wand id_31,
    input wire id_32
);
  wand id_35 = 1;
  wire id_36;
  wire id_37;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    output supply1 id_2,
    output logic id_3,
    input tri1 id_4,
    input wor id_5,
    input supply1 id_6
);
  always @(negedge 1) id_3 <= 1'b0;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_6,
      id_0,
      id_5,
      id_2,
      id_1,
      id_1,
      id_0,
      id_5,
      id_2,
      id_2,
      id_6,
      id_0,
      id_2,
      id_2,
      id_2,
      id_5,
      id_1,
      id_2,
      id_2,
      id_5,
      id_2,
      id_4,
      id_1,
      id_2,
      id_2,
      id_4,
      id_4,
      id_2,
      id_5,
      id_1,
      id_0
  );
  assign modCall_1.id_27 = 0;
  assign id_3 = 1;
  wire id_8;
endmodule
