#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Aug 13 23:47:57 2023
# Process ID: 440183
# Current directory: /home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/ip_cordic/managed_ip_project/managed_ip_project.tmp/coordic_axi_custom_v1_0_project/coordic_axi_custom_v1_0_project.runs/synth_1
# Command line: vivado -log coordic_axi_custom_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source coordic_axi_custom_v1_0.tcl
# Log file: /home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/ip_cordic/managed_ip_project/managed_ip_project.tmp/coordic_axi_custom_v1_0_project/coordic_axi_custom_v1_0_project.runs/synth_1/coordic_axi_custom_v1_0.vds
# Journal file: /home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/ip_cordic/managed_ip_project/managed_ip_project.tmp/coordic_axi_custom_v1_0_project/coordic_axi_custom_v1_0_project.runs/synth_1/vivado.jou
# Running On: DESKTOP-DEBIAN, OS: Linux, CPU Frequency: 1399.049 MHz, CPU Physical cores: 4, Host memory: 7827 MB
#-----------------------------------------------------------
source coordic_axi_custom_v1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2066.160 ; gain = 121.992 ; free physical = 625 ; free virtual = 1927
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/ip_cordic/ip_repo/coordic_axi_custom_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:05 . Memory (MB): peak = 2091.973 ; gain = 21.812 ; free physical = 605 ; free virtual = 1913
Command: read_checkpoint -auto_incremental -incremental /home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/ip_cordic/managed_ip_project/managed_ip_project.tmp/coordic_axi_custom_v1_0_project/coordic_axi_custom_v1_0_project.srcs/utils_1/imports/synth_1/coordic_axi_custom_v1_0.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/ip_cordic/managed_ip_project/managed_ip_project.tmp/coordic_axi_custom_v1_0_project/coordic_axi_custom_v1_0_project.srcs/utils_1/imports/synth_1/coordic_axi_custom_v1_0.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top coordic_axi_custom_v1_0 -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 440517
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2492.555 ; gain = 384.738 ; free physical = 131 ; free virtual = 1281
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'coordic_axi_custom_v1_0' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/ip_cordic/ip_repo/coordic_axi_custom_1_0/hdl/coordic_axi_custom_v1_0.vhd:52]
	Parameter N bound to: 18 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'coordic_axi_custom_v1_0_S0_AXI' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/ip_cordic/ip_repo/coordic_axi_custom_1_0/hdl/coordic_axi_custom_v1_0_S0_AXI.vhd:5' bound to instance 'coordic_axi_custom_v1_0_S0_AXI_inst' of component 'coordic_axi_custom_v1_0_S0_AXI' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/ip_cordic/ip_repo/coordic_axi_custom_1_0/hdl/coordic_axi_custom_v1_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'coordic_axi_custom_v1_0_S0_AXI' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/ip_cordic/ip_repo/coordic_axi_custom_1_0/hdl/coordic_axi_custom_v1_0_S0_AXI.vhd:88]
	Parameter N bound to: 18 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/ip_cordic/ip_repo/coordic_axi_custom_1_0/hdl/coordic_axi_custom_v1_0_S0_AXI.vhd:234]
INFO: [Synth 8-226] default block is never used [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/ip_cordic/ip_repo/coordic_axi_custom_1_0/hdl/coordic_axi_custom_v1_0_S0_AXI.vhd:400]
INFO: [Synth 8-638] synthesizing module 'coordic_recursivo' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/coordic_recursivo/fuentes/coordic_recursivo.vhd:21]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'muxInputN' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/muxInputN/fuentes/muxInputN.vhd:17]
	Parameter widht_bus_in bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUXNBITS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/muxInputN/fuentes/muxInputN.vhd:31]
INFO: [Synth 8-638] synthesizing module 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'mux2x1' (0#1) [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:14]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUXNBITS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/muxInputN/fuentes/muxInputN.vhd:31]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUXNBITS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/muxInputN/fuentes/muxInputN.vhd:31]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUXNBITS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/muxInputN/fuentes/muxInputN.vhd:31]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUXNBITS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/muxInputN/fuentes/muxInputN.vhd:31]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUXNBITS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/muxInputN/fuentes/muxInputN.vhd:31]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUXNBITS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/muxInputN/fuentes/muxInputN.vhd:31]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUXNBITS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/muxInputN/fuentes/muxInputN.vhd:31]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUXNBITS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/muxInputN/fuentes/muxInputN.vhd:31]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUXNBITS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/muxInputN/fuentes/muxInputN.vhd:31]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUXNBITS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/muxInputN/fuentes/muxInputN.vhd:31]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUXNBITS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/muxInputN/fuentes/muxInputN.vhd:31]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUXNBITS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/muxInputN/fuentes/muxInputN.vhd:31]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUXNBITS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/muxInputN/fuentes/muxInputN.vhd:31]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUXNBITS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/muxInputN/fuentes/muxInputN.vhd:31]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUXNBITS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/muxInputN/fuentes/muxInputN.vhd:31]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUXNBITS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/muxInputN/fuentes/muxInputN.vhd:31]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUXNBITS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/muxInputN/fuentes/muxInputN.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'muxInputN' (0#1) [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/muxInputN/fuentes/muxInputN.vhd:17]
INFO: [Synth 8-638] synthesizing module 'registroPPNbits' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/registroN/fuentes/registroPPNbits.vhd:18]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'registroPPNbits' (0#1) [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/registroN/fuentes/registroPPNbits.vhd:18]
INFO: [Synth 8-638] synthesizing module 'sumador_restador_Nbits' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/sumRestNbits/fuentes/sumador_restador_Nbits.vhd:19]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sumador1bit' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/sum1bit/fuentes/sumador1bit.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'sumador1bit' (0#1) [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/sum1bit/fuentes/sumador1bit.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'sumador_restador_Nbits' (0#1) [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/sumRestNbits/fuentes/sumador_restador_Nbits.vhd:19]
INFO: [Synth 8-638] synthesizing module 'barrel_shifter_arit' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:21]
	Parameter stages bound to: 10 - type: integer 
	Parameter widht_input bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS_1' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:52]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Synth 8-3491] module 'mux2x1' declared at '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/mux2x1/fuentes/mux2x1.vhd:5' bound to instance 'MUX_PORTS' of component 'mux2x1' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:42]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'barrel_shifter_arit' (0#1) [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/barrel_shifter_arit/fuentes/barrel_shifter_arit.vhd:21]
INFO: [Synth 8-638] synthesizing module 'countNmodMbit' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/countNmodMbit/fuentes/countNmodMbit.vhd:19]
	Parameter N bound to: 10 - type: integer 
	Parameter M bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'registroPPNbits__parameterized0' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/registroN/fuentes/registroPPNbits.vhd:18]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'registroPPNbits__parameterized0' (0#1) [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/registroN/fuentes/registroPPNbits.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'countNmodMbit' (0#1) [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/countNmodMbit/fuentes/countNmodMbit.vhd:19]
INFO: [Synth 8-638] synthesizing module 'memoria_rom' [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/memoria_rom/fuentes/memoria_rom.vhd:16]
	Parameter data_width bound to: 18 - type: integer 
	Parameter addr_length bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memoria_rom' (0#1) [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/memoria_rom/fuentes/memoria_rom.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'coordic_recursivo' (0#1) [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/fuentes/coordic_recursivo/fuentes/coordic_recursivo.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'coordic_axi_custom_v1_0_S0_AXI' (0#1) [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/ip_cordic/ip_repo/coordic_axi_custom_1_0/hdl/coordic_axi_custom_v1_0_S0_AXI.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'coordic_axi_custom_v1_0' (0#1) [/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/ip_cordic/ip_repo/coordic_axi_custom_1_0/hdl/coordic_axi_custom_v1_0.vhd:52]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module coordic_axi_custom_v1_0_S0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module coordic_axi_custom_v1_0_S0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module coordic_axi_custom_v1_0_S0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module coordic_axi_custom_v1_0_S0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module coordic_axi_custom_v1_0_S0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module coordic_axi_custom_v1_0_S0_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2564.492 ; gain = 456.676 ; free physical = 127 ; free virtual = 1208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2579.336 ; gain = 471.520 ; free physical = 128 ; free virtual = 1203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2587.340 ; gain = 479.523 ; free physical = 128 ; free virtual = 1202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2611.363 ; gain = 503.547 ; free physical = 134 ; free virtual = 1167
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 54    
	   2 Input      1 Bit         XORs := 54    
+---Registers : 
	               32 Bit    Registers := 9     
	               18 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   8 Input   32 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module coordic_axi_custom_v1_0_S0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module coordic_axi_custom_v1_0_S0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module coordic_axi_custom_v1_0_S0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module coordic_axi_custom_v1_0_S0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module coordic_axi_custom_v1_0_S0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module coordic_axi_custom_v1_0_S0_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 2802.684 ; gain = 694.867 ; free physical = 137 ; free virtual = 975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------+-----------------------------+---------------+----------------+
|Module Name       | RTL Object                  | Depth x Width | Implemented As | 
+------------------+-----------------------------+---------------+----------------+
|memoria_rom       | mem[1023]                   | 1024x16       | LUT            | 
|coordic_recursivo | COUNT_ITER/REGNPP/Q_reg_rep | 1024x16       | Block RAM      | 
+------------------+-----------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 2802.684 ; gain = 694.867 ; free physical = 136 ; free virtual = 975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance coordic_axi_custom_v1_0_S0_AXI_inst/coordic_instance/COUNT_ITER/REGNPP/Q_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 2802.684 ; gain = 694.867 ; free physical = 136 ; free virtual = 975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 2802.684 ; gain = 694.867 ; free physical = 135 ; free virtual = 975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 2802.684 ; gain = 694.867 ; free physical = 135 ; free virtual = 975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 2802.684 ; gain = 694.867 ; free physical = 135 ; free virtual = 975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 2802.684 ; gain = 694.867 ; free physical = 135 ; free virtual = 975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 2802.684 ; gain = 694.867 ; free physical = 135 ; free virtual = 975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 2802.684 ; gain = 694.867 ; free physical = 135 ; free virtual = 975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |     2|
|3     |LUT2     |    29|
|4     |LUT3     |    63|
|5     |LUT4     |    29|
|6     |LUT5     |   119|
|7     |LUT6     |   187|
|8     |MUXF7    |    32|
|9     |RAMB18E1 |     1|
|10    |FDRE     |   360|
|11    |FDSE     |     4|
|12    |IBUF     |    49|
|13    |OBUF     |    95|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------+--------------------------------+------+
|      |Instance                              |Module                          |Cells |
+------+--------------------------------------+--------------------------------+------+
|1     |top                                   |                                |   971|
|2     |  coordic_axi_custom_v1_0_S0_AXI_inst |coordic_axi_custom_v1_0_S0_AXI  |   826|
|3     |    coordic_instance                  |coordic_recursivo               |   389|
|4     |      COUNT_ITER                      |countNmodMbit                   |   181|
|5     |        REGNPP                        |registroPPNbits__parameterized0 |   181|
|6     |      REGX                            |registroPPNbits                 |    67|
|7     |      REGY                            |registroPPNbits_0               |    69|
|8     |      REGZ                            |registroPPNbits_1               |    72|
+------+--------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 2802.684 ; gain = 694.867 ; free physical = 135 ; free virtual = 975
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 2802.684 ; gain = 694.867 ; free physical = 135 ; free virtual = 975
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 2802.691 ; gain = 694.867 ; free physical = 134 ; free virtual = 976
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2802.691 ; gain = 0.000 ; free physical = 118 ; free virtual = 979
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2865.508 ; gain = 0.000 ; free physical = 340 ; free virtual = 1220
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: fa7165f3
INFO: [Common 17-83] Releasing license: Synthesis
147 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:06 . Memory (MB): peak = 2865.508 ; gain = 767.598 ; free physical = 340 ; free virtual = 1220
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2438.242; main = 2161.857; forked = 364.081
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3763.309; main = 2865.508; forked = 960.625
INFO: [Common 17-1381] The checkpoint '/home/gvaldez/microarquitecturas_softcore/trabajo_final_mys/ip_cordic/managed_ip_project/managed_ip_project.tmp/coordic_axi_custom_v1_0_project/coordic_axi_custom_v1_0_project.runs/synth_1/coordic_axi_custom_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file coordic_axi_custom_v1_0_utilization_synth.rpt -pb coordic_axi_custom_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 13 23:50:02 2023...
