INFO-FLOW: Workspace D:/Download/SDA/SDA/solution1 opened at Mon Mar 10 15:34:51 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.955 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.08 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.164 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.192 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 193.582 MB.
Execute       set_directive_top top -name=top 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'tools.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling tools.cpp as C++
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang tools.cpp -foptimization-record-file=D:/Download/SDA/SDA/solution1/.autopilot/db/tools.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Applications/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/Download/SDA/SDA/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/Download/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp {-hls-platform-db-name=D:/Applications/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_fast -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcvu35p_CIV-fsvh2892-3-e > D:/Download/SDA/SDA/solution1/.autopilot/db/tools.cpp.clang.out.log 2> D:/Download/SDA/SDA/solution1/.autopilot/db/tools.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Download/SDA/SDA/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Download/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp {-hls-platform-db-name=D:/Applications/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_fast -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcvu35p_CIV-fsvh2892-3-e > D:/Download/SDA/SDA/solution1/.autopilot/db/clang.out.log 2> D:/Download/SDA/SDA/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Download/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Download/SDA/SDA/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Download/SDA/SDA/solution1/.autopilot/db/.systemc_flag -fix-errors D:/Download/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.31 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Download/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Download/SDA/SDA/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Download/SDA/SDA/solution1/.autopilot/db/all.directive.json -fix-errors D:/Download/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.301 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Download/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Download/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Download/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Download/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/Download/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.045 sec.
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Download/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/Download/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Download/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/Download/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Download/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/Download/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/Download/SDA/SDA/solution1/.autopilot/db/tools.bc {-hls-platform-db-name=D:/Applications/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_fast -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcvu35p_CIV-fsvh2892-3-e > D:/Download/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp.clang.out.log 2> D:/Download/SDA/SDA/solution1/.autopilot/db/tools.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling top.cpp as C++
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang top.cpp -foptimization-record-file=D:/Download/SDA/SDA/solution1/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Applications/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/Download/SDA/SDA/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/Download/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp {-hls-platform-db-name=D:/Applications/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_fast -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcvu35p_CIV-fsvh2892-3-e > D:/Download/SDA/SDA/solution1/.autopilot/db/top.cpp.clang.out.log 2> D:/Download/SDA/SDA/solution1/.autopilot/db/top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Download/SDA/SDA/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Download/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp {-hls-platform-db-name=D:/Applications/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_fast -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcvu35p_CIV-fsvh2892-3-e > D:/Download/SDA/SDA/solution1/.autopilot/db/clang.out.log 2> D:/Download/SDA/SDA/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5516] the 'dim' option to 'Stream' pragma is not supported and will be ignored (top.cpp:45:58)
WARNING: [HLS 207-5516] the 'dim' option to 'Stream' pragma is not supported and will be ignored (top.cpp:47:58)
WARNING: [HLS 207-5516] the 'dim' option to 'Stream' pragma is not supported and will be ignored (top.cpp:65:58)
WARNING: [HLS 207-5516] the 'dim' option to 'Stream' pragma is not supported and will be ignored (top.cpp:66:58)
WARNING: [HLS 207-5516] the 'dim' option to 'Stream' pragma is not supported and will be ignored (top.cpp:70:60)
WARNING: [HLS 207-5516] the 'dim' option to 'Stream' pragma is not supported and will be ignored (top.cpp:76:58)
WARNING: [HLS 207-5516] the 'dim' option to 'Stream' pragma is not supported and will be ignored (top.cpp:77:58)
WARNING: [HLS 207-5516] the 'dim' option to 'Stream' pragma is not supported and will be ignored (top.cpp:81:56)
WARNING: [HLS 207-5516] the 'dim' option to 'Stream' pragma is not supported and will be ignored (top.cpp:82:56)
WARNING: [HLS 207-5516] the 'dim' option to 'Stream' pragma is not supported and will be ignored (top.cpp:86:58)
WARNING: [HLS 207-5516] the 'dim' option to 'Stream' pragma is not supported and will be ignored (top.cpp:87:58)
WARNING: [HLS 207-5516] the 'dim' option to 'Stream' pragma is not supported and will be ignored (top.cpp:91:59)
WARNING: [HLS 207-5516] the 'dim' option to 'Stream' pragma is not supported and will be ignored (top.cpp:92:59)
WARNING: [HLS 207-5516] the 'dim' option to 'Stream' pragma is not supported and will be ignored (top.cpp:93:59)
WARNING: [HLS 207-5516] the 'dim' option to 'Stream' pragma is not supported and will be ignored (top.cpp:97:63)
WARNING: [HLS 207-5516] the 'dim' option to 'Stream' pragma is not supported and will be ignored (top.cpp:99:55)
WARNING: [HLS 207-5516] the 'dim' option to 'Stream' pragma is not supported and will be ignored (top.cpp:103:55)
WARNING: [HLS 207-5516] the 'dim' option to 'Stream' pragma is not supported and will be ignored (top.cpp:107:59)
WARNING: [HLS 207-5516] the 'dim' option to 'Stream' pragma is not supported and will be ignored (top.cpp:111:59)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Download/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Download/SDA/SDA/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Download/SDA/SDA/solution1/.autopilot/db/.systemc_flag -fix-errors D:/Download/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.294 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Download/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Download/SDA/SDA/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Download/SDA/SDA/solution1/.autopilot/db/all.directive.json -fix-errors D:/Download/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.498 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Download/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Download/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Download/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Download/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/Download/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.608 sec.
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Download/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/Download/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Download/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/Download/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (top.cpp:17:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 1 top.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file top.cpp
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Download/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/Download/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/Download/SDA/SDA/solution1/.autopilot/db/top.bc {-hls-platform-db-name=D:/Applications/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_fast -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcvu35p_CIV-fsvh2892-3-e > D:/Download/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp.clang.out.log 2> D:/Download/SDA/SDA/solution1/.autopilot/db/top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.301 seconds; current allocated memory: 198.941 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/Download/SDA/SDA/solution1/.autopilot/db/tools.g.bc" "D:/Download/SDA/SDA/solution1/.autopilot/db/top.g.bc"  
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Download/SDA/SDA/solution1/.autopilot/db/tools.g.bc D:/Download/SDA/SDA/solution1/.autopilot/db/top.g.bc -o D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.0.bc > D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.467 sec.
Execute       run_link_or_opt -opt -out D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion 
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion -o D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.661 sec.
Execute       run_link_or_opt -out D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top 
INFO-FLOW: run_clang exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top -o D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top -mllvm -hls-db-dir -mllvm D:/Download/SDA/SDA/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/Download/SDA/SDA/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/Download/SDA/SDA/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=D:/Applications/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_fast -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcvu35p_CIV-fsvh2892-3-e 2> D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,872 Compile/Link D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,872 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 24,654 Unroll/Inline (step 1) D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24,654 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 16,119 Unroll/Inline (step 2) D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 16,119 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 15,509 Unroll/Inline (step 3) D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 15,509 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 15,119 Unroll/Inline (step 4) D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 15,119 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 23,030 Array/Struct (step 1) D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 23,030 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 22,203 Array/Struct (step 2) D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 22,203 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 22,203 Array/Struct (step 3) D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 22,203 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 22,113 Array/Struct (step 4) D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 22,113 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 23,721 Array/Struct (step 5) D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 23,721 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 22,156 Performance (step 1) D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 22,156 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 22,033 Performance (step 2) D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 22,033 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 22,033 Performance (step 3) D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 22,033 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 22,024 Performance (step 4) D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 22,024 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 24,138 HW Transforms (step 1) D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 24,138 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 23,771 HW Transforms (step 2) D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 23,771 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Download/SDA/SDA/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_574_2' is marked as complete unroll implied by the pipeline pragma (tools.cpp:574:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_576_3' is marked as complete unroll implied by the pipeline pragma (tools.cpp:576:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_578_4' is marked as complete unroll implied by the pipeline pragma (tools.cpp:578:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_410_6' is marked as complete unroll implied by the pipeline pragma (tools.cpp:410:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_440_8' is marked as complete unroll implied by the pipeline pragma (tools.cpp:440:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_430_7' is marked as complete unroll implied by the pipeline pragma (tools.cpp:430:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_453_9' is marked as complete unroll implied by the pipeline pragma (tools.cpp:453:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_458_10' is marked as complete unroll implied by the pipeline pragma (tools.cpp:458:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_465_11' is marked as complete unroll implied by the pipeline pragma (tools.cpp:465:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_468_12' is marked as complete unroll implied by the pipeline pragma (tools.cpp:468:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_534_14' is marked as complete unroll implied by the pipeline pragma (tools.cpp:534:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_520_13' is marked as complete unroll implied by the pipeline pragma (tools.cpp:520:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_318_2' is marked as complete unroll implied by the pipeline pragma (tools.cpp:318:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_320_3' is marked as complete unroll implied by the pipeline pragma (tools.cpp:320:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_300_2' is marked as complete unroll implied by the pipeline pragma (tools.cpp:300:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_303_3' is marked as complete unroll implied by the pipeline pragma (tools.cpp:303:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_636_5' (tools.cpp:636:20) in function 'ConvToOutStream' completely with a factor of 16 (tools.cpp:617:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_574_2' (tools.cpp:574:20) in function 'ConvertToOutStream' completely with a factor of 4 (tools.cpp:566:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_576_3' (tools.cpp:576:35) in function 'ConvertToOutStream' completely with a factor of 4 (tools.cpp:566:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_578_4' (tools.cpp:578:39) in function 'ConvertToOutStream' completely with a factor of 4 (tools.cpp:566:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_554_1' (tools.cpp:554:23) in function 'Compute' completely with a factor of 4 (tools.cpp:553:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_557_2' (tools.cpp:557:20) in function 'Compute' completely with a factor of 4 (tools.cpp:553:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_410_6' (tools.cpp:410:27) in function 'PE' completely with a factor of 4 (tools.cpp:334:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_440_8' (tools.cpp:440:31) in function 'PE' completely with a factor of 4 (tools.cpp:334:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_430_7' (tools.cpp:430:31) in function 'PE' completely with a factor of 4 (tools.cpp:334:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_453_9' (tools.cpp:453:31) in function 'PE' completely with a factor of 3 (tools.cpp:334:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_458_10' (tools.cpp:458:32) in function 'PE' completely with a factor of 3 (tools.cpp:334:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_465_11' (tools.cpp:465:28) in function 'PE' completely with a factor of 4 (tools.cpp:334:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_468_12' (tools.cpp:468:21) in function 'PE' completely with a factor of 4 (tools.cpp:334:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_534_14' (tools.cpp:534:36) in function 'PE' completely with a factor of 4 (tools.cpp:334:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_520_13' (tools.cpp:520:32) in function 'PE' completely with a factor of 4 (tools.cpp:334:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_373_3' (tools.cpp:373:23) in function 'PE' completely with a factor of 4 (tools.cpp:334:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_376_4' (tools.cpp:376:20) in function 'PE' completely with a factor of 4 (tools.cpp:334:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_368_2' (tools.cpp:368:23) in function 'PE' completely with a factor of 4 (tools.cpp:334:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_363_1' (tools.cpp:363:23) in function 'PE' completely with a factor of 4 (tools.cpp:334:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_318_2' (tools.cpp:318:20) in function 'MuxWeightStream' completely with a factor of 4 (tools.cpp:313:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_320_3' (tools.cpp:320:31) in function 'MuxWeightStream' completely with a factor of 4 (tools.cpp:313:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_300_2' (tools.cpp:300:27) in function 'MMWeightToArray' completely with a factor of 4 (tools.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_303_3' (tools.cpp:303:31) in function 'MMWeightToArray' completely with a factor of 4 (tools.cpp:291:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'ConvBN(hls::stream<float, 0>*, hls::stream<float, 0>*, hls::stream<ap_uint<128>, 0>*, unsigned int, unsigned int, unsigned int, bool)' (tools.cpp:682:0)
INFO: [HLS 214-248] Applying array_partition to 'data_W_reg': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (tools.cpp:345:8)
INFO: [HLS 214-248] Applying array_partition to 'psum': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (tools.cpp:620:11)
INFO: [HLS 214-248] Applying array_partition to 'fifo_bias': Complete partitioning on dimension 1. (top.cpp:44:16)
INFO: [HLS 214-248] Applying array_partition to 'fifo_norm': Complete partitioning on dimension 1. (top.cpp:46:28)
INFO: [HLS 214-248] Applying array_partition to 'fifo_SA_A': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (top.cpp:64:26)
INFO: [HLS 214-248] Applying array_partition to 'fifo_conv_w': Complete partitioning on dimension 1. (top.cpp:69:27)
INFO: [HLS 214-248] Applying array_partition to 'Conv_SA_W': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (top.cpp:75:26)
INFO: [HLS 214-248] Applying array_partition to 'MM_SA_W': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (top.cpp:80:26)
INFO: [HLS 214-248] Applying array_partition to 'fifo_SA_W': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (top.cpp:85:26)
INFO: [HLS 214-248] Applying array_partition to 'fifo_SA_O': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (top.cpp:90:16)
INFO: [HLS 214-248] Applying array_partition to 'fifo_CONV3_ACC': Complete partitioning on dimension 1. (top.cpp:96:16)
INFO: [HLS 214-248] Applying array_partition to 'MM_OUT': Complete partitioning on dimension 1. (top.cpp:98:16)
INFO: [HLS 214-248] Applying array_partition to 'CONV3_OUT': Complete partitioning on dimension 1. (top.cpp:102:16)
INFO: [HLS 214-248] Applying array_partition to 'CONV3_BIAS': Complete partitioning on dimension 1. (top.cpp:106:16)
INFO: [HLS 214-248] Applying array_partition to 'CONV3_NORM': Complete partitioning on dimension 1. (top.cpp:110:16)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_742_7> at tools.cpp:742:39 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_724_3> at tools.cpp:724:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_691_2> at tools.cpp:691:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_670_4> at tools.cpp:670:35 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_633_4> at tools.cpp:633:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_604_10> at tools.cpp:604:48 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_278_2> at tools.cpp:278:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_201_1> at tools.cpp:201:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_71_4> at tools.cpp:71:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_7_1> at tools.cpp:7:21 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_697_3' is marked as complete unroll implied by the pipeline pragma (tools.cpp:697:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_281_3' is marked as complete unroll implied by the pipeline pragma (tools.cpp:281:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_213_2' is marked as complete unroll implied by the pipeline pragma (tools.cpp:213:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_216_3' is marked as complete unroll implied by the pipeline pragma (tools.cpp:216:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_697_3' (tools.cpp:697:35) in function 'ConvBN' completely with a factor of 4 (tools.cpp:682:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_281_3' (tools.cpp:281:31) in function 'ConvWeightToArray' completely with a factor of 4 (tools.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_2' (tools.cpp:213:27) in function 'ConvertInputToArray' completely with a factor of 4 (tools.cpp:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_216_3' (tools.cpp:216:31) in function 'ConvertInputToArray' completely with a factor of 4 (tools.cpp:199:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 512 in loop 'VITIS_LOOP_28_4'(tools.cpp:28:19) has been inferred on bundle 'A_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (tools.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 512 in loop 'VITIS_LOOP_46_7'(tools.cpp:46:19) has been inferred on bundle 'A_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (tools.cpp:46:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 512 in loop 'VITIS_LOOP_237_4'(tools.cpp:237:20) has been inferred on bundle 'CONV_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (tools.cpp:237:20)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 512 in loop 'VITIS_LOOP_257_7'(tools.cpp:257:20) has been inferred on bundle 'MM_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (tools.cpp:257:20)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/Download/SDA/SDA/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 18.662 seconds; current allocated memory: 203.031 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 203.047 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.0.bc -o D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.018 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 234.812 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.1.bc -o D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 5.114 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.204 seconds; current allocated memory: 257.344 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/Download/SDA/SDA/solution1/.autopilot/db/a.g.1.bc to D:/Download/SDA/SDA/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/Download/SDA/SDA/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/Download/SDA/SDA/solution1/.autopilot/db/a.o.1.bc -o D:/Download/SDA/SDA/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.1' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.2' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.3' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.4' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.5' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.6' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.7' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.8' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.9' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.10' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.11' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.12' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.13' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.14' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.15' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.16' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.17' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.18' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.19' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.20' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.21' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.22' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.23' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.24' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.25' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.26' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.27' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.28' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.29' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.30' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.31' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.32' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.33' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.34' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.35' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.36' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.37' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.38' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.39' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.40' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.41' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.42' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.43' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.44' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.45' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.46' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.47' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.48' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.49' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.50' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.51' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.52' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.53' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.54' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.55' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.56' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.57' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.58' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.59' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.60' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.61' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.62' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.63' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.64' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.65' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.66' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.67' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.68' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.69' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.70' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.71' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.72' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.73' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.74' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.75' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.76' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.77' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.78' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.79' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.80' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.81' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.82' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.83' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.84' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.85' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.86' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.87' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.88' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.89' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.90' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.91' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.92' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.93' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.94' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.95' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.96' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.97' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.98' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.99' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.100' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.101' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.102' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.103' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.104' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.105' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.106' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.107' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.108' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.109' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.110' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.111' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.112' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.113' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.114' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.115' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.116' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.117' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.118' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.119' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.120' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.121' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.122' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.123' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.124' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.125' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.126' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'CONV3_OUT.127' (top.cpp:102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'top' (top.cpp:3:9), detected/extracted 17 process function(s): 
	 'entry_proc'
	 'Block_entry3_proc'
	 'ConvertBias_BN'
	 'ConvertInputToStream'
	 'Padding'
	 'Sliding'
	 'ConvertInputToArray'
	 'ConvertWeightToStream'
	 'ConvWeightToArray'
	 'MMWeightToArray'
	 'MuxWeightStream'
	 'Compute'
	 'ConvertToOutStream'
	 'ConvToOutStream'
	 'ConvBias'
	 'ConvBN'
	 'ResOutput'.
Command         transform done; 10.08 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/Download/SDA/SDA/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/Download/SDA/SDA/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (tools.cpp:421:26) to (tools.cpp:498:21) in function 'PE'... converting 12 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'ResOutput' (tools.cpp:714:39)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Padding' (tools.cpp:57:38)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE' (tools.cpp:385:51)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Block_entry3_proc' (top.cpp:18:11)...8 expression(s) balanced.
Command         transform done; 2.428 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 12.509 seconds; current allocated memory: 313.387 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build D:/Download/SDA/SDA/solution1/.autopilot/db/a.o.2.bc -o D:/Download/SDA/SDA/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_721_2'(tools.cpp:721:20) and 'VITIS_LOOP_724_3'(tools.cpp:724:20) in function 'ResOutput' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_718_1'(tools.cpp:718:27) and 'VITIS_LOOP_721_2'(tools.cpp:721:20) in function 'ResOutput' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_740_6'(tools.cpp:740:35) and 'VITIS_LOOP_742_7'(tools.cpp:742:39) in function 'ResOutput' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_737_5'(tools.cpp:737:20) and 'VITIS_LOOP_740_6'(tools.cpp:740:35) in function 'ResOutput' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_734_4'(tools.cpp:734:27) and 'VITIS_LOOP_737_5'(tools.cpp:737:20) in function 'ResOutput' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_68_3'(tools.cpp:68:19) and 'VITIS_LOOP_71_4'(tools.cpp:71:19) in function 'Padding' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_65_2'(tools.cpp:65:19) and 'VITIS_LOOP_68_3'(tools.cpp:68:19) in function 'Padding' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_234_3'(tools.cpp:234:35) and 'VITIS_LOOP_237_4'(tools.cpp:237:20) in function 'ConvertWeightToStream' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_232_2'(tools.cpp:232:20) and 'VITIS_LOOP_234_3'(tools.cpp:234:35) in function 'ConvertWeightToStream' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_229_1'(tools.cpp:229:27) and 'VITIS_LOOP_232_2'(tools.cpp:232:20) in function 'ConvertWeightToStream' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_254_6'(tools.cpp:254:20) and 'VITIS_LOOP_257_7'(tools.cpp:257:20) in function 'ConvertWeightToStream' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_602_9'(tools.cpp:602:43) and 'VITIS_LOOP_604_10'(tools.cpp:604:48) in function 'ConvertToOutStream' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_598_7'(tools.cpp:598:20) and 'VITIS_LOOP_600_8'(tools.cpp:600:39) in function 'ConvertToOutStream' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_3'(tools.cpp:25:19) and 'VITIS_LOOP_28_4'(tools.cpp:28:19) in function 'ConvertInputToStream' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_22_2'(tools.cpp:22:19) and 'VITIS_LOOP_25_3'(tools.cpp:25:19) in function 'ConvertInputToStream' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_43_6'(tools.cpp:43:19) and 'VITIS_LOOP_46_7'(tools.cpp:46:19) in function 'ConvertInputToStream' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_40_5'(tools.cpp:40:26) and 'VITIS_LOOP_43_6'(tools.cpp:43:19) in function 'ConvertInputToStream' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_630_3'(tools.cpp:630:20) and 'VITIS_LOOP_633_4'(tools.cpp:633:20) in function 'ConvToOutStream' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_624_1'(tools.cpp:624:20) and 'VITIS_LOOP_627_2'(tools.cpp:627:20) in function 'ConvToOutStream' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_668_3'(tools.cpp:668:31) and 'VITIS_LOOP_670_4'(tools.cpp:670:35) in function 'ConvBias' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_666_2'(tools.cpp:666:20) and 'VITIS_LOOP_668_3'(tools.cpp:668:31) in function 'ConvBias' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_663_1'(tools.cpp:663:23) and 'VITIS_LOOP_666_2'(tools.cpp:666:20) in function 'ConvBias' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_688_1'(tools.cpp:688:23) and 'VITIS_LOOP_691_2'(tools.cpp:691:20) in function 'ConvBN' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_114_1' (tools.cpp:114:23) in function 'Sliding'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_721_2' (tools.cpp:721:20) in function 'ResOutput'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_718_1' (tools.cpp:718:27) in function 'ResOutput'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_740_6' (tools.cpp:740:35) in function 'ResOutput'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_737_5' (tools.cpp:737:20) in function 'ResOutput'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_734_4' (tools.cpp:734:27) in function 'ResOutput'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_3' (tools.cpp:68:19) in function 'Padding'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_65_2' (tools.cpp:65:19) in function 'Padding'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_1' (tools.cpp:62:22) in function 'Padding'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_234_3' (tools.cpp:234:35) in function 'ConvertWeightToStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_232_2' (tools.cpp:232:20) in function 'ConvertWeightToStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_229_1' (tools.cpp:229:27) in function 'ConvertWeightToStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_254_6' (tools.cpp:254:20) in function 'ConvertWeightToStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_251_5' (tools.cpp:251:27) in function 'ConvertWeightToStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_602_9' (tools.cpp:602:43) in function 'ConvertToOutStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_600_8' (tools.cpp:600:39) in function 'ConvertToOutStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_598_7' (tools.cpp:598:20) in function 'ConvertToOutStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_595_6' (tools.cpp:595:20) in function 'ConvertToOutStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_592_5' (tools.cpp:592:27) in function 'ConvertToOutStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_3' (tools.cpp:25:19) in function 'ConvertInputToStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_22_2' (tools.cpp:22:19) in function 'ConvertInputToStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (tools.cpp:19:26) in function 'ConvertInputToStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_6' (tools.cpp:43:19) in function 'ConvertInputToStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_5' (tools.cpp:40:26) in function 'ConvertInputToStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_275_1' (tools.cpp:275:23) in function 'ConvWeightToArray'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_630_3' (tools.cpp:630:20) in function 'ConvToOutStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_627_2' (tools.cpp:627:20) in function 'ConvToOutStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_624_1' (tools.cpp:624:20) in function 'ConvToOutStream'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_668_3' (tools.cpp:668:31) in function 'ConvBias'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_666_2' (tools.cpp:666:20) in function 'ConvBias'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_663_1' (tools.cpp:663:23) in function 'ConvBias'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_688_1' (tools.cpp:688:23) in function 'ConvBN'.
Execute           auto_get_db
Command         transform done; 8.43 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 8.431 seconds; current allocated memory: 796.035 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 27.194 sec.
Command     elaborate done; 52.174 sec.
Execute     ap_eval exec zip -j D:/Download/SDA/SDA/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top' ...
Execute       ap_set_top_model top 
WARNING: [SYN 201-103] Legalizing function name 'ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_' to 'ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s'.
WARNING: [SYN 201-103] Legalizing function name 'ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_' to 'ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s'.
WARNING: [SYN 201-103] Legalizing function name 'ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_' to 'ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s'.
Execute       get_model_list top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model top 
Execute       preproc_iomode -model ResOutput 
Execute       preproc_iomode -model ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 
Execute       preproc_iomode -model ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP 
Execute       preproc_iomode -model ConvBN 
Execute       preproc_iomode -model ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 
Execute       preproc_iomode -model ConvBias 
Execute       preproc_iomode -model ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_ 
Execute       preproc_iomode -model ConvToOutStream 
Execute       preproc_iomode -model ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI 
Execute       preproc_iomode -model ConvertToOutStream 
Execute       preproc_iomode -model ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 
Execute       preproc_iomode -model ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V 
Execute       preproc_iomode -model Compute 
Execute       preproc_iomode -model PE 
Execute       preproc_iomode -model PE_Pipeline_VITIS_LOOP_385_5 
Execute       preproc_iomode -model MuxWeightStream 
Execute       preproc_iomode -model MuxWeightStream_Pipeline_VITIS_LOOP_314_1 
Execute       preproc_iomode -model MMWeightToArray 
Execute       preproc_iomode -model MMWeightToArray_Pipeline_VITIS_LOOP_295_1 
Execute       preproc_iomode -model ConvWeightToArray 
Execute       preproc_iomode -model ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 
Execute       preproc_iomode -model ConvertWeightToStream 
Execute       preproc_iomode -model ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ 
Execute       preproc_iomode -model ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ 
Execute       preproc_iomode -model ConvertInputToArray 
Execute       preproc_iomode -model ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 
Execute       preproc_iomode -model Sliding 
Execute       preproc_iomode -model Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 
Execute       preproc_iomode -model Padding 
Execute       preproc_iomode -model Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 
Execute       preproc_iomode -model ConvertInputToStream 
Execute       preproc_iomode -model ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI 
Execute       preproc_iomode -model ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 
Execute       preproc_iomode -model ConvertBias_BN 
Execute       preproc_iomode -model ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 
Execute       preproc_iomode -model Block_entry3_proc 
Execute       preproc_iomode -model entry_proc 
Execute       get_model_list top -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc Block_entry3_proc ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 ConvertBias_BN ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI ConvertInputToStream Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 Padding Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 Sliding ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 ConvertInputToArray ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ ConvertWeightToStream ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 ConvWeightToArray MMWeightToArray_Pipeline_VITIS_LOOP_295_1 MMWeightToArray MuxWeightStream_Pipeline_VITIS_LOOP_314_1 MuxWeightStream PE_Pipeline_VITIS_LOOP_385_5 PE Compute ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 ConvertToOutStream ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI ConvToOutStream ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_ ConvBias ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 ConvBN ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 ResOutput top
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : Block_entry3_proc ...
Execute       set_default_model Block_entry3_proc 
Execute       apply_spec_resource_limit Block_entry3_proc 
INFO-FLOW: Configuring Module : ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 ...
Execute       set_default_model ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 
Execute       apply_spec_resource_limit ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 
INFO-FLOW: Configuring Module : ConvertBias_BN ...
Execute       set_default_model ConvertBias_BN 
Execute       apply_spec_resource_limit ConvertBias_BN 
INFO-FLOW: Configuring Module : ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 ...
Execute       set_default_model ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 
Execute       apply_spec_resource_limit ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 
INFO-FLOW: Configuring Module : ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI ...
Execute       set_default_model ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI 
Execute       apply_spec_resource_limit ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI 
INFO-FLOW: Configuring Module : ConvertInputToStream ...
Execute       set_default_model ConvertInputToStream 
Execute       apply_spec_resource_limit ConvertInputToStream 
INFO-FLOW: Configuring Module : Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 ...
Execute       set_default_model Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 
Execute       apply_spec_resource_limit Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 
INFO-FLOW: Configuring Module : Padding ...
Execute       set_default_model Padding 
Execute       apply_spec_resource_limit Padding 
INFO-FLOW: Configuring Module : Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 ...
Execute       set_default_model Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 
Execute       apply_spec_resource_limit Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 
INFO-FLOW: Configuring Module : Sliding ...
Execute       set_default_model Sliding 
Execute       apply_spec_resource_limit Sliding 
INFO-FLOW: Configuring Module : ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 ...
Execute       set_default_model ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 
Execute       apply_spec_resource_limit ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 
INFO-FLOW: Configuring Module : ConvertInputToArray ...
Execute       set_default_model ConvertInputToArray 
Execute       apply_spec_resource_limit ConvertInputToArray 
INFO-FLOW: Configuring Module : ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ ...
Execute       set_default_model ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ 
Execute       apply_spec_resource_limit ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ 
INFO-FLOW: Configuring Module : ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ ...
Execute       set_default_model ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ 
Execute       apply_spec_resource_limit ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ 
INFO-FLOW: Configuring Module : ConvertWeightToStream ...
Execute       set_default_model ConvertWeightToStream 
Execute       apply_spec_resource_limit ConvertWeightToStream 
INFO-FLOW: Configuring Module : ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 ...
Execute       set_default_model ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 
Execute       apply_spec_resource_limit ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 
INFO-FLOW: Configuring Module : ConvWeightToArray ...
Execute       set_default_model ConvWeightToArray 
Execute       apply_spec_resource_limit ConvWeightToArray 
INFO-FLOW: Configuring Module : MMWeightToArray_Pipeline_VITIS_LOOP_295_1 ...
Execute       set_default_model MMWeightToArray_Pipeline_VITIS_LOOP_295_1 
Execute       apply_spec_resource_limit MMWeightToArray_Pipeline_VITIS_LOOP_295_1 
INFO-FLOW: Configuring Module : MMWeightToArray ...
Execute       set_default_model MMWeightToArray 
Execute       apply_spec_resource_limit MMWeightToArray 
INFO-FLOW: Configuring Module : MuxWeightStream_Pipeline_VITIS_LOOP_314_1 ...
Execute       set_default_model MuxWeightStream_Pipeline_VITIS_LOOP_314_1 
Execute       apply_spec_resource_limit MuxWeightStream_Pipeline_VITIS_LOOP_314_1 
INFO-FLOW: Configuring Module : MuxWeightStream ...
Execute       set_default_model MuxWeightStream 
Execute       apply_spec_resource_limit MuxWeightStream 
INFO-FLOW: Configuring Module : PE_Pipeline_VITIS_LOOP_385_5 ...
Execute       set_default_model PE_Pipeline_VITIS_LOOP_385_5 
Execute       apply_spec_resource_limit PE_Pipeline_VITIS_LOOP_385_5 
INFO-FLOW: Configuring Module : PE ...
Execute       set_default_model PE 
Execute       apply_spec_resource_limit PE 
INFO-FLOW: Configuring Module : Compute ...
Execute       set_default_model Compute 
Execute       apply_spec_resource_limit Compute 
INFO-FLOW: Configuring Module : ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V ...
Execute       set_default_model ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V 
Execute       apply_spec_resource_limit ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V 
INFO-FLOW: Configuring Module : ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 ...
Execute       set_default_model ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 
Execute       apply_spec_resource_limit ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 
INFO-FLOW: Configuring Module : ConvertToOutStream ...
Execute       set_default_model ConvertToOutStream 
Execute       apply_spec_resource_limit ConvertToOutStream 
INFO-FLOW: Configuring Module : ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI ...
Execute       set_default_model ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI 
Execute       apply_spec_resource_limit ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI 
INFO-FLOW: Configuring Module : ConvToOutStream ...
Execute       set_default_model ConvToOutStream 
Execute       apply_spec_resource_limit ConvToOutStream 
INFO-FLOW: Configuring Module : ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_ ...
Execute       set_default_model ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_ 
Execute       apply_spec_resource_limit ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_ 
INFO-FLOW: Configuring Module : ConvBias ...
Execute       set_default_model ConvBias 
Execute       apply_spec_resource_limit ConvBias 
INFO-FLOW: Configuring Module : ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 ...
Execute       set_default_model ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 
Execute       apply_spec_resource_limit ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 
INFO-FLOW: Configuring Module : ConvBN ...
Execute       set_default_model ConvBN 
Execute       apply_spec_resource_limit ConvBN 
INFO-FLOW: Configuring Module : ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP ...
Execute       set_default_model ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP 
Execute       apply_spec_resource_limit ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP 
INFO-FLOW: Configuring Module : ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 ...
Execute       set_default_model ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 
Execute       apply_spec_resource_limit ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 
INFO-FLOW: Configuring Module : ResOutput ...
Execute       set_default_model ResOutput 
Execute       apply_spec_resource_limit ResOutput 
INFO-FLOW: Configuring Module : top ...
Execute       set_default_model top 
Execute       apply_spec_resource_limit top 
INFO-FLOW: Model list for preprocess: entry_proc Block_entry3_proc ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 ConvertBias_BN ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI ConvertInputToStream Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 Padding Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 Sliding ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 ConvertInputToArray ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ ConvertWeightToStream ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 ConvWeightToArray MMWeightToArray_Pipeline_VITIS_LOOP_295_1 MMWeightToArray MuxWeightStream_Pipeline_VITIS_LOOP_314_1 MuxWeightStream PE_Pipeline_VITIS_LOOP_385_5 PE Compute ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 ConvertToOutStream ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI ConvToOutStream ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_ ConvBias ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 ConvBN ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 ResOutput top
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: Block_entry3_proc ...
Execute       set_default_model Block_entry3_proc 
Execute       cdfg_preprocess -model Block_entry3_proc 
Execute       rtl_gen_preprocess Block_entry3_proc 
INFO-FLOW: Preprocessing Module: ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 ...
Execute       set_default_model ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 
Execute       cdfg_preprocess -model ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 
Execute       rtl_gen_preprocess ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 
INFO-FLOW: Preprocessing Module: ConvertBias_BN ...
Execute       set_default_model ConvertBias_BN 
Execute       cdfg_preprocess -model ConvertBias_BN 
Execute       rtl_gen_preprocess ConvertBias_BN 
INFO-FLOW: Preprocessing Module: ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 ...
Execute       set_default_model ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 
Execute       cdfg_preprocess -model ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 
Execute       rtl_gen_preprocess ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 
INFO-FLOW: Preprocessing Module: ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI ...
Execute       set_default_model ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI 
Execute       cdfg_preprocess -model ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI 
Execute       rtl_gen_preprocess ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI 
INFO-FLOW: Preprocessing Module: ConvertInputToStream ...
Execute       set_default_model ConvertInputToStream 
Execute       cdfg_preprocess -model ConvertInputToStream 
Execute       rtl_gen_preprocess ConvertInputToStream 
INFO-FLOW: Preprocessing Module: Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 ...
Execute       set_default_model Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 
Execute       cdfg_preprocess -model Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 
Execute       rtl_gen_preprocess Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 
INFO-FLOW: Preprocessing Module: Padding ...
Execute       set_default_model Padding 
Execute       cdfg_preprocess -model Padding 
Execute       rtl_gen_preprocess Padding 
INFO-FLOW: Preprocessing Module: Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 ...
Execute       set_default_model Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 
Execute       cdfg_preprocess -model Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 
Execute       rtl_gen_preprocess Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 
INFO-FLOW: Preprocessing Module: Sliding ...
Execute       set_default_model Sliding 
Execute       cdfg_preprocess -model Sliding 
Execute       rtl_gen_preprocess Sliding 
INFO-FLOW: Preprocessing Module: ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 ...
Execute       set_default_model ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 
Execute       cdfg_preprocess -model ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 
Execute       rtl_gen_preprocess ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 
INFO-FLOW: Preprocessing Module: ConvertInputToArray ...
Execute       set_default_model ConvertInputToArray 
Execute       cdfg_preprocess -model ConvertInputToArray 
Execute       rtl_gen_preprocess ConvertInputToArray 
INFO-FLOW: Preprocessing Module: ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ ...
Execute       set_default_model ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ 
Execute       cdfg_preprocess -model ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ 
Execute       rtl_gen_preprocess ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ 
INFO-FLOW: Preprocessing Module: ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ ...
Execute       set_default_model ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ 
Execute       cdfg_preprocess -model ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ 
Execute       rtl_gen_preprocess ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ 
INFO-FLOW: Preprocessing Module: ConvertWeightToStream ...
Execute       set_default_model ConvertWeightToStream 
Execute       cdfg_preprocess -model ConvertWeightToStream 
Execute       rtl_gen_preprocess ConvertWeightToStream 
INFO-FLOW: Preprocessing Module: ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 ...
Execute       set_default_model ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 
Execute       cdfg_preprocess -model ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 
Execute       rtl_gen_preprocess ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 
INFO-FLOW: Preprocessing Module: ConvWeightToArray ...
Execute       set_default_model ConvWeightToArray 
Execute       cdfg_preprocess -model ConvWeightToArray 
Execute       rtl_gen_preprocess ConvWeightToArray 
INFO-FLOW: Preprocessing Module: MMWeightToArray_Pipeline_VITIS_LOOP_295_1 ...
Execute       set_default_model MMWeightToArray_Pipeline_VITIS_LOOP_295_1 
Execute       cdfg_preprocess -model MMWeightToArray_Pipeline_VITIS_LOOP_295_1 
Execute       rtl_gen_preprocess MMWeightToArray_Pipeline_VITIS_LOOP_295_1 
INFO-FLOW: Preprocessing Module: MMWeightToArray ...
Execute       set_default_model MMWeightToArray 
Execute       cdfg_preprocess -model MMWeightToArray 
Execute       rtl_gen_preprocess MMWeightToArray 
INFO-FLOW: Preprocessing Module: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 ...
Execute       set_default_model MuxWeightStream_Pipeline_VITIS_LOOP_314_1 
Execute       cdfg_preprocess -model MuxWeightStream_Pipeline_VITIS_LOOP_314_1 
Execute       rtl_gen_preprocess MuxWeightStream_Pipeline_VITIS_LOOP_314_1 
INFO-FLOW: Preprocessing Module: MuxWeightStream ...
Execute       set_default_model MuxWeightStream 
Execute       cdfg_preprocess -model MuxWeightStream 
Execute       rtl_gen_preprocess MuxWeightStream 
INFO-FLOW: Preprocessing Module: PE_Pipeline_VITIS_LOOP_385_5 ...
Execute       set_default_model PE_Pipeline_VITIS_LOOP_385_5 
Execute       cdfg_preprocess -model PE_Pipeline_VITIS_LOOP_385_5 
Execute       rtl_gen_preprocess PE_Pipeline_VITIS_LOOP_385_5 
INFO-FLOW: Preprocessing Module: PE ...
Execute       set_default_model PE 
Execute       cdfg_preprocess -model PE 
Execute       rtl_gen_preprocess PE 
INFO-FLOW: Preprocessing Module: Compute ...
Execute       set_default_model Compute 
Execute       cdfg_preprocess -model Compute 
Execute       rtl_gen_preprocess Compute 
INFO-FLOW: Preprocessing Module: ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V ...
Execute       set_default_model ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V 
Execute       cdfg_preprocess -model ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V 
Execute       rtl_gen_preprocess ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V 
INFO-FLOW: Preprocessing Module: ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 ...
Execute       set_default_model ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 
Execute       cdfg_preprocess -model ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 
Execute       rtl_gen_preprocess ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 
INFO-FLOW: Preprocessing Module: ConvertToOutStream ...
Execute       set_default_model ConvertToOutStream 
Execute       cdfg_preprocess -model ConvertToOutStream 
Execute       rtl_gen_preprocess ConvertToOutStream 
INFO-FLOW: Preprocessing Module: ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI ...
Execute       set_default_model ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI 
Execute       cdfg_preprocess -model ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI 
Command       cdfg_preprocess done; 1.542 sec.
Execute       rtl_gen_preprocess ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI 
INFO-FLOW: Preprocessing Module: ConvToOutStream ...
Execute       set_default_model ConvToOutStream 
Execute       cdfg_preprocess -model ConvToOutStream 
Execute       rtl_gen_preprocess ConvToOutStream 
INFO-FLOW: Preprocessing Module: ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_ ...
Execute       set_default_model ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_ 
Execute       cdfg_preprocess -model ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_ 
Command       cdfg_preprocess done; 0.453 sec.
Execute       rtl_gen_preprocess ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_ 
INFO-FLOW: Preprocessing Module: ConvBias ...
Execute       set_default_model ConvBias 
Execute       cdfg_preprocess -model ConvBias 
Execute       rtl_gen_preprocess ConvBias 
INFO-FLOW: Preprocessing Module: ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 ...
Execute       set_default_model ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 
Execute       cdfg_preprocess -model ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 
Command       cdfg_preprocess done; 0.457 sec.
Execute       rtl_gen_preprocess ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 
INFO-FLOW: Preprocessing Module: ConvBN ...
Execute       set_default_model ConvBN 
Execute       cdfg_preprocess -model ConvBN 
Execute       rtl_gen_preprocess ConvBN 
INFO-FLOW: Preprocessing Module: ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP ...
Execute       set_default_model ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP 
Execute       cdfg_preprocess -model ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP 
Execute       rtl_gen_preprocess ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP 
INFO-FLOW: Preprocessing Module: ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 ...
Execute       set_default_model ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 
Execute       cdfg_preprocess -model ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 
Execute       rtl_gen_preprocess ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 
INFO-FLOW: Preprocessing Module: ResOutput ...
Execute       set_default_model ResOutput 
Execute       cdfg_preprocess -model ResOutput 
Execute       rtl_gen_preprocess ResOutput 
INFO-FLOW: Preprocessing Module: top ...
Execute       set_default_model top 
Execute       cdfg_preprocess -model top 
Execute       rtl_gen_preprocess top 
INFO-FLOW: Model list for synthesis: entry_proc Block_entry3_proc ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 ConvertBias_BN ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI ConvertInputToStream Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 Padding Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 Sliding ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 ConvertInputToArray ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ ConvertWeightToStream ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 ConvWeightToArray MMWeightToArray_Pipeline_VITIS_LOOP_295_1 MMWeightToArray MuxWeightStream_Pipeline_VITIS_LOOP_314_1 MuxWeightStream PE_Pipeline_VITIS_LOOP_385_5 PE Compute ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 ConvertToOutStream ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI ConvToOutStream ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_ ConvBias ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 ConvBN ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 ResOutput top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.901 seconds; current allocated memory: 807.043 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 808.242 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_entry3_proc 
Execute       schedule -model Block_entry3_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 808.844 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/Block_entry3_proc.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/Block_entry3_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry3_proc.
Execute       set_default_model Block_entry3_proc 
Execute       bind -model Block_entry3_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 809.102 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/Block_entry3_proc.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/Block_entry3_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry3_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertBias_BN_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 
Execute       schedule -model ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.627 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 815.395 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertBias_BN_Pipeline_VITIS_LOOP_7_1.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertBias_BN_Pipeline_VITIS_LOOP_7_1.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertBias_BN_Pipeline_VITIS_LOOP_7_1.
Execute       set_default_model ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 
Execute       bind -model ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 831.457 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertBias_BN_Pipeline_VITIS_LOOP_7_1.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertBias_BN_Pipeline_VITIS_LOOP_7_1.bind.adb -f 
INFO-FLOW: Finish binding ConvertBias_BN_Pipeline_VITIS_LOOP_7_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertBias_BN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvertBias_BN 
Execute       schedule -model ConvertBias_BN 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 831.457 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertBias_BN.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertBias_BN.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertBias_BN.
Execute       set_default_model ConvertBias_BN 
Execute       bind -model ConvertBias_BN 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 831.457 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertBias_BN.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertBias_BN.bind.adb -f 
INFO-FLOW: Finish binding ConvertBias_BN.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 
Execute       schedule -model ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 831.457 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7.
Execute       set_default_model ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 
Execute       bind -model ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 831.457 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7.bind.adb -f 
INFO-FLOW: Finish binding ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI 
Execute       schedule -model ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VITIS_LOOP_28_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VITIS_LOOP_28_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 831.457 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI.
Execute       set_default_model ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI 
Execute       bind -model ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 831.457 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI.bind.adb -f 
INFO-FLOW: Finish binding ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertInputToStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvertInputToStream 
Execute       schedule -model ConvertInputToStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 831.457 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertInputToStream.
Execute       set_default_model ConvertInputToStream 
Execute       bind -model ConvertInputToStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 831.457 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream.bind.adb -f 
INFO-FLOW: Finish binding ConvertInputToStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 
Execute       schedule -model Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 831.457 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4.sched.adb -f 
INFO-FLOW: Finish scheduling Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4.
Execute       set_default_model Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 
Execute       bind -model Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 831.457 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4.bind.adb -f 
INFO-FLOW: Finish binding Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Padding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Padding 
Execute       schedule -model Padding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 831.457 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/Padding.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/Padding.sched.adb -f 
INFO-FLOW: Finish scheduling Padding.
Execute       set_default_model Padding 
Execute       bind -model Padding 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 831.457 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/Padding.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/Padding.bind.adb -f 
INFO-FLOW: Finish binding Padding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 
Execute       schedule -model Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln123) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_1_VITIS_LOOP_117_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'VITIS_LOOP_114_1_VITIS_LOOP_117_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.133 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 831.457 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2.sched.adb -f 
INFO-FLOW: Finish scheduling Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2.
Execute       set_default_model Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 
Execute       bind -model Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 831.457 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2.bind.adb -f 
INFO-FLOW: Finish binding Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sliding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Sliding 
Execute       schedule -model Sliding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 831.477 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/Sliding.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/Sliding.sched.adb -f 
INFO-FLOW: Finish scheduling Sliding.
Execute       set_default_model Sliding 
Execute       bind -model Sliding 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 831.531 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/Sliding.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/Sliding.bind.adb -f 
INFO-FLOW: Finish binding Sliding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertInputToArray_Pipeline_VITIS_LOOP_201_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 
Execute       schedule -model ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_201_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 831.824 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToArray_Pipeline_VITIS_LOOP_201_1.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToArray_Pipeline_VITIS_LOOP_201_1.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertInputToArray_Pipeline_VITIS_LOOP_201_1.
Execute       set_default_model ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 
Execute       bind -model ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 831.875 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToArray_Pipeline_VITIS_LOOP_201_1.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToArray_Pipeline_VITIS_LOOP_201_1.bind.adb -f 
INFO-FLOW: Finish binding ConvertInputToArray_Pipeline_VITIS_LOOP_201_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertInputToArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvertInputToArray 
Execute       schedule -model ConvertInputToArray 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 832.035 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToArray.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToArray.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertInputToArray.
Execute       set_default_model ConvertInputToArray 
Execute       bind -model ConvertInputToArray 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 832.262 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToArray.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToArray.bind.adb -f 
INFO-FLOW: Finish binding ConvertInputToArray.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ 
Execute       schedule -model ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 832.715 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_.
Execute       set_default_model ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ 
Execute       bind -model ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 832.777 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s.bind.adb -f 
INFO-FLOW: Finish binding ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ 
Execute       schedule -model ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_3_VITIS_LOOP_237_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_3_VITIS_LOOP_237_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 833.418 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_.
Execute       set_default_model ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ 
Execute       bind -model ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 833.723 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s.bind.adb -f 
INFO-FLOW: Finish binding ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertWeightToStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvertWeightToStream 
Execute       schedule -model ConvertWeightToStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 833.949 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertWeightToStream.
Execute       set_default_model ConvertWeightToStream 
Execute       bind -model ConvertWeightToStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 834.016 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream.bind.adb -f 
INFO-FLOW: Finish binding ConvertWeightToStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 
Execute       schedule -model ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_275_1_VITIS_LOOP_278_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_275_1_VITIS_LOOP_278_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 834.359 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2.sched.adb -f 
INFO-FLOW: Finish scheduling ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2.
Execute       set_default_model ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 
Execute       bind -model ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 834.473 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2.bind.adb -f 
INFO-FLOW: Finish binding ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvWeightToArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvWeightToArray 
Execute       schedule -model ConvWeightToArray 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 834.645 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray.sched.adb -f 
INFO-FLOW: Finish scheduling ConvWeightToArray.
Execute       set_default_model ConvWeightToArray 
Execute       bind -model ConvWeightToArray 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 834.922 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray.bind.adb -f 
INFO-FLOW: Finish binding ConvWeightToArray.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MMWeightToArray_Pipeline_VITIS_LOOP_295_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MMWeightToArray_Pipeline_VITIS_LOOP_295_1 
Execute       schedule -model MMWeightToArray_Pipeline_VITIS_LOOP_295_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_295_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_295_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 835.285 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/MMWeightToArray_Pipeline_VITIS_LOOP_295_1.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/MMWeightToArray_Pipeline_VITIS_LOOP_295_1.sched.adb -f 
INFO-FLOW: Finish scheduling MMWeightToArray_Pipeline_VITIS_LOOP_295_1.
Execute       set_default_model MMWeightToArray_Pipeline_VITIS_LOOP_295_1 
Execute       bind -model MMWeightToArray_Pipeline_VITIS_LOOP_295_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 835.344 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/MMWeightToArray_Pipeline_VITIS_LOOP_295_1.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/MMWeightToArray_Pipeline_VITIS_LOOP_295_1.bind.adb -f 
INFO-FLOW: Finish binding MMWeightToArray_Pipeline_VITIS_LOOP_295_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MMWeightToArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MMWeightToArray 
Execute       schedule -model MMWeightToArray 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 835.617 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/MMWeightToArray.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/MMWeightToArray.sched.adb -f 
INFO-FLOW: Finish scheduling MMWeightToArray.
Execute       set_default_model MMWeightToArray 
Execute       bind -model MMWeightToArray 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 835.801 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/MMWeightToArray.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/MMWeightToArray.bind.adb -f 
INFO-FLOW: Finish binding MMWeightToArray.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MuxWeightStream_Pipeline_VITIS_LOOP_314_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MuxWeightStream_Pipeline_VITIS_LOOP_314_1 
Execute       schedule -model MuxWeightStream_Pipeline_VITIS_LOOP_314_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_314_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_314_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 836.758 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/MuxWeightStream_Pipeline_VITIS_LOOP_314_1.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/MuxWeightStream_Pipeline_VITIS_LOOP_314_1.sched.adb -f 
INFO-FLOW: Finish scheduling MuxWeightStream_Pipeline_VITIS_LOOP_314_1.
Execute       set_default_model MuxWeightStream_Pipeline_VITIS_LOOP_314_1 
Execute       bind -model MuxWeightStream_Pipeline_VITIS_LOOP_314_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 836.898 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/MuxWeightStream_Pipeline_VITIS_LOOP_314_1.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/MuxWeightStream_Pipeline_VITIS_LOOP_314_1.bind.adb -f 
INFO-FLOW: Finish binding MuxWeightStream_Pipeline_VITIS_LOOP_314_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MuxWeightStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MuxWeightStream 
Execute       schedule -model MuxWeightStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 837.289 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/MuxWeightStream.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/MuxWeightStream.sched.adb -f 
INFO-FLOW: Finish scheduling MuxWeightStream.
Execute       set_default_model MuxWeightStream 
Execute       bind -model MuxWeightStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 837.789 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/MuxWeightStream.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/MuxWeightStream.bind.adb -f 
INFO-FLOW: Finish binding MuxWeightStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_Pipeline_VITIS_LOOP_385_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_Pipeline_VITIS_LOOP_385_5 
Execute       schedule -model PE_Pipeline_VITIS_LOOP_385_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_385_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_385_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.238 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 844.910 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/PE_Pipeline_VITIS_LOOP_385_5.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/PE_Pipeline_VITIS_LOOP_385_5.sched.adb -f 
INFO-FLOW: Finish scheduling PE_Pipeline_VITIS_LOOP_385_5.
Execute       set_default_model PE_Pipeline_VITIS_LOOP_385_5 
Execute       bind -model PE_Pipeline_VITIS_LOOP_385_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 845.141 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/PE_Pipeline_VITIS_LOOP_385_5.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/PE_Pipeline_VITIS_LOOP_385_5.bind.adb -f 
INFO-FLOW: Finish binding PE_Pipeline_VITIS_LOOP_385_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE 
Execute       schedule -model PE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 845.211 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/PE.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/PE.sched.adb -f 
INFO-FLOW: Finish scheduling PE.
Execute       set_default_model PE 
Execute       bind -model PE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 845.242 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/PE.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/PE.bind.adb -f 
INFO-FLOW: Finish binding PE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Compute 
Execute       schedule -model Compute 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 845.320 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/Compute.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/Compute.sched.adb -f 
INFO-FLOW: Finish scheduling Compute.
Execute       set_default_model Compute 
Execute       bind -model Compute 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 845.789 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/Compute.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/Compute.bind.adb -f 
INFO-FLOW: Finish binding Compute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V 
Execute       schedule -model ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_VITIS_LOOP_600_8_VITIS_LOOP_602_9_VITIS_LOOP_604_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_VITIS_LOOP_600_8_VITIS_LOOP_602_9_VITIS_LOOP_604_10'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.266 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 849.930 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V.
Execute       set_default_model ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V 
Execute       bind -model ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 850.152 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V.bind.adb -f 
INFO-FLOW: Finish binding ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertToOutStream_Pipeline_VITIS_LOOP_570_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 
Execute       schedule -model ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_570_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_570_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 850.836 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_570_1.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_570_1.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertToOutStream_Pipeline_VITIS_LOOP_570_1.
Execute       set_default_model ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 
Execute       bind -model ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 851.961 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_570_1.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_570_1.bind.adb -f 
INFO-FLOW: Finish binding ConvertToOutStream_Pipeline_VITIS_LOOP_570_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertToOutStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvertToOutStream 
Execute       schedule -model ConvertToOutStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 852.168 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertToOutStream.
Execute       set_default_model ConvertToOutStream 
Execute       bind -model ConvertToOutStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 853.449 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream.bind.adb -f 
INFO-FLOW: Finish binding ConvertToOutStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI 
Execute       schedule -model ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITIS_LOOP_633_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITIS_LOOP_633_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.683 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.75 seconds; current allocated memory: 931.199 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Command       syn_report done; 0.123 sec.
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI.sched.adb -f 
Command       db_write done; 0.348 sec.
INFO-FLOW: Finish scheduling ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI.
Execute       set_default_model ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI 
Execute       bind -model ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.224 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.697 seconds; current allocated memory: 931.199 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Command       syn_report done; 0.105 sec.
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI.bind.adb -f 
Command       db_write done; 0.406 sec.
INFO-FLOW: Finish binding ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvToOutStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvToOutStream 
Execute       schedule -model ConvToOutStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.61 seconds; current allocated memory: 931.199 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvToOutStream.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvToOutStream.sched.adb -f 
INFO-FLOW: Finish scheduling ConvToOutStream.
Execute       set_default_model ConvToOutStream 
Execute       bind -model ConvToOutStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 931.199 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvToOutStream.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvToOutStream.bind.adb -f 
INFO-FLOW: Finish binding ConvToOutStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_ 
Execute       schedule -model ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_670_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_670_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.008 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.089 seconds; current allocated memory: 937.414 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s.sched.adb -f 
Command       db_write done; 0.105 sec.
INFO-FLOW: Finish scheduling ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_.
Execute       set_default_model ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_ 
Execute       bind -model ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.279 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 937.676 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s.bind.adb -f 
Command       db_write done; 0.134 sec.
INFO-FLOW: Finish binding ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvBias' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvBias 
Execute       schedule -model ConvBias 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 937.676 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBias.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBias.sched.adb -f 
INFO-FLOW: Finish scheduling ConvBias.
Execute       set_default_model ConvBias 
Execute       bind -model ConvBias 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 938.809 MB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBias.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBias.bind.adb -f 
INFO-FLOW: Finish binding ConvBias.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 
Execute       schedule -model ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_688_1_VITIS_LOOP_691_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'VITIS_LOOP_688_1_VITIS_LOOP_691_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 29.661 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 30 seconds. CPU system time: 0 seconds. Elapsed time: 29.769 seconds; current allocated memory: 1.023 GB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2.sched.adb -f 
Command       db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2.
Execute       set_default_model ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 
Execute       bind -model ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 5.83 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.089 seconds; current allocated memory: 1.023 GB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2.bind.adb -f 
Command       db_write done; 0.226 sec.
INFO-FLOW: Finish binding ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvBN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvBN 
Execute       schedule -model ConvBN 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.023 GB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBN.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBN.sched.adb -f 
INFO-FLOW: Finish scheduling ConvBN.
Execute       set_default_model ConvBN 
Execute       bind -model ConvBN 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.023 GB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBN.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBN.bind.adb -f 
INFO-FLOW: Finish binding ConvBN.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP 
Execute       schedule -model ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP_742_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP_742_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.023 GB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP.
Execute       set_default_model ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP 
Execute       bind -model ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.023 GB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP.bind.adb -f 
INFO-FLOW: Finish binding ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 
Execute       schedule -model ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.559 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.629 seconds; current allocated memory: 1.023 GB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3.sched.adb -f 
INFO-FLOW: Finish scheduling ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3.
Execute       set_default_model ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 
Execute       bind -model ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.241 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.023 GB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3.bind.adb -f 
INFO-FLOW: Finish binding ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResOutput' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ResOutput 
Execute       schedule -model ResOutput 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.023 GB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput.sched.adb -f 
INFO-FLOW: Finish scheduling ResOutput.
Execute       set_default_model ResOutput 
Execute       bind -model ResOutput 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.023 GB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput.bind.adb -f 
INFO-FLOW: Finish binding ResOutput.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top 
Execute       schedule -model top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_Sliding_U0 (from entry_proc_U0 to Sliding_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_ConvertToOutStream_U0 (from Sliding_U0 to ConvertToOutStream_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_ConvBias_U0 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_ConvBN_U0 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_ResOutput_U0 (from entry_proc_U0 to ResOutput_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_r_1_loc_c38_channel (from Block_entry3_proc_U0 to ConvToOutStream_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_c_1_loc_c41_channel (from Block_entry3_proc_U0 to Compute_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO num_a_sa_2_loc_c43_channel (from Block_entry3_proc_U0 to ConvertInputToArray_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_1 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_2 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_3 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_4 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_5 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_6 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_7 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_8 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_9 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_10 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_11 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_12 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_13 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_14 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_15 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_16 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_17 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_18 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_19 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_20 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_21 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_22 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_23 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_24 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_25 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_26 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_27 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_28 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_29 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_30 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_31 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_32 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_33 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_34 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_35 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_36 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_37 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_38 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_39 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_40 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_41 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_42 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_43 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_44 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_45 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_46 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_47 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_48 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_49 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_50 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_51 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_52 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_53 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_54 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_55 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_56 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_57 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_58 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_59 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_60 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_61 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_62 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_63 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_64 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_65 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_66 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_67 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_68 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_69 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_70 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_71 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_72 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_73 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_74 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_75 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_76 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_77 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_78 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_79 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_80 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_81 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_82 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_83 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_84 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_85 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_86 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_87 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_88 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_89 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_90 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_91 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_92 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_93 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_94 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_95 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_96 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_97 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_98 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_99 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_100 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_101 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_102 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_103 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_104 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_105 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_106 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_107 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_108 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_109 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_110 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_111 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_112 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_113 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_114 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_115 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_116 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_117 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_118 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_119 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_120 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_121 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_122 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_123 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_124 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_125 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_126 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_norm_127 (from ConvertBias_BN_U0 to ConvBN_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_1 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_2 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_3 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_4 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_5 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_6 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_7 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_8 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_9 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_10 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_11 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_12 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_13 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_14 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_15 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_16 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_17 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_18 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_19 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_20 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_21 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_22 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_23 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_24 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_25 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_26 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_27 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_28 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_29 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_30 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_31 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_32 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_33 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_34 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_35 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_36 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_37 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_38 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_39 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_40 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_41 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_42 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_43 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_44 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_45 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_46 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_47 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_48 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_49 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_50 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_51 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_52 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_53 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_54 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_55 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_56 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_57 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_58 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_59 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_60 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_61 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_62 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_63 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_64 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_65 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_66 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_67 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_68 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_69 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_70 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_71 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_72 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_73 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_74 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_75 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_76 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_77 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_78 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_79 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_80 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_81 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_82 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_83 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_84 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_85 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_86 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_87 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_88 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_89 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_90 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_91 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_92 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_93 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_94 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_95 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_96 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_97 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_98 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_99 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_100 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_101 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_102 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_103 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_104 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_105 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_106 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_107 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_108 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_109 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_110 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_111 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_112 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_113 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_114 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_115 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_116 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_117 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_118 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_119 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_120 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_121 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_122 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_123 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_124 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_125 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_126 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_bias_127 (from ConvertBias_BN_U0 to ConvBias_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO MM_OUT (from ConvertToOutStream_U0 to ResOutput_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO MM_OUT_1 (from ConvertToOutStream_U0 to ResOutput_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO MM_OUT_2 (from ConvertToOutStream_U0 to ResOutput_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO MM_OUT_3 (from ConvertToOutStream_U0 to ResOutput_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO MM_OUT_4 (from ConvertToOutStream_U0 to ResOutput_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO MM_OUT_5 (from ConvertToOutStream_U0 to ResOutput_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO MM_OUT_6 (from ConvertToOutStream_U0 to ResOutput_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO MM_OUT_7 (from ConvertToOutStream_U0 to ResOutput_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO MM_OUT_8 (from ConvertToOutStream_U0 to ResOutput_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO MM_OUT_9 (from ConvertToOutStream_U0 to ResOutput_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO MM_OUT_10 (from ConvertToOutStream_U0 to ResOutput_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO MM_OUT_11 (from ConvertToOutStream_U0 to ResOutput_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO MM_OUT_12 (from ConvertToOutStream_U0 to ResOutput_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO MM_OUT_13 (from ConvertToOutStream_U0 to ResOutput_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO MM_OUT_14 (from ConvertToOutStream_U0 to ResOutput_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO MM_OUT_15 (from ConvertToOutStream_U0 to ResOutput_U0) to 5 to improve performance and/or avoid deadlocks.
Command       schedule done; 5.014 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 5.088 seconds; current allocated memory: 1.023 GB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/top.verbose.sched.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/top.sched.adb -f 
Command       db_write done; 0.127 sec.
INFO-FLOW: Finish scheduling top.
Execute       set_default_model top 
Execute       bind -model top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.208 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 1.023 GB.
Execute       syn_report -verbosereport -o D:/Download/SDA/SDA/solution1/.autopilot/db/top.verbose.bind.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Command       syn_report done; 0.191 sec.
Execute       db_write -o D:/Download/SDA/SDA/solution1/.autopilot/db/top.bind.adb -f 
Command       db_write done; 0.178 sec.
INFO-FLOW: Finish binding top.
Execute       get_model_list top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess Block_entry3_proc 
Execute       rtl_gen_preprocess ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 
Execute       rtl_gen_preprocess ConvertBias_BN 
Execute       rtl_gen_preprocess ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 
Execute       rtl_gen_preprocess ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI 
Execute       rtl_gen_preprocess ConvertInputToStream 
Execute       rtl_gen_preprocess Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 
Execute       rtl_gen_preprocess Padding 
Execute       rtl_gen_preprocess Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 
Execute       rtl_gen_preprocess Sliding 
Execute       rtl_gen_preprocess ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 
Execute       rtl_gen_preprocess ConvertInputToArray 
Execute       rtl_gen_preprocess ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ 
Execute       rtl_gen_preprocess ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ 
Execute       rtl_gen_preprocess ConvertWeightToStream 
Execute       rtl_gen_preprocess ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 
Execute       rtl_gen_preprocess ConvWeightToArray 
Execute       rtl_gen_preprocess MMWeightToArray_Pipeline_VITIS_LOOP_295_1 
Execute       rtl_gen_preprocess MMWeightToArray 
Execute       rtl_gen_preprocess MuxWeightStream_Pipeline_VITIS_LOOP_314_1 
Execute       rtl_gen_preprocess MuxWeightStream 
Execute       rtl_gen_preprocess PE_Pipeline_VITIS_LOOP_385_5 
Execute       rtl_gen_preprocess PE 
Execute       rtl_gen_preprocess Compute 
Execute       rtl_gen_preprocess ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V 
Execute       rtl_gen_preprocess ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 
Execute       rtl_gen_preprocess ConvertToOutStream 
Execute       rtl_gen_preprocess ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI 
Execute       rtl_gen_preprocess ConvToOutStream 
Execute       rtl_gen_preprocess ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_ 
Execute       rtl_gen_preprocess ConvBias 
Execute       rtl_gen_preprocess ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 
Execute       rtl_gen_preprocess ConvBN 
Execute       rtl_gen_preprocess ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP 
Execute       rtl_gen_preprocess ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 
Execute       rtl_gen_preprocess ResOutput 
Execute       rtl_gen_preprocess top 
INFO-FLOW: Model list for RTL generation: entry_proc Block_entry3_proc ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 ConvertBias_BN ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI ConvertInputToStream Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 Padding Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 Sliding ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 ConvertInputToArray ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ ConvertWeightToStream ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 ConvWeightToArray MMWeightToArray_Pipeline_VITIS_LOOP_295_1 MMWeightToArray MuxWeightStream_Pipeline_VITIS_LOOP_314_1 MuxWeightStream PE_Pipeline_VITIS_LOOP_385_5 PE Compute ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 ConvertToOutStream ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI ConvToOutStream ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_ ConvBias ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 ConvBN ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 ResOutput top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.474 seconds; current allocated memory: 1.023 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_entry_proc 
Execute       syn_report -csynth -model entry_proc -o D:/Download/SDA/SDA/solution1/syn/report/entry_proc_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model entry_proc -o D:/Download/SDA/SDA/solution1/syn/report/entry_proc_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model entry_proc -o D:/Download/SDA/SDA/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model entry_proc -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Block_entry3_proc -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/Block_entry3_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry3_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.023 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_entry3_proc -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_Block_entry3_proc 
Execute       gen_rtl Block_entry3_proc -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_Block_entry3_proc 
Execute       syn_report -csynth -model Block_entry3_proc -o D:/Download/SDA/SDA/solution1/syn/report/Block_entry3_proc_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model Block_entry3_proc -o D:/Download/SDA/SDA/solution1/syn/report/Block_entry3_proc_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model Block_entry3_proc -o D:/Download/SDA/SDA/solution1/.autopilot/db/Block_entry3_proc.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model Block_entry3_proc -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/Block_entry3_proc.adb 
Execute       db_write -model Block_entry3_proc -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Block_entry3_proc -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/Block_entry3_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertBias_BN_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertBias_BN_Pipeline_VITIS_LOOP_7_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvertBias_BN_Pipeline_VITIS_LOOP_7_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_7_1' in module 'ConvertBias_BN_Pipeline_VITIS_LOOP_7_1', because the estimated Stream Port Number is 384, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertBias_BN_Pipeline_VITIS_LOOP_7_1'.
Command       create_rtl_model done; 0.168 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.023 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 
Execute       gen_rtl ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 
Execute       syn_report -csynth -model ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 -o D:/Download/SDA/SDA/solution1/syn/report/ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 -o D:/Download/SDA/SDA/solution1/syn/report/ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertBias_BN_Pipeline_VITIS_LOOP_7_1.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertBias_BN_Pipeline_VITIS_LOOP_7_1.adb 
Execute       db_write -model ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertBias_BN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvertBias_BN -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertBias_BN.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'ConvertBias_BN' is 20736 from HDL expression: ((1'b1 == ap_CS_fsm_state3) & (mode == 1'd1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertBias_BN'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 1.023 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvertBias_BN -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_ConvertBias_BN 
Execute       gen_rtl ConvertBias_BN -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_ConvertBias_BN 
Execute       syn_report -csynth -model ConvertBias_BN -o D:/Download/SDA/SDA/solution1/syn/report/ConvertBias_BN_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvertBias_BN -o D:/Download/SDA/SDA/solution1/syn/report/ConvertBias_BN_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvertBias_BN -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertBias_BN.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvertBias_BN -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertBias_BN.adb 
Execute       db_write -model ConvertBias_BN -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvertBias_BN -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertBias_BN 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7' pipeline 'VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.023 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 
Execute       gen_rtl ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 
Execute       syn_report -csynth -model ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 -o D:/Download/SDA/SDA/solution1/syn/report/ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 -o D:/Download/SDA/SDA/solution1/syn/report/ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7.adb 
Execute       db_write -model ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VITIS_LOOP_28_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.023 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI 
Execute       gen_rtl ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI 
Execute       syn_report -csynth -model ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI -o D:/Download/SDA/SDA/solution1/syn/report/ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI -o D:/Download/SDA/SDA/solution1/syn/report/ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI.adb 
Execute       db_write -model ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertInputToStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvertInputToStream -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_32ns_60_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_60ns_88_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_92ns_120_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_28ns_60_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_60ns_92_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertInputToStream'.
Command       create_rtl_model done; 0.119 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.025 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvertInputToStream -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_ConvertInputToStream 
Execute       gen_rtl ConvertInputToStream -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_ConvertInputToStream 
Execute       syn_report -csynth -model ConvertInputToStream -o D:/Download/SDA/SDA/solution1/syn/report/ConvertInputToStream_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvertInputToStream -o D:/Download/SDA/SDA/solution1/syn/report/ConvertInputToStream_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvertInputToStream -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvertInputToStream -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream.adb 
Execute       db_write -model ConvertInputToStream -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvertInputToStream -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4' pipeline 'VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.026 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 
Execute       gen_rtl Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 
Execute       syn_report -csynth -model Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 -o D:/Download/SDA/SDA/solution1/syn/report/Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 -o D:/Download/SDA/SDA/solution1/syn/report/Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 -o D:/Download/SDA/SDA/solution1/.autopilot/db/Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4.adb 
Execute       db_write -model Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Padding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Padding -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/Padding.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_92ns_120_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_28ns_60_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_60ns_92_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Padding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.028 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Padding -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_Padding 
Execute       gen_rtl Padding -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_Padding 
Execute       syn_report -csynth -model Padding -o D:/Download/SDA/SDA/solution1/syn/report/Padding_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model Padding -o D:/Download/SDA/SDA/solution1/syn/report/Padding_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model Padding -o D:/Download/SDA/SDA/solution1/.autopilot/db/Padding.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model Padding -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/Padding.adb 
Execute       db_write -model Padding -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Padding -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/Padding 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2' pipeline 'VITIS_LOOP_114_1_VITIS_LOOP_117_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_12ns_12ns_12s_12ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_12s_12ns_12_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_12s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_32ns_4_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2'.
INFO: [RTMG 210-278] Implementing memory 'top_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2_row_buffer_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.141 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.031 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 
Execute       gen_rtl Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 
Execute       syn_report -csynth -model Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 -o D:/Download/SDA/SDA/solution1/syn/report/Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 -o D:/Download/SDA/SDA/solution1/syn/report/Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 -o D:/Download/SDA/SDA/solution1/.autopilot/db/Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2.adb 
Execute       db_write -model Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sliding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Sliding -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/Sliding.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_32ns_60_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32s_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sliding'.
Command       create_rtl_model done; 0.101 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.035 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Sliding -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_Sliding 
Execute       gen_rtl Sliding -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_Sliding 
Execute       syn_report -csynth -model Sliding -o D:/Download/SDA/SDA/solution1/syn/report/Sliding_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model Sliding -o D:/Download/SDA/SDA/solution1/syn/report/Sliding_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model Sliding -o D:/Download/SDA/SDA/solution1/.autopilot/db/Sliding.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model Sliding -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/Sliding.adb 
Execute       db_write -model Sliding -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Sliding -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/Sliding 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertInputToArray_Pipeline_VITIS_LOOP_201_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToArray_Pipeline_VITIS_LOOP_201_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvertInputToArray_Pipeline_VITIS_LOOP_201_1' pipeline 'VITIS_LOOP_201_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertInputToArray_Pipeline_VITIS_LOOP_201_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.037 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 
Execute       gen_rtl ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 
Execute       syn_report -csynth -model ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 -o D:/Download/SDA/SDA/solution1/syn/report/ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 -o D:/Download/SDA/SDA/solution1/syn/report/ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToArray_Pipeline_VITIS_LOOP_201_1.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToArray_Pipeline_VITIS_LOOP_201_1.adb 
Execute       db_write -model ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertInputToArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvertInputToArray -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToArray.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertInputToArray'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.038 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvertInputToArray -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_ConvertInputToArray 
Execute       gen_rtl ConvertInputToArray -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_ConvertInputToArray 
Execute       syn_report -csynth -model ConvertInputToArray -o D:/Download/SDA/SDA/solution1/syn/report/ConvertInputToArray_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvertInputToArray -o D:/Download/SDA/SDA/solution1/syn/report/ConvertInputToArray_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvertInputToArray -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToArray.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvertInputToArray -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToArray.adb 
Execute       db_write -model ConvertInputToArray -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvertInputToArray -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToArray 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s' pipeline 'VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.040 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s 
Execute       gen_rtl ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s 
Execute       syn_report -csynth -model ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ -o D:/Download/SDA/SDA/solution1/syn/report/ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ -o D:/Download/SDA/SDA/solution1/syn/report/ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s.adb 
Execute       db_write -model ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s' pipeline 'VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_3_VITIS_LOOP_237_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_2ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.042 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s 
Execute       gen_rtl ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s 
Execute       syn_report -csynth -model ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ -o D:/Download/SDA/SDA/solution1/syn/report/ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ -o D:/Download/SDA/SDA/solution1/syn/report/ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s.adb 
Execute       db_write -model ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertWeightToStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvertWeightToStream -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_32ns_60_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_60ns_88_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_64ns_92_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_30ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertWeightToStream'.
Command       create_rtl_model done; 0.148 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.045 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvertWeightToStream -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_ConvertWeightToStream 
Execute       gen_rtl ConvertWeightToStream -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_ConvertWeightToStream 
Execute       syn_report -csynth -model ConvertWeightToStream -o D:/Download/SDA/SDA/solution1/syn/report/ConvertWeightToStream_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvertWeightToStream -o D:/Download/SDA/SDA/solution1/syn/report/ConvertWeightToStream_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvertWeightToStream -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvertWeightToStream -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream.adb 
Execute       db_write -model ConvertWeightToStream -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvertWeightToStream -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2' pipeline 'VITIS_LOOP_275_1_VITIS_LOOP_278_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.047 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 
Execute       gen_rtl ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 
Execute       syn_report -csynth -model ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 -o D:/Download/SDA/SDA/solution1/syn/report/ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 -o D:/Download/SDA/SDA/solution1/syn/report/ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2.adb 
Execute       db_write -model ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvWeightToArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvWeightToArray -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvWeightToArray'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.049 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvWeightToArray -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_ConvWeightToArray 
Execute       gen_rtl ConvWeightToArray -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_ConvWeightToArray 
Execute       syn_report -csynth -model ConvWeightToArray -o D:/Download/SDA/SDA/solution1/syn/report/ConvWeightToArray_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvWeightToArray -o D:/Download/SDA/SDA/solution1/syn/report/ConvWeightToArray_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvWeightToArray -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvWeightToArray -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray.adb 
Execute       db_write -model ConvWeightToArray -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvWeightToArray -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MMWeightToArray_Pipeline_VITIS_LOOP_295_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model MMWeightToArray_Pipeline_VITIS_LOOP_295_1 -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/MMWeightToArray_Pipeline_VITIS_LOOP_295_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MMWeightToArray_Pipeline_VITIS_LOOP_295_1' pipeline 'VITIS_LOOP_295_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MMWeightToArray_Pipeline_VITIS_LOOP_295_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.051 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl MMWeightToArray_Pipeline_VITIS_LOOP_295_1 -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_MMWeightToArray_Pipeline_VITIS_LOOP_295_1 
Execute       gen_rtl MMWeightToArray_Pipeline_VITIS_LOOP_295_1 -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_MMWeightToArray_Pipeline_VITIS_LOOP_295_1 
Execute       syn_report -csynth -model MMWeightToArray_Pipeline_VITIS_LOOP_295_1 -o D:/Download/SDA/SDA/solution1/syn/report/MMWeightToArray_Pipeline_VITIS_LOOP_295_1_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model MMWeightToArray_Pipeline_VITIS_LOOP_295_1 -o D:/Download/SDA/SDA/solution1/syn/report/MMWeightToArray_Pipeline_VITIS_LOOP_295_1_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model MMWeightToArray_Pipeline_VITIS_LOOP_295_1 -o D:/Download/SDA/SDA/solution1/.autopilot/db/MMWeightToArray_Pipeline_VITIS_LOOP_295_1.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model MMWeightToArray_Pipeline_VITIS_LOOP_295_1 -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/MMWeightToArray_Pipeline_VITIS_LOOP_295_1.adb 
Execute       db_write -model MMWeightToArray_Pipeline_VITIS_LOOP_295_1 -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MMWeightToArray_Pipeline_VITIS_LOOP_295_1 -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/MMWeightToArray_Pipeline_VITIS_LOOP_295_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MMWeightToArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model MMWeightToArray -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/MMWeightToArray.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'MMWeightToArray'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.052 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl MMWeightToArray -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_MMWeightToArray 
Execute       gen_rtl MMWeightToArray -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_MMWeightToArray 
Execute       syn_report -csynth -model MMWeightToArray -o D:/Download/SDA/SDA/solution1/syn/report/MMWeightToArray_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model MMWeightToArray -o D:/Download/SDA/SDA/solution1/syn/report/MMWeightToArray_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model MMWeightToArray -o D:/Download/SDA/SDA/solution1/.autopilot/db/MMWeightToArray.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model MMWeightToArray -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/MMWeightToArray.adb 
Execute       db_write -model MMWeightToArray -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MMWeightToArray -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/MMWeightToArray 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MuxWeightStream_Pipeline_VITIS_LOOP_314_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model MuxWeightStream_Pipeline_VITIS_LOOP_314_1 -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/MuxWeightStream_Pipeline_VITIS_LOOP_314_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MuxWeightStream_Pipeline_VITIS_LOOP_314_1' pipeline 'VITIS_LOOP_314_1' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_314_1' in module 'MuxWeightStream_Pipeline_VITIS_LOOP_314_1', because the estimated Stream Port Number is 102, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MuxWeightStream_Pipeline_VITIS_LOOP_314_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.054 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl MuxWeightStream_Pipeline_VITIS_LOOP_314_1 -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_MuxWeightStream_Pipeline_VITIS_LOOP_314_1 
Execute       gen_rtl MuxWeightStream_Pipeline_VITIS_LOOP_314_1 -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_MuxWeightStream_Pipeline_VITIS_LOOP_314_1 
Execute       syn_report -csynth -model MuxWeightStream_Pipeline_VITIS_LOOP_314_1 -o D:/Download/SDA/SDA/solution1/syn/report/MuxWeightStream_Pipeline_VITIS_LOOP_314_1_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model MuxWeightStream_Pipeline_VITIS_LOOP_314_1 -o D:/Download/SDA/SDA/solution1/syn/report/MuxWeightStream_Pipeline_VITIS_LOOP_314_1_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model MuxWeightStream_Pipeline_VITIS_LOOP_314_1 -o D:/Download/SDA/SDA/solution1/.autopilot/db/MuxWeightStream_Pipeline_VITIS_LOOP_314_1.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model MuxWeightStream_Pipeline_VITIS_LOOP_314_1 -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/MuxWeightStream_Pipeline_VITIS_LOOP_314_1.adb 
Execute       db_write -model MuxWeightStream_Pipeline_VITIS_LOOP_314_1 -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MuxWeightStream_Pipeline_VITIS_LOOP_314_1 -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/MuxWeightStream_Pipeline_VITIS_LOOP_314_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MuxWeightStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model MuxWeightStream -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/MuxWeightStream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'MuxWeightStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.058 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl MuxWeightStream -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_MuxWeightStream 
Execute       gen_rtl MuxWeightStream -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_MuxWeightStream 
Execute       syn_report -csynth -model MuxWeightStream -o D:/Download/SDA/SDA/solution1/syn/report/MuxWeightStream_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model MuxWeightStream -o D:/Download/SDA/SDA/solution1/syn/report/MuxWeightStream_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model MuxWeightStream -o D:/Download/SDA/SDA/solution1/.autopilot/db/MuxWeightStream.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model MuxWeightStream -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/MuxWeightStream.adb 
Execute       db_write -model MuxWeightStream -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MuxWeightStream -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/MuxWeightStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_Pipeline_VITIS_LOOP_385_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model PE_Pipeline_VITIS_LOOP_385_5 -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/PE_Pipeline_VITIS_LOOP_385_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_Pipeline_VITIS_LOOP_385_5' pipeline 'VITIS_LOOP_385_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'PE_Pipeline_VITIS_LOOP_385_5' is 6877 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_Pipeline_VITIS_LOOP_385_5'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.065 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_Pipeline_VITIS_LOOP_385_5 -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_PE_Pipeline_VITIS_LOOP_385_5 
Execute       gen_rtl PE_Pipeline_VITIS_LOOP_385_5 -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_PE_Pipeline_VITIS_LOOP_385_5 
Execute       syn_report -csynth -model PE_Pipeline_VITIS_LOOP_385_5 -o D:/Download/SDA/SDA/solution1/syn/report/PE_Pipeline_VITIS_LOOP_385_5_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model PE_Pipeline_VITIS_LOOP_385_5 -o D:/Download/SDA/SDA/solution1/syn/report/PE_Pipeline_VITIS_LOOP_385_5_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model PE_Pipeline_VITIS_LOOP_385_5 -o D:/Download/SDA/SDA/solution1/.autopilot/db/PE_Pipeline_VITIS_LOOP_385_5.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model PE_Pipeline_VITIS_LOOP_385_5 -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/PE_Pipeline_VITIS_LOOP_385_5.adb 
Execute       db_write -model PE_Pipeline_VITIS_LOOP_385_5 -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info PE_Pipeline_VITIS_LOOP_385_5 -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/PE_Pipeline_VITIS_LOOP_385_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model PE -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/PE.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 1.076 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_PE 
Execute       gen_rtl PE -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_PE 
Execute       syn_report -csynth -model PE -o D:/Download/SDA/SDA/solution1/syn/report/PE_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model PE -o D:/Download/SDA/SDA/solution1/syn/report/PE_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model PE -o D:/Download/SDA/SDA/solution1/.autopilot/db/PE.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model PE -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/PE.adb 
Execute       db_write -model PE -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info PE -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/PE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Compute -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/Compute.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Compute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.078 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Compute -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_Compute 
Execute       gen_rtl Compute -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_Compute 
Execute       syn_report -csynth -model Compute -o D:/Download/SDA/SDA/solution1/syn/report/Compute_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model Compute -o D:/Download/SDA/SDA/solution1/syn/report/Compute_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model Compute -o D:/Download/SDA/SDA/solution1/.autopilot/db/Compute.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model Compute -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/Compute.adb 
Execute       db_write -model Compute -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Compute -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/Compute 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V' pipeline 'VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_VITIS_LOOP_600_8_VITIS_LOOP_602_9_VITIS_LOOP_604_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V'.
Command       create_rtl_model done; 0.111 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.083 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V 
Execute       gen_rtl ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V 
Execute       syn_report -csynth -model ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V -o D:/Download/SDA/SDA/solution1/syn/report/ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V -o D:/Download/SDA/SDA/solution1/syn/report/ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V.adb 
Execute       db_write -model ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertToOutStream_Pipeline_VITIS_LOOP_570_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_570_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvertToOutStream_Pipeline_VITIS_LOOP_570_1' pipeline 'VITIS_LOOP_570_1' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_570_1' in module 'ConvertToOutStream_Pipeline_VITIS_LOOP_570_1', because the estimated Stream Port Number is 172, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'ConvertToOutStream_Pipeline_VITIS_LOOP_570_1' is 8199 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertToOutStream_Pipeline_VITIS_LOOP_570_1'.
Command       create_rtl_model done; 0.143 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.092 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 
Execute       gen_rtl ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 
Execute       syn_report -csynth -model ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 -o D:/Download/SDA/SDA/solution1/syn/report/ConvertToOutStream_Pipeline_VITIS_LOOP_570_1_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 -o D:/Download/SDA/SDA/solution1/syn/report/ConvertToOutStream_Pipeline_VITIS_LOOP_570_1_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_570_1.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_570_1.adb 
Execute       db_write -model ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertToOutStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvertToOutStream -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_36ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertToOutStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.103 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvertToOutStream -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_ConvertToOutStream 
Execute       gen_rtl ConvertToOutStream -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_ConvertToOutStream 
Execute       syn_report -csynth -model ConvertToOutStream -o D:/Download/SDA/SDA/solution1/syn/report/ConvertToOutStream_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvertToOutStream -o D:/Download/SDA/SDA/solution1/syn/report/ConvertToOutStream_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvertToOutStream -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvertToOutStream -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream.adb 
Execute       db_write -model ConvertToOutStream -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvertToOutStream -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI' pipeline 'VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITIS_LOOP_633_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI' is 17111 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI'.
Command       create_rtl_model done; 0.534 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.702 seconds; current allocated memory: 1.130 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI 
Execute       gen_rtl ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI 
Execute       syn_report -csynth -model ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI -o D:/Download/SDA/SDA/solution1/syn/report/ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI -o D:/Download/SDA/SDA/solution1/syn/report/ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Command       syn_report done; 0.153 sec.
Execute       db_write -model ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI.adb 
Command       db_write done; 0.441 sec.
Execute       db_write -model ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvToOutStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvToOutStream -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/ConvToOutStream.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_96ns_124_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvToOutStream'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.817 seconds; current allocated memory: 1.195 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvToOutStream -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_ConvToOutStream 
Execute       gen_rtl ConvToOutStream -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_ConvToOutStream 
Execute       syn_report -csynth -model ConvToOutStream -o D:/Download/SDA/SDA/solution1/syn/report/ConvToOutStream_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvToOutStream -o D:/Download/SDA/SDA/solution1/syn/report/ConvToOutStream_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvToOutStream -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvToOutStream.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvToOutStream -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvToOutStream.adb 
Execute       db_write -model ConvToOutStream -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvToOutStream -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvToOutStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_ -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s' pipeline 'VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_670_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_2ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s'.
Command       create_rtl_model done; 0.62 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.818 seconds; current allocated memory: 1.205 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_ -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s 
Execute       gen_rtl ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_ -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s 
Execute       syn_report -csynth -model ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_ -o D:/Download/SDA/SDA/solution1/syn/report/ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_ -o D:/Download/SDA/SDA/solution1/syn/report/ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_ -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_ -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s.adb 
Command       db_write done; 0.156 sec.
Execute       db_write -model ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_ -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_ -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvBias' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvBias -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBias.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_36ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvBias'.
Command       create_rtl_model done; 0.159 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.837 seconds; current allocated memory: 1.235 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvBias -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_ConvBias 
Execute       gen_rtl ConvBias -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_ConvBias 
Execute       syn_report -csynth -model ConvBias -o D:/Download/SDA/SDA/solution1/syn/report/ConvBias_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvBias -o D:/Download/SDA/SDA/solution1/syn/report/ConvBias_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvBias -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBias.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvBias -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBias.adb 
Execute       db_write -model ConvBias -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvBias -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBias 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2' pipeline 'VITIS_LOOP_688_1_VITIS_LOOP_691_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2' is 6101 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2'.
Command       create_rtl_model done; 2.84 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.132 seconds; current allocated memory: 1.289 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 
Execute       gen_rtl ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 
Execute       syn_report -csynth -model ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 -o D:/Download/SDA/SDA/solution1/syn/report/ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 -o D:/Download/SDA/SDA/solution1/syn/report/ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Command       syn_report done; 0.139 sec.
Execute       db_write -model ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2.adb 
Command       db_write done; 0.279 sec.
Execute       db_write -model ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvBN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvBN -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBN.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvBN'.
Command       create_rtl_model done; 0.166 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.318 seconds; current allocated memory: 1.331 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvBN -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_ConvBN 
Execute       gen_rtl ConvBN -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_ConvBN 
Execute       syn_report -csynth -model ConvBN -o D:/Download/SDA/SDA/solution1/syn/report/ConvBN_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ConvBN -o D:/Download/SDA/SDA/solution1/syn/report/ConvBN_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ConvBN -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBN.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ConvBN -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBN.adb 
Execute       db_write -model ConvBN -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvBN -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBN 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP' pipeline 'VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP_742_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 1.341 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP 
Execute       gen_rtl ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP 
Execute       syn_report -csynth -model ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP -o D:/Download/SDA/SDA/solution1/syn/report/ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP -o D:/Download/SDA/SDA/solution1/syn/report/ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP -o D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP.adb 
Execute       db_write -model ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3' pipeline 'VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3'.
Command       create_rtl_model done; 0.188 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 1.346 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 
Execute       gen_rtl ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 
Execute       syn_report -csynth -model ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 -o D:/Download/SDA/SDA/solution1/syn/report/ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 -o D:/Download/SDA/SDA/solution1/syn/report/ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 -o D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3.adb 
Execute       db_write -model ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResOutput' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ResOutput -top_prefix top_ -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResOutput'.
Command       create_rtl_model done; 0.126 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.358 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl ResOutput -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top_ResOutput 
Execute       gen_rtl ResOutput -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top_ResOutput 
Execute       syn_report -csynth -model ResOutput -o D:/Download/SDA/SDA/solution1/syn/report/ResOutput_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model ResOutput -o D:/Download/SDA/SDA/solution1/syn/report/ResOutput_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model ResOutput -o D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       db_write -model ResOutput -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput.adb 
Execute       db_write -model ResOutput -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ResOutput -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model top -top_prefix  -sub_prefix top_ -mg_file D:/Download/SDA/SDA/solution1/.autopilot/db/top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/A_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/CONV_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/MM_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/OUTPUT_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/Conv_MM_A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/Conv_Weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/MM_Weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/Bias' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/Norm' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/Output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/R' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/P' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/S' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'R', 'C', 'N', 'M', 'K', 'mode' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'Conv_MM_A', 'Conv_Weight', 'MM_Weight' and 'Output_r' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [RTMG 210-285] Implementing FIFO 'Output_r_c_U(top_fifo_w64_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c58_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c60_U(top_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'S_c61_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_w_sa_loc_c35_channel_U(top_fifo_w30_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_w_sa_loc_c36_channel_U(top_fifo_w30_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_r_1_loc_c38_channel_U(top_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_c_1_loc_c41_channel_U(top_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_a_sa_2_loc_c43_channel_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_1_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_2_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_3_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_4_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_5_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_6_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_7_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_8_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_9_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_10_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_11_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_12_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_13_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_14_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_15_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_16_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_17_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_18_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_19_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_20_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_21_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_22_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_23_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_24_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_25_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_26_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_27_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_28_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_29_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_30_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_31_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_32_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_33_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_34_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_35_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_36_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_37_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_38_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_39_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_40_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_41_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_42_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_43_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_44_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_45_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_46_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_47_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_48_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_49_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_50_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_51_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_52_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_53_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_54_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_55_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_56_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_57_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_58_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_59_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_60_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_61_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_62_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_63_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_64_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_65_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_66_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_67_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_68_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_69_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_70_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_71_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_72_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_73_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_74_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_75_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_76_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_77_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_78_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_79_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_80_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_81_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_82_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_83_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_84_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_85_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_86_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_87_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_88_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_89_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_90_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_91_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_92_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_93_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_94_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_95_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_96_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_97_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_98_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_99_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_100_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_101_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_102_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_103_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_104_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_105_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_106_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_107_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_108_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_109_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_110_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_111_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_112_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_113_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_114_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_115_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_116_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_117_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_118_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_119_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_120_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_121_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_122_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_123_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_124_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_125_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_126_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_norm_127_U(top_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_1_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_2_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_3_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_4_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_5_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_6_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_7_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_8_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_9_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_10_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_11_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_12_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_13_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_14_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_15_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_16_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_17_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_18_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_19_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_20_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_21_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_22_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_23_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_24_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_25_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_26_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_27_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_28_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_29_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_30_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_31_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_32_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_33_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_34_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_35_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_36_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_37_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_38_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_39_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_40_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_41_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_42_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_43_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_44_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_45_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_46_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_47_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_48_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_49_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_50_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_51_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_52_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_53_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_54_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_55_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_56_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_57_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_58_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_59_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_60_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_61_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_62_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_63_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_64_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_65_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_66_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_67_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_68_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_69_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_70_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_71_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_72_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_73_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_74_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_75_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_76_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_77_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_78_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_79_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_80_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_81_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_82_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_83_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_84_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_85_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_86_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_87_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_88_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_89_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_90_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_91_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_92_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_93_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_94_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_95_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_96_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_97_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_98_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_99_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_100_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_101_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_102_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_103_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_104_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_105_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_106_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_107_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_108_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_109_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_110_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_111_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_112_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_113_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_114_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_115_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_116_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_117_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_118_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_119_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_120_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_121_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_122_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_123_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_124_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_125_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_126_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_bias_127_U(top_fifo_w32_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_a_U(top_fifo_w512_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mm_a_U(top_fifo_w512_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'R_c46_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_c48_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'N_c51_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'M_c56_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mode_c72_U(top_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv3_samepad_U(top_fifo_w512_d8_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'R_c45_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_c47_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'N_c50_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'M_c55_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c59_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mode_c71_U(top_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv3_sild_U(top_fifo_w512_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'R_c44_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_c_U(top_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'N_c49_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'M_c54_U(top_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c57_U(top_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(top_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'S_c_U(top_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mode_c70_U(top_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_1_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_2_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_3_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_4_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_5_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_6_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_7_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_8_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_9_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_10_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_11_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_12_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_13_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_14_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_A_15_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_a_sa_2_loc_c42_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mode_c66_U(top_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_conv_w_U(top_fifo_w512_d8_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_conv_w_1_U(top_fifo_w512_d8_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_conv_w_2_U(top_fifo_w512_d8_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_conv_w_3_U(top_fifo_w512_d8_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_mm_w_U(top_fifo_w512_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mode_c68_U(top_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mode_c69_U(top_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_1_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_2_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_3_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_4_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_5_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_6_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_7_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_8_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_9_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_10_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_11_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_12_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_13_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_14_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Conv_SA_W_15_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_w_sa_loc_c_U(top_fifo_w30_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mode_c67_U(top_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_1_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_2_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_3_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_4_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_5_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_6_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_7_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_8_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_9_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_10_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_11_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_12_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_13_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_14_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_SA_W_15_U(top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_1_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_2_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_3_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_4_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_5_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_6_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_7_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_8_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_9_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_10_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_11_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_12_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_13_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_14_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_W_15_U(top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_1_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_2_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_3_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_4_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_5_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_6_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_7_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_8_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_9_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_10_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_11_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_12_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_13_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_14_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_15_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_16_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_17_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_18_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_19_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_20_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_21_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_22_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_23_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_24_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_25_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_26_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_27_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_28_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_29_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_30_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_31_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_32_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_33_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_34_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_35_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_36_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_37_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_38_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_39_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_40_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_41_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_42_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_43_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_44_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_45_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_46_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_47_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_48_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_49_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_50_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_51_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_52_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_53_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_54_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_55_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_56_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_57_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_58_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_59_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_60_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_61_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_62_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_SA_O_63_U(top_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_c_1_loc_c40_U(top_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_a_sa_2_loc_c_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mode_c65_U(top_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_U(top_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_1_U(top_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_2_U(top_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_3_U(top_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_4_U(top_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_5_U(top_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_6_U(top_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_7_U(top_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_8_U(top_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_9_U(top_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_10_U(top_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_11_U(top_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_12_U(top_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_13_U(top_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_14_U(top_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_CONV3_ACC_15_U(top_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_1_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_2_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_3_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_4_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_5_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_6_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_7_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_8_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_9_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_10_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_11_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_12_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_13_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_14_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'MM_OUT_15_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'R_c_U(top_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'N_c_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mode_c64_U(top_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_1_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_2_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_3_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_4_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_5_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_6_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_7_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_8_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_9_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_10_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_11_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_12_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_13_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_14_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_15_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_16_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_17_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_18_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_19_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_20_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_21_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_22_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_23_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_24_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_25_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_26_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_27_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_28_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_29_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_30_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_31_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_32_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_33_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_34_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_35_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_36_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_37_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_38_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_39_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_40_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_41_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_42_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_43_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_44_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_45_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_46_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_47_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_48_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_49_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_50_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_51_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_52_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_53_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_54_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_55_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_56_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_57_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_58_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_59_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_60_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_61_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_62_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_63_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_64_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_65_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_66_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_67_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_68_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_69_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_70_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_71_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_72_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_73_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_74_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_75_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_76_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_77_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_78_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_79_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_80_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_81_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_82_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_83_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_84_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_85_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_86_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_87_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_88_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_89_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_90_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_91_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_92_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_93_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_94_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_95_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_96_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_97_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_98_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_99_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_100_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_101_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_102_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_103_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_104_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_105_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_106_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_107_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_108_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_109_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_110_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_111_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_112_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_113_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_114_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_115_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_116_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_117_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_118_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_119_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_120_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_121_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_122_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_123_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_124_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_125_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_126_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_OUT_127_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_r_1_loc_c37_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_c_1_loc_c39_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'M_c53_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mode_c63_U(top_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_1_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_2_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_3_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_4_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_5_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_6_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_7_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_8_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_9_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_10_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_11_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_12_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_13_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_14_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_15_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_16_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_17_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_18_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_19_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_20_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_21_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_22_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_23_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_24_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_25_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_26_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_27_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_28_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_29_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_30_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_31_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_32_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_33_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_34_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_35_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_36_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_37_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_38_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_39_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_40_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_41_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_42_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_43_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_44_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_45_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_46_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_47_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_48_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_49_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_50_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_51_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_52_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_53_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_54_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_55_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_56_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_57_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_58_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_59_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_60_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_61_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_62_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_63_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_64_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_65_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_66_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_67_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_68_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_69_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_70_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_71_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_72_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_73_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_74_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_75_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_76_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_77_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_78_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_79_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_80_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_81_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_82_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_83_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_84_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_85_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_86_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_87_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_88_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_89_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_90_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_91_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_92_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_93_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_94_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_95_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_96_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_97_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_98_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_99_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_100_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_101_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_102_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_103_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_104_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_105_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_106_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_107_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_108_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_109_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_110_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_111_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_112_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_113_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_114_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_115_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_116_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_117_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_118_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_119_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_120_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_121_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_122_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_123_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_124_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_125_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_126_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_BIAS_127_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_r_1_loc_c_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_c_1_loc_c_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'M_c52_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mode_c62_U(top_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_1_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_2_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_3_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_4_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_5_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_6_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_7_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_8_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_9_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_10_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_11_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_12_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_13_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_14_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_15_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_16_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_17_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_18_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_19_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_20_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_21_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_22_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_23_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_24_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_25_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_26_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_27_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_28_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_29_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_30_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_31_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_32_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_33_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_34_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_35_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_36_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_37_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_38_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_39_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_40_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_41_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_42_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_43_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_44_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_45_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_46_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_47_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_48_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_49_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_50_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_51_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_52_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_53_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_54_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_55_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_56_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_57_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_58_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_59_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_60_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_61_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_62_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_63_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_64_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_65_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_66_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_67_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_68_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_69_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_70_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_71_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_72_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_73_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_74_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_75_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_76_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_77_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_78_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_79_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_80_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_81_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_82_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_83_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_84_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_85_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_86_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_87_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_88_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_89_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_90_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_91_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_92_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_93_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_94_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_95_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_96_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_97_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_98_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_99_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_100_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_101_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_102_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_103_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_104_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_105_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_106_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_107_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_108_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_109_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_110_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_111_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_112_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_113_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_114_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_115_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_116_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_117_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_118_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_119_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_120_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_121_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_122_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_123_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_124_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_125_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_126_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'CONV3_NORM_127_U(top_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'M_c_U(top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mode_c_U(top_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Padding_U0_U(top_start_for_Padding_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Sliding_U0_U(top_start_for_Sliding_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ResOutput_U0_U(top_start_for_ResOutput_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ConvBias_U0_U(top_start_for_ConvBias_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ConvBN_U0_U(top_start_for_ConvBN_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ConvertToOutStream_U0_U(top_start_for_ConvertToOutStream_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MuxWeightStream_U0_U(top_start_for_MuxWeightStream_U0)' using Shift Registers.
Command       create_rtl_model done; 20.972 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13 seconds. CPU system time: 1 seconds. Elapsed time: 21.193 seconds; current allocated memory: 1.426 GB.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl top -istop -style xilinx -f -lang vhdl -o D:/Download/SDA/SDA/solution1/syn/vhdl/top 
Execute       gen_rtl top -istop -style xilinx -f -lang vlog -o D:/Download/SDA/SDA/solution1/syn/verilog/top 
Execute       syn_report -csynth -model top -o D:/Download/SDA/SDA/solution1/syn/report/top_csynth.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -rtlxml -model top -o D:/Download/SDA/SDA/solution1/syn/report/top_csynth.xml 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -verbosereport -model top -o D:/Download/SDA/SDA/solution1/.autopilot/db/top.verbose.rpt 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Command       syn_report done; 0.221 sec.
Execute       db_write -model top -f -o D:/Download/SDA/SDA/solution1/.autopilot/db/top.adb 
Command       db_write done; 0.342 sec.
Execute       db_write -model top -bindview -o D:/Download/SDA/SDA/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top -p D:/Download/SDA/SDA/solution1/.autopilot/db -o D:/Download/SDA/SDA/solution1/.autopilot/db/top 
Command       gen_tb_info done; 0.112 sec.
Execute       export_constraint_db -f -tool general -o D:/Download/SDA/SDA/solution1/.autopilot/db/top.constraint.tcl 
Execute       syn_report -designview -model top -o D:/Download/SDA/SDA/solution1/.autopilot/db/top.design.xml 
Command       syn_report done; 0.43 sec.
Execute       syn_report -csynthDesign -model top -o D:/Download/SDA/SDA/solution1/syn/report/csynth.rpt -MHOut D:/Download/SDA/SDA/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xcvu35p_CIV-fsvh2892-3-e 
Execute           ap_family_info -name xcvu35p_CIV-fsvh2892-3-e -data names 
Execute           ap_part_info -quiet -name xcvu35p_CIV-fsvh2892-3-e -data family 
Execute       syn_report -wcfg -model top -o D:/Download/SDA/SDA/solution1/.autopilot/db/top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model top -o D:/Download/SDA/SDA/solution1/.autopilot/db/top.protoinst 
Execute       sc_get_clocks top 
Execute       sc_get_portdomain top 
INFO-FLOW: Model list for RTL component generation: entry_proc Block_entry3_proc ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 ConvertBias_BN ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI ConvertInputToStream Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 Padding Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 Sliding ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 ConvertInputToArray ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_ ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_ ConvertWeightToStream ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 ConvWeightToArray MMWeightToArray_Pipeline_VITIS_LOOP_295_1 MMWeightToArray MuxWeightStream_Pipeline_VITIS_LOOP_314_1 MuxWeightStream PE_Pipeline_VITIS_LOOP_385_5 PE Compute ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 ConvertToOutStream ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI ConvToOutStream ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_ ConvBias ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 ConvBN ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 ResOutput top
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Block_entry3_proc] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/Block_entry3_proc.compgen.tcl 
INFO-FLOW: Found component top_mul_28ns_32s_32_1_1.
INFO-FLOW: Append model top_mul_28ns_32s_32_1_1
INFO-FLOW: Found component top_mul_32s_28ns_32_1_1.
INFO-FLOW: Append model top_mul_32s_28ns_32_1_1
INFO-FLOW: Found component top_mul_32s_32s_32_1_1.
INFO-FLOW: Append model top_mul_32s_32s_32_1_1
INFO-FLOW: Found component top_udiv_32ns_32ns_32_36_seq_1.
INFO-FLOW: Append model top_udiv_32ns_32ns_32_36_seq_1
INFO-FLOW: Handling components in module [ConvertBias_BN_Pipeline_VITIS_LOOP_7_1] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertBias_BN_Pipeline_VITIS_LOOP_7_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvertBias_BN] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertBias_BN.compgen.tcl 
INFO-FLOW: Handling components in module [ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvertInputToStream] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream.compgen.tcl 
INFO-FLOW: Found component top_mul_28ns_32ns_60_1_1.
INFO-FLOW: Append model top_mul_28ns_32ns_60_1_1
INFO-FLOW: Found component top_mul_28ns_60ns_88_1_1.
INFO-FLOW: Append model top_mul_28ns_60ns_88_1_1
INFO-FLOW: Found component top_mul_28ns_92ns_120_1_1.
INFO-FLOW: Append model top_mul_28ns_92ns_120_1_1
INFO-FLOW: Found component top_mul_32ns_28ns_60_1_1.
INFO-FLOW: Append model top_mul_32ns_28ns_60_1_1
INFO-FLOW: Found component top_mul_32ns_60ns_92_1_1.
INFO-FLOW: Append model top_mul_32ns_60ns_92_1_1
INFO-FLOW: Handling components in module [Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Padding] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/Padding.compgen.tcl 
INFO-FLOW: Handling components in module [Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2.compgen.tcl 
INFO-FLOW: Found component top_urem_4ns_32ns_4_8_1.
INFO-FLOW: Append model top_urem_4ns_32ns_4_8_1
INFO-FLOW: Found component top_mul_12s_12s_12_1_1.
INFO-FLOW: Append model top_mul_12s_12s_12_1_1
INFO-FLOW: Found component top_ama_addmuladd_12ns_12ns_12s_12ns_12_4_1.
INFO-FLOW: Append model top_ama_addmuladd_12ns_12ns_12s_12ns_12_4_1
INFO-FLOW: Found component top_mac_muladd_12s_12s_12ns_12_4_1.
INFO-FLOW: Append model top_mac_muladd_12s_12s_12ns_12_4_1
INFO-FLOW: Found component top_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2_row_buffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2_row_buffer_RAM_AUTO_1R1W
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Sliding] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/Sliding.compgen.tcl 
INFO-FLOW: Found component top_udiv_32ns_32s_32_36_seq_1.
INFO-FLOW: Append model top_udiv_32ns_32s_32_36_seq_1
INFO-FLOW: Handling components in module [ConvertInputToArray_Pipeline_VITIS_LOOP_201_1] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToArray_Pipeline_VITIS_LOOP_201_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvertInputToArray] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToArray.compgen.tcl 
INFO-FLOW: Handling components in module [ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s.compgen.tcl 
INFO-FLOW: Found component top_mul_32s_2ns_32_1_1.
INFO-FLOW: Append model top_mul_32s_2ns_32_1_1
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvertWeightToStream] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream.compgen.tcl 
INFO-FLOW: Found component top_mul_28ns_64ns_92_1_1.
INFO-FLOW: Append model top_mul_28ns_64ns_92_1_1
INFO-FLOW: Found component top_mul_32ns_30ns_62_1_1.
INFO-FLOW: Append model top_mul_32ns_30ns_62_1_1
INFO-FLOW: Handling components in module [ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvWeightToArray] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray.compgen.tcl 
INFO-FLOW: Handling components in module [MMWeightToArray_Pipeline_VITIS_LOOP_295_1] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/MMWeightToArray_Pipeline_VITIS_LOOP_295_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MMWeightToArray] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/MMWeightToArray.compgen.tcl 
INFO-FLOW: Handling components in module [MuxWeightStream_Pipeline_VITIS_LOOP_314_1] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/MuxWeightStream_Pipeline_VITIS_LOOP_314_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MuxWeightStream] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/MuxWeightStream.compgen.tcl 
INFO-FLOW: Handling components in module [PE_Pipeline_VITIS_LOOP_385_5] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/PE_Pipeline_VITIS_LOOP_385_5.compgen.tcl 
INFO-FLOW: Found component top_fadd_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model top_fadd_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component top_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model top_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [PE] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/PE.compgen.tcl 
INFO-FLOW: Handling components in module [Compute] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/Compute.compgen.tcl 
INFO-FLOW: Handling components in module [ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvertToOutStream_Pipeline_VITIS_LOOP_570_1] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_570_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvertToOutStream] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream.compgen.tcl 
INFO-FLOW: Found component top_mul_28ns_36ns_64_1_1.
INFO-FLOW: Append model top_mul_28ns_36ns_64_1_1
INFO-FLOW: Handling components in module [ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI.compgen.tcl 
INFO-FLOW: Found component top_sparsemux_65_5_32_1_1.
INFO-FLOW: Append model top_sparsemux_65_5_32_1_1
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvToOutStream] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvToOutStream.compgen.tcl 
INFO-FLOW: Found component top_mul_28ns_96ns_124_1_1.
INFO-FLOW: Append model top_mul_28ns_96ns_124_1_1
INFO-FLOW: Found component top_mul_32ns_32ns_64_1_1.
INFO-FLOW: Append model top_mul_32ns_32ns_64_1_1
INFO-FLOW: Found component top_mul_32ns_64ns_96_1_1.
INFO-FLOW: Append model top_mul_32ns_64ns_96_1_1
INFO-FLOW: Handling components in module [ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s.compgen.tcl 
INFO-FLOW: Found component top_mul_9s_2ns_9_1_1.
INFO-FLOW: Append model top_mul_9s_2ns_9_1_1
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvBias] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBias.compgen.tcl 
INFO-FLOW: Handling components in module [ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2.compgen.tcl 
INFO-FLOW: Found component top_fsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model top_fsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component top_fdiv_32ns_32ns_32_6_no_dsp_1.
INFO-FLOW: Append model top_fdiv_32ns_32ns_32_6_no_dsp_1
INFO-FLOW: Found component top_fsqrt_32ns_32ns_32_6_no_dsp_1.
INFO-FLOW: Append model top_fsqrt_32ns_32ns_32_6_no_dsp_1
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvBN] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBN.compgen.tcl 
INFO-FLOW: Handling components in module [ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ResOutput] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput.compgen.tcl 
INFO-FLOW: Handling components in module [top] ... 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.compgen.tcl 
INFO-FLOW: Found component top_fifo_w64_d11_S.
INFO-FLOW: Append model top_fifo_w64_d11_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d3_S.
INFO-FLOW: Append model top_fifo_w32_d3_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w30_d2_S.
INFO-FLOW: Append model top_fifo_w30_d2_S
INFO-FLOW: Found component top_fifo_w30_d2_S.
INFO-FLOW: Append model top_fifo_w30_d2_S
INFO-FLOW: Found component top_fifo_w32_d7_S.
INFO-FLOW: Append model top_fifo_w32_d7_S
INFO-FLOW: Found component top_fifo_w32_d5_S.
INFO-FLOW: Append model top_fifo_w32_d5_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w128_d1_S.
INFO-FLOW: Append model top_fifo_w128_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w32_d1_S.
INFO-FLOW: Append model top_fifo_w32_d1_S
INFO-FLOW: Found component top_fifo_w512_d128_A.
INFO-FLOW: Append model top_fifo_w512_d128_A
INFO-FLOW: Found component top_fifo_w512_d128_A.
INFO-FLOW: Append model top_fifo_w512_d128_A
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w1_d2_S.
INFO-FLOW: Append model top_fifo_w1_d2_S
INFO-FLOW: Found component top_fifo_w512_d8_A.
INFO-FLOW: Append model top_fifo_w512_d8_A
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w1_d2_S.
INFO-FLOW: Append model top_fifo_w1_d2_S
INFO-FLOW: Found component top_fifo_w512_d4_A.
INFO-FLOW: Append model top_fifo_w512_d4_A
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d8_S.
INFO-FLOW: Append model top_fifo_w32_d8_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d5_S.
INFO-FLOW: Append model top_fifo_w32_d5_S
INFO-FLOW: Found component top_fifo_w32_d5_S.
INFO-FLOW: Append model top_fifo_w32_d5_S
INFO-FLOW: Found component top_fifo_w32_d8_S.
INFO-FLOW: Append model top_fifo_w32_d8_S
INFO-FLOW: Found component top_fifo_w32_d8_S.
INFO-FLOW: Append model top_fifo_w32_d8_S
INFO-FLOW: Found component top_fifo_w1_d2_S.
INFO-FLOW: Append model top_fifo_w1_d2_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w1_d2_S.
INFO-FLOW: Append model top_fifo_w1_d2_S
INFO-FLOW: Found component top_fifo_w512_d8_A.
INFO-FLOW: Append model top_fifo_w512_d8_A
INFO-FLOW: Found component top_fifo_w512_d8_A.
INFO-FLOW: Append model top_fifo_w512_d8_A
INFO-FLOW: Found component top_fifo_w512_d8_A.
INFO-FLOW: Append model top_fifo_w512_d8_A
INFO-FLOW: Found component top_fifo_w512_d8_A.
INFO-FLOW: Append model top_fifo_w512_d8_A
INFO-FLOW: Found component top_fifo_w512_d128_A.
INFO-FLOW: Append model top_fifo_w512_d128_A
INFO-FLOW: Found component top_fifo_w1_d2_S.
INFO-FLOW: Append model top_fifo_w1_d2_S
INFO-FLOW: Found component top_fifo_w1_d2_S.
INFO-FLOW: Append model top_fifo_w1_d2_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w30_d2_S.
INFO-FLOW: Append model top_fifo_w30_d2_S
INFO-FLOW: Found component top_fifo_w1_d2_S.
INFO-FLOW: Append model top_fifo_w1_d2_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d4_S.
INFO-FLOW: Append model top_fifo_w128_d4_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w128_d8_S.
INFO-FLOW: Append model top_fifo_w128_d8_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d16_S.
INFO-FLOW: Append model top_fifo_w32_d16_S
INFO-FLOW: Found component top_fifo_w32_d3_S.
INFO-FLOW: Append model top_fifo_w32_d3_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w1_d2_S.
INFO-FLOW: Append model top_fifo_w1_d2_S
INFO-FLOW: Found component top_fifo_w32_d8_S.
INFO-FLOW: Append model top_fifo_w32_d8_S
INFO-FLOW: Found component top_fifo_w32_d8_S.
INFO-FLOW: Append model top_fifo_w32_d8_S
INFO-FLOW: Found component top_fifo_w32_d8_S.
INFO-FLOW: Append model top_fifo_w32_d8_S
INFO-FLOW: Found component top_fifo_w32_d8_S.
INFO-FLOW: Append model top_fifo_w32_d8_S
INFO-FLOW: Found component top_fifo_w32_d8_S.
INFO-FLOW: Append model top_fifo_w32_d8_S
INFO-FLOW: Found component top_fifo_w32_d8_S.
INFO-FLOW: Append model top_fifo_w32_d8_S
INFO-FLOW: Found component top_fifo_w32_d8_S.
INFO-FLOW: Append model top_fifo_w32_d8_S
INFO-FLOW: Found component top_fifo_w32_d8_S.
INFO-FLOW: Append model top_fifo_w32_d8_S
INFO-FLOW: Found component top_fifo_w32_d8_S.
INFO-FLOW: Append model top_fifo_w32_d8_S
INFO-FLOW: Found component top_fifo_w32_d8_S.
INFO-FLOW: Append model top_fifo_w32_d8_S
INFO-FLOW: Found component top_fifo_w32_d8_S.
INFO-FLOW: Append model top_fifo_w32_d8_S
INFO-FLOW: Found component top_fifo_w32_d8_S.
INFO-FLOW: Append model top_fifo_w32_d8_S
INFO-FLOW: Found component top_fifo_w32_d8_S.
INFO-FLOW: Append model top_fifo_w32_d8_S
INFO-FLOW: Found component top_fifo_w32_d8_S.
INFO-FLOW: Append model top_fifo_w32_d8_S
INFO-FLOW: Found component top_fifo_w32_d8_S.
INFO-FLOW: Append model top_fifo_w32_d8_S
INFO-FLOW: Found component top_fifo_w32_d8_S.
INFO-FLOW: Append model top_fifo_w32_d8_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d5_S.
INFO-FLOW: Append model top_fifo_w32_d5_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w1_d2_S.
INFO-FLOW: Append model top_fifo_w1_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w1_d2_S.
INFO-FLOW: Append model top_fifo_w1_d2_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w1_d2_S.
INFO-FLOW: Append model top_fifo_w1_d2_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d4_S.
INFO-FLOW: Append model top_fifo_w32_d4_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w1_d2_S.
INFO-FLOW: Append model top_fifo_w1_d2_S
INFO-FLOW: Found component top_start_for_Padding_U0.
INFO-FLOW: Append model top_start_for_Padding_U0
INFO-FLOW: Found component top_start_for_Sliding_U0.
INFO-FLOW: Append model top_start_for_Sliding_U0
INFO-FLOW: Found component top_start_for_ResOutput_U0.
INFO-FLOW: Append model top_start_for_ResOutput_U0
INFO-FLOW: Found component top_start_for_ConvBias_U0.
INFO-FLOW: Append model top_start_for_ConvBias_U0
INFO-FLOW: Found component top_start_for_ConvBN_U0.
INFO-FLOW: Append model top_start_for_ConvBN_U0
INFO-FLOW: Found component top_start_for_ConvertToOutStream_U0.
INFO-FLOW: Append model top_start_for_ConvertToOutStream_U0
INFO-FLOW: Found component top_start_for_MuxWeightStream_U0.
INFO-FLOW: Append model top_start_for_MuxWeightStream_U0
INFO-FLOW: Found component top_A_BUS_m_axi.
INFO-FLOW: Append model top_A_BUS_m_axi
INFO-FLOW: Found component top_CONV_BUS_m_axi.
INFO-FLOW: Append model top_CONV_BUS_m_axi
INFO-FLOW: Found component top_MM_BUS_m_axi.
INFO-FLOW: Append model top_MM_BUS_m_axi
INFO-FLOW: Found component top_OUTPUT_BUS_m_axi.
INFO-FLOW: Append model top_OUTPUT_BUS_m_axi
INFO-FLOW: Found component top_control_s_axi.
INFO-FLOW: Append model top_control_s_axi
INFO-FLOW: Found component top_control_r_s_axi.
INFO-FLOW: Append model top_control_r_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model Block_entry3_proc
INFO-FLOW: Append model ConvertBias_BN_Pipeline_VITIS_LOOP_7_1
INFO-FLOW: Append model ConvertBias_BN
INFO-FLOW: Append model ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7
INFO-FLOW: Append model ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI
INFO-FLOW: Append model ConvertInputToStream
INFO-FLOW: Append model Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4
INFO-FLOW: Append model Padding
INFO-FLOW: Append model Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2
INFO-FLOW: Append model Sliding
INFO-FLOW: Append model ConvertInputToArray_Pipeline_VITIS_LOOP_201_1
INFO-FLOW: Append model ConvertInputToArray
INFO-FLOW: Append model ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s
INFO-FLOW: Append model ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s
INFO-FLOW: Append model ConvertWeightToStream
INFO-FLOW: Append model ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2
INFO-FLOW: Append model ConvWeightToArray
INFO-FLOW: Append model MMWeightToArray_Pipeline_VITIS_LOOP_295_1
INFO-FLOW: Append model MMWeightToArray
INFO-FLOW: Append model MuxWeightStream_Pipeline_VITIS_LOOP_314_1
INFO-FLOW: Append model MuxWeightStream
INFO-FLOW: Append model PE_Pipeline_VITIS_LOOP_385_5
INFO-FLOW: Append model PE
INFO-FLOW: Append model Compute
INFO-FLOW: Append model ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V
INFO-FLOW: Append model ConvertToOutStream_Pipeline_VITIS_LOOP_570_1
INFO-FLOW: Append model ConvertToOutStream
INFO-FLOW: Append model ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI
INFO-FLOW: Append model ConvToOutStream
INFO-FLOW: Append model ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s
INFO-FLOW: Append model ConvBias
INFO-FLOW: Append model ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2
INFO-FLOW: Append model ConvBN
INFO-FLOW: Append model ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP
INFO-FLOW: Append model ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3
INFO-FLOW: Append model ResOutput
INFO-FLOW: Append model top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_mul_28ns_32s_32_1_1 top_mul_32s_28ns_32_1_1 top_mul_32s_32s_32_1_1 top_udiv_32ns_32ns_32_36_seq_1 top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_mul_28ns_32ns_60_1_1 top_mul_28ns_60ns_88_1_1 top_mul_28ns_92ns_120_1_1 top_mul_32ns_28ns_60_1_1 top_mul_32ns_60ns_92_1_1 top_flow_control_loop_pipe_sequential_init top_urem_4ns_32ns_4_8_1 top_mul_12s_12s_12_1_1 top_ama_addmuladd_12ns_12ns_12s_12ns_12_4_1 top_mac_muladd_12s_12s_12ns_12_4_1 top_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2_row_buffer_RAM_AUTO_1R1W top_flow_control_loop_pipe_sequential_init top_udiv_32ns_32s_32_36_seq_1 top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_mul_32s_2ns_32_1_1 top_flow_control_loop_pipe_sequential_init top_mul_28ns_64ns_92_1_1 top_mul_32ns_30ns_62_1_1 top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_fadd_32ns_32ns_32_2_full_dsp_1 top_fmul_32ns_32ns_32_2_max_dsp_1 top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_mul_28ns_36ns_64_1_1 top_sparsemux_65_5_32_1_1 top_flow_control_loop_pipe_sequential_init top_mul_28ns_96ns_124_1_1 top_mul_32ns_32ns_64_1_1 top_mul_32ns_64ns_96_1_1 top_mul_9s_2ns_9_1_1 top_flow_control_loop_pipe_sequential_init top_fsub_32ns_32ns_32_2_full_dsp_1 top_fdiv_32ns_32ns_32_6_no_dsp_1 top_fsqrt_32ns_32ns_32_6_no_dsp_1 top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_fifo_w64_d11_S top_fifo_w32_d4_S top_fifo_w32_d3_S top_fifo_w32_d4_S top_fifo_w30_d2_S top_fifo_w30_d2_S top_fifo_w32_d7_S top_fifo_w32_d5_S top_fifo_w32_d4_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w128_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w32_d1_S top_fifo_w512_d128_A top_fifo_w512_d128_A top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w1_d2_S top_fifo_w512_d8_A top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w1_d2_S top_fifo_w512_d4_A top_fifo_w32_d4_S top_fifo_w32_d8_S top_fifo_w32_d4_S top_fifo_w32_d5_S top_fifo_w32_d5_S top_fifo_w32_d8_S top_fifo_w32_d8_S top_fifo_w1_d2_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w32_d2_S top_fifo_w1_d2_S top_fifo_w512_d8_A top_fifo_w512_d8_A top_fifo_w512_d8_A top_fifo_w512_d8_A top_fifo_w512_d128_A top_fifo_w1_d2_S top_fifo_w1_d2_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w30_d2_S top_fifo_w1_d2_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d4_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w128_d8_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d16_S top_fifo_w32_d3_S top_fifo_w32_d2_S top_fifo_w1_d2_S top_fifo_w32_d8_S top_fifo_w32_d8_S top_fifo_w32_d8_S top_fifo_w32_d8_S top_fifo_w32_d8_S top_fifo_w32_d8_S top_fifo_w32_d8_S top_fifo_w32_d8_S top_fifo_w32_d8_S top_fifo_w32_d8_S top_fifo_w32_d8_S top_fifo_w32_d8_S top_fifo_w32_d8_S top_fifo_w32_d8_S top_fifo_w32_d8_S top_fifo_w32_d8_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d5_S top_fifo_w32_d2_S top_fifo_w1_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d4_S top_fifo_w1_d2_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w1_d2_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d4_S top_fifo_w32_d2_S top_fifo_w1_d2_S top_start_for_Padding_U0 top_start_for_Sliding_U0 top_start_for_ResOutput_U0 top_start_for_ConvBias_U0 top_start_for_ConvBN_U0 top_start_for_ConvertToOutStream_U0 top_start_for_MuxWeightStream_U0 top_A_BUS_m_axi top_CONV_BUS_m_axi top_MM_BUS_m_axi top_OUTPUT_BUS_m_axi top_control_s_axi top_control_r_s_axi entry_proc Block_entry3_proc ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 ConvertBias_BN ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI ConvertInputToStream Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 Padding Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 Sliding ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 ConvertInputToArray ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s ConvertWeightToStream ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 ConvWeightToArray MMWeightToArray_Pipeline_VITIS_LOOP_295_1 MMWeightToArray MuxWeightStream_Pipeline_VITIS_LOOP_314_1 MuxWeightStream PE_Pipeline_VITIS_LOOP_385_5 PE Compute ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 ConvertToOutStream ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI ConvToOutStream ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s ConvBias ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 ConvBN ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 ResOutput top
INFO-FLOW: Generating D:/Download/SDA/SDA/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_mul_28ns_32s_32_1_1
INFO-FLOW: To file: write model top_mul_32s_28ns_32_1_1
INFO-FLOW: To file: write model top_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model top_udiv_32ns_32ns_32_36_seq_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_mul_28ns_32ns_60_1_1
INFO-FLOW: To file: write model top_mul_28ns_60ns_88_1_1
INFO-FLOW: To file: write model top_mul_28ns_92ns_120_1_1
INFO-FLOW: To file: write model top_mul_32ns_28ns_60_1_1
INFO-FLOW: To file: write model top_mul_32ns_60ns_92_1_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_urem_4ns_32ns_4_8_1
INFO-FLOW: To file: write model top_mul_12s_12s_12_1_1
INFO-FLOW: To file: write model top_ama_addmuladd_12ns_12ns_12s_12ns_12_4_1
INFO-FLOW: To file: write model top_mac_muladd_12s_12s_12ns_12_4_1
INFO-FLOW: To file: write model top_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2_row_buffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_udiv_32ns_32s_32_36_seq_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_mul_32s_2ns_32_1_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_mul_28ns_64ns_92_1_1
INFO-FLOW: To file: write model top_mul_32ns_30ns_62_1_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_fadd_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model top_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_mul_28ns_36ns_64_1_1
INFO-FLOW: To file: write model top_sparsemux_65_5_32_1_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_mul_28ns_96ns_124_1_1
INFO-FLOW: To file: write model top_mul_32ns_32ns_64_1_1
INFO-FLOW: To file: write model top_mul_32ns_64ns_96_1_1
INFO-FLOW: To file: write model top_mul_9s_2ns_9_1_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_fsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model top_fdiv_32ns_32ns_32_6_no_dsp_1
INFO-FLOW: To file: write model top_fsqrt_32ns_32ns_32_6_no_dsp_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_fifo_w64_d11_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d3_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w30_d2_S
INFO-FLOW: To file: write model top_fifo_w30_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d7_S
INFO-FLOW: To file: write model top_fifo_w32_d5_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w128_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w32_d1_S
INFO-FLOW: To file: write model top_fifo_w512_d128_A
INFO-FLOW: To file: write model top_fifo_w512_d128_A
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w1_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d8_A
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w1_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d4_A
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d8_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d5_S
INFO-FLOW: To file: write model top_fifo_w32_d5_S
INFO-FLOW: To file: write model top_fifo_w32_d8_S
INFO-FLOW: To file: write model top_fifo_w32_d8_S
INFO-FLOW: To file: write model top_fifo_w1_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w1_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d8_A
INFO-FLOW: To file: write model top_fifo_w512_d8_A
INFO-FLOW: To file: write model top_fifo_w512_d8_A
INFO-FLOW: To file: write model top_fifo_w512_d8_A
INFO-FLOW: To file: write model top_fifo_w512_d128_A
INFO-FLOW: To file: write model top_fifo_w1_d2_S
INFO-FLOW: To file: write model top_fifo_w1_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w30_d2_S
INFO-FLOW: To file: write model top_fifo_w1_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d4_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w128_d8_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d16_S
INFO-FLOW: To file: write model top_fifo_w32_d3_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w1_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d8_S
INFO-FLOW: To file: write model top_fifo_w32_d8_S
INFO-FLOW: To file: write model top_fifo_w32_d8_S
INFO-FLOW: To file: write model top_fifo_w32_d8_S
INFO-FLOW: To file: write model top_fifo_w32_d8_S
INFO-FLOW: To file: write model top_fifo_w32_d8_S
INFO-FLOW: To file: write model top_fifo_w32_d8_S
INFO-FLOW: To file: write model top_fifo_w32_d8_S
INFO-FLOW: To file: write model top_fifo_w32_d8_S
INFO-FLOW: To file: write model top_fifo_w32_d8_S
INFO-FLOW: To file: write model top_fifo_w32_d8_S
INFO-FLOW: To file: write model top_fifo_w32_d8_S
INFO-FLOW: To file: write model top_fifo_w32_d8_S
INFO-FLOW: To file: write model top_fifo_w32_d8_S
INFO-FLOW: To file: write model top_fifo_w32_d8_S
INFO-FLOW: To file: write model top_fifo_w32_d8_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d5_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w1_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w1_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w1_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d4_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w1_d2_S
INFO-FLOW: To file: write model top_start_for_Padding_U0
INFO-FLOW: To file: write model top_start_for_Sliding_U0
INFO-FLOW: To file: write model top_start_for_ResOutput_U0
INFO-FLOW: To file: write model top_start_for_ConvBias_U0
INFO-FLOW: To file: write model top_start_for_ConvBN_U0
INFO-FLOW: To file: write model top_start_for_ConvertToOutStream_U0
INFO-FLOW: To file: write model top_start_for_MuxWeightStream_U0
INFO-FLOW: To file: write model top_A_BUS_m_axi
INFO-FLOW: To file: write model top_CONV_BUS_m_axi
INFO-FLOW: To file: write model top_MM_BUS_m_axi
INFO-FLOW: To file: write model top_OUTPUT_BUS_m_axi
INFO-FLOW: To file: write model top_control_s_axi
INFO-FLOW: To file: write model top_control_r_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model Block_entry3_proc
INFO-FLOW: To file: write model ConvertBias_BN_Pipeline_VITIS_LOOP_7_1
INFO-FLOW: To file: write model ConvertBias_BN
INFO-FLOW: To file: write model ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7
INFO-FLOW: To file: write model ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI
INFO-FLOW: To file: write model ConvertInputToStream
INFO-FLOW: To file: write model Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4
INFO-FLOW: To file: write model Padding
INFO-FLOW: To file: write model Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2
INFO-FLOW: To file: write model Sliding
INFO-FLOW: To file: write model ConvertInputToArray_Pipeline_VITIS_LOOP_201_1
INFO-FLOW: To file: write model ConvertInputToArray
INFO-FLOW: To file: write model ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s
INFO-FLOW: To file: write model ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s
INFO-FLOW: To file: write model ConvertWeightToStream
INFO-FLOW: To file: write model ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2
INFO-FLOW: To file: write model ConvWeightToArray
INFO-FLOW: To file: write model MMWeightToArray_Pipeline_VITIS_LOOP_295_1
INFO-FLOW: To file: write model MMWeightToArray
INFO-FLOW: To file: write model MuxWeightStream_Pipeline_VITIS_LOOP_314_1
INFO-FLOW: To file: write model MuxWeightStream
INFO-FLOW: To file: write model PE_Pipeline_VITIS_LOOP_385_5
INFO-FLOW: To file: write model PE
INFO-FLOW: To file: write model Compute
INFO-FLOW: To file: write model ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V
INFO-FLOW: To file: write model ConvertToOutStream_Pipeline_VITIS_LOOP_570_1
INFO-FLOW: To file: write model ConvertToOutStream
INFO-FLOW: To file: write model ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI
INFO-FLOW: To file: write model ConvToOutStream
INFO-FLOW: To file: write model ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s
INFO-FLOW: To file: write model ConvBias
INFO-FLOW: To file: write model ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2
INFO-FLOW: To file: write model ConvBN
INFO-FLOW: To file: write model ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP
INFO-FLOW: To file: write model ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3
INFO-FLOW: To file: write model ResOutput
INFO-FLOW: To file: write model top
INFO-FLOW: Generating D:/Download/SDA/SDA/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Download/SDA/SDA/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/Download/SDA/SDA/solution1/.autopilot/db/vhdl' dstVlogDir='D:/Download/SDA/SDA/solution1/.autopilot/db/vlog' tclDir='D:/Download/SDA/SDA/solution1/.autopilot/db' modelList='top_mul_28ns_32s_32_1_1
top_mul_32s_28ns_32_1_1
top_mul_32s_32s_32_1_1
top_udiv_32ns_32ns_32_36_seq_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_mul_28ns_32ns_60_1_1
top_mul_28ns_60ns_88_1_1
top_mul_28ns_92ns_120_1_1
top_mul_32ns_28ns_60_1_1
top_mul_32ns_60ns_92_1_1
top_flow_control_loop_pipe_sequential_init
top_urem_4ns_32ns_4_8_1
top_mul_12s_12s_12_1_1
top_ama_addmuladd_12ns_12ns_12s_12ns_12_4_1
top_mac_muladd_12s_12s_12ns_12_4_1
top_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2_row_buffer_RAM_AUTO_1R1W
top_flow_control_loop_pipe_sequential_init
top_udiv_32ns_32s_32_36_seq_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_mul_32s_2ns_32_1_1
top_flow_control_loop_pipe_sequential_init
top_mul_28ns_64ns_92_1_1
top_mul_32ns_30ns_62_1_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_fadd_32ns_32ns_32_2_full_dsp_1
top_fmul_32ns_32ns_32_2_max_dsp_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_mul_28ns_36ns_64_1_1
top_sparsemux_65_5_32_1_1
top_flow_control_loop_pipe_sequential_init
top_mul_28ns_96ns_124_1_1
top_mul_32ns_32ns_64_1_1
top_mul_32ns_64ns_96_1_1
top_mul_9s_2ns_9_1_1
top_flow_control_loop_pipe_sequential_init
top_fsub_32ns_32ns_32_2_full_dsp_1
top_fdiv_32ns_32ns_32_6_no_dsp_1
top_fsqrt_32ns_32ns_32_6_no_dsp_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_fifo_w64_d11_S
top_fifo_w32_d4_S
top_fifo_w32_d3_S
top_fifo_w32_d4_S
top_fifo_w30_d2_S
top_fifo_w30_d2_S
top_fifo_w32_d7_S
top_fifo_w32_d5_S
top_fifo_w32_d4_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w512_d128_A
top_fifo_w512_d128_A
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w1_d2_S
top_fifo_w512_d8_A
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w1_d2_S
top_fifo_w512_d4_A
top_fifo_w32_d4_S
top_fifo_w32_d8_S
top_fifo_w32_d4_S
top_fifo_w32_d5_S
top_fifo_w32_d5_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w1_d2_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w32_d2_S
top_fifo_w1_d2_S
top_fifo_w512_d8_A
top_fifo_w512_d8_A
top_fifo_w512_d8_A
top_fifo_w512_d8_A
top_fifo_w512_d128_A
top_fifo_w1_d2_S
top_fifo_w1_d2_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w30_d2_S
top_fifo_w1_d2_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d3_S
top_fifo_w32_d2_S
top_fifo_w1_d2_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d5_S
top_fifo_w32_d2_S
top_fifo_w1_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d4_S
top_fifo_w1_d2_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w1_d2_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d2_S
top_fifo_w1_d2_S
top_start_for_Padding_U0
top_start_for_Sliding_U0
top_start_for_ResOutput_U0
top_start_for_ConvBias_U0
top_start_for_ConvBN_U0
top_start_for_ConvertToOutStream_U0
top_start_for_MuxWeightStream_U0
top_A_BUS_m_axi
top_CONV_BUS_m_axi
top_MM_BUS_m_axi
top_OUTPUT_BUS_m_axi
top_control_s_axi
top_control_r_s_axi
entry_proc
Block_entry3_proc
ConvertBias_BN_Pipeline_VITIS_LOOP_7_1
ConvertBias_BN
ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7
ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI
ConvertInputToStream
Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4
Padding
Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2
Sliding
ConvertInputToArray_Pipeline_VITIS_LOOP_201_1
ConvertInputToArray
ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s
ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s
ConvertWeightToStream
ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2
ConvWeightToArray
MMWeightToArray_Pipeline_VITIS_LOOP_295_1
MMWeightToArray
MuxWeightStream_Pipeline_VITIS_LOOP_314_1
MuxWeightStream
PE_Pipeline_VITIS_LOOP_385_5
PE
Compute
ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V
ConvertToOutStream_Pipeline_VITIS_LOOP_570_1
ConvertToOutStream
ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI
ConvToOutStream
ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s
ConvBias
ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2
ConvBN
ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP
ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3
ResOutput
top
' expOnly='0'
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data names -quiet 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info -quiet 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/Block_entry3_proc.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertBias_BN_Pipeline_VITIS_LOOP_7_1.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertBias_BN.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/Padding.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2.compgen.tcl 
Execute         ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute         ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Command       ap_source done; 0.243 sec.
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/Sliding.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToArray_Pipeline_VITIS_LOOP_201_1.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToArray.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/MMWeightToArray_Pipeline_VITIS_LOOP_295_1.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/MMWeightToArray.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/MuxWeightStream_Pipeline_VITIS_LOOP_314_1.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/MuxWeightStream.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/PE_Pipeline_VITIS_LOOP_385_5.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/PE.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/Compute.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_570_1.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvToOutStream.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBias.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBN.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput.compgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.compgen.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./control_r.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.419 seconds; current allocated memory: 1.487 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name ConvertBias_BN
INFO-FLOW: No bind nodes found for module_name ConvertInputToArray
INFO-FLOW: No bind nodes found for module_name ConvWeightToArray
INFO-FLOW: No bind nodes found for module_name MMWeightToArray
INFO-FLOW: No bind nodes found for module_name MuxWeightStream
INFO-FLOW: No bind nodes found for module_name Compute
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/Download/SDA/SDA/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_mul_28ns_32s_32_1_1
top_mul_32s_28ns_32_1_1
top_mul_32s_32s_32_1_1
top_udiv_32ns_32ns_32_36_seq_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_mul_28ns_32ns_60_1_1
top_mul_28ns_60ns_88_1_1
top_mul_28ns_92ns_120_1_1
top_mul_32ns_28ns_60_1_1
top_mul_32ns_60ns_92_1_1
top_flow_control_loop_pipe_sequential_init
top_urem_4ns_32ns_4_8_1
top_mul_12s_12s_12_1_1
top_ama_addmuladd_12ns_12ns_12s_12ns_12_4_1
top_mac_muladd_12s_12s_12ns_12_4_1
top_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2_row_buffer_RAM_AUTO_1R1W
top_flow_control_loop_pipe_sequential_init
top_udiv_32ns_32s_32_36_seq_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_mul_32s_2ns_32_1_1
top_flow_control_loop_pipe_sequential_init
top_mul_28ns_64ns_92_1_1
top_mul_32ns_30ns_62_1_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_fadd_32ns_32ns_32_2_full_dsp_1
top_fmul_32ns_32ns_32_2_max_dsp_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_mul_28ns_36ns_64_1_1
top_sparsemux_65_5_32_1_1
top_flow_control_loop_pipe_sequential_init
top_mul_28ns_96ns_124_1_1
top_mul_32ns_32ns_64_1_1
top_mul_32ns_64ns_96_1_1
top_mul_9s_2ns_9_1_1
top_flow_control_loop_pipe_sequential_init
top_fsub_32ns_32ns_32_2_full_dsp_1
top_fdiv_32ns_32ns_32_6_no_dsp_1
top_fsqrt_32ns_32ns_32_6_no_dsp_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_fifo_w64_d11_S
top_fifo_w32_d4_S
top_fifo_w32_d3_S
top_fifo_w32_d4_S
top_fifo_w30_d2_S
top_fifo_w30_d2_S
top_fifo_w32_d7_S
top_fifo_w32_d5_S
top_fifo_w32_d4_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w128_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w32_d1_S
top_fifo_w512_d128_A
top_fifo_w512_d128_A
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w1_d2_S
top_fifo_w512_d8_A
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w1_d2_S
top_fifo_w512_d4_A
top_fifo_w32_d4_S
top_fifo_w32_d8_S
top_fifo_w32_d4_S
top_fifo_w32_d5_S
top_fifo_w32_d5_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w1_d2_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w32_d2_S
top_fifo_w1_d2_S
top_fifo_w512_d8_A
top_fifo_w512_d8_A
top_fifo_w512_d8_A
top_fifo_w512_d8_A
top_fifo_w512_d128_A
top_fifo_w1_d2_S
top_fifo_w1_d2_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w30_d2_S
top_fifo_w1_d2_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d4_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w128_d8_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d16_S
top_fifo_w32_d3_S
top_fifo_w32_d2_S
top_fifo_w1_d2_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d8_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d5_S
top_fifo_w32_d2_S
top_fifo_w1_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d4_S
top_fifo_w1_d2_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w32_d2_S
top_fifo_w1_d2_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d4_S
top_fifo_w32_d2_S
top_fifo_w1_d2_S
top_start_for_Padding_U0
top_start_for_Sliding_U0
top_start_for_ResOutput_U0
top_start_for_ConvBias_U0
top_start_for_ConvBN_U0
top_start_for_ConvertToOutStream_U0
top_start_for_MuxWeightStream_U0
top_A_BUS_m_axi
top_CONV_BUS_m_axi
top_MM_BUS_m_axi
top_OUTPUT_BUS_m_axi
top_control_s_axi
top_control_r_s_axi
entry_proc
Block_entry3_proc
ConvertBias_BN_Pipeline_VITIS_LOOP_7_1
ConvertBias_BN
ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7
ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI
ConvertInputToStream
Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4
Padding
Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2
Sliding
ConvertInputToArray_Pipeline_VITIS_LOOP_201_1
ConvertInputToArray
ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s
ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s
ConvertWeightToStream
ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2
ConvWeightToArray
MMWeightToArray_Pipeline_VITIS_LOOP_295_1
MMWeightToArray
MuxWeightStream_Pipeline_VITIS_LOOP_314_1
MuxWeightStream
PE_Pipeline_VITIS_LOOP_385_5
PE
Compute
ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V
ConvertToOutStream_Pipeline_VITIS_LOOP_570_1
ConvertToOutStream
ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI
ConvToOutStream
ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s
ConvBias
ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2
ConvBN
ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP
ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3
ResOutput
top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top-io-be.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/Block_entry3_proc.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertBias_BN_Pipeline_VITIS_LOOP_7_1.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertBias_BN.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToStream.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/Padding.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/Sliding.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToArray_Pipeline_VITIS_LOOP_201_1.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertInputToArray.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertWeightToStream.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvWeightToArray.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/MMWeightToArray_Pipeline_VITIS_LOOP_295_1.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/MMWeightToArray.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/MuxWeightStream_Pipeline_VITIS_LOOP_314_1.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/MuxWeightStream.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/PE_Pipeline_VITIS_LOOP_385_5.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/PE.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/Compute.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream_Pipeline_VITIS_LOOP_570_1.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvertToOutStream.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvToOutStream.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBias.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ConvBN.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/ResOutput.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data names -quiet 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info -quiet 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/top.constraint.tcl 
Execute       sc_get_clocks top 
Execute       source D:/Download/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Download/SDA/SDA/solution1/impl/misc/top_fadd_32ns_32ns_32_2_full_dsp_1_ip.tcl 
Execute       source D:/Download/SDA/SDA/solution1/impl/misc/top_fdiv_32ns_32ns_32_6_no_dsp_1_ip.tcl 
Execute       source D:/Download/SDA/SDA/solution1/impl/misc/top_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
Execute       source D:/Download/SDA/SDA/solution1/impl/misc/top_fsqrt_32ns_32ns_32_6_no_dsp_1_ip.tcl 
Execute       source D:/Download/SDA/SDA/solution1/impl/misc/top_fsub_32ns_32ns_32_2_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_r_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control_r DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME A_BUS_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME A_BUS DSP 0 BRAM 58 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME CONV_BUS_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME CONV_BUS DSP 0 BRAM 58 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME MM_BUS_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME MM_BUS DSP 0 BRAM 58 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME OUTPUT_BUS_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME OUTPUT_BUS DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST top MODULE2INSTS {top top entry_proc entry_proc_U0 Block_entry3_proc Block_entry3_proc_U0 ConvertBias_BN ConvertBias_BN_U0 ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566 ConvertInputToStream ConvertInputToStream_U0 ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154 ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166 ConvertWeightToStream ConvertWeightToStream_U0 ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s_fu_168 ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s_fu_180 Padding Padding_U0 Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 grp_Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4_fu_152 ConvWeightToArray ConvWeightToArray_U0 ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 grp_ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2_fu_112 MMWeightToArray MMWeightToArray_U0 MMWeightToArray_Pipeline_VITIS_LOOP_295_1 grp_MMWeightToArray_Pipeline_VITIS_LOOP_295_1_fu_78 Sliding Sliding_U0 Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 grp_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2_fu_192 MuxWeightStream MuxWeightStream_U0 MuxWeightStream_Pipeline_VITIS_LOOP_314_1 grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140 ConvertInputToArray ConvertInputToArray_U0 ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104 Compute Compute_U0 PE {grp_PE_fu_278 grp_PE_fu_300 grp_PE_fu_322 grp_PE_fu_344 grp_PE_fu_366 grp_PE_fu_388 grp_PE_fu_410 grp_PE_fu_432 grp_PE_fu_454 grp_PE_fu_476 grp_PE_fu_498 grp_PE_fu_520 grp_PE_fu_542 grp_PE_fu_564 grp_PE_fu_586 grp_PE_fu_608} PE_Pipeline_VITIS_LOOP_385_5 {grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64 grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64 grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64 grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64 grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64 grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64 grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64 grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64 grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64 grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64 grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64 grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64 grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64 grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64 grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64 grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64} ConvertToOutStream ConvertToOutStream_U0 ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V grp_ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V_fu_298 ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 grp_ConvertToOutStream_Pipeline_VITIS_LOOP_570_1_fu_464 ConvToOutStream ConvToOutStream_U0 ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI grp_ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI_fu_426 ConvBias ConvBias_U0 ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s grp_ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s_fu_886 ConvBN ConvBN_U0 ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 grp_ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2_fu_852 ResOutput ResOutput_U0 ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP grp_ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP_fu_406 ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 grp_ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3_fu_448} INST2MODULE {top top entry_proc_U0 entry_proc Block_entry3_proc_U0 Block_entry3_proc ConvertBias_BN_U0 ConvertBias_BN grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566 ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 ConvertInputToStream_U0 ConvertInputToStream grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154 ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166 ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI ConvertWeightToStream_U0 ConvertWeightToStream grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s_fu_168 ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s_fu_180 ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s Padding_U0 Padding grp_Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4_fu_152 Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 ConvWeightToArray_U0 ConvWeightToArray grp_ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2_fu_112 ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 MMWeightToArray_U0 MMWeightToArray grp_MMWeightToArray_Pipeline_VITIS_LOOP_295_1_fu_78 MMWeightToArray_Pipeline_VITIS_LOOP_295_1 Sliding_U0 Sliding grp_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2_fu_192 Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 MuxWeightStream_U0 MuxWeightStream grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140 MuxWeightStream_Pipeline_VITIS_LOOP_314_1 ConvertInputToArray_U0 ConvertInputToArray grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104 ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 Compute_U0 Compute grp_PE_fu_278 PE grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64 PE_Pipeline_VITIS_LOOP_385_5 grp_PE_fu_300 PE grp_PE_fu_322 PE grp_PE_fu_344 PE grp_PE_fu_366 PE grp_PE_fu_388 PE grp_PE_fu_410 PE grp_PE_fu_432 PE grp_PE_fu_454 PE grp_PE_fu_476 PE grp_PE_fu_498 PE grp_PE_fu_520 PE grp_PE_fu_542 PE grp_PE_fu_564 PE grp_PE_fu_586 PE grp_PE_fu_608 PE ConvertToOutStream_U0 ConvertToOutStream grp_ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V_fu_298 ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V grp_ConvertToOutStream_Pipeline_VITIS_LOOP_570_1_fu_464 ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 ConvToOutStream_U0 ConvToOutStream grp_ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI_fu_426 ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI ConvBias_U0 ConvBias grp_ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s_fu_886 ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s ConvBN_U0 ConvBN grp_ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2_fu_852 ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 ResOutput_U0 ResOutput grp_ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP_fu_406 ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP grp_ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3_fu_448 ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3} INSTDATA {top {DEPTH 1 CHILDREN {entry_proc_U0 Block_entry3_proc_U0 ConvertBias_BN_U0 ConvertInputToStream_U0 ConvertWeightToStream_U0 Padding_U0 ConvWeightToArray_U0 MMWeightToArray_U0 Sliding_U0 MuxWeightStream_U0 ConvertInputToArray_U0 Compute_U0 ConvertToOutStream_U0 ConvToOutStream_U0 ConvBias_U0 ConvBN_U0 ResOutput_U0}} entry_proc_U0 {DEPTH 2 CHILDREN {}} Block_entry3_proc_U0 {DEPTH 2 CHILDREN {}} ConvertBias_BN_U0 {DEPTH 2 CHILDREN grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566} grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566 {DEPTH 3 CHILDREN {}} ConvertInputToStream_U0 {DEPTH 2 CHILDREN {grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154 grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166}} grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154 {DEPTH 3 CHILDREN {}} grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166 {DEPTH 3 CHILDREN {}} ConvertWeightToStream_U0 {DEPTH 2 CHILDREN {grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s_fu_168 grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s_fu_180}} grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s_fu_168 {DEPTH 3 CHILDREN {}} grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s_fu_180 {DEPTH 3 CHILDREN {}} Padding_U0 {DEPTH 2 CHILDREN grp_Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4_fu_152} grp_Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4_fu_152 {DEPTH 3 CHILDREN {}} ConvWeightToArray_U0 {DEPTH 2 CHILDREN grp_ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2_fu_112} grp_ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2_fu_112 {DEPTH 3 CHILDREN {}} MMWeightToArray_U0 {DEPTH 2 CHILDREN grp_MMWeightToArray_Pipeline_VITIS_LOOP_295_1_fu_78} grp_MMWeightToArray_Pipeline_VITIS_LOOP_295_1_fu_78 {DEPTH 3 CHILDREN {}} Sliding_U0 {DEPTH 2 CHILDREN grp_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2_fu_192} grp_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2_fu_192 {DEPTH 3 CHILDREN {}} MuxWeightStream_U0 {DEPTH 2 CHILDREN grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140} grp_MuxWeightStream_Pipeline_VITIS_LOOP_314_1_fu_140 {DEPTH 3 CHILDREN {}} ConvertInputToArray_U0 {DEPTH 2 CHILDREN grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104} grp_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1_fu_104 {DEPTH 3 CHILDREN {}} Compute_U0 {DEPTH 2 CHILDREN {grp_PE_fu_278 grp_PE_fu_300 grp_PE_fu_322 grp_PE_fu_344 grp_PE_fu_366 grp_PE_fu_388 grp_PE_fu_410 grp_PE_fu_432 grp_PE_fu_454 grp_PE_fu_476 grp_PE_fu_498 grp_PE_fu_520 grp_PE_fu_542 grp_PE_fu_564 grp_PE_fu_586 grp_PE_fu_608}} grp_PE_fu_278 {DEPTH 3 CHILDREN grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64} grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64 {DEPTH 4 CHILDREN {}} grp_PE_fu_300 {DEPTH 3 CHILDREN grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64} grp_PE_fu_322 {DEPTH 3 CHILDREN grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64} grp_PE_fu_344 {DEPTH 3 CHILDREN grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64} grp_PE_fu_366 {DEPTH 3 CHILDREN grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64} grp_PE_fu_388 {DEPTH 3 CHILDREN grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64} grp_PE_fu_410 {DEPTH 3 CHILDREN grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64} grp_PE_fu_432 {DEPTH 3 CHILDREN grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64} grp_PE_fu_454 {DEPTH 3 CHILDREN grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64} grp_PE_fu_476 {DEPTH 3 CHILDREN grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64} grp_PE_fu_498 {DEPTH 3 CHILDREN grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64} grp_PE_fu_520 {DEPTH 3 CHILDREN grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64} grp_PE_fu_542 {DEPTH 3 CHILDREN grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64} grp_PE_fu_564 {DEPTH 3 CHILDREN grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64} grp_PE_fu_586 {DEPTH 3 CHILDREN grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64} grp_PE_fu_608 {DEPTH 3 CHILDREN grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64} ConvertToOutStream_U0 {DEPTH 2 CHILDREN {grp_ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V_fu_298 grp_ConvertToOutStream_Pipeline_VITIS_LOOP_570_1_fu_464}} grp_ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V_fu_298 {DEPTH 3 CHILDREN {}} grp_ConvertToOutStream_Pipeline_VITIS_LOOP_570_1_fu_464 {DEPTH 3 CHILDREN {}} ConvToOutStream_U0 {DEPTH 2 CHILDREN grp_ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI_fu_426} grp_ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI_fu_426 {DEPTH 3 CHILDREN {}} ConvBias_U0 {DEPTH 2 CHILDREN grp_ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s_fu_886} grp_ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s_fu_886 {DEPTH 3 CHILDREN {}} ConvBN_U0 {DEPTH 2 CHILDREN grp_ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2_fu_852} grp_ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2_fu_852 {DEPTH 3 CHILDREN {}} ResOutput_U0 {DEPTH 2 CHILDREN {grp_ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP_fu_406 grp_ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3_fu_448}} grp_ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP_fu_406 {DEPTH 3 CHILDREN {}} grp_ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3_fu_448 {DEPTH 3 CHILDREN {}}} MODULEDATA {Block_entry3_proc {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U14 SOURCE top.cpp:37 VARIABLE mul_ln37 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U12 SOURCE top.cpp:37 VARIABLE mul_ln37_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_r_fu_222_p2 SOURCE top.cpp:27 VARIABLE out_r LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_c_fu_230_p2 SOURCE top.cpp:28 VARIABLE out_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_32s_32_1_1_U10 SOURCE top.cpp:29 VARIABLE mul_ln29 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_28ns_32_1_1_U11 SOURCE top.cpp:29 VARIABLE mul_ln29_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U14 SOURCE top.cpp:29 VARIABLE mul_ln29_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U14 SOURCE top.cpp:29 VARIABLE mul_ln29_3 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U12 SOURCE top.cpp:29 VARIABLE num_a_sa LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U15 SOURCE top.cpp:30 VARIABLE mul_ln30 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U16 SOURCE top.cpp:30 VARIABLE mul_ln30_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U13 SOURCE top.cpp:30 VARIABLE mul_ln30_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_32s_32_1_1_U9 SOURCE top.cpp:30 VARIABLE mul_ln30_3 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 24 BRAM 0 URAM 0}} ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_fu_2630_p2 SOURCE tools.cpp:7 VARIABLE add_ln7 LOOP VITIS_LOOP_7_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_1_fu_192_p2 SOURCE tools.cpp:40 VARIABLE add_ln40_1 LOOP VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_201_p2 SOURCE tools.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_32s_32_1_1_U550 SOURCE tools.cpp:40 VARIABLE empty_1057 LOOP VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_1058_fu_267_p2 SOURCE tools.cpp:40 VARIABLE empty_1058 LOOP VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_282_p2 SOURCE tools.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_302_p2 SOURCE tools.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_271_p2 SOURCE tools.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_4_fu_335_p2 SOURCE tools.cpp:22 VARIABLE r_4 LOOP VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c_2_fu_465_p2 SOURCE tools.cpp:25 VARIABLE c_2 LOOP VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U559 SOURCE tools.cpp:22 VARIABLE tmp LOOP VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U557 SOURCE tools.cpp:22 VARIABLE empty_1060 LOOP VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U558 SOURCE tools.cpp:25 VARIABLE empty_1061 LOOP VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_1062_fu_507_p2 SOURCE tools.cpp:25 VARIABLE empty_1062 LOOP VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_1063_fu_525_p2 SOURCE tools.cpp:25 VARIABLE empty_1063 LOOP VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_376_p2 SOURCE tools.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_1_fu_402_p2 SOURCE tools.cpp:25 VARIABLE add_ln25_1 LOOP VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_1_fu_416_p2 SOURCE tools.cpp:22 VARIABLE add_ln22_1 LOOP VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 9 BRAM 0 URAM 0}} ConvertInputToStream {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_32ns_60_1_1_U570 SOURCE tools.cpp:17 VARIABLE bound38 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_60ns_88_1_1_U571 SOURCE tools.cpp:40 VARIABLE bound45 LOOP {} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_28ns_60_1_1_U573 SOURCE {} VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_60ns_92_1_1_U574 SOURCE {} VARIABLE bound4 LOOP {} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_92ns_120_1_1_U572 SOURCE tools.cpp:17 VARIABLE bound17 LOOP {} BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 42 BRAM 0 URAM 0}} Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_213_p2 SOURCE tools.cpp:62 VARIABLE add_ln62 LOOP VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_2_fu_274_p2 SOURCE tools.cpp:65 VARIABLE y_2 LOOP VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_2_fu_310_p2 SOURCE tools.cpp:68 VARIABLE x_2 LOOP VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_374_p2 SOURCE tools.cpp:71 VARIABLE add_ln71 LOOP VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_1_fu_400_p2 SOURCE tools.cpp:68 VARIABLE add_ln68_1 LOOP VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_1_fu_414_p2 SOURCE tools.cpp:65 VARIABLE add_ln65_1 LOOP VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Padding {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_205_p2 SOURCE {} VARIABLE add LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add8_fu_210_p2 SOURCE {} VARIABLE add8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add18_fu_234_p2 SOURCE {} VARIABLE add18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add23_fu_239_p2 SOURCE {} VARIABLE add23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_28ns_60_1_1_U604 SOURCE {} VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_60ns_92_1_1_U605 SOURCE {} VARIABLE bound4 LOOP {} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_92ns_120_1_1_U603 SOURCE {} VARIABLE bound17 LOOP {} BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 20 BRAM 0 URAM 0}} Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME row_buffer_U SOURCE tools.cpp:93 VARIABLE row_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 88 URAM 0 STORAGESUBTYPE {} STORAGESIZE {512 2720 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_419_p2 SOURCE tools.cpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME block_read_K_fu_499_p2 SOURCE tools.cpp:140 VARIABLE block_read_K LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_12_1_1_U621 SOURCE tools.cpp:143 VARIABLE mul_ln143 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_12ns_12ns_12s_12ns_12_4_1_U622 SOURCE tools.cpp:117 VARIABLE tmp LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_12ns_12ns_12s_12ns_12_4_1_U622 SOURCE tools.cpp:117 VARIABLE tmp1 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_12ns_12ns_12s_12ns_12_4_1_U622 SOURCE tools.cpp:143 VARIABLE add_ln143 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_1_fu_980_p2 SOURCE tools.cpp:143 VARIABLE add_ln143_1 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_1_fu_519_p2 SOURCE tools.cpp:144 VARIABLE cnt_1 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME count_simd_1_fu_538_p2 SOURCE tools.cpp:147 VARIABLE count_simd_1 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ofm_x_1_fu_562_p2 SOURCE tools.cpp:150 VARIABLE ofm_x_1 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_y_1_fu_591_p2 SOURCE tools.cpp:153 VARIABLE k_y_1 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME current_block_read_1_fu_625_p2 SOURCE tools.cpp:156 VARIABLE current_block_read_1 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME current_block_read_2_fu_645_p2 SOURCE tools.cpp:158 VARIABLE current_block_read_2 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_12ns_12_4_1_U623 SOURCE tools.cpp:166 VARIABLE mul_ln166 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_12ns_12_4_1_U623 SOURCE tools.cpp:166 VARIABLE add_ln166 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_1_fu_946_p2 SOURCE tools.cpp:166 VARIABLE add_ln166_1 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME current_line_simd_2_fu_697_p2 SOURCE tools.cpp:168 VARIABLE current_line_simd_2 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_296_p2 SOURCE tools.cpp:171 VARIABLE current_line_w_2 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_307_p2 SOURCE tools.cpp:174 VARIABLE read_block_6 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_318_p2 SOURCE tools.cpp:176 VARIABLE current_block_write_2 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME current_block_write_3_fu_898_p2 SOURCE tools.cpp:178 VARIABLE current_block_write_3 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME counter_internal_block_4_fu_733_p2 SOURCE tools.cpp:182 VARIABLE counter_internal_block_4 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_12ns_12_4_1_U624 SOURCE tools.cpp:123 VARIABLE mul_ln123 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_12ns_12_4_1_U624 SOURCE tools.cpp:123 VARIABLE add_ln123 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_1_fu_961_p2 SOURCE tools.cpp:123 VARIABLE add_ln123_1 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inp_4_fu_757_p2 SOURCE tools.cpp:124 VARIABLE inp_4 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME current_line_simd_1_fu_763_p2 SOURCE tools.cpp:125 VARIABLE current_line_simd_1 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_296_p2 SOURCE tools.cpp:128 VARIABLE current_line_w_1 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_307_p2 SOURCE tools.cpp:131 VARIABLE read_block_4 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_318_p2 SOURCE tools.cpp:132 VARIABLE current_block_write_1 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rep_1_fu_852_p2 SOURCE tools.cpp:117 VARIABLE rep_1 LOOP VITIS_LOOP_114_1_VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 4 BRAM 88 URAM 0}} Sliding {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U653 SOURCE tools.cpp:95 VARIABLE mul_ln95 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U652 SOURCE tools.cpp:95 VARIABLE mul_ln95_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_263_p2 SOURCE tools.cpp:95 VARIABLE add_ln95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_275_p0 SOURCE tools.cpp:95 VARIABLE sub_ln95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cycles_write_block_fu_221_p0 SOURCE tools.cpp:95 VARIABLE add_ln95_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_28ns_32_1_1_U650 SOURCE tools.cpp:95 VARIABLE cycles_write_block LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U653 SOURCE tools.cpp:96 VARIABLE mul_ln96 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_28ns_32_1_1_U651 SOURCE tools.cpp:96 VARIABLE cycles_read_block LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U652 SOURCE tools.cpp:98 VARIABLE mul_ln98 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_281_p2 SOURCE tools.cpp:98 VARIABLE add_ln98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_293_p0 SOURCE tools.cpp:98 VARIABLE sub_ln98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_1_fu_351_p2 SOURCE tools.cpp:98 VARIABLE add_ln98_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U652 SOURCE tools.cpp:98 VARIABLE mul_ln98_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME baseIter_fu_357_p2 SOURCE tools.cpp:98 VARIABLE baseIter LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub143_fu_392_p2 SOURCE tools.cpp:98 VARIABLE sub143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add63_fu_398_p2 SOURCE {} VARIABLE add63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_32ns_60_1_1_U649 SOURCE tools.cpp:93 VARIABLE mul_ln93 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 20 BRAM 88 URAM 0}} ConvertInputToArray_Pipeline_VITIS_LOOP_201_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rep_7_fu_249_p2 SOURCE tools.cpp:201 VARIABLE rep_7 LOOP VITIS_LOOP_201_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_fu_192_p2 SOURCE tools.cpp:251 VARIABLE add_ln251 LOOP VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln254_fu_238_p2 SOURCE tools.cpp:254 VARIABLE add_ln254 LOOP VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_32s_32_1_1_U717 SOURCE tools.cpp:254 VARIABLE empty_1050 LOOP VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_1051_fu_275_p2 SOURCE tools.cpp:254 VARIABLE empty_1051 LOOP VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln257_fu_290_p2 SOURCE tools.cpp:257 VARIABLE add_ln257 LOOP VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln254_1_fu_310_p2 SOURCE tools.cpp:254 VARIABLE add_ln254_1 LOOP VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_fu_304_p2 SOURCE tools.cpp:229 VARIABLE add_ln229 LOOP VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_3_VITIS_LOOP_237_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_2_fu_316_p2 SOURCE tools.cpp:229 VARIABLE m_2 LOOP VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_3_VITIS_LOOP_237_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_2_fu_385_p2 SOURCE tools.cpp:232 VARIABLE add_ln232_2 LOOP VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_3_VITIS_LOOP_237_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_28ns_32_1_1_U724 SOURCE tools.cpp:229 VARIABLE empty_1052 LOOP VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_3_VITIS_LOOP_237_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_2ns_32_1_1_U725 SOURCE tools.cpp:232 VARIABLE mul_ln232 LOOP VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_3_VITIS_LOOP_237_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_fu_477_p2 SOURCE tools.cpp:232 VARIABLE add_ln232 LOOP VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_3_VITIS_LOOP_237_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_1_fu_495_p2 SOURCE tools.cpp:232 VARIABLE add_ln232_1 LOOP VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_3_VITIS_LOOP_237_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_fu_510_p2 SOURCE tools.cpp:237 VARIABLE add_ln237 LOOP VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_3_VITIS_LOOP_237_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln234_fu_536_p2 SOURCE tools.cpp:234 VARIABLE add_ln234 LOOP VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_3_VITIS_LOOP_237_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_3_fu_556_p2 SOURCE tools.cpp:232 VARIABLE add_ln232_3 LOOP VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_3_VITIS_LOOP_237_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} ConvertWeightToStream {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_32ns_60_1_1_U739 SOURCE tools.cpp:226 VARIABLE bound39 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_60ns_88_1_1_U740 SOURCE tools.cpp:226 VARIABLE bound46 LOOP {} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U744 SOURCE {} VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U743 SOURCE {} VARIABLE mul14 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add8_fu_300_p2 SOURCE {} VARIABLE add8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_30ns_62_1_1_U742 SOURCE tools.cpp:229 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_64ns_92_1_1_U741 SOURCE tools.cpp:226 VARIABLE bound17 LOOP {} BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 34 BRAM 0 URAM 0}} ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln275_fu_264_p2 SOURCE tools.cpp:275 VARIABLE add_ln275 LOOP VITIS_LOOP_275_1_VITIS_LOOP_278_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln278_fu_291_p2 SOURCE tools.cpp:278 VARIABLE add_ln278 LOOP VITIS_LOOP_275_1_VITIS_LOOP_278_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MMWeightToArray_Pipeline_VITIS_LOOP_295_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rep_5_fu_224_p2 SOURCE tools.cpp:295 VARIABLE rep_5 LOOP VITIS_LOOP_295_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MuxWeightStream_Pipeline_VITIS_LOOP_314_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_660_p2 SOURCE tools.cpp:314 VARIABLE i_4 LOOP VITIS_LOOP_314_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} PE_Pipeline_VITIS_LOOP_385_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rep_3_fu_979_p2 SOURCE tools.cpp:385 VARIABLE rep_3 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U977 SOURCE tools.cpp:493 VARIABLE mul LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U948 SOURCE tools.cpp:493 VARIABLE add LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U978 SOURCE tools.cpp:493 VARIABLE mul234_s LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U954 SOURCE tools.cpp:493 VARIABLE add235_s LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U979 SOURCE tools.cpp:493 VARIABLE mul234_4 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U961 SOURCE tools.cpp:493 VARIABLE add235_4 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U980 SOURCE tools.cpp:493 VARIABLE mul234_5 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U969 SOURCE tools.cpp:493 VARIABLE add235_5 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U981 SOURCE tools.cpp:493 VARIABLE mul234_1 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U949 SOURCE tools.cpp:493 VARIABLE add235_1 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U982 SOURCE tools.cpp:493 VARIABLE mul1 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U950 SOURCE tools.cpp:493 VARIABLE add1 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U983 SOURCE tools.cpp:493 VARIABLE mul234_6 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U955 SOURCE tools.cpp:493 VARIABLE add235_6 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U984 SOURCE tools.cpp:493 VARIABLE mul234_7 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U962 SOURCE tools.cpp:493 VARIABLE add235_7 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U981 SOURCE tools.cpp:493 VARIABLE mul234_8 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U970 SOURCE tools.cpp:493 VARIABLE add235_8 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U985 SOURCE tools.cpp:493 VARIABLE mul234_9 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U951 SOURCE tools.cpp:493 VARIABLE add235_9 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U986 SOURCE tools.cpp:493 VARIABLE mul234_1_1 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U956 SOURCE tools.cpp:493 VARIABLE add235_1_1 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U987 SOURCE tools.cpp:493 VARIABLE mul234_1_2 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U988 SOURCE tools.cpp:493 VARIABLE mul234_1_3 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U989 SOURCE tools.cpp:493 VARIABLE mul234_2 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U990 SOURCE tools.cpp:493 VARIABLE mul234_2_1 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U991 SOURCE tools.cpp:493 VARIABLE mul234_2_2 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U992 SOURCE tools.cpp:493 VARIABLE mul234_2_3 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U993 SOURCE tools.cpp:493 VARIABLE mul234_3 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U994 SOURCE tools.cpp:493 VARIABLE mul234_3_1 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U995 SOURCE tools.cpp:493 VARIABLE mul234_3_2 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U996 SOURCE tools.cpp:493 VARIABLE mul234_3_3 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME flag_4_fu_1065_p2 SOURCE tools.cpp:512 VARIABLE flag_4 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U966 SOURCE tools.cpp:493 VARIABLE add235_1_s LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U974 SOURCE tools.cpp:493 VARIABLE add235_1_4 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U952 SOURCE tools.cpp:493 VARIABLE add235_2 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U959 SOURCE tools.cpp:493 VARIABLE add235_2_s LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U967 SOURCE tools.cpp:493 VARIABLE add235_2_4 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U975 SOURCE tools.cpp:493 VARIABLE add235_2_5 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U953 SOURCE tools.cpp:493 VARIABLE add235_3 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U960 SOURCE tools.cpp:493 VARIABLE add235_3_s LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U968 SOURCE tools.cpp:493 VARIABLE add235_3_4 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U976 SOURCE tools.cpp:493 VARIABLE add235_3_5 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add335_cast_fu_2083_p2 SOURCE tools.cpp:512 VARIABLE add335_cast LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U963 SOURCE tools.cpp:493 VARIABLE add235_1_2 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U971 SOURCE tools.cpp:493 VARIABLE add235_1_3 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U949 SOURCE tools.cpp:493 VARIABLE add235_10 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U957 SOURCE tools.cpp:493 VARIABLE add235_2_1 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U964 SOURCE tools.cpp:493 VARIABLE add235_2_2 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U972 SOURCE tools.cpp:493 VARIABLE add235_2_3 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U952 SOURCE tools.cpp:493 VARIABLE add235_11 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U958 SOURCE tools.cpp:493 VARIABLE add235_3_1 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U965 SOURCE tools.cpp:493 VARIABLE add235_3_2 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U973 SOURCE tools.cpp:493 VARIABLE add235_3_3 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln546_fu_2358_p2 SOURCE tools.cpp:546 VARIABLE add_ln546 LOOP VITIS_LOOP_385_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 118 BRAM 0 URAM 0}} PE {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_89_p2 SOURCE {} VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub267_fu_101_p2 SOURCE {} VARIABLE sub267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add304_1_fu_107_p2 SOURCE {} VARIABLE add304_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add304_2_fu_113_p2 SOURCE {} VARIABLE add304_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add304_3_fu_119_p2 SOURCE {} VARIABLE add304_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 118 BRAM 0 URAM 0}} ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln592_fu_1083_p2 SOURCE tools.cpp:592 VARIABLE add_ln592 LOOP VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_VITIS_LOOP_600_8_VITIS_LOOP_602_9_VITIS_LOOP_604_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln598_fu_1195_p2 SOURCE tools.cpp:598 VARIABLE add_ln598 LOOP VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_VITIS_LOOP_600_8_VITIS_LOOP_602_9_VITIS_LOOP_604_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln602_fu_1277_p2 SOURCE tools.cpp:602 VARIABLE add_ln602 LOOP VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_VITIS_LOOP_600_8_VITIS_LOOP_602_9_VITIS_LOOP_604_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln604_fu_1337_p2 SOURCE tools.cpp:604 VARIABLE add_ln604 LOOP VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_VITIS_LOOP_600_8_VITIS_LOOP_602_9_VITIS_LOOP_604_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln602_1_fu_1343_p2 SOURCE tools.cpp:602 VARIABLE add_ln602_1 LOOP VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_VITIS_LOOP_600_8_VITIS_LOOP_602_9_VITIS_LOOP_604_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln600_fu_1357_p2 SOURCE tools.cpp:600 VARIABLE add_ln600 LOOP VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_VITIS_LOOP_600_8_VITIS_LOOP_602_9_VITIS_LOOP_604_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln598_1_fu_1377_p2 SOURCE tools.cpp:598 VARIABLE add_ln598_1 LOOP VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_VITIS_LOOP_600_8_VITIS_LOOP_602_9_VITIS_LOOP_604_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln595_fu_1391_p2 SOURCE tools.cpp:595 VARIABLE add_ln595 LOOP VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_VITIS_LOOP_600_8_VITIS_LOOP_602_9_VITIS_LOOP_604_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ConvertToOutStream_Pipeline_VITIS_LOOP_570_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h_2_fu_984_p2 SOURCE tools.cpp:570 VARIABLE h_2 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1207 SOURCE tools.cpp:582 VARIABLE psum LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1223 SOURCE tools.cpp:582 VARIABLE psum_1 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1239 SOURCE tools.cpp:582 VARIABLE psum_2 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1255 SOURCE tools.cpp:582 VARIABLE psum_3 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1208 SOURCE tools.cpp:582 VARIABLE psum_4 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1224 SOURCE tools.cpp:582 VARIABLE psum_5 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1240 SOURCE tools.cpp:582 VARIABLE psum_6 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1256 SOURCE tools.cpp:582 VARIABLE psum_7 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1209 SOURCE tools.cpp:582 VARIABLE psum_8 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1225 SOURCE tools.cpp:582 VARIABLE psum_9 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1241 SOURCE tools.cpp:582 VARIABLE psum_10 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1257 SOURCE tools.cpp:582 VARIABLE psum_11 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1210 SOURCE tools.cpp:582 VARIABLE psum_12 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1226 SOURCE tools.cpp:582 VARIABLE psum_13 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1242 SOURCE tools.cpp:582 VARIABLE psum_14 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1258 SOURCE tools.cpp:582 VARIABLE psum_15 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1211 SOURCE tools.cpp:582 VARIABLE psum_16 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1227 SOURCE tools.cpp:582 VARIABLE psum_17 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1243 SOURCE tools.cpp:582 VARIABLE psum_18 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1259 SOURCE tools.cpp:582 VARIABLE psum_19 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1212 SOURCE tools.cpp:582 VARIABLE psum_20 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1228 SOURCE tools.cpp:582 VARIABLE psum_21 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1244 SOURCE tools.cpp:582 VARIABLE psum_22 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1260 SOURCE tools.cpp:582 VARIABLE psum_23 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1213 SOURCE tools.cpp:582 VARIABLE psum_24 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1229 SOURCE tools.cpp:582 VARIABLE psum_25 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1245 SOURCE tools.cpp:582 VARIABLE psum_26 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1261 SOURCE tools.cpp:582 VARIABLE psum_27 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1214 SOURCE tools.cpp:582 VARIABLE psum_28 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1230 SOURCE tools.cpp:582 VARIABLE psum_29 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1246 SOURCE tools.cpp:582 VARIABLE psum_30 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1262 SOURCE tools.cpp:582 VARIABLE psum_31 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1215 SOURCE tools.cpp:582 VARIABLE psum_32 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1231 SOURCE tools.cpp:582 VARIABLE psum_33 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1247 SOURCE tools.cpp:582 VARIABLE psum_34 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1263 SOURCE tools.cpp:582 VARIABLE psum_35 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1216 SOURCE tools.cpp:582 VARIABLE psum_36 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1232 SOURCE tools.cpp:582 VARIABLE psum_37 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1248 SOURCE tools.cpp:582 VARIABLE psum_38 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1264 SOURCE tools.cpp:582 VARIABLE psum_39 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1217 SOURCE tools.cpp:582 VARIABLE psum_40 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1233 SOURCE tools.cpp:582 VARIABLE psum_41 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1249 SOURCE tools.cpp:582 VARIABLE psum_42 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1265 SOURCE tools.cpp:582 VARIABLE psum_43 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1218 SOURCE tools.cpp:582 VARIABLE psum_44 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1234 SOURCE tools.cpp:582 VARIABLE psum_45 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1250 SOURCE tools.cpp:582 VARIABLE psum_46 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1266 SOURCE tools.cpp:582 VARIABLE psum_47 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1219 SOURCE tools.cpp:582 VARIABLE psum_48 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1235 SOURCE tools.cpp:582 VARIABLE psum_49 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1251 SOURCE tools.cpp:582 VARIABLE psum_50 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1267 SOURCE tools.cpp:582 VARIABLE psum_51 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1220 SOURCE tools.cpp:582 VARIABLE psum_52 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1236 SOURCE tools.cpp:582 VARIABLE psum_53 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1252 SOURCE tools.cpp:582 VARIABLE psum_54 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1268 SOURCE tools.cpp:582 VARIABLE psum_55 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1221 SOURCE tools.cpp:582 VARIABLE psum_56 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1237 SOURCE tools.cpp:582 VARIABLE psum_57 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1253 SOURCE tools.cpp:582 VARIABLE psum_58 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1269 SOURCE tools.cpp:582 VARIABLE psum_59 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1222 SOURCE tools.cpp:582 VARIABLE psum_60 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1238 SOURCE tools.cpp:582 VARIABLE psum_61 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1254 SOURCE tools.cpp:582 VARIABLE psum_62 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1270 SOURCE tools.cpp:582 VARIABLE psum_63 LOOP VITIS_LOOP_570_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}}} AREA {DSP 128 BRAM 0 URAM 0}} ConvertToOutStream {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_36ns_64_1_1_U1352 SOURCE {} VARIABLE bound69 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 132 BRAM 0 URAM 0}} ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln624_1_fu_5757_p2 SOURCE tools.cpp:624 VARIABLE add_ln624_1 LOOP VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITIS_LOOP_633_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln624_fu_5942_p2 SOURCE tools.cpp:624 VARIABLE add_ln624 LOOP VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITIS_LOOP_633_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_3_fu_5856_p2 SOURCE tools.cpp:630 VARIABLE j_3 LOOP VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITIS_LOOP_633_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1457 SOURCE tools.cpp:645 VARIABLE psum_576 LOOP VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITIS_LOOP_633_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1458 SOURCE tools.cpp:645 VARIABLE psum_578 LOOP VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITIS_LOOP_633_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1459 SOURCE tools.cpp:645 VARIABLE psum_580 LOOP VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITIS_LOOP_633_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1460 SOURCE tools.cpp:645 VARIABLE psum_582 LOOP VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITIS_LOOP_633_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1461 SOURCE tools.cpp:645 VARIABLE psum_584 LOOP VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITIS_LOOP_633_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1462 SOURCE tools.cpp:645 VARIABLE psum_586 LOOP VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITIS_LOOP_633_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1463 SOURCE tools.cpp:645 VARIABLE psum_588 LOOP VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITIS_LOOP_633_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1464 SOURCE tools.cpp:645 VARIABLE psum_590 LOOP VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITIS_LOOP_633_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1465 SOURCE tools.cpp:645 VARIABLE psum_592 LOOP VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITIS_LOOP_633_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1466 SOURCE tools.cpp:645 VARIABLE psum_594 LOOP VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITIS_LOOP_633_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1467 SOURCE tools.cpp:645 VARIABLE psum_596 LOOP VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITIS_LOOP_633_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1468 SOURCE tools.cpp:645 VARIABLE psum_598 LOOP VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITIS_LOOP_633_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1469 SOURCE tools.cpp:645 VARIABLE psum_600 LOOP VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITIS_LOOP_633_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1470 SOURCE tools.cpp:645 VARIABLE psum_602 LOOP VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITIS_LOOP_633_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1471 SOURCE tools.cpp:645 VARIABLE psum_604 LOOP VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITIS_LOOP_633_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1472 SOURCE tools.cpp:645 VARIABLE psum_606 LOOP VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITIS_LOOP_633_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln633_fu_5904_p2 SOURCE tools.cpp:633 VARIABLE add_ln633 LOOP VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITIS_LOOP_633_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln630_1_fu_5910_p2 SOURCE tools.cpp:630 VARIABLE add_ln630_1 LOOP VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITIS_LOOP_633_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln627_fu_5768_p2 SOURCE tools.cpp:627 VARIABLE add_ln627 LOOP VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITIS_LOOP_633_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 32 BRAM 0 URAM 0}} ConvToOutStream {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_28ns_32_1_1_U1642 SOURCE {} VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1643 SOURCE {} VARIABLE mul8_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_789_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U1640 SOURCE {} VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_64ns_96_1_1_U1641 SOURCE {} VARIABLE bound4 LOOP {} BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_96ns_124_1_1_U1639 SOURCE tools.cpp:624 VARIABLE bound1041 LOOP {} BUNDLEDNAME {} DSP 12 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 62 BRAM 0 URAM 0}} ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln663_1_fu_4303_p2 SOURCE tools.cpp:663 VARIABLE add_ln663_1 LOOP VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_670_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln663_fu_4321_p2 SOURCE tools.cpp:663 VARIABLE add_ln663 LOOP VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_670_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln666_fu_4379_p2 SOURCE tools.cpp:666 VARIABLE add_ln666 LOOP VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_670_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln668_fu_4415_p2 SOURCE tools.cpp:668 VARIABLE add_ln668 LOOP VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_670_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_2ns_9_1_1_U1803 SOURCE tools.cpp:668 VARIABLE mul26_i LOOP VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_670_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_1085_fu_4502_p2 SOURCE tools.cpp:663 VARIABLE empty_1085 LOOP VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_670_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U1802 SOURCE tools.cpp:674 VARIABLE add_i LOOP VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_670_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_4_fu_4514_p2 SOURCE tools.cpp:670 VARIABLE j_4 LOOP VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_670_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln668_1_fu_4520_p2 SOURCE tools.cpp:668 VARIABLE add_ln668_1 LOOP VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_670_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln666_1_fu_4534_p2 SOURCE tools.cpp:666 VARIABLE add_ln666_1 LOOP VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_670_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} ConvBias {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2195 SOURCE {} VARIABLE mul_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_36ns_64_1_1_U2194 SOURCE tools.cpp:663 VARIABLE bound19 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 9 BRAM 0 URAM 0}} ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln688_1_fu_4045_p2 SOURCE tools.cpp:688 VARIABLE add_ln688_1 LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln688_fu_4057_p2 SOURCE tools.cpp:688 VARIABLE add_ln688 LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2588 SOURCE tools.cpp:702 VARIABLE var LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_6_no_dsp_1_U2593 SOURCE {D:/Applications/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464} VARIABLE sqrt_var_1 LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub27_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul28_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE temp_3 LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub127_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul128_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div127_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add126_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub126_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul127_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div126_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add125_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub125_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul126_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div125_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add124_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub124_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul125_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div124_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add123_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub123_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul124_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div123_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add122_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub122_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul123_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div122_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add121_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub121_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul122_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div121_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add120_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub120_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul121_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div120_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add119_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub119_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul120_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div119_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add118_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub118_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul119_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div118_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add117_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub117_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul118_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div117_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add116_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub116_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul117_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div116_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add115_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub115_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul116_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div115_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add114_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub114_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul115_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div114_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add113_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub113_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul114_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div113_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add112_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub112_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul113_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div112_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add111_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub111_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul112_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div111_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add110_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub110_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul111_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div110_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add109_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub109_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul110_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div109_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add108_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub108_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul109_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div108_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add107_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub107_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul108_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div107_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add106_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub106_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul107_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div106_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add105_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub105_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul106_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div105_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add104_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub104_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul105_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div104_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add103_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub103_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul104_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div103_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add102_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub102_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul103_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div102_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add101_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub101_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul102_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div101_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add100_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub100_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul101_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div100_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add99_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub99_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul100_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div99_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add98_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub98_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul99_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div98_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add97_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub97_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul98_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div97_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add96_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub96_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul97_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div96_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add95_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub95_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul96_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div95_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add94_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub94_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul95_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div94_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add93_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub93_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul94_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div93_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add92_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub92_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul93_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div92_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add91_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub91_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul92_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div91_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add90_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub90_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul91_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div90_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add89_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub89_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul90_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div89_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add88_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub88_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul89_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div88_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add87_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub87_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul88_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div87_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add86_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub86_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul87_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div86_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add85_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub85_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul86_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div85_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add84_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub84_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul85_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div84_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add83_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub83_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul84_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div83_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add82_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub82_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul83_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div82_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add81_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub81_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul82_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div81_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add80_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub80_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul81_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div80_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add79_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub79_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul80_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div79_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add78_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub78_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul79_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div78_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add77_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub77_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul78_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div77_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add76_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub76_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul77_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div76_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add75_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub75_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul76_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div75_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add74_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub74_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul75_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div74_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add73_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub73_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul74_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div73_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add72_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub72_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul73_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div72_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add71_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub71_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul72_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div71_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add70_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub70_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul71_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div70_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add69_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub69_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul70_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div69_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add68_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub68_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul69_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div68_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add67_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub67_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul68_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div67_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add66_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub66_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul67_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div66_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add65_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub65_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul66_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div65_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add64_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub64_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul65_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div64_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add63_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub63_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul64_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div63_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add62_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub62_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul63_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div62_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add61_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub61_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul62_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div61_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add60_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub60_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul61_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div60_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add59_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub59_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul60_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div59_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add58_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub58_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul59_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div58_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add57_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub57_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul58_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div57_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add56_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub56_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul57_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div56_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add55_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub55_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul56_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div55_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add54_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub54_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul55_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div54_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add53_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub53_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul54_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div53_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add52_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub52_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul53_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div52_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add51_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub51_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul52_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div51_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add50_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub50_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul51_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div50_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add49_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub49_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul50_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div49_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add48_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub48_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul49_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div48_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add47_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub47_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul48_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div47_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add46_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub46_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul47_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div46_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add45_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub45_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul46_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div45_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add44_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub44_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul45_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div44_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add43_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub43_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul44_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div43_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add42_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub42_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul43_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div42_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add41_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub41_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul42_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div41_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add40_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub40_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul41_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div40_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add39_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub39_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul40_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div39_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add38_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub38_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul39_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div38_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add37_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub37_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul38_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div37_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add36_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub36_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul37_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div36_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add35_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub35_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul36_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div35_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add34_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub34_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul35_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div34_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add33_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub33_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul34_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div33_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add32_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub32_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul33_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div32_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add31_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub31_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul32_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div31_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add30_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub30_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul31_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div30_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add29_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub29_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul30_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div29_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add28_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub28_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul29_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div28_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add27_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub26_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul27_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div27_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add26_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub25_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul26_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div26_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add25_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub24_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul25_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div25_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add24_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub23_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul24_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div24_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add23_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub22_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul23_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div23_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add22_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub21_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul22_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div22_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add21_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub20_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul21_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div21_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add20_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub19_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul20_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div20_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add19_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub18_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul19_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div19_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add18_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub17_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul18_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div18_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add17_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub16_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul17_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div17_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add16_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub15_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul16_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div16_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add15_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub14_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul15_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div15_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add14_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub13_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul14_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div14_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add13_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub12_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul13_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div13_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add12_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub11_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul12_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div12_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add11_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub10_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul11_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div11_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add10_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub9_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul10_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div10_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add1_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub8_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul1_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div8_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add9_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub7_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul9_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div7_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add8_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub6_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul8_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div6_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add7_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub5_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul7_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div5_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add6_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub4_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul6_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div4_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add5_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub3_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul5_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div2_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add4_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub2_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul4_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div1_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add3_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub1_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul3_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div9_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add2_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U2589 SOURCE tools.cpp:708 VARIABLE sub_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U2591 SOURCE tools.cpp:708 VARIABLE mul2_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_6_no_dsp_1_U2592 SOURCE tools.cpp:708 VARIABLE div3_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U2590 SOURCE tools.cpp:708 VARIABLE add_i LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_6_fu_4094_p2 SOURCE tools.cpp:691 VARIABLE i_6 LOOP VITIS_LOOP_688_1_VITIS_LOOP_691_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 9 BRAM 0 URAM 0}} ConvBN {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U2984 SOURCE tools.cpp:681 VARIABLE mul_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U2983 SOURCE tools.cpp:681 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 16 BRAM 0 URAM 0}} ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln734_fu_417_p2 SOURCE tools.cpp:734 VARIABLE add_ln734 LOOP VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP_742_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_435_p2 SOURCE tools.cpp:734 VARIABLE i_2 LOOP VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP_742_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln737_fu_487_p2 SOURCE tools.cpp:737 VARIABLE add_ln737 LOOP VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP_742_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_fu_539_p2 SOURCE tools.cpp:740 VARIABLE add_ln740 LOOP VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP_742_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U3375 SOURCE tools.cpp:734 VARIABLE mul58 LOOP VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP_742_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln744_2_fu_625_p2 SOURCE tools.cpp:744 VARIABLE add_ln744_2 LOOP VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP_742_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln742_fu_650_p2 SOURCE tools.cpp:742 VARIABLE add_ln742 LOOP VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP_742_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln740_1_fu_656_p2 SOURCE tools.cpp:740 VARIABLE add_ln740_1 LOOP VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP_742_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln737_1_fu_670_p2 SOURCE tools.cpp:737 VARIABLE add_ln737_1 LOOP VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP_742_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln718_2_fu_1728_p2 SOURCE tools.cpp:718 VARIABLE add_ln718_2 LOOP VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln718_1_fu_1849_p2 SOURCE tools.cpp:718 VARIABLE add_ln718_1 LOOP VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_2_fu_1771_p2 SOURCE tools.cpp:721 VARIABLE r_2 LOOP VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U3397 SOURCE tools.cpp:721 VARIABLE mul22 LOOP VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_1800_p2 SOURCE tools.cpp:721 VARIABLE tmp LOOP VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U3398 SOURCE tools.cpp:714 VARIABLE tmp2 LOOP VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln727_fu_1866_p2 SOURCE tools.cpp:727 VARIABLE add_ln727 LOOP VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln727_1_fu_1884_p2 SOURCE tools.cpp:727 VARIABLE add_ln727_1 LOOP VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln724_fu_1806_p2 SOURCE tools.cpp:724 VARIABLE add_ln724 LOOP VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln721_1_fu_1812_p2 SOURCE tools.cpp:721 VARIABLE add_ln721_1 LOOP VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} ResOutput {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U3533 SOURCE {} VARIABLE bound37 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add3_fu_799_p2 SOURCE {} VARIABLE add3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln718_fu_805_p2 SOURCE tools.cpp:718 VARIABLE add_ln718 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U3533 SOURCE tools.cpp:718 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_64ns_96_1_1_U3534 SOURCE tools.cpp:718 VARIABLE bound4 LOOP {} BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 21 BRAM 0 URAM 0}} top {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Output_r_c_U SOURCE top.cpp:17 VARIABLE Output_r_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 11 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME K_c58_U SOURCE top.cpp:17 VARIABLE K_c58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME P_c60_U SOURCE top.cpp:17 VARIABLE P_c60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME S_c61_U SOURCE top.cpp:17 VARIABLE S_c61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME num_w_sa_loc_c35_channel_U SOURCE top.cpp:17 VARIABLE num_w_sa_loc_c35_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {30 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME num_w_sa_loc_c36_channel_U SOURCE top.cpp:17 VARIABLE num_w_sa_loc_c36_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {30 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_r_1_loc_c38_channel_U SOURCE top.cpp:17 VARIABLE out_r_1_loc_c38_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 7 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_c_1_loc_c41_channel_U SOURCE top.cpp:17 VARIABLE out_c_1_loc_c41_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 5 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME num_a_sa_2_loc_c43_channel_U SOURCE top.cpp:17 VARIABLE num_a_sa_2_loc_c43_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_U SOURCE top.cpp:46 VARIABLE fifo_norm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_1_U SOURCE top.cpp:46 VARIABLE fifo_norm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_2_U SOURCE top.cpp:46 VARIABLE fifo_norm_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_3_U SOURCE top.cpp:46 VARIABLE fifo_norm_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_4_U SOURCE top.cpp:46 VARIABLE fifo_norm_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_5_U SOURCE top.cpp:46 VARIABLE fifo_norm_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_6_U SOURCE top.cpp:46 VARIABLE fifo_norm_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_7_U SOURCE top.cpp:46 VARIABLE fifo_norm_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_8_U SOURCE top.cpp:46 VARIABLE fifo_norm_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_9_U SOURCE top.cpp:46 VARIABLE fifo_norm_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_10_U SOURCE top.cpp:46 VARIABLE fifo_norm_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_11_U SOURCE top.cpp:46 VARIABLE fifo_norm_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_12_U SOURCE top.cpp:46 VARIABLE fifo_norm_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_13_U SOURCE top.cpp:46 VARIABLE fifo_norm_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_14_U SOURCE top.cpp:46 VARIABLE fifo_norm_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_15_U SOURCE top.cpp:46 VARIABLE fifo_norm_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_16_U SOURCE top.cpp:46 VARIABLE fifo_norm_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_17_U SOURCE top.cpp:46 VARIABLE fifo_norm_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_18_U SOURCE top.cpp:46 VARIABLE fifo_norm_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_19_U SOURCE top.cpp:46 VARIABLE fifo_norm_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_20_U SOURCE top.cpp:46 VARIABLE fifo_norm_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_21_U SOURCE top.cpp:46 VARIABLE fifo_norm_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_22_U SOURCE top.cpp:46 VARIABLE fifo_norm_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_23_U SOURCE top.cpp:46 VARIABLE fifo_norm_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_24_U SOURCE top.cpp:46 VARIABLE fifo_norm_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_25_U SOURCE top.cpp:46 VARIABLE fifo_norm_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_26_U SOURCE top.cpp:46 VARIABLE fifo_norm_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_27_U SOURCE top.cpp:46 VARIABLE fifo_norm_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_28_U SOURCE top.cpp:46 VARIABLE fifo_norm_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_29_U SOURCE top.cpp:46 VARIABLE fifo_norm_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_30_U SOURCE top.cpp:46 VARIABLE fifo_norm_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_31_U SOURCE top.cpp:46 VARIABLE fifo_norm_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_32_U SOURCE top.cpp:46 VARIABLE fifo_norm_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_33_U SOURCE top.cpp:46 VARIABLE fifo_norm_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_34_U SOURCE top.cpp:46 VARIABLE fifo_norm_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_35_U SOURCE top.cpp:46 VARIABLE fifo_norm_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_36_U SOURCE top.cpp:46 VARIABLE fifo_norm_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_37_U SOURCE top.cpp:46 VARIABLE fifo_norm_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_38_U SOURCE top.cpp:46 VARIABLE fifo_norm_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_39_U SOURCE top.cpp:46 VARIABLE fifo_norm_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_40_U SOURCE top.cpp:46 VARIABLE fifo_norm_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_41_U SOURCE top.cpp:46 VARIABLE fifo_norm_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_42_U SOURCE top.cpp:46 VARIABLE fifo_norm_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_43_U SOURCE top.cpp:46 VARIABLE fifo_norm_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_44_U SOURCE top.cpp:46 VARIABLE fifo_norm_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_45_U SOURCE top.cpp:46 VARIABLE fifo_norm_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_46_U SOURCE top.cpp:46 VARIABLE fifo_norm_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_47_U SOURCE top.cpp:46 VARIABLE fifo_norm_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_48_U SOURCE top.cpp:46 VARIABLE fifo_norm_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_49_U SOURCE top.cpp:46 VARIABLE fifo_norm_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_50_U SOURCE top.cpp:46 VARIABLE fifo_norm_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_51_U SOURCE top.cpp:46 VARIABLE fifo_norm_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_52_U SOURCE top.cpp:46 VARIABLE fifo_norm_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_53_U SOURCE top.cpp:46 VARIABLE fifo_norm_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_54_U SOURCE top.cpp:46 VARIABLE fifo_norm_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_55_U SOURCE top.cpp:46 VARIABLE fifo_norm_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_56_U SOURCE top.cpp:46 VARIABLE fifo_norm_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_57_U SOURCE top.cpp:46 VARIABLE fifo_norm_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_58_U SOURCE top.cpp:46 VARIABLE fifo_norm_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_59_U SOURCE top.cpp:46 VARIABLE fifo_norm_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_60_U SOURCE top.cpp:46 VARIABLE fifo_norm_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_61_U SOURCE top.cpp:46 VARIABLE fifo_norm_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_62_U SOURCE top.cpp:46 VARIABLE fifo_norm_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_63_U SOURCE top.cpp:46 VARIABLE fifo_norm_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_64_U SOURCE top.cpp:46 VARIABLE fifo_norm_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_65_U SOURCE top.cpp:46 VARIABLE fifo_norm_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_66_U SOURCE top.cpp:46 VARIABLE fifo_norm_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_67_U SOURCE top.cpp:46 VARIABLE fifo_norm_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_68_U SOURCE top.cpp:46 VARIABLE fifo_norm_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_69_U SOURCE top.cpp:46 VARIABLE fifo_norm_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_70_U SOURCE top.cpp:46 VARIABLE fifo_norm_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_71_U SOURCE top.cpp:46 VARIABLE fifo_norm_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_72_U SOURCE top.cpp:46 VARIABLE fifo_norm_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_73_U SOURCE top.cpp:46 VARIABLE fifo_norm_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_74_U SOURCE top.cpp:46 VARIABLE fifo_norm_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_75_U SOURCE top.cpp:46 VARIABLE fifo_norm_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_76_U SOURCE top.cpp:46 VARIABLE fifo_norm_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_77_U SOURCE top.cpp:46 VARIABLE fifo_norm_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_78_U SOURCE top.cpp:46 VARIABLE fifo_norm_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_79_U SOURCE top.cpp:46 VARIABLE fifo_norm_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_80_U SOURCE top.cpp:46 VARIABLE fifo_norm_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_81_U SOURCE top.cpp:46 VARIABLE fifo_norm_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_82_U SOURCE top.cpp:46 VARIABLE fifo_norm_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_83_U SOURCE top.cpp:46 VARIABLE fifo_norm_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_84_U SOURCE top.cpp:46 VARIABLE fifo_norm_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_85_U SOURCE top.cpp:46 VARIABLE fifo_norm_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_86_U SOURCE top.cpp:46 VARIABLE fifo_norm_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_87_U SOURCE top.cpp:46 VARIABLE fifo_norm_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_88_U SOURCE top.cpp:46 VARIABLE fifo_norm_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_89_U SOURCE top.cpp:46 VARIABLE fifo_norm_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_90_U SOURCE top.cpp:46 VARIABLE fifo_norm_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_91_U SOURCE top.cpp:46 VARIABLE fifo_norm_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_92_U SOURCE top.cpp:46 VARIABLE fifo_norm_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_93_U SOURCE top.cpp:46 VARIABLE fifo_norm_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_94_U SOURCE top.cpp:46 VARIABLE fifo_norm_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_95_U SOURCE top.cpp:46 VARIABLE fifo_norm_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_96_U SOURCE top.cpp:46 VARIABLE fifo_norm_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_97_U SOURCE top.cpp:46 VARIABLE fifo_norm_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_98_U SOURCE top.cpp:46 VARIABLE fifo_norm_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_99_U SOURCE top.cpp:46 VARIABLE fifo_norm_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_100_U SOURCE top.cpp:46 VARIABLE fifo_norm_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_101_U SOURCE top.cpp:46 VARIABLE fifo_norm_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_102_U SOURCE top.cpp:46 VARIABLE fifo_norm_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_103_U SOURCE top.cpp:46 VARIABLE fifo_norm_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_104_U SOURCE top.cpp:46 VARIABLE fifo_norm_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_105_U SOURCE top.cpp:46 VARIABLE fifo_norm_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_106_U SOURCE top.cpp:46 VARIABLE fifo_norm_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_107_U SOURCE top.cpp:46 VARIABLE fifo_norm_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_108_U SOURCE top.cpp:46 VARIABLE fifo_norm_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_109_U SOURCE top.cpp:46 VARIABLE fifo_norm_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_110_U SOURCE top.cpp:46 VARIABLE fifo_norm_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_111_U SOURCE top.cpp:46 VARIABLE fifo_norm_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_112_U SOURCE top.cpp:46 VARIABLE fifo_norm_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_113_U SOURCE top.cpp:46 VARIABLE fifo_norm_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_114_U SOURCE top.cpp:46 VARIABLE fifo_norm_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_115_U SOURCE top.cpp:46 VARIABLE fifo_norm_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_116_U SOURCE top.cpp:46 VARIABLE fifo_norm_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_117_U SOURCE top.cpp:46 VARIABLE fifo_norm_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_118_U SOURCE top.cpp:46 VARIABLE fifo_norm_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_119_U SOURCE top.cpp:46 VARIABLE fifo_norm_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_120_U SOURCE top.cpp:46 VARIABLE fifo_norm_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_121_U SOURCE top.cpp:46 VARIABLE fifo_norm_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_122_U SOURCE top.cpp:46 VARIABLE fifo_norm_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_123_U SOURCE top.cpp:46 VARIABLE fifo_norm_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_124_U SOURCE top.cpp:46 VARIABLE fifo_norm_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_125_U SOURCE top.cpp:46 VARIABLE fifo_norm_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_126_U SOURCE top.cpp:46 VARIABLE fifo_norm_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_norm_127_U SOURCE top.cpp:46 VARIABLE fifo_norm_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_U SOURCE top.cpp:44 VARIABLE fifo_bias LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_1_U SOURCE top.cpp:44 VARIABLE fifo_bias_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_2_U SOURCE top.cpp:44 VARIABLE fifo_bias_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_3_U SOURCE top.cpp:44 VARIABLE fifo_bias_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_4_U SOURCE top.cpp:44 VARIABLE fifo_bias_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_5_U SOURCE top.cpp:44 VARIABLE fifo_bias_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_6_U SOURCE top.cpp:44 VARIABLE fifo_bias_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_7_U SOURCE top.cpp:44 VARIABLE fifo_bias_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_8_U SOURCE top.cpp:44 VARIABLE fifo_bias_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_9_U SOURCE top.cpp:44 VARIABLE fifo_bias_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_10_U SOURCE top.cpp:44 VARIABLE fifo_bias_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_11_U SOURCE top.cpp:44 VARIABLE fifo_bias_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_12_U SOURCE top.cpp:44 VARIABLE fifo_bias_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_13_U SOURCE top.cpp:44 VARIABLE fifo_bias_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_14_U SOURCE top.cpp:44 VARIABLE fifo_bias_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_15_U SOURCE top.cpp:44 VARIABLE fifo_bias_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_16_U SOURCE top.cpp:44 VARIABLE fifo_bias_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_17_U SOURCE top.cpp:44 VARIABLE fifo_bias_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_18_U SOURCE top.cpp:44 VARIABLE fifo_bias_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_19_U SOURCE top.cpp:44 VARIABLE fifo_bias_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_20_U SOURCE top.cpp:44 VARIABLE fifo_bias_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_21_U SOURCE top.cpp:44 VARIABLE fifo_bias_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_22_U SOURCE top.cpp:44 VARIABLE fifo_bias_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_23_U SOURCE top.cpp:44 VARIABLE fifo_bias_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_24_U SOURCE top.cpp:44 VARIABLE fifo_bias_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_25_U SOURCE top.cpp:44 VARIABLE fifo_bias_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_26_U SOURCE top.cpp:44 VARIABLE fifo_bias_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_27_U SOURCE top.cpp:44 VARIABLE fifo_bias_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_28_U SOURCE top.cpp:44 VARIABLE fifo_bias_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_29_U SOURCE top.cpp:44 VARIABLE fifo_bias_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_30_U SOURCE top.cpp:44 VARIABLE fifo_bias_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_31_U SOURCE top.cpp:44 VARIABLE fifo_bias_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_32_U SOURCE top.cpp:44 VARIABLE fifo_bias_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_33_U SOURCE top.cpp:44 VARIABLE fifo_bias_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_34_U SOURCE top.cpp:44 VARIABLE fifo_bias_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_35_U SOURCE top.cpp:44 VARIABLE fifo_bias_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_36_U SOURCE top.cpp:44 VARIABLE fifo_bias_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_37_U SOURCE top.cpp:44 VARIABLE fifo_bias_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_38_U SOURCE top.cpp:44 VARIABLE fifo_bias_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_39_U SOURCE top.cpp:44 VARIABLE fifo_bias_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_40_U SOURCE top.cpp:44 VARIABLE fifo_bias_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_41_U SOURCE top.cpp:44 VARIABLE fifo_bias_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_42_U SOURCE top.cpp:44 VARIABLE fifo_bias_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_43_U SOURCE top.cpp:44 VARIABLE fifo_bias_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_44_U SOURCE top.cpp:44 VARIABLE fifo_bias_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_45_U SOURCE top.cpp:44 VARIABLE fifo_bias_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_46_U SOURCE top.cpp:44 VARIABLE fifo_bias_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_47_U SOURCE top.cpp:44 VARIABLE fifo_bias_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_48_U SOURCE top.cpp:44 VARIABLE fifo_bias_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_49_U SOURCE top.cpp:44 VARIABLE fifo_bias_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_50_U SOURCE top.cpp:44 VARIABLE fifo_bias_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_51_U SOURCE top.cpp:44 VARIABLE fifo_bias_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_52_U SOURCE top.cpp:44 VARIABLE fifo_bias_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_53_U SOURCE top.cpp:44 VARIABLE fifo_bias_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_54_U SOURCE top.cpp:44 VARIABLE fifo_bias_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_55_U SOURCE top.cpp:44 VARIABLE fifo_bias_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_56_U SOURCE top.cpp:44 VARIABLE fifo_bias_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_57_U SOURCE top.cpp:44 VARIABLE fifo_bias_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_58_U SOURCE top.cpp:44 VARIABLE fifo_bias_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_59_U SOURCE top.cpp:44 VARIABLE fifo_bias_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_60_U SOURCE top.cpp:44 VARIABLE fifo_bias_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_61_U SOURCE top.cpp:44 VARIABLE fifo_bias_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_62_U SOURCE top.cpp:44 VARIABLE fifo_bias_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_63_U SOURCE top.cpp:44 VARIABLE fifo_bias_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_64_U SOURCE top.cpp:44 VARIABLE fifo_bias_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_65_U SOURCE top.cpp:44 VARIABLE fifo_bias_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_66_U SOURCE top.cpp:44 VARIABLE fifo_bias_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_67_U SOURCE top.cpp:44 VARIABLE fifo_bias_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_68_U SOURCE top.cpp:44 VARIABLE fifo_bias_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_69_U SOURCE top.cpp:44 VARIABLE fifo_bias_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_70_U SOURCE top.cpp:44 VARIABLE fifo_bias_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_71_U SOURCE top.cpp:44 VARIABLE fifo_bias_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_72_U SOURCE top.cpp:44 VARIABLE fifo_bias_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_73_U SOURCE top.cpp:44 VARIABLE fifo_bias_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_74_U SOURCE top.cpp:44 VARIABLE fifo_bias_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_75_U SOURCE top.cpp:44 VARIABLE fifo_bias_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_76_U SOURCE top.cpp:44 VARIABLE fifo_bias_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_77_U SOURCE top.cpp:44 VARIABLE fifo_bias_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_78_U SOURCE top.cpp:44 VARIABLE fifo_bias_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_79_U SOURCE top.cpp:44 VARIABLE fifo_bias_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_80_U SOURCE top.cpp:44 VARIABLE fifo_bias_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_81_U SOURCE top.cpp:44 VARIABLE fifo_bias_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_82_U SOURCE top.cpp:44 VARIABLE fifo_bias_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_83_U SOURCE top.cpp:44 VARIABLE fifo_bias_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_84_U SOURCE top.cpp:44 VARIABLE fifo_bias_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_85_U SOURCE top.cpp:44 VARIABLE fifo_bias_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_86_U SOURCE top.cpp:44 VARIABLE fifo_bias_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_87_U SOURCE top.cpp:44 VARIABLE fifo_bias_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_88_U SOURCE top.cpp:44 VARIABLE fifo_bias_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_89_U SOURCE top.cpp:44 VARIABLE fifo_bias_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_90_U SOURCE top.cpp:44 VARIABLE fifo_bias_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_91_U SOURCE top.cpp:44 VARIABLE fifo_bias_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_92_U SOURCE top.cpp:44 VARIABLE fifo_bias_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_93_U SOURCE top.cpp:44 VARIABLE fifo_bias_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_94_U SOURCE top.cpp:44 VARIABLE fifo_bias_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_95_U SOURCE top.cpp:44 VARIABLE fifo_bias_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_96_U SOURCE top.cpp:44 VARIABLE fifo_bias_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_97_U SOURCE top.cpp:44 VARIABLE fifo_bias_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_98_U SOURCE top.cpp:44 VARIABLE fifo_bias_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_99_U SOURCE top.cpp:44 VARIABLE fifo_bias_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_100_U SOURCE top.cpp:44 VARIABLE fifo_bias_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_101_U SOURCE top.cpp:44 VARIABLE fifo_bias_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_102_U SOURCE top.cpp:44 VARIABLE fifo_bias_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_103_U SOURCE top.cpp:44 VARIABLE fifo_bias_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_104_U SOURCE top.cpp:44 VARIABLE fifo_bias_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_105_U SOURCE top.cpp:44 VARIABLE fifo_bias_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_106_U SOURCE top.cpp:44 VARIABLE fifo_bias_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_107_U SOURCE top.cpp:44 VARIABLE fifo_bias_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_108_U SOURCE top.cpp:44 VARIABLE fifo_bias_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_109_U SOURCE top.cpp:44 VARIABLE fifo_bias_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_110_U SOURCE top.cpp:44 VARIABLE fifo_bias_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_111_U SOURCE top.cpp:44 VARIABLE fifo_bias_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_112_U SOURCE top.cpp:44 VARIABLE fifo_bias_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_113_U SOURCE top.cpp:44 VARIABLE fifo_bias_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_114_U SOURCE top.cpp:44 VARIABLE fifo_bias_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_115_U SOURCE top.cpp:44 VARIABLE fifo_bias_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_116_U SOURCE top.cpp:44 VARIABLE fifo_bias_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_117_U SOURCE top.cpp:44 VARIABLE fifo_bias_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_118_U SOURCE top.cpp:44 VARIABLE fifo_bias_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_119_U SOURCE top.cpp:44 VARIABLE fifo_bias_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_120_U SOURCE top.cpp:44 VARIABLE fifo_bias_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_121_U SOURCE top.cpp:44 VARIABLE fifo_bias_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_122_U SOURCE top.cpp:44 VARIABLE fifo_bias_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_123_U SOURCE top.cpp:44 VARIABLE fifo_bias_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_124_U SOURCE top.cpp:44 VARIABLE fifo_bias_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_125_U SOURCE top.cpp:44 VARIABLE fifo_bias_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_126_U SOURCE top.cpp:44 VARIABLE fifo_bias_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_bias_127_U SOURCE top.cpp:44 VARIABLE fifo_bias_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_a_U SOURCE top.cpp:50 VARIABLE conv_a LOOP {} BUNDLEDNAME {} DSP 0 BRAM 29 URAM 0 STORAGESUBTYPE stream STORAGESIZE {512 128 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mm_a_U SOURCE top.cpp:52 VARIABLE mm_a LOOP {} BUNDLEDNAME {} DSP 0 BRAM 29 URAM 0 STORAGESUBTYPE stream STORAGESIZE {512 128 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME R_c46_U SOURCE top.cpp:17 VARIABLE R_c46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_c48_U SOURCE top.cpp:17 VARIABLE C_c48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME N_c51_U SOURCE top.cpp:17 VARIABLE N_c51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME M_c56_U SOURCE top.cpp:17 VARIABLE M_c56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mode_c72_U SOURCE top.cpp:17 VARIABLE mode_c72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv3_samepad_U SOURCE top.cpp:56 VARIABLE conv3_samepad LOOP {} BUNDLEDNAME {} DSP 0 BRAM 29 URAM 0 STORAGESUBTYPE stream STORAGESIZE {512 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME R_c45_U SOURCE top.cpp:17 VARIABLE R_c45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_c47_U SOURCE top.cpp:17 VARIABLE C_c47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME N_c50_U SOURCE top.cpp:17 VARIABLE N_c50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME M_c55_U SOURCE top.cpp:17 VARIABLE M_c55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME P_c59_U SOURCE top.cpp:17 VARIABLE P_c59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mode_c71_U SOURCE top.cpp:17 VARIABLE mode_c71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv3_sild_U SOURCE top.cpp:60 VARIABLE conv3_sild LOOP {} BUNDLEDNAME {} DSP 0 BRAM 29 URAM 0 STORAGESUBTYPE stream STORAGESIZE {512 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME R_c44_U SOURCE top.cpp:17 VARIABLE R_c44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_c_U SOURCE top.cpp:17 VARIABLE C_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME N_c49_U SOURCE top.cpp:17 VARIABLE N_c49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME M_c54_U SOURCE top.cpp:17 VARIABLE M_c54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 5 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME K_c57_U SOURCE top.cpp:17 VARIABLE K_c57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 5 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME P_c_U SOURCE top.cpp:17 VARIABLE P_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME S_c_U SOURCE top.cpp:17 VARIABLE S_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mode_c70_U SOURCE top.cpp:17 VARIABLE mode_c70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_U SOURCE top.cpp:64 VARIABLE fifo_SA_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_1_U SOURCE top.cpp:64 VARIABLE fifo_SA_A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_2_U SOURCE top.cpp:64 VARIABLE fifo_SA_A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_3_U SOURCE top.cpp:64 VARIABLE fifo_SA_A_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_4_U SOURCE top.cpp:64 VARIABLE fifo_SA_A_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_5_U SOURCE top.cpp:64 VARIABLE fifo_SA_A_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_6_U SOURCE top.cpp:64 VARIABLE fifo_SA_A_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_7_U SOURCE top.cpp:64 VARIABLE fifo_SA_A_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_8_U SOURCE top.cpp:64 VARIABLE fifo_SA_A_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_9_U SOURCE top.cpp:64 VARIABLE fifo_SA_A_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_10_U SOURCE top.cpp:64 VARIABLE fifo_SA_A_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_11_U SOURCE top.cpp:64 VARIABLE fifo_SA_A_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_12_U SOURCE top.cpp:64 VARIABLE fifo_SA_A_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_13_U SOURCE top.cpp:64 VARIABLE fifo_SA_A_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_14_U SOURCE top.cpp:64 VARIABLE fifo_SA_A_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_A_15_U SOURCE top.cpp:64 VARIABLE fifo_SA_A_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME num_a_sa_2_loc_c42_U SOURCE top.cpp:17 VARIABLE num_a_sa_2_loc_c42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mode_c66_U SOURCE top.cpp:17 VARIABLE mode_c66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_conv_w_U SOURCE top.cpp:69 VARIABLE fifo_conv_w LOOP {} BUNDLEDNAME {} DSP 0 BRAM 29 URAM 0 STORAGESUBTYPE stream STORAGESIZE {512 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_conv_w_1_U SOURCE top.cpp:69 VARIABLE fifo_conv_w_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 29 URAM 0 STORAGESUBTYPE stream STORAGESIZE {512 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_conv_w_2_U SOURCE top.cpp:69 VARIABLE fifo_conv_w_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 29 URAM 0 STORAGESUBTYPE stream STORAGESIZE {512 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_conv_w_3_U SOURCE top.cpp:69 VARIABLE fifo_conv_w_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 29 URAM 0 STORAGESUBTYPE stream STORAGESIZE {512 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_mm_w_U SOURCE top.cpp:71 VARIABLE fifo_mm_w LOOP {} BUNDLEDNAME {} DSP 0 BRAM 29 URAM 0 STORAGESUBTYPE stream STORAGESIZE {512 128 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mode_c68_U SOURCE top.cpp:17 VARIABLE mode_c68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mode_c69_U SOURCE top.cpp:17 VARIABLE mode_c69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_U SOURCE top.cpp:75 VARIABLE Conv_SA_W LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_1_U SOURCE top.cpp:75 VARIABLE Conv_SA_W_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_2_U SOURCE top.cpp:75 VARIABLE Conv_SA_W_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_3_U SOURCE top.cpp:75 VARIABLE Conv_SA_W_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_4_U SOURCE top.cpp:75 VARIABLE Conv_SA_W_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_5_U SOURCE top.cpp:75 VARIABLE Conv_SA_W_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_6_U SOURCE top.cpp:75 VARIABLE Conv_SA_W_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_7_U SOURCE top.cpp:75 VARIABLE Conv_SA_W_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_8_U SOURCE top.cpp:75 VARIABLE Conv_SA_W_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_9_U SOURCE top.cpp:75 VARIABLE Conv_SA_W_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_10_U SOURCE top.cpp:75 VARIABLE Conv_SA_W_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_11_U SOURCE top.cpp:75 VARIABLE Conv_SA_W_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_12_U SOURCE top.cpp:75 VARIABLE Conv_SA_W_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_13_U SOURCE top.cpp:75 VARIABLE Conv_SA_W_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_14_U SOURCE top.cpp:75 VARIABLE Conv_SA_W_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Conv_SA_W_15_U SOURCE top.cpp:75 VARIABLE Conv_SA_W_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME num_w_sa_loc_c_U SOURCE top.cpp:17 VARIABLE num_w_sa_loc_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {30 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mode_c67_U SOURCE top.cpp:17 VARIABLE mode_c67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_U SOURCE top.cpp:80 VARIABLE MM_SA_W LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_1_U SOURCE top.cpp:80 VARIABLE MM_SA_W_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_2_U SOURCE top.cpp:80 VARIABLE MM_SA_W_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_3_U SOURCE top.cpp:80 VARIABLE MM_SA_W_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_4_U SOURCE top.cpp:80 VARIABLE MM_SA_W_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_5_U SOURCE top.cpp:80 VARIABLE MM_SA_W_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_6_U SOURCE top.cpp:80 VARIABLE MM_SA_W_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_7_U SOURCE top.cpp:80 VARIABLE MM_SA_W_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_8_U SOURCE top.cpp:80 VARIABLE MM_SA_W_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_9_U SOURCE top.cpp:80 VARIABLE MM_SA_W_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_10_U SOURCE top.cpp:80 VARIABLE MM_SA_W_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_11_U SOURCE top.cpp:80 VARIABLE MM_SA_W_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_12_U SOURCE top.cpp:80 VARIABLE MM_SA_W_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_13_U SOURCE top.cpp:80 VARIABLE MM_SA_W_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_14_U SOURCE top.cpp:80 VARIABLE MM_SA_W_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_SA_W_15_U SOURCE top.cpp:80 VARIABLE MM_SA_W_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_U SOURCE top.cpp:85 VARIABLE fifo_SA_W LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_1_U SOURCE top.cpp:85 VARIABLE fifo_SA_W_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_2_U SOURCE top.cpp:85 VARIABLE fifo_SA_W_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_3_U SOURCE top.cpp:85 VARIABLE fifo_SA_W_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_4_U SOURCE top.cpp:85 VARIABLE fifo_SA_W_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_5_U SOURCE top.cpp:85 VARIABLE fifo_SA_W_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_6_U SOURCE top.cpp:85 VARIABLE fifo_SA_W_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_7_U SOURCE top.cpp:85 VARIABLE fifo_SA_W_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_8_U SOURCE top.cpp:85 VARIABLE fifo_SA_W_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_9_U SOURCE top.cpp:85 VARIABLE fifo_SA_W_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_10_U SOURCE top.cpp:85 VARIABLE fifo_SA_W_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_11_U SOURCE top.cpp:85 VARIABLE fifo_SA_W_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_12_U SOURCE top.cpp:85 VARIABLE fifo_SA_W_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_13_U SOURCE top.cpp:85 VARIABLE fifo_SA_W_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_14_U SOURCE top.cpp:85 VARIABLE fifo_SA_W_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_W_15_U SOURCE top.cpp:85 VARIABLE fifo_SA_W_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_U SOURCE top.cpp:90 VARIABLE fifo_SA_O LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_1_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_2_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_3_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_4_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_5_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_6_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_7_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_8_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_9_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_10_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_11_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_12_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_13_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_14_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_15_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_16_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_17_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_18_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_19_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_20_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_21_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_22_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_23_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_24_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_25_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_26_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_27_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_28_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_29_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_30_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_31_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_32_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_33_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_34_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_35_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_36_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_37_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_38_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_39_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_40_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_41_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_42_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_43_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_44_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_45_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_46_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_47_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_48_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_49_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_50_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_51_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_52_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_53_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_54_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_55_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_56_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_57_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_58_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_59_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_60_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_61_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_62_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_SA_O_63_U SOURCE top.cpp:90 VARIABLE fifo_SA_O_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_c_1_loc_c40_U SOURCE top.cpp:17 VARIABLE out_c_1_loc_c40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME num_a_sa_2_loc_c_U SOURCE top.cpp:17 VARIABLE num_a_sa_2_loc_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mode_c65_U SOURCE top.cpp:17 VARIABLE mode_c65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_U SOURCE top.cpp:96 VARIABLE fifo_CONV3_ACC LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_1_U SOURCE top.cpp:96 VARIABLE fifo_CONV3_ACC_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_2_U SOURCE top.cpp:96 VARIABLE fifo_CONV3_ACC_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_3_U SOURCE top.cpp:96 VARIABLE fifo_CONV3_ACC_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_4_U SOURCE top.cpp:96 VARIABLE fifo_CONV3_ACC_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_5_U SOURCE top.cpp:96 VARIABLE fifo_CONV3_ACC_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_6_U SOURCE top.cpp:96 VARIABLE fifo_CONV3_ACC_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_7_U SOURCE top.cpp:96 VARIABLE fifo_CONV3_ACC_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_8_U SOURCE top.cpp:96 VARIABLE fifo_CONV3_ACC_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_9_U SOURCE top.cpp:96 VARIABLE fifo_CONV3_ACC_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_10_U SOURCE top.cpp:96 VARIABLE fifo_CONV3_ACC_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_11_U SOURCE top.cpp:96 VARIABLE fifo_CONV3_ACC_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_12_U SOURCE top.cpp:96 VARIABLE fifo_CONV3_ACC_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_13_U SOURCE top.cpp:96 VARIABLE fifo_CONV3_ACC_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_14_U SOURCE top.cpp:96 VARIABLE fifo_CONV3_ACC_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_CONV3_ACC_15_U SOURCE top.cpp:96 VARIABLE fifo_CONV3_ACC_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_U SOURCE top.cpp:98 VARIABLE MM_OUT LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_1_U SOURCE top.cpp:98 VARIABLE MM_OUT_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_2_U SOURCE top.cpp:98 VARIABLE MM_OUT_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_3_U SOURCE top.cpp:98 VARIABLE MM_OUT_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_4_U SOURCE top.cpp:98 VARIABLE MM_OUT_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_5_U SOURCE top.cpp:98 VARIABLE MM_OUT_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_6_U SOURCE top.cpp:98 VARIABLE MM_OUT_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_7_U SOURCE top.cpp:98 VARIABLE MM_OUT_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_8_U SOURCE top.cpp:98 VARIABLE MM_OUT_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_9_U SOURCE top.cpp:98 VARIABLE MM_OUT_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_10_U SOURCE top.cpp:98 VARIABLE MM_OUT_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_11_U SOURCE top.cpp:98 VARIABLE MM_OUT_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_12_U SOURCE top.cpp:98 VARIABLE MM_OUT_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_13_U SOURCE top.cpp:98 VARIABLE MM_OUT_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_14_U SOURCE top.cpp:98 VARIABLE MM_OUT_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME MM_OUT_15_U SOURCE top.cpp:98 VARIABLE MM_OUT_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME R_c_U SOURCE top.cpp:17 VARIABLE R_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 5 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME N_c_U SOURCE top.cpp:17 VARIABLE N_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mode_c64_U SOURCE top.cpp:17 VARIABLE mode_c64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_U SOURCE top.cpp:102 VARIABLE CONV3_OUT LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_1_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_2_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_3_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_4_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_5_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_6_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_7_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_8_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_9_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_10_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_11_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_12_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_13_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_14_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_15_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_16_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_17_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_18_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_19_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_20_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_21_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_22_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_23_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_24_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_25_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_26_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_27_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_28_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_29_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_30_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_31_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_32_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_33_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_34_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_35_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_36_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_37_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_38_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_39_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_40_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_41_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_42_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_43_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_44_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_45_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_46_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_47_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_48_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_49_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_50_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_51_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_52_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_53_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_54_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_55_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_56_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_57_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_58_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_59_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_60_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_61_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_62_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_63_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_64_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_65_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_66_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_67_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_68_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_69_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_70_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_71_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_72_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_73_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_74_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_75_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_76_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_77_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_78_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_79_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_80_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_81_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_82_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_83_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_84_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_85_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_86_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_87_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_88_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_89_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_90_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_91_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_92_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_93_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_94_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_95_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_96_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_97_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_98_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_99_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_100_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_101_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_102_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_103_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_104_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_105_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_106_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_107_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_108_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_109_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_110_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_111_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_112_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_113_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_114_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_115_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_116_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_117_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_118_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_119_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_120_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_121_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_122_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_123_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_124_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_125_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_126_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_OUT_127_U SOURCE top.cpp:102 VARIABLE CONV3_OUT_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_r_1_loc_c37_U SOURCE top.cpp:17 VARIABLE out_r_1_loc_c37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_c_1_loc_c39_U SOURCE top.cpp:17 VARIABLE out_c_1_loc_c39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME M_c53_U SOURCE top.cpp:17 VARIABLE M_c53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME K_c_U SOURCE top.cpp:17 VARIABLE K_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mode_c63_U SOURCE top.cpp:17 VARIABLE mode_c63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_1_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_2_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_3_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_4_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_5_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_6_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_7_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_8_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_9_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_10_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_11_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_12_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_13_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_14_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_15_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_16_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_17_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_18_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_19_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_20_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_21_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_22_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_23_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_24_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_25_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_26_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_27_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_28_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_29_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_30_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_31_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_32_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_33_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_34_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_35_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_36_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_37_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_38_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_39_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_40_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_41_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_42_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_43_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_44_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_45_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_46_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_47_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_48_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_49_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_50_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_51_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_52_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_53_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_54_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_55_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_56_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_57_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_58_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_59_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_60_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_61_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_62_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_63_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_64_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_65_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_66_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_67_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_68_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_69_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_70_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_71_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_72_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_73_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_74_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_75_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_76_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_77_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_78_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_79_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_80_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_81_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_82_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_83_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_84_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_85_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_86_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_87_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_88_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_89_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_90_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_91_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_92_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_93_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_94_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_95_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_96_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_97_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_98_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_99_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_100_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_101_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_102_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_103_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_104_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_105_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_106_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_107_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_108_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_109_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_110_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_111_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_112_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_113_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_114_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_115_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_116_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_117_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_118_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_119_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_120_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_121_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_122_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_123_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_124_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_125_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_126_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_BIAS_127_U SOURCE top.cpp:106 VARIABLE CONV3_BIAS_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_r_1_loc_c_U SOURCE top.cpp:17 VARIABLE out_r_1_loc_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_c_1_loc_c_U SOURCE top.cpp:17 VARIABLE out_c_1_loc_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME M_c52_U SOURCE top.cpp:17 VARIABLE M_c52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mode_c62_U SOURCE top.cpp:17 VARIABLE mode_c62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_U SOURCE top.cpp:110 VARIABLE CONV3_NORM LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_1_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_2_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_3_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_4_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_5_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_6_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_7_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_8_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_9_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_10_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_11_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_12_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_13_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_14_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_15_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_16_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_17_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_18_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_19_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_20_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_21_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_22_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_23_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_24_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_25_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_26_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_27_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_28_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_29_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_30_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_31_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_32_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_33_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_34_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_35_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_36_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_37_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_38_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_39_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_40_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_41_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_42_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_43_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_44_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_45_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_46_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_47_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_48_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_49_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_50_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_51_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_52_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_53_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_54_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_55_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_56_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_57_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_58_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_59_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_60_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_61_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_62_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_63_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_64_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_65_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_66_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_67_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_68_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_69_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_70_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_71_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_72_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_73_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_74_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_75_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_76_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_77_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_78_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_79_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_80_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_81_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_82_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_83_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_84_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_85_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_86_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_87_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_88_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_89_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_90_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_91_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_92_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_93_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_94_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_95_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_96_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_97_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_98_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_99_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_100_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_101_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_102_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_103_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_104_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_105_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_106_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_107_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_108_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_109_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_110_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_111_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_112_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_113_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_114_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_115_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_116_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_117_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_118_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_119_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_120_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_121_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_122_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_123_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_124_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_125_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_126_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME CONV3_NORM_127_U SOURCE top.cpp:110 VARIABLE CONV3_NORM_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME M_c_U SOURCE top.cpp:17 VARIABLE M_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mode_c_U SOURCE top.cpp:17 VARIABLE mode_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 2268 BRAM 527 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} ConvertBias_BN {AREA {DSP 0 BRAM 0 URAM 0}} ConvertInputToArray {AREA {DSP 0 BRAM 0 URAM 0}} ConvWeightToArray {AREA {DSP 0 BRAM 0 URAM 0}} MMWeightToArray {AREA {DSP 0 BRAM 0 URAM 0}} MuxWeightStream {AREA {DSP 0 BRAM 0 URAM 0}} Compute {AREA {DSP 1888 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 7.55 seconds; current allocated memory: 1.539 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
Execute       syn_report -model top -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 112.344 sec.
Command   csynth_design done; 164.638 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 118 seconds. CPU system time: 5 seconds. Elapsed time: 164.638 seconds; current allocated memory: 1.350 GB.
Command ap_source done; 166.066 sec.
Execute cleanup_all 
Command cleanup_all done; 0.481 sec.
INFO-FLOW: Workspace D:/Download/SDA/SDA/solution1 opened at Mon Mar 10 15:39:39 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.952 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.069 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.16 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.2 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   cosim_design -ldflags -Wl,--stack,10485760 
INFO: [HLS 200-1510] Running: cosim_design -ldflags -Wl,--stack,10485760 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Download/SDA/SDA/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info -quiet 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
INFO-FLOW: TB processing: D:/Download/SDA/test.cpp D:/Download/SDA/SDA/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/Download/SDA/SDA/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/Download/SDA/SDA/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.088 sec.
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
INFO-FLOW: TB processing: D:/Download/SDA/tools.cpp D:/Download/SDA/SDA/solution1/./sim/autowrap/testbench/tools.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/Download/SDA/SDA/solution1/./sim/autowrap/testbench/tools.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/Download/SDA/SDA/solution1/./sim/autowrap/testbench/tools.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.764 sec.
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
INFO-FLOW: TB processing: D:/Download/SDA/top.cpp D:/Download/SDA/SDA/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/Download/SDA/SDA/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/Download/SDA/SDA/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.009 sec.
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.36 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.DependenceCheck.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-379] Detected segmentation violation, please check C tb.
ERROR: [COSIM 212-362] Aborting co-simulation: C TB post check failed.
Command     ap_source done; error code: 1; 115.884 sec.
INFO-FLOW: AESL_AUTOSIM::auto_sim errorInfo:

    while executing
"::AESL_AUTOSIM::auto_sim "$argn" "
Execute     send_msg_by_id ERROR @200-742@ -drc COSIM,DATAFLOW 
ERROR: [HLS 200-742] Deadlock detected in co-simulation, please check co-simulation log or dataflow viewer for details
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO-FLOW: Caught error in cosim_design: 
    while executing
"ap_internal_cosim_design "
Command   cosim_design done; error code: 2; 244.197 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 92 seconds. CPU system time: 15 seconds. Elapsed time: 244.197 seconds; current allocated memory: 38.727 MB.
Command ap_source done; error code: 1; 245.583 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/Download/SDA/SDA/solution1 opened at Mon Mar 10 15:46:40 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu35p_CIV-fsvh2892-3-e 
Execute       create_platform xcvu35p_CIV-fsvh2892-3-e -board  
DBG:HLSDevice: Trying to load device library: D:/Applications/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Applications/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu35p_CIV-fsvh2892-3-e'
Command       create_platform done; 0.998 sec.
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.102 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.184 sec.
Execute   set_part xcvu35p_CIV-fsvh2892-3-e 
INFO: [HLS 200-1510] Running: set_part xcvu35p_CIV-fsvh2892-3-e 
Execute     create_platform xcvu35p_CIV-fsvh2892-3-e -board  
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.212 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./SDA/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./SDA/solution1/directives.tcl
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
Execute   cosim_design -ldflags -Wl,--stack,10485760 
INFO: [HLS 200-1510] Running: cosim_design -ldflags -Wl,--stack,10485760 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Download/SDA/SDA/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Applications/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info -quiet 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
INFO-FLOW: TB processing: D:/Download/SDA/test.cpp D:/Download/SDA/SDA/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/Download/SDA/SDA/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/Download/SDA/SDA/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.078 sec.
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
INFO-FLOW: TB processing: D:/Download/SDA/tools.cpp D:/Download/SDA/SDA/solution1/./sim/autowrap/testbench/tools.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/Download/SDA/SDA/solution1/./sim/autowrap/testbench/tools.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/Download/SDA/SDA/solution1/./sim/autowrap/testbench/tools.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.719 sec.
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
INFO-FLOW: TB processing: D:/Download/SDA/top.cpp D:/Download/SDA/SDA/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/Download/SDA/SDA/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec D:/Applications/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/Download/SDA/SDA/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.995 sec.
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.361 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.DependenceCheck.tcl 
Execute     source D:/Download/SDA/SDA/solution1/.autopilot/db/top.tbgen.tcl 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu35p_CIV-fsvh2892-3-e -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
Command     ap_source done; error code: 1; 111.159 sec.
INFO-FLOW: AESL_AUTOSIM::auto_sim errorInfo:

    while executing
"::AESL_AUTOSIM::auto_sim "$argn" "
Execute     send_msg_by_id ERROR @200-742@ -drc COSIM,DATAFLOW 
ERROR: [HLS 200-742] Deadlock detected in co-simulation, please check co-simulation log or dataflow viewer for details
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO-FLOW: Caught error in cosim_design: 
    while executing
"ap_internal_cosim_design "
Command   cosim_design done; error code: 2; 239.366 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 94 seconds. CPU system time: 13 seconds. Elapsed time: 239.366 seconds; current allocated memory: 39.352 MB.
Command ap_source done; error code: 1; 240.796 sec.
Execute cleanup_all 
