# 1 "arch/arm/boot/dts/imx6qp-tx6qp-8137-mb7.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/imx6qp-tx6qp-8137-mb7.dts"
# 42 "arch/arm/boot/dts/imx6qp-tx6qp-8137-mb7.dts"
/dts-v1/;
# 1 "arch/arm/boot/dts/imx6qp-tx6qp-8137.dts" 1
# 42 "arch/arm/boot/dts/imx6qp-tx6qp-8137.dts"
/dts-v1/;
# 1 "arch/arm/boot/dts/imx6qp.dtsi" 1




# 1 "arch/arm/boot/dts/imx6q.dtsi" 1




# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 6 "arch/arm/boot/dts/imx6q.dtsi" 2
# 1 "arch/arm/boot/dts/imx6q-pinfunc.h" 1
# 7 "arch/arm/boot/dts/imx6q.dtsi" 2
# 1 "arch/arm/boot/dts/imx6qdl.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx6qdl-clock.h" 1
# 7 "arch/arm/boot/dts/imx6qdl.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 8 "arch/arm/boot/dts/imx6qdl.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "arch/arm/boot/dts/imx6qdl.dtsi" 2

/ {
 #address-cells = <1>;
 #size-cells = <1>;





 chosen {};

 aliases {
  ethernet0 = &fec;
  can0 = &can1;
  can1 = &can2;
  gpio0 = &gpio1;
  gpio1 = &gpio2;
  gpio2 = &gpio3;
  gpio3 = &gpio4;
  gpio4 = &gpio5;
  gpio5 = &gpio6;
  gpio6 = &gpio7;
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  i2c2 = &i2c3;
  ipu0 = &ipu1;
  mmc0 = &usdhc1;
  mmc1 = &usdhc2;
  mmc2 = &usdhc3;
  mmc3 = &usdhc4;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  serial4 = &uart5;
  spi0 = &ecspi1;
  spi1 = &ecspi2;
  spi2 = &ecspi3;
  spi3 = &ecspi4;
  usbphy0 = &usbphy1;
  usbphy1 = &usbphy2;
 };

 clocks {
  ckil {
   compatible = "fsl,imx-ckil", "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32768>;
  };

  ckih1 {
   compatible = "fsl,imx-ckih1", "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <0>;
  };

  osc {
   compatible = "fsl,imx-osc", "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <24000000>;
  };
 };

 ldb: ldb {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,imx6q-ldb", "fsl,imx53-ldb";
  gpr = <&gpr>;
  status = "disabled";

  lvds-channel@0 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0>;
   status = "disabled";

   port@0 {
    reg = <0>;

    lvds0_mux_0: endpoint {
     remote-endpoint = <&ipu1_di0_lvds0>;
    };
   };

   port@1 {
    reg = <1>;

    lvds0_mux_1: endpoint {
     remote-endpoint = <&ipu1_di1_lvds0>;
    };
   };
  };

  lvds-channel@1 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <1>;
   status = "disabled";

   port@0 {
    reg = <0>;

    lvds1_mux_0: endpoint {
     remote-endpoint = <&ipu1_di0_lvds1>;
    };
   };

   port@1 {
    reg = <1>;

    lvds1_mux_1: endpoint {
     remote-endpoint = <&ipu1_di1_lvds1>;
    };
   };
  };
 };

 pmu: pmu {
  compatible = "arm,cortex-a9-pmu";
  interrupt-parent = <&gpc>;
  interrupts = <0 94 4>;
 };

 usbphynop1: usbphynop1 {
  compatible = "usb-nop-xceiv";
  #phy-cells = <0>;
 };

 usbphynop2: usbphynop2 {
  compatible = "usb-nop-xceiv";
  #phy-cells = <0>;
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&gpc>;
  ranges;

  caam_sm: caam-sm@100000 {
   compatible = "fsl,imx6q-caam-sm";
   reg = <0x100000 0x4000>;
  };

  dma_apbh: dma-apbh@110000 {
   compatible = "fsl,imx6q-dma-apbh", "fsl,imx28-dma-apbh";
   reg = <0x00110000 0x2000>;
   interrupts = <0 13 4>,
         <0 13 4>,
         <0 13 4>,
         <0 13 4>;
   interrupt-names = "gpmi0", "gpmi1", "gpmi2", "gpmi3";
   #dma-cells = <1>;
   dma-channels = <4>;
   clocks = <&clks 106>;
  };

  gpmi: nand-controller@112000 {
   compatible = "fsl,imx6q-gpmi-nand";
   reg = <0x00112000 0x2000>, <0x00114000 0x2000>;
   reg-names = "gpmi-nand", "bch";
   interrupts = <0 15 4>;
   interrupt-names = "bch";
   clocks = <&clks 152>,
     <&clks 153>,
     <&clks 151>,
     <&clks 150>,
     <&clks 149>;
   clock-names = "gpmi_io", "gpmi_apb", "gpmi_bch",
          "gpmi_bch_apb", "per1_bch";
   dmas = <&dma_apbh 0>;
   dma-names = "rx-tx";
   status = "disabled";
  };

  hdmi: hdmi@120000 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x00120000 0x9000>;
   interrupts = <0 115 0x04>;
   gpr = <&gpr>;
   clocks = <&clks 123>,
     <&clks 124>;
   clock-names = "iahb", "isfr";
   status = "disabled";

   port@0 {
    reg = <0>;

    hdmi_mux_0: endpoint {
     remote-endpoint = <&ipu1_di0_hdmi>;
    };
   };

   port@1 {
    reg = <1>;

    hdmi_mux_1: endpoint {
     remote-endpoint = <&ipu1_di1_hdmi>;
    };
   };
  };

  hdmi_core: hdmi_core@120000 {
   compatible = "fsl,imx6q-hdmi-core";
   reg = <0x120000 0x9000>;
   clocks = <&clks 124>,
     <&clks 123>,
     <&clks 138>;
   clock-names = "hdmi_isfr", "hdmi_iahb", "mipi_core";
   status = "disabled";
  };

  hdmi_video: hdmi_video@20e0000 {
   compatible = "fsl,imx6q-hdmi-video";
   reg = <0x20e0000 0x1000>;
   reg-names = "hdmi_gpr";
   interrupts = <0 115 4>;
   clocks = <&clks 124>,
     <&clks 123>,
     <&clks 138>;
   clock-names = "hdmi_isfr", "hdmi_iahb", "mipi_core";
   status = "disabled";
  };

  hdmi_audio: hdmi_audio@120000 {
   compatible = "fsl,imx6q-hdmi-audio";
   clocks = <&clks 124>,
     <&clks 123>,
     <&clks 138>;
   clock-names = "hdmi_isfr", "hdmi_iahb", "mipi_core";
   dmas = <&sdma 2 26 0>;
   dma-names = "tx";
   status = "disabled";
  };

  hdmi_cec: hdmi_cec@120000 {
   compatible = "fsl,imx6q-hdmi-cec";
   interrupts = <0 115 4>;
   status = "disabled";
  };

  gpu_3d: gpu@130000 {
   compatible = "vivante,gc";
   reg = <0x00130000 0x4000>;
   interrupts = <0 9 4>;
   clocks = <&clks 27>,
     <&clks 122>,
     <&clks 74>;
   clock-names = "bus", "core", "shader";
   power-domains = <&pd_pu>;
   #cooling-cells = <2>;
   status = "disabled";
  };

  gpu_2d: gpu@134000 {
   compatible = "vivante,gc";
   reg = <0x00134000 0x4000>;
   interrupts = <0 10 4>;
   clocks = <&clks 26>,
     <&clks 121>;
   clock-names = "bus", "core";
   power-domains = <&pd_pu>;
   #cooling-cells = <2>;
   status = "disabled";
  };

  ocrams: sram@00900000 {
   compatible = "fsl,lpm-sram";
   reg = <0x00900000 0x4000>;
   clocks = <&clks 142>;
  };

  ocrams_ddr: sram@00904000 {
   compatible = "fsl,ddr-lpm-sram";
   reg = <0x00904000 0x1000>;
   clocks = <&clks 142>;
  };

  timer@a00600 {
   compatible = "arm,cortex-a9-twd-timer";
   reg = <0x00a00600 0x20>;
   interrupts = <1 13 0xf01>;
   interrupt-parent = <&intc>;
   clocks = <&clks 15>;
  };

  intc: interrupt-controller@a01000 {
   compatible = "arm,cortex-a9-gic";
   #interrupt-cells = <3>;
   interrupt-controller;
   reg = <0x00a01000 0x1000>,
         <0x00a00100 0x100>;
   interrupt-parent = <&intc>;
  };

  L2: cache-controller@a02000 {
   compatible = "arm,pl310-cache";
   reg = <0x00a02000 0x1000>;
   interrupts = <0 92 4>;
   cache-unified;
   cache-level = <2>;
   arm,tag-latency = <4 2 3>;
   arm,data-latency = <4 2 3>;
   arm,shared-override;
  };

  pcie: pcie@1ffc000 {
   compatible = "fsl,imx6q-pcie", "snps,dw-pcie";
   reg = <0x01ffc000 0x04000>,
         <0x01f00000 0x80000>;
   reg-names = "dbi", "config";
   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   bus-range = <0x00 0xff>;
   ranges = <0x81000000 0 0 0x01f80000 0 0x00010000
      0x82000000 0 0x01000000 0x01000000 0 0x00f00000>;
   num-lanes = <1>;
   num-viewport = <4>;
   interrupts = <0 120 4>;
   interrupt-names = "msi";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &gpc 0 123 4>,
     <0 0 0 2 &gpc 0 122 4>,
     <0 0 0 3 &gpc 0 121 4>,
     <0 0 0 4 &gpc 0 120 4>;
   clocks = <&clks 144>,
     <&clks 206>,
     <&clks 189>;
   clock-names = "pcie", "pcie_bus", "pcie_phy";
   status = "disabled";
  };

  pcie_ep: pcie_ep@1ffc000 {
   compatible = "fsl,imx6q-pcie-ep";
   reg = <0x01ffc000 0x04000>, <0x01000000 0xf00000>;
   reg-names = "regs", "addr_space";
   num-lanes = <1>;
   clocks = <&clks 144>,
     <&clks 206>,
     <&clks 189>;
   clock-names = "pcie", "pcie_bus", "pcie_phy";
   num-ib-windows = <4>;
   num-ob-windows = <4>;
   status = "disabled";
  };

  bus@2000000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x02000000 0x100000>;
   ranges;

   spba-bus@2000000 {
    compatible = "fsl,spba-bus", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x02000000 0x40000>;
    ranges;

    spdif: spdif@2004000 {
     compatible = "fsl,imx35-spdif";
     reg = <0x02004000 0x4000>;
     interrupts = <0 52 4>;
     dmas = <&sdma 14 18 0>,
            <&sdma 15 18 0>;
     dma-names = "rx", "tx";
     clocks = <&clks 244>, <&clks 3>,
       <&clks 197>, <&clks 107>,
       <&clks 0>, <&clks 118>,
       <&clks 62>, <&clks 139>,
       <&clks 0>, <&clks 156>;
     clock-names = "core", "rxtx0",
            "rxtx1", "rxtx2",
            "rxtx3", "rxtx4",
            "rxtx5", "rxtx6",
            "rxtx7", "spba";
     status = "disabled";
    };

    ecspi1: spi@2008000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
     reg = <0x02008000 0x4000>;
     interrupts = <0 31 4>;
     clocks = <&clks 112>,
       <&clks 112>;
     clock-names = "ipg", "per";
     dmas = <&sdma 3 7 1>, <&sdma 4 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ecspi2: spi@200c000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
     reg = <0x0200c000 0x4000>;
     interrupts = <0 32 4>;
     clocks = <&clks 113>,
       <&clks 113>;
     clock-names = "ipg", "per";
     dmas = <&sdma 5 7 1>, <&sdma 6 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ecspi3: spi@2010000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
     reg = <0x02010000 0x4000>;
     interrupts = <0 33 4>;
     clocks = <&clks 114>,
       <&clks 114>;
     clock-names = "ipg", "per";
     dmas = <&sdma 7 7 1>, <&sdma 8 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ecspi4: spi@2014000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
     reg = <0x02014000 0x4000>;
     interrupts = <0 34 4>;
     clocks = <&clks 115>,
       <&clks 115>;
     clock-names = "ipg", "per";
     dmas = <&sdma 9 7 1>, <&sdma 10 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    uart1: serial@2020000 {
     compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
     reg = <0x02020000 0x4000>;
     interrupts = <0 26 4>;
     clocks = <&clks 160>,
       <&clks 161>;
     clock-names = "ipg", "per";
     dmas = <&sdma 25 4 0>, <&sdma 26 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    esai: esai@2024000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx35-esai";
     reg = <0x02024000 0x4000>;
     interrupts = <0 51 4>;
     clocks = <&clks 208>,
       <&clks 209>,
       <&clks 118>,
       <&clks 208>,
       <&clks 156>;
     clock-names = "core", "mem", "extal", "fsys", "spba";
     dmas = <&sdma 23 21 0>, <&sdma 24 21 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ssi1: ssi@2028000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx6q-ssi",
       "fsl,imx51-ssi";
     reg = <0x02028000 0x4000>;
     interrupts = <0 46 4>;
     clocks = <&clks 178>,
       <&clks 157>;
     clock-names = "ipg", "baud";
     dmas = <&sdma 37 1 0>,
            <&sdma 38 1 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     status = "disabled";
    };

    ssi2: ssi@202c000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx6q-ssi",
       "fsl,imx51-ssi";
     reg = <0x0202c000 0x4000>;
     interrupts = <0 47 4>;
     clocks = <&clks 179>,
       <&clks 158>;
     clock-names = "ipg", "baud";
     dmas = <&sdma 41 1 0>,
            <&sdma 42 1 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     status = "disabled";
    };

    ssi3: ssi@2030000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx6q-ssi",
       "fsl,imx51-ssi";
     reg = <0x02030000 0x4000>;
     interrupts = <0 48 4>;
     clocks = <&clks 180>,
       <&clks 159>;
     clock-names = "ipg", "baud";
     dmas = <&sdma 45 1 0>,
            <&sdma 46 1 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     status = "disabled";
    };

    asrc: asrc@2034000 {
     compatible = "fsl,imx53-asrc";
     reg = <0x02034000 0x4000>;
     interrupts = <0 50 4>;
     clocks = <&clks 210>,
      <&clks 211>, <&clks 0>,
      <&clks 0>, <&clks 0>, <&clks 0>, <&clks 0>,
      <&clks 0>, <&clks 0>, <&clks 0>, <&clks 0>,
      <&clks 0>, <&clks 0>, <&clks 0>, <&clks 0>,
      <&clks 107>, <&clks 0>, <&clks 0>,
      <&clks 156>;
     clock-names = "mem", "ipg", "asrck_0",
      "asrck_1", "asrck_2", "asrck_3", "asrck_4",
      "asrck_5", "asrck_6", "asrck_7", "asrck_8",
      "asrck_9", "asrck_a", "asrck_b", "asrck_c",
      "asrck_d", "asrck_e", "asrck_f", "spba";
     dmas = <&sdma 17 23 1>, <&sdma 18 23 1>, <&sdma 19 23 1>,
      <&sdma 20 23 1>, <&sdma 21 23 1>, <&sdma 22 23 1>;
     dma-names = "rxa", "rxb", "rxc",
       "txa", "txb", "txc";
     fsl,asrc-rate = <48000>;
     fsl,asrc-width = <16>;
     status = "okay";
    };

    spba@203c000 {
     reg = <0x0203c000 0x4000>;
    };
   };

   vpu: vpu@2040000 {
    compatible = "cnm,coda960";
    reg = <0x02040000 0x3c000>;
    interrupts = <0 12 4>,
          <0 3 4>;
    interrupt-names = "bit", "jpeg";
    clocks = <&clks 168>,
      <&clks 140>;
    clock-names = "per", "ahb";
    power-domains = <&pd_pu>;
    resets = <&src 1>;
    iram = <&ocram>;
    status = "disabled";
   };

   vpu_fsl: vpu_fsl@2040000 {
    compatible = "fsl,imx6-vpu";
    reg = <0x2040000 0x3c000>;
    reg-names = "vpu_regs";
    interrupts = <0 3 4>,
      <0 12 4>;
    interrupt-names = "vpu_jpu_irq", "vpu_ipi_irq";
    clocks = <&clks 168>,
      <&clks 140>,
      <&clks 142>;
    clock-names = "vpu_clk", "mmdc_ch0_axi", "ocram";
    iramsize = <0x21000>;
    iram = <&ocram>;
    resets = <&src 1>;
    power-domains = <&pd_pu>;
   };

   aipstz@207c000 {
    reg = <0x0207c000 0x4000>;
   };

   pwm1: pwm@2080000 {
    #pwm-cells = <3>;
    compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
    reg = <0x02080000 0x4000>;
    interrupts = <0 83 4>;
    clocks = <&clks 62>,
      <&clks 145>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   pwm2: pwm@2084000 {
    #pwm-cells = <3>;
    compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
    reg = <0x02084000 0x4000>;
    interrupts = <0 84 4>;
    clocks = <&clks 62>,
      <&clks 146>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   pwm3: pwm@2088000 {
    #pwm-cells = <3>;
    compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
    reg = <0x02088000 0x4000>;
    interrupts = <0 85 4>;
    clocks = <&clks 62>,
      <&clks 147>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   pwm4: pwm@208c000 {
    #pwm-cells = <3>;
    compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
    reg = <0x0208c000 0x4000>;
    interrupts = <0 86 4>;
    clocks = <&clks 62>,
      <&clks 148>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   can1: flexcan@2090000 {
    compatible = "fsl,imx6q-flexcan";
    reg = <0x02090000 0x4000>;
    interrupts = <0 110 4>;
    clocks = <&clks 108>,
      <&clks 109>;
    clock-names = "ipg", "per";
    fsl,stop-mode = <&gpr 0x34 28 0x10 17>;
    status = "disabled";
   };

   can2: flexcan@2094000 {
    compatible = "fsl,imx6q-flexcan";
    reg = <0x02094000 0x4000>;
    interrupts = <0 111 4>;
    clocks = <&clks 110>,
      <&clks 111>;
    clock-names = "ipg", "per";
    fsl,stop-mode = <&gpr 0x34 29 0x10 18>;
    status = "disabled";
   };

   gpt: timer@2098000 {
    compatible = "fsl,imx6q-gpt", "fsl,imx31-gpt";
    reg = <0x02098000 0x4000>;
    interrupts = <0 55 4>;
    clocks = <&clks 119>,
      <&clks 120>,
      <&clks 237>;
    clock-names = "ipg", "per", "osc_per";
   };

   gpio1: gpio@209c000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x0209c000 0x4000>;
    interrupts = <0 66 4>,
          <0 67 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio2: gpio@20a0000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x020a0000 0x4000>;
    interrupts = <0 68 4>,
          <0 69 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio3: gpio@20a4000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x020a4000 0x4000>;
    interrupts = <0 70 4>,
          <0 71 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio4: gpio@20a8000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x020a8000 0x4000>;
    interrupts = <0 72 4>,
          <0 73 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio5: gpio@20ac000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x020ac000 0x4000>;
    interrupts = <0 74 4>,
          <0 75 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio6: gpio@20b0000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x020b0000 0x4000>;
    interrupts = <0 76 4>,
          <0 77 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio7: gpio@20b4000 {
    compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
    reg = <0x020b4000 0x4000>;
    interrupts = <0 78 4>,
          <0 79 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   kpp: keypad@20b8000 {
    compatible = "fsl,imx6q-kpp", "fsl,imx21-kpp";
    reg = <0x020b8000 0x4000>;
    interrupts = <0 82 4>;
    clocks = <&clks 62>;
    status = "disabled";
   };

   wdog1: watchdog@20bc000 {
    compatible = "fsl,imx6q-wdt", "fsl,imx21-wdt";
    reg = <0x020bc000 0x4000>;
    interrupts = <0 80 4>;
    clocks = <&clks 62>;
   };

   wdog2: watchdog@20c0000 {
    compatible = "fsl,imx6q-wdt", "fsl,imx21-wdt";
    reg = <0x020c0000 0x4000>;
    interrupts = <0 81 4>;
    clocks = <&clks 62>;
    status = "disabled";
   };

   clks: clock-controller@20c4000 {
    compatible = "fsl,imx6q-ccm";
    reg = <0x020c4000 0x4000>;
    interrupts = <0 87 4>,
          <0 88 4>;
    #clock-cells = <1>;
   };

   anatop: anatop@20c8000 {
    compatible = "fsl,imx6q-anatop", "syscon", "simple-mfd";
    reg = <0x020c8000 0x1000>;
    interrupts = <0 49 4>,
          <0 54 4>,
          <0 127 4>;

    reg_vdd1p1: regulator-1p1 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd1p1";
     regulator-min-microvolt = <1000000>;
     regulator-max-microvolt = <1200000>;
     regulator-always-on;
     anatop-reg-offset = <0x110>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <4>;
     anatop-min-voltage = <800000>;
     anatop-max-voltage = <1375000>;
     anatop-enable-bit = <0>;
    };

    reg_vdd3p0: regulator-3p0 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd3p0";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <3150000>;
     regulator-always-on;
     anatop-reg-offset = <0x120>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <0>;
     anatop-min-voltage = <2625000>;
     anatop-max-voltage = <3400000>;
     anatop-enable-bit = <0>;
    };

    reg_vdd2p5: regulator-2p5 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd2p5";
     regulator-min-microvolt = <2250000>;
     regulator-max-microvolt = <2750000>;
     regulator-always-on;
     anatop-reg-offset = <0x130>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <0>;
     anatop-min-voltage = <2100000>;
     anatop-max-voltage = <2875000>;
     anatop-enable-bit = <0>;
    };

    reg_arm: regulator-vddcore {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vddarm";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     regulator-always-on;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <0>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <24>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
     regulator-allow-bypass;
    };

    reg_pu: regulator-vddpu {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vddpu";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     regulator-enable-ramp-delay = <150>;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <9>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <26>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
     regulator-allow-bypass;
    };

    reg_soc: regulator-vddsoc {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vddsoc";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     regulator-always-on;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <18>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <28>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
     regulator-allow-bypass;
    };

    tempmon: tempmon {
     compatible = "fsl,imx6q-tempmon";
     interrupt-parent = <&gpc>;
     interrupts = <0 49 4>;
     fsl,tempmon = <&anatop>;
     nvmem-cells = <&tempmon_calib>, <&tempmon_temp_grade>;
     nvmem-cell-names = "calib", "temp_grade";
     clocks = <&clks 172>;
     #thermal-sensor-cells = <0>;
    };
   };

   usbphy1: usbphy@20c9000 {
    compatible = "fsl,imx6q-usbphy", "fsl,imx23-usbphy";
    reg = <0x020c9000 0x1000>;
    interrupts = <0 44 4>;
    clocks = <&clks 182>;
    fsl,anatop = <&anatop>;
   };

   usbphy2: usbphy@20ca000 {
    compatible = "fsl,imx6q-usbphy", "fsl,imx23-usbphy";
    reg = <0x020ca000 0x1000>;
    interrupts = <0 45 4>;
    clocks = <&clks 183>;
    fsl,anatop = <&anatop>;
   };

   irq_sec_vio: caam_secvio {
    compatible = "fsl,imx6q-caam-secvio";
    interrupts = <0 20 4>;
    jtag-tamper = "disabled";
    watchdog-tamper = "enabled";
    internal-boot-tamper = "enabled";
    external-pin-tamper = "disabled";
   };

   caam_snvs: caam-snvs@20cc000 {
    compatible = "fsl,imx6q-caam-snvs";
    reg = <0x20cc000 0x4000>;
   };

   snvs: snvs@20cc000 {
    compatible = "fsl,sec-v4.0-mon", "syscon", "simple-mfd";
    reg = <0x020cc000 0x4000>;

    snvs_rtc: snvs-rtc-lp {
     compatible = "fsl,sec-v4.0-mon-rtc-lp";
     regmap = <&snvs>;
     offset = <0x34>;
     interrupts = <0 19 4>,
           <0 20 4>;
    };

    snvs_poweroff: snvs-poweroff {
     compatible = "syscon-poweroff";
     regmap = <&snvs>;
     offset = <0x38>;
     value = <0x60>;
     mask = <0x60>;
     status = "disabled";
    };

    snvs_pwrkey: snvs-powerkey {
     compatible = "fsl,sec-v4.0-pwrkey";
     regmap = <&snvs>;
     interrupts = <0 4 4>;
     linux,keycode = <116>;
     wakeup-source;
     status = "disabled";
    };

    snvs_lpgpr: snvs-lpgpr {
     compatible = "fsl,imx6q-snvs-lpgpr";
    };
   };

   epit1: epit@20d0000 {
    reg = <0x020d0000 0x4000>;
    interrupts = <0 56 4>;
   };

   epit2: epit@20d4000 {
    reg = <0x020d4000 0x4000>;
    interrupts = <0 57 4>;
   };

   src: reset-controller@20d8000 {
    compatible = "fsl,imx6q-src", "fsl,imx51-src";
    reg = <0x020d8000 0x4000>;
    interrupts = <0 91 4>,
          <0 96 4>;
    #reset-cells = <1>;
   };

   gpc: gpc@20dc000 {
    compatible = "fsl,imx6q-gpc";
    reg = <0x020dc000 0x4000>;
    interrupt-controller;
    #interrupt-cells = <3>;
    interrupts = <0 89 4>;
    interrupt-parent = <&intc>;
    clocks = <&clks 62>;
    clock-names = "ipg";

    pgc {
     #address-cells = <1>;
     #size-cells = <0>;

     power-domain@0 {
      reg = <0>;
      #power-domain-cells = <0>;
     };
     pd_pu: power-domain@1 {
      reg = <1>;
      #power-domain-cells = <0>;
      power-supply = <&reg_pu>;
      clocks = <&clks 122>,
               <&clks 74>,
               <&clks 121>,
               <&clks 26>,
               <&clks 143>,
               <&clks 168>;
     };
    };
   };

   gpr: iomuxc-gpr@20e0000 {
    compatible = "fsl,imx6q-iomuxc-gpr", "syscon", "simple-mfd";
    reg = <0x20e0000 0x38>;

    mux: mux-controller {
     compatible = "mmio-mux";
     #mux-control-cells = <1>;
    };
   };

   iomuxc: pinctrl@20e0000 {
    compatible = "fsl,imx6dl-iomuxc", "fsl,imx6q-iomuxc";
    reg = <0x20e0000 0x4000>;
   };

   dcic1: dcic@20e4000 {
    compatible = "fsl,imx6q-dcic";
    reg = <0x20e4000 0x4000>;
    interrupts = <0 124 4>;
    clocks = <&clks 264>, <&clks 264>;
    clock-names = "dcic", "disp-axi";
    gpr = <&gpr>;
    status = "disabled";
   };

   dcic2: dcic@20e8000 {
    compatible = "fsl,imx6q-dcic";
    reg = <0x20e8000 0x4000>;
    interrupts = <0 125 4>;
    clocks = <&clks 265>, <&clks 265>;
    clock-names = "dcic", "disp-axi";
    gpr = <&gpr>;
    status = "disabled";
   };

   sdma: sdma@20ec000 {
    compatible = "fsl,imx6q-sdma", "fsl,imx35-sdma";
    reg = <0x020ec000 0x4000>;
    interrupts = <0 2 4>;
    clocks = <&clks 62>,
      <&clks 155>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx6q.bin";
   };
  };

  bus@2100000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x02100000 0x100000>;
   ranges;

   crypto: crypto@2100000 {
    compatible = "fsl,sec-v4.0";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x2100000 0x10000>;
    ranges = <0 0x2100000 0x10000>;
    clocks = <&clks 241>,
      <&clks 242>,
      <&clks 243>,
      <&clks 196>;
    clock-names = "mem", "aclk", "ipg", "emi_slow";

    sec_jr0: jr@1000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x1000 0x1000>;
     interrupts = <0 105 4>;
    };

    sec_jr1: jr@2000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x2000 0x1000>;
     interrupts = <0 106 4>;
    };
   };

   aipstz@217c000 {
    reg = <0x0217c000 0x4000>;
   };

   usbotg: usb@2184000 {
    compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
    reg = <0x02184000 0x200>;
    interrupts = <0 43 4>;
    clocks = <&clks 162>;
    fsl,usbphy = <&usbphy1>;
    fsl,usbmisc = <&usbmisc 0>;
    ahb-burst-config = <0x0>;
    tx-burst-size-dword = <0x10>;
    rx-burst-size-dword = <0x10>;
    status = "disabled";
   };

   usbh1: usb@2184200 {
    compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
    reg = <0x02184200 0x200>;
    interrupts = <0 40 4>;
    clocks = <&clks 162>;
    fsl,usbphy = <&usbphy2>;
    fsl,usbmisc = <&usbmisc 1>;
    dr_mode = "host";
    ahb-burst-config = <0x0>;
    tx-burst-size-dword = <0x10>;
    rx-burst-size-dword = <0x10>;
    status = "disabled";
   };

   usbh2: usb@2184400 {
    compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
    reg = <0x02184400 0x200>;
    interrupts = <0 41 4>;
    clocks = <&clks 162>;
    fsl,usbphy = <&usbphynop1>;
    phy_type = "hsic";
    fsl,usbmisc = <&usbmisc 2>;
    dr_mode = "host";
    ahb-burst-config = <0x0>;
    tx-burst-size-dword = <0x10>;
    rx-burst-size-dword = <0x10>;
    status = "disabled";
   };

   usbh3: usb@2184600 {
    compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
    reg = <0x02184600 0x200>;
    interrupts = <0 42 4>;
    clocks = <&clks 162>;
    fsl,usbphy = <&usbphynop2>;
    phy_type = "hsic";
    fsl,usbmisc = <&usbmisc 3>;
    dr_mode = "host";
    ahb-burst-config = <0x0>;
    tx-burst-size-dword = <0x10>;
    rx-burst-size-dword = <0x10>;
    status = "disabled";
   };

   usbmisc: usbmisc@2184800 {
    #index-cells = <1>;
    compatible = "fsl,imx6q-usbmisc";
    reg = <0x02184800 0x200>;
    clocks = <&clks 162>;
   };

   fec: ethernet@2188000 {
    compatible = "fsl,imx6q-fec";
    reg = <0x02188000 0x4000>;
    interrupt-names = "int0", "pps";
    interrupts = <0 118 4>,
          <0 119 4>;
    clocks = <&clks 117>,
      <&clks 117>,
      <&clks 190>,
      <&clks 190>;
    clock-names = "ipg", "ahb", "ptp", "enet_out";
    assigned-clocks = <&clks 190>;
    assigned-clock-rates = <125000000>;
    fsl,stop-mode = <&gpr 0x34 27>;
    fsl,wakeup_irq = <0>;
    status = "disabled";
   };

   mlb: mlb@218c000 {
    compatible = "fsl,imx6q-mlb150";
    reg = <0x0218c000 0x4000>;
    interrupts = <0 53 4>,
          <0 117 4>,
          <0 126 4>;
    clocks = <&clks 139>;
    clock-names = "mlb";
    iram = <&ocram>;
    status = "disabled";
   };

   usdhc1: mmc@2190000 {
    compatible = "fsl,imx6q-usdhc";
    reg = <0x02190000 0x4000>;
    interrupts = <0 22 4>;
    clocks = <&clks 163>,
      <&clks 163>,
      <&clks 163>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   usdhc2: mmc@2194000 {
    compatible = "fsl,imx6q-usdhc";
    reg = <0x02194000 0x4000>;
    interrupts = <0 23 4>;
    clocks = <&clks 164>,
      <&clks 164>,
      <&clks 164>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   usdhc3: mmc@2198000 {
    compatible = "fsl,imx6q-usdhc";
    reg = <0x02198000 0x4000>;
    interrupts = <0 24 4>;
    clocks = <&clks 165>,
      <&clks 165>,
      <&clks 165>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   usdhc4: mmc@219c000 {
    compatible = "fsl,imx6q-usdhc";
    reg = <0x0219c000 0x4000>;
    interrupts = <0 25 4>;
    clocks = <&clks 166>,
      <&clks 166>,
      <&clks 166>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   i2c1: i2c@21a0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c";
    reg = <0x021a0000 0x4000>;
    interrupts = <0 36 4>;
    clocks = <&clks 125>;
    status = "disabled";
   };

   i2c2: i2c@21a4000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c";
    reg = <0x021a4000 0x4000>;
    interrupts = <0 37 4>;
    clocks = <&clks 126>;
    status = "disabled";
   };

   i2c3: i2c@21a8000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c";
    reg = <0x021a8000 0x4000>;
    interrupts = <0 38 4>;
    clocks = <&clks 127>;
    status = "disabled";
   };

   romcp@21ac000 {
    reg = <0x021ac000 0x4000>;
   };

   mmdc0-1@021b0000 {
    compatible = "fsl,imx6q-mmdc-combine";
    reg = <0x021b0000 0x8000>;
   };

   mmdc0: memory-controller@21b0000 {
    compatible = "fsl,imx6q-mmdc";
    reg = <0x021b0000 0x4000>;
    clocks = <&clks 263>;
   };

   mmdc1: memory-controller@21b4000 {
    compatible = "fsl,imx6q-mmdc";
    reg = <0x021b4000 0x4000>;
    status = "disabled";
   };

   weim: weim@21b8000 {
    #address-cells = <2>;
    #size-cells = <1>;
    compatible = "fsl,imx6q-weim";
    reg = <0x021b8000 0x4000>;
    interrupts = <0 14 4>;
    clocks = <&clks 196>;
    fsl,weim-cs-gpr = <&gpr>;
    status = "disabled";
   };

   ocotp: efuse@21bc000 {
    compatible = "fsl,imx6q-ocotp", "syscon";
    reg = <0x021bc000 0x4000>;
    clocks = <&clks 128>;
    #address-cells = <1>;
    #size-cells = <1>;

    cpu_speed_grade: speed-grade@10 {
     reg = <0x10 4>;
    };

    tempmon_calib: calib@38 {
     reg = <0x38 4>;
    };

    tempmon_temp_grade: temp-grade@20 {
     reg = <0x20 4>;
    };
   };

   tzasc@21d0000 {
    reg = <0x021d0000 0x4000>;
    interrupts = <0 108 4>;
   };

   tzasc@21d4000 {
    reg = <0x021d4000 0x4000>;
    interrupts = <0 109 4>;
   };

   audmux: audmux@21d8000 {
    compatible = "fsl,imx6q-audmux", "fsl,imx31-audmux";
    reg = <0x021d8000 0x4000>;
    status = "disabled";
   };

   mipi_csi: mipi@21dc000 {
    compatible = "fsl,imx6q-mipi-csi2";
    reg = <0x021dc000 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 100 0x04>, <0 101 0x04>;
    clocks = <&clks 138>,
      <&clks 238>,
      <&clks 53>;
    clock-names = "dphy_clk", "cfg_clk", "pixel_clk";
    status = "disabled";
   };

   mipi_dsi: mipi@21e0000 {
    reg = <0x021e0000 0x4000>;
    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      mipi_mux_0: endpoint {
       remote-endpoint = <&ipu1_di0_mipi>;
      };
     };

     port@1 {
      reg = <1>;

      mipi_mux_1: endpoint {
       remote-endpoint = <&ipu1_di1_mipi>;
      };
     };
    };
   };

   vdoa@21e4000 {
    compatible = "fsl,imx6q-vdoa";
    reg = <0x021e4000 0x4000>;
    interrupts = <0 18 4>;
    clocks = <&clks 202>;
    iram = <&ocram>;
   };

   uart2: serial@21e8000 {
    compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
    reg = <0x021e8000 0x4000>;
    interrupts = <0 27 4>;
    clocks = <&clks 160>,
      <&clks 161>;
    clock-names = "ipg", "per";
    dmas = <&sdma 27 4 0>, <&sdma 28 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart3: serial@21ec000 {
    compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
    reg = <0x021ec000 0x4000>;
    interrupts = <0 28 4>;
    clocks = <&clks 160>,
      <&clks 161>;
    clock-names = "ipg", "per";
    dmas = <&sdma 29 4 0>, <&sdma 30 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart4: serial@21f0000 {
    compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
    reg = <0x021f0000 0x4000>;
    interrupts = <0 29 4>;
    clocks = <&clks 160>,
      <&clks 161>;
    clock-names = "ipg", "per";
    dmas = <&sdma 31 4 0>, <&sdma 32 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart5: serial@21f4000 {
    compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
    reg = <0x021f4000 0x4000>;
    interrupts = <0 30 4>;
    clocks = <&clks 160>,
      <&clks 161>;
    clock-names = "ipg", "per";
    dmas = <&sdma 33 4 0>, <&sdma 34 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };
  };

  ipu1: ipu@2400000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "fsl,imx6q-ipu";
   reg = <0x02400000 0x400000>;
   interrupts = <0 6 4>,
         <0 5 4>;
   clocks = <&clks 130>,
     <&clks 131>, <&clks 132>,
     <&clks 39>, <&clks 40>,
     <&clks 135>, <&clks 136>;
   clock-names = "bus",
          "di0", "di1",
          "di0_sel", "di1_sel",
          "ldb_di0", "ldb_di1";
   resets = <&src 2>;
   bypass_reset = <0>;

   ipu1_csi0: port@0 {
    reg = <0>;

    ipu1_csi0_from_ipu1_csi0_mux: endpoint {
     remote-endpoint = <&ipu1_csi0_mux_to_ipu1_csi0>;
    };
   };

   ipu1_csi1: port@1 {
    reg = <1>;
   };

   ipu1_di0: port@2 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <2>;

    ipu1_di0_disp0: endpoint@0 {
     reg = <0>;
    };

    ipu1_di0_hdmi: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&hdmi_mux_0>;
    };

    ipu1_di0_mipi: endpoint@2 {
     reg = <2>;
     remote-endpoint = <&mipi_mux_0>;
    };

    ipu1_di0_lvds0: endpoint@3 {
     reg = <3>;
     remote-endpoint = <&lvds0_mux_0>;
    };

    ipu1_di0_lvds1: endpoint@4 {
     reg = <4>;
     remote-endpoint = <&lvds1_mux_0>;
    };
   };

   ipu1_di1: port@3 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <3>;

    ipu1_di1_disp1: endpoint@0 {
     reg = <0>;
    };

    ipu1_di1_hdmi: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&hdmi_mux_1>;
    };

    ipu1_di1_mipi: endpoint@2 {
     reg = <2>;
     remote-endpoint = <&mipi_mux_1>;
    };

    ipu1_di1_lvds0: endpoint@3 {
     reg = <3>;
     remote-endpoint = <&lvds0_mux_1>;
    };

    ipu1_di1_lvds1: endpoint@4 {
     reg = <4>;
     remote-endpoint = <&lvds1_mux_1>;
    };
   };
  };
 };
};
# 8 "arch/arm/boot/dts/imx6q.dtsi" 2

/ {
 aliases {
  ipu1 = &ipu2;
  spi4 = &ecspi5;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <0>;
   next-level-cache = <&L2>;
   operating-points = <

    1200000 1275000
    996000 1250000
    852000 1250000
    792000 1175000
    396000 975000
   >;
   fsl,soc-operating-points = <

    1200000 1275000
    996000 1250000
    852000 1250000
    792000 1175000
    396000 1175000
   >;
   clock-latency = <61036>;
   #cooling-cells = <2>;
   clocks = <&clks 104>,
     <&clks 6>,
     <&clks 16>,
     <&clks 17>,
     <&clks 170>,
     <&clks 223>,
     <&clks 230>,
     <&clks 216>;
   clock-names = "arm", "pll2_pfd2_396m", "step",
          "pll1_sw", "pll1_sys", "pll1",
          "pll1_bypass", "pll1_bypass_src";
   arm-supply = <&reg_arm>;
   pu-supply = <&reg_pu>;
   soc-supply = <&reg_soc>;
   nvmem-cells = <&cpu_speed_grade>;
   nvmem-cell-names = "speed_grade";
  };

  cpu1: cpu@1 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <1>;
   next-level-cache = <&L2>;
   operating-points = <

    1200000 1275000
    996000 1250000
    852000 1250000
    792000 1175000
    396000 975000
   >;
   fsl,soc-operating-points = <

    1200000 1275000
    996000 1250000
    852000 1250000
    792000 1175000
    396000 1175000
   >;
   clock-latency = <61036>;
   #cooling-cells = <2>;
   clocks = <&clks 104>,
     <&clks 6>,
     <&clks 16>,
     <&clks 17>,
     <&clks 170>;
   clock-names = "arm", "pll2_pfd2_396m", "step",
          "pll1_sw", "pll1_sys";
   arm-supply = <&reg_arm>;
   pu-supply = <&reg_pu>;
   soc-supply = <&reg_soc>;
  };

  cpu2: cpu@2 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <2>;
   next-level-cache = <&L2>;
   operating-points = <

    1200000 1275000
    996000 1250000
    852000 1250000
    792000 1175000
    396000 975000
   >;
   fsl,soc-operating-points = <

    1200000 1275000
    996000 1250000
    852000 1250000
    792000 1175000
    396000 1175000
   >;
   clock-latency = <61036>;
   #cooling-cells = <2>;
   clocks = <&clks 104>,
     <&clks 6>,
     <&clks 16>,
     <&clks 17>,
     <&clks 170>;
   clock-names = "arm", "pll2_pfd2_396m", "step",
          "pll1_sw", "pll1_sys";
   arm-supply = <&reg_arm>;
   pu-supply = <&reg_pu>;
   soc-supply = <&reg_soc>;
  };

  cpu3: cpu@3 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <3>;
   next-level-cache = <&L2>;
   operating-points = <

    1200000 1275000
    996000 1250000
    852000 1250000
    792000 1175000
    396000 975000
   >;
   fsl,soc-operating-points = <

    1200000 1275000
    996000 1250000
    852000 1250000
    792000 1175000
    396000 1175000
   >;
   clock-latency = <61036>;
   #cooling-cells = <2>;
   clocks = <&clks 104>,
     <&clks 6>,
     <&clks 16>,
     <&clks 17>,
     <&clks 170>;
   clock-names = "arm", "pll2_pfd2_396m", "step",
          "pll1_sw", "pll1_sys";
   arm-supply = <&reg_arm>;
   pu-supply = <&reg_pu>;
   soc-supply = <&reg_soc>;
  };
 };

        reserved-memory {
                #address-cells = <1>;
                #size-cells = <1>;
                ranges;


                linux,cma {
                        compatible = "shared-dma-pool";
                        reusable;
                        size = <0x14000000>;
                        linux,cma-default;
                };
        };

 soc {
  busfreq: busfreq {
   compatible = "fsl,imx_busfreq";
   clocks = <&clks 171>, <&clks 6>, <&clks 11>, <&clks 104>, <&clks 172>, <&clks 58>,
    <&clks 18>, <&clks 60>, <&clks 20>, <&clks 3>;
   clock-names = "pll2_bus", "pll2_pfd2_396m", "pll2_198m", "arm", "pll3_usb_otg",
     "periph", "periph_pre", "periph_clk2", "periph_clk2_sel", "osc";
   interrupts = <0 107 0x04>, <0 112 0x4>, <0 113 0x4>, <0 114 0x4>;
   interrupt-names = "irq_busfreq_0", "irq_busfreq_1", "irq_busfreq_2", "irq_busfreq_3";
   fsl,max_ddr_freq = <528000000>;
  };

  ocram: sram@905000 {
   compatible = "mmio-sram";
   reg = <0x905000 0x3B000>;
   clocks = <&clks 142>;
  };

  ocram_optee: sram@938000 {
   compatible = "fsl,optee-lpm-sram";
   reg = <0x938000 0x8000>;
   overw_reg = <&ocram 0x905000 0x33000>;
  };

  bus@2000000 {
   spba-bus@2000000 {
    ecspi5: spi@2018000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
     reg = <0x02018000 0x4000>;
     interrupts = <0 35 4>;
     clocks = <&clks 116>,
       <&clks 116>;
     clock-names = "ipg", "per";
     dmas = <&sdma 11 7 1>, <&sdma 12 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };
   };
  };

  bus@2100000 {
   mipi_dsi: mipi@21e0000 {
    compatible = "fsl,imx6q-mipi-dsi";
    reg = <0x21e0000 0x4000>;
    interrupts = <0 102 0x4>;
    gpr = <&gpr>;
    clocks = <&clks 138>, <&clks 238>;
    clock-names = "mipi_pllref_clk", "mipi_cfg_clk";
    status = "disabled";
   };
  };

  sata: sata@2200000 {
   compatible = "fsl,imx6q-ahci";
   reg = <0x02200000 0x4000>;
   interrupts = <0 39 4>;
   clocks = <&clks 154>,
     <&clks 187>,
     <&clks 105>;
   clock-names = "sata", "sata_ref", "ahb";
   status = "disabled";
  };

  gpu_vg: gpu@2204000 {
   compatible = "vivante,gc";
   reg = <0x02204000 0x4000>;
   interrupts = <0 11 4>;
   clocks = <&clks 143>,
     <&clks 121>;
   clock-names = "bus", "core";
   power-domains = <&pd_pu>;
   #cooling-cells = <2>;
   status = "disabled";
  };

  gpu: gpu@00130000 {
   compatible = "fsl,imx6q-gpu";
   reg = <0x00130000 0x4000>, <0x00134000 0x4000>,
    <0x02204000 0x4000>, <0x10000000 0x0>,
    <0x0 0x8000000>;
   reg-names = "iobase_3d", "iobase_2d",
    "iobase_vg", "phys_baseaddr",
    "contiguous_mem";
   interrupts = <0 9 4>,
    <0 10 4>,
    <0 11 4>;
   interrupt-names = "irq_3d", "irq_2d", "irq_vg";
   clocks = <&clks 26>, <&clks 143>,
    <&clks 27>, <&clks 121>,
    <&clks 122>, <&clks 74>;
   clock-names = "gpu2d_axi_clk", "openvg_axi_clk",
    "gpu3d_axi_clk", "gpu2d_clk",
    "gpu3d_clk", "gpu3d_shader_clk";
   resets = <&src 0>, <&src 3>, <&src 3>;
   reset-names = "gpu3d", "gpu2d", "gpuvg";
   power-domains = <&pd_pu>;
  };

  ipu2: ipu@2800000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "fsl,imx6q-ipu";
   reg = <0x02800000 0x400000>;
   interrupts = <0 8 4>,
         <0 7 4>;
   clocks = <&clks 133>,
     <&clks 134>,
     <&clks 137>,
     <&clks 41>,
     <&clks 42>,
     <&clks 135>,
     <&clks 136>;
   clock-names = "bus",
          "di0", "di1",
          "di0_sel", "di1_sel",
          "ldb_di0", "ldb_di1";
   resets = <&src 4>;
   bypass_reset = <0>;

   ipu2_csi0: port@0 {
    reg = <0>;

    ipu2_csi0_from_mipi_vc2: endpoint {
     remote-endpoint = <&mipi_vc2_to_ipu2_csi0>;
    };
   };

   ipu2_csi1: port@1 {
    reg = <1>;

    ipu2_csi1_from_ipu2_csi1_mux: endpoint {
     remote-endpoint = <&ipu2_csi1_mux_to_ipu2_csi1>;
    };
   };

   ipu2_di0: port@2 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <2>;

    ipu2_di0_disp0: endpoint@0 {
     reg = <0>;
    };

    ipu2_di0_hdmi: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&hdmi_mux_2>;
    };

    ipu2_di0_mipi: endpoint@2 {
     reg = <2>;
     remote-endpoint = <&mipi_mux_2>;
    };

    ipu2_di0_lvds0: endpoint@3 {
     reg = <3>;
     remote-endpoint = <&lvds0_mux_2>;
    };

    ipu2_di0_lvds1: endpoint@4 {
     reg = <4>;
     remote-endpoint = <&lvds1_mux_2>;
    };
   };

   ipu2_di1: port@3 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <3>;

    ipu2_di1_hdmi: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&hdmi_mux_3>;
    };

    ipu2_di1_mipi: endpoint@2 {
     reg = <2>;
     remote-endpoint = <&mipi_mux_3>;
    };

    ipu2_di1_lvds0: endpoint@3 {
     reg = <3>;
     remote-endpoint = <&lvds0_mux_3>;
    };

    ipu2_di1_lvds1: endpoint@4 {
     reg = <4>;
     remote-endpoint = <&lvds1_mux_3>;
    };
   };
  };
 };

 capture-subsystem {
  compatible = "fsl,imx-capture-subsystem";
  ports = <&ipu1_csi0>, <&ipu1_csi1>, <&ipu2_csi0>, <&ipu2_csi1>;
 };

 display-subsystem {
  compatible = "fsl,imx-display-subsystem";
  ports = <&ipu1_di0>, <&ipu1_di1>, <&ipu2_di0>, <&ipu2_di1>;
 };
};

&gpio1 {
 gpio-ranges = <&iomuxc 0 136 2>, <&iomuxc 2 141 1>, <&iomuxc 3 139 1>,
        <&iomuxc 4 142 2>, <&iomuxc 6 140 1>, <&iomuxc 7 144 2>,
        <&iomuxc 9 138 1>, <&iomuxc 10 213 3>, <&iomuxc 13 20 1>,
        <&iomuxc 14 19 1>, <&iomuxc 15 21 1>, <&iomuxc 16 208 1>,
        <&iomuxc 17 207 1>, <&iomuxc 18 210 3>, <&iomuxc 21 209 1>,
        <&iomuxc 22 116 10>;
};

&gpio2 {
 gpio-ranges = <&iomuxc 0 191 16>, <&iomuxc 16 55 14>, <&iomuxc 30 35 1>,
        <&iomuxc 31 44 1>;
};

&gpio3 {
 gpio-ranges = <&iomuxc 0 69 16>, <&iomuxc 16 36 8>, <&iomuxc 24 45 8>;
};

&gpio4 {
 gpio-ranges = <&iomuxc 5 149 1>, <&iomuxc 6 126 10>, <&iomuxc 16 87 16>;
};

&gpio5 {
 gpio-ranges = <&iomuxc 0 85 1>, <&iomuxc 2 34 1>, <&iomuxc 4 53 1>,
        <&iomuxc 5 103 13>, <&iomuxc 18 150 14>;
};

&gpio6 {
 gpio-ranges = <&iomuxc 0 164 6>, <&iomuxc 6 54 1>, <&iomuxc 7 181 5>,
        <&iomuxc 14 186 3>, <&iomuxc 17 170 2>, <&iomuxc 19 22 12>,
        <&iomuxc 31 86 1>;
};

&gpio7 {
 gpio-ranges = <&iomuxc 0 172 9>, <&iomuxc 9 189 2>, <&iomuxc 11 146 3>;
};

&gpr {
 ipu1_csi0_mux {
  compatible = "video-mux";
  mux-controls = <&mux 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  port@0 {
   reg = <0>;

   ipu1_csi0_mux_from_mipi_vc0: endpoint {
    remote-endpoint = <&mipi_vc0_to_ipu1_csi0_mux>;
   };
  };

  port@1 {
   reg = <1>;

   ipu1_csi0_mux_from_parallel_sensor: endpoint {
   };
  };

  port@2 {
   reg = <2>;

   ipu1_csi0_mux_to_ipu1_csi0: endpoint {
    remote-endpoint = <&ipu1_csi0_from_ipu1_csi0_mux>;
   };
  };
 };

 ipu2_csi1_mux {
  compatible = "video-mux";
  mux-controls = <&mux 1>;
  #address-cells = <1>;
  #size-cells = <0>;

  port@0 {
   reg = <0>;

   ipu2_csi1_mux_from_mipi_vc3: endpoint {
    remote-endpoint = <&mipi_vc3_to_ipu2_csi1_mux>;
   };
  };

  port@1 {
   reg = <1>;

   ipu2_csi1_mux_from_parallel_sensor: endpoint {
   };
  };

  port@2 {
   reg = <2>;

   ipu2_csi1_mux_to_ipu2_csi1: endpoint {
    remote-endpoint = <&ipu2_csi1_from_ipu2_csi1_mux>;
   };
  };
 };
};

&hdmi {
 compatible = "fsl,imx6q-hdmi";

 port@2 {
  reg = <2>;

  hdmi_mux_2: endpoint {
   remote-endpoint = <&ipu2_di0_hdmi>;
  };
 };

 port@3 {
  reg = <3>;

  hdmi_mux_3: endpoint {
   remote-endpoint = <&ipu2_di1_hdmi>;
  };
 };
};

&iomuxc {
 compatible = "fsl,imx6q-iomuxc";
};

&ipu1_csi1 {
 ipu1_csi1_from_mipi_vc1: endpoint {
  remote-endpoint = <&mipi_vc1_to_ipu1_csi1>;
 };
};

&ldb {
 compatible = "fsl,imx6q-ldb", "fsl,imx53-ldb";
 clocks = <&clks 135>, <&clks 136>,
   <&clks 39>, <&clks 40>,
   <&clks 41>, <&clks 42>,
   <&clks 184>, <&clks 185>,
   <&clks 267>, <&clks 268>,
   <&clks 269>, <&clks 270>;
 clock-names = "ldb_di0", "ldb_di1",
        "di0_sel", "di1_sel",
        "di2_sel", "di3_sel",
        "ldb_di0_div_3_5", "ldb_di1_div_3_5",
        "ldb_di0_div_7", "ldb_di1_div_7",
        "ldb_di0_div_sel", "ldb_di1_div_sel";

 lvds-channel@0 {
  port@2 {
   reg = <2>;

   lvds0_mux_2: endpoint {
    remote-endpoint = <&ipu2_di0_lvds0>;
   };
  };

  port@3 {
   reg = <3>;

   lvds0_mux_3: endpoint {
    remote-endpoint = <&ipu2_di1_lvds0>;
   };
  };
 };

 lvds-channel@1 {
  port@2 {
   reg = <2>;

   lvds1_mux_2: endpoint {
    remote-endpoint = <&ipu2_di0_lvds1>;
   };
  };

  port@3 {
   reg = <3>;

   lvds1_mux_3: endpoint {
    remote-endpoint = <&ipu2_di1_lvds1>;
   };
  };
 };
};

&mipi_csi {
 port@1 {
  reg = <1>;

  mipi_vc0_to_ipu1_csi0_mux: endpoint {
   remote-endpoint = <&ipu1_csi0_mux_from_mipi_vc0>;
  };
 };

 port@2 {
  reg = <2>;

  mipi_vc1_to_ipu1_csi1: endpoint {
   remote-endpoint = <&ipu1_csi1_from_mipi_vc1>;
  };
 };

 port@3 {
  reg = <3>;

  mipi_vc2_to_ipu2_csi0: endpoint {
   remote-endpoint = <&ipu2_csi0_from_mipi_vc2>;
  };
 };

 port@4 {
  reg = <4>;

  mipi_vc3_to_ipu2_csi1_mux: endpoint {
   remote-endpoint = <&ipu2_csi1_mux_from_mipi_vc3>;
  };
 };
};

&mipi_dsi {
 ports {
  port@2 {
   reg = <2>;

   mipi_mux_2: endpoint {
    remote-endpoint = <&ipu2_di0_mipi>;
   };
  };

  port@3 {
   reg = <3>;

   mipi_mux_3: endpoint {
    remote-endpoint = <&ipu2_di1_mipi>;
   };
  };
 };
};

&mux {
 mux-reg-masks = <0x04 0x00080000>,
   <0x04 0x00100000>,
   <0x0c 0x0000000c>,
   <0x0c 0x000000c0>,
   <0x0c 0x00000300>,
   <0x28 0x00000003>,
   <0x28 0x0000000c>;
};

&vpu {
 compatible = "fsl,imx6q-vpu", "cnm,coda960";
};
# 6 "arch/arm/boot/dts/imx6qp.dtsi" 2

/ {
 aliases {
  pre0 = &pre1;
  pre1 = &pre2;
  pre2 = &pre3;
  pre3 = &pre4;
  prg0 = &prg1;
  prg1 = &prg2;
 };

 soc {
  ocram2: sram@940000 {
   compatible = "mmio-sram";
   reg = <0x00940000 0x20000>;
   clocks = <&clks 142>;
  };

  ocram3: sram@960000 {
   compatible = "mmio-sram";
   reg = <0x00960000 0x20000>;
   clocks = <&clks 142>;
  };

  bus@2100000 {
   pre1: pre@21c8000 {
    compatible = "fsl,imx6q-pre";
    reg = <0x021c8000 0x1000>;
    interrupts = <0 90 1>;
    clocks = <&clks 250>;
    clock-names = "axi";
    ocram = <&ocram2>;
    status = "disabled";
   };

   pre2: pre@21c9000 {
    compatible = "fsl,imx6q-pre";
    reg = <0x021c9000 0x1000>;
    interrupts = <0 97 1>;
    clocks = <&clks 251>;
    clock-names = "axi";
    ocram = <&ocram2>;
    status = "disabled";
   };

   pre3: pre@21ca000 {
    compatible = "fsl,imx6q-pre";
    reg = <0x021ca000 0x1000>;
    interrupts = <0 98 1>;
    clocks = <&clks 252>;
    clock-names = "axi";
    ocram = <&ocram3>;
    status = "disabled";
   };

   pre4: pre@21cb000 {
    compatible = "fsl,imx6q-pre";
    reg = <0x021cb000 0x1000>;
    interrupts = <0 99 1>;
    clocks = <&clks 253>;
    clock-names = "axi";
    ocram = <&ocram3>;
    status = "disabled";
   };

   prg1: prg@21cc000 {
    compatible = "fsl,imx6q-prg";
    reg = <0x021cc000 0x1000>;
    clocks = <&clks 256>,
      <&clks 254>;
    clock-names = "apb", "axi";
    gpr = <&gpr>;
    status = "disabled";
   };

   prg2: prg@21cd000 {
    compatible = "fsl,imx6q-prg";
    reg = <0x021cd000 0x1000>;
    clocks = <&clks 257>,
      <&clks 255>;
    clock-names = "apb", "axi";
    gpr = <&gpr>;
    status = "disabled";
   };
  };
 };
};

&fec {
 interrupts = <0 118 4>,
       <0 119 4>;
};

&gpc {
 compatible = "fsl,imx6qp-gpc", "fsl,imx6q-gpc";
};

&ipu1 {
 compatible = "fsl,imx6qp-ipu", "fsl,imx6q-ipu";
 clocks = <&clks 130>,
   <&clks 131>, <&clks 132>,
   <&clks 39>, <&clks 40>,
   <&clks 269>, <&clks 270>,
   <&clks 256>;
 clock-names = "bus",
        "di0", "di1",
        "di0_sel", "di1_sel",
        "ldb_di0", "ldb_di1", "prg";
 fsl,prg = <&prg1>;
};

&ipu2 {
 compatible = "fsl,imx6qp-ipu", "fsl,imx6q-ipu";
 clocks = <&clks 133>,
   <&clks 134>, <&clks 137>,
   <&clks 41>, <&clks 42>,
   <&clks 269>, <&clks 270>,
   <&clks 257>;
 clock-names = "bus",
        "di0", "di1",
        "di0_sel", "di1_sel",
        "ldb_di0", "ldb_di1", "prg";
 fsl,prg = <&prg2>;
};

&ldb {
 compatible = "fsl,imx6qp-ldb", "fsl,imx6q-ldb", "fsl,imx53-ldb";
};

&mmdc0 {
 compatible = "fsl,imx6qp-mmdc", "fsl,imx6q-mmdc";
};

&pcie {
 compatible = "fsl,imx6qp-pcie", "snps,dw-pcie";
};

&pcie_ep {
 compatible = "fsl,imx6qp-pcie-ep";
};
# 44 "arch/arm/boot/dts/imx6qp-tx6qp-8137.dts" 2
# 1 "arch/arm/boot/dts/imx6qdl-tx6.dtsi" 1
# 42 "arch/arm/boot/dts/imx6qdl-tx6.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 43 "arch/arm/boot/dts/imx6qdl-tx6.dtsi" 2


# 1 "./scripts/dtc/include-prefixes/dt-bindings/pwm/pwm.h" 1
# 46 "arch/arm/boot/dts/imx6qdl-tx6.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/sound/fsl-imx-audmux.h" 1
# 47 "arch/arm/boot/dts/imx6qdl-tx6.dtsi" 2

/ {
 aliases {
  can0 = &can2;
  can1 = &can1;
  ethernet0 = &fec;
  lcdif-23bit-pins-a = &pinctrl_disp0_1;
  lcdif-24bit-pins-a = &pinctrl_disp0_2;
  pwm0 = &pwm1;
  pwm1 = &pwm2;
  reg-can-xcvr = &reg_can_xcvr;
  stk5led = &user_led;
  usbotg = &usbotg;
  sdhc0 = &usdhc1;
  sdhc1 = &usdhc2;
 };

 memory@10000000 {
  device_type = "memory";
  reg = <0x10000000 0>;
 };

 clocks {
  #address-cells = <1>;
  #size-cells = <0>;

  mclk: clock@0 {
   compatible = "fixed-clock";
   reg = <0>;
   #clock-cells = <0>;
   clock-frequency = <26000000>;
  };
 };

 gpio-keys {
  compatible = "gpio-keys";

  power {
   label = "Power Button";
   gpios = <&gpio5 2 0>;
   linux,code = <116>;
   wakeup-source;
  };
 };

 leds {
  compatible = "gpio-leds";

  user_led: user {
   label = "Heartbeat";
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_user_led>;
   gpios = <&gpio2 20 0>;
   linux,default-trigger = "heartbeat";
  };
 };

 reg_3v3_etn: regulator-3v3-etn {
  compatible = "regulator-fixed";
  regulator-name = "3V3_ETN";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_etnphy_power>;
  gpio = <&gpio3 20 0>;
  enable-active-high;
 };

 reg_2v5: regulator-2v5 {
  compatible = "regulator-fixed";
  regulator-name = "2V5";
  regulator-min-microvolt = <2500000>;
  regulator-max-microvolt = <2500000>;
  regulator-always-on;
 };

 reg_3v3: regulator-3v3 {
  compatible = "regulator-fixed";
  regulator-name = "3V3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-always-on;
 };

 reg_can_xcvr: regulator-can-xcvr {
  compatible = "regulator-fixed";
  regulator-name = "CAN XCVR";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_flexcan_xcvr>;
  gpio = <&gpio4 21 1>;
 };

 reg_lcd0_pwr: regulator-lcd0-pwr {
  compatible = "regulator-fixed";
  regulator-name = "LCD0 POWER";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_lcd0_pwr>;
  gpio = <&gpio3 29 0>;
  enable-active-high;
  status = "disabled";
 };

 reg_lcd1_pwr: regulator-lcd1-pwr {
  compatible = "regulator-fixed";
  regulator-name = "LCD1 POWER";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_lcd1_pwr>;
  gpio = <&gpio2 31 0>;
  enable-active-high;
  status = "disabled";
 };

 reg_usbh1_vbus: regulator-usbh1-vbus {
  compatible = "regulator-fixed";
  regulator-name = "usbh1_vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_usbh1_vbus>;
  gpio = <&gpio3 31 0>;
  enable-active-high;
 };

 reg_usbotg_vbus: regulator-usbotg-vbus {
  compatible = "regulator-fixed";
  regulator-name = "usbotg_vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_usbotg_vbus>;
  gpio = <&gpio1 7 0>;
  enable-active-high;
 };

 sound {
  compatible = "karo,imx6qdl-tx6-sgtl5000",
        "simple-audio-card";
  simple-audio-card,name = "imx6qdl-tx6-sgtl5000-audio";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_audmux>;
  simple-audio-card,format = "i2s";
  simple-audio-card,bitclock-master = <&codec_dai>;
  simple-audio-card,frame-master = <&codec_dai>;
  simple-audio-card,widgets =
   "Microphone", "Mic Jack",
   "Line", "Line In",
   "Line", "Line Out",
   "Headphone", "Headphone Jack";
  simple-audio-card,routing =
   "MIC_IN", "Mic Jack",
   "Mic Jack", "Mic Bias",
   "Headphone Jack", "HP_OUT";

  cpu_dai: simple-audio-card,cpu {
   sound-dai = <&ssi1>;
  };

  codec_dai: simple-audio-card,codec {
   sound-dai = <&sgtl5000>;
  };
 };
};

&audmux {
 status = "okay";

 ssi1 {
  fsl,audmux-port = <0>;
  fsl,port-config = <
   ((1 << 11) |
   (((4) & 0xf) << 27) |
   (((4) & 0xf) << 22) |
   (1 << 31) |
   (1 << 26))
   (((4) & 0x7) << 13)
  >;
 };

 pins5 {
  fsl,audmux-port = <4>;
  fsl,port-config = <
   (1 << 11)
   (((0) & 0x7) << 13)
  >;
 };
};

&can1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_flexcan1>;
 xceiver-supply = <&reg_can_xcvr>;
 status = "okay";
};

&can2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_flexcan2>;
 xceiver-supply = <&reg_can_xcvr>;
 status = "okay";
};

&ecspi1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_ecspi1>;
 cs-gpios = <
  &gpio2 30 0
  &gpio3 19 0
 >;
 status = "disabled";

 spidev0: spi@0 {
  compatible = "spidev";
  reg = <0>;
  spi-max-frequency = <54000000>;
 };

 spidev1: spi@1 {
  compatible = "spidev";
  reg = <1>;
  spi-max-frequency = <54000000>;
 };
};

&fec {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_enet &pinctrl_enet_mdio &pinctrl_etnphy_rst>;
 clocks = <&clks 117>,
   <&clks 117>,
   <&clks 190>,
   <&clks 190>;
 clock-names = "ipg", "ahb", "ptp", "enet_out";
 phy-mode = "rmii";
 phy-reset-gpios = <&gpio7 6 1>;
 phy-reset-post-delay = <10>;
 phy-handle = <&etnphy>;
 phy-supply = <&reg_3v3_etn>;
 status = "okay";

 mdio {
  #address-cells = <1>;
  #size-cells = <0>;

  etnphy: ethernet-phy@0 {
   compatible = "ethernet-phy-ieee802.3-c22";
   reg = <0>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_etnphy_int>;
   interrupt-parent = <&gpio7>;
   interrupts = <1 2>;
  };
 };
};

&gpmi {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_gpmi_nand>;
 nand-on-flash-bbt;
 fsl,no-blockmark-swap;
 status = "okay";
};

&i2c1 {
 pinctrl-names = "default", "gpio";
 pinctrl-0 = <&pinctrl_i2c1>;
 pinctrl-1 = <&pinctrl_i2c1_gpio>;
 scl-gpios = <&gpio3 21 0>;
 sda-gpios = <&gpio3 28 0>;
 clock-frequency = <400000>;
 status = "okay";

 ds1339: rtc@68 {
  compatible = "dallas,ds1339";
  reg = <0x68>;
  trickle-resistor-ohms = <250>;
  trickle-diode-disable;
 };
};

&i2c3 {
 pinctrl-names = "default", "gpio";
 pinctrl-0 = <&pinctrl_i2c3>;
 pinctrl-1 = <&pinctrl_i2c3_gpio>;
 scl-gpios = <&gpio1 3 0>;
 sda-gpios = <&gpio1 6 0>;
 clock-frequency = <400000>;
 status = "okay";

 sgtl5000: sgtl5000@a {
  compatible = "fsl,sgtl5000";
  #sound-dai-cells = <0>;
  reg = <0x0a>;
  VDDA-supply = <&reg_2v5>;
  VDDIO-supply = <&reg_3v3>;
  clocks = <&mclk>;
 };

 polytouch: edt-ft5x06@38 {
  compatible = "edt,edt-ft5x06";
  reg = <0x38>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_edt_ft5x06>;
  interrupt-parent = <&gpio6>;
  interrupts = <15 2>;
  reset-gpios = <&gpio2 22 1>;
  wake-gpios = <&gpio2 21 0>;
  wakeup-source;
 };

 touchscreen: tsc2007@48 {
  compatible = "ti,tsc2007";
  reg = <0x48>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_tsc2007>;
  interrupt-parent = <&gpio3>;
  interrupts = <26 0>;
  gpios = <&gpio3 26 1>;
  ti,x-plate-ohms = <660>;
  wakeup-source;
 };
};

&iomuxc {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_hog>;

 pinctrl_hog: hoggrp {
  fsl,pins = <
   0x088 0x39c 0x000 0x5 0x0 0x1b0b1
  >;
 };

 pinctrl_audmux: audmuxgrp {
  fsl,pins = <
   0x204 0x5d4 0x7cc 0x2 0x1 0x130b0
   0x1fc 0x5cc 0x7d0 0x2 0x1 0x110b0
   0x1f8 0x5c8 0x7dc 0x2 0x1 0x130b0
   0x200 0x5d0 0x7e0 0x2 0x1 0x130b0
  >;
 };

 pinctrl_disp0_1: disp0grp-1 {
  fsl,pins = <
   0x15c 0x470 0x000 0x0 0x0 0x10
   0x160 0x474 0x000 0x0 0x0 0x10
   0x164 0x478 0x000 0x0 0x0 0x10
   0x168 0x47c 0x000 0x0 0x0 0x10

   0x174 0x488 0x000 0x0 0x0 0x10
   0x178 0x48c 0x000 0x0 0x0 0x10
   0x17c 0x490 0x000 0x0 0x0 0x10
   0x180 0x494 0x000 0x0 0x0 0x10
   0x184 0x498 0x000 0x0 0x0 0x10
   0x188 0x49c 0x000 0x0 0x0 0x10
   0x18c 0x4a0 0x000 0x0 0x0 0x10
   0x190 0x4a4 0x000 0x0 0x0 0x10
   0x194 0x4a8 0x000 0x0 0x0 0x10
   0x198 0x4ac 0x000 0x0 0x0 0x10
   0x19c 0x4b0 0x000 0x0 0x0 0x10
   0x1a0 0x4b4 0x000 0x0 0x0 0x10
   0x1a4 0x4b8 0x000 0x0 0x0 0x10
   0x1a8 0x4bc 0x000 0x0 0x0 0x10
   0x1ac 0x4c0 0x000 0x0 0x0 0x10
   0x1b0 0x4c4 0x000 0x0 0x0 0x10
   0x1b4 0x4c8 0x000 0x0 0x0 0x10
   0x1b8 0x4cc 0x000 0x0 0x0 0x10
   0x1bc 0x4d0 0x000 0x0 0x0 0x10
   0x1c0 0x4d4 0x000 0x0 0x0 0x10
   0x1c4 0x4d8 0x000 0x0 0x0 0x10
   0x1c8 0x4dc 0x000 0x0 0x0 0x10
   0x1cc 0x4e0 0x000 0x0 0x0 0x10
  >;
 };

 pinctrl_disp0_2: disp0grp-2 {
  fsl,pins = <
   0x15c 0x470 0x000 0x0 0x0 0x10
   0x160 0x474 0x000 0x0 0x0 0x10
   0x164 0x478 0x000 0x0 0x0 0x10
   0x168 0x47c 0x000 0x0 0x0 0x10
   0x170 0x484 0x000 0x0 0x0 0x10
   0x174 0x488 0x000 0x0 0x0 0x10
   0x178 0x48c 0x000 0x0 0x0 0x10
   0x17c 0x490 0x000 0x0 0x0 0x10
   0x180 0x494 0x000 0x0 0x0 0x10
   0x184 0x498 0x000 0x0 0x0 0x10
   0x188 0x49c 0x000 0x0 0x0 0x10
   0x18c 0x4a0 0x000 0x0 0x0 0x10
   0x190 0x4a4 0x000 0x0 0x0 0x10
   0x194 0x4a8 0x000 0x0 0x0 0x10
   0x198 0x4ac 0x000 0x0 0x0 0x10
   0x19c 0x4b0 0x000 0x0 0x0 0x10
   0x1a0 0x4b4 0x000 0x0 0x0 0x10
   0x1a4 0x4b8 0x000 0x0 0x0 0x10
   0x1a8 0x4bc 0x000 0x0 0x0 0x10
   0x1ac 0x4c0 0x000 0x0 0x0 0x10
   0x1b0 0x4c4 0x000 0x0 0x0 0x10
   0x1b4 0x4c8 0x000 0x0 0x0 0x10
   0x1b8 0x4cc 0x000 0x0 0x0 0x10
   0x1bc 0x4d0 0x000 0x0 0x0 0x10
   0x1c0 0x4d4 0x000 0x0 0x0 0x10
   0x1c4 0x4d8 0x000 0x0 0x0 0x10
   0x1c8 0x4dc 0x000 0x0 0x0 0x10
   0x1cc 0x4e0 0x000 0x0 0x0 0x10
  >;
 };

 pinctrl_ecspi1: ecspi1grp {
  fsl,pins = <
   0x098 0x3ac 0x7fc 0x1 0x0 0x0b0b0
   0x094 0x3a8 0x7f8 0x1 0x0 0x0b0b0
   0x090 0x3a4 0x7f4 0x1 0x0 0x0b0b0
   0x254 0x624 0x000 0x4 0x0 0x0b0b0
   0x08c 0x3a0 0x000 0x5 0x0 0x0b0b0
   0x09c 0x3b0 0x000 0x5 0x0 0x0b0b0
  >;
 };

 pinctrl_edt_ft5x06: edt-ft5x06grp {
  fsl,pins = <
   0x2ec 0x6d4 0x000 0x5 0x0 0x1b0b0
   0x0f4 0x408 0x000 0x5 0x0 0x1b0b0
   0x0f0 0x404 0x000 0x5 0x0 0x1b0b0
  >;
 };

 pinctrl_enet: enetgrp {
  fsl,pins = <
   0x1e4 0x4f8 0x848 0x1 0x1 0x1b0b0
   0x1e0 0x4f4 0x84c 0x1 0x1 0x1b0b0
   0x1d8 0x4ec 0x000 0x1 0x0 0x1b0b0
   0x1e8 0x4fc 0x000 0x1 0x0 0x1b0b0
   0x1f0 0x504 0x000 0x1 0x0 0x1b0b0
   0x1ec 0x500 0x000 0x1 0x0 0x1b0b0
   0x1dc 0x4f0 0x858 0x1 0x1 0x1b0b0
  >;
 };

 pinctrl_enet_mdio: enet-mdiogrp {
  fsl,pins = <
   0x1f4 0x508 0x000 0x1 0x0 0x1b0b0
   0x1d0 0x4e4 0x840 0x1 0x0 0x1b0b0
  >;
 };

 pinctrl_etnphy_int: etnphy-intgrp {
  fsl,pins = <
   0x2b4 0x69c 0x000 0x5 0x0 0x1b0b1
  >;
 };

 pinctrl_etnphy_power: etnphy-pwrgrp {
  fsl,pins = <
   0x0a0 0x3b4 0x000 0x5 0x0 0x1b0b1
  >;
 };

 pinctrl_etnphy_rst: etnphy-rstgrp {
  fsl,pins = <
   0x2c8 0x6b0 0x000 0x5 0x0 0x1b0b1
  >;
 };

 pinctrl_flexcan1: flexcan1grp {
  fsl,pins = <
   0x240 0x610 0x000 0x3 0x0 0x1b0b0
   0x244 0x614 0x7e4 0x3 0x1 0x1b0b0
  >;
 };

 pinctrl_flexcan2: flexcan2grp {
  fsl,pins = <
   0x218 0x5e8 0x000 0x0 0x0 0x1b0b0
   0x21c 0x5ec 0x7e8 0x0 0x0 0x1b0b0
  >;
 };

 pinctrl_flexcan_xcvr: flexcan-xcvrgrp {
  fsl,pins = <
   0x170 0x484 0x000 0x5 0x0 0x1b0b0
  >;
 };

 pinctrl_gpmi_nand: gpminandgrp {
  fsl,pins = <
   0x2d4 0x6bc 0x000 0x0 0x0 0x0b0b1
   0x2d8 0x6c0 0x000 0x0 0x0 0x0b0b1
   0x2dc 0x6c4 0x000 0x0 0x0 0x0b0b1
   0x2e0 0x6c8 0x000 0x0 0x0 0x0b000
   0x2e4 0x6cc 0x000 0x0 0x0 0x0b0b1
   0x2f4 0x6dc 0x000 0x1 0x0 0x0b0b1
   0x2f8 0x6e0 0x000 0x1 0x0 0x0b0b1
   0x2fc 0x6e4 0x000 0x0 0x0 0x0b0b1
   0x300 0x6e8 0x000 0x0 0x0 0x0b0b1
   0x304 0x6ec 0x000 0x0 0x0 0x0b0b1
   0x308 0x6f0 0x000 0x0 0x0 0x0b0b1
   0x30c 0x6f4 0x000 0x0 0x0 0x0b0b1
   0x310 0x6f8 0x000 0x0 0x0 0x0b0b1
   0x314 0x6fc 0x000 0x0 0x0 0x0b0b1
   0x318 0x700 0x000 0x0 0x0 0x0b0b1
  >;
 };

 pinctrl_i2c1: i2c1grp {
  fsl,pins = <
   0x0a4 0x3b8 0x898 0x6 0x0 0x4001b8b1
   0x0c4 0x3d8 0x89c 0x1 0x0 0x4001b8b1
  >;
 };

 pinctrl_i2c1_gpio: i2c1-gpiogrp {
  fsl,pins = <
   0x0a4 0x3b8 0x000 0x5 0x0 0x4001b8b1
   0x0c4 0x3d8 0x000 0x5 0x0 0x4001b8b1
  >;
 };

 pinctrl_i2c3: i2c3grp {
  fsl,pins = <
   0x22c 0x5fc 0x8a8 0x2 0x1 0x4001b8b1
   0x230 0x600 0x8ac 0x2 0x1 0x4001b8b1
  >;
 };

 pinctrl_i2c3_gpio: i2c3-gpiogrp {
  fsl,pins = <
   0x22c 0x5fc 0x000 0x5 0x0 0x4001b8b1
   0x230 0x600 0x000 0x5 0x0 0x4001b8b1
  >;
 };

 pinctrl_kpp: kppgrp {
  fsl,pins = <
   0x228 0x5f8 0x8ec 0x2 0x0 0x1b0b1
   0x238 0x608 0x8f0 0x2 0x1 0x1b0b1
   0x208 0x5d8 0x000 0x3 0x0 0x1b0b1
   0x210 0x5e0 0x000 0x3 0x0 0x1b0b1
   0x234 0x604 0x8f8 0x2 0x1 0x1b0b1
   0x23c 0x60c 0x8fc 0x2 0x1 0x1b0b1
   0x20c 0x5dc 0x000 0x3 0x0 0x1b0b1
   0x214 0x5e4 0x000 0x3 0x0 0x1b0b1
  >;
 };

 pinctrl_lcd0_pwr: lcd0-pwrgrp {
  fsl,pins = <
   0x0c8 0x3dc 0x000 0x5 0x0 0x1b0b1
  >;
 };

 pinctrl_lcd1_pwr: lcd-pwrgrp {
  fsl,pins = <
   0x0b0 0x3c4 0x000 0x5 0x0 0x1b0b1
  >;
 };

 pinctrl_pwm1: pwm1grp {
  fsl,pins = <
   0x228 0x5f8 0x000 0x4 0x0 0x1b0b1
  >;
 };

 pinctrl_pwm2: pwm2grp {
  fsl,pins = <
   0x224 0x5f4 0x000 0x4 0x0 0x1b0b1
  >;
 };

 pinctrl_tsc2007: tsc2007grp {
  fsl,pins = <
   0x0bc 0x3d0 0x000 0x5 0x0 0x1b0b0
  >;
 };

 pinctrl_uart1: uart1grp {
  fsl,pins = <
   0x2a8 0x690 0x000 0x1 0x0 0x1b0b1
   0x2ac 0x694 0x920 0x1 0x3 0x1b0b1
  >;
 };

 pinctrl_uart1_rtscts: uart1_rtsctsgrp {
  fsl,pins = <
   0x2c4 0x6ac 0x91c 0x1 0x3 0x1b0b1
   0x2c0 0x6a8 0x000 0x1 0x0 0x1b0b1
  >;
 };

 pinctrl_uart2: uart2grp {
  fsl,pins = <
   0x338 0x720 0x000 0x2 0x0 0x1b0b1
   0x32c 0x714 0x928 0x2 0x6 0x1b0b1
  >;
 };

 pinctrl_uart2_rtscts: uart2_rtsctsgrp {
  fsl,pins = <
   0x330 0x718 0x924 0x2 0x4 0x1b0b1
   0x334 0x71c 0x000 0x2 0x0 0x1b0b1
  >;
 };

 pinctrl_uart3: uart3grp {
  fsl,pins = <
   0x0b4 0x3c8 0x000 0x2 0x0 0x1b0b1
   0x0b8 0x3cc 0x930 0x2 0x1 0x1b0b1
  >;
 };

 pinctrl_uart3_rtscts: uart3_rtsctsgrp {
  fsl,pins = <
   0x2cc 0x6b4 0x000 0x1 0x0 0x1b0b1
   0x2d0 0x6b8 0x92c 0x1 0x5 0x1b0b1
  >;
 };

 pinctrl_usbh1_vbus: usbh1-vbusgrp {
  fsl,pins = <
   0x0d0 0x3e4 0x000 0x5 0x0 0x1b0b0
  >;
 };

 pinctrl_usbotg: usbotggrp {
  fsl,pins = <
   0x0ac 0x3c0 0x000 0x5 0x0 0x17059
  >;
 };

 pinctrl_usbotg_vbus: usbotg-vbusgrp {
  fsl,pins = <
   0x240 0x610 0x000 0x5 0x0 0x1b0b0
  >;
 };

 pinctrl_usdhc1: usdhc1grp {
  fsl,pins = <
   0x348 0x730 0x000 0x0 0x0 0x070b1
   0x350 0x738 0x000 0x0 0x0 0x070b1
   0x340 0x728 0x000 0x0 0x0 0x070b1
   0x33c 0x724 0x000 0x0 0x0 0x070b1
   0x34c 0x734 0x000 0x0 0x0 0x070b1
   0x344 0x72c 0x000 0x0 0x0 0x070b1
   0x2b8 0x6a0 0x000 0x5 0x0 0x170b0
  >;
 };

 pinctrl_usdhc2: usdhc2grp {
  fsl,pins = <
   0x358 0x740 0x000 0x0 0x0 0x070b1
   0x354 0x73c 0x000 0x0 0x0 0x070b1
   0x054 0x368 0x000 0x0 0x0 0x070b1
   0x04c 0x360 0x000 0x0 0x0 0x070b1
   0x050 0x364 0x000 0x0 0x0 0x070b1
   0x35c 0x744 0x000 0x0 0x0 0x070b1
   0x2bc 0x6a4 0x000 0x5 0x0 0x170b0
  >;
 };

 pinctrl_user_led: user-ledgrp {
  fsl,pins = <
   0x0ec 0x400 0x000 0x5 0x0 0x1b0b1
  >;
 };
};

&kpp {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_kpp>;


 linux,keymap = <
  ((((6) & 0xFF) << 24) | (((6) & 0xFF) << 16) | ((116) & 0xFFFF))
  ((((6) & 0xFF) << 24) | (((7) & 0xFF) << 16) | ((82) & 0xFFFF))
  ((((6) & 0xFF) << 24) | (((2) & 0xFF) << 16) | ((79) & 0xFFFF))
  ((((6) & 0xFF) << 24) | (((3) & 0xFF) << 16) | ((80) & 0xFFFF))
  ((((7) & 0xFF) << 24) | (((6) & 0xFF) << 16) | ((81) & 0xFFFF))
  ((((7) & 0xFF) << 24) | (((7) & 0xFF) << 16) | ((75) & 0xFFFF))
  ((((7) & 0xFF) << 24) | (((2) & 0xFF) << 16) | ((76) & 0xFFFF))
  ((((7) & 0xFF) << 24) | (((3) & 0xFF) << 16) | ((77) & 0xFFFF))
  ((((2) & 0xFF) << 24) | (((6) & 0xFF) << 16) | ((71) & 0xFFFF))
  ((((2) & 0xFF) << 24) | (((7) & 0xFF) << 16) | ((72) & 0xFFFF))
  ((((2) & 0xFF) << 24) | (((2) & 0xFF) << 16) | ((73) & 0xFFFF))
 >;
 status = "okay";
};

&pwm1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pwm1>;
 status = "disabled";
};

&pwm2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pwm2>;
 status = "okay";
};

&ssi1 {
 status = "okay";
};

&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1 &pinctrl_uart1_rtscts>;
 uart-has-rtscts;
 status = "okay";
};

&uart2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart2 &pinctrl_uart2_rtscts>;
 uart-has-rtscts;
 status = "okay";
};

&uart3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart3 &pinctrl_uart3_rtscts>;
 uart-has-rtscts;
 status = "okay";
};

&usbh1 {
 vbus-supply = <&reg_usbh1_vbus>;
 dr_mode = "host";
 disable-over-current;
 status = "okay";
};

&usbotg {
 vbus-supply = <&reg_usbotg_vbus>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usbotg>;
 dr_mode = "peripheral";
 disable-over-current;
 status = "okay";
};

&usdhc1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usdhc1>;
 bus-width = <4>;
 no-1-8-v;
 cd-gpios = <&gpio7 2 1>;
 fsl,wp-controller;
 status = "okay";
};

&usdhc2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usdhc2>;
 bus-width = <4>;
 no-1-8-v;
 cd-gpios = <&gpio7 3 1>;
 fsl,wp-controller;
 status = "okay";
};
# 45 "arch/arm/boot/dts/imx6qp-tx6qp-8137.dts" 2
# 1 "arch/arm/boot/dts/imx6qdl-tx6-lvds.dtsi" 1
# 42 "arch/arm/boot/dts/imx6qdl-tx6-lvds.dtsi"
/ {
 aliases {
  display = &lvds0;
  lvds0 = &lvds0;
  lvds1 = &lvds1;
 };

 backlight0: backlight0 {
  compatible = "pwm-backlight";
  pwms = <&pwm2 0 500000 0>;
  power-supply = <&reg_lcd0_pwr>;
  brightness-levels = < 0 1 2 3 4 5 6 7 8 9
         10 11 12 13 14 15 16 17 18 19
         20 21 22 23 24 25 26 27 28 29
         30 31 32 33 34 35 36 37 38 39
         40 41 42 43 44 45 46 47 48 49
         50 51 52 53 54 55 56 57 58 59
         60 61 62 63 64 65 66 67 68 69
         70 71 72 73 74 75 76 77 78 79
         80 81 82 83 84 85 86 87 88 89
         90 91 92 93 94 95 96 97 98 99
        100>;
  default-brightness-level = <50>;
 };

 backlight1: backlight1 {
  compatible = "pwm-backlight";
  pwms = <&pwm1 0 500000 0>;
  power-supply = <&reg_lcd1_pwr>;
  brightness-levels = < 0 1 2 3 4 5 6 7 8 9
         10 11 12 13 14 15 16 17 18 19
         20 21 22 23 24 25 26 27 28 29
         30 31 32 33 34 35 36 37 38 39
         40 41 42 43 44 45 46 47 48 49
         50 51 52 53 54 55 56 57 58 59
         60 61 62 63 64 65 66 67 68 69
         70 71 72 73 74 75 76 77 78 79
         80 81 82 83 84 85 86 87 88 89
         90 91 92 93 94 95 96 97 98 99
        100>;
  default-brightness-level = <50>;
 };

 lvds0_panel: lvds0-panel {
  compatible = "nlt,nl12880bc20-spwg-24";
  backlight = <&backlight0>;
  power-supply = <&reg_3v3>;

  port {
   panel_in_lvds0: endpoint {
    remote-endpoint = <&lvds0_out>;
   };
  };
 };

 lvds1_panel: lvds1-panel {
  compatible = "nlt,nl12880bc20-spwg-24";
  backlight = <&backlight1>;
  power-supply = <&reg_3v3>;

  port {
   panel_in_lvds1: endpoint {
    remote-endpoint = <&lvds1_out>;
   };
  };
 };
};

&kpp {
 status = "disabled";
};

&ldb {
 status = "okay";

 lvds0: lvds-channel@0 {
  fsl,data-width = <18>;
  status = "okay";

  port@4 {
   reg = <4>;

   lvds0_out: endpoint {
    remote-endpoint = <&panel_in_lvds0>;
   };
  };

  display-timings {
   hsd100pxn1 {
    u-boot,panel-name = "hannstar,hsd100pxn1";
    clock-frequency = <65000000>;
    hactive = <1024>;
    vactive = <768>;
    hback-porch = <220>;
    hfront-porch = <40>;
    vback-porch = <21>;
    vfront-porch = <7>;
    hsync-len = <60>;
    vsync-len = <10>;
    de-active = <1>;
    pixelclk-active = <1>;
   };

   VGA {
    clock-frequency = <25200000>;
    hactive = <640>;
    vactive = <480>;
    hback-porch = <48>;
    hfront-porch = <16>;
    vback-porch = <31>;
    vfront-porch = <12>;
    hsync-len = <96>;
    vsync-len = <2>;
    hsync-active = <0>;
    vsync-active = <0>;
    de-active = <1>;
    pixelclk-active = <0>;
   };

   nl12880bc20 {
    u-boot,panel-name = "nlt,nl12880bc20-spwg-24";
    clock-frequency = <71000000>;
    hactive = <1280>;
    vactive = <800>;
    hback-porch = <50>;
    hfront-porch = <50>;
    vback-porch = <5>;
    vfront-porch = <5>;
    hsync-len = <60>;
    vsync-len = <13>;
    hsync-active = <0>;
    vsync-active = <0>;
    de-active = <1>;
    pixelclk-active = <1>;
   };

   ET0700 {
    u-boot,panel-name = "edt,etm0700g0dh6";
    clock-frequency = <33264000>;
    hactive = <800>;
    vactive = <480>;
    hback-porch = <88>;
    hsync-len = <128>;
    hfront-porch = <40>;
    vback-porch = <33>;
    vsync-len = <2>;
    vfront-porch = <10>;
    hsync-active = <0>;
    vsync-active = <0>;
    de-active = <1>;
    pixelclk-active = <0>;
   };

   ETV570 {
    u-boot,panel-name = "edt,et057090dhu";
    clock-frequency = <25200000>;
    hactive = <640>;
    vactive = <480>;
    hback-porch = <114>;
    hsync-len = <30>;
    hfront-porch = <16>;
    vback-porch = <32>;
    vsync-len = <3>;
    vfront-porch = <10>;
    hsync-active = <0>;
    vsync-active = <0>;
    de-active = <1>;
    pixelclk-active = <0>;
   };
  };
 };

 lvds1: lvds-channel@1 {
  fsl,data-width = <18>;
  status = "okay";

  port@4 {
   reg = <4>;

   lvds1_out: endpoint {
    remote-endpoint = <&panel_in_lvds1>;
   };
  };

  display-timings {
   hsd100pxn1 {
    clock-frequency = <65000000>;
    hactive = <1024>;
    vactive = <768>;
    hback-porch = <220>;
    hfront-porch = <40>;
    vback-porch = <21>;
    vfront-porch = <7>;
    hsync-len = <60>;
    vsync-len = <10>;
    de-active = <1>;
    pixelclk-active = <1>;
   };

   VGA {
    clock-frequency = <25200000>;
    hactive = <640>;
    vactive = <480>;
    hback-porch = <48>;
    hfront-porch = <16>;
    vback-porch = <31>;
    vfront-porch = <12>;
    hsync-len = <96>;
    vsync-len = <2>;
    hsync-active = <0>;
    vsync-active = <0>;
    de-active = <1>;
    pixelclk-active = <0>;
   };

   nl12880bc20 {
    clock-frequency = <71000000>;
    hactive = <1280>;
    vactive = <800>;
    hback-porch = <50>;
    hfront-porch = <50>;
    vback-porch = <5>;
    vfront-porch = <5>;
    hsync-len = <60>;
    vsync-len = <13>;
    hsync-active = <0>;
    vsync-active = <0>;
    de-active = <1>;
    pixelclk-active = <1>;
   };
  };
 };
};

&pwm1 {
 status = "okay";
};

&reg_lcd0_pwr {
 status = "okay";
};

&reg_lcd1_pwr {
 status = "okay";
};
# 46 "arch/arm/boot/dts/imx6qp-tx6qp-8137.dts" 2

/ {
 model = "Ka-Ro electronics TX6QP-8137 Module";
 compatible = "karo,imx6qp-tx6qp", "fsl,imx6qp";
};

&ds1339 {
 status = "disabled";
};

&gpmi {
 status = "disabled";
};

&ipu2 {
 status = "disabled";
};

&sata {
 status = "okay";
};

&usdhc4 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usdhc4>;
 bus-width = <4>;
 non-removable;
 no-1-8-v;
 fsl,wp-controller;
 status = "okay";
};

&iomuxc {
 pinctrl_usdhc4: usdhc4grp {
  fsl,pins = <
   0x2f4 0x6dc 0x000 0x0 0x0 0x070b1
   0x2f8 0x6e0 0x000 0x0 0x0 0x070b1
   0x31c 0x704 0x000 0x1 0x0 0x070b1
   0x320 0x708 0x000 0x1 0x0 0x070b1
   0x324 0x70c 0x000 0x1 0x0 0x070b1
   0x328 0x710 0x000 0x1 0x0 0x070b1
   0x2d8 0x6c0 0x000 0x1 0x0 0x0b0b1
  >;
 };
};
# 44 "arch/arm/boot/dts/imx6qp-tx6qp-8137-mb7.dts" 2
# 1 "arch/arm/boot/dts/imx6qdl-tx6-mb7.dtsi" 1
# 42 "arch/arm/boot/dts/imx6qdl-tx6-mb7.dtsi"
/ {
 backlight0 {
  pwms = <&pwm1 0 500000 (1 << 0)>;
  turn-on-delay-ms = <35>;
  power-supply = <&reg_lcd1_pwr>;
 };

 backlight1 {
  pwms = <&pwm2 0 500000 (1 << 0)>;
  turn-on-delay-ms = <35>;
  power-supply = <&reg_lcd1_pwr>;
 };

 lcd-panel {
  compatible = "edt,et057090dhu";
  pixelclk-active = <0>;
 };

 lvds0-panel {
  compatible = "edt,etml1010g0dka";
  pixelclk-active = <0>;
 };

 lvds1-panel {
  compatible = "edt,etml1010g0dka";
  pixelclk-active = <0>;
 };
};

&can1 {
 status = "disabled";
};

&can2 {
 xceiver-supply = <&reg_3v3>;
};

&ds1339 {




 status = "disabled";
};

&i2c3 {
 rtc: mcp7940x@6f {
  compatible = "microchip,mcp7940x";
  reg = <0x6f>;
 };
};

&reg_lcd0_pwr {
 status = "disabled";
};
# 45 "arch/arm/boot/dts/imx6qp-tx6qp-8137-mb7.dts" 2

/ {
 model = "Ka-Ro electronics TX6Q-8137 Module on MB7 baseboard";
 compatible = "karo,imx6qp-tx6qp", "fsl,imx6qp";
};

&ipu2 {
 status = "disabled";
};

&sata {
 status = "okay";
};
