iteration 1-1
_Sampler_Inputnode_width: 500
_Sampler_Outputnode_width: 500
_Sampler_Tr1_NumberofGate: 3
_Sampler_Tr1_ChannelWidth: 450
_Sampler_Tr1_ChannelLength: 30
_Sampler_Tr1_XVT: SLVT
_Sampler_Tr2_NumberofGate: 6
_Sampler_Tr2_ChannelWidth: 800
_Sampler_Tr2_ChannelLength: 30
_Sampler_Tr2_XVT: SLVT
_Sampler_Tr4_NumberofGate: 5
_Sampler_Tr4_ChannelWidth: 650
_Sampler_Tr4_ChannelLength: 30
_Sampler_Tr4_XVT: RVT
_Sampler_Tr5_NumberofGate: 6
_Sampler_Tr5_ChannelWidth: 650
_Sampler_Tr5_ChannelLength: 30
_Sampler_Tr5_XVT: SLVT
_Sampler_Tr7_NumberofGate: 8
_Sampler_Tr7_ChannelWidth: 650
_Sampler_Tr7_ChannelLength: 30
_Sampler_Tr7_XVT: SLVT
_Sampler_Tr9_NumberofGate: 2
_Sampler_Tr9_ChannelWidth: 650
_Sampler_Tr9_ChannelLength: 30
_Sampler_Tr9_XVT: LVT
_Sampler_Tr8_NumberofGate: 3
_Sampler_Tr8_ChannelWidth: 650
_Sampler_Tr8_ChannelLength: 30
_Sampler_Tr8_XVT: RVT
_Sampler_Tr6_NumberofGate: 4
_Sampler_Tr6_ChannelWidth: 700
_Sampler_Tr6_ChannelLength: 30
_Sampler_Tr6_XVT: RVT
_Sampler_Tr11_NumberofGate: 2
_Sampler_Tr11_ChannelWidth: 900
_Sampler_Tr11_ChannelLength: 30
_Sampler_Tr11_XVT: RVT
_Sampler_Tie4N_NumberofGate: 4
_Sampler_Tie4N_ChannelWidth: 700
_Sampler_Tie4N_ChannelLength: 30
_Sampler_Tie4N_XVT: SLVT
_Sampler_Tie4P_NumberofGate: 4
_Sampler_Tie4P_ChannelWidth: 700
_Sampler_Tie4P_ChannelLength: 30
_Sampler_Tie4P_XVT: SLVT
_Sampler_Tie8N_NumberofGate: 4
_Sampler_Tie8N_ChannelWidth: 700
_Sampler_Tie8N_ChannelLength: 30
_Sampler_Tie8N_XVT: SLVT
_Sampler_Tie8P_NumberofGate: 4
_Sampler_Tie8P_ChannelWidth: 700
_Sampler_Tie8P_ChannelLength: 30
_Sampler_Tie8P_XVT: SLVT
_Sampler_Tr12_NumberofGate: 2
_Sampler_Tr12_ChannelWidth: 500
_Sampler_Tr12_ChannelLength: 30
_Sampler_Tr12_XVT: RVT
_Sampler_Tr3_NumberofGate: 4
_Sampler_Tr3_ChannelWidth: 500
_Sampler_Tr3_ChannelLength: 30
_Sampler_Tr3_XVT: RVT
_Sampler_Tr10_NumberofGate: 2
_Sampler_Tr10_ChannelWidth: 500
_Sampler_Tr10_ChannelLength: 30
_Sampler_Tr10_XVT: RVT
_Sampler_HDVNCAP_Length: 9000
_Sampler_HDVNCAP_LayoutOption: [3, 4, 5, 6]
_Sampler_HDVNCAP_NumFigPair: 24
_Sampler_HDVNCAP_Array: 3
_Sampler_HDVNCAP_Cbot_Ctop_metalwidth: 1000

iteration 1-2
_Sampler_Inputnode_width: 500
_Sampler_Outputnode_width: 500
_Sampler_Tr1_NumberofGate: 6
_Sampler_Tr1_ChannelWidth: 750
_Sampler_Tr1_ChannelLength: 30
_Sampler_Tr1_XVT: SLVT
_Sampler_Tr2_NumberofGate: 2
_Sampler_Tr2_ChannelWidth: 450
_Sampler_Tr2_ChannelLength: 30
_Sampler_Tr2_XVT: SLVT
_Sampler_Tr4_NumberofGate: 9
_Sampler_Tr4_ChannelWidth: 650
_Sampler_Tr4_ChannelLength: 30
_Sampler_Tr4_XVT: RVT
_Sampler_Tr5_NumberofGate: 3
_Sampler_Tr5_ChannelWidth: 650
_Sampler_Tr5_ChannelLength: 30
_Sampler_Tr5_XVT: SLVT
_Sampler_Tr7_NumberofGate: 8
_Sampler_Tr7_ChannelWidth: 650
_Sampler_Tr7_ChannelLength: 30
_Sampler_Tr7_XVT: SLVT
_Sampler_Tr9_NumberofGate: 4
_Sampler_Tr9_ChannelWidth: 650
_Sampler_Tr9_ChannelLength: 30
_Sampler_Tr9_XVT: LVT
_Sampler_Tr8_NumberofGate: 4
_Sampler_Tr8_ChannelWidth: 650
_Sampler_Tr8_ChannelLength: 30
_Sampler_Tr8_XVT: RVT
_Sampler_Tr6_NumberofGate: 2
_Sampler_Tr6_ChannelWidth: 400
_Sampler_Tr6_ChannelLength: 30
_Sampler_Tr6_XVT: RVT
_Sampler_Tr11_NumberofGate: 2
_Sampler_Tr11_ChannelWidth: 600
_Sampler_Tr11_ChannelLength: 30
_Sampler_Tr11_XVT: RVT
_Sampler_Tie4N_NumberofGate: 4
_Sampler_Tie4N_ChannelWidth: 600
_Sampler_Tie4N_ChannelLength: 30
_Sampler_Tie4N_XVT: SLVT
_Sampler_Tie4P_NumberofGate: 4
_Sampler_Tie4P_ChannelWidth: 600
_Sampler_Tie4P_ChannelLength: 30
_Sampler_Tie4P_XVT: SLVT
_Sampler_Tie8N_NumberofGate: 4
_Sampler_Tie8N_ChannelWidth: 600
_Sampler_Tie8N_ChannelLength: 30
_Sampler_Tie8N_XVT: SLVT
_Sampler_Tie8P_NumberofGate: 4
_Sampler_Tie8P_ChannelWidth: 600
_Sampler_Tie8P_ChannelLength: 30
_Sampler_Tie8P_XVT: SLVT
_Sampler_Tr12_NumberofGate: 3
_Sampler_Tr12_ChannelWidth: 800
_Sampler_Tr12_ChannelLength: 30
_Sampler_Tr12_XVT: RVT
_Sampler_Tr3_NumberofGate: 4
_Sampler_Tr3_ChannelWidth: 800
_Sampler_Tr3_ChannelLength: 30
_Sampler_Tr3_XVT: RVT
_Sampler_Tr10_NumberofGate: 2
_Sampler_Tr10_ChannelWidth: 800
_Sampler_Tr10_ChannelLength: 30
_Sampler_Tr10_XVT: RVT
_Sampler_HDVNCAP_Length: 8000
_Sampler_HDVNCAP_LayoutOption: [3, 4, 5, 6]
_Sampler_HDVNCAP_NumFigPair: 46
_Sampler_HDVNCAP_Array: 3
_Sampler_HDVNCAP_Cbot_Ctop_metalwidth: 1000

iteration 1-3
_Sampler_Inputnode_width: 500
_Sampler_Outputnode_width: 500
_Sampler_Tr1_NumberofGate: 9
_Sampler_Tr1_ChannelWidth: 350
_Sampler_Tr1_ChannelLength: 30
_Sampler_Tr1_XVT: SLVT
_Sampler_Tr2_NumberofGate: 7
_Sampler_Tr2_ChannelWidth: 650
_Sampler_Tr2_ChannelLength: 30
_Sampler_Tr2_XVT: SLVT
_Sampler_Tr4_NumberofGate: 9
_Sampler_Tr4_ChannelWidth: 950
_Sampler_Tr4_ChannelLength: 30
_Sampler_Tr4_XVT: RVT
_Sampler_Tr5_NumberofGate: 5
_Sampler_Tr5_ChannelWidth: 950
_Sampler_Tr5_ChannelLength: 30
_Sampler_Tr5_XVT: SLVT
_Sampler_Tr7_NumberofGate: 5
_Sampler_Tr7_ChannelWidth: 950
_Sampler_Tr7_ChannelLength: 30
_Sampler_Tr7_XVT: SLVT
_Sampler_Tr9_NumberofGate: 2
_Sampler_Tr9_ChannelWidth: 950
_Sampler_Tr9_ChannelLength: 30
_Sampler_Tr9_XVT: LVT
_Sampler_Tr8_NumberofGate: 8
_Sampler_Tr8_ChannelWidth: 950
_Sampler_Tr8_ChannelLength: 30
_Sampler_Tr8_XVT: RVT
_Sampler_Tr6_NumberofGate: 3
_Sampler_Tr6_ChannelWidth: 400
_Sampler_Tr6_ChannelLength: 30
_Sampler_Tr6_XVT: RVT
_Sampler_Tr11_NumberofGate: 3
_Sampler_Tr11_ChannelWidth: 800
_Sampler_Tr11_ChannelLength: 30
_Sampler_Tr11_XVT: RVT
_Sampler_Tie4N_NumberofGate: 4
_Sampler_Tie4N_ChannelWidth: 800
_Sampler_Tie4N_ChannelLength: 30
_Sampler_Tie4N_XVT: SLVT
_Sampler_Tie4P_NumberofGate: 4
_Sampler_Tie4P_ChannelWidth: 800
_Sampler_Tie4P_ChannelLength: 30
_Sampler_Tie4P_XVT: SLVT
_Sampler_Tie8N_NumberofGate: 4
_Sampler_Tie8N_ChannelWidth: 800
_Sampler_Tie8N_ChannelLength: 30
_Sampler_Tie8N_XVT: SLVT
_Sampler_Tie8P_NumberofGate: 4
_Sampler_Tie8P_ChannelWidth: 800
_Sampler_Tie8P_ChannelLength: 30
_Sampler_Tie8P_XVT: SLVT
_Sampler_Tr12_NumberofGate: 3
_Sampler_Tr12_ChannelWidth: 400
_Sampler_Tr12_ChannelLength: 30
_Sampler_Tr12_XVT: RVT
_Sampler_Tr3_NumberofGate: 4
_Sampler_Tr3_ChannelWidth: 400
_Sampler_Tr3_ChannelLength: 30
_Sampler_Tr3_XVT: RVT
_Sampler_Tr10_NumberofGate: 2
_Sampler_Tr10_ChannelWidth: 400
_Sampler_Tr10_ChannelLength: 30
_Sampler_Tr10_XVT: RVT
_Sampler_HDVNCAP_Length: 8000
_Sampler_HDVNCAP_LayoutOption: [3, 4, 5, 6]
_Sampler_HDVNCAP_NumFigPair: 20
_Sampler_HDVNCAP_Array: 3
_Sampler_HDVNCAP_Cbot_Ctop_metalwidth: 1000

iteration 1-4
_Sampler_Inputnode_width: 500
_Sampler_Outputnode_width: 500
_Sampler_Tr1_NumberofGate: 3
_Sampler_Tr1_ChannelWidth: 350
_Sampler_Tr1_ChannelLength: 30
_Sampler_Tr1_XVT: SLVT
_Sampler_Tr2_NumberofGate: 6
_Sampler_Tr2_ChannelWidth: 500
_Sampler_Tr2_ChannelLength: 30
_Sampler_Tr2_XVT: SLVT
_Sampler_Tr4_NumberofGate: 9
_Sampler_Tr4_ChannelWidth: 900
_Sampler_Tr4_ChannelLength: 30
_Sampler_Tr4_XVT: RVT
_Sampler_Tr5_NumberofGate: 5
_Sampler_Tr5_ChannelWidth: 900
_Sampler_Tr5_ChannelLength: 30
_Sampler_Tr5_XVT: SLVT
_Sampler_Tr7_NumberofGate: 4
_Sampler_Tr7_ChannelWidth: 900
_Sampler_Tr7_ChannelLength: 30
_Sampler_Tr7_XVT: SLVT
_Sampler_Tr9_NumberofGate: 2
_Sampler_Tr9_ChannelWidth: 900
_Sampler_Tr9_ChannelLength: 30
_Sampler_Tr9_XVT: LVT
_Sampler_Tr8_NumberofGate: 6
_Sampler_Tr8_ChannelWidth: 900
_Sampler_Tr8_ChannelLength: 30
_Sampler_Tr8_XVT: RVT
_Sampler_Tr6_NumberofGate: 2
_Sampler_Tr6_ChannelWidth: 500
_Sampler_Tr6_ChannelLength: 30
_Sampler_Tr6_XVT: RVT
_Sampler_Tr11_NumberofGate: 4
_Sampler_Tr11_ChannelWidth: 700
_Sampler_Tr11_ChannelLength: 30
_Sampler_Tr11_XVT: RVT
_Sampler_Tie4N_NumberofGate: 2
_Sampler_Tie4N_ChannelWidth: 700
_Sampler_Tie4N_ChannelLength: 30
_Sampler_Tie4N_XVT: SLVT
_Sampler_Tie4P_NumberofGate: 2
_Sampler_Tie4P_ChannelWidth: 700
_Sampler_Tie4P_ChannelLength: 30
_Sampler_Tie4P_XVT: SLVT
_Sampler_Tie8N_NumberofGate: 2
_Sampler_Tie8N_ChannelWidth: 700
_Sampler_Tie8N_ChannelLength: 30
_Sampler_Tie8N_XVT: SLVT
_Sampler_Tie8P_NumberofGate: 2
_Sampler_Tie8P_ChannelWidth: 700
_Sampler_Tie8P_ChannelLength: 30
_Sampler_Tie8P_XVT: SLVT
_Sampler_Tr12_NumberofGate: 2
_Sampler_Tr12_ChannelWidth: 800
_Sampler_Tr12_ChannelLength: 30
_Sampler_Tr12_XVT: RVT
_Sampler_Tr3_NumberofGate: 3
_Sampler_Tr3_ChannelWidth: 800
_Sampler_Tr3_ChannelLength: 30
_Sampler_Tr3_XVT: RVT
_Sampler_Tr10_NumberofGate: 4
_Sampler_Tr10_ChannelWidth: 800
_Sampler_Tr10_ChannelLength: 30
_Sampler_Tr10_XVT: RVT
_Sampler_HDVNCAP_Length: 5000
_Sampler_HDVNCAP_LayoutOption: [3, 4, 5, 6]
_Sampler_HDVNCAP_NumFigPair: 22
_Sampler_HDVNCAP_Array: 3
_Sampler_HDVNCAP_Cbot_Ctop_metalwidth: 1000

iteration 1-5
_Sampler_Inputnode_width: 500
_Sampler_Outputnode_width: 500
_Sampler_Tr1_NumberofGate: 3
_Sampler_Tr1_ChannelWidth: 550
_Sampler_Tr1_ChannelLength: 30
_Sampler_Tr1_XVT: SLVT
_Sampler_Tr2_NumberofGate: 2
_Sampler_Tr2_ChannelWidth: 500
_Sampler_Tr2_ChannelLength: 30
_Sampler_Tr2_XVT: SLVT
_Sampler_Tr4_NumberofGate: 8
_Sampler_Tr4_ChannelWidth: 850
_Sampler_Tr4_ChannelLength: 30
_Sampler_Tr4_XVT: RVT
_Sampler_Tr5_NumberofGate: 2
_Sampler_Tr5_ChannelWidth: 850
_Sampler_Tr5_ChannelLength: 30
_Sampler_Tr5_XVT: SLVT
_Sampler_Tr7_NumberofGate: 7
_Sampler_Tr7_ChannelWidth: 850
_Sampler_Tr7_ChannelLength: 30
_Sampler_Tr7_XVT: SLVT
_Sampler_Tr9_NumberofGate: 4
_Sampler_Tr9_ChannelWidth: 850
_Sampler_Tr9_ChannelLength: 30
_Sampler_Tr9_XVT: LVT
_Sampler_Tr8_NumberofGate: 7
_Sampler_Tr8_ChannelWidth: 850
_Sampler_Tr8_ChannelLength: 30
_Sampler_Tr8_XVT: RVT
_Sampler_Tr6_NumberofGate: 2
_Sampler_Tr6_ChannelWidth: 400
_Sampler_Tr6_ChannelLength: 30
_Sampler_Tr6_XVT: RVT
_Sampler_Tr11_NumberofGate: 1
_Sampler_Tr11_ChannelWidth: 600
_Sampler_Tr11_ChannelLength: 30
_Sampler_Tr11_XVT: RVT
_Sampler_Tie4N_NumberofGate: 3
_Sampler_Tie4N_ChannelWidth: 600
_Sampler_Tie4N_ChannelLength: 30
_Sampler_Tie4N_XVT: SLVT
_Sampler_Tie4P_NumberofGate: 3
_Sampler_Tie4P_ChannelWidth: 600
_Sampler_Tie4P_ChannelLength: 30
_Sampler_Tie4P_XVT: SLVT
_Sampler_Tie8N_NumberofGate: 3
_Sampler_Tie8N_ChannelWidth: 600
_Sampler_Tie8N_ChannelLength: 30
_Sampler_Tie8N_XVT: SLVT
_Sampler_Tie8P_NumberofGate: 3
_Sampler_Tie8P_ChannelWidth: 600
_Sampler_Tie8P_ChannelLength: 30
_Sampler_Tie8P_XVT: SLVT
_Sampler_Tr12_NumberofGate: 3
_Sampler_Tr12_ChannelWidth: 500
_Sampler_Tr12_ChannelLength: 30
_Sampler_Tr12_XVT: RVT
_Sampler_Tr3_NumberofGate: 3
_Sampler_Tr3_ChannelWidth: 500
_Sampler_Tr3_ChannelLength: 30
_Sampler_Tr3_XVT: RVT
_Sampler_Tr10_NumberofGate: 3
_Sampler_Tr10_ChannelWidth: 500
_Sampler_Tr10_ChannelLength: 30
_Sampler_Tr10_XVT: RVT
_Sampler_HDVNCAP_Length: 6000
_Sampler_HDVNCAP_LayoutOption: [3, 4, 5, 6]
_Sampler_HDVNCAP_NumFigPair: 18
_Sampler_HDVNCAP_Array: 3
_Sampler_HDVNCAP_Cbot_Ctop_metalwidth: 1000

iteration 1-6
_Sampler_Inputnode_width: 500
_Sampler_Outputnode_width: 500
_Sampler_Tr1_NumberofGate: 3
_Sampler_Tr1_ChannelWidth: 900
_Sampler_Tr1_ChannelLength: 30
_Sampler_Tr1_XVT: SLVT
_Sampler_Tr2_NumberofGate: 2
_Sampler_Tr2_ChannelWidth: 750
_Sampler_Tr2_ChannelLength: 30
_Sampler_Tr2_XVT: SLVT
_Sampler_Tr4_NumberofGate: 4
_Sampler_Tr4_ChannelWidth: 600
_Sampler_Tr4_ChannelLength: 30
_Sampler_Tr4_XVT: RVT
_Sampler_Tr5_NumberofGate: 8
_Sampler_Tr5_ChannelWidth: 600
_Sampler_Tr5_ChannelLength: 30
_Sampler_Tr5_XVT: SLVT
_Sampler_Tr7_NumberofGate: 3
_Sampler_Tr7_ChannelWidth: 600
_Sampler_Tr7_ChannelLength: 30
_Sampler_Tr7_XVT: SLVT
_Sampler_Tr9_NumberofGate: 9
_Sampler_Tr9_ChannelWidth: 600
_Sampler_Tr9_ChannelLength: 30
_Sampler_Tr9_XVT: LVT
_Sampler_Tr8_NumberofGate: 7
_Sampler_Tr8_ChannelWidth: 600
_Sampler_Tr8_ChannelLength: 30
_Sampler_Tr8_XVT: RVT
_Sampler_Tr6_NumberofGate: 3
_Sampler_Tr6_ChannelWidth: 900
_Sampler_Tr6_ChannelLength: 30
_Sampler_Tr6_XVT: RVT
_Sampler_Tr11_NumberofGate: 2
_Sampler_Tr11_ChannelWidth: 400
_Sampler_Tr11_ChannelLength: 30
_Sampler_Tr11_XVT: RVT
_Sampler_Tie4N_NumberofGate: 4
_Sampler_Tie4N_ChannelWidth: 500
_Sampler_Tie4N_ChannelLength: 30
_Sampler_Tie4N_XVT: SLVT
_Sampler_Tie4P_NumberofGate: 4
_Sampler_Tie4P_ChannelWidth: 500
_Sampler_Tie4P_ChannelLength: 30
_Sampler_Tie4P_XVT: SLVT
_Sampler_Tie8N_NumberofGate: 4
_Sampler_Tie8N_ChannelWidth: 500
_Sampler_Tie8N_ChannelLength: 30
_Sampler_Tie8N_XVT: SLVT
_Sampler_Tie8P_NumberofGate: 4
_Sampler_Tie8P_ChannelWidth: 500
_Sampler_Tie8P_ChannelLength: 30
_Sampler_Tie8P_XVT: SLVT
_Sampler_Tr12_NumberofGate: 3
_Sampler_Tr12_ChannelWidth: 700
_Sampler_Tr12_ChannelLength: 30
_Sampler_Tr12_XVT: RVT
_Sampler_Tr3_NumberofGate: 3
_Sampler_Tr3_ChannelWidth: 700
_Sampler_Tr3_ChannelLength: 30
_Sampler_Tr3_XVT: RVT
_Sampler_Tr10_NumberofGate: 3
_Sampler_Tr10_ChannelWidth: 700
_Sampler_Tr10_ChannelLength: 30
_Sampler_Tr10_XVT: RVT
_Sampler_HDVNCAP_Length: 9000
_Sampler_HDVNCAP_LayoutOption: [3, 4, 5, 6]
_Sampler_HDVNCAP_NumFigPair: 46
_Sampler_HDVNCAP_Array: 3
_Sampler_HDVNCAP_Cbot_Ctop_metalwidth: 1000

iteration 1-7
_Sampler_Inputnode_width: 500
_Sampler_Outputnode_width: 500
_Sampler_Tr1_NumberofGate: 2
_Sampler_Tr1_ChannelWidth: 450
_Sampler_Tr1_ChannelLength: 30
_Sampler_Tr1_XVT: SLVT
_Sampler_Tr2_NumberofGate: 2
_Sampler_Tr2_ChannelWidth: 500
_Sampler_Tr2_ChannelLength: 30
_Sampler_Tr2_XVT: SLVT
_Sampler_Tr4_NumberofGate: 9
_Sampler_Tr4_ChannelWidth: 500
_Sampler_Tr4_ChannelLength: 30
_Sampler_Tr4_XVT: RVT
_Sampler_Tr5_NumberofGate: 9
_Sampler_Tr5_ChannelWidth: 500
_Sampler_Tr5_ChannelLength: 30
_Sampler_Tr5_XVT: SLVT
_Sampler_Tr7_NumberofGate: 2
_Sampler_Tr7_ChannelWidth: 500
_Sampler_Tr7_ChannelLength: 30
_Sampler_Tr7_XVT: SLVT
_Sampler_Tr9_NumberofGate: 9
_Sampler_Tr9_ChannelWidth: 500
_Sampler_Tr9_ChannelLength: 30
_Sampler_Tr9_XVT: LVT
_Sampler_Tr8_NumberofGate: 2
_Sampler_Tr8_ChannelWidth: 500
_Sampler_Tr8_ChannelLength: 30
_Sampler_Tr8_XVT: RVT
_Sampler_Tr6_NumberofGate: 3
_Sampler_Tr6_ChannelWidth: 700
_Sampler_Tr6_ChannelLength: 30
_Sampler_Tr6_XVT: RVT
_Sampler_Tr11_NumberofGate: 1
_Sampler_Tr11_ChannelWidth: 900
_Sampler_Tr11_ChannelLength: 30
_Sampler_Tr11_XVT: RVT
_Sampler_Tie4N_NumberofGate: 3
_Sampler_Tie4N_ChannelWidth: 700
_Sampler_Tie4N_ChannelLength: 30
_Sampler_Tie4N_XVT: SLVT
_Sampler_Tie4P_NumberofGate: 3
_Sampler_Tie4P_ChannelWidth: 700
_Sampler_Tie4P_ChannelLength: 30
_Sampler_Tie4P_XVT: SLVT
_Sampler_Tie8N_NumberofGate: 3
_Sampler_Tie8N_ChannelWidth: 700
_Sampler_Tie8N_ChannelLength: 30
_Sampler_Tie8N_XVT: SLVT
_Sampler_Tie8P_NumberofGate: 3
_Sampler_Tie8P_ChannelWidth: 700
_Sampler_Tie8P_ChannelLength: 30
_Sampler_Tie8P_XVT: SLVT
_Sampler_Tr12_NumberofGate: 3
_Sampler_Tr12_ChannelWidth: 700
_Sampler_Tr12_ChannelLength: 30
_Sampler_Tr12_XVT: RVT
_Sampler_Tr3_NumberofGate: 3
_Sampler_Tr3_ChannelWidth: 700
_Sampler_Tr3_ChannelLength: 30
_Sampler_Tr3_XVT: RVT
_Sampler_Tr10_NumberofGate: 2
_Sampler_Tr10_ChannelWidth: 700
_Sampler_Tr10_ChannelLength: 30
_Sampler_Tr10_XVT: RVT
_Sampler_HDVNCAP_Length: 5000
_Sampler_HDVNCAP_LayoutOption: [3, 4, 5, 6]
_Sampler_HDVNCAP_NumFigPair: 18
_Sampler_HDVNCAP_Array: 3
_Sampler_HDVNCAP_Cbot_Ctop_metalwidth: 1000

iteration 1-8
_Sampler_Inputnode_width: 500
_Sampler_Outputnode_width: 500
_Sampler_Tr1_NumberofGate: 8
_Sampler_Tr1_ChannelWidth: 900
_Sampler_Tr1_ChannelLength: 30
_Sampler_Tr1_XVT: SLVT
_Sampler_Tr2_NumberofGate: 5
_Sampler_Tr2_ChannelWidth: 450
_Sampler_Tr2_ChannelLength: 30
_Sampler_Tr2_XVT: SLVT
_Sampler_Tr4_NumberofGate: 5
_Sampler_Tr4_ChannelWidth: 350
_Sampler_Tr4_ChannelLength: 30
_Sampler_Tr4_XVT: RVT
_Sampler_Tr5_NumberofGate: 4
_Sampler_Tr5_ChannelWidth: 350
_Sampler_Tr5_ChannelLength: 30
_Sampler_Tr5_XVT: SLVT
_Sampler_Tr7_NumberofGate: 2
_Sampler_Tr7_ChannelWidth: 350
_Sampler_Tr7_ChannelLength: 30
_Sampler_Tr7_XVT: SLVT
_Sampler_Tr9_NumberofGate: 9
_Sampler_Tr9_ChannelWidth: 350
_Sampler_Tr9_ChannelLength: 30
_Sampler_Tr9_XVT: LVT
_Sampler_Tr8_NumberofGate: 6
_Sampler_Tr8_ChannelWidth: 350
_Sampler_Tr8_ChannelLength: 30
_Sampler_Tr8_XVT: RVT
_Sampler_Tr6_NumberofGate: 1
_Sampler_Tr6_ChannelWidth: 600
_Sampler_Tr6_ChannelLength: 30
_Sampler_Tr6_XVT: RVT
_Sampler_Tr11_NumberofGate: 3
_Sampler_Tr11_ChannelWidth: 800
_Sampler_Tr11_ChannelLength: 30
_Sampler_Tr11_XVT: RVT
_Sampler_Tie4N_NumberofGate: 2
_Sampler_Tie4N_ChannelWidth: 500
_Sampler_Tie4N_ChannelLength: 30
_Sampler_Tie4N_XVT: SLVT
_Sampler_Tie4P_NumberofGate: 2
_Sampler_Tie4P_ChannelWidth: 500
_Sampler_Tie4P_ChannelLength: 30
_Sampler_Tie4P_XVT: SLVT
_Sampler_Tie8N_NumberofGate: 2
_Sampler_Tie8N_ChannelWidth: 500
_Sampler_Tie8N_ChannelLength: 30
_Sampler_Tie8N_XVT: SLVT
_Sampler_Tie8P_NumberofGate: 2
_Sampler_Tie8P_ChannelWidth: 500
_Sampler_Tie8P_ChannelLength: 30
_Sampler_Tie8P_XVT: SLVT
_Sampler_Tr12_NumberofGate: 4
_Sampler_Tr12_ChannelWidth: 700
_Sampler_Tr12_ChannelLength: 30
_Sampler_Tr12_XVT: RVT
_Sampler_Tr3_NumberofGate: 4
_Sampler_Tr3_ChannelWidth: 700
_Sampler_Tr3_ChannelLength: 30
_Sampler_Tr3_XVT: RVT
_Sampler_Tr10_NumberofGate: 3
_Sampler_Tr10_ChannelWidth: 700
_Sampler_Tr10_ChannelLength: 30
_Sampler_Tr10_XVT: RVT
_Sampler_HDVNCAP_Length: 8000
_Sampler_HDVNCAP_LayoutOption: [3, 4, 5, 6]
_Sampler_HDVNCAP_NumFigPair: 42
_Sampler_HDVNCAP_Array: 3
_Sampler_HDVNCAP_Cbot_Ctop_metalwidth: 1000

iteration 1-9
_Sampler_Inputnode_width: 500
_Sampler_Outputnode_width: 500
_Sampler_Tr1_NumberofGate: 5
_Sampler_Tr1_ChannelWidth: 900
_Sampler_Tr1_ChannelLength: 30
_Sampler_Tr1_XVT: SLVT
_Sampler_Tr2_NumberofGate: 8
_Sampler_Tr2_ChannelWidth: 400
_Sampler_Tr2_ChannelLength: 30
_Sampler_Tr2_XVT: SLVT
_Sampler_Tr4_NumberofGate: 9
_Sampler_Tr4_ChannelWidth: 550
_Sampler_Tr4_ChannelLength: 30
_Sampler_Tr4_XVT: RVT
_Sampler_Tr5_NumberofGate: 4
_Sampler_Tr5_ChannelWidth: 550
_Sampler_Tr5_ChannelLength: 30
_Sampler_Tr5_XVT: SLVT
_Sampler_Tr7_NumberofGate: 4
_Sampler_Tr7_ChannelWidth: 550
_Sampler_Tr7_ChannelLength: 30
_Sampler_Tr7_XVT: SLVT
_Sampler_Tr9_NumberofGate: 5
_Sampler_Tr9_ChannelWidth: 550
_Sampler_Tr9_ChannelLength: 30
_Sampler_Tr9_XVT: LVT
_Sampler_Tr8_NumberofGate: 8
_Sampler_Tr8_ChannelWidth: 550
_Sampler_Tr8_ChannelLength: 30
_Sampler_Tr8_XVT: RVT
_Sampler_Tr6_NumberofGate: 1
_Sampler_Tr6_ChannelWidth: 800
_Sampler_Tr6_ChannelLength: 30
_Sampler_Tr6_XVT: RVT
_Sampler_Tr11_NumberofGate: 3
_Sampler_Tr11_ChannelWidth: 600
_Sampler_Tr11_ChannelLength: 30
_Sampler_Tr11_XVT: RVT
_Sampler_Tie4N_NumberofGate: 3
_Sampler_Tie4N_ChannelWidth: 900
_Sampler_Tie4N_ChannelLength: 30
_Sampler_Tie4N_XVT: SLVT
_Sampler_Tie4P_NumberofGate: 3
_Sampler_Tie4P_ChannelWidth: 900
_Sampler_Tie4P_ChannelLength: 30
_Sampler_Tie4P_XVT: SLVT
_Sampler_Tie8N_NumberofGate: 3
_Sampler_Tie8N_ChannelWidth: 900
_Sampler_Tie8N_ChannelLength: 30
_Sampler_Tie8N_XVT: SLVT
_Sampler_Tie8P_NumberofGate: 3
_Sampler_Tie8P_ChannelWidth: 900
_Sampler_Tie8P_ChannelLength: 30
_Sampler_Tie8P_XVT: SLVT
_Sampler_Tr12_NumberofGate: 3
_Sampler_Tr12_ChannelWidth: 400
_Sampler_Tr12_ChannelLength: 30
_Sampler_Tr12_XVT: RVT
_Sampler_Tr3_NumberofGate: 2
_Sampler_Tr3_ChannelWidth: 400
_Sampler_Tr3_ChannelLength: 30
_Sampler_Tr3_XVT: RVT
_Sampler_Tr10_NumberofGate: 3
_Sampler_Tr10_ChannelWidth: 400
_Sampler_Tr10_ChannelLength: 30
_Sampler_Tr10_XVT: RVT
_Sampler_HDVNCAP_Length: 7000
_Sampler_HDVNCAP_LayoutOption: [3, 4, 5, 6]
_Sampler_HDVNCAP_NumFigPair: 30
_Sampler_HDVNCAP_Array: 3
_Sampler_HDVNCAP_Cbot_Ctop_metalwidth: 1000

