Running: I:\ise\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o F:/jizu/interrupt/interrupt_tb_isim_beh.exe -prj F:/jizu/interrupt/interrupt_tb_beh.prj work.interrupt_tb 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "F:/jizu/interrupt/tristate.vhd" into library work
Parsing VHDL file "F:/jizu/interrupt/ntristate.vhd" into library work
Parsing VHDL file "F:/jizu/interrupt/DFlip.vhd" into library work
Parsing VHDL file "F:/jizu/interrupt/coreInQueue.vhd" into library work
Parsing VHDL file "F:/jizu/interrupt/queue.vhd" into library work
Parsing VHDL file "F:/jizu/interrupt/MASK.vhd" into library work
Parsing VHDL file "F:/jizu/interrupt/interface.vhd" into library work
Parsing VHDL file "F:/jizu/interrupt/deviceEncode.vhd" into library work
Parsing VHDL file "F:/jizu/interrupt/interrupt.vhd" into library work
Parsing VHDL file "F:/jizu/interrupt/interrupt_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture ffq of entity DFlip [dflip_default]
Compiling architecture behavioral of entity MASK [mask_default]
Compiling architecture behavioral of entity interface [interface_default]
Compiling architecture behavioral of entity coreInQueue [coreinqueue_default]
Compiling architecture behavioral of entity queue [queue_default]
Compiling architecture behavioral of entity ntristate [ntristate_default]
Compiling architecture behavioral of entity tristate [tristate_default]
Compiling architecture behavioral of entity deviceEncode [deviceencode_default]
Compiling architecture behavioral of entity interrupt [interrupt_default]
Compiling architecture behavior of entity interrupt_tb
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 23 VHDL Units
Built simulation executable F:/jizu/interrupt/interrupt_tb_isim_beh.exe
Fuse Memory Usage: 32880 KB
Fuse CPU Usage: 670 ms
