

================================================================
== Vivado HLS Report for 'ProjY'
================================================================
* Date:           Sun Dec  5 18:58:34 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj0
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.17|     2.533|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_V_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %phi_V)" [src/JET.h:116]   --->   Operation 5 'read' 'phi_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%pt_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %pt_V)" [src/JET.h:116]   --->   Operation 6 'read' 'pt_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phiQ1_V = trunc i11 %phi_V_read to i8" [src/JET.h:116]   --->   Operation 7 'trunc' 'phiQ1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_32 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %phi_V_read, i32 8, i32 10)" [src/JET.h:117]   --->   Operation 8 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.49ns)   --->   "%icmp_ln891 = icmp sgt i3 %tmp_32, 0" [src/JET.h:117]   --->   Operation 9 'icmp' 'icmp_ln891' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node phiQ1_V_2)   --->   "%phiQ1_V_1 = xor i8 %phiQ1_V, -1" [src/JET.h:117]   --->   Operation 10 'xor' 'phiQ1_V_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.30ns) (out node of the LUT)   --->   "%phiQ1_V_2 = select i1 %icmp_ln891, i8 %phiQ1_V_1, i8 %phiQ1_V" [src/JET.h:117]   --->   Operation 11 'select' 'phiQ1_V_2' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %phi_V_read, i32 10)" [src/JET.h:118]   --->   Operation 12 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.61ns)   --->   "%icmp_ln891_1 = icmp sgt i11 %phi_V_read, -257" [src/JET.h:118]   --->   Operation 13 'icmp' 'icmp_ln891_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node select_ln887)   --->   "%phiQ1_V_3 = xor i8 %phiQ1_V_2, -1" [src/JET.h:118]   --->   Operation 14 'xor' 'phiQ1_V_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node select_ln887)   --->   "%select_ln118 = select i1 %icmp_ln891_1, i8 %phiQ1_V_3, i8 %phiQ1_V_2" [src/JET.h:118]   --->   Operation 15 'select' 'select_ln118' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln887 = select i1 %tmp_33, i8 %select_ln118, i8 %phiQ1_V_2" [src/JET.h:118]   --->   Operation 16 'select' 'select_ln887' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i8 %select_ln887 to i64" [src/JET.h:121]   --->   Operation 17 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sin_table2_addr = getelementptr [256 x i16]* @sin_table2, i64 0, i64 %zext_ln544" [src/JET.h:121]   --->   Operation 18 'getelementptr' 'sin_table2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.15ns)   --->   "%sin_table2_load = load i16* %sin_table2_addr, align 2" [src/JET.h:121]   --->   Operation 19 'load' 'sin_table2_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 256> <ROM>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 20 [1/2] (1.15ns)   --->   "%sin_table2_load = load i16* %sin_table2_addr, align 2" [src/JET.h:121]   --->   Operation 20 'load' 'sin_table2_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 256> <ROM>

State 3 <SV = 2> <Delay = 2.53>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%lhs_V = zext i16 %pt_V_read to i32" [src/JET.h:121]   --->   Operation 21 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%rhs_V = zext i16 %sin_table2_load to i32" [src/JET.h:121]   --->   Operation 22 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (2.53ns) (root node of the DSP)   --->   "%ret_V = mul i32 %lhs_V, %rhs_V" [src/JET.h:121]   --->   Operation 23 'mul' 'ret_V' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V, i32 16, i32 31)" [src/JET.h:121]   --->   Operation 24 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.87>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1503 = zext i16 %tmp to i17" [src/JET.h:121]   --->   Operation 25 'zext' 'zext_ln1503' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.60ns)   --->   "%sub_ln68 = sub i17 0, %zext_ln1503" [src/JET.h:123]   --->   Operation 26 'sub' 'sub_ln68' <Predicate = (tmp_33)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.26ns)   --->   "%select_ln123 = select i1 %tmp_33, i17 %sub_ln68, i17 %zext_ln1503" [src/JET.h:123]   --->   Operation 27 'select' 'select_ln123' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "ret i17 %select_ln123" [src/JET.h:125]   --->   Operation 28 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.17ns, clock uncertainty: 0.521ns.

 <State 1>: 2.26ns
The critical path consists of the following:
	wire read on port 'phi_V' (src/JET.h:116) [4]  (0 ns)
	'icmp' operation ('icmp_ln891', src/JET.h:117) [8]  (0.5 ns)
	'select' operation ('phiQ1.V', src/JET.h:117) [10]  (0.303 ns)
	'select' operation ('select_ln887', src/JET.h:118) [15]  (0.303 ns)
	'getelementptr' operation ('sin_table2_addr', src/JET.h:121) [18]  (0 ns)
	'load' operation ('sin_table2_load', src/JET.h:121) on array 'sin_table2' [19]  (1.16 ns)

 <State 2>: 1.16ns
The critical path consists of the following:
	'load' operation ('sin_table2_load', src/JET.h:121) on array 'sin_table2' [19]  (1.16 ns)

 <State 3>: 2.53ns
The critical path consists of the following:
	'mul' operation of DSP[21] ('ret.V', src/JET.h:121) [21]  (2.53 ns)

 <State 4>: 0.876ns
The critical path consists of the following:
	'sub' operation ('sub_ln68', src/JET.h:123) [24]  (0.608 ns)
	'select' operation ('ssdm_int<17 + 1024 * 0, true>.V', src/JET.h:123) [25]  (0.268 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
