{
  "design": {
    "design_info": {
      "boundary_crc": "0xE882A3DE81163350",
      "device": "xc7k410tffg676-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2"
    },
    "design_tree": {
      "jesd204_0": "",
      "util_ds_buf_0": "",
      "util_ds_buf_1": "",
      "util_ds_buf_2": "",
      "fifo_generator_0": "",
      "ila_0": "",
      "okAXI4LiteInterface_0": "",
      "wireoutbreakout_0": "",
      "jesd204_0_transport_0": "",
      "negate_0": "",
      "frontpanel_1": "",
      "trigger_to_level_0": "",
      "enabled_binary_count_0": "",
      "FIFO_FSM_0": "",
      "enable_read_0": ""
    },
    "interface_ports": {
      "host_interface": {
        "mode": "Slave",
        "vlnv": "opalkelly.com:interface:host_interface_rtl:1.0"
      }
    },
    "ports": {
      "rxp": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "rxn": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "FPGA_JESD_CLKP": {
        "direction": "I"
      },
      "FPGA_JESD_CLKM": {
        "direction": "I"
      },
      "FPGA_JESD_SYSREFP": {
        "direction": "I"
      },
      "FPGA_JESD_SYSREFM": {
        "direction": "I"
      },
      "JESD_SYNC": {
        "direction": "O"
      },
      "SYNCbABP": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "SYNCbABM": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "SYNCbCDP": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "SYNCbCDM": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "jesd204_0": {
        "vlnv": "xilinx.com:ip:jesd204:7.2",
        "xci_name": "design_1_jesd204_0_0",
        "parameters": {
          "AXICLK_FREQ": {
            "value": "100.8"
          },
          "C_DEFAULT_F": {
            "value": "2"
          },
          "C_DEFAULT_K": {
            "value": "16"
          },
          "C_LANES": {
            "value": "4"
          },
          "C_NODE_IS_TRANSMIT": {
            "value": "0"
          },
          "GT_Line_Rate": {
            "value": "4.9152"
          },
          "GT_REFCLK_FREQ": {
            "value": "122.880"
          },
          "Global_clk_sel": {
            "value": "false"
          },
          "SupportLevel": {
            "value": "1"
          },
          "TransceiverControl": {
            "value": "false"
          }
        }
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "design_1_util_ds_buf_0_0"
      },
      "util_ds_buf_1": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "design_1_util_ds_buf_1_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "OBUFDS"
          }
        }
      },
      "util_ds_buf_2": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "design_1_util_ds_buf_2_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "OBUFDS"
          }
        }
      },
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "design_1_fifo_generator_0_1",
        "parameters": {
          "Almost_Empty_Flag": {
            "value": "true"
          },
          "Almost_Full_Flag": {
            "value": "false"
          },
          "Empty_Threshold_Assert_Value": {
            "value": "8000"
          },
          "Enable_Safety_Circuit": {
            "value": "true"
          },
          "FIFO_Implementation_rach": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "FIFO_Implementation_wach": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "FIFO_Implementation_wrch": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "Fifo_Implementation": {
            "value": "Independent_Clocks_Block_RAM"
          },
          "Full_Flags_Reset_Value": {
            "value": "1"
          },
          "Full_Threshold_Assert_Value": {
            "value": "4128"
          },
          "Full_Threshold_Negate_Value": {
            "value": "32"
          },
          "INTERFACE_TYPE": {
            "value": "Native"
          },
          "Input_Data_Width": {
            "value": "32"
          },
          "Input_Depth": {
            "value": "8192"
          },
          "Output_Data_Width": {
            "value": "32"
          },
          "Performance_Options": {
            "value": "First_Word_Fall_Through"
          },
          "Programmable_Empty_Type": {
            "value": "Single_Programmable_Empty_Threshold_Constant"
          },
          "Programmable_Full_Type": {
            "value": "Multiple_Programmable_Full_Threshold_Constants"
          },
          "Valid_Flag": {
            "value": "true"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_1_ila_0_2",
        "parameters": {
          "C_ADV_TRIGGER": {
            "value": "false"
          },
          "C_DATA_DEPTH": {
            "value": "4096"
          },
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "15"
          },
          "C_PROBE10_WIDTH": {
            "value": "32"
          },
          "C_PROBE13_WIDTH": {
            "value": "32"
          },
          "C_PROBE14_WIDTH": {
            "value": "32"
          },
          "C_PROBE2_WIDTH": {
            "value": "1"
          }
        }
      },
      "okAXI4LiteInterface_0": {
        "vlnv": "xilinx.com:module_ref:okAXI4LiteInterface:1.0",
        "xci_name": "design_1_okAXI4LiteInterface_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "okAXI4LiteInterface",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "btpipein_DATA": {
            "mode": "Slave",
            "vlnv": "opalkelly.com:interface:btpipein_rtl:1.0",
            "port_maps": {
              "EP_DATAOUT": {
                "physical_name": "EP_DATAOUT",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "EP_WRITE": {
                "physical_name": "EP_WRITE",
                "direction": "I"
              },
              "EP_READY": {
                "physical_name": "EP_READY",
                "direction": "O"
              }
            }
          },
          "wireout_READDATA": {
            "mode": "Slave",
            "vlnv": "opalkelly.com:interface:wireout_rtl:1.0",
            "port_maps": {
              "EP_DATAIN": {
                "physical_name": "EP_DATAIN_WIREOUT",
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "m_axi": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "m_axi",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100800000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "12",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "m_axi_awaddr",
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "m_axi_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "m_axi_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "m_axi_wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "m_axi_wstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "m_axi_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "m_axi_wready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "m_axi_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "m_axi_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "m_axi_bready",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "m_axi_araddr",
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "m_axi_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "m_axi_arready",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "m_axi_rdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "m_axi_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "m_axi_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "m_axi_rready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "okClkIn": {
            "direction": "I"
          },
          "m_axi_aclk": {
            "type": "clk",
            "direction": "O"
          },
          "m_axi_aresetn": {
            "type": "rst",
            "direction": "O"
          },
          "activity_mon": {
            "direction": "O"
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "4K",
              "width": "32"
            }
          }
        }
      },
      "wireoutbreakout_0": {
        "vlnv": "xilinx.com:module_ref:wireoutbreakout:1.0",
        "xci_name": "design_1_wireoutbreakout_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "wireoutbreakout",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "wirein_READDATA": {
            "mode": "Slave",
            "vlnv": "opalkelly.com:interface:wirein_rtl:1.0",
            "port_maps": {
              "EP_DATAOUT": {
                "physical_name": "EP_DATAOUT_WIREIN",
                "direction": "I",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "ports": {
          "rx_reset": {
            "type": "rst",
            "direction": "O"
          }
        }
      },
      "jesd204_0_transport_0": {
        "vlnv": "xilinx.com:module_ref:jesd204_0_transport_layer_demapper:1.0",
        "xci_name": "design_1_jesd204_0_transport_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "jesd204_0_transport_layer_demapper",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "rx": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "16",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_jesd204_0_0_rx_core_clk_out",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "rx_tdata",
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "rx_tvalid",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "signalA_sampl0": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "signalA_sampl1": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "signalA_cntrl0": {
            "direction": "O"
          },
          "signalA_cntrl1": {
            "direction": "O"
          },
          "signalB_sampl0": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "signalB_sampl1": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "signalB_cntrl0": {
            "direction": "O"
          },
          "signalB_cntrl1": {
            "direction": "O"
          },
          "signalC_sampl0": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "signalC_sampl1": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "signalC_cntrl0": {
            "direction": "O"
          },
          "signalC_cntrl1": {
            "direction": "O"
          },
          "signalD_sampl0": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "signalD_sampl1": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "signalD_cntrl0": {
            "direction": "O"
          },
          "signalD_cntrl1": {
            "direction": "O"
          },
          "ready_out": {
            "direction": "O"
          }
        }
      },
      "negate_0": {
        "vlnv": "xilinx.com:module_ref:negate:1.0",
        "xci_name": "design_1_negate_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "negate",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "nota": {
            "direction": "O"
          }
        }
      },
      "frontpanel_1": {
        "vlnv": "opalkelly.com:ip:frontpanel:1.0",
        "xci_name": "design_1_frontpanel_1_0",
        "parameters": {
          "BTPI.ADDR_0": {
            "value": "0x80"
          },
          "BTPI.COUNT": {
            "value": "1"
          },
          "BTPO.ADDR_0": {
            "value": "0xa0"
          },
          "BTPO.COUNT": {
            "value": "1"
          },
          "EXDES.FLOW": {
            "value": "Block Designer"
          },
          "EXDES.SELECTION": {
            "value": "PipeTest"
          },
          "PO.ADDR_0": {
            "value": "0xff"
          },
          "PO.COUNT": {
            "value": "0"
          },
          "TI.ADDR_0": {
            "value": "0x40"
          },
          "TI.COUNT": {
            "value": "1"
          },
          "WI.ADDR_0": {
            "value": "0x00"
          },
          "WI.ADDR_1": {
            "value": "0xff"
          },
          "WI.ADDR_2": {
            "value": "0xff"
          },
          "WI.ADDR_3": {
            "value": "0xff"
          },
          "WI.COUNT": {
            "value": "1"
          },
          "WO.ADDR_0": {
            "value": "0x20"
          },
          "WO.COUNT": {
            "value": "1"
          }
        }
      },
      "trigger_to_level_0": {
        "vlnv": "xilinx.com:module_ref:trigger_to_level:1.0",
        "xci_name": "design_1_trigger_to_level_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "trigger_to_level",
          "boundary_crc": "0x0"
        },
        "ports": {
          "READY": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "READY_LVL": {
            "direction": "O"
          },
          "counter_reset": {
            "type": "rst",
            "direction": "O"
          },
          "RSTN": {
            "type": "rst",
            "direction": "I"
          }
        }
      },
      "enabled_binary_count_0": {
        "vlnv": "xilinx.com:module_ref:enabled_binary_counter:1.0",
        "xci_name": "design_1_enabled_binary_count_0_0",
        "parameters": {
          "max_value": {
            "value": "0x00000011"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "enabled_binary_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RST_N": {
            "type": "rst",
            "direction": "I"
          },
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "EN": {
            "direction": "I"
          },
          "DIS": {
            "direction": "I"
          },
          "read_en_detect": {
            "direction": "I"
          },
          "count": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "FIFO_FSM_0": {
        "vlnv": "xilinx.com:module_ref:FIFO_FSM:1.0",
        "xci_name": "design_1_FIFO_FSM_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "FIFO_FSM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RST_N": {
            "type": "rst",
            "direction": "I"
          },
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "READY": {
            "direction": "I"
          },
          "TEST_MODE": {
            "direction": "I"
          },
          "VALID": {
            "direction": "I"
          },
          "test_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "inA0": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "inA1": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "inB0": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "inB1": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "FIFO_DATA": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WR_EN": {
            "direction": "O"
          },
          "pad_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "enable_read_0": {
        "vlnv": "xilinx.com:module_ref:enable_read:1.0",
        "xci_name": "design_1_enable_read_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "enable_read",
          "boundary_crc": "0x0"
        },
        "ports": {
          "read": {
            "direction": "I"
          },
          "empty": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "read_en": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "okAXI4LiteInterface_0_m_axi": {
        "interface_ports": [
          "okAXI4LiteInterface_0/m_axi",
          "jesd204_0/s_axi"
        ]
      },
      "frontpanel_1_wireout20": {
        "interface_ports": [
          "okAXI4LiteInterface_0/wireout_READDATA",
          "frontpanel_1/wireout20"
        ]
      },
      "host_interface_1": {
        "interface_ports": [
          "host_interface",
          "frontpanel_1/host_interface"
        ]
      },
      "frontpanel_1_btpipein80": {
        "interface_ports": [
          "okAXI4LiteInterface_0/btpipein_DATA",
          "frontpanel_1/btpipein80"
        ]
      },
      "jesd204_0_m_axis_rx": {
        "interface_ports": [
          "jesd204_0_transport_0/rx",
          "jesd204_0/m_axis_rx"
        ]
      },
      "frontpanel_1_wirein00": {
        "interface_ports": [
          "wireoutbreakout_0/wirein_READDATA",
          "frontpanel_1/wirein00"
        ]
      }
    },
    "nets": {
      "frontpanel_0_okClk": {
        "ports": [
          "frontpanel_1/okClk",
          "fifo_generator_0/rd_clk",
          "ila_0/clk",
          "okAXI4LiteInterface_0/okClkIn",
          "frontpanel_1/ti40_ep_clk",
          "enable_read_0/clk"
        ]
      },
      "okAXI4LiteInterface_0_m_axi_aresetn": {
        "ports": [
          "okAXI4LiteInterface_0/m_axi_aresetn",
          "jesd204_0/s_axi_aresetn"
        ]
      },
      "okAXI4LiteInterface_0_m_axi_aclk": {
        "ports": [
          "okAXI4LiteInterface_0/m_axi_aclk",
          "jesd204_0/s_axi_aclk"
        ]
      },
      "rxp_1": {
        "ports": [
          "rxp",
          "jesd204_0/rxp"
        ]
      },
      "rxn_1": {
        "ports": [
          "rxn",
          "jesd204_0/rxn"
        ]
      },
      "FPGA_JESD_CLKP_1": {
        "ports": [
          "FPGA_JESD_CLKP",
          "jesd204_0/refclk_p"
        ]
      },
      "FPGA_JESD_CLKM_1": {
        "ports": [
          "FPGA_JESD_CLKM",
          "jesd204_0/refclk_n"
        ]
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "util_ds_buf_0/IBUF_OUT",
          "jesd204_0/rx_sysref"
        ]
      },
      "FPGA_JESD_SYSREFP_1": {
        "ports": [
          "FPGA_JESD_SYSREFP",
          "util_ds_buf_0/IBUF_DS_P"
        ]
      },
      "FPGA_JESD_SYSREFM_1": {
        "ports": [
          "FPGA_JESD_SYSREFM",
          "util_ds_buf_0/IBUF_DS_N"
        ]
      },
      "jesd204_0_rx_sync": {
        "ports": [
          "jesd204_0/rx_sync",
          "JESD_SYNC",
          "util_ds_buf_1/OBUF_IN",
          "util_ds_buf_2/OBUF_IN",
          "ila_0/probe3",
          "FIFO_FSM_0/VALID"
        ]
      },
      "jesd204_0_rx_core_clk_out": {
        "ports": [
          "jesd204_0/rx_core_clk_out",
          "jesd204_0_transport_0/clk",
          "fifo_generator_0/wr_clk",
          "enabled_binary_count_0/CLK",
          "FIFO_FSM_0/CLK"
        ]
      },
      "wireoutbreakout_0_rx_reset": {
        "ports": [
          "wireoutbreakout_0/rx_reset",
          "jesd204_0/rx_reset"
        ]
      },
      "util_ds_buf_1_OBUF_DS_P": {
        "ports": [
          "util_ds_buf_1/OBUF_DS_P",
          "SYNCbABP"
        ]
      },
      "util_ds_buf_1_OBUF_DS_N": {
        "ports": [
          "util_ds_buf_1/OBUF_DS_N",
          "SYNCbABM"
        ]
      },
      "util_ds_buf_2_OBUF_DS_P": {
        "ports": [
          "util_ds_buf_2/OBUF_DS_P",
          "SYNCbCDP"
        ]
      },
      "util_ds_buf_2_OBUF_DS_N": {
        "ports": [
          "util_ds_buf_2/OBUF_DS_N",
          "SYNCbCDM"
        ]
      },
      "jesd204_0_rx_aresetn": {
        "ports": [
          "jesd204_0/rx_aresetn",
          "jesd204_0_transport_0/rst_n",
          "negate_0/a",
          "trigger_to_level_0/RSTN",
          "enabled_binary_count_0/RST_N",
          "FIFO_FSM_0/RST_N"
        ]
      },
      "negate_0_nota": {
        "ports": [
          "negate_0/nota",
          "fifo_generator_0/rst"
        ]
      },
      "fifo_generator_0_valid": {
        "ports": [
          "fifo_generator_0/valid",
          "ila_0/probe4"
        ]
      },
      "frontpanel_1_btpoa0_ep_read": {
        "ports": [
          "frontpanel_1/btpoa0_ep_read",
          "ila_0/probe5",
          "enable_read_0/read"
        ]
      },
      "enabled_binary_count_0_OUT": {
        "ports": [
          "FIFO_FSM_0/FIFO_DATA",
          "fifo_generator_0/din",
          "ila_0/probe0"
        ]
      },
      "enable_write_0_wr_en": {
        "ports": [
          "FIFO_FSM_0/WR_EN",
          "fifo_generator_0/wr_en",
          "ila_0/probe2"
        ]
      },
      "frontpanel_1_btpoa0_ep_blockstrobe": {
        "ports": [
          "frontpanel_1/btpoa0_ep_blockstrobe",
          "ila_0/probe6"
        ]
      },
      "fifo_generator_0_dout": {
        "ports": [
          "fifo_generator_0/dout",
          "frontpanel_1/btpoa0_ep_datain",
          "ila_0/probe1"
        ]
      },
      "fifo_generator_0_empty": {
        "ports": [
          "fifo_generator_0/empty",
          "ila_0/probe8"
        ]
      },
      "fifo_generator_0_prog_empty": {
        "ports": [
          "fifo_generator_0/prog_empty",
          "ila_0/probe9",
          "FIFO_FSM_0/READY"
        ]
      },
      "jesd204_0_transport_0_signalA_sampl0": {
        "ports": [
          "jesd204_0_transport_0/signalA_sampl0",
          "FIFO_FSM_0/inA0"
        ]
      },
      "jesd204_0_transport_0_signalA_sampl1": {
        "ports": [
          "jesd204_0_transport_0/signalA_sampl1",
          "FIFO_FSM_0/inA1"
        ]
      },
      "jesd204_0_transport_0_signalB_sampl0": {
        "ports": [
          "jesd204_0_transport_0/signalB_sampl0",
          "FIFO_FSM_0/inB0"
        ]
      },
      "jesd204_0_transport_0_signalB_sampl1": {
        "ports": [
          "jesd204_0_transport_0/signalB_sampl1",
          "FIFO_FSM_0/inB1"
        ]
      },
      "frontpanel_1_ti40_ep_trigger": {
        "ports": [
          "frontpanel_1/ti40_ep_trigger",
          "ila_0/probe13",
          "trigger_to_level_0/READY"
        ]
      },
      "trigger_to_level_0_READY_LVL": {
        "ports": [
          "trigger_to_level_0/READY_LVL",
          "ila_0/probe11",
          "enabled_binary_count_0/EN",
          "FIFO_FSM_0/TEST_MODE"
        ]
      },
      "enabled_binary_count_0_count": {
        "ports": [
          "enabled_binary_count_0/count",
          "ila_0/probe10",
          "FIFO_FSM_0/test_data"
        ]
      },
      "fifo_generator_0_prog_full": {
        "ports": [
          "fifo_generator_0/prog_full",
          "frontpanel_1/btpoa0_ep_ready",
          "ila_0/probe7"
        ]
      },
      "enable_read_0_read_en": {
        "ports": [
          "enable_read_0/read_en",
          "fifo_generator_0/rd_en",
          "ila_0/probe12",
          "enabled_binary_count_0/read_en_detect"
        ]
      },
      "fifo_generator_0_almost_empty": {
        "ports": [
          "fifo_generator_0/almost_empty",
          "enable_read_0/empty"
        ]
      },
      "trigger_to_level_0_counter_reset": {
        "ports": [
          "trigger_to_level_0/counter_reset",
          "enabled_binary_count_0/DIS"
        ]
      },
      "FIFO_FSM_0_pad_out": {
        "ports": [
          "FIFO_FSM_0/pad_out",
          "ila_0/probe14"
        ]
      }
    },
    "addressing": {
      "/okAXI4LiteInterface_0": {
        "address_spaces": {
          "m_axi": {
            "range": "4K",
            "width": "32",
            "segments": {
              "SEG_jesd204_0_Reg": {
                "address_block": "/jesd204_0/s_axi/Reg",
                "offset": "0x000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}