#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1cb73c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cb7550 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1ca82d0 .functor NOT 1, L_0x1d17730, C4<0>, C4<0>, C4<0>;
L_0x1d17510 .functor XOR 2, L_0x1d173d0, L_0x1d17470, C4<00>, C4<00>;
L_0x1d17620 .functor XOR 2, L_0x1d17510, L_0x1d17580, C4<00>, C4<00>;
v0x1d0e130_0 .net *"_ivl_10", 1 0, L_0x1d17580;  1 drivers
v0x1d0e230_0 .net *"_ivl_12", 1 0, L_0x1d17620;  1 drivers
v0x1d0e310_0 .net *"_ivl_2", 1 0, L_0x1d114f0;  1 drivers
v0x1d0e3d0_0 .net *"_ivl_4", 1 0, L_0x1d173d0;  1 drivers
v0x1d0e4b0_0 .net *"_ivl_6", 1 0, L_0x1d17470;  1 drivers
v0x1d0e5e0_0 .net *"_ivl_8", 1 0, L_0x1d17510;  1 drivers
v0x1d0e6c0_0 .net "a", 0 0, v0x1d086f0_0;  1 drivers
v0x1d0e760_0 .net "b", 0 0, v0x1d08790_0;  1 drivers
v0x1d0e800_0 .net "c", 0 0, v0x1d08830_0;  1 drivers
v0x1d0e8a0_0 .var "clk", 0 0;
v0x1d0e940_0 .net "d", 0 0, v0x1d08970_0;  1 drivers
v0x1d0e9e0_0 .net "out_pos_dut", 0 0, L_0x1d17000;  1 drivers
v0x1d0ea80_0 .net "out_pos_ref", 0 0, L_0x1d0ffb0;  1 drivers
v0x1d0eb20_0 .net "out_sop_dut", 0 0, L_0x1d10f10;  1 drivers
v0x1d0ebc0_0 .net "out_sop_ref", 0 0, L_0x1ce2ea0;  1 drivers
v0x1d0ec60_0 .var/2u "stats1", 223 0;
v0x1d0ed00_0 .var/2u "strobe", 0 0;
v0x1d0eda0_0 .net "tb_match", 0 0, L_0x1d17730;  1 drivers
v0x1d0ee70_0 .net "tb_mismatch", 0 0, L_0x1ca82d0;  1 drivers
v0x1d0ef10_0 .net "wavedrom_enable", 0 0, v0x1d08c40_0;  1 drivers
v0x1d0efe0_0 .net "wavedrom_title", 511 0, v0x1d08ce0_0;  1 drivers
L_0x1d114f0 .concat [ 1 1 0 0], L_0x1d0ffb0, L_0x1ce2ea0;
L_0x1d173d0 .concat [ 1 1 0 0], L_0x1d0ffb0, L_0x1ce2ea0;
L_0x1d17470 .concat [ 1 1 0 0], L_0x1d17000, L_0x1d10f10;
L_0x1d17580 .concat [ 1 1 0 0], L_0x1d0ffb0, L_0x1ce2ea0;
L_0x1d17730 .cmp/eeq 2, L_0x1d114f0, L_0x1d17620;
S_0x1cb76e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1cb7550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ca86b0 .functor AND 1, v0x1d08830_0, v0x1d08970_0, C4<1>, C4<1>;
L_0x1ca8a90 .functor NOT 1, v0x1d086f0_0, C4<0>, C4<0>, C4<0>;
L_0x1ca8e70 .functor NOT 1, v0x1d08790_0, C4<0>, C4<0>, C4<0>;
L_0x1ca90f0 .functor AND 1, L_0x1ca8a90, L_0x1ca8e70, C4<1>, C4<1>;
L_0x1cc1fd0 .functor AND 1, L_0x1ca90f0, v0x1d08830_0, C4<1>, C4<1>;
L_0x1ce2ea0 .functor OR 1, L_0x1ca86b0, L_0x1cc1fd0, C4<0>, C4<0>;
L_0x1d0f430 .functor NOT 1, v0x1d08790_0, C4<0>, C4<0>, C4<0>;
L_0x1d0f4a0 .functor OR 1, L_0x1d0f430, v0x1d08970_0, C4<0>, C4<0>;
L_0x1d0f5b0 .functor AND 1, v0x1d08830_0, L_0x1d0f4a0, C4<1>, C4<1>;
L_0x1d0f670 .functor NOT 1, v0x1d086f0_0, C4<0>, C4<0>, C4<0>;
L_0x1d0f740 .functor OR 1, L_0x1d0f670, v0x1d08790_0, C4<0>, C4<0>;
L_0x1d0f7b0 .functor AND 1, L_0x1d0f5b0, L_0x1d0f740, C4<1>, C4<1>;
L_0x1d0f930 .functor NOT 1, v0x1d08790_0, C4<0>, C4<0>, C4<0>;
L_0x1d0f9a0 .functor OR 1, L_0x1d0f930, v0x1d08970_0, C4<0>, C4<0>;
L_0x1d0f8c0 .functor AND 1, v0x1d08830_0, L_0x1d0f9a0, C4<1>, C4<1>;
L_0x1d0fb30 .functor NOT 1, v0x1d086f0_0, C4<0>, C4<0>, C4<0>;
L_0x1d0fc30 .functor OR 1, L_0x1d0fb30, v0x1d08970_0, C4<0>, C4<0>;
L_0x1d0fcf0 .functor AND 1, L_0x1d0f8c0, L_0x1d0fc30, C4<1>, C4<1>;
L_0x1d0fea0 .functor XNOR 1, L_0x1d0f7b0, L_0x1d0fcf0, C4<0>, C4<0>;
v0x1ca7c00_0 .net *"_ivl_0", 0 0, L_0x1ca86b0;  1 drivers
v0x1ca8000_0 .net *"_ivl_12", 0 0, L_0x1d0f430;  1 drivers
v0x1ca83e0_0 .net *"_ivl_14", 0 0, L_0x1d0f4a0;  1 drivers
v0x1ca87c0_0 .net *"_ivl_16", 0 0, L_0x1d0f5b0;  1 drivers
v0x1ca8ba0_0 .net *"_ivl_18", 0 0, L_0x1d0f670;  1 drivers
v0x1ca8f80_0 .net *"_ivl_2", 0 0, L_0x1ca8a90;  1 drivers
v0x1ca9200_0 .net *"_ivl_20", 0 0, L_0x1d0f740;  1 drivers
v0x1d06c60_0 .net *"_ivl_24", 0 0, L_0x1d0f930;  1 drivers
v0x1d06d40_0 .net *"_ivl_26", 0 0, L_0x1d0f9a0;  1 drivers
v0x1d06e20_0 .net *"_ivl_28", 0 0, L_0x1d0f8c0;  1 drivers
v0x1d06f00_0 .net *"_ivl_30", 0 0, L_0x1d0fb30;  1 drivers
v0x1d06fe0_0 .net *"_ivl_32", 0 0, L_0x1d0fc30;  1 drivers
v0x1d070c0_0 .net *"_ivl_36", 0 0, L_0x1d0fea0;  1 drivers
L_0x7f627bdbd018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d07180_0 .net *"_ivl_38", 0 0, L_0x7f627bdbd018;  1 drivers
v0x1d07260_0 .net *"_ivl_4", 0 0, L_0x1ca8e70;  1 drivers
v0x1d07340_0 .net *"_ivl_6", 0 0, L_0x1ca90f0;  1 drivers
v0x1d07420_0 .net *"_ivl_8", 0 0, L_0x1cc1fd0;  1 drivers
v0x1d07500_0 .net "a", 0 0, v0x1d086f0_0;  alias, 1 drivers
v0x1d075c0_0 .net "b", 0 0, v0x1d08790_0;  alias, 1 drivers
v0x1d07680_0 .net "c", 0 0, v0x1d08830_0;  alias, 1 drivers
v0x1d07740_0 .net "d", 0 0, v0x1d08970_0;  alias, 1 drivers
v0x1d07800_0 .net "out_pos", 0 0, L_0x1d0ffb0;  alias, 1 drivers
v0x1d078c0_0 .net "out_sop", 0 0, L_0x1ce2ea0;  alias, 1 drivers
v0x1d07980_0 .net "pos0", 0 0, L_0x1d0f7b0;  1 drivers
v0x1d07a40_0 .net "pos1", 0 0, L_0x1d0fcf0;  1 drivers
L_0x1d0ffb0 .functor MUXZ 1, L_0x7f627bdbd018, L_0x1d0f7b0, L_0x1d0fea0, C4<>;
S_0x1d07bc0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1cb7550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1d086f0_0 .var "a", 0 0;
v0x1d08790_0 .var "b", 0 0;
v0x1d08830_0 .var "c", 0 0;
v0x1d088d0_0 .net "clk", 0 0, v0x1d0e8a0_0;  1 drivers
v0x1d08970_0 .var "d", 0 0;
v0x1d08a60_0 .var/2u "fail", 0 0;
v0x1d08b00_0 .var/2u "fail1", 0 0;
v0x1d08ba0_0 .net "tb_match", 0 0, L_0x1d17730;  alias, 1 drivers
v0x1d08c40_0 .var "wavedrom_enable", 0 0;
v0x1d08ce0_0 .var "wavedrom_title", 511 0;
E_0x1cb5d30/0 .event negedge, v0x1d088d0_0;
E_0x1cb5d30/1 .event posedge, v0x1d088d0_0;
E_0x1cb5d30 .event/or E_0x1cb5d30/0, E_0x1cb5d30/1;
S_0x1d07ef0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1d07bc0;
 .timescale -12 -12;
v0x1d08130_0 .var/2s "i", 31 0;
E_0x1cb5bd0 .event posedge, v0x1d088d0_0;
S_0x1d08230 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1d07bc0;
 .timescale -12 -12;
v0x1d08430_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d08510 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1d07bc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d08ec0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1cb7550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d10160 .functor NOT 1, v0x1d08790_0, C4<0>, C4<0>, C4<0>;
L_0x1d10300 .functor AND 1, v0x1d086f0_0, L_0x1d10160, C4<1>, C4<1>;
L_0x1d103e0 .functor NOT 1, v0x1d08830_0, C4<0>, C4<0>, C4<0>;
L_0x1d10560 .functor AND 1, L_0x1d10300, L_0x1d103e0, C4<1>, C4<1>;
L_0x1d106a0 .functor NOT 1, v0x1d08970_0, C4<0>, C4<0>, C4<0>;
L_0x1d10820 .functor AND 1, L_0x1d10560, L_0x1d106a0, C4<1>, C4<1>;
L_0x1d10970 .functor NOT 1, v0x1d086f0_0, C4<0>, C4<0>, C4<0>;
L_0x1d10af0 .functor AND 1, L_0x1d10970, v0x1d08790_0, C4<1>, C4<1>;
L_0x1d10c00 .functor AND 1, L_0x1d10af0, v0x1d08830_0, C4<1>, C4<1>;
L_0x1d10cc0 .functor AND 1, L_0x1d10c00, v0x1d08970_0, C4<1>, C4<1>;
L_0x1d10de0 .functor OR 1, L_0x1d10820, L_0x1d10cc0, C4<0>, C4<0>;
L_0x1d10ea0 .functor AND 1, v0x1d086f0_0, v0x1d08790_0, C4<1>, C4<1>;
L_0x1d10f80 .functor AND 1, L_0x1d10ea0, v0x1d08830_0, C4<1>, C4<1>;
L_0x1d11040 .functor AND 1, L_0x1d10f80, v0x1d08970_0, C4<1>, C4<1>;
L_0x1d10f10 .functor OR 1, L_0x1d10de0, L_0x1d11040, C4<0>, C4<0>;
L_0x1d11270 .functor NOT 1, v0x1d086f0_0, C4<0>, C4<0>, C4<0>;
L_0x1d11370 .functor NOT 1, v0x1d08790_0, C4<0>, C4<0>, C4<0>;
L_0x1d113e0 .functor OR 1, L_0x1d11270, L_0x1d11370, C4<0>, C4<0>;
L_0x1d11590 .functor NOT 1, v0x1d08830_0, C4<0>, C4<0>, C4<0>;
L_0x1d11600 .functor OR 1, L_0x1d113e0, L_0x1d11590, C4<0>, C4<0>;
L_0x1d117c0 .functor NOT 1, v0x1d08970_0, C4<0>, C4<0>, C4<0>;
L_0x1d11830 .functor OR 1, L_0x1d11600, L_0x1d117c0, C4<0>, C4<0>;
L_0x1d11a00 .functor NOT 1, v0x1d08790_0, C4<0>, C4<0>, C4<0>;
L_0x1d11a70 .functor OR 1, v0x1d086f0_0, L_0x1d11a00, C4<0>, C4<0>;
L_0x1d11c00 .functor NOT 1, v0x1d08830_0, C4<0>, C4<0>, C4<0>;
L_0x1d11c70 .functor OR 1, L_0x1d11a70, L_0x1d11c00, C4<0>, C4<0>;
L_0x1d11e60 .functor NOT 1, v0x1d08970_0, C4<0>, C4<0>, C4<0>;
L_0x1d11ed0 .functor OR 1, L_0x1d11c70, L_0x1d11e60, C4<0>, C4<0>;
L_0x1d120d0 .functor AND 1, L_0x1d11830, L_0x1d11ed0, C4<1>, C4<1>;
L_0x1d121e0 .functor OR 1, v0x1d086f0_0, v0x1d08790_0, C4<0>, C4<0>;
L_0x1d12350 .functor NOT 1, v0x1d08830_0, C4<0>, C4<0>, C4<0>;
L_0x1d123c0 .functor OR 1, L_0x1d121e0, L_0x1d12350, C4<0>, C4<0>;
L_0x1d125e0 .functor NOT 1, v0x1d08970_0, C4<0>, C4<0>, C4<0>;
L_0x1d12650 .functor OR 1, L_0x1d123c0, L_0x1d125e0, C4<0>, C4<0>;
L_0x1d12880 .functor AND 1, L_0x1d120d0, L_0x1d12650, C4<1>, C4<1>;
L_0x1d12990 .functor OR 1, v0x1d086f0_0, v0x1d08790_0, C4<0>, C4<0>;
L_0x1d12b30 .functor OR 1, L_0x1d12990, v0x1d08830_0, C4<0>, C4<0>;
L_0x1d12bf0 .functor NOT 1, v0x1d08970_0, C4<0>, C4<0>, C4<0>;
L_0x1d12a00 .functor OR 1, L_0x1d12b30, L_0x1d12bf0, C4<0>, C4<0>;
L_0x1d12da0 .functor AND 1, L_0x1d12880, L_0x1d12a00, C4<1>, C4<1>;
L_0x1d13000 .functor OR 1, v0x1d086f0_0, v0x1d08790_0, C4<0>, C4<0>;
L_0x1d13070 .functor OR 1, L_0x1d13000, v0x1d08830_0, C4<0>, C4<0>;
L_0x1d13290 .functor OR 1, L_0x1d13070, v0x1d08970_0, C4<0>, C4<0>;
L_0x1d13350 .functor AND 1, L_0x1d12da0, L_0x1d13290, C4<1>, C4<1>;
L_0x1d135d0 .functor NOT 1, v0x1d086f0_0, C4<0>, C4<0>, C4<0>;
L_0x1d13640 .functor NOT 1, v0x1d08790_0, C4<0>, C4<0>, C4<0>;
L_0x1d13830 .functor OR 1, L_0x1d135d0, L_0x1d13640, C4<0>, C4<0>;
L_0x1d13940 .functor NOT 1, v0x1d08830_0, C4<0>, C4<0>, C4<0>;
L_0x1d13d50 .functor OR 1, L_0x1d13830, L_0x1d13940, C4<0>, C4<0>;
L_0x1d13e60 .functor OR 1, L_0x1d13d50, v0x1d08970_0, C4<0>, C4<0>;
L_0x1d142d0 .functor AND 1, L_0x1d13350, L_0x1d13e60, C4<1>, C4<1>;
L_0x1d143e0 .functor NOT 1, v0x1d086f0_0, C4<0>, C4<0>, C4<0>;
L_0x1d14810 .functor NOT 1, v0x1d08790_0, C4<0>, C4<0>, C4<0>;
L_0x1d14880 .functor OR 1, L_0x1d143e0, L_0x1d14810, C4<0>, C4<0>;
L_0x1d14b50 .functor OR 1, L_0x1d14880, v0x1d08830_0, C4<0>, C4<0>;
L_0x1d14c10 .functor NOT 1, v0x1d08970_0, C4<0>, C4<0>, C4<0>;
L_0x1d14e50 .functor OR 1, L_0x1d14b50, L_0x1d14c10, C4<0>, C4<0>;
L_0x1d14f60 .functor AND 1, L_0x1d142d0, L_0x1d14e50, C4<1>, C4<1>;
L_0x1d15250 .functor NOT 1, v0x1d086f0_0, C4<0>, C4<0>, C4<0>;
L_0x1d152c0 .functor OR 1, L_0x1d15250, v0x1d08790_0, C4<0>, C4<0>;
L_0x1d15570 .functor NOT 1, v0x1d08830_0, C4<0>, C4<0>, C4<0>;
L_0x1d155e0 .functor OR 1, L_0x1d152c0, L_0x1d15570, C4<0>, C4<0>;
L_0x1d158f0 .functor OR 1, L_0x1d155e0, v0x1d08970_0, C4<0>, C4<0>;
L_0x1d159b0 .functor AND 1, L_0x1d14f60, L_0x1d158f0, C4<1>, C4<1>;
L_0x1d15cd0 .functor NOT 1, v0x1d086f0_0, C4<0>, C4<0>, C4<0>;
L_0x1d15d40 .functor OR 1, L_0x1d15cd0, v0x1d08790_0, C4<0>, C4<0>;
L_0x1d16020 .functor OR 1, L_0x1d15d40, v0x1d08830_0, C4<0>, C4<0>;
L_0x1d160e0 .functor NOT 1, v0x1d08970_0, C4<0>, C4<0>, C4<0>;
L_0x1d16380 .functor OR 1, L_0x1d16020, L_0x1d160e0, C4<0>, C4<0>;
L_0x1d16490 .functor AND 1, L_0x1d159b0, L_0x1d16380, C4<1>, C4<1>;
L_0x1d167e0 .functor NOT 1, v0x1d086f0_0, C4<0>, C4<0>, C4<0>;
L_0x1d16850 .functor NOT 1, v0x1d08790_0, C4<0>, C4<0>, C4<0>;
L_0x1d16b10 .functor OR 1, L_0x1d167e0, L_0x1d16850, C4<0>, C4<0>;
L_0x1d16c20 .functor OR 1, L_0x1d16b10, v0x1d08830_0, C4<0>, C4<0>;
L_0x1d16f40 .functor OR 1, L_0x1d16c20, v0x1d08970_0, C4<0>, C4<0>;
L_0x1d17000 .functor AND 1, L_0x1d16490, L_0x1d16f40, C4<1>, C4<1>;
v0x1d09080_0 .net *"_ivl_0", 0 0, L_0x1d10160;  1 drivers
v0x1d09160_0 .net *"_ivl_10", 0 0, L_0x1d10820;  1 drivers
v0x1d09240_0 .net *"_ivl_100", 0 0, L_0x1d142d0;  1 drivers
v0x1d09330_0 .net *"_ivl_102", 0 0, L_0x1d143e0;  1 drivers
v0x1d09410_0 .net *"_ivl_104", 0 0, L_0x1d14810;  1 drivers
v0x1d09540_0 .net *"_ivl_106", 0 0, L_0x1d14880;  1 drivers
v0x1d09620_0 .net *"_ivl_108", 0 0, L_0x1d14b50;  1 drivers
v0x1d09700_0 .net *"_ivl_110", 0 0, L_0x1d14c10;  1 drivers
v0x1d097e0_0 .net *"_ivl_112", 0 0, L_0x1d14e50;  1 drivers
v0x1d09950_0 .net *"_ivl_114", 0 0, L_0x1d14f60;  1 drivers
v0x1d09a30_0 .net *"_ivl_116", 0 0, L_0x1d15250;  1 drivers
v0x1d09b10_0 .net *"_ivl_118", 0 0, L_0x1d152c0;  1 drivers
v0x1d09bf0_0 .net *"_ivl_12", 0 0, L_0x1d10970;  1 drivers
v0x1d09cd0_0 .net *"_ivl_120", 0 0, L_0x1d15570;  1 drivers
v0x1d09db0_0 .net *"_ivl_122", 0 0, L_0x1d155e0;  1 drivers
v0x1d09e90_0 .net *"_ivl_124", 0 0, L_0x1d158f0;  1 drivers
v0x1d09f70_0 .net *"_ivl_126", 0 0, L_0x1d159b0;  1 drivers
v0x1d0a160_0 .net *"_ivl_128", 0 0, L_0x1d15cd0;  1 drivers
v0x1d0a240_0 .net *"_ivl_130", 0 0, L_0x1d15d40;  1 drivers
v0x1d0a320_0 .net *"_ivl_132", 0 0, L_0x1d16020;  1 drivers
v0x1d0a400_0 .net *"_ivl_134", 0 0, L_0x1d160e0;  1 drivers
v0x1d0a4e0_0 .net *"_ivl_136", 0 0, L_0x1d16380;  1 drivers
v0x1d0a5c0_0 .net *"_ivl_138", 0 0, L_0x1d16490;  1 drivers
v0x1d0a6a0_0 .net *"_ivl_14", 0 0, L_0x1d10af0;  1 drivers
v0x1d0a780_0 .net *"_ivl_140", 0 0, L_0x1d167e0;  1 drivers
v0x1d0a860_0 .net *"_ivl_142", 0 0, L_0x1d16850;  1 drivers
v0x1d0a940_0 .net *"_ivl_144", 0 0, L_0x1d16b10;  1 drivers
v0x1d0aa20_0 .net *"_ivl_146", 0 0, L_0x1d16c20;  1 drivers
v0x1d0ab00_0 .net *"_ivl_148", 0 0, L_0x1d16f40;  1 drivers
v0x1d0abe0_0 .net *"_ivl_16", 0 0, L_0x1d10c00;  1 drivers
v0x1d0acc0_0 .net *"_ivl_18", 0 0, L_0x1d10cc0;  1 drivers
v0x1d0ada0_0 .net *"_ivl_2", 0 0, L_0x1d10300;  1 drivers
v0x1d0ae80_0 .net *"_ivl_20", 0 0, L_0x1d10de0;  1 drivers
v0x1d0b170_0 .net *"_ivl_22", 0 0, L_0x1d10ea0;  1 drivers
v0x1d0b250_0 .net *"_ivl_24", 0 0, L_0x1d10f80;  1 drivers
v0x1d0b330_0 .net *"_ivl_26", 0 0, L_0x1d11040;  1 drivers
v0x1d0b410_0 .net *"_ivl_30", 0 0, L_0x1d11270;  1 drivers
v0x1d0b4f0_0 .net *"_ivl_32", 0 0, L_0x1d11370;  1 drivers
v0x1d0b5d0_0 .net *"_ivl_34", 0 0, L_0x1d113e0;  1 drivers
v0x1d0b6b0_0 .net *"_ivl_36", 0 0, L_0x1d11590;  1 drivers
v0x1d0b790_0 .net *"_ivl_38", 0 0, L_0x1d11600;  1 drivers
v0x1d0b870_0 .net *"_ivl_4", 0 0, L_0x1d103e0;  1 drivers
v0x1d0b950_0 .net *"_ivl_40", 0 0, L_0x1d117c0;  1 drivers
v0x1d0ba30_0 .net *"_ivl_42", 0 0, L_0x1d11830;  1 drivers
v0x1d0bb10_0 .net *"_ivl_44", 0 0, L_0x1d11a00;  1 drivers
v0x1d0bbf0_0 .net *"_ivl_46", 0 0, L_0x1d11a70;  1 drivers
v0x1d0bcd0_0 .net *"_ivl_48", 0 0, L_0x1d11c00;  1 drivers
v0x1d0bdb0_0 .net *"_ivl_50", 0 0, L_0x1d11c70;  1 drivers
v0x1d0be90_0 .net *"_ivl_52", 0 0, L_0x1d11e60;  1 drivers
v0x1d0bf70_0 .net *"_ivl_54", 0 0, L_0x1d11ed0;  1 drivers
v0x1d0c050_0 .net *"_ivl_56", 0 0, L_0x1d120d0;  1 drivers
v0x1d0c130_0 .net *"_ivl_58", 0 0, L_0x1d121e0;  1 drivers
v0x1d0c210_0 .net *"_ivl_6", 0 0, L_0x1d10560;  1 drivers
v0x1d0c2f0_0 .net *"_ivl_60", 0 0, L_0x1d12350;  1 drivers
v0x1d0c3d0_0 .net *"_ivl_62", 0 0, L_0x1d123c0;  1 drivers
v0x1d0c4b0_0 .net *"_ivl_64", 0 0, L_0x1d125e0;  1 drivers
v0x1d0c590_0 .net *"_ivl_66", 0 0, L_0x1d12650;  1 drivers
v0x1d0c670_0 .net *"_ivl_68", 0 0, L_0x1d12880;  1 drivers
v0x1d0c750_0 .net *"_ivl_70", 0 0, L_0x1d12990;  1 drivers
v0x1d0c830_0 .net *"_ivl_72", 0 0, L_0x1d12b30;  1 drivers
v0x1d0c910_0 .net *"_ivl_74", 0 0, L_0x1d12bf0;  1 drivers
v0x1d0c9f0_0 .net *"_ivl_76", 0 0, L_0x1d12a00;  1 drivers
v0x1d0cad0_0 .net *"_ivl_78", 0 0, L_0x1d12da0;  1 drivers
v0x1d0cbb0_0 .net *"_ivl_8", 0 0, L_0x1d106a0;  1 drivers
v0x1d0cc90_0 .net *"_ivl_80", 0 0, L_0x1d13000;  1 drivers
v0x1d0d180_0 .net *"_ivl_82", 0 0, L_0x1d13070;  1 drivers
v0x1d0d260_0 .net *"_ivl_84", 0 0, L_0x1d13290;  1 drivers
v0x1d0d340_0 .net *"_ivl_86", 0 0, L_0x1d13350;  1 drivers
v0x1d0d420_0 .net *"_ivl_88", 0 0, L_0x1d135d0;  1 drivers
v0x1d0d500_0 .net *"_ivl_90", 0 0, L_0x1d13640;  1 drivers
v0x1d0d5e0_0 .net *"_ivl_92", 0 0, L_0x1d13830;  1 drivers
v0x1d0d6c0_0 .net *"_ivl_94", 0 0, L_0x1d13940;  1 drivers
v0x1d0d7a0_0 .net *"_ivl_96", 0 0, L_0x1d13d50;  1 drivers
v0x1d0d880_0 .net *"_ivl_98", 0 0, L_0x1d13e60;  1 drivers
v0x1d0d960_0 .net "a", 0 0, v0x1d086f0_0;  alias, 1 drivers
v0x1d0da00_0 .net "b", 0 0, v0x1d08790_0;  alias, 1 drivers
v0x1d0daf0_0 .net "c", 0 0, v0x1d08830_0;  alias, 1 drivers
v0x1d0dbe0_0 .net "d", 0 0, v0x1d08970_0;  alias, 1 drivers
v0x1d0dcd0_0 .net "out_pos", 0 0, L_0x1d17000;  alias, 1 drivers
v0x1d0dd90_0 .net "out_sop", 0 0, L_0x1d10f10;  alias, 1 drivers
S_0x1d0df10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1cb7550;
 .timescale -12 -12;
E_0x1c9d9f0 .event anyedge, v0x1d0ed00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d0ed00_0;
    %nor/r;
    %assign/vec4 v0x1d0ed00_0, 0;
    %wait E_0x1c9d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d07bc0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d08a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d08b00_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1d07bc0;
T_4 ;
    %wait E_0x1cb5d30;
    %load/vec4 v0x1d08ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d08a60_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1d07bc0;
T_5 ;
    %wait E_0x1cb5bd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d08970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08790_0, 0;
    %assign/vec4 v0x1d086f0_0, 0;
    %wait E_0x1cb5bd0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d08970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08790_0, 0;
    %assign/vec4 v0x1d086f0_0, 0;
    %wait E_0x1cb5bd0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d08970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08790_0, 0;
    %assign/vec4 v0x1d086f0_0, 0;
    %wait E_0x1cb5bd0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d08970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08790_0, 0;
    %assign/vec4 v0x1d086f0_0, 0;
    %wait E_0x1cb5bd0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d08970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08790_0, 0;
    %assign/vec4 v0x1d086f0_0, 0;
    %wait E_0x1cb5bd0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d08970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08790_0, 0;
    %assign/vec4 v0x1d086f0_0, 0;
    %wait E_0x1cb5bd0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d08970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08790_0, 0;
    %assign/vec4 v0x1d086f0_0, 0;
    %wait E_0x1cb5bd0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d08970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08790_0, 0;
    %assign/vec4 v0x1d086f0_0, 0;
    %wait E_0x1cb5bd0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d08970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08790_0, 0;
    %assign/vec4 v0x1d086f0_0, 0;
    %wait E_0x1cb5bd0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d08970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08790_0, 0;
    %assign/vec4 v0x1d086f0_0, 0;
    %wait E_0x1cb5bd0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d08970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08790_0, 0;
    %assign/vec4 v0x1d086f0_0, 0;
    %wait E_0x1cb5bd0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d08970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08790_0, 0;
    %assign/vec4 v0x1d086f0_0, 0;
    %wait E_0x1cb5bd0;
    %load/vec4 v0x1d08a60_0;
    %store/vec4 v0x1d08b00_0, 0, 1;
    %fork t_1, S_0x1d07ef0;
    %jmp t_0;
    .scope S_0x1d07ef0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d08130_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1d08130_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1cb5bd0;
    %load/vec4 v0x1d08130_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d08970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08790_0, 0;
    %assign/vec4 v0x1d086f0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d08130_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d08130_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1d07bc0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cb5d30;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d08970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d08790_0, 0;
    %assign/vec4 v0x1d086f0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1d08a60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1d08b00_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1cb7550;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d0e8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d0ed00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1cb7550;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d0e8a0_0;
    %inv;
    %store/vec4 v0x1d0e8a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1cb7550;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d088d0_0, v0x1d0ee70_0, v0x1d0e6c0_0, v0x1d0e760_0, v0x1d0e800_0, v0x1d0e940_0, v0x1d0ebc0_0, v0x1d0eb20_0, v0x1d0ea80_0, v0x1d0e9e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1cb7550;
T_9 ;
    %load/vec4 v0x1d0ec60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1d0ec60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d0ec60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1d0ec60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1d0ec60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d0ec60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1d0ec60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d0ec60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d0ec60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d0ec60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1cb7550;
T_10 ;
    %wait E_0x1cb5d30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d0ec60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d0ec60_0, 4, 32;
    %load/vec4 v0x1d0eda0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1d0ec60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d0ec60_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d0ec60_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d0ec60_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1d0ebc0_0;
    %load/vec4 v0x1d0ebc0_0;
    %load/vec4 v0x1d0eb20_0;
    %xor;
    %load/vec4 v0x1d0ebc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1d0ec60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d0ec60_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1d0ec60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d0ec60_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1d0ea80_0;
    %load/vec4 v0x1d0ea80_0;
    %load/vec4 v0x1d0e9e0_0;
    %xor;
    %load/vec4 v0x1d0ea80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1d0ec60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d0ec60_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1d0ec60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d0ec60_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter3/response0/top_module.sv";
