<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › frv › kernel › irq-mb93091.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>irq-mb93091.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* irq-mb93091.c: MB93091 FPGA interrupt handling</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2003 Red Hat, Inc. All Rights Reserved.</span>
<span class="cm"> * Written by David Howells (dhowells@redhat.com)</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation; either version</span>
<span class="cm"> * 2 of the License, or (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/ptrace.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/signal.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>

<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/delay.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;asm/irc-regs.h&gt;</span>

<span class="cp">#define __reg16(ADDR) (*(volatile unsigned short *)(ADDR))</span>

<span class="cp">#define __get_IMR()	({ __reg16(0xffc00004); })</span>
<span class="cp">#define __set_IMR(M)	do { __reg16(0xffc00004) = (M); wmb(); } while(0)</span>
<span class="cp">#define __get_IFR()	({ __reg16(0xffc0000c); })</span>
<span class="cp">#define __clr_IFR(M)	do { __reg16(0xffc0000c) = ~(M); wmb(); } while(0)</span>


<span class="cm">/*</span>
<span class="cm"> * on-motherboard FPGA PIC operations</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">frv_fpga_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint16_t</span> <span class="n">imr</span> <span class="o">=</span> <span class="n">__get_IMR</span><span class="p">();</span>

	<span class="n">imr</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">IRQ_BASE_FPGA</span><span class="p">);</span>

	<span class="n">__set_IMR</span><span class="p">(</span><span class="n">imr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">frv_fpga_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__clr_IFR</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">IRQ_BASE_FPGA</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">frv_fpga_mask_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint16_t</span> <span class="n">imr</span> <span class="o">=</span> <span class="n">__get_IMR</span><span class="p">();</span>

	<span class="n">imr</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">IRQ_BASE_FPGA</span><span class="p">);</span>
	<span class="n">__set_IMR</span><span class="p">(</span><span class="n">imr</span><span class="p">);</span>

	<span class="n">__clr_IFR</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">IRQ_BASE_FPGA</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">frv_fpga_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint16_t</span> <span class="n">imr</span> <span class="o">=</span> <span class="n">__get_IMR</span><span class="p">();</span>

	<span class="n">imr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">IRQ_BASE_FPGA</span><span class="p">));</span>

	<span class="n">__set_IMR</span><span class="p">(</span><span class="n">imr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">frv_fpga_pic</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mb93091&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>	<span class="o">=</span> <span class="n">frv_fpga_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">frv_fpga_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>	<span class="o">=</span> <span class="n">frv_fpga_mask_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">frv_fpga_unmask</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FPGA PIC interrupt handler</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">fpga_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">_mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint16_t</span> <span class="n">imr</span><span class="p">,</span> <span class="n">mask</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">_mask</span><span class="p">;</span>

	<span class="n">imr</span> <span class="o">=</span> <span class="n">__get_IMR</span><span class="p">();</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="n">mask</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">imr</span> <span class="o">&amp;</span> <span class="n">__get_IFR</span><span class="p">();</span>

	<span class="cm">/* poll all the triggered IRQs */</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">mask</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

		<span class="n">asm</span><span class="p">(</span><span class="s">&quot;scan %1,gr0,%0&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span><span class="p">(</span><span class="n">irq</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span><span class="p">(</span><span class="n">mask</span><span class="p">));</span>
		<span class="n">irq</span> <span class="o">=</span> <span class="mi">31</span> <span class="o">-</span> <span class="n">irq</span><span class="p">;</span>
		<span class="n">mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">);</span>

		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">IRQ_BASE_FPGA</span> <span class="o">+</span> <span class="n">irq</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * define an interrupt action for each FPGA PIC output</span>
<span class="cm"> * - use dev_id to indicate the FPGA PIC input to output mappings</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">fpga_irq</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span>  <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">handler</span>	<span class="o">=</span> <span class="n">fpga_interrupt</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IRQF_DISABLED</span> <span class="o">|</span> <span class="n">IRQF_SHARED</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;fpga.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dev_id</span>		<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="mh">0x0028UL</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">handler</span>	<span class="o">=</span> <span class="n">fpga_interrupt</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IRQF_DISABLED</span> <span class="o">|</span> <span class="n">IRQF_SHARED</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;fpga.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dev_id</span>		<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="mh">0x0050UL</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">handler</span>	<span class="o">=</span> <span class="n">fpga_interrupt</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IRQF_DISABLED</span> <span class="o">|</span> <span class="n">IRQF_SHARED</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;fpga.2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dev_id</span>		<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="mh">0x1c00UL</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">handler</span>	<span class="o">=</span> <span class="n">fpga_interrupt</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IRQF_DISABLED</span> <span class="o">|</span> <span class="n">IRQF_SHARED</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;fpga.3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dev_id</span>		<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="mh">0x6386UL</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * initialise the motherboard FPGA&#39;s PIC</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">fpga_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="cm">/* all PIC inputs are all set to be low-level driven, apart from the</span>
<span class="cm">	 * NMI button (15) which is fixed at falling-edge</span>
<span class="cm">	 */</span>
	<span class="n">__set_IMR</span><span class="p">(</span><span class="mh">0x7ffe</span><span class="p">);</span>
	<span class="n">__clr_IFR</span><span class="p">(</span><span class="mh">0x0000</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">irq</span> <span class="o">=</span> <span class="n">IRQ_BASE_FPGA</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span> <span class="n">irq</span> <span class="o">&lt;=</span> <span class="n">IRQ_BASE_FPGA</span> <span class="o">+</span> <span class="mi">14</span><span class="p">;</span> <span class="n">irq</span><span class="o">++</span><span class="p">)</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">frv_fpga_pic</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>

	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">IRQ_FPGA_NMI</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">frv_fpga_pic</span><span class="p">,</span> <span class="n">handle_edge_irq</span><span class="p">);</span>

	<span class="cm">/* the FPGA drives the first four external IRQ inputs on the CPU PIC */</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="n">IRQ_CPU_EXTERNAL0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fpga_irq</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="n">IRQ_CPU_EXTERNAL1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fpga_irq</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="n">IRQ_CPU_EXTERNAL2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fpga_irq</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="n">IRQ_CPU_EXTERNAL3</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fpga_irq</span><span class="p">[</span><span class="mi">3</span><span class="p">]);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
