<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_ID_stage_0_1_synth_1" LaunchDir="D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/design_1_ID_stage_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_EXE_stage_0_0_synth_1" LaunchDir="D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/design_1_EXE_stage_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_StatusRgister_0_0_synth_1" LaunchDir="D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/design_1_StatusRgister_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_IF_stage_reg_0_8_synth_1" LaunchDir="D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/design_1_IF_stage_reg_0_8_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_dist_mem_gen_0_0_synth_1" LaunchDir="D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/design_1_dist_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ID_stage_reg_0_0_synth_1" LaunchDir="D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/design_1_ID_stage_reg_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_debouncer_0_0_synth_1" LaunchDir="D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/design_1_debouncer_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_vector_logic_0_0_synth_1" LaunchDir="D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/design_1_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ila_0_0_synth_1" LaunchDir="D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/design_1_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_ID_stage_0_1_synth_1"/>
		<Parent Id="design_1_EXE_stage_0_0_synth_1"/>
		<Parent Id="design_1_StatusRgister_0_0_synth_1"/>
		<Parent Id="design_1_IF_stage_reg_0_8_synth_1"/>
		<Parent Id="design_1_dist_mem_gen_0_0_synth_1"/>
		<Parent Id="design_1_ID_stage_reg_0_0_synth_1"/>
		<Parent Id="design_1_debouncer_0_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_0_0_synth_1"/>
		<Parent Id="design_1_ila_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_ID_stage_0_1_synth_1"/>
		<Parent Id="design_1_EXE_stage_0_0_synth_1"/>
		<Parent Id="design_1_StatusRgister_0_0_synth_1"/>
		<Parent Id="design_1_IF_stage_reg_0_8_synth_1"/>
		<Parent Id="design_1_dist_mem_gen_0_0_synth_1"/>
		<Parent Id="design_1_ID_stage_reg_0_0_synth_1"/>
		<Parent Id="design_1_debouncer_0_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_0_0_synth_1"/>
		<Parent Id="design_1_ila_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

