

================================================================
== Vitis HLS Report for 'chunkProcessor_Pipeline_VITIS_LOOP_10_2'
================================================================
* Date:           Tue Jul 22 20:45:28 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        sha224Accel
* Solution:       hls (Vivado IP Flow Target)
* Product family: aspartan7
* Target device:  xa7s6-cpga196-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.329 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       99|       99|  0.990 us|  0.990 us|   98|   98|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_2  |       97|       97|         4|          2|          1|    48|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+------+------+-----+
|       Name      | BRAM_18K| DSP|  FF  |  LUT | URAM|
+-----------------+---------+----+------+------+-----+
|DSP              |        -|   -|     -|     -|    -|
|Expression       |        -|   -|     0|   318|    -|
|FIFO             |        -|   -|     -|     -|    -|
|Instance         |        -|   -|     -|     -|    -|
|Memory           |        -|   -|     -|     -|    -|
|Multiplexer      |        -|   -|     0|    90|    -|
|Register         |        -|   -|   129|     -|    -|
+-----------------+---------+----+------+------+-----+
|Total            |        0|   0|   129|   408|    0|
+-----------------+---------+----+------+------+-----+
|Available        |       10|  10|  7500|  3750|    0|
+-----------------+---------+----+------+------+-----+
|Utilization (%)  |        0|   0|     1|    10|    0|
+-----------------+---------+----+------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_178_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln12_fu_145_p2    |         +|   0|  0|  14|           6|           5|
    |add_ln13_fu_156_p2    |         +|   0|  0|  14|           6|           3|
    |add_ln15_1_fu_273_p2  |         +|   0|  0|  14|           6|           6|
    |add_ln15_2_fu_345_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln15_3_fu_339_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln15_4_fu_350_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln15_fu_167_p2    |         +|   0|  0|  14|           6|           4|
    |icmp_ln10_fu_135_p2   |      icmp|   0|  0|  15|           7|           8|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln15_1_fu_313_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln15_2_fu_327_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln15_3_fu_333_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln15_fu_307_p2    |       xor|   0|  0|  32|          32|          32|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 318|         263|         253|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  15|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    7|         14|
    |i_1_fu_70                |   9|          2|    7|         14|
    |wValues_address0_local   |  15|          3|    6|         18|
    |wValues_address1_local   |  15|          3|    6|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         19|   30|         73|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln15_3_reg_405           |  32|   0|   32|          0|
    |add_ln15_4_reg_410           |  32|   0|   32|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_1_fu_70                    |   7|   0|    7|          0|
    |i_reg_366                    |   7|   0|    7|          0|
    |i_reg_366_pp0_iter1_reg      |   7|   0|    7|          0|
    |icmp_ln10_reg_371            |   1|   0|    1|          0|
    |trunc_ln10_reg_375           |   6|   0|    6|          0|
    |wValues_load_reg_395         |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 129|   0|  129|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  chunkProcessor_Pipeline_VITIS_LOOP_10_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  chunkProcessor_Pipeline_VITIS_LOOP_10_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  chunkProcessor_Pipeline_VITIS_LOOP_10_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  chunkProcessor_Pipeline_VITIS_LOOP_10_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  chunkProcessor_Pipeline_VITIS_LOOP_10_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  chunkProcessor_Pipeline_VITIS_LOOP_10_2|  return value|
|wValues_address0  |  out|    6|   ap_memory|                                  wValues|         array|
|wValues_ce0       |  out|    1|   ap_memory|                                  wValues|         array|
|wValues_we0       |  out|    1|   ap_memory|                                  wValues|         array|
|wValues_d0        |  out|   32|   ap_memory|                                  wValues|         array|
|wValues_q0        |   in|   32|   ap_memory|                                  wValues|         array|
|wValues_address1  |  out|    6|   ap_memory|                                  wValues|         array|
|wValues_ce1       |  out|    1|   ap_memory|                                  wValues|         array|
|wValues_q1        |   in|   32|   ap_memory|                                  wValues|         array|
|wValues_address2  |  out|    6|   ap_memory|                                  wValues|         array|
|wValues_ce2       |  out|    1|   ap_memory|                                  wValues|         array|
|wValues_q2        |   in|   32|   ap_memory|                                  wValues|         array|
+------------------+-----+-----+------------+-----------------------------------------+--------------+

