# //  Questa Sim-64
# //  Version 2019.4 linux_x86_64 Oct 15 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# QuestaSim-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap work work 
# Modifying modelsim.ini
# ** Note: (vlog-1901) OptionFile "E:/Uni/TFM/VerilogCode/RV32IMF/sim/vlog.opt" not found. Ignored.
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 14:55:12 on Jan 13,2022
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module ram_mux
# -- Compiling module instr_ram_wrap
# -- Compiling module boot_code
# -- Compiling module boot_rom_wrap
# -- Compiling module sp_ram_wrap_data
# -- Compiling module sp_ram_wrap_instr
# -- Compiling module sp_ram_data
# -- Compiling module sp_ram_instr
# -- Compiling module alu
# -- Compiling module control_unit
# -- Compiling module br
# -- Compiling module reg_file
# -- Compiling module id_stage
# -- Compiling module if_stage
# -- Compiling module exe_stage
# -- Compiling module core_mem_stage
# -- Compiling module core_wb_stage
# -- Compiling module crs_unit
# -- Compiling module counter
# -- Compiling module timer
# -- Compiling module core
# -- Compiling module top_CoreMem
# -- Compiling module tb
# -- Compiling module MULDIV
# -- Compiling module MULDIV2
# -- Compiling module MULgold
# -- Compiling module tDIVrest32u
# -- Compiling module bDIVrest32u
# -- Compiling module qsDIVrest32u
# -- Compiling module eqsDIVrest32u
# -- Compiling module seDIVrest32u
# -- Compiling module dDIVrest32u
# -- Compiling module deqsDIVrest32u
# -- Compiling module dseDIVrest32u
# -- Compiling module Signed2Unsigned
# -- Compiling module HighestLeftBit32u
# -- Compiling module Normalize32u
# -- Compiling module reg_file_f
# -- Compiling module FPU_S
# -- Compiling module ADDSUB_FPs
# -- Compiling module MUL_FPs
# -- Compiling module alignFPs
# -- Compiling module HighestLeftBit28u
# -- Compiling module HighestLeftBit48u
# -- Compiling module roundingFPs
# -- Compiling module tb_load_store
# -- Compiling module tb_arithmeticologic_m
# -- Compiling module tb_arithmeticologic
# -- Compiling module tb_branch
# -- Compiling module tb_instrMem
# -- Compiling module tb_FP
# -- Compiling module tb_fcsr
# 
# Top level modules:
# 	MULDIV2
# 	tDIVrest32u
# 	bDIVrest32u
# 	qsDIVrest32u
# 	eqsDIVrest32u
# 	seDIVrest32u
# 	deqsDIVrest32u
# 	dseDIVrest32u
# 	tb_load_store
# 	tb_arithmeticologic_m
# 	tb_arithmeticologic
# 	tb_branch
# 	tb_instrMem
# 	tb_FP
# 	tb_fcsr
# End time: 14:55:12 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_branch
# vsim -voptargs="+acc" work.tb_branch 
# Start time: 14:55:43 on Jan 13,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../tb/testbench.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'top_CoreMem_inst'.  Expected 31, found 4.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_data_we'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_data_wdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_data_addr'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_instr_rdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_instr_addr'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_rdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_rvalid'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_gnt'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_wdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_be'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_we'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_addr'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'core_axi_req'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_rdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_rvalid'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_gnt'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_wdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_be'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_we'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_data_addr'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_rdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_rvalid'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_gnt'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_wdata'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_be'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_we'.
# ** Warning: ../tb/testbench.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'axi_instr_addr'.
# ** Note: (vopt-143) Recognized 1 FSM in module "core_mem_stage(fast)".
# Loading sv_std.std
# Loading work.tb_branch(fast)
# Loading work.tb(fast)
# Loading work.top_CoreMem(fast)
# Loading work.core(fast)
# Loading work.if_stage(fast)
# Loading work.id_stage(fast)
# Loading work.control_unit(fast)
# Loading work.reg_file(fast)
# Loading work.reg_file_f(fast)
# Loading work.crs_unit(fast)
# Loading work.timer(fast)
# Loading work.counter(fast)
# Loading work.br(fast)
# Loading work.exe_stage(fast)
# Loading work.alu(fast)
# Loading work.MULDIV(fast)
# Loading work.dDIVrest32u(fast)
# Loading work.MULgold(fast)
# Loading work.Signed2Unsigned(fast)
# Loading work.FPU_S(fast)
# Loading work.ADDSUB_FPs(fast)
# Loading work.alignFPs(fast)
# Loading work.HighestLeftBit28u(fast)
# Loading work.MUL_FPs(fast)
# Loading work.HighestLeftBit48u(fast)
# Loading work.roundingFPs(fast)
# Loading work.core_mem_stage(fast)
# Loading work.core_wb_stage(fast)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap_instr(fast)
# Loading work.sp_ram_instr(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.ram_mux(fast)
# Loading work.sp_ram_wrap_data(fast)
# Loading work.sp_ram_data(fast)
# Loading work.ram_mux(fast__1)
do branch.do
# ** Error: (vish-4014) No objects found matching '/tb_branch/TB/top_CoreMem_inst/instr_mem/sp_ram_wrap_instr_i/sp_ram_instr_i/mem'.
# Executing ONERROR command at macro ./branch.do line 12
run -all
# JAL Test
# OK: PC is:    0 
# 
# JALR Test
# OK: PC is:    0 
# 
# BEQ Test
# OK: PC is:  252 
# 
# ** Note: $stop    : ../tb/branch.v(42)
#    Time: 4951 ns  Iteration: 0  Instance: /tb_branch
# Break in Module tb_branch at ../tb/branch.v line 42
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap work work 
# Modifying modelsim.ini
# ** Note: (vlog-1901) OptionFile "E:/Uni/TFM/VerilogCode/RV32IMF/sim/vlog.opt" not found. Ignored.
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 14:57:15 on Jan 13,2022
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module ram_mux
# -- Compiling module instr_ram_wrap
# -- Compiling module boot_code
# -- Compiling module boot_rom_wrap
# -- Compiling module sp_ram_wrap_data
# -- Compiling module sp_ram_wrap_instr
# -- Compiling module sp_ram_data
# -- Compiling module sp_ram_instr
# -- Compiling module alu
# -- Compiling module control_unit
# -- Compiling module br
# -- Compiling module reg_file
# -- Compiling module id_stage
# -- Compiling module if_stage
# -- Compiling module exe_stage
# -- Compiling module core_mem_stage
# -- Compiling module core_wb_stage
# -- Compiling module crs_unit
# -- Compiling module counter
# -- Compiling module timer
# -- Compiling module core
# -- Compiling module top_CoreMem
# -- Compiling module tb
# -- Compiling module MULDIV
# -- Compiling module MULDIV2
# -- Compiling module MULgold
# -- Compiling module tDIVrest32u
# -- Compiling module bDIVrest32u
# -- Compiling module qsDIVrest32u
# -- Compiling module eqsDIVrest32u
# -- Compiling module seDIVrest32u
# -- Compiling module dDIVrest32u
# -- Compiling module deqsDIVrest32u
# -- Compiling module dseDIVrest32u
# -- Compiling module Signed2Unsigned
# -- Compiling module HighestLeftBit32u
# -- Compiling module Normalize32u
# -- Compiling module reg_file_f
# -- Compiling module FPU_S
# -- Compiling module ADDSUB_FPs
# -- Compiling module MUL_FPs
# -- Compiling module alignFPs
# -- Compiling module HighestLeftBit28u
# -- Compiling module HighestLeftBit48u
# -- Compiling module roundingFPs
# -- Compiling module tb_load_store
# -- Compiling module tb_arithmeticologic_m
# -- Compiling module tb_arithmeticologic
# -- Compiling module tb_branch
# -- Compiling module tb_instrMem
# -- Compiling module tb_FP
# -- Compiling module tb_fcsr
# 
# Top level modules:
# 	MULDIV2
# 	tDIVrest32u
# 	bDIVrest32u
# 	qsDIVrest32u
# 	eqsDIVrest32u
# 	seDIVrest32u
# 	deqsDIVrest32u
# 	dseDIVrest32u
# 	tb_load_store
# 	tb_arithmeticologic_m
# 	tb_arithmeticologic
# 	tb_branch
# 	tb_instrMem
# 	tb_FP
# 	tb_fcsr
# End time: 14:57:15 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_branch(fast)
# Loading work.tb(fast)
# Loading work.top_CoreMem(fast)
# Loading work.core(fast)
# Loading work.if_stage(fast)
# Loading work.id_stage(fast)
# Loading work.control_unit(fast)
# Loading work.reg_file(fast)
# Loading work.reg_file_f(fast)
# Loading work.crs_unit(fast)
# Loading work.timer(fast)
# Loading work.counter(fast)
# Loading work.br(fast)
# Loading work.exe_stage(fast)
# Loading work.alu(fast)
# Loading work.MULDIV(fast)
# Loading work.dDIVrest32u(fast)
# Loading work.MULgold(fast)
# Loading work.Signed2Unsigned(fast)
# Loading work.FPU_S(fast)
# Loading work.ADDSUB_FPs(fast)
# Loading work.alignFPs(fast)
# Loading work.HighestLeftBit28u(fast)
# Loading work.MUL_FPs(fast)
# Loading work.HighestLeftBit48u(fast)
# Loading work.roundingFPs(fast)
# Loading work.core_mem_stage(fast)
# Loading work.core_wb_stage(fast)
# Loading work.instr_ram_wrap(fast)
# Loading work.sp_ram_wrap_instr(fast)
# Loading work.sp_ram_instr(fast)
# Loading work.boot_rom_wrap(fast)
# Loading work.boot_code(fast)
# Loading work.ram_mux(fast)
# Loading work.sp_ram_wrap_data(fast)
# Loading work.sp_ram_data(fast)
# Loading work.ram_mux(fast__1)
run -all
# JAL Test
# OK: PC is:    0 
# 
# JALR Test
# OK: PC is:    0 
# 
# BEQ Test
# OK: PC is:  252 
# 
# ** Note: $stop    : ../tb/branch.v(42)
#    Time: 4951 ns  Iteration: 0  Instance: /tb_branch
# Break in Module tb_branch at ../tb/branch.v line 42
