INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/vivadoprojects/lab3_multiplication/lab3_multiplication.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/vivadoprojects/lab3_multiplication/lab3_multiplication.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/vivadoprojects/lab3_multiplication/lab3_multiplication.srcs/sources_1/new/processingunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processingunit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/vivadoprojects/lab3_multiplication/lab3_multiplication.srcs/sim_1/new/mult_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_tb
