#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Feb 13 19:18:13 2015
# Process ID: 7139
# Log file: /root/zynq_linux_axiethernet_driver/linux-xlnx/vivado.log
# Journal file: /root/zynq_linux_axiethernet_driver/linux-xlnx/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /root/base_zc706/base_zc706.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/root/base_zc706/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 5842.426 ; gain = 228.645 ; free physical = 2943 ; free virtual = 7047
open_bd_design {/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/Z_system.bd}
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.0 - util_ds_buf_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - ref_clk_fsel
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - ref_clk_oe
Adding component instance block -- xilinx.com:ip:idelay_ctrl:1.0 - idelay_ctrl_0
Successfully read diagram <Z_system> from BD file </root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/Z_system.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 5862.246 ; gain = 17.820 ; free physical = 3054 ; free virtual = 7007
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.preset {ZC706}] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
startgroup
delete_bd_objs [get_bd_ports reset_port_3] [get_bd_ports reset_port_2] [get_bd_ports reset_port_1] [get_bd_ports reset_port_0]
delete_bd_objs [get_bd_intf_ports rgmii_port_2] [get_bd_intf_ports rgmii_port_1] [get_bd_intf_ports rgmii_port_0] [get_bd_intf_ports mdio_io_port_3] [get_bd_intf_ports PL_DDR3] [get_bd_intf_ports mdio_io_port_2] [get_bd_intf_ports mdio_io_port_1] [get_bd_intf_ports mdio_io_port_0] [get_bd_intf_ports rgmii_port_3]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "0" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {200} CONFIG.PCW_USE_S_AXI_GP0 {0} CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_EN_CLK1_PORT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_ethernet:6.2 axi_ethernet_0
Wrote  : </root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/bd_0.bd> 
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
endgroup
can't read "text": no such variable
can't read "text": no such variable
can't read "text": no such variable
Wrote  : </root/zynq_linux_axiethernet_driver/linux-xlnx/.Xil/Vivado-7139-ubuntu/coregen/Z_system_axi_ethernet_0_0/bd_1/bd_1.bd> 
can't read "text": no such variable
can't read "text": no such variable
can't read "text": no such variable
set_property -dict [list CONFIG.PHY_TYPE {RGMII}] [get_bd_cells axi_ethernet_0]
Wrote  : </root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/bd_0.bd> 
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi_ethernet -config {PHY_TYPE "RGMII" FIFO_DMA "DMA" }  [get_bd_cells axi_ethernet_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_ethernet_0_dma/M_AXI_SG" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_ethernet_0_dma/Data_SG> at <0x00000000[ 1G ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_ethernet_0/s_axi]
</axi_ethernet_0/s_axi/Reg> is being mapped into </processing_system7_0/Data> at <0x41000000[ 256K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_ethernet_0/mdio_io]
INFO: [board_rule:/axi_ethernet_0-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mdio_io:1.0 mdio_io
INFO: [board_rule:/axi_ethernet_0-100] connect_bd_intf_net /mdio_io /axi_ethernet_0/mdio_io
WARNING: [board_rule:/axi_ethernet_0-100] Board automation did not generate location constraint for /axi_ethernet_0/mdio_io. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_ethernet_0/rgmii]
INFO: [board_rule:/axi_ethernet_0-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:rgmii_rtl:1.0 rgmii_rtl
INFO: [board_rule:/axi_ethernet_0-100] connect_bd_intf_net /rgmii_rtl /axi_ethernet_0/rgmii
WARNING: [board_rule:/axi_ethernet_0-100] Board automation did not generate location constraint for /axi_ethernet_0/rgmii. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "Custom" }  [get_bd_pins axi_ethernet_0/phy_rst_n]
INFO: [board_rule:/axi_ethernet_0-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_ethernet_0]
Wrote  : </root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/bd_0.bd> 
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
INFO: [board_rule:/axi_ethernet_0-100] set_property CONFIG.PHYRST_BOARD_INTERFACE Custom [get_bd_cells /axi_ethernet_0]
INFO: [board_rule:/axi_ethernet_0-100] create_bd_port -dir O reset_rtl -type rst
INFO: [board_rule:/axi_ethernet_0-100] connect_bd_net /reset_rtl /axi_ethernet_0/phy_rst_n
WARNING: [board_rule:/axi_ethernet_0-100] Board automation did not generate location constraint for /axi_ethernet_0/phy_rst_n. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_ethernet_0_dma/S_AXI_LITE]
</axi_ethernet_0_dma/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40400000[ 64K ]>
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins axi_ethernet_0_dma/M_AXI_MM2S]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_ethernet_0_dma/Data_MM2S> at <0x00000000[ 1G ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins axi_ethernet_0_dma/M_AXI_S2MM]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_ethernet_0_dma/Data_S2MM> at <0x00000000[ 1G ]>
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_ethernet:6.2 axi_ethernet_1
Wrote  : </root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
endgroup
can't read "text": no such variable
can't read "text": no such variable
can't read "text": no such variable
Wrote  : </root/zynq_linux_axiethernet_driver/linux-xlnx/.Xil/Vivado-7139-ubuntu/coregen/Z_system_axi_ethernet_1_0/bd_2/bd_2.bd> 
can't read "text": no such variable
can't read "text": no such variable
can't read "text": no such variable
Wrote  : </root/zynq_linux_axiethernet_driver/linux-xlnx/.Xil/Vivado-7139-ubuntu/coregen/Z_system_axi_ethernet_1_0/bd_2/bd_2.bd> 
current_bd_design [get_bd_designs Z_system]
can't read "text": no such variable
can't read "text": no such variable
can't read "text": no such variable
startgroup
set_property -dict [list CONFIG.PHY_TYPE {RGMII} CONFIG.SupportLevel {0}] [get_bd_cells axi_ethernet_1]
Wrote  : </root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi_ethernet -config {PHY_TYPE "RGMII" FIFO_DMA "DMA" }  [get_bd_cells axi_ethernet_1]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_ethernet_1/s_axi]
</axi_ethernet_1/s_axi/Reg> is being mapped into </processing_system7_0/Data> at <0x41040000[ 256K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_ethernet_1/mdio_io]
INFO: [board_rule:/axi_ethernet_1-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mdio_io:1.0 mdio_io_0
INFO: [board_rule:/axi_ethernet_1-100] connect_bd_intf_net /mdio_io_0 /axi_ethernet_1/mdio_io
WARNING: [board_rule:/axi_ethernet_1-100] Board automation did not generate location constraint for /axi_ethernet_1/mdio_io. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_ethernet_1/rgmii]
INFO: [board_rule:/axi_ethernet_1-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:rgmii_rtl:1.0 rgmii_rtl_0
INFO: [board_rule:/axi_ethernet_1-100] connect_bd_intf_net /rgmii_rtl_0 /axi_ethernet_1/rgmii
WARNING: [board_rule:/axi_ethernet_1-100] Board automation did not generate location constraint for /axi_ethernet_1/rgmii. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "Custom" }  [get_bd_pins axi_ethernet_1/phy_rst_n]
INFO: [board_rule:/axi_ethernet_1-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_ethernet_1]
Wrote  : </root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/bd_1.bd> 
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
INFO: [board_rule:/axi_ethernet_1-100] set_property CONFIG.PHYRST_BOARD_INTERFACE Custom [get_bd_cells /axi_ethernet_1]
INFO: [board_rule:/axi_ethernet_1-100] create_bd_port -dir O reset_rtl_0 -type rst
INFO: [board_rule:/axi_ethernet_1-100] connect_bd_net /reset_rtl_0 /axi_ethernet_1/phy_rst_n
WARNING: [board_rule:/axi_ethernet_1-100] Board automation did not generate location constraint for /axi_ethernet_1/phy_rst_n. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_ethernet_1_dma/S_AXI_LITE]
</axi_ethernet_1_dma/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40410000[ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins axi_ethernet_1_dma/M_AXI_SG]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_ethernet_1_dma/Data_SG> at <0x00000000[ 1G ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins axi_ethernet_1_dma/M_AXI_MM2S]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_ethernet_1_dma/Data_MM2S> at <0x00000000[ 1G ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins axi_ethernet_1_dma/M_AXI_S2MM]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_ethernet_1_dma/Data_S2MM> at <0x00000000[ 1G ]>
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_ethernet:6.2 axi_ethernet_2
Wrote  : </root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/bd_2.bd> 
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
endgroup
can't read "text": no such variable
can't read "text": no such variable
can't read "text": no such variable
Wrote  : </root/zynq_linux_axiethernet_driver/linux-xlnx/.Xil/Vivado-7139-ubuntu/coregen/Z_system_axi_ethernet_2_0/bd_3/bd_3.bd> 
can't read "text": no such variable
can't read "text": no such variable
can't read "text": no such variable
Wrote  : </root/zynq_linux_axiethernet_driver/linux-xlnx/.Xil/Vivado-7139-ubuntu/coregen/Z_system_axi_ethernet_2_0/bd_3/bd_3.bd> 
current_bd_design [get_bd_designs Z_system]
can't read "text": no such variable
can't read "text": no such variable
can't read "text": no such variable
startgroup
set_property -dict [list CONFIG.PHY_TYPE {RGMII} CONFIG.SupportLevel {0}] [get_bd_cells axi_ethernet_2]
Wrote  : </root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/bd_2.bd> 
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi_ethernet -config {PHY_TYPE "RGMII" FIFO_DMA "DMA" }  [get_bd_cells axi_ethernet_2]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_ethernet_2/s_axi]
</axi_ethernet_2/s_axi/Reg> is being mapped into </processing_system7_0/Data> at <0x41080000[ 256K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_ethernet_2/mdio_io]
INFO: [board_rule:/axi_ethernet_2-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mdio_io:1.0 mdio_io_1
INFO: [board_rule:/axi_ethernet_2-100] connect_bd_intf_net /mdio_io_1 /axi_ethernet_2/mdio_io
WARNING: [board_rule:/axi_ethernet_2-100] Board automation did not generate location constraint for /axi_ethernet_2/mdio_io. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_ethernet_2/rgmii]
INFO: [board_rule:/axi_ethernet_2-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:rgmii_rtl:1.0 rgmii_rtl_1
INFO: [board_rule:/axi_ethernet_2-100] connect_bd_intf_net /rgmii_rtl_1 /axi_ethernet_2/rgmii
WARNING: [board_rule:/axi_ethernet_2-100] Board automation did not generate location constraint for /axi_ethernet_2/rgmii. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "Custom" }  [get_bd_pins axi_ethernet_2/phy_rst_n]
INFO: [board_rule:/axi_ethernet_2-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_ethernet_2]
Wrote  : </root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/bd_2.bd> 
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
INFO: [board_rule:/axi_ethernet_2-100] set_property CONFIG.PHYRST_BOARD_INTERFACE Custom [get_bd_cells /axi_ethernet_2]
INFO: [board_rule:/axi_ethernet_2-100] create_bd_port -dir O reset_rtl_0_1 -type rst
INFO: [board_rule:/axi_ethernet_2-100] connect_bd_net /reset_rtl_0_1 /axi_ethernet_2/phy_rst_n
WARNING: [board_rule:/axi_ethernet_2-100] Board automation did not generate location constraint for /axi_ethernet_2/phy_rst_n. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_ethernet_2_dma/S_AXI_LITE]
</axi_ethernet_2_dma/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40420000[ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins axi_ethernet_2_dma/M_AXI_SG]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_ethernet_2_dma/Data_SG> at <0x00000000[ 1G ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins axi_ethernet_2_dma/M_AXI_MM2S]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_ethernet_2_dma/Data_MM2S> at <0x00000000[ 1G ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins axi_ethernet_2_dma/M_AXI_S2MM]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_ethernet_2_dma/Data_S2MM> at <0x00000000[ 1G ]>
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_ethernet:6.2 axi_ethernet_3
Wrote  : </root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/bd_3.bd> 
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
endgroup
can't read "text": no such variable
can't read "text": no such variable
can't read "text": no such variable
Wrote  : </root/zynq_linux_axiethernet_driver/linux-xlnx/.Xil/Vivado-7139-ubuntu/coregen/Z_system_axi_ethernet_3_0/bd_4/bd_4.bd> 
can't read "text": no such variable
can't read "text": no such variable
can't read "text": no such variable
Wrote  : </root/zynq_linux_axiethernet_driver/linux-xlnx/.Xil/Vivado-7139-ubuntu/coregen/Z_system_axi_ethernet_3_0/bd_4/bd_4.bd> 
current_bd_design [get_bd_designs Z_system]
can't read "text": no such variable
can't read "text": no such variable
can't read "text": no such variable
startgroup
set_property -dict [list CONFIG.PHY_TYPE {RGMII} CONFIG.SupportLevel {0}] [get_bd_cells axi_ethernet_3]
Wrote  : </root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/bd_3.bd> 
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi_ethernet -config {PHY_TYPE "RGMII" FIFO_DMA "DMA" }  [get_bd_cells axi_ethernet_3]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_ethernet_3/s_axi]
</axi_ethernet_3/s_axi/Reg> is being mapped into </processing_system7_0/Data> at <0x410C0000[ 256K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_ethernet_3/mdio_io]
INFO: [board_rule:/axi_ethernet_3-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mdio_io:1.0 mdio_io_2
INFO: [board_rule:/axi_ethernet_3-100] connect_bd_intf_net /mdio_io_2 /axi_ethernet_3/mdio_io
WARNING: [board_rule:/axi_ethernet_3-100] Board automation did not generate location constraint for /axi_ethernet_3/mdio_io. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_ethernet_3/rgmii]
INFO: [board_rule:/axi_ethernet_3-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:rgmii_rtl:1.0 rgmii_rtl_2
INFO: [board_rule:/axi_ethernet_3-100] connect_bd_intf_net /rgmii_rtl_2 /axi_ethernet_3/rgmii
WARNING: [board_rule:/axi_ethernet_3-100] Board automation did not generate location constraint for /axi_ethernet_3/rgmii. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "Custom" }  [get_bd_pins axi_ethernet_3/phy_rst_n]
INFO: [board_rule:/axi_ethernet_3-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_ethernet_3]
Wrote  : </root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/bd_3.bd> 
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
INFO: [board_rule:/axi_ethernet_3-100] set_property CONFIG.PHYRST_BOARD_INTERFACE Custom [get_bd_cells /axi_ethernet_3]
INFO: [board_rule:/axi_ethernet_3-100] create_bd_port -dir O reset_rtl_0_1_2 -type rst
INFO: [board_rule:/axi_ethernet_3-100] connect_bd_net /reset_rtl_0_1_2 /axi_ethernet_3/phy_rst_n
WARNING: [board_rule:/axi_ethernet_3-100] Board automation did not generate location constraint for /axi_ethernet_3/phy_rst_n. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_ethernet_3_dma/S_AXI_LITE]
</axi_ethernet_3_dma/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40430000[ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins axi_ethernet_3_dma/M_AXI_SG]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_ethernet_3_dma/Data_SG> at <0x00000000[ 1G ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins axi_ethernet_3_dma/M_AXI_MM2S]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_ethernet_3_dma/Data_MM2S> at <0x00000000[ 1G ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins axi_ethernet_3_dma/M_AXI_S2MM]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_ethernet_3_dma/Data_S2MM> at <0x00000000[ 1G ]>
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
connect_bd_net [get_bd_pins axi_ethernet_0/gtx_clk] [get_bd_pins util_ds_buf_0/IBUF_OUT]
connect_bd_net [get_bd_pins axi_ethernet_0/ref_clk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins axi_ethernet_0/gtx_clk_out] [get_bd_pins axi_ethernet_1/gtx_clk]
connect_bd_net -net [get_bd_nets axi_ethernet_0_gtx_clk_out] [get_bd_pins axi_ethernet_2/gtx_clk] [get_bd_pins axi_ethernet_0/gtx_clk_out]
connect_bd_net -net [get_bd_nets axi_ethernet_0_gtx_clk_out] [get_bd_pins axi_ethernet_3/gtx_clk] [get_bd_pins axi_ethernet_0/gtx_clk_out]
connect_bd_net [get_bd_pins axi_ethernet_0/gtx_clk90_out] [get_bd_pins axi_ethernet_1/gtx_clk90]
connect_bd_net -net [get_bd_nets axi_ethernet_0_gtx_clk_out] [get_bd_pins axi_ethernet_2/gtx_clk90] [get_bd_pins axi_ethernet_0/gtx_clk_out]
undo
INFO: [Common 17-17] undo 'connect_bd_net -net [get_bd_nets axi_ethernet_0_gtx_clk_out] [get_bd_pins axi_ethernet_2/gtx_clk90] [get_bd_pins axi_ethernet_0/gtx_clk_out]'
connect_bd_net -net [get_bd_nets axi_ethernet_0_gtx_clk90_out] [get_bd_pins axi_ethernet_2/gtx_clk90] [get_bd_pins axi_ethernet_0/gtx_clk90_out]
connect_bd_net -net [get_bd_nets axi_ethernet_0_gtx_clk90_out] [get_bd_pins axi_ethernet_3/gtx_clk90] [get_bd_pins axi_ethernet_0/gtx_clk90_out]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property -dict [list CONFIG.NUM_PORTS {16}] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins axi_ethernet_1/mac_irq] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_ethernet_1/interrupt] [get_bd_pins xlconcat_0/In1]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_ethernet_1/interrupt] [get_bd_pins xlconcat_0/In1]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_ethernet_1/mac_irq] [get_bd_pins xlconcat_0/In0]'
regenerate_bd_layout
set_property location {6 2570 576} [get_bd_cells axi_ethernet_0]
regenerate_bd_layout -routing
set_property location {4 1274 455} [get_bd_cells axi_ethernet_0_dma]
regenerate_bd_layout -routing
set_property location {5 1760 -139} [get_bd_cells axi_mem_intercon]
regenerate_bd_layout -routing
connect_bd_net [get_bd_pins axi_ethernet_0/mac_irq] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_ethernet_0/interrupt] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins axi_ethernet_0_dma/mm2s_introut] [get_bd_pins xlconcat_0/In2]
connect_bd_net [get_bd_pins axi_ethernet_0_dma/s2mm_introut] [get_bd_pins xlconcat_0/In3]
connect_bd_net [get_bd_pins axi_ethernet_1/mac_irq] [get_bd_pins xlconcat_0/In4]
connect_bd_net [get_bd_pins axi_ethernet_1/interrupt] [get_bd_pins xlconcat_0/In5]
connect_bd_net [get_bd_pins axi_ethernet_1_dma/mm2s_introut] [get_bd_pins xlconcat_0/In6]
connect_bd_net [get_bd_pins axi_ethernet_1_dma/s2mm_introut] [get_bd_pins xlconcat_0/In7]
connect_bd_net [get_bd_pins axi_ethernet_2/mac_irq] [get_bd_pins xlconcat_0/In8]
connect_bd_net [get_bd_pins axi_ethernet_2/interrupt] [get_bd_pins xlconcat_0/In9]
connect_bd_net [get_bd_pins axi_ethernet_3/mac_irq] [get_bd_pins xlconcat_0/In10]
connect_bd_net [get_bd_pins axi_ethernet_3/interrupt] [get_bd_pins xlconcat_0/In11]
connect_bd_net [get_bd_pins axi_ethernet_2_dma/mm2s_introut] [get_bd_pins xlconcat_0/In12]
connect_bd_net [get_bd_pins axi_ethernet_2_dma/s2mm_introut] [get_bd_pins xlconcat_0/In13]
regenerate_bd_layout
regenerate_bd_layout -routing
delete_bd_objs [get_bd_cells idelay_ctrl_0]
connect_bd_net [get_bd_pins axi_ethernet_3_dma/mm2s_introut] [get_bd_pins xlconcat_0/In14]
connect_bd_net [get_bd_pins axi_ethernet_3_dma/s2mm_introut] [get_bd_pins xlconcat_0/In15]
regenerate_bd_layout -routing
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
set_property name rgmii_port_0 [get_bd_intf_ports rgmii_rtl]
set_property name mdio_io_port_0 [get_bd_intf_ports mdio_io]
set_property name rgmii_port_1 [get_bd_intf_ports rgmii_rtl_0]
set_property name mdio_io_port_1 [get_bd_intf_ports mdio_io_0]
set_property name rgmii_port_2 [get_bd_intf_ports rgmii_rtl_1]
set_property name mdio_io_port_2 [get_bd_intf_ports mdio_io_1]
set_property name rgmii_port_3 [get_bd_intf_ports rgmii_rtl_2]
set_property name mdio_io_port_3 [get_bd_intf_ports mdio_io_2]
set_property name reset_port_3 [get_bd_ports reset_rtl_0_1_2]
set_property name reset_port_1 [get_bd_ports reset_rtl_0]
set_property name reset_port_2 [get_bd_ports reset_rtl_0_1]
set_property name reset_port_0 [get_bd_ports reset_rtl]
save_bd_design
Wrote  : </root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/Z_system.bd> 
validate_bd_design
Adding component instance block -- xilinx.com:ip:axi_ethernet_buffer:2.0 - eth_buf
Adding component instance block -- xilinx.com:ip:tri_mode_ethernet_mac:8.3 - eth_mac
Successfully read diagram <bd_0> from BD file </root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/bd_0.bd>
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
Adding component instance block -- xilinx.com:ip:axi_ethernet_buffer:2.0 - eth_buf
Adding component instance block -- xilinx.com:ip:tri_mode_ethernet_mac:8.3 - eth_mac
Successfully read diagram <bd_1> from BD file </root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/bd_1.bd>
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
Adding component instance block -- xilinx.com:ip:axi_ethernet_buffer:2.0 - eth_buf
Adding component instance block -- xilinx.com:ip:tri_mode_ethernet_mac:8.3 - eth_mac
Successfully read diagram <bd_2> from BD file </root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/bd_2.bd>
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
Adding component instance block -- xilinx.com:ip:axi_ethernet_buffer:2.0 - eth_buf
Adding component instance block -- xilinx.com:ip:tri_mode_ethernet_mac:8.3 - eth_mac
Successfully read diagram <bd_3> from BD file </root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/bd_3.bd>
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
validate_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 6116.340 ; gain = 30.016 ; free physical = 2055 ; free virtual = 6038
generate_target all [get_files  /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/Z_system.bd]
Adding component instance block -- xilinx.com:ip:axi_ethernet_buffer:2.0 - eth_buf
Adding component instance block -- xilinx.com:ip:tri_mode_ethernet_mac:8.3 - eth_mac
Successfully read diagram <bd_0> from BD file </root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/bd_0.bd>
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
Adding component instance block -- xilinx.com:ip:axi_ethernet_buffer:2.0 - eth_buf
Adding component instance block -- xilinx.com:ip:tri_mode_ethernet_mac:8.3 - eth_mac
Successfully read diagram <bd_1> from BD file </root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/bd_1.bd>
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
Adding component instance block -- xilinx.com:ip:axi_ethernet_buffer:2.0 - eth_buf
Adding component instance block -- xilinx.com:ip:tri_mode_ethernet_mac:8.3 - eth_mac
Successfully read diagram <bd_2> from BD file </root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/bd_2.bd>
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
Adding component instance block -- xilinx.com:ip:axi_ethernet_buffer:2.0 - eth_buf
Adding component instance block -- xilinx.com:ip:tri_mode_ethernet_mac:8.3 - eth_mac
Successfully read diagram <bd_3> from BD file </root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/bd_3.bd>
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
WARNING: [BD 41-1284] Ignoring parameter BOARD.ASSOCIATED_PARAM for port /phy_rst_n
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hw_handoff/Z_system_bd.tcl
Exporting to file /root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/hw_handoff/Z_system.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(4) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(4) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(4) - Only lower order bits will be connected.
Verilog Output written to : Z_system.v
Verilog Output written to : Z_system_wrapper.v
Wrote  : </root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/Z_system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ref_clk_fsel .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ref_clk_oe .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Z_system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Z_system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Z_system_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] Z_system_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Z_system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Z_system_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Z_system_axi_ethernet_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Z_system_axi_ethernet_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Z_system_axi_ethernet_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Z_system_axi_ethernet_0_0'...
Verilog Output written to : bd_0.v
Verilog Output written to : bd_0_wrapper.v
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Z_system_axi_ethernet_0_0/bd_0/bd_0_eth_buf_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'bd_0_eth_buf_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Z_system_axi_ethernet_0_0/bd_0/bd_0_eth_buf_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'bd_0_eth_buf_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'Z_system_axi_ethernet_0_0/bd_0/bd_0_eth_buf_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block eth_buf .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Z_system_axi_ethernet_0_0/bd_0/bd_0_eth_mac_0'...
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2014.10' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2014.10' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key '10_100_mb_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key '10_100_mb_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Z_system_axi_ethernet_0_0/bd_0/bd_0_eth_mac_0'...
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2014.10' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2014.10' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key '10_100_mb_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key '10_100_mb_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'Z_system_axi_ethernet_0_0/bd_0/bd_0_eth_mac_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block eth_mac .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Z_system_axi_ethernet_0_dma_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Z_system_axi_ethernet_0_dma_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Z_system_axi_ethernet_0_dma_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Z_system_axi_ethernet_0_dma_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Z_system_axi_ethernet_0_dma_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Z_system_axi_ethernet_0_dma_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_0_dma .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Z_system_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Z_system_rst_processing_system7_0_100M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Z_system_rst_processing_system7_0_100M_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Z_system_rst_processing_system7_0_100M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Z_system_rst_processing_system7_0_100M_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'Z_system_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Z_system_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Z_system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Z_system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Z_system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Z_system_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Z_system_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Z_system_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Z_system_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Z_system_xbar_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Z_system_axi_ethernet_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Z_system_axi_ethernet_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Z_system_axi_ethernet_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Z_system_axi_ethernet_1_0'...
Verilog Output written to : bd_1.v
Verilog Output written to : bd_1_wrapper.v
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Z_system_axi_ethernet_1_0/bd_1/bd_1_eth_buf_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'bd_1_eth_buf_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Z_system_axi_ethernet_1_0/bd_1/bd_1_eth_buf_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'bd_1_eth_buf_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'Z_system_axi_ethernet_1_0/bd_1/bd_1_eth_buf_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block eth_buf .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Z_system_axi_ethernet_1_0/bd_1/bd_1_eth_mac_0'...
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2014.10' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2014.10' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key '10_100_mb_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key '10_100_mb_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Z_system_axi_ethernet_1_0/bd_1/bd_1_eth_mac_0'...
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2014.10' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2014.10' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key '10_100_mb_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key '10_100_mb_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'Z_system_axi_ethernet_1_0/bd_1/bd_1_eth_mac_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block eth_mac .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Z_system_axi_ethernet_1_dma_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Z_system_axi_ethernet_1_dma_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Z_system_axi_ethernet_1_dma_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Z_system_axi_ethernet_1_dma_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Z_system_axi_ethernet_1_dma_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Z_system_axi_ethernet_1_dma_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_1_dma .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Z_system_axi_ethernet_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Z_system_axi_ethernet_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Z_system_axi_ethernet_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Z_system_axi_ethernet_2_0'...
Verilog Output written to : bd_2.v
Verilog Output written to : bd_2_wrapper.v
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Z_system_axi_ethernet_2_0/bd_2/bd_2_eth_buf_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'bd_2_eth_buf_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Z_system_axi_ethernet_2_0/bd_2/bd_2_eth_buf_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'bd_2_eth_buf_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'Z_system_axi_ethernet_2_0/bd_2/bd_2_eth_buf_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block eth_buf .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Z_system_axi_ethernet_2_0/bd_2/bd_2_eth_mac_0'...
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2014.10' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2014.10' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key '10_100_mb_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key '10_100_mb_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Z_system_axi_ethernet_2_0/bd_2/bd_2_eth_mac_0'...
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2014.10' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2014.10' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key '10_100_mb_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key '10_100_mb_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'Z_system_axi_ethernet_2_0/bd_2/bd_2_eth_mac_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block eth_mac .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_2 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Z_system_axi_ethernet_2_dma_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Z_system_axi_ethernet_2_dma_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Z_system_axi_ethernet_2_dma_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Z_system_axi_ethernet_2_dma_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Z_system_axi_ethernet_2_dma_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Z_system_axi_ethernet_2_dma_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_2_dma .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Z_system_axi_ethernet_3_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Z_system_axi_ethernet_3_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Z_system_axi_ethernet_3_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Z_system_axi_ethernet_3_0'...
Verilog Output written to : bd_3.v
Verilog Output written to : bd_3_wrapper.v
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Z_system_axi_ethernet_3_0/bd_3/bd_3_eth_buf_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'bd_3_eth_buf_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Z_system_axi_ethernet_3_0/bd_3/bd_3_eth_buf_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'bd_3_eth_buf_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'Z_system_axi_ethernet_3_0/bd_3/bd_3_eth_buf_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block eth_buf .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Z_system_axi_ethernet_3_0/bd_3/bd_3_eth_mac_0'...
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2014.10' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2014.10' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key '10_100_mb_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key '10_100_mb_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Z_system_axi_ethernet_3_0/bd_3/bd_3_eth_mac_0'...
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2014.10' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2014.10' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key '10_100_mb_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key '10_100_mb_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2014.10' is enabled with a Hardware_Evaluation license.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'Z_system_axi_ethernet_3_0/bd_3/bd_3_eth_mac_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block eth_mac .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_3 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Z_system_axi_ethernet_3_dma_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Z_system_axi_ethernet_3_dma_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Z_system_axi_ethernet_3_dma_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Z_system_axi_ethernet_3_dma_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Z_system_axi_ethernet_3_dma_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Z_system_axi_ethernet_3_dma_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_3_dma .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Z_system_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Z_system_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Z_system_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Z_system_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Z_system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Z_system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Z_system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Z_system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Z_system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Z_system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Z_system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Z_system_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Z_system_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Z_system_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Z_system_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Z_system_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Z_system_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Z_system_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Z_system_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Z_system_auto_us_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Z_system_auto_us_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Z_system_auto_us_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Z_system_auto_us_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Z_system_auto_us_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Z_system_auto_us_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Z_system_auto_us_4'...
INFO: [Common 17-14] Message 'IP_Flow 19-1686' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s05_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s06_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s07_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s08_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s09_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s10_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s11_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:01:06 ; elapsed = 00:01:04 . Memory (MB): peak = 6211.145 ; gain = 94.805 ; free physical = 1774 ; free virtual = 5936
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Feb 13 20:05:54 2015] Launched synth_1...
Run output will be captured here: /root/base_zc706/base_zc706.runs/synth_1/runme.log
[Fri Feb 13 20:05:54 2015] Launched impl_1...
Run output will be captured here: /root/base_zc706/base_zc706.runs/impl_1/runme.log
file copy -force /root/base_zc706/base_zc706.runs/impl_1/Z_system_wrapper.sysdef /root/base_zc706/base_zc706.sdk/Z_system_wrapper.hdf

regenerate_bd_layout
launch_sdk -workspace /root/base_zc706/base_zc706.sdk -hwspec /root/base_zc706/base_zc706.sdk/Z_system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /root/base_zc706/base_zc706.sdk -hwspec /root/base_zc706/base_zc706.sdk/Z_system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
