Flow report for Test04_SDRAM
Tue May 01 19:18:45 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Flow Summary                                                                         ;
+------------------------------------+-------------------------------------------------+
; Flow Status                        ; Successful - Tue May 01 19:18:41 2018           ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                      ; Test04_SDRAM                                    ;
; Top-level Entity Name              ; Test04_SDRAM                                    ;
; Family                             ; Cyclone 10 LP                                   ;
; Device                             ; 10CL006YU256C8G                                 ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 2,223 / 6,272 ( 35 % )                          ;
;     Total combinational functions  ; 1,250 / 6,272 ( 20 % )                          ;
;     Dedicated logic registers      ; 1,843 / 6,272 ( 29 % )                          ;
; Total registers                    ; 1843                                            ;
; Total pins                         ; 43 / 177 ( 24 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 95,232 / 276,480 ( 34 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                  ;
; Total PLLs                         ; 1 / 2 ( 50 % )                                  ;
+------------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/01/2018 19:17:57 ;
; Main task         ; Compilation         ;
; Revision Name     ; Test04_SDRAM        ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------+------------------+
; Assignment Name                     ; Value                                                                                                                                                                                                                                                                              ; Default Value ; Entity Name    ; Section Id       ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------+------------------+
; COMPILER_SIGNATURE_ID               ; 79497678721010.152517347709536                                                                                                                                                                                                                                                     ; --            ; --             ; --               ;
; ENABLE_SIGNALTAP                    ; On                                                                                                                                                                                                                                                                                 ; --            ; --             ; --               ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                                                                                                                                                                                                                                                 ; --            ; --             ; --               ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                                                                                                                                                                                                                                                  ; --            ; --             ; --               ;
; MISC_FILE                           ; c10_altclkctrl/synthesis/../c10_altclkctrl.cmp                                                                                                                                                                                                                                     ; --            ; --             ; --               ;
; MISC_FILE                           ; c10_altclkctrl/synthesis/../../c10_altclkctrl.qsys                                                                                                                                                                                                                                 ; --            ; --             ; --               ;
; MISC_FILE                           ; pll_bb.v                                                                                                                                                                                                                                                                           ; --            ; --             ; --               ;
; MISC_FILE                           ; pll.ppf                                                                                                                                                                                                                                                                            ; --            ; --             ; --               ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                                                                                                                                                                                                                                                               ; --            ; --             ; --               ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family)                                                                                                                                                                                                                                             ; --            ; --             ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family)                                                                                                                                                                                                                                             ; --            ; --             ; Top              ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family)                                                                                                                                                                                                                                             ; --            ; --             ; Top              ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                                                                                                                                                                                                                                                                ; --            ; --             ; --               ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                                                                                                                                              ; --            ; --             ; --               ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                                                                                                                                                                                                                                       ; --            ; --             ; --               ;
; SLD_FILE                            ; c10_altclkctrl/synthesis/c10_altclkctrl.debuginfo                                                                                                                                                                                                                                  ; --            ; --             ; --               ;
; SLD_FILE                            ; db/stp1_auto_stripped.stp                                                                                                                                                                                                                                                          ; --            ; --             ; --               ;
; SLD_INFO                            ; QSYS_NAME c10_altclkctrl HAS_SOPCINFO 1 GENERATION_ID 1525152191                                                                                                                                                                                                                   ; --            ; c10_altclkctrl ; --               ;
; SLD_NODE_CREATOR_ID                 ; 110                                                                                                                                                                                                                                                                                ; --            ; --             ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                ; sld_signaltap                                                                                                                                                                                                                                                                      ; --            ; --             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                                                                                                                                                                                            ; --            ; --             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_DATA_BITS=77                                                                                                                                                                                                                                                                   ; --            ; --             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_BITS=77                                                                                                                                                                                                                                                                ; --            ; --             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_BITS=77                                                                                                                                                                                                                                                      ; --            ; --             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_INFO=805334528                                                                                                                                                                                                                                                            ; --            ; --             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                                                                                                             ; --            ; --             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK_LENGTH=255                                                                                                                                                                                                                                                      ; --            ; --             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                                                                                                                      ; --            ; --             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SEGMENT_SIZE=1024                                                                                                                                                                                                                                                              ; --            ; --             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                                                                                                                         ; --            ; --             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                                                                                                                     ; --            ; --             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_BITS=11                                                                                                                                                                                                                                                                  ; --            ; --             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                                                                                                                             ; --            ; --             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                                                                                                                       ; --            ; --             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INCREMENTAL_ROUTING=1                                                                                                                                                                                                                                                          ; --            ; --             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                                                                                                                ; --            ; --             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SAMPLE_DEPTH=1024                                                                                                                                                                                                                                                              ; --            ; --             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                                                                                                                           ; --            ; --             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_PIPELINE=0                                                                                                                                                                                                                                                             ; --            ; --             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_PIPELINE=0                                                                                                                                                                                                                                                                 ; --            ; --             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_COUNTER_PIPELINE=0                                                                                                                                                                                                                                                             ; --            ; --             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                                                                                                               ; --            ; --             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                                                                                                                       ; --            ; --             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                                                                                                                      ; --            ; --             ; auto_signaltap_0 ;
; SOPCINFO_FILE                       ; c10_altclkctrl/synthesis/../../c10_altclkctrl.sopcinfo                                                                                                                                                                                                                             ; --            ; --             ; --               ;
; SYNTHESIS_ONLY_QIP                  ; On                                                                                                                                                                                                                                                                                 ; --            ; --             ; --               ;
; USE_SIGNALTAP_FILE                  ; output_files/stp1.stp                                                                                                                                                                                                                                                              ; --            ; --             ; --               ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:31     ; 1.0                     ; 791 MB              ; 00:00:48                           ;
; Fitter                    ; 00:00:08     ; 1.2                     ; 1410 MB             ; 00:00:11                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 604 MB              ; 00:00:02                           ;
; TimeQuest Timing Analyzer ; 00:00:03     ; 1.2                     ; 713 MB              ; 00:00:03                           ;
; Total                     ; 00:00:43     ; --                      ; --                  ; 00:01:04                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+---------------------------+------------------+------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+---------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis      ; evelovely        ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter                    ; evelovely        ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler                 ; evelovely        ; Windows 10 ; 10.0       ; x86_64         ;
; TimeQuest Timing Analyzer ; evelovely        ; Windows 10 ; 10.0       ; x86_64         ;
+---------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Test04_SDRAM -c Test04_SDRAM
quartus_fit --read_settings_files=off --write_settings_files=off Test04_SDRAM -c Test04_SDRAM
quartus_asm --read_settings_files=off --write_settings_files=off Test04_SDRAM -c Test04_SDRAM
quartus_sta Test04_SDRAM -c Test04_SDRAM



