The following files were generated for 'chipscope_ila_6' in directory
/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/ipcore_dir/

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * chipscope_ila_6.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * chipscope_ila_6.cdc
   * chipscope_ila_6.constraints/chipscope_ila_6.ucf
   * chipscope_ila_6.constraints/chipscope_ila_6.xdc
   * chipscope_ila_6.ncf
   * chipscope_ila_6.ngc
   * chipscope_ila_6.ucf
   * chipscope_ila_6.v
   * chipscope_ila_6.veo
   * chipscope_ila_6.xdc
   * chipscope_ila_6_xmdf.tcl

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * chipscope_ila_6.veo

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * chipscope_ila_6.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * chipscope_ila_6.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * chipscope_ila_6.gise
   * chipscope_ila_6.xise

Deliver Readme:
   Readme file for the IP.

   * chipscope_ila_6_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * chipscope_ila_6_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

