Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Fri Jun 30 14:40:58 2017
| Host         : fmlab3 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file conrtollernewdynamic2_wrapper_timing_summary_routed.rpt -rpx conrtollernewdynamic2_wrapper_timing_summary_routed.rpx
| Design       : conrtollernewdynamic2_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.054       -3.725                      8                 2163        0.038        0.000                      0                 2163        4.020        0.000                       0                   908  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.054       -3.725                      8                 2163        0.038        0.000                      0                 2163        4.020        0.000                       0                   908  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            8  Failing Endpoints,  Worst Slack       -1.054ns,  Total Violation       -3.725ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.054ns  (required time - arrival time)
  Source:                 conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[17]_rep__25/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.756ns  (logic 1.510ns (14.038%)  route 9.246ns (85.962%))
  Logic Levels:           8  (LUT5=1 LUT6=7)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.724     3.018    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y35         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[17]_rep__25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.518     3.536 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[17]_rep__25/Q
                         net (fo=126, routed)         2.198     5.734    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[17]_rep__25_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.124     5.858 f  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata[1]_i_1185/O
                         net (fo=14, routed)          2.260     8.118    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/slv_reg0_reg[13]_rep_4
    SLICE_X80Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.242 f  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[1]_i_1452/O
                         net (fo=1, routed)           0.421     8.663    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[1]_i_1452_n_0
    SLICE_X79Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.787 f  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[1]_i_595/O
                         net (fo=1, routed)           1.081     9.867    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[1]_i_595_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I5_O)        0.124     9.991 f  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[1]_i_169/O
                         net (fo=1, routed)           0.923    10.914    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[1]_i_169_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    11.038 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[1]_i_42/O
                         net (fo=1, routed)           1.294    12.332    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[1]_i_42_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.456 f  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[1]_i_10/O
                         net (fo=1, routed)           0.635    13.091    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[1]_i_10_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.215 f  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[1]_i_3/O
                         net (fo=1, routed)           0.435    13.650    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP_n_27
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.774 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    13.774    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X34Y19         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.485    12.665    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y19         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.129    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X34Y19         FDRE (Setup_fdre_C_D)        0.081    12.720    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                         -13.774    
  -------------------------------------------------------------------
                         slack                                 -1.054    

Slack (VIOLATED) :        -0.658ns  (required time - arrival time)
  Source:                 conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[8]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.404ns  (logic 1.922ns (18.475%)  route 8.482ns (81.525%))
  Logic Levels:           9  (LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.636     2.930    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y25         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[8]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDRE (Prop_fdre_C_Q)         0.518     3.448 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[8]_rep__4/Q
                         net (fo=124, routed)         3.200     6.648    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/slv_reg0_reg[8]_rep__4_6
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.772 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[0]_i_2307/O
                         net (fo=1, routed)           0.000     6.772    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[0]_i_2307_n_0
    SLICE_X17Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     7.010 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata_reg[0]_i_2149/O
                         net (fo=1, routed)           0.963     7.973    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata_reg[0]_i_2149_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I5_O)        0.298     8.271 f  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[0]_i_1493/O
                         net (fo=1, routed)           1.078     9.349    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[0]_i_1493_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.473 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[0]_i_557/O
                         net (fo=1, routed)           1.240    10.713    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP_n_618
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.124    10.837 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata[0]_i_147/O
                         net (fo=1, routed)           0.151    10.988    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/slv_reg0_reg[3]_3
    SLICE_X37Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.112 f  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[0]_i_38/O
                         net (fo=1, routed)           0.782    11.895    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[0]_i_38_n_0
    SLICE_X35Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.019 f  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[0]_i_9/O
                         net (fo=1, routed)           0.666    12.685    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[0]_i_9_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.809 f  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[0]_i_3/O
                         net (fo=1, routed)           0.401    13.210    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I3_O)        0.124    13.334 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    13.334    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X33Y38         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.492    12.672    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y38         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.129    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X33Y38         FDRE (Setup_fdre_C_D)        0.029    12.675    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -13.334    
  -------------------------------------------------------------------
                         slack                                 -0.658    

Slack (VIOLATED) :        -0.557ns  (required time - arrival time)
  Source:                 conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[13]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.380ns  (logic 1.931ns (18.602%)  route 8.449ns (81.397%))
  Logic Levels:           9  (LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.642     2.936    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y28         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[13]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.456     3.392 f  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[13]_rep__1/Q
                         net (fo=1040, routed)        1.901     5.293    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[13]_rep__1_n_0
    SLICE_X41Y32         LUT5 (Prop_lut5_I4_O)        0.152     5.445 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata[3]_i_884/O
                         net (fo=26, routed)          1.205     6.650    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/slv_reg0_reg[17]_rep__12_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I1_O)        0.332     6.982 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[3]_i_1736/O
                         net (fo=1, routed)           0.766     7.748    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[3]_i_1736_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.872 f  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[3]_i_829/O
                         net (fo=1, routed)           1.208     9.080    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[3]_i_829_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.204 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[3]_i_229/O
                         net (fo=1, routed)           1.053    10.257    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[3]_i_229_n_0
    SLICE_X58Y39         LUT6 (Prop_lut6_I4_O)        0.124    10.381 f  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[3]_i_56/O
                         net (fo=1, routed)           1.342    11.724    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[3]_i_56_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I3_O)        0.124    11.848 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[3]_i_15/O
                         net (fo=1, routed)           0.551    12.398    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[3]_i_15_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.522 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[3]_i_6/O
                         net (fo=1, routed)           0.423    12.945    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP_n_65
    SLICE_X36Y38         LUT6 (Prop_lut6_I5_O)        0.124    13.069 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata[3]_i_3/O
                         net (fo=1, routed)           0.000    13.069    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata[3]_i_3_n_0
    SLICE_X36Y38         MUXF7 (Prop_muxf7_I1_O)      0.247    13.316 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.316    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X36Y38         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.492    12.672    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y38         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.129    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X36Y38         FDRE (Setup_fdre_C_D)        0.113    12.759    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                         -13.316    
  -------------------------------------------------------------------
                         slack                                 -0.557    

Slack (VIOLATED) :        -0.513ns  (required time - arrival time)
  Source:                 conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__29/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.262ns  (logic 2.076ns (20.231%)  route 8.186ns (79.769%))
  Logic Levels:           9  (LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.723     3.017    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y33         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456     3.473 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__29/Q
                         net (fo=125, routed)         1.587     5.060    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/slv_reg0_reg[14]_rep__29_13
    SLICE_X56Y26         LUT5 (Prop_lut5_I0_O)        0.152     5.212 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[1]_i_441/O
                         net (fo=26, routed)          1.962     7.173    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP_n_99
    SLICE_X80Y8          LUT6 (Prop_lut6_I3_O)        0.332     7.505 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata[5]_i_366/O
                         net (fo=2, routed)           0.680     8.185    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/slv_reg0_reg[11]_rep__6_5
    SLICE_X78Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.309 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[5]_i_1021/O
                         net (fo=1, routed)           0.503     8.812    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[5]_i_1021_n_0
    SLICE_X74Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.936 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[5]_i_364/O
                         net (fo=1, routed)           0.000     8.936    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[5]_i_364_n_0
    SLICE_X74Y12         MUXF7 (Prop_muxf7_I1_O)      0.217     9.153 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata_reg[5]_i_100/O
                         net (fo=1, routed)           0.888    10.041    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP_n_533
    SLICE_X73Y7          LUT6 (Prop_lut6_I1_O)        0.299    10.340 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata[5]_i_27/O
                         net (fo=1, routed)           1.617    11.957    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/slv_reg0_reg[7]_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I3_O)        0.124    12.081 f  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[5]_i_7/O
                         net (fo=1, routed)           0.407    12.488    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[5]_i_7_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I3_O)        0.124    12.612 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           0.543    13.155    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP_n_112
    SLICE_X53Y11         LUT6 (Prop_lut6_I2_O)        0.124    13.279 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    13.279    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X53Y11         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.479    12.658    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y11         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.230    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X53Y11         FDRE (Setup_fdre_C_D)        0.032    12.766    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                         -13.279    
  -------------------------------------------------------------------
                         slack                                 -0.513    

Slack (VIOLATED) :        -0.496ns  (required time - arrival time)
  Source:                 conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[15]_rep__22/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.313ns  (logic 1.895ns (18.376%)  route 8.418ns (81.624%))
  Logic Levels:           9  (LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.656     2.950    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y29         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[15]_rep__22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.456     3.406 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[15]_rep__22/Q
                         net (fo=124, routed)         2.137     5.543    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/slv_reg0_reg[15]_rep__22
    SLICE_X28Y29         LUT5 (Prop_lut5_I4_O)        0.152     5.695 f  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[3]_i_888/O
                         net (fo=17, routed)          2.700     8.395    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/axi_rdata_reg[3]_28
    SLICE_X76Y21         LUT6 (Prop_lut6_I5_O)        0.326     8.721 f  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[4]_i_1076/O
                         net (fo=1, routed)           0.578     9.299    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[4]_i_1076_n_0
    SLICE_X75Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.423 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[4]_i_363/O
                         net (fo=1, routed)           0.704    10.127    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[4]_i_363_n_0
    SLICE_X71Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.251 f  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[4]_i_96/O
                         net (fo=1, routed)           0.735    10.986    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[4]_i_96_n_0
    SLICE_X69Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.110 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[4]_i_26/O
                         net (fo=1, routed)           0.779    11.889    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[4]_i_26_n_0
    SLICE_X70Y31         LUT6 (Prop_lut6_I5_O)        0.124    12.013 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[4]_i_8/O
                         net (fo=1, routed)           0.497    12.511    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[4]_i_8_n_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I1_O)        0.124    12.635 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[4]_i_4/O
                         net (fo=1, routed)           0.287    12.922    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP_n_85
    SLICE_X69Y31         LUT6 (Prop_lut6_I2_O)        0.124    13.046 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata[4]_i_3/O
                         net (fo=1, routed)           0.000    13.046    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata[4]_i_3_n_0
    SLICE_X69Y31         MUXF7 (Prop_muxf7_I1_O)      0.217    13.263 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.263    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X69Y31         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.548    12.727    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X69Y31         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.129    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X69Y31         FDRE (Setup_fdre_C_D)        0.064    12.766    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                         -13.263    
  -------------------------------------------------------------------
                         slack                                 -0.496    

Slack (VIOLATED) :        -0.413ns  (required time - arrival time)
  Source:                 conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[9]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.151ns  (logic 1.448ns (14.264%)  route 8.703ns (85.736%))
  Logic Levels:           8  (LUT2=1 LUT6=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.643     2.937    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y29         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[9]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[9]_rep__9/Q
                         net (fo=123, routed)         0.830     4.223    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/slv_reg0_reg[9]_rep__9_1
    SLICE_X44Y28         LUT2 (Prop_lut2_I1_O)        0.124     4.347 f  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[2]_i_212/O
                         net (fo=122, routed)         2.973     7.320    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/axi_rdata_reg[2]_11
    SLICE_X21Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.444 f  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[2]_i_1237/O
                         net (fo=1, routed)           1.760     9.203    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[2]_i_1237_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.327 f  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[2]_i_574/O
                         net (fo=1, routed)           0.845    10.172    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[2]_i_574_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I1_O)        0.124    10.296 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[2]_i_166/O
                         net (fo=1, routed)           0.450    10.746    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[2]_i_166_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[2]_i_45/O
                         net (fo=1, routed)           0.959    11.830    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[2]_i_45_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I4_O)        0.124    11.954 f  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[2]_i_11/O
                         net (fo=1, routed)           0.485    12.438    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[2]_i_11_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I2_O)        0.124    12.562 f  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP/i_/axi_rdata[2]_i_3/O
                         net (fo=1, routed)           0.402    12.964    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/UIP_n_161
    SLICE_X35Y12         LUT6 (Prop_lut6_I3_O)        0.124    13.088 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    13.088    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X35Y12         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.492    12.672    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y12         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.129    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X35Y12         FDRE (Setup_fdre_C_D)        0.029    12.675    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -13.088    
  -------------------------------------------------------------------
                         slack                                 -0.413    

Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[16]_rep__18/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.402ns  (logic 1.815ns (19.304%)  route 7.587ns (80.696%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.737     3.031    conrtollernewdynamic2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.413     5.778    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X29Y99         LUT4 (Prop_lut4_I1_O)        0.154     5.932 f  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.658     6.590    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X29Y97         LUT4 (Prop_lut4_I3_O)        0.327     6.917 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=84, routed)          5.516    12.433    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0
    SLICE_X53Y17         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[16]_rep__18/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.474    12.653    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y17         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[16]_rep__18/C
                         clock pessimism              0.115    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X53Y17         FDRE (Setup_fdre_C_CE)      -0.205    12.409    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[16]_rep__18
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                         -12.433    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.010ns  (required time - arrival time)
  Source:                 conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[17]_rep__17/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.493ns  (logic 1.815ns (19.120%)  route 7.678ns (80.880%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.737     3.031    conrtollernewdynamic2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.413     5.778    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X29Y99         LUT4 (Prop_lut4_I1_O)        0.154     5.932 f  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.658     6.590    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X29Y97         LUT4 (Prop_lut4_I3_O)        0.327     6.917 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=84, routed)          5.606    12.523    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0
    SLICE_X54Y20         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[17]_rep__17/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.542    12.722    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y20         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[17]_rep__17/C
                         clock pessimism              0.115    12.836    
                         clock uncertainty           -0.154    12.682    
    SLICE_X54Y20         FDRE (Setup_fdre_C_CE)      -0.169    12.513    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[17]_rep__17
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                         -12.523    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__9/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.457ns  (logic 1.815ns (19.193%)  route 7.642ns (80.807%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.737     3.031    conrtollernewdynamic2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.413     5.778    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X29Y99         LUT4 (Prop_lut4_I1_O)        0.154     5.932 f  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.646     6.578    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X30Y97         LUT4 (Prop_lut4_I3_O)        0.327     6.905 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=164, routed)         5.583    12.488    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X54Y27         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__9/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.539    12.719    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y27         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__9/C
                         clock pessimism              0.115    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X54Y27         FDRE (Setup_fdre_C_CE)      -0.169    12.510    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__9
  -------------------------------------------------------------------
                         required time                         12.510    
                         arrival time                         -12.488    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__28/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.429ns  (logic 1.815ns (19.250%)  route 7.614ns (80.750%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.737     3.031    conrtollernewdynamic2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.413     5.778    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X29Y99         LUT4 (Prop_lut4_I1_O)        0.154     5.932 f  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.646     6.578    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X30Y97         LUT4 (Prop_lut4_I3_O)        0.327     6.905 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=164, routed)         5.555    12.460    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X55Y34         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__28/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.547    12.726    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y34         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__28/C
                         clock pessimism              0.115    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X55Y34         FDRE (Setup_fdre_C_CE)      -0.205    12.482    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__28
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                         -12.460    
  -------------------------------------------------------------------
                         slack                                  0.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.558     0.894    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y95         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[19]/Q
                         net (fo=1, routed)           0.113     1.148    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X34Y94         SRLC32E                                      r  conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.825     1.191    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.558     0.894    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[16]/Q
                         net (fo=1, routed)           0.056     1.090    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X34Y94         SRLC32E                                      r  conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.825     1.191    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.024    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.730%)  route 0.115ns (41.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.577     0.913    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y98         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.115     1.192    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X30Y96         SRLC32E                                      r  conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.844     1.210    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.768%)  route 0.189ns (57.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.656     0.992    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.189     1.322    conrtollernewdynamic2_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.885     1.251    conrtollernewdynamic2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.738%)  route 0.189ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.656     0.992    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.189     1.322    conrtollernewdynamic2_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.885     1.251    conrtollernewdynamic2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.216    conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.738%)  route 0.189ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.656     0.992    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.189     1.322    conrtollernewdynamic2_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.885     1.251    conrtollernewdynamic2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.216    conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.272ns (47.157%)  route 0.305ns (52.843%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.577     0.913    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y99         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=10, routed)          0.213     1.254    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y102        LUT6 (Prop_lut6_I3_O)        0.099     1.353 r  conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=21, routed)          0.092     1.444    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/b_push
    SLICE_X30Y102        LUT4 (Prop_lut4_I2_O)        0.045     1.489 r  conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_i_2/O
                         net (fo=1, routed)           0.000     1.489    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i0
    SLICE_X30Y102        FDRE                                         r  conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.931     1.297    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X30Y102        FDRE                                         r  conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y102        FDRE (Hold_fdre_C_D)         0.120     1.382    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.681%)  route 0.117ns (45.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.659     0.995    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.117     1.253    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X26Y101        SRL16E                                       r  conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.930     1.296    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.137    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.577     0.913    conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y97         FDRE                                         r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  conrtollernewdynamic2_i/newdynamics2_0/inst/newdynamics2_v1_0_S00_AXI_inst/axi_rdata_reg[24]/Q
                         net (fo=1, routed)           0.116     1.170    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X30Y95         SRLC32E                                      r  conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.844     1.210    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.043    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.967%)  route 0.219ns (54.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.659     0.995    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X31Y100        FDRE                                         r  conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[3]/Q
                         net (fo=1, routed)           0.219     1.355    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[3]
    SLICE_X31Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.400 r  conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[3]_i_1/O
                         net (fo=1, routed)           0.000     1.400    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[3]
    SLICE_X31Y99         FDRE                                         r  conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conrtollernewdynamic2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.845     1.211    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X31Y99         FDRE                                         r  conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { conrtollernewdynamic2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  conrtollernewdynamic2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y102   conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y101   conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y101   conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y101   conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y102   conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y101   conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y101   conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y101   conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y98    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y104   conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



