# Digital VLSI SoC Design and Planning Program

This repository documents my hands-on work and notes from the **Digital VLSI SoC Design and Planning Program** (Skywater130 / OpenLANE workshop).  
It contains day-wise notes, example scripts, and screenshots that show the physical design flow from RTL to layout.

---

## Overview
During the program I learned the RTL â†’ GDSII flow using open-source EDA tools. The focus was on:
- PDK and tech files (Skywater 130 nm)
- Floorplanning and power planning
- Cell design (Magic) and characterisation (ngspice)
- Synthesis (Yosys) and Static Timing Analysis (OpenTimer / OpenSTA)
- Placement, CTS and routing using OpenLANE/OpenROAD tools

---

## Folder structure:
Digital-VLSI-SoC-Design-and-Planning-Program/
â”œâ”€â”€Course_Notes.md
â”œâ”€â”€ notes/ # Day-wise notes (markdown / pdf)
â”œâ”€â”€ scripts/ # TCL / Yosys / bash examples
â”œâ”€â”€ screenshots/ # floorplan, magic, timing images
â”œâ”€â”€ reports/ # synthesis & timing report text files


---

## ğŸ“ Notes

All day-wise course notes are stored in the `notes/` folder in markdown (`.md`) and PDF formats for easy reference.

---

## ğŸ’» Scripts

Inside `scripts/` folder:
- **TCL scripts** for design automation
- **Yosys scripts** for synthesis
- **Bash scripts** for automation and flow control

---

## ğŸ–¼ Screenshots

Inside `screenshots/` folder:
- Floorplan snapshots
- Layout views from Magic tool
- STA timing reports

---

## ğŸ“Š Reports

Inside `reports/` folder:
- Synthesis reports generated from Yosys
- STA/QoR analysis reports from OpenTimer

---



## ğŸ›  Tools Used
- **Yosys** â€“ Synthesis
- **OpenTimer** â€“ Static Timing Analysis
- **Magic VLSI** â€“ Layout editing
- **TCL scripting** â€“ Flow automation
- **VSDSYNTH** â€“ Custom synthesis flow

---

## ğŸ“… Course Overview
The program covered:
1. **RTL to GDSII flow**
2. **Floorplanning**
3. **Synthesis and STA**
4. **Placement and Routing basics**
5. **Timing closure**

---

## ğŸ¤ Credits
- **Course**: VSD & NASSCOM
- **Author**: *Shyamli Kumari*
