
ISM.TX_ERR_MASK_REG1.SUP_LDO1_OV_0P9V_TX1_SW_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG1.SUP_LDO2_OV_0P9V_TX2_SW_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG1.SUP_LDO3_OV_0P9V_TX3_SW_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG1.SUP_LDO4_OV_0P9V_TX4_SW_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG1.SUP_LDO1_OV_1P1V_TX1_SW_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG1.SUP_LDO2_OV_1P1V_TX2_SW_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG1.SUP_LDO3_OV_1P1V_TX3_SW_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG1.SUP_LDO4_OV_1P1V_TX4_SW_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG1.SUP_LDO1_UV_0P9V_TX1_SW_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG1.SUP_LDO2_UV_0P9V_TX2_SW_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG1.SUP_LDO3_UV_0P9V_TX3_SW_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG1.SUP_LDO4_UV_0P9V_TX4_SW_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG1.SUP_LDO1_UV_1P1V_TX1_SW_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG1.SUP_LDO2_UV_1P1V_TX2_SW_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG1.SUP_LDO3_UV_1P1V_TX3_SW_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG1.SUP_LDO4_UV_1P1V_TX4_SW_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG1.BB_TX1_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG1.BB_TX2_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG1.BB_TX3_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG1.BB_TX4_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG1.PAOUT_RTM_TX1_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG1.PAOUT_RTM_TX2_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG1.PAOUT_RTM_TX3_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG1.PAOUT_RTM_TX4_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG2.REG_CRC_TX1_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG2.REG_CRC_TX2_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG2.REG_CRC_TX3_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG2.REG_CRC_TX4_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG2.MOSI_CRC_TX1_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG2.MOSI_CRC_TX2_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG2.MOSI_CRC_TX3_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG2.MOSI_CRC_TX4_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG2.MISO_CRC_TX1_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG2.MISO_CRC_TX2_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG2.MISO_CRC_TX3_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG2.MISO_CRC_TX4_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG2.PHASE_DIF_TX12_SW_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG2.PHASE_DIF_TX23_SW_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG2.PHASE_DIF_TX34_SW_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG2.WR_SLVERR_TX1_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG2.WR_SLVERR_TX2_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG2.WR_SLVERR_TX3_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG2.WR_SLVERR_TX4_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG2.RD_SLVERR_TX1_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG2.RD_SLVERR_TX2_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG2.RD_SLVERR_TX3_ERR_MASK=0x0;
ISM.TX_ERR_MASK_REG2.RD_SLVERR_TX4_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO1_I_OV_LPF_RX1_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO2_I_OV_LPF_RX2_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO3_I_OV_LPF_RX3_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO4_I_OV_LPF_RX4_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO5_Q_OV_LPF_RX1_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO6_Q_OV_LPF_RX2_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO7_Q_OV_LPF_RX3_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO8_Q_OV_LPF_RX4_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO1_I_UV_LPF_RX1_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO2_I_UV_LPF_RX2_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO3_I_UV_LPF_RX3_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO4_I_UV_LPF_RX4_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO5_Q_UV_LPF_RX1_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO6_Q_UV_LPF_RX2_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO7_Q_UV_LPF_RX3_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO8_Q_UV_LPF_RX4_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO1_OV_LNA_RX1_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO2_OV_LNA_RX2_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO3_OV_LNA_RX3_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO4_OV_LNA_RX4_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO1_UV_LNA_RX1_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO2_UV_LNA_RX2_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO3_UV_LNA_RX3_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO4_UV_LNA_RX4_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO1_OV_LOI_RX1_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO2_OV_LOI_RX2_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO3_OV_LOI_RX3_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO4_OV_LOI_RX4_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO1_UV_LOI_RX1_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO2_UV_LOI_RX2_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO3_UV_LOI_RX3_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG1.SUP_LDO4_UV_LOI_RX4_SW_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG2.BB_RX1_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG2.BB_RX2_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG2.BB_RX3_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG2.BB_RX4_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG2.RF_I_LOW_RX1_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG2.RF_I_LOW_RX2_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG2.RF_I_LOW_RX3_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG2.RF_I_LOW_RX4_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG2.RF_Q_LOW_RX1_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG2.RF_Q_LOW_RX2_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG2.RF_Q_LOW_RX3_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG2.RF_Q_LOW_RX4_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG2.VGA1_SAT_RX1_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG2.VGA1_SAT_RX2_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG2.VGA1_SAT_RX3_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG2.VGA1_SAT_RX4_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG2.VGA2_SAT_RX1_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG2.VGA2_SAT_RX2_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG2.VGA2_SAT_RX3_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG2.VGA2_SAT_RX4_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG3.REG_CRC_RX1_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG3.REG_CRC_RX2_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG3.REG_CRC_RX3_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG3.REG_CRC_RX4_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG3.MOSI_CRC_RX1_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG3.MOSI_CRC_RX2_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG3.MOSI_CRC_RX3_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG3.MOSI_CRC_RX4_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG3.MISO_CRC_RX1_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG3.MISO_CRC_RX2_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG3.MISO_CRC_RX3_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG3.MISO_CRC_RX4_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG3.WR_SLVERR_RX1_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG3.WR_SLVERR_RX2_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG3.WR_SLVERR_RX3_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG3.WR_SLVERR_RX4_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG3.RD_SLVERR_RX1_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG3.RD_SLVERR_RX2_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG3.RD_SLVERR_RX3_ERR_MASK=0x0;
ISM.RX_ERR_MASK_REG3.RD_SLVERR_RX4_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.SUP_LDO1_OV_VCO_1V8_CHIRP_SW_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.SUP_LDO2_OV_VCO_0V9_CHIRP_SW_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.SUP_LDO3_OV_PFDCP_1V8_CHIRP_SW_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.SUP_LDO4_OV_PFDCP_0V9_CHIRP_SW_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.SUP_LDO5_OV_PDIV_0V9_CHIRP_SW_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.SUP_LDO6_OV_DIGCORE_0V9_CHIRP_SW_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.SUP_LDO1_UV_VCO_1V8_CHIRP_SW_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.SUP_LDO2_UV_VCO_0V9_CHIRP_SW_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.SUP_LDO3_UV_PFDCP_1V8_CHIRP_SW_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.SUP_LDO4_UV_PFDCP_0V9_CHIRP_SW_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.SUP_LDO5_UV_PDIV_0V9_CHIRP_SW_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.SUP_LDO6_UV_DIGCORE_0V9_CHIRP_SW_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.UNLOCK_CHIRP_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.SD_CHIRP_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.VCO_FREQ_CHIRP_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.AAFC_CHIRP_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.INTERFACE_STUCK_CHIRP_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.REG_CRC_CHIRP_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.MOSI_CRC_CHIRP_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.MISO_CRC_CHIRP_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.VTUNE_LOW_CHIRP_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.VTUNE_HIGH_CHIRP_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.LEVEL_LOW_CHIRP_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.LEVEL_HIGH_CHIRP_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.APB_CONFLICT_CHIRP_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.LI_CHIRP_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.CG_CHIRP_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.WR_SLVERR_CHIRP_ERR_MASK=0x0;
ISM.CHIRP_ERR_MASK_REG.RD_SLVERR_CHIRP_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.SUP_LDO1_OV_XO_CORE_MCGEN_SW_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.SUP_LDO2_OV_XO_OUT_MCGEN_SW_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.SUP_LDO3_OV_MCGEN_SW_ERR_MASK=0x1;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.SUP_LDO4_OV_DCO_CAPBANK_MCGEN_SW_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.SUP_LDO5_OV_DCO_BUFFER_MCGEN_SW_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.SUP_LDO6_OV_DIV3_MCGEN_SW_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.SUP_LDO7_OV_SAMPLER_MCGEN_SW_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.SUP_LDO8_OV_DIGITAL_MCGEN_SW_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.SUP_LDO1_UV_XO_CORE_MCGEN_SW_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.SUP_LDO2_UV_XO_OUT_MCGEN_SW_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.SUP_LDO3_UV_MCGEN_SW_ERR_MASK=0x1;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.SUP_LDO4_UV_DCO_CAPBANK_MCGEN_SW_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.SUP_LDO5_UV_DCO_BUFFER_MCGEN_SW_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.SUP_LDO6_UV_DIV3_MCGEN_SW_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.SUP_LDO7_UV_SAMPLER_MCGEN_SW_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.SUP_LDO8_UV_DIGITAL_MCGEN_SW_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.XO_XOCLK_DET_MCGEN_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.XO_CLKIN_DET_MCGEN_ERR_MASK=0x1;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.XO_PLLCLK_DET_MCGEN_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.XO_CHIRP_DET_MCGEN_ERR_MASK=0x1;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.DC_DET_LOW_MCGEN_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.DC_DET_HIGH_MCGEN_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.FEQ40_OV_MCGEN_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.FEQ40_UND_MCGEN_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.GLITCH_POS_MCGEN_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.GLITCH_NEG_MCGEN_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.ADPLL_LOCK_MCGEN_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.ADPLL_DCO_LEVEL_MAX_MCGEN_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.ADPLL_DCO_LEVEL_MIN_MCGEN_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG1.ADPLL_FREQ_MCGEN_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG2.REG_CRC_ADPLL_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG2.MOSI_CRC_ADPLL_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG2.MISO_CRC_ADPLL_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG2.REG_CRC_MCGEN_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG2.MOSI_CRC_MCGEN_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG2.MISO_CRC_MCGEN_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG2.WR_SLVERR_MCGEN_ERR_MASK=0x0;
ISM.MCGEN_ADPLL_ERR_MASK_REG2.RD_SLVERR_MCGEN_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.SUP_LDO1_OV_PA_LO_SW_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.SUP_LDO2_OV_LNA_LO_SW_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.SUP_LDO3_OV_LOX4_LO_SW_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.SUP_LDO4_OV_DRIVER_LO_SW_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.SUP_LDO1_UV_PA_LO_SW_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.SUP_LDO2_UV_LNA_LO_SW_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.SUP_LDO3_UV_LOX4_LO_SW_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.SUP_LDO4_UV_DRIVER_LO_SW_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.BB_LOIN_INTERFACE_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.REG_CRC_INTERFACE_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.REG_CRC_SPIM_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.REG_CRC_ISM_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.MOSI_CRC_INTERFACE_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.MISO_CRC_INTERFACE_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.MOSI_TRN_RD_CRC_SPIM_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.MISO_TRN_RD_CRC_SPIM_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.MOSI_TRN_WR_CRC_SPIM_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.MISO_TRN_WR_CRC_SPIM_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.MOSI_CRC_SPIM_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.MISO_CRC_SPIM_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.MOSI_CRC_ISM_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.MISO_CRC_ISM_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.WR_SLVERR_INTERFACE_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.RD_SLVERR_INTERFACE_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.WR_SLVERR_SPIM_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.RD_SLVERR_SPIM_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.WR_SLVERR_ISM_ERR_MASK=0x0;
ISM.LO_SPIM_ISM_ERR_MASK_REG.RD_SLVERR_ISM_ERR_MASK=0x0;
ISM.RXBIST_ERR_MASK_REG.SUP_LDO1_OV_0P9V_RXBIST_SW_ERR_MASK=0x0;
ISM.RXBIST_ERR_MASK_REG.SUP_LDO2_OV_1P1V_RXBIST_SW_ERR_MASK=0x0;
ISM.RXBIST_ERR_MASK_REG.SUP_LDO3_OV_DIG_0P9V_RXBIST_SW_ERR_MASK=0x0;
ISM.RXBIST_ERR_MASK_REG.SUP_LDO1_UV_0P9V_RXBIST_SW_ERR_MASK=0x0;
ISM.RXBIST_ERR_MASK_REG.SUP_LDO2_UV_1P1V_RXBIST_SW_ERR_MASK=0x0;
ISM.RXBIST_ERR_MASK_REG.SUP_LDO3_UV_DIG_0P9V_RXBIST_SW_ERR_MASK=0x0;
ISM.RXBIST_ERR_MASK_REG.REG_CRC_RXBIST_ERR_MASK=0x0;
ISM.RXBIST_ERR_MASK_REG.MOSI_CRC_RXBIST_ERR_MASK=0x0;
ISM.RXBIST_ERR_MASK_REG.MISO_CRC_RXBIST_ERR_MASK=0x0;
ISM.RXBIST_ERR_MASK_REG.WR_SLVERR_RXBIST_ERR_MASK=0x0;
ISM.RXBIST_ERR_MASK_REG.RD_SLVERR_RXBIST_ERR_MASK=0x0;
ISM.GB_GLDO_ERR_MASK_REG.OV_GLD1V4_GLDO_ERR_MASK=0x0;
ISM.GB_GLDO_ERR_MASK_REG.OV_GLD1V3_GLDO_ERR_MASK=0x0;
ISM.GB_GLDO_ERR_MASK_REG.OV_HLD1V8_GLDO_ERR_MASK=0x0;
ISM.GB_GLDO_ERR_MASK_REG.OV_PMC1V8_GLDO_ERR_MASK=0x0;
ISM.GB_GLDO_ERR_MASK_REG.UV_GLD1V4_GLDO_ERR_MASK=0x0;
ISM.GB_GLDO_ERR_MASK_REG.UV_GLD1V3_GLDO_ERR_MASK=0x0;
ISM.GB_GLDO_ERR_MASK_REG.UV_HLD1V8_GLDO_ERR_MASK=0x0;
ISM.GB_GLDO_ERR_MASK_REG.UV_PMC1V8_GLDO_ERR_MASK=0x0;
ISM.GB_GLDO_ERR_MASK_REG.REG_CRC_GLOBAL_BIAS_ERR_MASK=0x0;
ISM.GB_GLDO_ERR_MASK_REG.MOSI_CRC_GLOBAL_BIAS_ERR_MASK=0x0;
ISM.GB_GLDO_ERR_MASK_REG.MISO_CRC_GLOBAL_BIAS_ERR_MASK=0x0;
ISM.GB_GLDO_ERR_MASK_REG.REG_CRC_GLDO_ERR_MASK=0x0;
ISM.GB_GLDO_ERR_MASK_REG.MOSI_CRC_GLDO_ERR_MASK=0x0;
ISM.GB_GLDO_ERR_MASK_REG.MISO_CRC_GLDO_ERR_MASK=0x0;
ISM.GB_GLDO_ERR_MASK_REG.WR_SLVERR_GLOBAL_BIAS_ERR_MASK=0x0;
ISM.GB_GLDO_ERR_MASK_REG.RD_SLVERR_GLOBAL_BIAS_ERR_MASK=0x0;
ISM.GB_GLDO_ERR_MASK_REG.WR_SLVERR_GLDO_ERR_MASK=0x0;
ISM.GB_GLDO_ERR_MASK_REG.RD_SLVERR_GLDO_ERR_MASK=0x0;
ISM.ATB_TE_RCOSC_ERR_MASK_REG.SUP_LDO1_OV_0V9_ATB_SW_ERR_MASK=0x0;
ISM.ATB_TE_RCOSC_ERR_MASK_REG.SUP_LDO1_OV_1V35_ATB_SW_ERR_MASK=0x0;
ISM.ATB_TE_RCOSC_ERR_MASK_REG.SUP_LDO1_OV_BUFFER_1V_ATB_SW_ERR_MASK=0x0;
ISM.ATB_TE_RCOSC_ERR_MASK_REG.SUP_LDO1_UV_0V9_ATB_SW_ERR_MASK=0x0;
ISM.ATB_TE_RCOSC_ERR_MASK_REG.SUP_LDO1_UV_1V35_ATB_SW_ERR_MASK=0x0;
ISM.ATB_TE_RCOSC_ERR_MASK_REG.SUP_LDO1_UV_BUFFER_1V_ATB_SW_ERR_MASK=0x0;
ISM.ATB_TE_RCOSC_ERR_MASK_REG.SUP_LDO1_OV_RCCAL_SW_ERR_MASK=0x0;
ISM.ATB_TE_RCOSC_ERR_MASK_REG.SUP_LDO1_UV_RCCAL_SW_ERR_MASK=0x0;
ISM.ATB_TE_RCOSC_ERR_MASK_REG.LOCKSTEP_TE_ERR_MASK=0x0;
ISM.ATB_TE_RCOSC_ERR_MASK_REG.TXRX_CNTRL_STUCKAT_TE_ERR_MASK=0x0;
ISM.ATB_TE_RCOSC_ERR_MASK_REG.PR_CAL_TIMEOUT_TX_TE_ERR_MASK=0x0;
ISM.ATB_TE_RCOSC_ERR_MASK_REG.REG_CRC_ATB_ERR_MASK=0x0;
ISM.ATB_TE_RCOSC_ERR_MASK_REG.MOSI_CRC_ATB_ERR_MASK=0x0;
ISM.ATB_TE_RCOSC_ERR_MASK_REG.MISO_CRC_ATB_ERR_MASK=0x0;
ISM.ATB_TE_RCOSC_ERR_MASK_REG.REG_CRC_TE_ERR_MASK=0x0;
ISM.ATB_TE_RCOSC_ERR_MASK_REG.MOSI_CRC_TE_ERR_MASK=0x0;
ISM.ATB_TE_RCOSC_ERR_MASK_REG.MISO_CRC_TE_ERR_MASK=0x0;
ISM.ATB_TE_RCOSC_ERR_MASK_REG.REG_CRC_RCOSC_ERR_MASK=0x0;
ISM.ATB_TE_RCOSC_ERR_MASK_REG.MOSI_CRC_RCOSC_ERR_MASK=0x0;
ISM.ATB_TE_RCOSC_ERR_MASK_REG.MISO_CRC_RCOSC_ERR_MASK=0x0;
ISM.ATB_TE_RCOSC_ERR_MASK_REG.WR_SLVERR_ATB_ERR_MASK=0x0;
ISM.ATB_TE_RCOSC_ERR_MASK_REG.RD_SLVERR_ATB_ERR_MASK=0x0;
ISM.ATB_TE_RCOSC_ERR_MASK_REG.APB_CONFLICT_TE_ERR_MASK=0x0;
ISM.ATB_TE_RCOSC_ERR_MASK_REG.WR_SLVERR_TE_ERR_MASK=0x0;
ISM.ATB_TE_RCOSC_ERR_MASK_REG.RD_SLVERR_TE_ERR_MASK=0x0;
ISM.ATB_TE_RCOSC_ERR_MASK_REG.WR_SLVERR_RCOSC_ERR_MASK=0x0;
ISM.ATB_TE_RCOSC_ERR_MASK_REG.RD_SLVERR_RCOSC_ERR_MASK=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_MASK_REG.OV_LDO_DIG_ERR_MASK=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_MASK_REG.UV_LDO_DIG_ERR_MASK=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_MASK_REG.SUP_OV_LDO_PDC12_SW_ERR_MASK=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_MASK_REG.SUP_UV_LDO_PDC12_SW_ERR_MASK=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_MASK_REG.SUP_OV_LDO_PDC34_SW_ERR_MASK=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_MASK_REG.SUP_UV_LDO_PDC34_SW_ERR_MASK=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_MASK_REG.REG_CRC_LDO_DIG_ERR_MASK=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_MASK_REG.REG_CRC_LDO_PDC_ERR_MASK=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_MASK_REG.MOSI_CRC_LDO_DIG_ERR_MASK=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_MASK_REG.MOSI_CRC_LDO_PDC_ERR_MASK=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_MASK_REG.MISO_CRC_LDO_DIG_ERR_MASK=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_MASK_REG.MISO_CRC_LDO_PDC_ERR_MASK=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_MASK_REG.WR_SLVERR_LDO_DIG_ERR_MASK=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_MASK_REG.WR_SLVERR_LDO_PDC_ERR_MASK=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_MASK_REG.RD_SLVERR_LDO_DIG_ERR_MASK=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_MASK_REG.RD_SLVERR_LDO_PDC_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO1_OVL_LF_I_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO1_OVL_CLK_I_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO1_OVL_CLK_DIV_I_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO1_OVL_SHUNTAC_I_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO2_OVL_SHUNTDAC_I_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO1_OVL_SERIESDAC_I_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO1_OVL_QUANTISER_I_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO1_OVL_LF_Q_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO1_OVL_CLK_Q_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO1_OVL_CLK_DIV_Q_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO1_OVL_SHUNTAC_Q_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO2_OVL_SHUNTDAC_Q_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO1_OVL_SERIESDAC_Q_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO1_OVL_QUANTISER_Q_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO1_OVL_DEMUX_SHUNT_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO1_UDL_LF_I_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO1_UDL_CLK_I_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO1_UDL_CLK_DIV_I_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO1_UDL_SHUNTAC_I_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO2_UDL_SHUNTDAC_I_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO1_UDL_SERIESDAC_I_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO1_UDL_QUANTISER_I_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO1_UDL_LF_Q_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO1_UDL_CLK_Q_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO1_UDL_CLK_DIV_Q_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO1_UDL_SHUNTAC_Q_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO2_UDL_SHUNTDAC_Q_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO1_UDL_SERIESDAC_Q_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO1_UDL_QUANTISER_Q_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG1.SUP_LDO1_UDL_DEMUX_SHUNT_ADC1_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO1_OVL_LF_I_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO1_OVL_CLK_I_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO1_OVL_CLK_DIV_I_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO1_OVL_SHUNTAC_I_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO2_OVL_SHUNTDAC_I_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO1_OVL_SERIESDAC_I_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO1_OVL_QUANTISER_I_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO1_OVL_LF_Q_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO1_OVL_CLK_Q_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO1_OVL_CLK_DIV_Q_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO1_OVL_SHUNTAC_Q_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO2_OVL_SHUNTDAC_Q_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO1_OVL_SERIESDAC_Q_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO1_OVL_QUANTISER_Q_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO1_OVL_DEMUX_SHUNT_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO1_UDL_LF_I_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO1_UDL_CLK_I_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO1_UDL_CLK_DIV_I_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO1_UDL_SHUNTAC_I_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO2_UDL_SHUNTDAC_I_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO1_UDL_SERIESDAC_I_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO1_UDL_QUANTISER_I_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO1_UDL_LF_Q_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO1_UDL_CLK_Q_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO1_UDL_CLK_DIV_Q_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO1_UDL_SHUNTAC_Q_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO2_UDL_SHUNTDAC_Q_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO1_UDL_SERIESDAC_Q_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO1_UDL_QUANTISER_Q_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG2.SUP_LDO1_UDL_DEMUX_SHUNT_ADC2_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO1_OVL_LF_I_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO1_OVL_CLK_I_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO1_OVL_CLK_DIV_I_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO1_OVL_SHUNTAC_I_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO2_OVL_SHUNTDAC_I_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO1_OVL_SERIESDAC_I_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO1_OVL_QUANTISER_I_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO1_OVL_LF_Q_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO1_OVL_CLK_Q_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO1_OVL_CLK_DIV_Q_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO1_OVL_SHUNTAC_Q_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO2_OVL_SHUNTDAC_Q_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO1_OVL_SERIESDAC_Q_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO1_OVL_QUANTISER_Q_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO1_OVL_DEMUX_SHUNT_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO1_UDL_LF_I_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO1_UDL_CLK_I_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO1_UDL_CLK_DIV_I_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO1_UDL_SHUNTAC_I_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO2_UDL_SHUNTDAC_I_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO1_UDL_SERIESDAC_I_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO1_UDL_QUANTISER_I_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO1_UDL_LF_Q_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO1_UDL_CLK_Q_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO1_UDL_CLK_DIV_Q_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO1_UDL_SHUNTAC_Q_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO2_UDL_SHUNTDAC_Q_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO1_UDL_SERIESDAC_Q_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO1_UDL_QUANTISER_Q_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG3.SUP_LDO1_UDL_DEMUX_SHUNT_ADC3_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO1_OVL_LF_I_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO1_OVL_CLK_I_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO1_OVL_CLK_DIV_I_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO1_OVL_SHUNTAC_I_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO2_OVL_SHUNTDAC_I_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO1_OVL_SERIESDAC_I_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO1_OVL_QUANTISER_I_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO1_OVL_LF_Q_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO1_OVL_CLK_Q_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO1_OVL_CLK_DIV_Q_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO1_OVL_SHUNTAC_Q_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO2_OVL_SHUNTDAC_Q_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO1_OVL_SERIESDAC_Q_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO1_OVL_QUANTISER_Q_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO1_OVL_DEMUX_SHUNT_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO1_UDL_LF_I_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO1_UDL_CLK_I_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO1_UDL_CLK_DIV_I_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO1_UDL_SHUNTAC_I_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO2_UDL_SHUNTDAC_I_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO1_UDL_SERIESDAC_I_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO1_UDL_QUANTISER_I_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO1_UDL_LF_Q_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO1_UDL_CLK_Q_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO1_UDL_CLK_DIV_Q_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO1_UDL_SHUNTAC_Q_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO2_UDL_SHUNTDAC_Q_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO1_UDL_SERIESDAC_Q_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO1_UDL_QUANTISER_Q_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG4.SUP_LDO1_UDL_DEMUX_SHUNT_ADC4_SW_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.REG_CRC_ADC1_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.REG_CRC_ADC2_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.REG_CRC_ADC3_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.REG_CRC_ADC4_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.MOSI_CRC_ADC1_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.MOSI_CRC_ADC2_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.MOSI_CRC_ADC3_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.MOSI_CRC_ADC4_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.MISO_CRC_ADC1_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.MISO_CRC_ADC2_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.MISO_CRC_ADC3_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.MISO_CRC_ADC4_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.OV_I_ADC1_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.OV_I_ADC2_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.OV_I_ADC3_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.OV_I_ADC4_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.OV_Q_ADC1_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.OV_Q_ADC2_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.OV_Q_ADC3_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.OV_Q_ADC4_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.WR_SLVERR_ADC1_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.WR_SLVERR_ADC2_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.WR_SLVERR_ADC3_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.WR_SLVERR_ADC4_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.RD_SLVERR_ADC1_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.RD_SLVERR_ADC2_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.RD_SLVERR_ADC3_ERR_MASK=0x0;
ISM.ADC_ERR_MASK_REG5.RD_SLVERR_ADC4_ERR_MASK=0x0;
ISM.PDC_ERR_MASK_REG.REG_CRC_PDC1_ERR_MASK=0x0;
ISM.PDC_ERR_MASK_REG.REG_CRC_PDC2_ERR_MASK=0x0;
ISM.PDC_ERR_MASK_REG.REG_CRC_PDC3_ERR_MASK=0x0;
ISM.PDC_ERR_MASK_REG.REG_CRC_PDC4_ERR_MASK=0x0;
ISM.PDC_ERR_MASK_REG.MOSI_CRC_PDC1_ERR_MASK=0x0;
ISM.PDC_ERR_MASK_REG.MOSI_CRC_PDC2_ERR_MASK=0x0;
ISM.PDC_ERR_MASK_REG.MOSI_CRC_PDC3_ERR_MASK=0x0;
ISM.PDC_ERR_MASK_REG.MOSI_CRC_PDC4_ERR_MASK=0x0;
ISM.PDC_ERR_MASK_REG.MISO_CRC_PDC1_ERR_MASK=0x0;
ISM.PDC_ERR_MASK_REG.MISO_CRC_PDC2_ERR_MASK=0x0;
ISM.PDC_ERR_MASK_REG.MISO_CRC_PDC3_ERR_MASK=0x0;
ISM.PDC_ERR_MASK_REG.MISO_CRC_PDC4_ERR_MASK=0x0;
ISM.PDC_ERR_MASK_REG.OV_PDC1_ERR_MASK=0x0;
ISM.PDC_ERR_MASK_REG.OV_PDC2_ERR_MASK=0x0;
ISM.PDC_ERR_MASK_REG.OV_PDC3_ERR_MASK=0x0;
ISM.PDC_ERR_MASK_REG.OV_PDC4_ERR_MASK=0x0;
ISM.PDC_ERR_MASK_REG.WR_SLVERR_PDC1_ERR_MASK=0x0;
ISM.PDC_ERR_MASK_REG.WR_SLVERR_PDC2_ERR_MASK=0x0;
ISM.PDC_ERR_MASK_REG.WR_SLVERR_PDC3_ERR_MASK=0x0;
ISM.PDC_ERR_MASK_REG.WR_SLVERR_PDC4_ERR_MASK=0x0;
ISM.PDC_ERR_MASK_REG.RD_SLVERR_PDC1_ERR_MASK=0x0;
ISM.PDC_ERR_MASK_REG.RD_SLVERR_PDC2_ERR_MASK=0x0;
ISM.PDC_ERR_MASK_REG.RD_SLVERR_PDC3_ERR_MASK=0x0;
ISM.PDC_ERR_MASK_REG.RD_SLVERR_PDC4_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG1.OVT_TEMPSENSOR1_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG1.OVT_TEMPSENSOR2_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG1.OVT_TEMPSENSOR3_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG1.OVT_TEMPSENSOR4_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG1.UDT_TEMPSENSOR1_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG1.UDT_TEMPSENSOR2_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG1.UDT_TEMPSENSOR3_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG1.UDT_TEMPSENSOR4_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG1.REG_CRC_TEMPSENSOR1_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG1.REG_CRC_TEMPSENSOR2_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG1.REG_CRC_TEMPSENSOR3_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG1.REG_CRC_TEMPSENSOR4_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG1.MOSI_CRC_TEMPSENSOR1_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG1.MOSI_CRC_TEMPSENSOR2_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG1.MOSI_CRC_TEMPSENSOR3_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG1.MOSI_CRC_TEMPSENSOR4_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG1.MISO_CRC_TEMPSENSOR1_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG1.MISO_CRC_TEMPSENSOR2_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG1.MISO_CRC_TEMPSENSOR3_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG1.MISO_CRC_TEMPSENSOR4_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG1.WNT_TEMPSENSOR1_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG1.WNT_TEMPSENSOR2_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG1.WNT_TEMPSENSOR3_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG1.WNT_TEMPSENSOR4_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG2.WR_SLVERR_TEMPSENSOR1_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG2.WR_SLVERR_TEMPSENSOR2_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG2.WR_SLVERR_TEMPSENSOR3_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG2.WR_SLVERR_TEMPSENSOR4_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG2.RD_SLVERR_TEMPSENSOR1_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG2.RD_SLVERR_TEMPSENSOR2_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG2.RD_SLVERR_TEMPSENSOR3_ERR_MASK=0x0;
ISM.TEMPSENSOR_ERR_MASK_REG2.RD_SLVERR_TEMPSENSOR4_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.PACKER_REG_CRC_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.RFE_ACCESS_REG_CRC_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.RFE_ACCESS_EXT_SPI_MOSI_CRC_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.RFE_ACCESS_SPI_MISO_CRC_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.M7_TCM_SRAM_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.ADDR_EDC_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.WDATA_EDC_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.RDATA_EDC_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.XBIC_INTEGRITY_CHECK_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.SW_WDT_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.M7_DEBUG_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.RFE_TEST_MODE_ACTIVE_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.M7_MTR_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.CMU_M7_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.CMU_WDT_SYS_DIV4_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.CMU_PPE_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.CMU_SPI_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.FREQ_ERR_PACKER_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.CSITX_CMD_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.CSITX_PPI_TIMEOUT_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.M7_RFE_LOCKUP_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.M7_FPU_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.M7_INT_MON_0_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.M7_INT_MON_1_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.M7_INT_MON_2_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.M7_INT_MON_3_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.CMU_RFE_SYS_DIV2_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.WR_SLVERR_RFE_ACCESS_ERR_MASK=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_MASK_REG.RD_SLVERR_RFE_ACCESS_ERR_MASK=0x0;
ISM.CALIB_SW_ERR_MASK_REG.CHIRPPLL_CALIB_SW_ERR_MASK=0x0;
ISM.CALIB_SW_ERR_MASK_REG.LOI_CALIB_SW_ERR_MASK=0x0;
ISM.CALIB_SW_ERR_MASK_REG.TX_LOX2_CALIB_SW_ERR_MASK=0x0;
ISM.CALIB_SW_ERR_MASK_REG.TX_GLDO2_CALIB_SW_ERR_MASK=0x0;
ISM.CALIB_SW_ERR_MASK_REG.TX_GAIN_PHASE_CALIB_SW_ERR_MASK=0x0;
ISM.CALIB_SW_ERR_MASK_REG.TX_CHAIN_PHASE_CALIB_SW_ERR_MASK=0x0;
ISM.CALIB_SW_ERR_MASK_REG.RX_LOX2_CALIB_SW_ERR_MASK=0x0;
ISM.CALIB_SW_ERR_MASK_REG.RX_IF_CALIB_SW_ERR_MASK=0x0;
ISM.CALIB_SW_ERR_MASK_REG.CALIB_SPARE1_SW_ERR_MASK=0x0;
ISM.CALIB_SW_ERR_MASK_REG.CALIB_SPARE2_SW_ERR_MASK=0x0;
ISM.CALIB_SW_ERR_MASK_REG.CALIB_SPARE3_SW_ERR_MASK=0x0;
ISM.CALIB_SW_ERR_MASK_REG.CALIB_SPARE4_SW_ERR_MASK=0x0;
ISM.CALIB_SW_ERR_MASK_REG.CALIB_SPARE5_SW_ERR_MASK=0x0;
ISM.CALIB_SW_ERR_MASK_REG.CALIB_SPARE6_SW_ERR_MASK=0x0;
ISM.CALIB_SW_ERR_MASK_REG.CALIB_SPARE7_SW_ERR_MASK=0x0;
ISM.CALIB_SW_ERR_MASK_REG.CALIB_SPARE8_SW_ERR_MASK=0x0;
ISM.CALIB_SW_ERR_MASK_REG.CALIB_SPARE9_SW_ERR_MASK=0x0;
ISM.CALIB_SW_ERR_MASK_REG.CALIB_SPARE10_SW_ERR_MASK=0x0;
ISM.CALIB_SW_ERR_MASK_REG.CALIB_SPARE11_SW_ERR_MASK=0x0;
ISM.CALIB_SW_ERR_MASK_REG.CALIB_SPARE12_SW_ERR_MASK=0x0;
ISM.CALIB_SW_ERR_MASK_REG.CALIB_SPARE13_SW_ERR_MASK=0x0;
ISM.CALIB_SW_ERR_MASK_REG.CALIB_SPARE14_SW_ERR_MASK=0x0;
ISM.CALIB_SW_ERR_MASK_REG.CALIB_SPARE15_SW_ERR_MASK=0x0;
ISM.CALIB_SW_ERR_MASK_REG.CALIB_SPARE16_SW_ERR_MASK=0x0;
ISM.RX_BIST_SW_ERR_MASK_REG.RX_PHASE_MISMATCH_SW_ERR_MASK=0x0;
ISM.RX_BIST_SW_ERR_MASK_REG.RX_GAIN_MISMATCH_SW_ERR_MASK=0x0;
ISM.RX_BIST_SW_ERR_MASK_REG.RX_LNA_GAIN_SW_ERR_MASK=0x0;
ISM.RX_BIST_SW_ERR_MASK_REG.RX_LINEARITY_SW_ERR_MASK=0x0;
ISM.RX_BIST_SW_ERR_MASK_REG.RX_NOISE_FLOOR_SW_ERR_MASK=0x0;
ISM.RX_BIST_SW_ERR_MASK_REG.RX_BIST_SPARE1_SW_ERR_MASK=0x0;
ISM.RX_BIST_SW_ERR_MASK_REG.RX_BIST_SPARE2_SW_ERR_MASK=0x0;
ISM.RX_BIST_SW_ERR_MASK_REG.RX_BIST_SPARE3_SW_ERR_MASK=0x0;
ISM.RX_BIST_SW_ERR_MASK_REG.RX_BIST_SPARE4_SW_ERR_MASK=0x0;
ISM.RX_BIST_SW_ERR_MASK_REG.RX_BIST_SPARE5_SW_ERR_MASK=0x0;
ISM.RX_BIST_SW_ERR_MASK_REG.RX_BIST_SPARE6_SW_ERR_MASK=0x0;
ISM.RX_BIST_SW_ERR_MASK_REG.RX_BIST_SPARE7_SW_ERR_MASK=0x0;
ISM.RX_BIST_SW_ERR_MASK_REG.RX_BIST_SPARE8_SW_ERR_MASK=0x0;
ISM.RX_BIST_SW_ERR_MASK_REG.RX_BIST_SPARE9_SW_ERR_MASK=0x0;
ISM.RX_BIST_SW_ERR_MASK_REG.RX_BIST_SPARE10_SW_ERR_MASK=0x0;
ISM.RX_BIST_SW_ERR_MASK_REG.RX_BIST_SPARE11_SW_ERR_MASK=0x0;
ISM.RX_BIST_SW_ERR_MASK_REG.RX_BIST_SPARE12_SW_ERR_MASK=0x0;
ISM.RX_BIST_SW_ERR_MASK_REG.RX_BIST_SPARE13_SW_ERR_MASK=0x0;
ISM.RX_BIST_SW_ERR_MASK_REG.RX_BIST_SPARE14_SW_ERR_MASK=0x0;
ISM.RX_BIST_SW_ERR_MASK_REG.RX_BIST_SPARE15_SW_ERR_MASK=0x0;
ISM.RX_BIST_SW_ERR_MASK_REG.RX_BIST_SPARE16_SW_ERR_MASK=0x0;
ISM.TX_BIST_SW_ERR_MASK_REG.TX_PHASE_MISMATCH_SW_ERR_MASK=0x0;
ISM.TX_BIST_SW_ERR_MASK_REG.TX_PHASE_STEP_SW_ERR_MASK=0x0;
ISM.TX_BIST_SW_ERR_MASK_REG.TX_BIST_SPARE1_SW_ERR_MASK=0x0;
ISM.TX_BIST_SW_ERR_MASK_REG.TX_BIST_SPARE2_SW_ERR_MASK=0x0;
ISM.TX_BIST_SW_ERR_MASK_REG.TX_BIST_SPARE3_SW_ERR_MASK=0x0;
ISM.TX_BIST_SW_ERR_MASK_REG.TX_BIST_SPARE4_SW_ERR_MASK=0x0;
ISM.TX_BIST_SW_ERR_MASK_REG.TX_BIST_SPARE5_SW_ERR_MASK=0x0;
ISM.TX_BIST_SW_ERR_MASK_REG.TX_BIST_SPARE6_SW_ERR_MASK=0x0;
ISM.TX_BIST_SW_ERR_MASK_REG.TX_BIST_SPARE7_SW_ERR_MASK=0x0;
ISM.TX_BIST_SW_ERR_MASK_REG.TX_BIST_SPARE8_SW_ERR_MASK=0x0;
ISM.TX_BIST_SW_ERR_MASK_REG.TX_BIST_SPARE9_SW_ERR_MASK=0x0;
ISM.TX_BIST_SW_ERR_MASK_REG.TX_BIST_SPARE10_SW_ERR_MASK=0x0;
ISM.TX_BIST_SW_ERR_MASK_REG.TX_BIST_SPARE11_SW_ERR_MASK=0x0;
ISM.TX_BIST_SW_ERR_MASK_REG.TX_BIST_SPARE12_SW_ERR_MASK=0x0;
ISM.TX_BIST_SW_ERR_MASK_REG.TX_BIST_SPARE13_SW_ERR_MASK=0x0;
ISM.TX_BIST_SW_ERR_MASK_REG.TX_BIST_SPARE14_SW_ERR_MASK=0x0;
ISM.TX_BIST_SW_ERR_MASK_REG.TX_BIST_SPARE15_SW_ERR_MASK=0x0;
ISM.TX_BIST_SW_ERR_MASK_REG.TX_BIST_SPARE16_SW_ERR_MASK=0x0;
ISM.BB_BIST_SW_ERR_MASK_REG.RX_IF_GAIN_SW_ERR_MASK=0x0;
ISM.BB_BIST_SW_ERR_MASK_REG.RX_IF_HPF_SW_ERR_MASK=0x0;
ISM.BB_BIST_SW_ERR_MASK_REG.RX_IF_LPF_SW_ERR_MASK=0x0;
ISM.BB_BIST_SW_ERR_MASK_REG.RX_IQ_MISMATCH_SW_ERR_MASK=0x0;
ISM.BB_BIST_SW_ERR_MASK_REG.ADC_PDC_LINEARITY_SW_ERR_MASK=0x0;
ISM.BB_BIST_SW_ERR_MASK_REG.ADC_PDC_SPUR_DYN_RANGE_SW_ERR_MASK=0x0;
ISM.BB_BIST_SW_ERR_MASK_REG.BB_BIST_SPARE1_SW_ERR_MASK=0x0;
ISM.BB_BIST_SW_ERR_MASK_REG.BB_BIST_SPARE2_SW_ERR_MASK=0x0;
ISM.BB_BIST_SW_ERR_MASK_REG.BB_BIST_SPARE3_SW_ERR_MASK=0x0;
ISM.BB_BIST_SW_ERR_MASK_REG.BB_BIST_SPARE4_SW_ERR_MASK=0x0;
ISM.BB_BIST_SW_ERR_MASK_REG.BB_BIST_SPARE5_SW_ERR_MASK=0x0;
ISM.BB_BIST_SW_ERR_MASK_REG.BB_BIST_SPARE6_SW_ERR_MASK=0x0;
ISM.BB_BIST_SW_ERR_MASK_REG.BB_BIST_SPARE7_SW_ERR_MASK=0x0;
ISM.BB_BIST_SW_ERR_MASK_REG.BB_BIST_SPARE8_SW_ERR_MASK=0x0;
ISM.BB_BIST_SW_ERR_MASK_REG.BB_BIST_SPARE9_SW_ERR_MASK=0x0;
ISM.BB_BIST_SW_ERR_MASK_REG.BB_BIST_SPARE10_SW_ERR_MASK=0x0;
ISM.BB_BIST_SW_ERR_MASK_REG.BB_BIST_SPARE11_SW_ERR_MASK=0x0;
ISM.BB_BIST_SW_ERR_MASK_REG.BB_BIST_SPARE12_SW_ERR_MASK=0x0;
ISM.BB_BIST_SW_ERR_MASK_REG.BB_BIST_SPARE13_SW_ERR_MASK=0x0;
ISM.BB_BIST_SW_ERR_MASK_REG.BB_BIST_SPARE14_SW_ERR_MASK=0x0;
ISM.BB_BIST_SW_ERR_MASK_REG.BB_BIST_SPARE15_SW_ERR_MASK=0x0;
ISM.BB_BIST_SW_ERR_MASK_REG.BB_BIST_SPARE16_SW_ERR_MASK=0x0;
ISM.M7_RFE_SW_ERR_MASK_REG.M7_RFE_HARD_FAULT_SW_ERR_MASK=0x0;
ISM.M7_RFE_SW_ERR_MASK_REG.M7_RFE_MEM_MANAGE_SW_ERR_MASK=0x0;
ISM.M7_RFE_SW_ERR_MASK_REG.M7_RFE_BUS_FAULT_SW_ERR_MASK=0x0;
ISM.M7_RFE_SW_ERR_MASK_REG.M7_RFE_USEAGE_FAULT_SW_ERR_MASK=0x0;
ISM.M7_RFE_SW_ERR_MASK_REG.M7_RFE_SPARE1_SW_ERR_MASK=0x0;
ISM.M7_RFE_SW_ERR_MASK_REG.M7_RFE_SPARE2_SW_ERR_MASK=0x0;
ISM.M7_RFE_SW_ERR_MASK_REG.M7_RFE_SPARE3_SW_ERR_MASK=0x0;
ISM.M7_RFE_SW_ERR_MASK_REG.M7_RFE_SPARE4_SW_ERR_MASK=0x0;
ISM.M7_RFE_SW_ERR_MASK_REG.M7_RFE_SPARE5_SW_ERR_MASK=0x0;
ISM.M7_RFE_SW_ERR_MASK_REG.M7_RFE_SPARE6_SW_ERR_MASK=0x0;
ISM.M7_RFE_SW_ERR_MASK_REG.M7_RFE_SPARE7_SW_ERR_MASK=0x0;
ISM.M7_RFE_SW_ERR_MASK_REG.M7_RFE_SPARE8_SW_ERR_MASK=0x0;
ISM.M7_RFE_SW_ERR_MASK_REG.M7_RFE_SPARE9_SW_ERR_MASK=0x0;
ISM.M7_RFE_SW_ERR_MASK_REG.M7_RFE_SPARE10_SW_ERR_MASK=0x0;
ISM.M7_RFE_SW_ERR_MASK_REG.M7_RFE_SPARE11_SW_ERR_MASK=0x0;
ISM.M7_RFE_SW_ERR_MASK_REG.M7_RFE_SPARE12_SW_ERR_MASK=0x0;
ISM.M7_RFE_SW_ERR_MASK_REG.M7_RFE_SPARE13_SW_ERR_MASK=0x0;
ISM.M7_RFE_SW_ERR_MASK_REG.M7_RFE_SPARE14_SW_ERR_MASK=0x0;
ISM.M7_RFE_SW_ERR_MASK_REG.M7_RFE_SPARE15_SW_ERR_MASK=0x0;
ISM.M7_RFE_SW_ERR_MASK_REG.M7_RFE_SPARE16_SW_ERR_MASK=0x0;
ISM.REG_CHK_SW_ERR_MASK_REG.REG_CHK_CRC_SW_ERR_MASK=0x0;
ISM.REG_CHK_SW_ERR_MASK_REG.REGISTER_PROG_SW_ERR_MASK=0x0;
ISM.REG_CHK_SW_ERR_MASK_REG.REG_CHK_SPARE1_SW_ERR_MASK=0x0;
ISM.REG_CHK_SW_ERR_MASK_REG.REG_CHK_SPARE2_SW_ERR_MASK=0x0;
ISM.REG_CHK_SW_ERR_MASK_REG.REG_CHK_SPARE3_SW_ERR_MASK=0x0;
ISM.REG_CHK_SW_ERR_MASK_REG.REG_CHK_SPARE4_SW_ERR_MASK=0x0;
ISM.REG_CHK_SW_ERR_MASK_REG.REG_CHK_SPARE5_SW_ERR_MASK=0x0;
ISM.REG_CHK_SW_ERR_MASK_REG.REG_CHK_SPARE6_SW_ERR_MASK=0x0;
ISM.REG_CHK_SW_ERR_MASK_REG.REG_CHK_SPARE7_SW_ERR_MASK=0x0;
ISM.REG_CHK_SW_ERR_MASK_REG.REG_CHK_SPARE8_SW_ERR_MASK=0x0;
ISM.REG_CHK_SW_ERR_MASK_REG.REG_CHK_SPARE9_SW_ERR_MASK=0x0;
ISM.REG_CHK_SW_ERR_MASK_REG.REG_CHK_SPARE10_SW_ERR_MASK=0x0;
ISM.REG_CHK_SW_ERR_MASK_REG.REG_CHK_SPARE11_SW_ERR_MASK=0x0;
ISM.REG_CHK_SW_ERR_MASK_REG.REG_CHK_SPARE12_SW_ERR_MASK=0x0;
ISM.REG_CHK_SW_ERR_MASK_REG.REG_CHK_SPARE13_SW_ERR_MASK=0x0;
ISM.REG_CHK_SW_ERR_MASK_REG.REG_CHK_SPARE14_SW_ERR_MASK=0x0;
ISM.REG_CHK_SW_ERR_MASK_REG.REG_CHK_SPARE15_SW_ERR_MASK=0x0;
ISM.REG_CHK_SW_ERR_MASK_REG.REG_CHK_SPARE16_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE1_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE2_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE3_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE4_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE5_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE6_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE7_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE8_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE9_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE10_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE11_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE12_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE13_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE14_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE15_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE16_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE17_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE18_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE19_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE20_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE21_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE22_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE23_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE24_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE25_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE26_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE27_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE28_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE29_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE30_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE31_SW_ERR_MASK=0x0;
ISM.GENERIC_SW_ERR_MASK_REG.GENERIC_SPARE32_SW_ERR_MASK=0x0;
ISM.TX_ERR_MON_REG1.SUP_LDO1_OV_0P9V_TX1_SW_ERR_MON=0x1;
ISM.TX_ERR_MON_REG1.SUP_LDO2_OV_0P9V_TX2_SW_ERR_MON=0x1;
ISM.TX_ERR_MON_REG1.SUP_LDO3_OV_0P9V_TX3_SW_ERR_MON=0x1;
ISM.TX_ERR_MON_REG1.SUP_LDO4_OV_0P9V_TX4_SW_ERR_MON=0x1;
ISM.TX_ERR_MON_REG1.SUP_LDO1_OV_1P1V_TX1_SW_ERR_MON=0x1;
ISM.TX_ERR_MON_REG1.SUP_LDO2_OV_1P1V_TX2_SW_ERR_MON=0x1;
ISM.TX_ERR_MON_REG1.SUP_LDO3_OV_1P1V_TX3_SW_ERR_MON=0x1;
ISM.TX_ERR_MON_REG1.SUP_LDO4_OV_1P1V_TX4_SW_ERR_MON=0x1;
ISM.TX_ERR_MON_REG1.SUP_LDO1_UV_0P9V_TX1_SW_ERR_MON=0x1;
ISM.TX_ERR_MON_REG1.SUP_LDO2_UV_0P9V_TX2_SW_ERR_MON=0x1;
ISM.TX_ERR_MON_REG1.SUP_LDO3_UV_0P9V_TX3_SW_ERR_MON=0x1;
ISM.TX_ERR_MON_REG1.SUP_LDO4_UV_0P9V_TX4_SW_ERR_MON=0x1;
ISM.TX_ERR_MON_REG1.SUP_LDO1_UV_1P1V_TX1_SW_ERR_MON=0x1;
ISM.TX_ERR_MON_REG1.SUP_LDO2_UV_1P1V_TX2_SW_ERR_MON=0x1;
ISM.TX_ERR_MON_REG1.SUP_LDO3_UV_1P1V_TX3_SW_ERR_MON=0x1;
ISM.TX_ERR_MON_REG1.SUP_LDO4_UV_1P1V_TX4_SW_ERR_MON=0x1;
ISM.TX_ERR_MON_REG1.BB_TX1_ERR_MON=0x0;
ISM.TX_ERR_MON_REG1.BB_TX2_ERR_MON=0x0;
ISM.TX_ERR_MON_REG1.BB_TX3_ERR_MON=0x0;
ISM.TX_ERR_MON_REG1.BB_TX4_ERR_MON=0x0;
ISM.TX_ERR_MON_REG1.PAOUT_RTM_TX1_ERR_MON=0x0;
ISM.TX_ERR_MON_REG1.PAOUT_RTM_TX2_ERR_MON=0x0;
ISM.TX_ERR_MON_REG1.PAOUT_RTM_TX3_ERR_MON=0x0;
ISM.TX_ERR_MON_REG1.PAOUT_RTM_TX4_ERR_MON=0x0;
ISM.TX_ERR_MON_REG2.REG_CRC_TX1_ERR_MON=0x1;
ISM.TX_ERR_MON_REG2.REG_CRC_TX2_ERR_MON=0x1;
ISM.TX_ERR_MON_REG2.REG_CRC_TX3_ERR_MON=0x1;
ISM.TX_ERR_MON_REG2.REG_CRC_TX4_ERR_MON=0x1;
ISM.TX_ERR_MON_REG2.MOSI_CRC_TX1_ERR_MON=0x1;
ISM.TX_ERR_MON_REG2.MOSI_CRC_TX2_ERR_MON=0x1;
ISM.TX_ERR_MON_REG2.MOSI_CRC_TX3_ERR_MON=0x1;
ISM.TX_ERR_MON_REG2.MOSI_CRC_TX4_ERR_MON=0x1;
ISM.TX_ERR_MON_REG2.MISO_CRC_TX1_ERR_MON=0x1;
ISM.TX_ERR_MON_REG2.MISO_CRC_TX2_ERR_MON=0x1;
ISM.TX_ERR_MON_REG2.MISO_CRC_TX3_ERR_MON=0x1;
ISM.TX_ERR_MON_REG2.MISO_CRC_TX4_ERR_MON=0x1;
ISM.TX_ERR_MON_REG2.PHASE_DIF_TX12_SW_ERR_MON=0x1;
ISM.TX_ERR_MON_REG2.PHASE_DIF_TX23_SW_ERR_MON=0x1;
ISM.TX_ERR_MON_REG2.PHASE_DIF_TX34_SW_ERR_MON=0x1;
ISM.TX_ERR_MON_REG2.WR_SLVERR_TX1_ERR_MON=0x1;
ISM.TX_ERR_MON_REG2.WR_SLVERR_TX2_ERR_MON=0x1;
ISM.TX_ERR_MON_REG2.WR_SLVERR_TX3_ERR_MON=0x1;
ISM.TX_ERR_MON_REG2.WR_SLVERR_TX4_ERR_MON=0x1;
ISM.TX_ERR_MON_REG2.RD_SLVERR_TX1_ERR_MON=0x1;
ISM.TX_ERR_MON_REG2.RD_SLVERR_TX2_ERR_MON=0x1;
ISM.TX_ERR_MON_REG2.RD_SLVERR_TX3_ERR_MON=0x1;
ISM.TX_ERR_MON_REG2.RD_SLVERR_TX4_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO1_I_OV_LPF_RX1_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO2_I_OV_LPF_RX2_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO3_I_OV_LPF_RX3_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO4_I_OV_LPF_RX4_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO5_Q_OV_LPF_RX1_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO6_Q_OV_LPF_RX2_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO7_Q_OV_LPF_RX3_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO8_Q_OV_LPF_RX4_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO1_I_UV_LPF_RX1_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO2_I_UV_LPF_RX2_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO3_I_UV_LPF_RX3_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO4_I_UV_LPF_RX4_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO5_Q_UV_LPF_RX1_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO6_Q_UV_LPF_RX2_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO7_Q_UV_LPF_RX3_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO8_Q_UV_LPF_RX4_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO1_OV_LNA_RX1_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO2_OV_LNA_RX2_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO3_OV_LNA_RX3_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO4_OV_LNA_RX4_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO1_UV_LNA_RX1_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO2_UV_LNA_RX2_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO3_UV_LNA_RX3_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO4_UV_LNA_RX4_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO1_OV_LOI_RX1_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO2_OV_LOI_RX2_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO3_OV_LOI_RX3_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO4_OV_LOI_RX4_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO1_UV_LOI_RX1_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO2_UV_LOI_RX2_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO3_UV_LOI_RX3_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG1.SUP_LDO4_UV_LOI_RX4_SW_ERR_MON=0x1;
ISM.RX_ERR_MON_REG2.BB_RX1_ERR_MON=0x0;
ISM.RX_ERR_MON_REG2.BB_RX2_ERR_MON=0x0;
ISM.RX_ERR_MON_REG2.BB_RX3_ERR_MON=0x0;
ISM.RX_ERR_MON_REG2.BB_RX4_ERR_MON=0x0;
ISM.RX_ERR_MON_REG2.RF_I_LOW_RX1_ERR_MON=0x0;
ISM.RX_ERR_MON_REG2.RF_I_LOW_RX2_ERR_MON=0x0;
ISM.RX_ERR_MON_REG2.RF_I_LOW_RX3_ERR_MON=0x0;
ISM.RX_ERR_MON_REG2.RF_I_LOW_RX4_ERR_MON=0x0;
ISM.RX_ERR_MON_REG2.RF_Q_LOW_RX1_ERR_MON=0x0;
ISM.RX_ERR_MON_REG2.RF_Q_LOW_RX2_ERR_MON=0x0;
ISM.RX_ERR_MON_REG2.RF_Q_LOW_RX3_ERR_MON=0x0;
ISM.RX_ERR_MON_REG2.RF_Q_LOW_RX4_ERR_MON=0x0;
ISM.RX_ERR_MON_REG2.VGA1_SAT_RX1_ERR_MON=0x0;
ISM.RX_ERR_MON_REG2.VGA1_SAT_RX2_ERR_MON=0x0;
ISM.RX_ERR_MON_REG2.VGA1_SAT_RX3_ERR_MON=0x0;
ISM.RX_ERR_MON_REG2.VGA1_SAT_RX4_ERR_MON=0x0;
ISM.RX_ERR_MON_REG2.VGA2_SAT_RX1_ERR_MON=0x0;
ISM.RX_ERR_MON_REG2.VGA2_SAT_RX2_ERR_MON=0x0;
ISM.RX_ERR_MON_REG2.VGA2_SAT_RX3_ERR_MON=0x0;
ISM.RX_ERR_MON_REG2.VGA2_SAT_RX4_ERR_MON=0x0;
ISM.RX_ERR_MON_REG3.REG_CRC_RX1_ERR_MON=0x1;
ISM.RX_ERR_MON_REG3.REG_CRC_RX2_ERR_MON=0x1;
ISM.RX_ERR_MON_REG3.REG_CRC_RX3_ERR_MON=0x1;
ISM.RX_ERR_MON_REG3.REG_CRC_RX4_ERR_MON=0x1;
ISM.RX_ERR_MON_REG3.MOSI_CRC_RX1_ERR_MON=0x1;
ISM.RX_ERR_MON_REG3.MOSI_CRC_RX2_ERR_MON=0x1;
ISM.RX_ERR_MON_REG3.MOSI_CRC_RX3_ERR_MON=0x1;
ISM.RX_ERR_MON_REG3.MOSI_CRC_RX4_ERR_MON=0x1;
ISM.RX_ERR_MON_REG3.MISO_CRC_RX1_ERR_MON=0x1;
ISM.RX_ERR_MON_REG3.MISO_CRC_RX2_ERR_MON=0x1;
ISM.RX_ERR_MON_REG3.MISO_CRC_RX3_ERR_MON=0x1;
ISM.RX_ERR_MON_REG3.MISO_CRC_RX4_ERR_MON=0x1;
ISM.RX_ERR_MON_REG3.WR_SLVERR_RX1_ERR_MON=0x1;
ISM.RX_ERR_MON_REG3.WR_SLVERR_RX2_ERR_MON=0x1;
ISM.RX_ERR_MON_REG3.WR_SLVERR_RX3_ERR_MON=0x1;
ISM.RX_ERR_MON_REG3.WR_SLVERR_RX4_ERR_MON=0x1;
ISM.RX_ERR_MON_REG3.RD_SLVERR_RX1_ERR_MON=0x1;
ISM.RX_ERR_MON_REG3.RD_SLVERR_RX2_ERR_MON=0x1;
ISM.RX_ERR_MON_REG3.RD_SLVERR_RX3_ERR_MON=0x1;
ISM.RX_ERR_MON_REG3.RD_SLVERR_RX4_ERR_MON=0x1;
ISM.CHIRP_ERR_MON_REG.SUP_LDO1_OV_VCO_1V8_CHIRP_SW_ERR_MON=0x1;
ISM.CHIRP_ERR_MON_REG.SUP_LDO2_OV_VCO_0V9_CHIRP_SW_ERR_MON=0x1;
ISM.CHIRP_ERR_MON_REG.SUP_LDO3_OV_PFDCP_1V8_CHIRP_SW_ERR_MON=0x1;
ISM.CHIRP_ERR_MON_REG.SUP_LDO4_OV_PFDCP_0V9_CHIRP_SW_ERR_MON=0x1;
ISM.CHIRP_ERR_MON_REG.SUP_LDO5_OV_PDIV_0V9_CHIRP_SW_ERR_MON=0x1;
ISM.CHIRP_ERR_MON_REG.SUP_LDO6_OV_DIGCORE_0V9_CHIRP_SW_ERR_MON=0x1;
ISM.CHIRP_ERR_MON_REG.SUP_LDO1_UV_VCO_1V8_CHIRP_SW_ERR_MON=0x1;
ISM.CHIRP_ERR_MON_REG.SUP_LDO2_UV_VCO_0V9_CHIRP_SW_ERR_MON=0x1;
ISM.CHIRP_ERR_MON_REG.SUP_LDO3_UV_PFDCP_1V8_CHIRP_SW_ERR_MON=0x1;
ISM.CHIRP_ERR_MON_REG.SUP_LDO4_UV_PFDCP_0V9_CHIRP_SW_ERR_MON=0x1;
ISM.CHIRP_ERR_MON_REG.SUP_LDO5_UV_PDIV_0V9_CHIRP_SW_ERR_MON=0x1;
ISM.CHIRP_ERR_MON_REG.SUP_LDO6_UV_DIGCORE_0V9_CHIRP_SW_ERR_MON=0x1;
ISM.CHIRP_ERR_MON_REG.UNLOCK_CHIRP_ERR_MON=0x0;
ISM.CHIRP_ERR_MON_REG.SD_CHIRP_ERR_MON=0x0;
ISM.CHIRP_ERR_MON_REG.VCO_FREQ_CHIRP_ERR_MON=0x1;
ISM.CHIRP_ERR_MON_REG.AAFC_CHIRP_ERR_MON=0x1;
ISM.CHIRP_ERR_MON_REG.INTERFACE_STUCK_CHIRP_ERR_MON=0x1;
ISM.CHIRP_ERR_MON_REG.REG_CRC_CHIRP_ERR_MON=0x1;
ISM.CHIRP_ERR_MON_REG.MOSI_CRC_CHIRP_ERR_MON=0x1;
ISM.CHIRP_ERR_MON_REG.MISO_CRC_CHIRP_ERR_MON=0x1;
ISM.CHIRP_ERR_MON_REG.VTUNE_LOW_CHIRP_ERR_MON=0x0;
ISM.CHIRP_ERR_MON_REG.VTUNE_HIGH_CHIRP_ERR_MON=0x0;
ISM.CHIRP_ERR_MON_REG.LEVEL_LOW_CHIRP_ERR_MON=0x0;
ISM.CHIRP_ERR_MON_REG.LEVEL_HIGH_CHIRP_ERR_MON=0x0;
ISM.CHIRP_ERR_MON_REG.APB_CONFLICT_CHIRP_ERR_MON=0x1;
ISM.CHIRP_ERR_MON_REG.LI_CHIRP_ERR_MON=0x0;
ISM.CHIRP_ERR_MON_REG.CG_CHIRP_ERR_MON=0x0;
ISM.CHIRP_ERR_MON_REG.WR_SLVERR_CHIRP_ERR_MON=0x1;
ISM.CHIRP_ERR_MON_REG.RD_SLVERR_CHIRP_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.SUP_LDO1_OV_XO_CORE_MCGEN_SW_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.SUP_LDO2_OV_XO_OUT_MCGEN_SW_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.SUP_LDO3_OV_MCGEN_SW_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.SUP_LDO4_OV_DCO_CAPBANK_MCGEN_SW_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.SUP_LDO5_OV_DCO_BUFFER_MCGEN_SW_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.SUP_LDO6_OV_DIV3_MCGEN_SW_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.SUP_LDO7_OV_SAMPLER_MCGEN_SW_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.SUP_LDO8_OV_DIGITAL_MCGEN_SW_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.SUP_LDO1_UV_XO_CORE_MCGEN_SW_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.SUP_LDO2_UV_XO_OUT_MCGEN_SW_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.SUP_LDO3_UV_MCGEN_SW_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.SUP_LDO4_UV_DCO_CAPBANK_MCGEN_SW_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.SUP_LDO5_UV_DCO_BUFFER_MCGEN_SW_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.SUP_LDO6_UV_DIV3_MCGEN_SW_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.SUP_LDO7_UV_SAMPLER_MCGEN_SW_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.SUP_LDO8_UV_DIGITAL_MCGEN_SW_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.XO_XOCLK_DET_MCGEN_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.XO_CLKIN_DET_MCGEN_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.XO_PLLCLK_DET_MCGEN_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.XO_CHIRP_DET_MCGEN_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.DC_DET_LOW_MCGEN_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.DC_DET_HIGH_MCGEN_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.FEQ40_OV_MCGEN_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.FEQ40_UND_MCGEN_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.GLITCH_POS_MCGEN_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.GLITCH_NEG_MCGEN_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.ADPLL_LOCK_MCGEN_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.ADPLL_DCO_LEVEL_MAX_MCGEN_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.ADPLL_DCO_LEVEL_MIN_MCGEN_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG1.ADPLL_FREQ_MCGEN_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG2.REG_CRC_ADPLL_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG2.MOSI_CRC_ADPLL_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG2.MISO_CRC_ADPLL_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG2.REG_CRC_MCGEN_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG2.MOSI_CRC_MCGEN_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG2.MISO_CRC_MCGEN_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG2.WR_SLVERR_MCGEN_ERR_MON=0x1;
ISM.MCGEN_ADPLL_ERR_MON_REG2.RD_SLVERR_MCGEN_ERR_MON=0x1;
ISM.LO_SPIM_ISM_ERR_MON_REG.SUP_LDO1_OV_PA_LO_SW_ERR_MON=0x1;
ISM.LO_SPIM_ISM_ERR_MON_REG.SUP_LDO2_OV_LNA_LO_SW_ERR_MON=0x1;
ISM.LO_SPIM_ISM_ERR_MON_REG.SUP_LDO3_OV_LOX4_LO_SW_ERR_MON=0x1;
ISM.LO_SPIM_ISM_ERR_MON_REG.SUP_LDO4_OV_DRIVER_LO_SW_ERR_MON=0x1;
ISM.LO_SPIM_ISM_ERR_MON_REG.SUP_LDO1_UV_PA_LO_SW_ERR_MON=0x1;
ISM.LO_SPIM_ISM_ERR_MON_REG.SUP_LDO2_UV_LNA_LO_SW_ERR_MON=0x1;
ISM.LO_SPIM_ISM_ERR_MON_REG.SUP_LDO3_UV_LOX4_LO_SW_ERR_MON=0x1;
ISM.LO_SPIM_ISM_ERR_MON_REG.SUP_LDO4_UV_DRIVER_LO_SW_ERR_MON=0x1;
ISM.LO_SPIM_ISM_ERR_MON_REG.BB_LOIN_INTERFACE_ERR_MON=0x0;
ISM.LO_SPIM_ISM_ERR_MON_REG.REG_CRC_INTERFACE_ERR_MON=0x1;
ISM.LO_SPIM_ISM_ERR_MON_REG.REG_CRC_SPIM_ERR_MON=0x1;
ISM.LO_SPIM_ISM_ERR_MON_REG.REG_CRC_ISM_ERR_MON=0x1;
ISM.LO_SPIM_ISM_ERR_MON_REG.MOSI_CRC_INTERFACE_ERR_MON=0x1;
ISM.LO_SPIM_ISM_ERR_MON_REG.MISO_CRC_INTERFACE_ERR_MON=0x1;
ISM.LO_SPIM_ISM_ERR_MON_REG.MOSI_TRN_RD_CRC_SPIM_ERR_MON=0x1;
ISM.LO_SPIM_ISM_ERR_MON_REG.MISO_TRN_RD_CRC_SPIM_ERR_MON=0x1;
ISM.LO_SPIM_ISM_ERR_MON_REG.MOSI_TRN_WR_CRC_SPIM_ERR_MON=0x1;
ISM.LO_SPIM_ISM_ERR_MON_REG.MISO_TRN_WR_CRC_SPIM_ERR_MON=0x1;
ISM.LO_SPIM_ISM_ERR_MON_REG.MOSI_CRC_SPIM_ERR_MON=0x1;
ISM.LO_SPIM_ISM_ERR_MON_REG.MISO_CRC_SPIM_ERR_MON=0x1;
ISM.LO_SPIM_ISM_ERR_MON_REG.MOSI_CRC_ISM_ERR_MON=0x1;
ISM.LO_SPIM_ISM_ERR_MON_REG.MISO_CRC_ISM_ERR_MON=0x1;
ISM.LO_SPIM_ISM_ERR_MON_REG.WR_SLVERR_INTERFACE_ERR_MON=0x1;
ISM.LO_SPIM_ISM_ERR_MON_REG.RD_SLVERR_INTERFACE_ERR_MON=0x1;
ISM.LO_SPIM_ISM_ERR_MON_REG.WR_SLVERR_SPIM_ERR_MON=0x1;
ISM.LO_SPIM_ISM_ERR_MON_REG.RD_SLVERR_SPIM_ERR_MON=0x1;
ISM.LO_SPIM_ISM_ERR_MON_REG.WR_SLVERR_ISM_ERR_MON=0x1;
ISM.LO_SPIM_ISM_ERR_MON_REG.RD_SLVERR_ISM_ERR_MON=0x1;
ISM.RXBIST_ERR_MON_REG.SUP_LDO1_OV_0P9V_RXBIST_SW_ERR_MON=0x1;
ISM.RXBIST_ERR_MON_REG.SUP_LDO2_OV_1P1V_RXBIST_SW_ERR_MON=0x1;
ISM.RXBIST_ERR_MON_REG.SUP_LDO3_OV_DIG_0P9V_RXBIST_SW_ERR_MON=0x1;
ISM.RXBIST_ERR_MON_REG.SUP_LDO1_UV_0P9V_RXBIST_SW_ERR_MON=0x1;
ISM.RXBIST_ERR_MON_REG.SUP_LDO2_UV_1P1V_RXBIST_SW_ERR_MON=0x1;
ISM.RXBIST_ERR_MON_REG.SUP_LDO3_UV_DIG_0P9V_RXBIST_SW_ERR_MON=0x1;
ISM.RXBIST_ERR_MON_REG.REG_CRC_RXBIST_ERR_MON=0x1;
ISM.RXBIST_ERR_MON_REG.MOSI_CRC_RXBIST_ERR_MON=0x1;
ISM.RXBIST_ERR_MON_REG.MISO_CRC_RXBIST_ERR_MON=0x1;
ISM.RXBIST_ERR_MON_REG.WR_SLVERR_RXBIST_ERR_MON=0x1;
ISM.RXBIST_ERR_MON_REG.RD_SLVERR_RXBIST_ERR_MON=0x1;
ISM.GB_GLDO_ERR_MON_REG.OV_GLD1V4_GLDO_ERR_MON=0x0;
ISM.GB_GLDO_ERR_MON_REG.OV_GLD1V3_GLDO_ERR_MON=0x0;
ISM.GB_GLDO_ERR_MON_REG.OV_HLD1V8_GLDO_ERR_MON=0x0;
ISM.GB_GLDO_ERR_MON_REG.OV_PMC1V8_GLDO_ERR_MON=0x0;
ISM.GB_GLDO_ERR_MON_REG.UV_GLD1V4_GLDO_ERR_MON=0x0;
ISM.GB_GLDO_ERR_MON_REG.UV_GLD1V3_GLDO_ERR_MON=0x0;
ISM.GB_GLDO_ERR_MON_REG.UV_HLD1V8_GLDO_ERR_MON=0x0;
ISM.GB_GLDO_ERR_MON_REG.UV_PMC1V8_GLDO_ERR_MON=0x0;
ISM.GB_GLDO_ERR_MON_REG.REG_CRC_GLOBAL_BIAS_ERR_MON=0x1;
ISM.GB_GLDO_ERR_MON_REG.MOSI_CRC_GLOBAL_BIAS_ERR_MON=0x1;
ISM.GB_GLDO_ERR_MON_REG.MISO_CRC_GLOBAL_BIAS_ERR_MON=0x1;
ISM.GB_GLDO_ERR_MON_REG.REG_CRC_GLDO_ERR_MON=0x1;
ISM.GB_GLDO_ERR_MON_REG.MOSI_CRC_GLDO_ERR_MON=0x1;
ISM.GB_GLDO_ERR_MON_REG.MISO_CRC_GLDO_ERR_MON=0x1;
ISM.GB_GLDO_ERR_MON_REG.WR_SLVERR_GLOBAL_BIAS_ERR_MON=0x1;
ISM.GB_GLDO_ERR_MON_REG.RD_SLVERR_GLOBAL_BIAS_ERR_MON=0x1;
ISM.GB_GLDO_ERR_MON_REG.WR_SLVERR_GLDO_ERR_MON=0x1;
ISM.GB_GLDO_ERR_MON_REG.RD_SLVERR_GLDO_ERR_MON=0x1;
ISM.ATB_TE_RCOSC_ERR_MON_REG.SUP_LDO1_OV_0V9_ATB_SW_ERR_MON=0x1;
ISM.ATB_TE_RCOSC_ERR_MON_REG.SUP_LDO1_OV_1V35_ATB_SW_ERR_MON=0x1;
ISM.ATB_TE_RCOSC_ERR_MON_REG.SUP_LDO1_OV_BUFFER_1V_ATB_SW_ERR_MON=0x1;
ISM.ATB_TE_RCOSC_ERR_MON_REG.SUP_LDO1_UV_0V9_ATB_SW_ERR_MON=0x1;
ISM.ATB_TE_RCOSC_ERR_MON_REG.SUP_LDO1_UV_1V35_ATB_SW_ERR_MON=0x1;
ISM.ATB_TE_RCOSC_ERR_MON_REG.SUP_LDO1_UV_BUFFER_1V_ATB_SW_ERR_MON=0x1;
ISM.ATB_TE_RCOSC_ERR_MON_REG.SUP_LDO1_OV_RCCAL_SW_ERR_MON=0x1;
ISM.ATB_TE_RCOSC_ERR_MON_REG.SUP_LDO1_UV_RCCAL_SW_ERR_MON=0x1;
ISM.ATB_TE_RCOSC_ERR_MON_REG.LOCKSTEP_TE_ERR_MON=0x0;
ISM.ATB_TE_RCOSC_ERR_MON_REG.TXRX_CNTRL_STUCKAT_TE_ERR_MON=0x0;
ISM.ATB_TE_RCOSC_ERR_MON_REG.PR_CAL_TIMEOUT_TX_TE_ERR_MON=0x1;
ISM.ATB_TE_RCOSC_ERR_MON_REG.REG_CRC_ATB_ERR_MON=0x1;
ISM.ATB_TE_RCOSC_ERR_MON_REG.MOSI_CRC_ATB_ERR_MON=0x1;
ISM.ATB_TE_RCOSC_ERR_MON_REG.MISO_CRC_ATB_ERR_MON=0x1;
ISM.ATB_TE_RCOSC_ERR_MON_REG.REG_CRC_TE_ERR_MON=0x1;
ISM.ATB_TE_RCOSC_ERR_MON_REG.MOSI_CRC_TE_ERR_MON=0x1;
ISM.ATB_TE_RCOSC_ERR_MON_REG.MISO_CRC_TE_ERR_MON=0x1;
ISM.ATB_TE_RCOSC_ERR_MON_REG.REG_CRC_RCOSC_ERR_MON=0x1;
ISM.ATB_TE_RCOSC_ERR_MON_REG.MOSI_CRC_RCOSC_ERR_MON=0x1;
ISM.ATB_TE_RCOSC_ERR_MON_REG.MISO_CRC_RCOSC_ERR_MON=0x1;
ISM.ATB_TE_RCOSC_ERR_MON_REG.WR_SLVERR_ATB_ERR_MON=0x1;
ISM.ATB_TE_RCOSC_ERR_MON_REG.RD_SLVERR_ATB_ERR_MON=0x1;
ISM.ATB_TE_RCOSC_ERR_MON_REG.APB_CONFLICT_TE_ERR_MON=0x1;
ISM.ATB_TE_RCOSC_ERR_MON_REG.WR_SLVERR_TE_ERR_MON=0x1;
ISM.ATB_TE_RCOSC_ERR_MON_REG.RD_SLVERR_TE_ERR_MON=0x1;
ISM.ATB_TE_RCOSC_ERR_MON_REG.WR_SLVERR_RCOSC_ERR_MON=0x1;
ISM.ATB_TE_RCOSC_ERR_MON_REG.RD_SLVERR_RCOSC_ERR_MON=0x1;
ISM.LDO_DIG_LDO_PDC_ERR_MON_REG.OV_LDO_DIG_ERR_MON=0x1;
ISM.LDO_DIG_LDO_PDC_ERR_MON_REG.UV_LDO_DIG_ERR_MON=0x1;
ISM.LDO_DIG_LDO_PDC_ERR_MON_REG.SUP_OV_LDO_PDC12_SW_ERR_MON=0x1;
ISM.LDO_DIG_LDO_PDC_ERR_MON_REG.SUP_UV_LDO_PDC12_SW_ERR_MON=0x1;
ISM.LDO_DIG_LDO_PDC_ERR_MON_REG.SUP_OV_LDO_PDC34_SW_ERR_MON=0x1;
ISM.LDO_DIG_LDO_PDC_ERR_MON_REG.SUP_UV_LDO_PDC34_SW_ERR_MON=0x1;
ISM.LDO_DIG_LDO_PDC_ERR_MON_REG.REG_CRC_LDO_DIG_ERR_MON=0x1;
ISM.LDO_DIG_LDO_PDC_ERR_MON_REG.REG_CRC_LDO_PDC_ERR_MON=0x1;
ISM.LDO_DIG_LDO_PDC_ERR_MON_REG.MOSI_CRC_LDO_DIG_ERR_MON=0x1;
ISM.LDO_DIG_LDO_PDC_ERR_MON_REG.MOSI_CRC_LDO_PDC_ERR_MON=0x1;
ISM.LDO_DIG_LDO_PDC_ERR_MON_REG.MISO_CRC_LDO_DIG_ERR_MON=0x1;
ISM.LDO_DIG_LDO_PDC_ERR_MON_REG.MISO_CRC_LDO_PDC_ERR_MON=0x1;
ISM.LDO_DIG_LDO_PDC_ERR_MON_REG.WR_SLVERR_LDO_DIG_ERR_MON=0x1;
ISM.LDO_DIG_LDO_PDC_ERR_MON_REG.WR_SLVERR_LDO_PDC_ERR_MON=0x1;
ISM.LDO_DIG_LDO_PDC_ERR_MON_REG.RD_SLVERR_LDO_DIG_ERR_MON=0x1;
ISM.LDO_DIG_LDO_PDC_ERR_MON_REG.RD_SLVERR_LDO_PDC_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO1_OVL_LF_I_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO1_OVL_CLK_I_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO1_OVL_CLK_DIV_I_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO1_OVL_SHUNTAC_I_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO2_OVL_SHUNTDAC_I_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO1_OVL_SERIESDAC_I_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO1_OVL_QUANTISER_I_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO1_OVL_LF_Q_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO1_OVL_CLK_Q_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO1_OVL_CLK_DIV_Q_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO1_OVL_SHUNTAC_Q_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO2_OVL_SHUNTDAC_Q_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO1_OVL_SERIESDAC_Q_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO1_OVL_QUANTISER_Q_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO1_OVL_DEMUX_SHUNT_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO1_UDL_LF_I_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO1_UDL_CLK_I_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO1_UDL_CLK_DIV_I_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO1_UDL_SHUNTAC_I_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO2_UDL_SHUNTDAC_I_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO1_UDL_SERIESDAC_I_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO1_UDL_QUANTISER_I_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO1_UDL_LF_Q_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO1_UDL_CLK_Q_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO1_UDL_CLK_DIV_Q_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO1_UDL_SHUNTAC_Q_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO2_UDL_SHUNTDAC_Q_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO1_UDL_SERIESDAC_Q_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO1_UDL_QUANTISER_Q_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG1.SUP_LDO1_UDL_DEMUX_SHUNT_ADC1_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO1_OVL_LF_I_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO1_OVL_CLK_I_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO1_OVL_CLK_DIV_I_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO1_OVL_SHUNTAC_I_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO2_OVL_SHUNTDAC_I_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO1_OVL_SERIESDAC_I_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO1_OVL_QUANTISER_I_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO1_OVL_LF_Q_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO1_OVL_CLK_Q_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO1_OVL_CLK_DIV_Q_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO1_OVL_SHUNTAC_Q_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO2_OVL_SHUNTDAC_Q_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO1_OVL_SERIESDAC_Q_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO1_OVL_QUANTISER_Q_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO1_OVL_DEMUX_SHUNT_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO1_UDL_LF_I_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO1_UDL_CLK_I_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO1_UDL_CLK_DIV_I_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO1_UDL_SHUNTAC_I_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO2_UDL_SHUNTDAC_I_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO1_UDL_SERIESDAC_I_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO1_UDL_QUANTISER_I_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO1_UDL_LF_Q_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO1_UDL_CLK_Q_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO1_UDL_CLK_DIV_Q_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO1_UDL_SHUNTAC_Q_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO2_UDL_SHUNTDAC_Q_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO1_UDL_SERIESDAC_Q_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO1_UDL_QUANTISER_Q_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG2.SUP_LDO1_UDL_DEMUX_SHUNT_ADC2_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO1_OVL_LF_I_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO1_OVL_CLK_I_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO1_OVL_CLK_DIV_I_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO1_OVL_SHUNTAC_I_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO2_OVL_SHUNTDAC_I_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO1_OVL_SERIESDAC_I_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO1_OVL_QUANTISER_I_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO1_OVL_LF_Q_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO1_OVL_CLK_Q_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO1_OVL_CLK_DIV_Q_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO1_OVL_SHUNTAC_Q_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO2_OVL_SHUNTDAC_Q_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO1_OVL_SERIESDAC_Q_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO1_OVL_QUANTISER_Q_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO1_OVL_DEMUX_SHUNT_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO1_UDL_LF_I_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO1_UDL_CLK_I_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO1_UDL_CLK_DIV_I_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO1_UDL_SHUNTAC_I_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO2_UDL_SHUNTDAC_I_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO1_UDL_SERIESDAC_I_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO1_UDL_QUANTISER_I_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO1_UDL_LF_Q_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO1_UDL_CLK_Q_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO1_UDL_CLK_DIV_Q_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO1_UDL_SHUNTAC_Q_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO2_UDL_SHUNTDAC_Q_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO1_UDL_SERIESDAC_Q_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO1_UDL_QUANTISER_Q_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG3.SUP_LDO1_UDL_DEMUX_SHUNT_ADC3_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO1_OVL_LF_I_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO1_OVL_CLK_I_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO1_OVL_CLK_DIV_I_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO1_OVL_SHUNTAC_I_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO2_OVL_SHUNTDAC_I_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO1_OVL_SERIESDAC_I_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO1_OVL_QUANTISER_I_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO1_OVL_LF_Q_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO1_OVL_CLK_Q_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO1_OVL_CLK_DIV_Q_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO1_OVL_SHUNTAC_Q_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO2_OVL_SHUNTDAC_Q_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO1_OVL_SERIESDAC_Q_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO1_OVL_QUANTISER_Q_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO1_OVL_DEMUX_SHUNT_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO1_UDL_LF_I_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO1_UDL_CLK_I_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO1_UDL_CLK_DIV_I_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO1_UDL_SHUNTAC_I_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO2_UDL_SHUNTDAC_I_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO1_UDL_SERIESDAC_I_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO1_UDL_QUANTISER_I_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO1_UDL_LF_Q_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO1_UDL_CLK_Q_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO1_UDL_CLK_DIV_Q_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO1_UDL_SHUNTAC_Q_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO2_UDL_SHUNTDAC_Q_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO1_UDL_SERIESDAC_Q_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO1_UDL_QUANTISER_Q_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG4.SUP_LDO1_UDL_DEMUX_SHUNT_ADC4_SW_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG5.REG_CRC_ADC1_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG5.REG_CRC_ADC2_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG5.REG_CRC_ADC3_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG5.REG_CRC_ADC4_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG5.MOSI_CRC_ADC1_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG5.MOSI_CRC_ADC2_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG5.MOSI_CRC_ADC3_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG5.MOSI_CRC_ADC4_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG5.MISO_CRC_ADC1_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG5.MISO_CRC_ADC2_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG5.MISO_CRC_ADC3_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG5.MISO_CRC_ADC4_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG5.OV_I_ADC1_ERR_MON=0x0;
ISM.ADC_ERR_MON_REG5.OV_I_ADC2_ERR_MON=0x0;
ISM.ADC_ERR_MON_REG5.OV_I_ADC3_ERR_MON=0x0;
ISM.ADC_ERR_MON_REG5.OV_I_ADC4_ERR_MON=0x0;
ISM.ADC_ERR_MON_REG5.OV_Q_ADC1_ERR_MON=0x0;
ISM.ADC_ERR_MON_REG5.OV_Q_ADC2_ERR_MON=0x0;
ISM.ADC_ERR_MON_REG5.OV_Q_ADC3_ERR_MON=0x0;
ISM.ADC_ERR_MON_REG5.OV_Q_ADC4_ERR_MON=0x0;
ISM.ADC_ERR_MON_REG5.WR_SLVERR_ADC1_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG5.WR_SLVERR_ADC2_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG5.WR_SLVERR_ADC3_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG5.WR_SLVERR_ADC4_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG5.RD_SLVERR_ADC1_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG5.RD_SLVERR_ADC2_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG5.RD_SLVERR_ADC3_ERR_MON=0x1;
ISM.ADC_ERR_MON_REG5.RD_SLVERR_ADC4_ERR_MON=0x1;
ISM.PDC_ERR_MON_REG.REG_CRC_PDC1_ERR_MON=0x1;
ISM.PDC_ERR_MON_REG.REG_CRC_PDC2_ERR_MON=0x1;
ISM.PDC_ERR_MON_REG.REG_CRC_PDC3_ERR_MON=0x1;
ISM.PDC_ERR_MON_REG.REG_CRC_PDC4_ERR_MON=0x1;
ISM.PDC_ERR_MON_REG.MOSI_CRC_PDC1_ERR_MON=0x1;
ISM.PDC_ERR_MON_REG.MOSI_CRC_PDC2_ERR_MON=0x1;
ISM.PDC_ERR_MON_REG.MOSI_CRC_PDC3_ERR_MON=0x1;
ISM.PDC_ERR_MON_REG.MOSI_CRC_PDC4_ERR_MON=0x1;
ISM.PDC_ERR_MON_REG.MISO_CRC_PDC1_ERR_MON=0x1;
ISM.PDC_ERR_MON_REG.MISO_CRC_PDC2_ERR_MON=0x1;
ISM.PDC_ERR_MON_REG.MISO_CRC_PDC3_ERR_MON=0x1;
ISM.PDC_ERR_MON_REG.MISO_CRC_PDC4_ERR_MON=0x1;
ISM.PDC_ERR_MON_REG.OV_PDC1_ERR_MON=0x0;
ISM.PDC_ERR_MON_REG.OV_PDC2_ERR_MON=0x0;
ISM.PDC_ERR_MON_REG.OV_PDC3_ERR_MON=0x0;
ISM.PDC_ERR_MON_REG.OV_PDC4_ERR_MON=0x0;
ISM.PDC_ERR_MON_REG.WR_SLVERR_PDC1_ERR_MON=0x1;
ISM.PDC_ERR_MON_REG.WR_SLVERR_PDC2_ERR_MON=0x1;
ISM.PDC_ERR_MON_REG.WR_SLVERR_PDC3_ERR_MON=0x1;
ISM.PDC_ERR_MON_REG.WR_SLVERR_PDC4_ERR_MON=0x1;
ISM.PDC_ERR_MON_REG.RD_SLVERR_PDC1_ERR_MON=0x1;
ISM.PDC_ERR_MON_REG.RD_SLVERR_PDC2_ERR_MON=0x1;
ISM.PDC_ERR_MON_REG.RD_SLVERR_PDC3_ERR_MON=0x1;
ISM.PDC_ERR_MON_REG.RD_SLVERR_PDC4_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG1.OVT_TEMPSENSOR1_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG1.OVT_TEMPSENSOR2_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG1.OVT_TEMPSENSOR3_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG1.OVT_TEMPSENSOR4_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG1.UDT_TEMPSENSOR1_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG1.UDT_TEMPSENSOR2_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG1.UDT_TEMPSENSOR3_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG1.UDT_TEMPSENSOR4_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG1.REG_CRC_TEMPSENSOR1_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG1.REG_CRC_TEMPSENSOR2_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG1.REG_CRC_TEMPSENSOR3_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG1.REG_CRC_TEMPSENSOR4_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG1.MOSI_CRC_TEMPSENSOR1_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG1.MOSI_CRC_TEMPSENSOR2_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG1.MOSI_CRC_TEMPSENSOR3_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG1.MOSI_CRC_TEMPSENSOR4_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG1.MISO_CRC_TEMPSENSOR1_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG1.MISO_CRC_TEMPSENSOR2_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG1.MISO_CRC_TEMPSENSOR3_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG1.MISO_CRC_TEMPSENSOR4_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG1.WNT_TEMPSENSOR1_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG1.WNT_TEMPSENSOR2_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG1.WNT_TEMPSENSOR3_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG1.WNT_TEMPSENSOR4_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG2.WR_SLVERR_TEMPSENSOR1_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG2.WR_SLVERR_TEMPSENSOR2_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG2.WR_SLVERR_TEMPSENSOR3_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG2.WR_SLVERR_TEMPSENSOR4_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG2.RD_SLVERR_TEMPSENSOR1_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG2.RD_SLVERR_TEMPSENSOR2_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG2.RD_SLVERR_TEMPSENSOR3_ERR_MON=0x1;
ISM.TEMPSENSOR_ERR_MON_REG2.RD_SLVERR_TEMPSENSOR4_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.PACKER_REG_CRC_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.RFE_ACCESS_REG_CRC_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.RFE_ACCESS_EXT_SPI_MOSI_CRC_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.RFE_ACCESS_SPI_MISO_CRC_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.M7_TCM_SRAM_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.ADDR_EDC_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.WDATA_EDC_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.RDATA_EDC_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.XBIC_INTEGRITY_CHECK_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.SW_WDT_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.M7_DEBUG_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.RFE_TEST_MODE_ACTIVE_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.M7_MTR_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.CMU_M7_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.CMU_WDT_SYS_DIV4_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.CMU_PPE_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.CMU_SPI_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.FREQ_ERR_PACKER_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.CSITX_CMD_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.CSITX_PPI_TIMEOUT_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.M7_RFE_LOCKUP_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.M7_FPU_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.M7_INT_MON_0_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.M7_INT_MON_1_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.M7_INT_MON_2_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.M7_INT_MON_3_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.CMU_RFE_SYS_DIV2_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.WR_SLVERR_RFE_ACCESS_ERR_MON=0x1;
ISM.M7_RFEACCESS_CMU_CSI2_PACKER_ERR_MON_REG.RD_SLVERR_RFE_ACCESS_ERR_MON=0x1;
ISM.CALIB_SW_ERR_MON_REG.CHIRPPLL_CALIB_SW_ERR_MON=0x1;
ISM.CALIB_SW_ERR_MON_REG.LOI_CALIB_SW_ERR_MON=0x1;
ISM.CALIB_SW_ERR_MON_REG.TX_LOX2_CALIB_SW_ERR_MON=0x1;
ISM.CALIB_SW_ERR_MON_REG.TX_GLDO2_CALIB_SW_ERR_MON=0x1;
ISM.CALIB_SW_ERR_MON_REG.TX_GAIN_PHASE_CALIB_SW_ERR_MON=0x1;
ISM.CALIB_SW_ERR_MON_REG.TX_CHAIN_PHASE_CALIB_SW_ERR_MON=0x1;
ISM.CALIB_SW_ERR_MON_REG.RX_LOX2_CALIB_SW_ERR_MON=0x1;
ISM.CALIB_SW_ERR_MON_REG.RX_IF_CALIB_SW_ERR_MON=0x1;
ISM.CALIB_SW_ERR_MON_REG.CALIB_SPARE1_SW_ERR_MON=0x1;
ISM.CALIB_SW_ERR_MON_REG.CALIB_SPARE2_SW_ERR_MON=0x1;
ISM.CALIB_SW_ERR_MON_REG.CALIB_SPARE3_SW_ERR_MON=0x1;
ISM.CALIB_SW_ERR_MON_REG.CALIB_SPARE4_SW_ERR_MON=0x1;
ISM.CALIB_SW_ERR_MON_REG.CALIB_SPARE5_SW_ERR_MON=0x1;
ISM.CALIB_SW_ERR_MON_REG.CALIB_SPARE6_SW_ERR_MON=0x1;
ISM.CALIB_SW_ERR_MON_REG.CALIB_SPARE7_SW_ERR_MON=0x1;
ISM.CALIB_SW_ERR_MON_REG.CALIB_SPARE8_SW_ERR_MON=0x1;
ISM.CALIB_SW_ERR_MON_REG.CALIB_SPARE9_SW_ERR_MON=0x1;
ISM.CALIB_SW_ERR_MON_REG.CALIB_SPARE10_SW_ERR_MON=0x1;
ISM.CALIB_SW_ERR_MON_REG.CALIB_SPARE11_SW_ERR_MON=0x1;
ISM.CALIB_SW_ERR_MON_REG.CALIB_SPARE12_SW_ERR_MON=0x1;
ISM.CALIB_SW_ERR_MON_REG.CALIB_SPARE13_SW_ERR_MON=0x1;
ISM.CALIB_SW_ERR_MON_REG.CALIB_SPARE14_SW_ERR_MON=0x1;
ISM.CALIB_SW_ERR_MON_REG.CALIB_SPARE15_SW_ERR_MON=0x1;
ISM.CALIB_SW_ERR_MON_REG.CALIB_SPARE16_SW_ERR_MON=0x1;
ISM.RX_BIST_SW_ERR_MON_REG.RX_PHASE_MISMATCH_SW_ERR_MON=0x1;
ISM.RX_BIST_SW_ERR_MON_REG.RX_GAIN_MISMATCH_SW_ERR_MON=0x1;
ISM.RX_BIST_SW_ERR_MON_REG.RX_LNA_GAIN_SW_ERR_MON=0x1;
ISM.RX_BIST_SW_ERR_MON_REG.RX_LINEARITY_SW_ERR_MON=0x1;
ISM.RX_BIST_SW_ERR_MON_REG.RX_NOISE_FLOOR_SW_ERR_MON=0x1;
ISM.RX_BIST_SW_ERR_MON_REG.RX_BIST_SPARE1_SW_ERR_MON=0x1;
ISM.RX_BIST_SW_ERR_MON_REG.RX_BIST_SPARE2_SW_ERR_MON=0x1;
ISM.RX_BIST_SW_ERR_MON_REG.RX_BIST_SPARE3_SW_ERR_MON=0x1;
ISM.RX_BIST_SW_ERR_MON_REG.RX_BIST_SPARE4_SW_ERR_MON=0x1;
ISM.RX_BIST_SW_ERR_MON_REG.RX_BIST_SPARE5_SW_ERR_MON=0x1;
ISM.RX_BIST_SW_ERR_MON_REG.RX_BIST_SPARE6_SW_ERR_MON=0x1;
ISM.RX_BIST_SW_ERR_MON_REG.RX_BIST_SPARE7_SW_ERR_MON=0x1;
ISM.RX_BIST_SW_ERR_MON_REG.RX_BIST_SPARE8_SW_ERR_MON=0x1;
ISM.RX_BIST_SW_ERR_MON_REG.RX_BIST_SPARE9_SW_ERR_MON=0x1;
ISM.RX_BIST_SW_ERR_MON_REG.RX_BIST_SPARE10_SW_ERR_MON=0x1;
ISM.RX_BIST_SW_ERR_MON_REG.RX_BIST_SPARE11_SW_ERR_MON=0x1;
ISM.RX_BIST_SW_ERR_MON_REG.RX_BIST_SPARE12_SW_ERR_MON=0x1;
ISM.RX_BIST_SW_ERR_MON_REG.RX_BIST_SPARE13_SW_ERR_MON=0x1;
ISM.RX_BIST_SW_ERR_MON_REG.RX_BIST_SPARE14_SW_ERR_MON=0x1;
ISM.RX_BIST_SW_ERR_MON_REG.RX_BIST_SPARE15_SW_ERR_MON=0x1;
ISM.RX_BIST_SW_ERR_MON_REG.RX_BIST_SPARE16_SW_ERR_MON=0x1;
ISM.TX_BIST_SW_ERR_MON_REG.TX_PHASE_MISMATCH_SW_ERR_MON=0x1;
ISM.TX_BIST_SW_ERR_MON_REG.TX_PHASE_STEP_SW_ERR_MON=0x1;
ISM.TX_BIST_SW_ERR_MON_REG.TX_BIST_SPARE1_SW_ERR_MON=0x1;
ISM.TX_BIST_SW_ERR_MON_REG.TX_BIST_SPARE2_SW_ERR_MON=0x1;
ISM.TX_BIST_SW_ERR_MON_REG.TX_BIST_SPARE3_SW_ERR_MON=0x1;
ISM.TX_BIST_SW_ERR_MON_REG.TX_BIST_SPARE4_SW_ERR_MON=0x1;
ISM.TX_BIST_SW_ERR_MON_REG.TX_BIST_SPARE5_SW_ERR_MON=0x1;
ISM.TX_BIST_SW_ERR_MON_REG.TX_BIST_SPARE6_SW_ERR_MON=0x1;
ISM.TX_BIST_SW_ERR_MON_REG.TX_BIST_SPARE7_SW_ERR_MON=0x1;
ISM.TX_BIST_SW_ERR_MON_REG.TX_BIST_SPARE8_SW_ERR_MON=0x1;
ISM.TX_BIST_SW_ERR_MON_REG.TX_BIST_SPARE9_SW_ERR_MON=0x1;
ISM.TX_BIST_SW_ERR_MON_REG.TX_BIST_SPARE10_SW_ERR_MON=0x1;
ISM.TX_BIST_SW_ERR_MON_REG.TX_BIST_SPARE11_SW_ERR_MON=0x1;
ISM.TX_BIST_SW_ERR_MON_REG.TX_BIST_SPARE12_SW_ERR_MON=0x1;
ISM.TX_BIST_SW_ERR_MON_REG.TX_BIST_SPARE13_SW_ERR_MON=0x1;
ISM.TX_BIST_SW_ERR_MON_REG.TX_BIST_SPARE14_SW_ERR_MON=0x1;
ISM.TX_BIST_SW_ERR_MON_REG.TX_BIST_SPARE15_SW_ERR_MON=0x1;
ISM.TX_BIST_SW_ERR_MON_REG.TX_BIST_SPARE16_SW_ERR_MON=0x1;
ISM.BB_BIST_SW_ERR_MON_REG.RX_IF_GAIN_SW_ERR_MON=0x1;
ISM.BB_BIST_SW_ERR_MON_REG.RX_IF_HPF_SW_ERR_MON=0x1;
ISM.BB_BIST_SW_ERR_MON_REG.RX_IF_LPF_SW_ERR_MON=0x1;
ISM.BB_BIST_SW_ERR_MON_REG.RX_IQ_MISMATCH_SW_ERR_MON=0x1;
ISM.BB_BIST_SW_ERR_MON_REG.ADC_PDC_LINEARITY_SW_ERR_MON=0x1;
ISM.BB_BIST_SW_ERR_MON_REG.ADC_PDC_SPUR_DYN_RANGE_SW_ERR_MON=0x1;
ISM.BB_BIST_SW_ERR_MON_REG.BB_BIST_SPARE1_SW_ERR_MON=0x1;
ISM.BB_BIST_SW_ERR_MON_REG.BB_BIST_SPARE2_SW_ERR_MON=0x1;
ISM.BB_BIST_SW_ERR_MON_REG.BB_BIST_SPARE3_SW_ERR_MON=0x1;
ISM.BB_BIST_SW_ERR_MON_REG.BB_BIST_SPARE4_SW_ERR_MON=0x1;
ISM.BB_BIST_SW_ERR_MON_REG.BB_BIST_SPARE5_SW_ERR_MON=0x1;
ISM.BB_BIST_SW_ERR_MON_REG.BB_BIST_SPARE6_SW_ERR_MON=0x1;
ISM.BB_BIST_SW_ERR_MON_REG.BB_BIST_SPARE7_SW_ERR_MON=0x1;
ISM.BB_BIST_SW_ERR_MON_REG.BB_BIST_SPARE8_SW_ERR_MON=0x1;
ISM.BB_BIST_SW_ERR_MON_REG.BB_BIST_SPARE9_SW_ERR_MON=0x1;
ISM.BB_BIST_SW_ERR_MON_REG.BB_BIST_SPARE10_SW_ERR_MON=0x1;
ISM.BB_BIST_SW_ERR_MON_REG.BB_BIST_SPARE11_SW_ERR_MON=0x1;
ISM.BB_BIST_SW_ERR_MON_REG.BB_BIST_SPARE12_SW_ERR_MON=0x1;
ISM.BB_BIST_SW_ERR_MON_REG.BB_BIST_SPARE13_SW_ERR_MON=0x1;
ISM.BB_BIST_SW_ERR_MON_REG.BB_BIST_SPARE14_SW_ERR_MON=0x1;
ISM.BB_BIST_SW_ERR_MON_REG.BB_BIST_SPARE15_SW_ERR_MON=0x1;
ISM.BB_BIST_SW_ERR_MON_REG.BB_BIST_SPARE16_SW_ERR_MON=0x1;
ISM.M7_RFE_SW_ERR_MON_REG.M7_RFE_HARD_FAULT_SW_ERR_MON=0x1;
ISM.M7_RFE_SW_ERR_MON_REG.M7_RFE_MEM_MANAGE_SW_ERR_MON=0x1;
ISM.M7_RFE_SW_ERR_MON_REG.M7_RFE_BUS_FAULT_SW_ERR_MON=0x1;
ISM.M7_RFE_SW_ERR_MON_REG.M7_RFE_USEAGE_FAULT_SW_ERR_MON=0x1;
ISM.M7_RFE_SW_ERR_MON_REG.M7_RFE_SPARE1_SW_ERR_MON=0x1;
ISM.M7_RFE_SW_ERR_MON_REG.M7_RFE_SPARE2_SW_ERR_MON=0x1;
ISM.M7_RFE_SW_ERR_MON_REG.M7_RFE_SPARE3_SW_ERR_MON=0x1;
ISM.M7_RFE_SW_ERR_MON_REG.M7_RFE_SPARE4_SW_ERR_MON=0x1;
ISM.M7_RFE_SW_ERR_MON_REG.M7_RFE_SPARE5_SW_ERR_MON=0x1;
ISM.M7_RFE_SW_ERR_MON_REG.M7_RFE_SPARE6_SW_ERR_MON=0x1;
ISM.M7_RFE_SW_ERR_MON_REG.M7_RFE_SPARE7_SW_ERR_MON=0x1;
ISM.M7_RFE_SW_ERR_MON_REG.M7_RFE_SPARE8_SW_ERR_MON=0x1;
ISM.M7_RFE_SW_ERR_MON_REG.M7_RFE_SPARE9_SW_ERR_MON=0x1;
ISM.M7_RFE_SW_ERR_MON_REG.M7_RFE_SPARE10_SW_ERR_MON=0x1;
ISM.M7_RFE_SW_ERR_MON_REG.M7_RFE_SPARE11_SW_ERR_MON=0x1;
ISM.M7_RFE_SW_ERR_MON_REG.M7_RFE_SPARE12_SW_ERR_MON=0x1;
ISM.M7_RFE_SW_ERR_MON_REG.M7_RFE_SPARE13_SW_ERR_MON=0x1;
ISM.M7_RFE_SW_ERR_MON_REG.M7_RFE_SPARE14_SW_ERR_MON=0x1;
ISM.M7_RFE_SW_ERR_MON_REG.M7_RFE_SPARE15_SW_ERR_MON=0x1;
ISM.M7_RFE_SW_ERR_MON_REG.M7_RFE_SPARE16_SW_ERR_MON=0x1;
ISM.REG_CHK_SW_ERR_MON_REG.REG_CHK_CRC_SW_ERR_MON=0x1;
ISM.REG_CHK_SW_ERR_MON_REG.REGISTER_PROG_SW_ERR_MON=0x1;
ISM.REG_CHK_SW_ERR_MON_REG.REG_CHK_SPARE1_SW_ERR_MON=0x1;
ISM.REG_CHK_SW_ERR_MON_REG.REG_CHK_SPARE2_SW_ERR_MON=0x1;
ISM.REG_CHK_SW_ERR_MON_REG.REG_CHK_SPARE3_SW_ERR_MON=0x1;
ISM.REG_CHK_SW_ERR_MON_REG.REG_CHK_SPARE4_SW_ERR_MON=0x1;
ISM.REG_CHK_SW_ERR_MON_REG.REG_CHK_SPARE5_SW_ERR_MON=0x1;
ISM.REG_CHK_SW_ERR_MON_REG.REG_CHK_SPARE6_SW_ERR_MON=0x1;
ISM.REG_CHK_SW_ERR_MON_REG.REG_CHK_SPARE7_SW_ERR_MON=0x1;
ISM.REG_CHK_SW_ERR_MON_REG.REG_CHK_SPARE8_SW_ERR_MON=0x1;
ISM.REG_CHK_SW_ERR_MON_REG.REG_CHK_SPARE9_SW_ERR_MON=0x1;
ISM.REG_CHK_SW_ERR_MON_REG.REG_CHK_SPARE10_SW_ERR_MON=0x1;
ISM.REG_CHK_SW_ERR_MON_REG.REG_CHK_SPARE11_SW_ERR_MON=0x1;
ISM.REG_CHK_SW_ERR_MON_REG.REG_CHK_SPARE12_SW_ERR_MON=0x1;
ISM.REG_CHK_SW_ERR_MON_REG.REG_CHK_SPARE13_SW_ERR_MON=0x1;
ISM.REG_CHK_SW_ERR_MON_REG.REG_CHK_SPARE14_SW_ERR_MON=0x1;
ISM.REG_CHK_SW_ERR_MON_REG.REG_CHK_SPARE15_SW_ERR_MON=0x1;
ISM.REG_CHK_SW_ERR_MON_REG.REG_CHK_SPARE16_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE1_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE2_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE3_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE4_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE5_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE6_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE7_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE8_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE9_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE10_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE11_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE12_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE13_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE14_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE15_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE16_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE17_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE18_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE19_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE20_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE21_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE22_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE23_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE24_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE25_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE26_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE27_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE28_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE29_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE30_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE31_SW_ERR_MON=0x1;
ISM.GENERIC_SW_ERR_MON_REG.GENERIC_SPARE32_SW_ERR_MON=0x1;
ISM.TX_ERR_SET_REG1.SUP_LDO1_OV_0P9V_TX1_SW_ERR_SET=0x0;
ISM.TX_ERR_SET_REG1.SUP_LDO2_OV_0P9V_TX2_SW_ERR_SET=0x0;
ISM.TX_ERR_SET_REG1.SUP_LDO3_OV_0P9V_TX3_SW_ERR_SET=0x0;
ISM.TX_ERR_SET_REG1.SUP_LDO4_OV_0P9V_TX4_SW_ERR_SET=0x0;
ISM.TX_ERR_SET_REG1.SUP_LDO1_OV_1P1V_TX1_SW_ERR_SET=0x0;
ISM.TX_ERR_SET_REG1.SUP_LDO2_OV_1P1V_TX2_SW_ERR_SET=0x0;
ISM.TX_ERR_SET_REG1.SUP_LDO3_OV_1P1V_TX3_SW_ERR_SET=0x0;
ISM.TX_ERR_SET_REG1.SUP_LDO4_OV_1P1V_TX4_SW_ERR_SET=0x0;
ISM.TX_ERR_SET_REG1.SUP_LDO1_UV_0P9V_TX1_SW_ERR_SET=0x0;
ISM.TX_ERR_SET_REG1.SUP_LDO2_UV_0P9V_TX2_SW_ERR_SET=0x0;
ISM.TX_ERR_SET_REG1.SUP_LDO3_UV_0P9V_TX3_SW_ERR_SET=0x0;
ISM.TX_ERR_SET_REG1.SUP_LDO4_UV_0P9V_TX4_SW_ERR_SET=0x0;
ISM.TX_ERR_SET_REG1.SUP_LDO1_UV_1P1V_TX1_SW_ERR_SET=0x0;
ISM.TX_ERR_SET_REG1.SUP_LDO2_UV_1P1V_TX2_SW_ERR_SET=0x0;
ISM.TX_ERR_SET_REG1.SUP_LDO3_UV_1P1V_TX3_SW_ERR_SET=0x0;
ISM.TX_ERR_SET_REG1.SUP_LDO4_UV_1P1V_TX4_SW_ERR_SET=0x0;
ISM.TX_ERR_SET_REG1.BB_TX1_ERR_SET=0x0;
ISM.TX_ERR_SET_REG1.BB_TX2_ERR_SET=0x0;
ISM.TX_ERR_SET_REG1.BB_TX3_ERR_SET=0x0;
ISM.TX_ERR_SET_REG1.BB_TX4_ERR_SET=0x0;
ISM.TX_ERR_SET_REG1.PAOUT_RTM_TX1_ERR_SET=0x0;
ISM.TX_ERR_SET_REG1.PAOUT_RTM_TX2_ERR_SET=0x0;
ISM.TX_ERR_SET_REG1.PAOUT_RTM_TX3_ERR_SET=0x0;
ISM.TX_ERR_SET_REG1.PAOUT_RTM_TX4_ERR_SET=0x0;
ISM.TX_ERR_SET_REG2.REG_CRC_TX1_ERR_SET=0x0;
ISM.TX_ERR_SET_REG2.REG_CRC_TX2_ERR_SET=0x0;
ISM.TX_ERR_SET_REG2.REG_CRC_TX3_ERR_SET=0x0;
ISM.TX_ERR_SET_REG2.REG_CRC_TX4_ERR_SET=0x0;
ISM.TX_ERR_SET_REG2.MOSI_CRC_TX1_ERR_SET=0x0;
ISM.TX_ERR_SET_REG2.MOSI_CRC_TX2_ERR_SET=0x0;
ISM.TX_ERR_SET_REG2.MOSI_CRC_TX3_ERR_SET=0x0;
ISM.TX_ERR_SET_REG2.MOSI_CRC_TX4_ERR_SET=0x0;
ISM.TX_ERR_SET_REG2.MISO_CRC_TX1_ERR_SET=0x0;
ISM.TX_ERR_SET_REG2.MISO_CRC_TX2_ERR_SET=0x0;
ISM.TX_ERR_SET_REG2.MISO_CRC_TX3_ERR_SET=0x0;
ISM.TX_ERR_SET_REG2.MISO_CRC_TX4_ERR_SET=0x0;
ISM.TX_ERR_SET_REG2.PHASE_DIF_TX12_SW_ERR_SET=0x0;
ISM.TX_ERR_SET_REG2.PHASE_DIF_TX23_SW_ERR_SET=0x0;
ISM.TX_ERR_SET_REG2.PHASE_DIF_TX34_SW_ERR_SET=0x0;
ISM.TX_ERR_SET_REG2.WR_SLVERR_TX1_ERR_SET=0x0;
ISM.TX_ERR_SET_REG2.WR_SLVERR_TX2_ERR_SET=0x0;
ISM.TX_ERR_SET_REG2.WR_SLVERR_TX3_ERR_SET=0x0;
ISM.TX_ERR_SET_REG2.WR_SLVERR_TX4_ERR_SET=0x0;
ISM.TX_ERR_SET_REG2.RD_SLVERR_TX1_ERR_SET=0x0;
ISM.TX_ERR_SET_REG2.RD_SLVERR_TX2_ERR_SET=0x0;
ISM.TX_ERR_SET_REG2.RD_SLVERR_TX3_ERR_SET=0x0;
ISM.TX_ERR_SET_REG2.RD_SLVERR_TX4_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO1_I_OV_LPF_RX1_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO2_I_OV_LPF_RX2_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO3_I_OV_LPF_RX3_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO4_I_OV_LPF_RX4_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO5_Q_OV_LPF_RX1_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO6_Q_OV_LPF_RX2_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO7_Q_OV_LPF_RX3_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO8_Q_OV_LPF_RX4_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO1_I_UV_LPF_RX1_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO2_I_UV_LPF_RX2_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO3_I_UV_LPF_RX3_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO4_I_UV_LPF_RX4_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO5_Q_UV_LPF_RX1_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO6_Q_UV_LPF_RX2_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO7_Q_UV_LPF_RX3_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO8_Q_UV_LPF_RX4_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO1_OV_LNA_RX1_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO2_OV_LNA_RX2_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO3_OV_LNA_RX3_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO4_OV_LNA_RX4_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO1_UV_LNA_RX1_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO2_UV_LNA_RX2_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO3_UV_LNA_RX3_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO4_UV_LNA_RX4_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO1_OV_LOI_RX1_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO2_OV_LOI_RX2_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO3_OV_LOI_RX3_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO4_OV_LOI_RX4_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO1_UV_LOI_RX1_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO2_UV_LOI_RX2_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO3_UV_LOI_RX3_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG1.SUP_LDO4_UV_LOI_RX4_SW_ERR_SET=0x0;
ISM.RX_ERR_SET_REG2.BB_RX1_ERR_SET=0x0;
ISM.RX_ERR_SET_REG2.BB_RX2_ERR_SET=0x0;
ISM.RX_ERR_SET_REG2.BB_RX3_ERR_SET=0x0;
ISM.RX_ERR_SET_REG2.BB_RX4_ERR_SET=0x0;
ISM.RX_ERR_SET_REG2.RF_I_LOW_RX1_ERR_SET=0x0;
ISM.RX_ERR_SET_REG2.RF_I_LOW_RX2_ERR_SET=0x0;
ISM.RX_ERR_SET_REG2.RF_I_LOW_RX3_ERR_SET=0x0;
ISM.RX_ERR_SET_REG2.RF_I_LOW_RX4_ERR_SET=0x0;
ISM.RX_ERR_SET_REG2.RF_Q_LOW_RX1_ERR_SET=0x0;
ISM.RX_ERR_SET_REG2.RF_Q_LOW_RX2_ERR_SET=0x0;
ISM.RX_ERR_SET_REG2.RF_Q_LOW_RX3_ERR_SET=0x0;
ISM.RX_ERR_SET_REG2.RF_Q_LOW_RX4_ERR_SET=0x0;
ISM.RX_ERR_SET_REG2.VGA1_SAT_RX1_ERR_SET=0x0;
ISM.RX_ERR_SET_REG2.VGA1_SAT_RX2_ERR_SET=0x0;
ISM.RX_ERR_SET_REG2.VGA1_SAT_RX3_ERR_SET=0x0;
ISM.RX_ERR_SET_REG2.VGA1_SAT_RX4_ERR_SET=0x0;
ISM.RX_ERR_SET_REG2.VGA2_SAT_RX1_ERR_SET=0x0;
ISM.RX_ERR_SET_REG2.VGA2_SAT_RX2_ERR_SET=0x0;
ISM.RX_ERR_SET_REG2.VGA2_SAT_RX3_ERR_SET=0x0;
ISM.RX_ERR_SET_REG2.VGA2_SAT_RX4_ERR_SET=0x0;
ISM.RX_ERR_SET_REG3.REG_CRC_RX1_ERR_SET=0x0;
ISM.RX_ERR_SET_REG3.REG_CRC_RX2_ERR_SET=0x0;
ISM.RX_ERR_SET_REG3.REG_CRC_RX3_ERR_SET=0x0;
ISM.RX_ERR_SET_REG3.REG_CRC_RX4_ERR_SET=0x0;
ISM.RX_ERR_SET_REG3.MOSI_CRC_RX1_ERR_SET=0x0;
ISM.RX_ERR_SET_REG3.MOSI_CRC_RX2_ERR_SET=0x0;
ISM.RX_ERR_SET_REG3.MOSI_CRC_RX3_ERR_SET=0x0;
ISM.RX_ERR_SET_REG3.MOSI_CRC_RX4_ERR_SET=0x0;
ISM.RX_ERR_SET_REG3.MISO_CRC_RX1_ERR_SET=0x0;
ISM.RX_ERR_SET_REG3.MISO_CRC_RX2_ERR_SET=0x0;
ISM.RX_ERR_SET_REG3.MISO_CRC_RX3_ERR_SET=0x0;
ISM.RX_ERR_SET_REG3.MISO_CRC_RX4_ERR_SET=0x0;
ISM.RX_ERR_SET_REG3.WR_SLVERR_RX1_ERR_SET=0x0;
ISM.RX_ERR_SET_REG3.WR_SLVERR_RX2_ERR_SET=0x0;
ISM.RX_ERR_SET_REG3.WR_SLVERR_RX3_ERR_SET=0x0;
ISM.RX_ERR_SET_REG3.WR_SLVERR_RX4_ERR_SET=0x0;
ISM.RX_ERR_SET_REG3.RD_SLVERR_RX1_ERR_SET=0x0;
ISM.RX_ERR_SET_REG3.RD_SLVERR_RX2_ERR_SET=0x0;
ISM.RX_ERR_SET_REG3.RD_SLVERR_RX3_ERR_SET=0x0;
ISM.RX_ERR_SET_REG3.RD_SLVERR_RX4_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.SUP_LDO1_OV_VCO_1V8_CHIRP_SW_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.SUP_LDO2_OV_VCO_0V9_CHIRP_SW_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.SUP_LDO3_OV_PFDCP_1V8_CHIRP_SW_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.SUP_LDO4_OV_PFDCP_0V9_CHIRP_SW_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.SUP_LDO5_OV_PDIV_0V9_CHIRP_SW_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.SUP_LDO6_OV_DIGCORE_0V9_CHIRP_SW_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.SUP_LDO1_UV_VCO_1V8_CHIRP_SW_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.SUP_LDO2_UV_VCO_0V9_CHIRP_SW_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.SUP_LDO3_UV_PFDCP_1V8_CHIRP_SW_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.SUP_LDO4_UV_PFDCP_0V9_CHIRP_SW_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.SUP_LDO5_UV_PDIV_0V9_CHIRP_SW_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.SUP_LDO6_UV_DIGCORE_0V9_CHIRP_SW_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.UNLOCK_CHIRP_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.SD_CHIRP_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.VCO_FREQ_CHIRP_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.AAFC_CHIRP_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.INTERFACE_STUCK_CHIRP_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.REG_CRC_CHIRP_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.MOSI_CRC_CHIRP_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.MISO_CRC_CHIRP_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.VTUNE_LOW_CHIRP_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.VTUNE_HIGH_CHIRP_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.LEVEL_LOW_CHIRP_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.LEVEL_HIGH_CHIRP_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.APB_CONFLICT_CHIRP_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.LI_CHIRP_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.CG_CHIRP_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.WR_SLVERR_CHIRP_ERR_SET=0x0;
ISM.CHIRP_ERR_SET_REG.RD_SLVERR_CHIRP_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.SUP_LDO1_OV_XO_CORE_MCGEN_SW_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.SUP_LDO2_OV_XO_OUT_MCGEN_SW_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.SUP_LDO3_OV_MCGEN_SW_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.SUP_LDO4_OV_DCO_CAPBANK_MCGEN_SW_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.SUP_LDO5_OV_DCO_BUFFER_MCGEN_SW_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.SUP_LDO6_OV_DIV3_MCGEN_SW_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.SUP_LDO7_OV_SAMPLER_MCGEN_SW_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.SUP_LDO8_OV_DIGITAL_MCGEN_SW_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.SUP_LDO1_UV_XO_CORE_MCGEN_SW_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.SUP_LDO2_UV_XO_OUT_MCGEN_SW_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.SUP_LDO3_UV_MCGEN_SW_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.SUP_LDO4_UV_DCO_CAPBANK_MCGEN_SW_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.SUP_LDO5_UV_DCO_BUFFER_MCGEN_SW_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.SUP_LDO6_UV_DIV3_MCGEN_SW_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.SUP_LDO7_UV_SAMPLER_MCGEN_SW_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.SUP_LDO8_UV_DIGITAL_MCGEN_SW_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.XO_XOCLK_DET_MCGEN_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.XO_CLKIN_DET_MCGEN_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.XO_PLLCLK_DET_MCGEN_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.XO_CHIRP_DET_MCGEN_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.DC_DET_LOW_MCGEN_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.DC_DET_HIGH_MCGEN_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.FEQ40_OV_MCGEN_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.FEQ40_UND_MCGEN_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.GLITCH_POS_MCGEN_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.GLITCH_NEG_MCGEN_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.ADPLL_LOCK_MCGEN_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.ADPLL_DCO_LEVEL_MAX_MCGEN_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.ADPLL_DCO_LEVEL_MIN_MCGEN_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG.ADPLL_FREQ_MCGEN_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG2.REG_CRC_ADPLL_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG2.MOSI_CRC_ADPLL_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG2.MISO_CRC_ADPLL_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG2.REG_CRC_MCGEN_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG2.MOSI_CRC_MCGEN_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG2.MISO_CRC_MCGEN_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG2.WR_SLVERR_MCGEN_ERR_SET=0x0;
ISM.MCGEN_ADPLL_ERR_SET_REG2.RD_SLVERR_MCGEN_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.SUP_LDO1_OV_PA_LO_SW_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.SUP_LDO2_OV_LNA_LO_SW_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.SUP_LDO3_OV_LOX4_LO_SW_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.SUP_LDO4_OV_DRIVER_LO_SW_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.SUP_LDO1_UV_PA_LO_SW_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.SUP_LDO2_UV_LNA_LO_SW_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.SUP_LDO3_UV_LOX4_LO_SW_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.SUP_LDO4_UV_DRIVER_LO_SW_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.BB_LOIN_INTERFACE_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.REG_CRC_INTERFACE_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.REG_CRC_SPIM_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.REG_CRC_ISM_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.MOSI_CRC_INTERFACE_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.MISO_CRC_INTERFACE_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.MOSI_TRN_RD_CRC_SPIM_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.MISO_TRN_RD_CRC_SPIM_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.MOSI_TRN_WR_CRC_SPIM_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.MISO_TRN_WR_CRC_SPIM_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.MOSI_CRC_SPIM_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.MISO_CRC_SPIM_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.MOSI_CRC_ISM_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.MISO_CRC_ISM_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.WR_SLVERR_INTERFACE_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.RD_SLVERR_INTERFACE_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.WR_SLVERR_SPIM_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.RD_SLVERR_SPIM_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.WR_SLVERR_ISM_ERR_SET=0x0;
ISM.LO_SPIM_ISM_ERR_SET_REG.RD_SLVERR_ISM_ERR_SET=0x0;
ISM.RXBIST_ERR_SET_REG.SUP_LDO1_OV_0P9V_RXBIST_SW_ERR_SET=0x0;
ISM.RXBIST_ERR_SET_REG.SUP_LDO2_OV_1P1V_RXBIST_SW_ERR_SET=0x0;
ISM.RXBIST_ERR_SET_REG.SUP_LDO3_OV_DIG_0P9V_RXBIST_SW_ERR_SET=0x0;
ISM.RXBIST_ERR_SET_REG.SUP_LDO1_UV_0P9V_RXBIST_SW_ERR_SET=0x0;
ISM.RXBIST_ERR_SET_REG.SUP_LDO2_UV_1P1V_RXBIST_SW_ERR_SET=0x0;
ISM.RXBIST_ERR_SET_REG.SUP_LDO3_UV_DIG_0P9V_RXBIST_SW_ERR_SET=0x0;
ISM.RXBIST_ERR_SET_REG.REG_CRC_RXBIST_ERR_SET=0x0;
ISM.RXBIST_ERR_SET_REG.MOSI_CRC_RXBIST_ERR_SET=0x0;
ISM.RXBIST_ERR_SET_REG.MISO_CRC_RXBIST_ERR_SET=0x0;
ISM.RXBIST_ERR_SET_REG.WR_SLVERR_RXBIST_ERR_SET=0x0;
ISM.RXBIST_ERR_SET_REG.RD_SLVERR_RXBIST_ERR_SET=0x0;
ISM.GB_GLDO_ERR_SET_REG.OV_GLD1V4_GLDO_ERR_SET=0x0;
ISM.GB_GLDO_ERR_SET_REG.OV_GLD1V3_GLDO_ERR_SET=0x0;
ISM.GB_GLDO_ERR_SET_REG.OV_HLD1V8_GLDO_ERR_SET=0x0;
ISM.GB_GLDO_ERR_SET_REG.OV_PMC1V8_GLDO_ERR_SET=0x0;
ISM.GB_GLDO_ERR_SET_REG.UV_GLD1V4_GLDO_ERR_SET=0x0;
ISM.GB_GLDO_ERR_SET_REG.UV_GLD1V3_GLDO_ERR_SET=0x0;
ISM.GB_GLDO_ERR_SET_REG.UV_HLD1V8_GLDO_ERR_SET=0x0;
ISM.GB_GLDO_ERR_SET_REG.UV_PMC1V8_GLDO_ERR_SET=0x0;
ISM.GB_GLDO_ERR_SET_REG.REG_CRC_GLOBAL_BIAS_ERR_SET=0x0;
ISM.GB_GLDO_ERR_SET_REG.MOSI_CRC_GLOBAL_BIAS_ERR_SET=0x0;
ISM.GB_GLDO_ERR_SET_REG.MISO_CRC_GLOBAL_BIAS_ERR_SET=0x0;
ISM.GB_GLDO_ERR_SET_REG.REG_CRC_GLDO_ERR_SET=0x0;
ISM.GB_GLDO_ERR_SET_REG.MOSI_CRC_GLDO_ERR_SET=0x0;
ISM.GB_GLDO_ERR_SET_REG.MISO_CRC_GLDO_ERR_SET=0x0;
ISM.GB_GLDO_ERR_SET_REG.WR_SLVERR_GLOBAL_BIAS_ERR_SET=0x0;
ISM.GB_GLDO_ERR_SET_REG.RD_SLVERR_GLOBAL_BIAS_ERR_SET=0x0;
ISM.GB_GLDO_ERR_SET_REG.WR_SLVERR_GLDO_ERR_SET=0x0;
ISM.GB_GLDO_ERR_SET_REG.RD_SLVERR_GLDO_ERR_SET=0x0;
ISM.ATB_TE_RCOSC_ERR_SET_REG.SUP_LDO1_OV_0V9_ATB_SW_ERR_SET=0x0;
ISM.ATB_TE_RCOSC_ERR_SET_REG.SUP_LDO1_OV_1V35_ATB_SW_ERR_SET=0x0;
ISM.ATB_TE_RCOSC_ERR_SET_REG.SUP_LDO1_OV_BUFFER_1V_ATB_SW_ERR_SET=0x0;
ISM.ATB_TE_RCOSC_ERR_SET_REG.SUP_LDO1_UV_0V9_ATB_SW_ERR_SET=0x0;
ISM.ATB_TE_RCOSC_ERR_SET_REG.SUP_LDO1_UV_1V35_ATB_SW_ERR_SET=0x0;
ISM.ATB_TE_RCOSC_ERR_SET_REG.SUP_LDO1_UV_BUFFER_1V_ATB_SW_ERR_SET=0x0;
ISM.ATB_TE_RCOSC_ERR_SET_REG.SUP_LDO1_OV_RCCAL_SW_ERR_SET=0x0;
ISM.ATB_TE_RCOSC_ERR_SET_REG.SUP_LDO1_UV_RCCAL_SW_ERR_SET=0x0;
ISM.ATB_TE_RCOSC_ERR_SET_REG.LOCKSTEP_TE_ERR_SET=0x0;
ISM.ATB_TE_RCOSC_ERR_SET_REG.TXRX_CNTRL_STUCKAT_TE_ERR_SET=0x0;
ISM.ATB_TE_RCOSC_ERR_SET_REG.PR_CAL_TIMEOUT_TX_TE_ERR_SET=0x0;
ISM.ATB_TE_RCOSC_ERR_SET_REG.REG_CRC_ATB_ERR_SET=0x0;
ISM.ATB_TE_RCOSC_ERR_SET_REG.MOSI_CRC_ATB_ERR_SET=0x0;
ISM.ATB_TE_RCOSC_ERR_SET_REG.MISO_CRC_ATB_ERR_SET=0x0;
ISM.ATB_TE_RCOSC_ERR_SET_REG.REG_CRC_TE_ERR_SET=0x0;
ISM.ATB_TE_RCOSC_ERR_SET_REG.MOSI_CRC_TE_ERR_SET=0x0;
ISM.ATB_TE_RCOSC_ERR_SET_REG.MISO_CRC_TE_ERR_SET=0x0;
ISM.ATB_TE_RCOSC_ERR_SET_REG.REG_CRC_RCOSC_ERR_SET=0x0;
ISM.ATB_TE_RCOSC_ERR_SET_REG.MOSI_CRC_RCOSC_ERR_SET=0x0;
ISM.ATB_TE_RCOSC_ERR_SET_REG.MISO_CRC_RCOSC_ERR_SET=0x0;
ISM.ATB_TE_RCOSC_ERR_SET_REG.WR_SLVERR_ATB_ERR_SET=0x0;
ISM.ATB_TE_RCOSC_ERR_SET_REG.RD_SLVERR_ATB_ERR_SET=0x0;
ISM.ATB_TE_RCOSC_ERR_SET_REG.APB_CONFLICT_TE_ERR_SET=0x0;
ISM.ATB_TE_RCOSC_ERR_SET_REG.WR_SLVERR_TE_ERR_SET=0x0;
ISM.ATB_TE_RCOSC_ERR_SET_REG.RD_SLVERR_TE_ERR_SET=0x0;
ISM.ATB_TE_RCOSC_ERR_SET_REG.WR_SLVERR_RCOSC_ERR_SET=0x0;
ISM.ATB_TE_RCOSC_ERR_SET_REG.RD_SLVERR_RCOSC_ERR_SET=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_SET_REG.OV_LDO_DIG_ERR_SET=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_SET_REG.UV_LDO_DIG_ERR_SET=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_SET_REG.SUP_OV_LDO_PDC12_SW_ERR_SET=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_SET_REG.SUP_UV_LDO_PDC12_SW_ERR_SET=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_SET_REG.SUP_OV_LDO_PDC34_SW_ERR_SET=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_SET_REG.SUP_UV_LDO_PDC34_SW_ERR_SET=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_SET_REG.REG_CRC_LDO_DIG_ERR_SET=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_SET_REG.REG_CRC_LDO_PDC_ERR_SET=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_SET_REG.MOSI_CRC_LDO_DIG_ERR_SET=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_SET_REG.MOSI_CRC_LDO_PDC_ERR_SET=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_SET_REG.MISO_CRC_LDO_DIG_ERR_SET=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_SET_REG.MISO_CRC_LDO_PDC_ERR_SET=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_SET_REG.WR_SLVERR_LDO_DIG_ERR_SET=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_SET_REG.WR_SLVERR_LDO_PDC_ERR_SET=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_SET_REG.RD_SLVERR_LDO_DIG_ERR_SET=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_SET_REG.RD_SLVERR_LDO_PDC_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO1_OVL_LF_I_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO1_OVL_CLK_I_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO1_OVL_CLK_DIV_I_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO1_OVL_SHUNTAC_I_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO2_OVL_SHUNTDAC_I_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO1_OVL_SERIESDAC_I_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO1_OVL_QUANTISER_I_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO1_OVL_LF_Q_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO1_OVL_CLK_Q_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO1_OVL_CLK_DIV_Q_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO1_OVL_SHUNTAC_Q_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO2_OVL_SHUNTDAC_Q_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO1_OVL_SERIESDAC_Q_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO1_OVL_QUANTISER_Q_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO1_OVL_DEMUX_SHUNT_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO1_UDL_LF_I_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO1_UDL_CLK_I_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO1_UDL_CLK_DIV_I_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO1_UDL_SHUNTAC_I_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO2_UDL_SHUNTDAC_I_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO1_UDL_SERIESDAC_I_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO1_UDL_QUANTISER_I_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO1_UDL_LF_Q_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO1_UDL_CLK_Q_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO1_UDL_CLK_DIV_Q_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO1_UDL_SHUNTAC_Q_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO2_UDL_SHUNTDAC_Q_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO1_UDL_SERIESDAC_Q_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO1_UDL_QUANTISER_Q_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG1.SUP_LDO1_UDL_DEMUX_SHUNT_ADC1_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO1_OVL_LF_I_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO1_OVL_CLK_I_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO1_OVL_CLK_DIV_I_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO1_OVL_SHUNTAC_I_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO2_OVL_SHUNTDAC_I_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO1_OVL_SERIESDAC_I_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO1_OVL_QUANTISER_I_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO1_OVL_LF_Q_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO1_OVL_CLK_Q_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO1_OVL_CLK_DIV_Q_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO1_OVL_SHUNTAC_Q_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO2_OVL_SHUNTDAC_Q_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO1_OVL_SERIESDAC_Q_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO1_OVL_QUANTISER_Q_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO1_OVL_DEMUX_SHUNT_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO1_UDL_LF_I_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO1_UDL_CLK_I_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO1_UDL_CLK_DIV_I_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO1_UDL_SHUNTAC_I_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO2_UDL_SHUNTDAC_I_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO1_UDL_SERIESDAC_I_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO1_UDL_QUANTISER_I_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO1_UDL_LF_Q_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO1_UDL_CLK_Q_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO1_UDL_CLK_DIV_Q_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO1_UDL_SHUNTAC_Q_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO2_UDL_SHUNTDAC_Q_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO1_UDL_SERIESDAC_Q_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO1_UDL_QUANTISER_Q_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG2.SUP_LDO1_UDL_DEMUX_SHUNT_ADC2_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO1_OVL_LF_I_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO1_OVL_CLK_I_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO1_OVL_CLK_DIV_I_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO1_OVL_SHUNTAC_I_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO2_OVL_SHUNTDAC_I_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO1_OVL_SERIESDAC_I_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO1_OVL_QUANTISER_I_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO1_OVL_LF_Q_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO1_OVL_CLK_Q_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO1_OVL_CLK_DIV_Q_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO1_OVL_SHUNTAC_Q_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO2_OVL_SHUNTDAC_Q_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO1_OVL_SERIESDAC_Q_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO1_OVL_QUANTISER_Q_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO1_OVL_DEMUX_SHUNT_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO1_UDL_LF_I_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO1_UDL_CLK_I_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO1_UDL_CLK_DIV_I_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO1_UDL_SHUNTAC_I_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO2_UDL_SHUNTDAC_I_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO1_UDL_SERIESDAC_I_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO1_UDL_QUANTISER_I_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO1_UDL_LF_Q_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO1_UDL_CLK_Q_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO1_UDL_CLK_DIV_Q_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO1_UDL_SHUNTAC_Q_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO2_UDL_SHUNTDAC_Q_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO1_UDL_SERIESDAC_Q_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO1_UDL_QUANTISER_Q_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG3.SUP_LDO1_UDL_DEMUX_SHUNT_ADC3_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO1_OVL_LF_I_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO1_OVL_CLK_I_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO1_OVL_CLK_DIV_I_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO1_OVL_SHUNTAC_I_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO2_OVL_SHUNTDAC_I_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO1_OVL_SERIESDAC_I_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO1_OVL_QUANTISER_I_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO1_OVL_LF_Q_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO1_OVL_CLK_Q_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO1_OVL_CLK_DIV_Q_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO1_OVL_SHUNTAC_Q_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO2_OVL_SHUNTDAC_Q_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO1_OVL_SERIESDAC_Q_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO1_OVL_QUANTISER_Q_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO1_OVL_DEMUX_SHUNT_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO1_UDL_LF_I_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO1_UDL_CLK_I_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO1_UDL_CLK_DIV_I_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO1_UDL_SHUNTAC_I_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO2_UDL_SHUNTDAC_I_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO1_UDL_SERIESDAC_I_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO1_UDL_QUANTISER_I_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO1_UDL_LF_Q_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO1_UDL_CLK_Q_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO1_UDL_CLK_DIV_Q_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO1_UDL_SHUNTAC_Q_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO2_UDL_SHUNTDAC_Q_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO1_UDL_SERIESDAC_Q_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO1_UDL_QUANTISER_Q_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG4.SUP_LDO1_UDL_DEMUX_SHUNT_ADC4_SW_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.REG_CRC_ADC1_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.REG_CRC_ADC2_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.REG_CRC_ADC3_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.REG_CRC_ADC4_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.MOSI_CRC_ADC1_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.MOSI_CRC_ADC2_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.MOSI_CRC_ADC3_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.MOSI_CRC_ADC4_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.MISO_CRC_ADC1_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.MISO_CRC_ADC2_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.MISO_CRC_ADC3_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.MISO_CRC_ADC4_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.OV_I_ADC1_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.OV_I_ADC2_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.OV_I_ADC3_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.OV_I_ADC4_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.OV_Q_ADC1_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.OV_Q_ADC2_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.OV_Q_ADC3_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.OV_Q_ADC4_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.WR_SLVERR_ADC1_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.WR_SLVERR_ADC2_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.WR_SLVERR_ADC3_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.WR_SLVERR_ADC4_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.RD_SLVERR_ADC1_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.RD_SLVERR_ADC2_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.RD_SLVERR_ADC3_ERR_SET=0x0;
ISM.ADC_ERR_SET_REG5.RD_SLVERR_ADC4_ERR_SET=0x0;
ISM.PDC_ERR_SET_REG.REG_CRC_PDC1_ERR_SET=0x0;
ISM.PDC_ERR_SET_REG.REG_CRC_PDC2_ERR_SET=0x0;
ISM.PDC_ERR_SET_REG.REG_CRC_PDC3_ERR_SET=0x0;
ISM.PDC_ERR_SET_REG.REG_CRC_PDC4_ERR_SET=0x0;
ISM.PDC_ERR_SET_REG.MOSI_CRC_PDC1_ERR_SET=0x0;
ISM.PDC_ERR_SET_REG.MOSI_CRC_PDC2_ERR_SET=0x0;
ISM.PDC_ERR_SET_REG.MOSI_CRC_PDC3_ERR_SET=0x0;
ISM.PDC_ERR_SET_REG.MOSI_CRC_PDC4_ERR_SET=0x0;
ISM.PDC_ERR_SET_REG.MISO_CRC_PDC1_ERR_SET=0x0;
ISM.PDC_ERR_SET_REG.MISO_CRC_PDC2_ERR_SET=0x0;
ISM.PDC_ERR_SET_REG.MISO_CRC_PDC3_ERR_SET=0x0;
ISM.PDC_ERR_SET_REG.MISO_CRC_PDC4_ERR_SET=0x0;
ISM.PDC_ERR_SET_REG.OV_PDC1_ERR_SET=0x0;
ISM.PDC_ERR_SET_REG.OV_PDC2_ERR_SET=0x0;
ISM.PDC_ERR_SET_REG.OV_PDC3_ERR_SET=0x0;
ISM.PDC_ERR_SET_REG.OV_PDC4_ERR_SET=0x0;
ISM.PDC_ERR_SET_REG.WR_SLVERR_PDC1_ERR_SET=0x0;
ISM.PDC_ERR_SET_REG.WR_SLVERR_PDC2_ERR_SET=0x0;
ISM.PDC_ERR_SET_REG.WR_SLVERR_PDC3_ERR_SET=0x0;
ISM.PDC_ERR_SET_REG.WR_SLVERR_PDC4_ERR_SET=0x0;
ISM.PDC_ERR_SET_REG.RD_SLVERR_PDC1_ERR_SET=0x0;
ISM.PDC_ERR_SET_REG.RD_SLVERR_PDC2_ERR_SET=0x0;
ISM.PDC_ERR_SET_REG.RD_SLVERR_PDC3_ERR_SET=0x0;
ISM.PDC_ERR_SET_REG.RD_SLVERR_PDC4_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG1.OVT_TEMPSENSOR1_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG1.OVT_TEMPSENSOR2_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG1.OVT_TEMPSENSOR3_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG1.OVT_TEMPSENSOR4_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG1.UDT_TEMPSENSOR1_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG1.UDT_TEMPSENSOR2_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG1.UDT_TEMPSENSOR3_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG1.UDT_TEMPSENSOR4_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG1.REG_CRC_TEMPSENSOR1_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG1.REG_CRC_TEMPSENSOR2_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG1.REG_CRC_TEMPSENSOR3_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG1.REG_CRC_TEMPSENSOR4_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG1.MOSI_CRC_TEMPSENSOR1_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG1.MOSI_CRC_TEMPSENSOR2_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG1.MOSI_CRC_TEMPSENSOR3_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG1.MOSI_CRC_TEMPSENSOR4_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG1.MISO_CRC_TEMPSENSOR1_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG1.MISO_CRC_TEMPSENSOR2_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG1.MISO_CRC_TEMPSENSOR3_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG1.MISO_CRC_TEMPSENSOR4_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG1.WNT_TEMPSENSOR1_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG1.WNT_TEMPSENSOR2_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG1.WNT_TEMPSENSOR3_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG1.WNT_TEMPSENSOR4_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG2.WR_SLVERR_TEMPSENSOR1_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG2.WR_SLVERR_TEMPSENSOR2_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG2.WR_SLVERR_TEMPSENSOR3_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG2.WR_SLVERR_TEMPSENSOR4_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG2.RD_SLVERR_TEMPSENSOR1_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG2.RD_SLVERR_TEMPSENSOR2_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG2.RD_SLVERR_TEMPSENSOR3_ERR_SET=0x0;
ISM.TEMPSENSOR_ERR_SET_REG2.RD_SLVERR_TEMPSENSOR4_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.PACKER_REG_CRC_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.RFE_ACCESS_REG_CRC_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.RFE_ACCESS_EXT_SPI_MOSI_CRC_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.RFE_ACCESS_SPI_MISO_CRC_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.M7_TCM_SRAM_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.ADDR_EDC_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.WDATA_EDC_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.RDATA_EDC_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.XBIC_INTEGRITY_CHECK_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.SW_WDT_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.M7_DEBUG_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.RFE_TEST_MODE_ACTIVE_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.M7_MTR_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.CMU_M7_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.CMU_WDT_SYS_DIV4_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.CMU_PPE_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.CMU_SPI_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.FREQ_ERR_PACKER_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.CSITX_CMD_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.CSITX_PPI_TIMEOUT_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.M7_RFE_LOCKUP_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.M7_FPU_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.M7_INT_MON_0_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.M7_INT_MON_1_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.M7_INT_MON_2_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.M7_INT_MON_3_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.CMU_RFE_SYS_DIV2_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.WR_SLVERR_RFE_ACCESS_ERR_SET=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_SET_REG.RD_SLVERR_RFE_ACCESS_ERR_SET=0x0;
ISM.CALIB_SW_ERR_SET_REG.CHIRPPLL_CALIB_SW_ERR_SET=0x0;
ISM.CALIB_SW_ERR_SET_REG.LOI_CALIB_SW_ERR_SET=0x0;
ISM.CALIB_SW_ERR_SET_REG.TX_LOX2_CALIB_SW_ERR_SET=0x0;
ISM.CALIB_SW_ERR_SET_REG.TX_GLDO2_CALIB_SW_ERR_SET=0x0;
ISM.CALIB_SW_ERR_SET_REG.TX_GAIN_PHASE_CALIB_SW_ERR_SET=0x0;
ISM.CALIB_SW_ERR_SET_REG.TX_CHAIN_PHASE_CALIB_SW_ERR_SET=0x0;
ISM.CALIB_SW_ERR_SET_REG.RX_LOX2_CALIB_SW_ERR_SET=0x0;
ISM.CALIB_SW_ERR_SET_REG.RX_IF_CALIB_SW_ERR_SET=0x0;
ISM.CALIB_SW_ERR_SET_REG.CALIB_SPARE1_SW_ERR_SET=0x0;
ISM.CALIB_SW_ERR_SET_REG.CALIB_SPARE2_SW_ERR_SET=0x0;
ISM.CALIB_SW_ERR_SET_REG.CALIB_SPARE3_SW_ERR_SET=0x0;
ISM.CALIB_SW_ERR_SET_REG.CALIB_SPARE4_SW_ERR_SET=0x0;
ISM.CALIB_SW_ERR_SET_REG.CALIB_SPARE5_SW_ERR_SET=0x0;
ISM.CALIB_SW_ERR_SET_REG.CALIB_SPARE6_SW_ERR_SET=0x0;
ISM.CALIB_SW_ERR_SET_REG.CALIB_SPARE7_SW_ERR_SET=0x0;
ISM.CALIB_SW_ERR_SET_REG.CALIB_SPARE8_SW_ERR_SET=0x0;
ISM.CALIB_SW_ERR_SET_REG.CALIB_SPARE9_SW_ERR_SET=0x0;
ISM.CALIB_SW_ERR_SET_REG.CALIB_SPARE10_SW_ERR_SET=0x0;
ISM.CALIB_SW_ERR_SET_REG.CALIB_SPARE11_SW_ERR_SET=0x0;
ISM.CALIB_SW_ERR_SET_REG.CALIB_SPARE12_SW_ERR_SET=0x0;
ISM.CALIB_SW_ERR_SET_REG.CALIB_SPARE13_SW_ERR_SET=0x0;
ISM.CALIB_SW_ERR_SET_REG.CALIB_SPARE14_SW_ERR_SET=0x0;
ISM.CALIB_SW_ERR_SET_REG.CALIB_SPARE15_SW_ERR_SET=0x0;
ISM.CALIB_SW_ERR_SET_REG.CALIB_SPARE16_SW_ERR_SET=0x0;
ISM.RX_BIST_SW_ERR_SET_REG.RX_PHASE_MISMATCH_SW_ERR_SET=0x0;
ISM.RX_BIST_SW_ERR_SET_REG.RX_GAIN_MISMATCH_SW_ERR_SET=0x0;
ISM.RX_BIST_SW_ERR_SET_REG.RX_LNA_GAIN_SW_ERR_SET=0x0;
ISM.RX_BIST_SW_ERR_SET_REG.RX_LINEARITY_SW_ERR_SET=0x0;
ISM.RX_BIST_SW_ERR_SET_REG.RX_NOISE_FLOOR_SW_ERR_SET=0x0;
ISM.RX_BIST_SW_ERR_SET_REG.RX_BIST_SPARE1_SW_ERR_SET=0x0;
ISM.RX_BIST_SW_ERR_SET_REG.RX_BIST_SPARE2_SW_ERR_SET=0x0;
ISM.RX_BIST_SW_ERR_SET_REG.RX_BIST_SPARE3_SW_ERR_SET=0x0;
ISM.RX_BIST_SW_ERR_SET_REG.RX_BIST_SPARE4_SW_ERR_SET=0x0;
ISM.RX_BIST_SW_ERR_SET_REG.RX_BIST_SPARE5_SW_ERR_SET=0x0;
ISM.RX_BIST_SW_ERR_SET_REG.RX_BIST_SPARE6_SW_ERR_SET=0x0;
ISM.RX_BIST_SW_ERR_SET_REG.RX_BIST_SPARE7_SW_ERR_SET=0x0;
ISM.RX_BIST_SW_ERR_SET_REG.RX_BIST_SPARE8_SW_ERR_SET=0x0;
ISM.RX_BIST_SW_ERR_SET_REG.RX_BIST_SPARE9_SW_ERR_SET=0x0;
ISM.RX_BIST_SW_ERR_SET_REG.RX_BIST_SPARE10_SW_ERR_SET=0x0;
ISM.RX_BIST_SW_ERR_SET_REG.RX_BIST_SPARE11_SW_ERR_SET=0x0;
ISM.RX_BIST_SW_ERR_SET_REG.RX_BIST_SPARE12_SW_ERR_SET=0x0;
ISM.RX_BIST_SW_ERR_SET_REG.RX_BIST_SPARE13_SW_ERR_SET=0x0;
ISM.RX_BIST_SW_ERR_SET_REG.RX_BIST_SPARE14_SW_ERR_SET=0x0;
ISM.RX_BIST_SW_ERR_SET_REG.RX_BIST_SPARE15_SW_ERR_SET=0x0;
ISM.RX_BIST_SW_ERR_SET_REG.RX_BIST_SPARE16_SW_ERR_SET=0x0;
ISM.TX_BIST_SW_ERR_SET_REG.TX_PHASE_MISMATCH_SW_ERR_SET=0x0;
ISM.TX_BIST_SW_ERR_SET_REG.TX_PHASE_STEP_SW_ERR_SET=0x0;
ISM.TX_BIST_SW_ERR_SET_REG.TX_BIST_SPARE1_SW_ERR_SET=0x0;
ISM.TX_BIST_SW_ERR_SET_REG.TX_BIST_SPARE2_SW_ERR_SET=0x0;
ISM.TX_BIST_SW_ERR_SET_REG.TX_BIST_SPARE3_SW_ERR_SET=0x0;
ISM.TX_BIST_SW_ERR_SET_REG.TX_BIST_SPARE4_SW_ERR_SET=0x0;
ISM.TX_BIST_SW_ERR_SET_REG.TX_BIST_SPARE5_SW_ERR_SET=0x0;
ISM.TX_BIST_SW_ERR_SET_REG.TX_BIST_SPARE6_SW_ERR_SET=0x0;
ISM.TX_BIST_SW_ERR_SET_REG.TX_BIST_SPARE7_SW_ERR_SET=0x0;
ISM.TX_BIST_SW_ERR_SET_REG.TX_BIST_SPARE8_SW_ERR_SET=0x0;
ISM.TX_BIST_SW_ERR_SET_REG.TX_BIST_SPARE9_SW_ERR_SET=0x0;
ISM.TX_BIST_SW_ERR_SET_REG.TX_BIST_SPARE10_SW_ERR_SET=0x0;
ISM.TX_BIST_SW_ERR_SET_REG.TX_BIST_SPARE11_SW_ERR_SET=0x0;
ISM.TX_BIST_SW_ERR_SET_REG.TX_BIST_SPARE12_SW_ERR_SET=0x0;
ISM.TX_BIST_SW_ERR_SET_REG.TX_BIST_SPARE13_SW_ERR_SET=0x0;
ISM.TX_BIST_SW_ERR_SET_REG.TX_BIST_SPARE14_SW_ERR_SET=0x0;
ISM.TX_BIST_SW_ERR_SET_REG.TX_BIST_SPARE15_SW_ERR_SET=0x0;
ISM.TX_BIST_SW_ERR_SET_REG.TX_BIST_SPARE16_SW_ERR_SET=0x0;
ISM.BB_BIST_SW_ERR_SET_REG.RX_IF_GAIN_SW_ERR_SET=0x0;
ISM.BB_BIST_SW_ERR_SET_REG.RX_IF_HPF_SW_ERR_SET=0x0;
ISM.BB_BIST_SW_ERR_SET_REG.RX_IF_LPF_SW_ERR_SET=0x0;
ISM.BB_BIST_SW_ERR_SET_REG.RX_IQ_MISMATCH_SW_ERR_SET=0x0;
ISM.BB_BIST_SW_ERR_SET_REG.ADC_PDC_LINEARITY_SW_ERR_SET=0x0;
ISM.BB_BIST_SW_ERR_SET_REG.ADC_PDC_SPUR_DYN_RANGE_SW_ERR_SET=0x0;
ISM.BB_BIST_SW_ERR_SET_REG.BB_BIST_SPARE1_SW_ERR_SET=0x0;
ISM.BB_BIST_SW_ERR_SET_REG.BB_BIST_SPARE2_SW_ERR_SET=0x0;
ISM.BB_BIST_SW_ERR_SET_REG.BB_BIST_SPARE3_SW_ERR_SET=0x0;
ISM.BB_BIST_SW_ERR_SET_REG.BB_BIST_SPARE4_SW_ERR_SET=0x0;
ISM.BB_BIST_SW_ERR_SET_REG.BB_BIST_SPARE5_SW_ERR_SET=0x0;
ISM.BB_BIST_SW_ERR_SET_REG.BB_BIST_SPARE6_SW_ERR_SET=0x0;
ISM.BB_BIST_SW_ERR_SET_REG.BB_BIST_SPARE7_SW_ERR_SET=0x0;
ISM.BB_BIST_SW_ERR_SET_REG.BB_BIST_SPARE8_SW_ERR_SET=0x0;
ISM.BB_BIST_SW_ERR_SET_REG.BB_BIST_SPARE9_SW_ERR_SET=0x0;
ISM.BB_BIST_SW_ERR_SET_REG.BB_BIST_SPARE10_SW_ERR_SET=0x0;
ISM.BB_BIST_SW_ERR_SET_REG.BB_BIST_SPARE11_SW_ERR_SET=0x0;
ISM.BB_BIST_SW_ERR_SET_REG.BB_BIST_SPARE12_SW_ERR_SET=0x0;
ISM.BB_BIST_SW_ERR_SET_REG.BB_BIST_SPARE13_SW_ERR_SET=0x0;
ISM.BB_BIST_SW_ERR_SET_REG.BB_BIST_SPARE14_SW_ERR_SET=0x0;
ISM.BB_BIST_SW_ERR_SET_REG.BB_BIST_SPARE15_SW_ERR_SET=0x0;
ISM.BB_BIST_SW_ERR_SET_REG.BB_BIST_SPARE16_SW_ERR_SET=0x0;
ISM.M7_RFE_SW_ERR_SET_REG.M7_RFE_HARD_FAULT_SW_ERR_SET=0x0;
ISM.M7_RFE_SW_ERR_SET_REG.M7_RFE_MEM_MANAGE_SW_ERR_SET=0x0;
ISM.M7_RFE_SW_ERR_SET_REG.M7_RFE_BUS_FAULT_SW_ERR_SET=0x0;
ISM.M7_RFE_SW_ERR_SET_REG.M7_RFE_USEAGE_FAULT_SW_ERR_SET=0x0;
ISM.M7_RFE_SW_ERR_SET_REG.M7_RFE_SPARE1_SW_ERR_SET=0x0;
ISM.M7_RFE_SW_ERR_SET_REG.M7_RFE_SPARE2_SW_ERR_SET=0x0;
ISM.M7_RFE_SW_ERR_SET_REG.M7_RFE_SPARE3_SW_ERR_SET=0x0;
ISM.M7_RFE_SW_ERR_SET_REG.M7_RFE_SPARE4_SW_ERR_SET=0x0;
ISM.M7_RFE_SW_ERR_SET_REG.M7_RFE_SPARE5_SW_ERR_SET=0x0;
ISM.M7_RFE_SW_ERR_SET_REG.M7_RFE_SPARE6_SW_ERR_SET=0x0;
ISM.M7_RFE_SW_ERR_SET_REG.M7_RFE_SPARE7_SW_ERR_SET=0x0;
ISM.M7_RFE_SW_ERR_SET_REG.M7_RFE_SPARE8_SW_ERR_SET=0x0;
ISM.M7_RFE_SW_ERR_SET_REG.M7_RFE_SPARE9_SW_ERR_SET=0x0;
ISM.M7_RFE_SW_ERR_SET_REG.M7_RFE_SPARE10_SW_ERR_SET=0x0;
ISM.M7_RFE_SW_ERR_SET_REG.M7_RFE_SPARE11_SW_ERR_SET=0x0;
ISM.M7_RFE_SW_ERR_SET_REG.M7_RFE_SPARE12_SW_ERR_SET=0x0;
ISM.M7_RFE_SW_ERR_SET_REG.M7_RFE_SPARE13_SW_ERR_SET=0x0;
ISM.M7_RFE_SW_ERR_SET_REG.M7_RFE_SPARE14_SW_ERR_SET=0x0;
ISM.M7_RFE_SW_ERR_SET_REG.M7_RFE_SPARE15_SW_ERR_SET=0x0;
ISM.M7_RFE_SW_ERR_SET_REG.M7_RFE_SPARE16_SW_ERR_SET=0x0;
ISM.REG_CHK_SW_ERR_SET_REG.REG_CHK_CRC_SW_ERR_SET=0x0;
ISM.REG_CHK_SW_ERR_SET_REG.REGISTER_PROG_SW_ERR_SET=0x0;
ISM.REG_CHK_SW_ERR_SET_REG.REG_CHK_SPARE1_SW_ERR_SET=0x0;
ISM.REG_CHK_SW_ERR_SET_REG.REG_CHK_SPARE2_SW_ERR_SET=0x0;
ISM.REG_CHK_SW_ERR_SET_REG.REG_CHK_SPARE3_SW_ERR_SET=0x0;
ISM.REG_CHK_SW_ERR_SET_REG.REG_CHK_SPARE4_SW_ERR_SET=0x0;
ISM.REG_CHK_SW_ERR_SET_REG.REG_CHK_SPARE5_SW_ERR_SET=0x0;
ISM.REG_CHK_SW_ERR_SET_REG.REG_CHK_SPARE6_SW_ERR_SET=0x0;
ISM.REG_CHK_SW_ERR_SET_REG.REG_CHK_SPARE7_SW_ERR_SET=0x0;
ISM.REG_CHK_SW_ERR_SET_REG.REG_CHK_SPARE8_SW_ERR_SET=0x0;
ISM.REG_CHK_SW_ERR_SET_REG.REG_CHK_SPARE9_SW_ERR_SET=0x0;
ISM.REG_CHK_SW_ERR_SET_REG.REG_CHK_SPARE10_SW_ERR_SET=0x0;
ISM.REG_CHK_SW_ERR_SET_REG.REG_CHK_SPARE11_SW_ERR_SET=0x0;
ISM.REG_CHK_SW_ERR_SET_REG.REG_CHK_SPARE12_SW_ERR_SET=0x0;
ISM.REG_CHK_SW_ERR_SET_REG.REG_CHK_SPARE13_SW_ERR_SET=0x0;
ISM.REG_CHK_SW_ERR_SET_REG.REG_CHK_SPARE14_SW_ERR_SET=0x0;
ISM.REG_CHK_SW_ERR_SET_REG.REG_CHK_SPARE15_SW_ERR_SET=0x0;
ISM.REG_CHK_SW_ERR_SET_REG.REG_CHK_SPARE16_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE1_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE2_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE3_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE4_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE5_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE6_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE7_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE8_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE9_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE10_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE11_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE12_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE13_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE14_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE15_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE16_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE17_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE18_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE19_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE20_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE21_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE22_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE23_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE24_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE25_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE26_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE27_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE28_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE29_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE30_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE31_SW_ERR_SET=0x0;
ISM.GENERIC_SW_ERR_SET_REG.GENERIC_SPARE32_SW_ERR_SET=0x0;
ISM.TX_ERR_CLR_REG1.SUP_LDO1_OV_0P9V_TX1_SW_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG1.SUP_LDO2_OV_0P9V_TX2_SW_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG1.SUP_LDO3_OV_0P9V_TX3_SW_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG1.SUP_LDO4_OV_0P9V_TX4_SW_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG1.SUP_LDO1_OV_1P1V_TX1_SW_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG1.SUP_LDO2_OV_1P1V_TX2_SW_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG1.SUP_LDO3_OV_1P1V_TX3_SW_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG1.SUP_LDO4_OV_1P1V_TX4_SW_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG1.SUP_LDO1_UV_0P9V_TX1_SW_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG1.SUP_LDO2_UV_0P9V_TX2_SW_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG1.SUP_LDO3_UV_0P9V_TX3_SW_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG1.SUP_LDO4_UV_0P9V_TX4_SW_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG1.SUP_LDO1_UV_1P1V_TX1_SW_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG1.SUP_LDO2_UV_1P1V_TX2_SW_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG1.SUP_LDO3_UV_1P1V_TX3_SW_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG1.SUP_LDO4_UV_1P1V_TX4_SW_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG1.BB_TX1_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG1.BB_TX2_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG1.BB_TX3_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG1.BB_TX4_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG1.PAOUT_RTM_TX1_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG1.PAOUT_RTM_TX2_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG1.PAOUT_RTM_TX3_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG1.PAOUT_RTM_TX4_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG2.REG_CRC_TX1_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG2.REG_CRC_TX2_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG2.REG_CRC_TX3_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG2.REG_CRC_TX4_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG2.MOSI_CRC_TX1_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG2.MOSI_CRC_TX2_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG2.MOSI_CRC_TX3_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG2.MOSI_CRC_TX4_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG2.MISO_CRC_TX1_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG2.MISO_CRC_TX2_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG2.MISO_CRC_TX3_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG2.MISO_CRC_TX4_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG2.PHASE_DIF_TX12_SW_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG2.PHASE_DIF_TX23_SW_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG2.PHASE_DIF_TX34_SW_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG2.WR_SLVERR_TX1_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG2.WR_SLVERR_TX2_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG2.WR_SLVERR_TX3_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG2.WR_SLVERR_TX4_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG2.RD_SLVERR_TX1_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG2.RD_SLVERR_TX2_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG2.RD_SLVERR_TX3_ERR_CLR=0x0;
ISM.TX_ERR_CLR_REG2.RD_SLVERR_TX4_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO1_I_OV_LPF_RX1_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO2_I_OV_LPF_RX2_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO3_I_OV_LPF_RX3_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO4_I_OV_LPF_RX4_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO5_Q_OV_LPF_RX1_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO6_Q_OV_LPF_RX2_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO7_Q_OV_LPF_RX3_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO8_Q_OV_LPF_RX4_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO1_I_UV_LPF_RX1_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO2_I_UV_LPF_RX2_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO3_I_UV_LPF_RX3_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO4_I_UV_LPF_RX4_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO5_Q_UV_LPF_RX1_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO6_Q_UV_LPF_RX2_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO7_Q_UV_LPF_RX3_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO8_Q_UV_LPF_RX4_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO1_OV_LNA_RX1_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO2_OV_LNA_RX2_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO3_OV_LNA_RX3_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO4_OV_LNA_RX4_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO1_UV_LNA_RX1_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO2_UV_LNA_RX2_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO3_UV_LNA_RX3_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO4_UV_LNA_RX4_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO1_OV_LOI_RX1_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO2_OV_LOI_RX2_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO3_OV_LOI_RX3_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO4_OV_LOI_RX4_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO1_UV_LOI_RX1_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO2_UV_LOI_RX2_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO3_UV_LOI_RX3_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG1.SUP_LDO4_UV_LOI_RX4_SW_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG2.BB_RX1_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG2.BB_RX2_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG2.BB_RX3_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG2.BB_RX4_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG2.RF_I_LOW_RX1_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG2.RF_I_LOW_RX2_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG2.RF_I_LOW_RX3_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG2.RF_I_LOW_RX4_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG2.RF_Q_LOW_RX1_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG2.RF_Q_LOW_RX2_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG2.RF_Q_LOW_RX3_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG2.RF_Q_LOW_RX4_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG2.VGA1_SAT_RX1_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG2.VGA1_SAT_RX2_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG2.VGA1_SAT_RX3_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG2.VGA1_SAT_RX4_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG2.VGA2_SAT_RX1_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG2.VGA2_SAT_RX2_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG2.VGA2_SAT_RX3_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG2.VGA2_SAT_RX4_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG3.REG_CRC_RX1_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG3.REG_CRC_RX2_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG3.REG_CRC_RX3_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG3.REG_CRC_RX4_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG3.MOSI_CRC_RX1_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG3.MOSI_CRC_RX2_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG3.MOSI_CRC_RX3_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG3.MOSI_CRC_RX4_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG3.MISO_CRC_RX1_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG3.MISO_CRC_RX2_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG3.MISO_CRC_RX3_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG3.MISO_CRC_RX4_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG3.WR_SLVERR_RX1_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG3.WR_SLVERR_RX2_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG3.WR_SLVERR_RX3_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG3.WR_SLVERR_RX4_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG3.RD_SLVERR_RX1_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG3.RD_SLVERR_RX2_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG3.RD_SLVERR_RX3_ERR_CLR=0x0;
ISM.RX_ERR_CLR_REG3.RD_SLVERR_RX4_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.SUP_LDO1_OV_VCO_1V8_CHIRP_SW_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.SUP_LDO2_OV_VCO_0V9_CHIRP_SW_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.SUP_LDO3_OV_PFDCP_1V8_CHIRP_SW_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.SUP_LDO4_OV_PFDCP_0V9_CHIRP_SW_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.SUP_LDO5_OV_PDIV_0V9_CHIRP_SW_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.SUP_LDO6_OV_DIGCORE_0V9_CHIRP_SW_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.SUP_LDO1_UV_VCO_1V8_CHIRP_SW_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.SUP_LDO2_UV_VCO_0V9_CHIRP_SW_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.SUP_LDO3_UV_PFDCP_1V8_CHIRP_SW_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.SUP_LDO4_UV_PFDCP_0V9_CHIRP_SW_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.SUP_LDO5_UV_PDIV_0V9_CHIRP_SW_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.SUP_LDO6_UV_DIGCORE_0V9_CHIRP_SW_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.UNLOCK_CHIRP_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.SD_CHIRP_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.VCO_FREQ_CHIRP_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.AAFC_CHIRP_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.INTERFACE_STUCK_CHIRP_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.REG_CRC_CHIRP_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.MOSI_CRC_CHIRP_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.MISO_CRC_CHIRP_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.VTUNE_LOW_CHIRP_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.VTUNE_HIGH_CHIRP_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.LEVEL_LOW_CHIRP_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.LEVEL_HIGH_CHIRP_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.APB_CONFLICT_CHIRP_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.LI_CHIRP_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.CG_CHIRP_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.WR_SLVERR_CHIRP_ERR_CLR=0x0;
ISM.CHIRP_ERR_CLR_REG.RD_SLVERR_CHIRP_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.SUP_LDO1_OV_XO_CORE_MCGEN_SW_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.SUP_LDO2_OV_XO_OUT_MCGEN_SW_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.SUP_LDO3_OV_MCGEN_SW_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.SUP_LDO4_OV_DCO_CAPBANK_MCGEN_SW_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.SUP_LDO5_OV_DCO_BUFFER_MCGEN_SW_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.SUP_LDO6_OV_DIV3_MCGEN_SW_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.SUP_LDO7_OV_SAMPLER_MCGEN_SW_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.SUP_LDO8_OV_DIGITAL_MCGEN_SW_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.SUP_LDO1_UV_XO_CORE_MCGEN_SW_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.SUP_LDO2_UV_XO_OUT_MCGEN_SW_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.SUP_LDO3_UV_MCGEN_SW_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.SUP_LDO4_UV_DCO_CAPBANK_MCGEN_SW_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.SUP_LDO5_UV_DCO_BUFFER_MCGEN_SW_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.SUP_LDO6_UV_DIV3_MCGEN_SW_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.SUP_LDO7_UV_SAMPLER_MCGEN_SW_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.SUP_LDO8_UV_DIGITAL_MCGEN_SW_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.XO_XOCLK_DET_MCGEN_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.XO_CLKIN_DET_MCGEN_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.XO_PLLCLK_DET_MCGEN_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.XO_CHIRP_DET_MCGEN_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.DC_DET_LOW_MCGEN_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.DC_DET_HIGH_MCGEN_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.FEQ40_OV_MCGEN_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.FEQ40_UND_MCGEN_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.GLITCH_POS_MCGEN_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.GLITCH_NEG_MCGEN_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.ADPLL_LOCK_MCGEN_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.ADPLL_DCO_LEVEL_MAX_MCGEN_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.ADPLL_DCO_LEVEL_MIN_MCGEN_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG.ADPLL_FREQ_MCGEN_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG2.REG_CRC_ADPLL_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG2.MOSI_CRC_ADPLL_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG2.MISO_CRC_ADPLL_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG2.REG_CRC_MCGEN_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG2.MOSI_CRC_MCGEN_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG2.MISO_CRC_MCGEN_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG2.WR_SLVERR_MCGEN_ERR_CLR=0x0;
ISM.MCGEN_ADPLL_ERR_CLR_REG2.RD_SLVERR_MCGEN_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.SUP_LDO1_OV_PA_LO_SW_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.SUP_LDO2_OV_LNA_LO_SW_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.SUP_LDO3_OV_LOX4_LO_SW_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.SUP_LDO4_OV_DRIVER_LO_SW_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.SUP_LDO1_UV_PA_LO_SW_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.SUP_LDO2_UV_LNA_LO_SW_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.SUP_LDO3_UV_LOX4_LO_SW_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.SUP_LDO4_UV_DRIVER_LO_SW_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.BB_LOIN_INTERFACE_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.REG_CRC_INTERFACE_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.REG_CRC_SPIM_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.REG_CRC_ISM_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.MOSI_CRC_INTERFACE_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.MISO_CRC_INTERFACE_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.MOSI_TRN_RD_CRC_SPIM_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.MISO_TRN_RD_CRC_SPIM_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.MOSI_TRN_WR_CRC_SPIM_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.MISO_TRN_WR_CRC_SPIM_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.MOSI_CRC_SPIM_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.MISO_CRC_SPIM_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.MOSI_CRC_ISM_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.MISO_CRC_ISM_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.WR_SLVERR_INTERFACE_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.RD_SLVERR_INTERFACE_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.WR_SLVERR_SPIM_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.RD_SLVERR_SPIM_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.WR_SLVERR_ISM_ERR_CLR=0x0;
ISM.LO_SPIM_ISM_ERR_CLR_REG.RD_SLVERR_ISM_ERR_CLR=0x0;
ISM.RXBIST_ERR_CLR_REG.SUP_LDO1_OV_0P9V_RXBIST_SW_ERR_CLR=0x0;
ISM.RXBIST_ERR_CLR_REG.SUP_LDO2_OV_1P1V_RXBIST_SW_ERR_CLR=0x0;
ISM.RXBIST_ERR_CLR_REG.SUP_LDO3_OV_DIG_0P9V_RXBIST_SW_ERR_CLR=0x0;
ISM.RXBIST_ERR_CLR_REG.SUP_LDO1_UV_0P9V_RXBIST_SW_ERR_CLR=0x0;
ISM.RXBIST_ERR_CLR_REG.SUP_LDO2_UV_1P1V_RXBIST_SW_ERR_CLR=0x0;
ISM.RXBIST_ERR_CLR_REG.SUP_LDO3_UV_DIG_0P9V_RXBIST_SW_ERR_CLR=0x0;
ISM.RXBIST_ERR_CLR_REG.REG_CRC_RXBIST_ERR_CLR=0x0;
ISM.RXBIST_ERR_CLR_REG.MOSI_CRC_RXBIST_ERR_CLR=0x0;
ISM.RXBIST_ERR_CLR_REG.MISO_CRC_RXBIST_ERR_CLR=0x0;
ISM.RXBIST_ERR_CLR_REG.WR_SLVERR_RXBIST_ERR_CLR=0x0;
ISM.RXBIST_ERR_CLR_REG.RD_SLVERR_RXBIST_ERR_CLR=0x0;
ISM.GB_GLDO_ERR_CLR_REG.OV_GLD1V4_GLDO_ERR_CLR=0x0;
ISM.GB_GLDO_ERR_CLR_REG.OV_GLD1V3_GLDO_ERR_CLR=0x0;
ISM.GB_GLDO_ERR_CLR_REG.OV_HLD1V8_GLDO_ERR_CLR=0x0;
ISM.GB_GLDO_ERR_CLR_REG.OV_PMC1V8_GLDO_ERR_CLR=0x0;
ISM.GB_GLDO_ERR_CLR_REG.UV_GLD1V4_GLDO_ERR_CLR=0x0;
ISM.GB_GLDO_ERR_CLR_REG.UV_GLD1V3_GLDO_ERR_CLR=0x0;
ISM.GB_GLDO_ERR_CLR_REG.UV_HLD1V8_GLDO_ERR_CLR=0x0;
ISM.GB_GLDO_ERR_CLR_REG.UV_PMC1V8_GLDO_ERR_CLR=0x0;
ISM.GB_GLDO_ERR_CLR_REG.REG_CRC_GLOBAL_BIAS_ERR_CLR=0x0;
ISM.GB_GLDO_ERR_CLR_REG.MOSI_CRC_GLOBAL_BIAS_ERR_CLR=0x0;
ISM.GB_GLDO_ERR_CLR_REG.MISO_CRC_GLOBAL_BIAS_ERR_CLR=0x0;
ISM.GB_GLDO_ERR_CLR_REG.REG_CRC_GLDO_ERR_CLR=0x0;
ISM.GB_GLDO_ERR_CLR_REG.MOSI_CRC_GLDO_ERR_CLR=0x0;
ISM.GB_GLDO_ERR_CLR_REG.MISO_CRC_GLDO_ERR_CLR=0x0;
ISM.GB_GLDO_ERR_CLR_REG.WR_SLVERR_GLOBAL_BIAS_ERR_CLR=0x0;
ISM.GB_GLDO_ERR_CLR_REG.RD_SLVERR_GLOBAL_BIAS_ERR_CLR=0x0;
ISM.GB_GLDO_ERR_CLR_REG.WR_SLVERR_GLDO_ERR_CLR=0x0;
ISM.GB_GLDO_ERR_CLR_REG.RD_SLVERR_GLDO_ERR_CLR=0x0;
ISM.ATB_TE_RCOSC_ERR_CLR_REG.SUP_LDO1_OV_0V9_ATB_SW_ERR_CLR=0x0;
ISM.ATB_TE_RCOSC_ERR_CLR_REG.SUP_LDO1_OV_1V35_ATB_SW_ERR_CLR=0x0;
ISM.ATB_TE_RCOSC_ERR_CLR_REG.SUP_LDO1_OV_BUFFER_1V_ATB_SW_ERR_CLR=0x0;
ISM.ATB_TE_RCOSC_ERR_CLR_REG.SUP_LDO1_UV_0V9_ATB_SW_ERR_CLR=0x0;
ISM.ATB_TE_RCOSC_ERR_CLR_REG.SUP_LDO1_UV_1V35_ATB_SW_ERR_CLR=0x0;
ISM.ATB_TE_RCOSC_ERR_CLR_REG.SUP_LDO1_UV_BUFFER_1V_ATB_SW_ERR_CLR=0x0;
ISM.ATB_TE_RCOSC_ERR_CLR_REG.SUP_LDO1_OV_RCCAL_SW_ERR_CLR=0x0;
ISM.ATB_TE_RCOSC_ERR_CLR_REG.SUP_LDO1_UV_RCCAL_SW_ERR_CLR=0x0;
ISM.ATB_TE_RCOSC_ERR_CLR_REG.LOCKSTEP_TE_ERR_CLR=0x0;
ISM.ATB_TE_RCOSC_ERR_CLR_REG.TXRX_CNTRL_STUCKAT_TE_ERR_CLR=0x0;
ISM.ATB_TE_RCOSC_ERR_CLR_REG.PR_CAL_TIMEOUT_TX_TE_ERR_CLR=0x0;
ISM.ATB_TE_RCOSC_ERR_CLR_REG.REG_CRC_ATB_ERR_CLR=0x0;
ISM.ATB_TE_RCOSC_ERR_CLR_REG.MOSI_CRC_ATB_ERR_CLR=0x0;
ISM.ATB_TE_RCOSC_ERR_CLR_REG.MISO_CRC_ATB_ERR_CLR=0x0;
ISM.ATB_TE_RCOSC_ERR_CLR_REG.REG_CRC_TE_ERR_CLR=0x0;
ISM.ATB_TE_RCOSC_ERR_CLR_REG.MOSI_CRC_TE_ERR_CLR=0x0;
ISM.ATB_TE_RCOSC_ERR_CLR_REG.MISO_CRC_TE_ERR_CLR=0x0;
ISM.ATB_TE_RCOSC_ERR_CLR_REG.REG_CRC_RCOSC_ERR_CLR=0x0;
ISM.ATB_TE_RCOSC_ERR_CLR_REG.MOSI_CRC_RCOSC_ERR_CLR=0x0;
ISM.ATB_TE_RCOSC_ERR_CLR_REG.MISO_CRC_RCOSC_ERR_CLR=0x0;
ISM.ATB_TE_RCOSC_ERR_CLR_REG.WR_SLVERR_ATB_ERR_CLR=0x0;
ISM.ATB_TE_RCOSC_ERR_CLR_REG.RD_SLVERR_ATB_ERR_CLR=0x0;
ISM.ATB_TE_RCOSC_ERR_CLR_REG.APB_CONFLICT_TE_ERR_CLR=0x0;
ISM.ATB_TE_RCOSC_ERR_CLR_REG.WR_SLVERR_TE_ERR_CLR=0x0;
ISM.ATB_TE_RCOSC_ERR_CLR_REG.RD_SLVERR_TE_ERR_CLR=0x0;
ISM.ATB_TE_RCOSC_ERR_CLR_REG.WR_SLVERR_RCOSC_ERR_CLR=0x0;
ISM.ATB_TE_RCOSC_ERR_CLR_REG.RD_SLVERR_RCOSC_ERR_CLR=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_CLR_REG.OV_LDO_DIG_ERR_CLR=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_CLR_REG.UV_LDO_DIG_ERR_CLR=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_CLR_REG.SUP_OV_LDO_PDC12_SW_ERR_CLR=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_CLR_REG.SUP_UV_LDO_PDC12_SW_ERR_CLR=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_CLR_REG.SUP_OV_LDO_PDC34_SW_ERR_CLR=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_CLR_REG.SUP_UV_LDO_PDC34_SW_ERR_CLR=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_CLR_REG.REG_CRC_LDO_DIG_ERR_CLR=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_CLR_REG.REG_CRC_LDO_PDC_ERR_CLR=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_CLR_REG.MOSI_CRC_LDO_DIG_ERR_CLR=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_CLR_REG.MOSI_CRC_LDO_PDC_ERR_CLR=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_CLR_REG.MISO_CRC_LDO_DIG_ERR_CLR=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_CLR_REG.MISO_CRC_LDO_PDC_ERR_CLR=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_CLR_REG.WR_SLVERR_LDO_DIG_ERR_CLR=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_CLR_REG.WR_SLVERR_LDO_PDC_ERR_CLR=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_CLR_REG.RD_SLVERR_LDO_DIG_ERR_CLR=0x0;
ISM.LDO_DIG_LDO_PDC_ERR_CLR_REG.RD_SLVERR_LDO_PDC_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO1_OVL_LF_I_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO1_OVL_CLK_I_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO1_OVL_CLK_DIV_I_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO1_OVL_SHUNTAC_I_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO2_OVL_SHUNTDAC_I_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO1_OVL_SERIESDAC_I_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO1_OVL_QUANTISER_I_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO1_OVL_LF_Q_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO1_OVL_CLK_Q_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO1_OVL_CLK_DIV_Q_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO1_OVL_SHUNTAC_Q_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO2_OVL_SHUNTDAC_Q_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO1_OVL_SERIESDAC_Q_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO1_OVL_QUANTISER_Q_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO1_OVL_DEMUX_SHUNT_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO1_UDL_LF_I_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO1_UDL_CLK_I_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO1_UDL_CLK_DIV_I_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO1_UDL_SHUNTAC_I_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO2_UDL_SHUNTDAC_I_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO1_UDL_SERIESDAC_I_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO1_UDL_QUANTISER_I_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO1_UDL_LF_Q_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO1_UDL_CLK_Q_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO1_UDL_CLK_DIV_Q_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO1_UDL_SHUNTAC_Q_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO2_UDL_SHUNTDAC_Q_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO1_UDL_SERIESDAC_Q_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO1_UDL_QUANTISER_Q_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG1.SUP_LDO1_UDL_DEMUX_SHUNT_ADC1_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO1_OVL_LF_I_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO1_OVL_CLK_I_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO1_OVL_CLK_DIV_I_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO1_OVL_SHUNTAC_I_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO2_OVL_SHUNTDAC_I_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO1_OVL_SERIESDAC_I_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO1_OVL_QUANTISER_I_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO1_OVL_LF_Q_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO1_OVL_CLK_Q_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO1_OVL_CLK_DIV_Q_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO1_OVL_SHUNTAC_Q_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO2_OVL_SHUNTDAC_Q_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO1_OVL_SERIESDAC_Q_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO1_OVL_QUANTISER_Q_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO1_OVL_DEMUX_SHUNT_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO1_UDL_LF_I_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO1_UDL_CLK_I_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO1_UDL_CLK_DIV_I_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO1_UDL_SHUNTAC_I_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO2_UDL_SHUNTDAC_I_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO1_UDL_SERIESDAC_I_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO1_UDL_QUANTISER_I_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO1_UDL_LF_Q_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO1_UDL_CLK_Q_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO1_UDL_CLK_DIV_Q_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO1_UDL_SHUNTAC_Q_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO2_UDL_SHUNTDAC_Q_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO1_UDL_SERIESDAC_Q_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO1_UDL_QUANTISER_Q_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG2.SUP_LDO1_UDL_DEMUX_SHUNT_ADC2_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO1_OVL_LF_I_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO1_OVL_CLK_I_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO1_OVL_CLK_DIV_I_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO1_OVL_SHUNTAC_I_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO2_OVL_SHUNTDAC_I_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO1_OVL_SERIESDAC_I_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO1_OVL_QUANTISER_I_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO1_OVL_LF_Q_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO1_OVL_CLK_Q_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO1_OVL_CLK_DIV_Q_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO1_OVL_SHUNTAC_Q_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO2_OVL_SHUNTDAC_Q_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO1_OVL_SERIESDAC_Q_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO1_OVL_QUANTISER_Q_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO1_OVL_DEMUX_SHUNT_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO1_UDL_LF_I_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO1_UDL_CLK_I_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO1_UDL_CLK_DIV_I_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO1_UDL_SHUNTAC_I_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO2_UDL_SHUNTDAC_I_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO1_UDL_SERIESDAC_I_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO1_UDL_QUANTISER_I_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO1_UDL_LF_Q_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO1_UDL_CLK_Q_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO1_UDL_CLK_DIV_Q_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO1_UDL_SHUNTAC_Q_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO2_UDL_SHUNTDAC_Q_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO1_UDL_SERIESDAC_Q_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO1_UDL_QUANTISER_Q_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG3.SUP_LDO1_UDL_DEMUX_SHUNT_ADC3_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO1_OVL_LF_I_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO1_OVL_CLK_I_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO1_OVL_CLK_DIV_I_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO1_OVL_SHUNTAC_I_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO2_OVL_SHUNTDAC_I_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO1_OVL_SERIESDAC_I_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO1_OVL_QUANTISER_I_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO1_OVL_LF_Q_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO1_OVL_CLK_Q_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO1_OVL_CLK_DIV_Q_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO1_OVL_SHUNTAC_Q_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO2_OVL_SHUNTDAC_Q_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO1_OVL_SERIESDAC_Q_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO1_OVL_QUANTISER_Q_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO1_OVL_DEMUX_SHUNT_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO1_UDL_LF_I_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO1_UDL_CLK_I_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO1_UDL_CLK_DIV_I_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO1_UDL_SHUNTAC_I_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO2_UDL_SHUNTDAC_I_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO1_UDL_SERIESDAC_I_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO1_UDL_QUANTISER_I_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO1_UDL_LF_Q_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO1_UDL_CLK_Q_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO1_UDL_CLK_DIV_Q_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO1_UDL_SHUNTAC_Q_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO2_UDL_SHUNTDAC_Q_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO1_UDL_SERIESDAC_Q_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO1_UDL_QUANTISER_Q_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG4.SUP_LDO1_UDL_DEMUX_SHUNT_ADC4_SW_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.REG_CRC_ADC1_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.REG_CRC_ADC2_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.REG_CRC_ADC3_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.REG_CRC_ADC4_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.MOSI_CRC_ADC1_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.MOSI_CRC_ADC2_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.MOSI_CRC_ADC3_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.MOSI_CRC_ADC4_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.MISO_CRC_ADC1_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.MISO_CRC_ADC2_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.MISO_CRC_ADC3_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.MISO_CRC_ADC4_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.OV_I_ADC1_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.OV_I_ADC2_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.OV_I_ADC3_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.OV_I_ADC4_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.OV_Q_ADC1_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.OV_Q_ADC2_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.OV_Q_ADC3_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.OV_Q_ADC4_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.WR_SLVERR_ADC1_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.WR_SLVERR_ADC2_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.WR_SLVERR_ADC3_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.WR_SLVERR_ADC4_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.RD_SLVERR_ADC1_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.RD_SLVERR_ADC2_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.RD_SLVERR_ADC3_ERR_CLR=0x0;
ISM.ADC_ERR_CLR_REG5.RD_SLVERR_ADC4_ERR_CLR=0x0;
ISM.PDC_ERR_CLR_REG.REG_CRC_PDC1_ERR_CLR=0x0;
ISM.PDC_ERR_CLR_REG.REG_CRC_PDC2_ERR_CLR=0x0;
ISM.PDC_ERR_CLR_REG.REG_CRC_PDC3_ERR_CLR=0x0;
ISM.PDC_ERR_CLR_REG.REG_CRC_PDC4_ERR_CLR=0x0;
ISM.PDC_ERR_CLR_REG.MOSI_CRC_PDC1_ERR_CLR=0x0;
ISM.PDC_ERR_CLR_REG.MOSI_CRC_PDC2_ERR_CLR=0x0;
ISM.PDC_ERR_CLR_REG.MOSI_CRC_PDC3_ERR_CLR=0x0;
ISM.PDC_ERR_CLR_REG.MOSI_CRC_PDC4_ERR_CLR=0x0;
ISM.PDC_ERR_CLR_REG.MISO_CRC_PDC1_ERR_CLR=0x0;
ISM.PDC_ERR_CLR_REG.MISO_CRC_PDC2_ERR_CLR=0x0;
ISM.PDC_ERR_CLR_REG.MISO_CRC_PDC3_ERR_CLR=0x0;
ISM.PDC_ERR_CLR_REG.MISO_CRC_PDC4_ERR_CLR=0x0;
ISM.PDC_ERR_CLR_REG.OV_PDC1_ERR_CLR=0x0;
ISM.PDC_ERR_CLR_REG.OV_PDC2_ERR_CLR=0x0;
ISM.PDC_ERR_CLR_REG.OV_PDC3_ERR_CLR=0x0;
ISM.PDC_ERR_CLR_REG.OV_PDC4_ERR_CLR=0x0;
ISM.PDC_ERR_CLR_REG.WR_SLVERR_PDC1_ERR_CLR=0x0;
ISM.PDC_ERR_CLR_REG.WR_SLVERR_PDC2_ERR_CLR=0x0;
ISM.PDC_ERR_CLR_REG.WR_SLVERR_PDC3_ERR_CLR=0x0;
ISM.PDC_ERR_CLR_REG.WR_SLVERR_PDC4_ERR_CLR=0x0;
ISM.PDC_ERR_CLR_REG.RD_SLVERR_PDC1_ERR_CLR=0x0;
ISM.PDC_ERR_CLR_REG.RD_SLVERR_PDC2_ERR_CLR=0x0;
ISM.PDC_ERR_CLR_REG.RD_SLVERR_PDC3_ERR_CLR=0x0;
ISM.PDC_ERR_CLR_REG.RD_SLVERR_PDC4_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG1.OVT_TEMPSENSOR1_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG1.OVT_TEMPSENSOR2_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG1.OVT_TEMPSENSOR3_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG1.OVT_TEMPSENSOR4_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG1.UDT_TEMPSENSOR1_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG1.UDT_TEMPSENSOR2_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG1.UDT_TEMPSENSOR3_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG1.UDT_TEMPSENSOR4_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG1.REG_CRC_TEMPSENSOR1_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG1.REG_CRC_TEMPSENSOR2_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG1.REG_CRC_TEMPSENSOR3_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG1.REG_CRC_TEMPSENSOR4_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG1.MOSI_CRC_TEMPSENSOR1_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG1.MOSI_CRC_TEMPSENSOR2_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG1.MOSI_CRC_TEMPSENSOR3_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG1.MOSI_CRC_TEMPSENSOR4_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG1.MISO_CRC_TEMPSENSOR1_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG1.MISO_CRC_TEMPSENSOR2_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG1.MISO_CRC_TEMPSENSOR3_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG1.MISO_CRC_TEMPSENSOR4_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG1.WNT_TEMPSENSOR1_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG1.WNT_TEMPSENSOR2_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG1.WNT_TEMPSENSOR3_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG1.WNT_TEMPSENSOR4_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG2.WR_SLVERR_TEMPSENSOR1_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG2.WR_SLVERR_TEMPSENSOR2_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG2.WR_SLVERR_TEMPSENSOR3_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG2.WR_SLVERR_TEMPSENSOR4_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG2.RD_SLVERR_TEMPSENSOR1_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG2.RD_SLVERR_TEMPSENSOR2_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG2.RD_SLVERR_TEMPSENSOR3_ERR_CLR=0x0;
ISM.TEMPSENSOR_ERR_CLR_REG2.RD_SLVERR_TEMPSENSOR4_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.PACKER_REG_CRC_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.RFE_ACCESS_REG_CRC_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.RFE_ACCESS_EXT_SPI_MOSI_CRC_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.RFE_ACCESS_SPI_MISO_CRC_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.M7_TCM_SRAM_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.ADDR_EDC_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.WDATA_EDC_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.RDATA_EDC_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.XBIC_INTEGRITY_CHECK_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.SW_WDT_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.M7_DEBUG_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.RFE_TEST_MODE_ACTIVE_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.M7_MTR_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.CMU_M7_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.CMU_WDT_SYS_DIV4_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.CMU_PPE_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.CMU_SPI_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.FREQ_ERR_PACKER_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.CSITX_CMD_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.CSITX_PPI_TIMEOUT_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.M7_RFE_LOCKUP_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.M7_FPU_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.M7_INT_MON_0_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.M7_INT_MON_1_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.M7_INT_MON_2_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.M7_INT_MON_3_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.CMU_RFE_SYS_DIV2_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.WR_SLVERR_RFE_ACCESS_ERR_CLR=0x0;
ISM.M7_RFEACCESS_CSI2_PACKER_ERR_CLR_REG.RD_SLVERR_RFE_ACCESS_ERR_CLR=0x0;
ISM.CALIB_SW_ERR_CLR_REG.CHIRPPLL_CALIB_SW_ERR_CLR=0x0;
ISM.CALIB_SW_ERR_CLR_REG.LOI_CALIB_SW_ERR_CLR=0x0;
ISM.CALIB_SW_ERR_CLR_REG.TX_LOX2_CALIB_SW_ERR_CLR=0x0;
ISM.CALIB_SW_ERR_CLR_REG.TX_GLDO2_CALIB_SW_ERR_CLR=0x0;
ISM.CALIB_SW_ERR_CLR_REG.TX_GAIN_PHASE_CALIB_SW_ERR_CLR=0x0;
ISM.CALIB_SW_ERR_CLR_REG.TX_CHAIN_PHASE_CALIB_SW_ERR_CLR=0x0;
ISM.CALIB_SW_ERR_CLR_REG.RX_LOX2_CALIB_SW_ERR_CLR=0x0;
ISM.CALIB_SW_ERR_CLR_REG.RX_IF_CALIB_SW_ERR_CLR=0x0;
ISM.CALIB_SW_ERR_CLR_REG.CALIB_SPARE1_SW_ERR_CLR=0x0;
ISM.CALIB_SW_ERR_CLR_REG.CALIB_SPARE2_SW_ERR_CLR=0x0;
ISM.CALIB_SW_ERR_CLR_REG.CALIB_SPARE3_SW_ERR_CLR=0x0;
ISM.CALIB_SW_ERR_CLR_REG.CALIB_SPARE4_SW_ERR_CLR=0x0;
ISM.CALIB_SW_ERR_CLR_REG.CALIB_SPARE5_SW_ERR_CLR=0x0;
ISM.CALIB_SW_ERR_CLR_REG.CALIB_SPARE6_SW_ERR_CLR=0x0;
ISM.CALIB_SW_ERR_CLR_REG.CALIB_SPARE7_SW_ERR_CLR=0x0;
ISM.CALIB_SW_ERR_CLR_REG.CALIB_SPARE8_SW_ERR_CLR=0x0;
ISM.CALIB_SW_ERR_CLR_REG.CALIB_SPARE9_SW_ERR_CLR=0x0;
ISM.CALIB_SW_ERR_CLR_REG.CALIB_SPARE10_SW_ERR_CLR=0x0;
ISM.CALIB_SW_ERR_CLR_REG.CALIB_SPARE11_SW_ERR_CLR=0x0;
ISM.CALIB_SW_ERR_CLR_REG.CALIB_SPARE12_SW_ERR_CLR=0x0;
ISM.CALIB_SW_ERR_CLR_REG.CALIB_SPARE13_SW_ERR_CLR=0x0;
ISM.CALIB_SW_ERR_CLR_REG.CALIB_SPARE14_SW_ERR_CLR=0x0;
ISM.CALIB_SW_ERR_CLR_REG.CALIB_SPARE15_SW_ERR_CLR=0x0;
ISM.CALIB_SW_ERR_CLR_REG.CALIB_SPARE16_SW_ERR_CLR=0x0;
ISM.RX_BIST_SW_ERR_CLR_REG.RX_PHASE_MISMATCH_SW_ERR_CLR=0x0;
ISM.RX_BIST_SW_ERR_CLR_REG.RX_GAIN_MISMATCH_SW_ERR_CLR=0x0;
ISM.RX_BIST_SW_ERR_CLR_REG.RX_LNA_GAIN_SW_ERR_CLR=0x0;
ISM.RX_BIST_SW_ERR_CLR_REG.RX_LINEARITY_SW_ERR_CLR=0x0;
ISM.RX_BIST_SW_ERR_CLR_REG.RX_NOISE_FLOOR_SW_ERR_CLR=0x0;
ISM.RX_BIST_SW_ERR_CLR_REG.RX_BIST_SPARE1_SW_ERR_CLR=0x0;
ISM.RX_BIST_SW_ERR_CLR_REG.RX_BIST_SPARE2_SW_ERR_CLR=0x0;
ISM.RX_BIST_SW_ERR_CLR_REG.RX_BIST_SPARE3_SW_ERR_CLR=0x0;
ISM.RX_BIST_SW_ERR_CLR_REG.RX_BIST_SPARE4_SW_ERR_CLR=0x0;
ISM.RX_BIST_SW_ERR_CLR_REG.RX_BIST_SPARE5_SW_ERR_CLR=0x0;
ISM.RX_BIST_SW_ERR_CLR_REG.RX_BIST_SPARE6_SW_ERR_CLR=0x0;
ISM.RX_BIST_SW_ERR_CLR_REG.RX_BIST_SPARE7_SW_ERR_CLR=0x0;
ISM.RX_BIST_SW_ERR_CLR_REG.RX_BIST_SPARE8_SW_ERR_CLR=0x0;
ISM.RX_BIST_SW_ERR_CLR_REG.RX_BIST_SPARE9_SW_ERR_CLR=0x0;
ISM.RX_BIST_SW_ERR_CLR_REG.RX_BIST_SPARE10_SW_ERR_CLR=0x0;
ISM.RX_BIST_SW_ERR_CLR_REG.RX_BIST_SPARE11_SW_ERR_CLR=0x0;
ISM.RX_BIST_SW_ERR_CLR_REG.RX_BIST_SPARE12_SW_ERR_CLR=0x0;
ISM.RX_BIST_SW_ERR_CLR_REG.RX_BIST_SPARE13_SW_ERR_CLR=0x0;
ISM.RX_BIST_SW_ERR_CLR_REG.RX_BIST_SPARE14_SW_ERR_CLR=0x0;
ISM.RX_BIST_SW_ERR_CLR_REG.RX_BIST_SPARE15_SW_ERR_CLR=0x0;
ISM.RX_BIST_SW_ERR_CLR_REG.RX_BIST_SPARE16_SW_ERR_CLR=0x0;
ISM.TX_BIST_SW_ERR_CLR_REG.TX_PHASE_MISMATCH_SW_ERR_CLR=0x0;
ISM.TX_BIST_SW_ERR_CLR_REG.TX_PHASE_STEP_SW_ERR_CLR=0x0;
ISM.TX_BIST_SW_ERR_CLR_REG.TX_BIST_SPARE1_SW_ERR_CLR=0x0;
ISM.TX_BIST_SW_ERR_CLR_REG.TX_BIST_SPARE2_SW_ERR_CLR=0x0;
ISM.TX_BIST_SW_ERR_CLR_REG.TX_BIST_SPARE3_SW_ERR_CLR=0x0;
ISM.TX_BIST_SW_ERR_CLR_REG.TX_BIST_SPARE4_SW_ERR_CLR=0x0;
ISM.TX_BIST_SW_ERR_CLR_REG.TX_BIST_SPARE5_SW_ERR_CLR=0x0;
ISM.TX_BIST_SW_ERR_CLR_REG.TX_BIST_SPARE6_SW_ERR_CLR=0x0;
ISM.TX_BIST_SW_ERR_CLR_REG.TX_BIST_SPARE7_SW_ERR_CLR=0x0;
ISM.TX_BIST_SW_ERR_CLR_REG.TX_BIST_SPARE8_SW_ERR_CLR=0x0;
ISM.TX_BIST_SW_ERR_CLR_REG.TX_BIST_SPARE9_SW_ERR_CLR=0x0;
ISM.TX_BIST_SW_ERR_CLR_REG.TX_BIST_SPARE10_SW_ERR_CLR=0x0;
ISM.TX_BIST_SW_ERR_CLR_REG.TX_BIST_SPARE11_SW_ERR_CLR=0x0;
ISM.TX_BIST_SW_ERR_CLR_REG.TX_BIST_SPARE12_SW_ERR_CLR=0x0;
ISM.TX_BIST_SW_ERR_CLR_REG.TX_BIST_SPARE13_SW_ERR_CLR=0x0;
ISM.TX_BIST_SW_ERR_CLR_REG.TX_BIST_SPARE14_SW_ERR_CLR=0x0;
ISM.TX_BIST_SW_ERR_CLR_REG.TX_BIST_SPARE15_SW_ERR_CLR=0x0;
ISM.TX_BIST_SW_ERR_CLR_REG.TX_BIST_SPARE16_SW_ERR_CLR=0x0;
ISM.BB_BIST_SW_ERR_CLR_REG.RX_IF_GAIN_SW_ERR_CLR=0x0;
ISM.BB_BIST_SW_ERR_CLR_REG.RX_IF_HPF_SW_ERR_CLR=0x0;
ISM.BB_BIST_SW_ERR_CLR_REG.RX_IF_LPF_SW_ERR_CLR=0x0;
ISM.BB_BIST_SW_ERR_CLR_REG.RX_IQ_MISMATCH_SW_ERR_CLR=0x0;
ISM.BB_BIST_SW_ERR_CLR_REG.ADC_PDC_LINEARITY_SW_ERR_CLR=0x0;
ISM.BB_BIST_SW_ERR_CLR_REG.ADC_PDC_SPUR_DYN_RANGE_SW_ERR_CLR=0x0;
ISM.BB_BIST_SW_ERR_CLR_REG.BB_BIST_SPARE1_SW_ERR_CLR=0x0;
ISM.BB_BIST_SW_ERR_CLR_REG.BB_BIST_SPARE2_SW_ERR_CLR=0x0;
ISM.BB_BIST_SW_ERR_CLR_REG.BB_BIST_SPARE3_SW_ERR_CLR=0x0;
ISM.BB_BIST_SW_ERR_CLR_REG.BB_BIST_SPARE4_SW_ERR_CLR=0x0;
ISM.BB_BIST_SW_ERR_CLR_REG.BB_BIST_SPARE5_SW_ERR_CLR=0x0;
ISM.BB_BIST_SW_ERR_CLR_REG.BB_BIST_SPARE6_SW_ERR_CLR=0x0;
ISM.BB_BIST_SW_ERR_CLR_REG.BB_BIST_SPARE7_SW_ERR_CLR=0x0;
ISM.BB_BIST_SW_ERR_CLR_REG.BB_BIST_SPARE8_SW_ERR_CLR=0x0;
ISM.BB_BIST_SW_ERR_CLR_REG.BB_BIST_SPARE9_SW_ERR_CLR=0x0;
ISM.BB_BIST_SW_ERR_CLR_REG.BB_BIST_SPARE10_SW_ERR_CLR=0x0;
ISM.BB_BIST_SW_ERR_CLR_REG.BB_BIST_SPARE11_SW_ERR_CLR=0x0;
ISM.BB_BIST_SW_ERR_CLR_REG.BB_BIST_SPARE12_SW_ERR_CLR=0x0;
ISM.BB_BIST_SW_ERR_CLR_REG.BB_BIST_SPARE13_SW_ERR_CLR=0x0;
ISM.BB_BIST_SW_ERR_CLR_REG.BB_BIST_SPARE14_SW_ERR_CLR=0x0;
ISM.BB_BIST_SW_ERR_CLR_REG.BB_BIST_SPARE15_SW_ERR_CLR=0x0;
ISM.BB_BIST_SW_ERR_CLR_REG.BB_BIST_SPARE16_SW_ERR_CLR=0x0;
ISM.M7_RFE_SW_ERR_CLR_REG.M7_RFE_HARD_FAULT_SW_ERR_CLR=0x0;
ISM.M7_RFE_SW_ERR_CLR_REG.M7_RFE_MEM_MANAGE_SW_ERR_CLR=0x0;
ISM.M7_RFE_SW_ERR_CLR_REG.M7_RFE_BUS_FAULT_SW_ERR_CLR=0x0;
ISM.M7_RFE_SW_ERR_CLR_REG.M7_RFE_USEAGE_FAULT_SW_ERR_CLR=0x0;
ISM.M7_RFE_SW_ERR_CLR_REG.M7_RFE_SPARE1_SW_ERR_CLR=0x0;
ISM.M7_RFE_SW_ERR_CLR_REG.M7_RFE_SPARE2_SW_ERR_CLR=0x0;
ISM.M7_RFE_SW_ERR_CLR_REG.M7_RFE_SPARE3_SW_ERR_CLR=0x0;
ISM.M7_RFE_SW_ERR_CLR_REG.M7_RFE_SPARE4_SW_ERR_CLR=0x0;
ISM.M7_RFE_SW_ERR_CLR_REG.M7_RFE_SPARE5_SW_ERR_CLR=0x0;
ISM.M7_RFE_SW_ERR_CLR_REG.M7_RFE_SPARE6_SW_ERR_CLR=0x0;
ISM.M7_RFE_SW_ERR_CLR_REG.M7_RFE_SPARE7_SW_ERR_CLR=0x0;
ISM.M7_RFE_SW_ERR_CLR_REG.M7_RFE_SPARE8_SW_ERR_CLR=0x0;
ISM.M7_RFE_SW_ERR_CLR_REG.M7_RFE_SPARE9_SW_ERR_CLR=0x0;
ISM.M7_RFE_SW_ERR_CLR_REG.M7_RFE_SPARE10_SW_ERR_CLR=0x0;
ISM.M7_RFE_SW_ERR_CLR_REG.M7_RFE_SPARE11_SW_ERR_CLR=0x0;
ISM.M7_RFE_SW_ERR_CLR_REG.M7_RFE_SPARE12_SW_ERR_CLR=0x0;
ISM.M7_RFE_SW_ERR_CLR_REG.M7_RFE_SPARE13_SW_ERR_CLR=0x0;
ISM.M7_RFE_SW_ERR_CLR_REG.M7_RFE_SPARE14_SW_ERR_CLR=0x0;
ISM.M7_RFE_SW_ERR_CLR_REG.M7_RFE_SPARE15_SW_ERR_CLR=0x0;
ISM.M7_RFE_SW_ERR_CLR_REG.M7_RFE_SPARE16_SW_ERR_CLR=0x0;
ISM.REG_CHK_SW_ERR_CLR_REG.REG_CHK_CRC_SW_ERR_CLR=0x0;
ISM.REG_CHK_SW_ERR_CLR_REG.REGISTER_PROG_SW_ERR_CLR=0x0;
ISM.REG_CHK_SW_ERR_CLR_REG.REG_CHK_SPARE1_SW_ERR_CLR=0x0;
ISM.REG_CHK_SW_ERR_CLR_REG.REG_CHK_SPARE2_SW_ERR_CLR=0x0;
ISM.REG_CHK_SW_ERR_CLR_REG.REG_CHK_SPARE3_SW_ERR_CLR=0x0;
ISM.REG_CHK_SW_ERR_CLR_REG.REG_CHK_SPARE4_SW_ERR_CLR=0x0;
ISM.REG_CHK_SW_ERR_CLR_REG.REG_CHK_SPARE5_SW_ERR_CLR=0x0;
ISM.REG_CHK_SW_ERR_CLR_REG.REG_CHK_SPARE6_SW_ERR_CLR=0x0;
ISM.REG_CHK_SW_ERR_CLR_REG.REG_CHK_SPARE7_SW_ERR_CLR=0x0;
ISM.REG_CHK_SW_ERR_CLR_REG.REG_CHK_SPARE8_SW_ERR_CLR=0x0;
ISM.REG_CHK_SW_ERR_CLR_REG.REG_CHK_SPARE9_SW_ERR_CLR=0x0;
ISM.REG_CHK_SW_ERR_CLR_REG.REG_CHK_SPARE10_SW_ERR_CLR=0x0;
ISM.REG_CHK_SW_ERR_CLR_REG.REG_CHK_SPARE11_SW_ERR_CLR=0x0;
ISM.REG_CHK_SW_ERR_CLR_REG.REG_CHK_SPARE12_SW_ERR_CLR=0x0;
ISM.REG_CHK_SW_ERR_CLR_REG.REG_CHK_SPARE13_SW_ERR_CLR=0x0;
ISM.REG_CHK_SW_ERR_CLR_REG.REG_CHK_SPARE14_SW_ERR_CLR=0x0;
ISM.REG_CHK_SW_ERR_CLR_REG.REG_CHK_SPARE15_SW_ERR_CLR=0x0;
ISM.REG_CHK_SW_ERR_CLR_REG.REG_CHK_SPARE16_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE1_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE2_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE3_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE4_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE5_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE6_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE7_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE8_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE9_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE10_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE11_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE12_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE13_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE14_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE15_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE16_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE17_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE18_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE19_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE20_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE21_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE22_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE23_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE24_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE25_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE26_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE27_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE28_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE29_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE30_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE31_SW_ERR_CLR=0x0;
ISM.GENERIC_SW_ERR_CLR_REG.GENERIC_SPARE32_SW_ERR_CLR=0x0;
ISM.MCU_STARTUP_STATUS_CONTROL.SPI_ACCESS_CHECK_OK=0x0;
ISM.MCU_STARTUP_STATUS_CONTROL.IC_OTP_CONFIG_OK=0x0;
ISM.MCU_STARTUP_STATUS_CONTROL.MAIN_LDO_CONFIG_OK=0x0;
ISM.MCU_STARTUP_STATUS_CONTROL.GLOBAL_BIAS_CONFIG_OK=0x0;
ISM.MCU_STARTUP_STATUS_CONTROL.LOCAL_LDO_CONFIG_OK=0x0;
ISM.MCU_STARTUP_STATUS_CONTROL.LOCAL_BIAS_CONFIG_OK=0x0;
ISM.MCU_STARTUP_STATUS_CONTROL.MCGEN_CONFIG_OK=0x0;
ISM.MCU_STARTUP_STATUS_CONTROL.ADC_PDC_CONFIG_OK=0x0;
ISM.MCU_STARTUP_STATUS_CONTROL.IP_CONFIG_OK=0x0;
ISM.MCU_STARTUP_STATUS_CONTROL.SAFETY_SENSOR_CONFIG_OK=0x0;
ISM.RTM_SAFETY_ERR_CONTROL.RTM_ERR_SAFETY_COUNT_MAX_VALUE=0x0;
ISM.RTM_SAFETY_ERR_CONTROL.RTM_ERR_POLL_COUNT_VALUE=0xF;
ISM.RTM_SAFETY_ERR_CONTROL.METADATA_TO_PACKER_MASK=0x0;
ISM.STATUS_FTTI_WDT_CNTRL.FTTI_WDT_EN=0x0;
ISM.STATUS_FTTI_WDT_CNTRL.FTTI_WDT_MODE=0x0;
ISM.STATUS_FTTI_WDT_CNTRL.FTTI_WDT_COUNT_BASE=0x0;
ISM.STATUS_FTTI_WDT_CNTRL.STATUS_WDT_EN=0x0;
ISM.STATUS_FTTI_WDT_CNTRL.STATUS_WDT_MODE=0x0;
ISM.STATUS_FTTI_WDT_CNTRL.STATUS_WDT_COUNT_BASE=0x0;
ISM.FTTI_WDT_COUNT.FTTI_WDT_COUNT_VALUE=0x0;
ISM.STATUS_WDT_COUNT.STATUS_WDT_COUNT_VALUE=0x0;
ISM.ISM_FIT_TEST_REG.ISM_TEST_FORCE_ERROR=0x0;
ISM.ISM_FIT_TEST_REG.ISM_TEST_RESET_ERROR=0x0;
ISM.ISM_FIT_TEST_REG.MC_CLK_FIT_TEST_EN=0x0;
ISM.ISM_ERR_MCU_RESET.RESET_ERR_MCU_SPI=0x0;
ISM.ISM_ERR_MCU_RESET.RESET_ERR_COUNT_MCU_SPI=0x0;
ISM.ISM_ERR_MCU_RESET.RESET_ERR_FTTI_WDT=0x0;
ISM.ISM_ERR_MCU_RESET.RESET_ERR_STATUS_WDT=0x0;
ISM.ISM_WRITE_LOCK_CNTRL.ISM_WRITE_LOCK=0x0;
ISM.PDC1234_OV_EVENTS_THRESHOLD_COUNTER_RESET.PDC1_OV_EVENTS_THRESHOLD_COUNTER_RESET=0x0;
ISM.PDC1234_OV_EVENTS_THRESHOLD_COUNTER_RESET.PDC2_OV_EVENTS_THRESHOLD_COUNTER_RESET=0x0;
ISM.PDC1234_OV_EVENTS_THRESHOLD_COUNTER_RESET.PDC3_OV_EVENTS_THRESHOLD_COUNTER_RESET=0x0;
ISM.PDC1234_OV_EVENTS_THRESHOLD_COUNTER_RESET.PDC4_OV_EVENTS_THRESHOLD_COUNTER_RESET=0x0;
ISM.PDC1234_OV_EVENTS_THRESHOLD_COUNTER_RESET.ENABLE_RESET_ERR_BASED_ALL_PDC_COUNTER_RESET=0x0;
ISM.PDC1234_OV_EVENTS_THRESHOLD_COUNTER_RESET.PDC_OV_EVENTS_THRESHOLD_COUNTER_ACTIVE_PERIOD=0x0;
ISM.HEART_BEAT_CNTRL.HEART_BEAT_ENABLE=0x0;
ISM.HEART_BEAT_PULSE_WIDTH_CNTRL.HEART_BEAT_PULSE_WIDTH_THRESHOLD=0x028;
ISM.CRC_COUNTER_RESET.MOSI_WR_GOOD_RESET=0x0;
ISM.CRC_COUNTER_RESET.MOSI_WR_BAD_RESET=0x0;
ISM.CRC_COUNTER_RESET.MOSI_RD_GOOD_RESET=0x0;
ISM.CRC_COUNTER_RESET.MOSI_RD_BAD_RESET=0x0;
ISM.CRC_COUNTER_RESET.MISO_WR_GOOD_RESET=0x0;
ISM.CRC_COUNTER_RESET.MISO_WR_BAD_RESET=0x0;
ISM.CRC_COUNTER_RESET.MISO_RD_GOOD_RESET=0x0;
ISM.CRC_COUNTER_RESET.MISO_RD_BAD_RESET=0x0;
ISM.REG_CRC_CHECK_CTRL.CRC_CHECK_TRIGGER_EVENT=0x0;
ISM.REG_CRC_CHECK_CTRL.CRC_CHECK_TRIGGER_MCU=0x0;
ISM.FIRST_MASKED_ERR_WARNING_CTRL.FIRST_MASKED_ERR_CLR_CTRL=0x0;
ISM.FIRST_MASKED_ERR_WARNING_CTRL.FIRST_MASKED_ERR_CLR=0x0;
ISM.ERR_GLITCH_FILTER_CNTRL.GLITCH_FILTER_DEBUG_MODE_ENABLE=0x0;
ISM.ERR_GLITCH_FILTER_CNTRL.GLITCH_FILTER_COUNTER_RESET=0x0;
ISM.ERR_GLITCH_FILTER_CNTRL.GLITCH_FILTER_ERR_COUNT_MODULE_SEL=0x0;
ISM.ERR_GLITCH_FILTER_CNTRL.GLITCH_FILTER_ERR_SIGNAL_SEL=0x0;
ISM.ERR_GLITCH_FILTER_THRESHOLD_REG1.TX_GLITCH_FILTER_THRESHOLD=0x0;
ISM.ERR_GLITCH_FILTER_THRESHOLD_REG1.RX_GLITCH_FILTER_THRESHOLD=0x0;
ISM.ERR_GLITCH_FILTER_THRESHOLD_REG1.CHIRP_GLITCH_FILTER_THRESHOLD=0x0;
ISM.ERR_GLITCH_FILTER_THRESHOLD_REG1.MCGEN_GLITCH_FILTER_THRESHOLD=0x0;
ISM.ERR_GLITCH_FILTER_THRESHOLD_REG2.LO_GLITCH_FILTER_THRESHOLD=0x0;
ISM.ERR_GLITCH_FILTER_THRESHOLD_REG2.TEMPSNSR_GLITCH_FILTER_THRESHOLD=0x0;
ISM.ERR_GLITCH_FILTER_THRESHOLD_REG2.GLDO_GLITCH_FILTER_THRESHOLD=0x0;
ISM.ERR_GLITCH_FILTER_THRESHOLD_REG2.TE_GLITCH_FILTER_THRESHOLD=0x0;
ISM.ERR_GLITCH_FILTER_THRESHOLD_REG3.LDODIG_GLITCH_FILTER_THRESHOLD=0x0;
ISM.ERR_GLITCH_FILTER_THRESHOLD_REG3.ADC_GLITCH_FILTER_THRESHOLD=0x0;
ISM.ERR_GLITCH_FILTER_THRESHOLD_REG3.PDC_GLITCH_FILTER_THRESHOLD=0x0;
ISM.ERR_GLITCH_FILTER_THRESHOLD_REG3.ADPLL_GLITCH_FILTER_THRESHOLD=0x0;
ISM.PHASE_DIFFERENCE_TX1234_SW.TX12_PHASE_DIFFERENCE_HIGH=0x0;
ISM.PHASE_DIFFERENCE_TX1234_SW.TX23_PHASE_DIFFERENCE_HIGH=0x0;
ISM.PHASE_DIFFERENCE_TX1234_SW.TX34_PHASE_DIFFERENCE_HIGH=0x0;
ISM.SUP_MON_LDO_TX1234_SW.SUP_LDO1_OV_0P9V_TX1_SW_ERR=0x0;
ISM.SUP_MON_LDO_TX1234_SW.SUP_LDO2_OV_0P9V_TX2_SW_ERR=0x0;
ISM.SUP_MON_LDO_TX1234_SW.SUP_LDO3_OV_0P9V_TX3_SW_ERR=0x0;
ISM.SUP_MON_LDO_TX1234_SW.SUP_LDO4_OV_0P9V_TX4_SW_ERR=0x0;
ISM.SUP_MON_LDO_TX1234_SW.SUP_LDO1_OV_1P1V_TX1_SW_ERR=0x0;
ISM.SUP_MON_LDO_TX1234_SW.SUP_LDO2_OV_1P1V_TX2_SW_ERR=0x0;
ISM.SUP_MON_LDO_TX1234_SW.SUP_LDO3_OV_1P1V_TX3_SW_ERR=0x0;
ISM.SUP_MON_LDO_TX1234_SW.SUP_LDO4_OV_1P1V_TX4_SW_ERR=0x0;
ISM.SUP_MON_LDO_TX1234_SW.SUP_LDO1_UV_0P9V_TX1_SW_ERR=0x0;
ISM.SUP_MON_LDO_TX1234_SW.SUP_LDO2_UV_0P9V_TX2_SW_ERR=0x0;
ISM.SUP_MON_LDO_TX1234_SW.SUP_LDO3_UV_0P9V_TX3_SW_ERR=0x0;
ISM.SUP_MON_LDO_TX1234_SW.SUP_LDO4_UV_0P9V_TX4_SW_ERR=0x0;
ISM.SUP_MON_LDO_TX1234_SW.SUP_LDO1_UV_1P1V_TX1_SW_ERR=0x0;
ISM.SUP_MON_LDO_TX1234_SW.SUP_LDO2_UV_1P1V_TX2_SW_ERR=0x0;
ISM.SUP_MON_LDO_TX1234_SW.SUP_LDO3_UV_1P1V_TX3_SW_ERR=0x0;
ISM.SUP_MON_LDO_TX1234_SW.SUP_LDO4_UV_1P1V_TX4_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO1_I_OV_LPF_RX1_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO2_I_OV_LPF_RX2_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO3_I_OV_LPF_RX3_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO4_I_OV_LPF_RX4_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO5_Q_OV_LPF_RX1_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO6_Q_OV_LPF_RX2_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO7_Q_OV_LPF_RX3_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO8_Q_OV_LPF_RX4_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO1_I_UV_LPF_RX1_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO2_I_UV_LPF_RX2_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO3_I_UV_LPF_RX3_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO4_I_UV_LPF_RX4_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO5_Q_UV_LPF_RX1_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO6_Q_UV_LPF_RX2_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO7_Q_UV_LPF_RX3_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO8_Q_UV_LPF_RX4_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO1_OV_LNA_RX1_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO2_OV_LNA_RX2_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO3_OV_LNA_RX3_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO4_OV_LNA_RX4_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO1_UV_LNA_RX1_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO2_UV_LNA_RX2_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO3_UV_LNA_RX3_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO4_UV_LNA_RX4_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO1_OV_LOI_RX1_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO2_OV_LOI_RX2_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO3_OV_LOI_RX3_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO4_OV_LOI_RX4_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO1_UV_LOI_RX1_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO2_UV_LOI_RX2_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO3_UV_LOI_RX3_SW_ERR=0x0;
ISM.SUP_MON_LDO_RX1234_SW.SUP_LDO4_UV_LOI_RX4_SW_ERR=0x0;
ISM.SUP_MON_LDO_MCGEN_SW.SUP_LDO1_OV_XO_CORE_MCGEN_SW_ERR=0x0;
ISM.SUP_MON_LDO_MCGEN_SW.SUP_LDO2_OV_XO_OUT_MCGEN_SW_ERR=0x0;
ISM.SUP_MON_LDO_MCGEN_SW.SUP_LDO3_OV_MCGEN_SW_ERR=0x0;
ISM.SUP_MON_LDO_MCGEN_SW.SUP_LDO4_OV_DCO_CAPBANK_MCGEN_SW_ERR=0x0;
ISM.SUP_MON_LDO_MCGEN_SW.SUP_LDO5_OV_DCO_BUFFER_MCGEN_SW_ERR=0x0;
ISM.SUP_MON_LDO_MCGEN_SW.SUP_LDO6_OV_DIV3_MCGEN_SW_ERR=0x0;
ISM.SUP_MON_LDO_MCGEN_SW.SUP_LDO7_OV_SAMPLER_MCGEN_SW_ERR=0x0;
ISM.SUP_MON_LDO_MCGEN_SW.SUP_LDO8_OV_DIGITAL_MCGEN_SW_ERR=0x0;
ISM.SUP_MON_LDO_MCGEN_SW.SUP_LDO1_UV_XO_CORE_MCGEN_SW_ERR=0x0;
ISM.SUP_MON_LDO_MCGEN_SW.SUP_LDO2_UV_XO_OUT_MCGEN_SW_ERR=0x0;
ISM.SUP_MON_LDO_MCGEN_SW.SUP_LDO3_UV_MCGEN_SW_ERR=0x0;
ISM.SUP_MON_LDO_MCGEN_SW.SUP_LDO4_UV_DCO_CAPBANK_MCGEN_SW_ERR=0x0;
ISM.SUP_MON_LDO_MCGEN_SW.SUP_LDO5_UV_DCO_BUFFER_MCGEN_SW_ERR=0x0;
ISM.SUP_MON_LDO_MCGEN_SW.SUP_LDO6_UV_DIV3_MCGEN_SW_ERR=0x0;
ISM.SUP_MON_LDO_MCGEN_SW.SUP_LDO7_UV_SAMPLER_MCGEN_SW_ERR=0x0;
ISM.SUP_MON_LDO_MCGEN_SW.SUP_LDO8_UV_DIGITAL_MCGEN_SW_ERR=0x0;
ISM.SUP_MON_LDO_CHIRP_SW.SUP_LDO1_OV_VCO_1V8_CHIRP_SW_ERR=0x0;
ISM.SUP_MON_LDO_CHIRP_SW.SUP_LDO2_OV_VCO_0V9_CHIRP_SW_ERR=0x0;
ISM.SUP_MON_LDO_CHIRP_SW.SUP_LDO3_OV_PFDCP_1V8_CHIRP_SW_ERR=0x0;
ISM.SUP_MON_LDO_CHIRP_SW.SUP_LDO4_OV_PFDCP_0V9_CHIRP_SW_ERR=0x0;
ISM.SUP_MON_LDO_CHIRP_SW.SUP_LDO5_OV_PDIV_0V9_CHIRP_SW_ERR=0x0;
ISM.SUP_MON_LDO_CHIRP_SW.SUP_LDO6_OV_DIGCORE_0V9_CHIRP_SW_ERR=0x0;
ISM.SUP_MON_LDO_CHIRP_SW.SUP_LDO1_UV_VCO_1V8_CHIRP_SW_ERR=0x0;
ISM.SUP_MON_LDO_CHIRP_SW.SUP_LDO2_UV_VCO_0V9_CHIRP_SW_ERR=0x0;
ISM.SUP_MON_LDO_CHIRP_SW.SUP_LDO3_UV_PFDCP_1V8_CHIRP_SW_ERR=0x0;
ISM.SUP_MON_LDO_CHIRP_SW.SUP_LDO4_UV_PFDCP_0V9_CHIRP_SW_ERR=0x0;
ISM.SUP_MON_LDO_CHIRP_SW.SUP_LDO5_UV_PDIV_0V9_CHIRP_SW_ERR=0x0;
ISM.SUP_MON_LDO_CHIRP_SW.SUP_LDO6_UV_DIGCORE_0V9_CHIRP_SW_ERR=0x0;
ISM.SUP_MON_LDO_LO_SW.SUP_LDO1_OV_PA_LO_SW_ERR=0x0;
ISM.SUP_MON_LDO_LO_SW.SUP_LDO2_OV_LNA_LO_SW_ERR=0x0;
ISM.SUP_MON_LDO_LO_SW.SUP_LDO3_OV_LOX4_LO_SW_ERR=0x0;
ISM.SUP_MON_LDO_LO_SW.SUP_LDO4_OV_DRIVER_LO_SW_ERR=0x0;
ISM.SUP_MON_LDO_LO_SW.SUP_LDO1_UV_PA_LO_SW_ERR=0x0;
ISM.SUP_MON_LDO_LO_SW.SUP_LDO2_UV_LNA_LO_SW_ERR=0x0;
ISM.SUP_MON_LDO_LO_SW.SUP_LDO3_UV_LOX4_LO_SW_ERR=0x0;
ISM.SUP_MON_LDO_LO_SW.SUP_LDO4_UV_DRIVER_LO_SW_ERR=0x0;
ISM.SUP_MON_LDO_RXBIST_BBIST_SW.SUP_LDO1_OV_0P9V_RXBIST_SW_ERR=0x0;
ISM.SUP_MON_LDO_RXBIST_BBIST_SW.SUP_LDO2_OV_1P1V_RXBIST_SW_ERR=0x0;
ISM.SUP_MON_LDO_RXBIST_BBIST_SW.SUP_LDO3_OV_DIG_0P9V_RXBIST_SW_ERR=0x0;
ISM.SUP_MON_LDO_RXBIST_BBIST_SW.SUP_LDO1_UV_0P9V_RXBIST_SW_ERR=0x0;
ISM.SUP_MON_LDO_RXBIST_BBIST_SW.SUP_LDO2_UV_1P1V_RXBIST_SW_ERR=0x0;
ISM.SUP_MON_LDO_RXBIST_BBIST_SW.SUP_LDO3_UV_DIG_0P9V_RXBIST_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO1_OVL_LF_I_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO1_OVL_CLK_I_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO1_OVL_CLK_DIV_I_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO1_OVL_SHUNTAC_I_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO2_OVL_SHUNTDAC_I_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO1_OVL_SERIESDAC_I_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO1_OVL_QUANTISER_I_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO1_OVL_LF_Q_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO1_OVL_CLK_Q_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO1_OVL_CLK_DIV_Q_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO1_OVL_SHUNTAC_Q_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO2_OVL_SHUNTDAC_Q_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO1_OVL_SERIESDAC_Q_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO1_OVL_QUANTISER_Q_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO1_OVL_DEMUX_SHUNT_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO1_UDL_LF_I_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO1_UDL_CLK_I_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO1_UDL_CLK_DIV_I_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO1_UDL_SHUNTAC_I_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO2_UDL_SHUNTDAC_I_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO1_UDL_SERIESDAC_I_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO1_UDL_QUANTISER_I_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO1_UDL_LF_Q_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO1_UDL_CLK_Q_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO1_UDL_CLK_DIV_Q_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO1_UDL_SHUNTAC_Q_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO2_UDL_SHUNTDAC_Q_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO1_UDL_SERIESDAC_Q_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO1_UDL_QUANTISER_Q_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC1_SW.SUP_LDO1_UDL_DEMUX_SHUNT_ADC1_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO1_OVL_LF_I_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO1_OVL_CLK_I_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO1_OVL_CLK_DIV_I_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO1_OVL_SHUNTAC_I_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO2_OVL_SHUNTDAC_I_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO1_OVL_SERIESDAC_I_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO1_OVL_QUANTISER_I_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO1_OVL_LF_Q_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO1_OVL_CLK_Q_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO1_OVL_CLK_DIV_Q_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO1_OVL_SHUNTAC_Q_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO2_OVL_SHUNTDAC_Q_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO1_OVL_SERIESDAC_Q_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO1_OVL_QUANTISER_Q_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO1_OVL_DEMUX_SHUNT_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO1_UDL_LF_I_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO1_UDL_CLK_I_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO1_UDL_CLK_DIV_I_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO1_UDL_SHUNTAC_I_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO2_UDL_SHUNTDAC_I_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO1_UDL_SERIESDAC_I_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO1_UDL_QUANTISER_I_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO1_UDL_LF_Q_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO1_UDL_CLK_Q_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO1_UDL_CLK_DIV_Q_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO1_UDL_SHUNTAC_Q_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO2_UDL_SHUNTDAC_Q_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO1_UDL_SERIESDAC_Q_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO1_UDL_QUANTISER_Q_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC2_SW.SUP_LDO1_UDL_DEMUX_SHUNT_ADC2_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO1_OVL_LF_I_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO1_OVL_CLK_I_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO1_OVL_CLK_DIV_I_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO1_OVL_SHUNTAC_I_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO2_OVL_SHUNTDAC_I_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO1_OVL_SERIESDAC_I_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO1_OVL_QUANTISER_I_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO1_OVL_LF_Q_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO1_OVL_CLK_Q_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO1_OVL_CLK_DIV_Q_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO1_OVL_SHUNTAC_Q_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO2_OVL_SHUNTDAC_Q_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO1_OVL_SERIESDAC_Q_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO1_OVL_QUANTISER_Q_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO1_OVL_DEMUX_SHUNT_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO1_UDL_LF_I_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO1_UDL_CLK_I_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO1_UDL_CLK_DIV_I_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO1_UDL_SHUNTAC_I_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO2_UDL_SHUNTDAC_I_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO1_UDL_SERIESDAC_I_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO1_UDL_QUANTISER_I_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO1_UDL_LF_Q_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO1_UDL_CLK_Q_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO1_UDL_CLK_DIV_Q_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO1_UDL_SHUNTAC_Q_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO2_UDL_SHUNTDAC_Q_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO1_UDL_SERIESDAC_Q_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO1_UDL_QUANTISER_Q_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC3_SW.SUP_LDO1_UDL_DEMUX_SHUNT_ADC3_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO1_OVL_LF_I_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO1_OVL_CLK_I_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO1_OVL_CLK_DIV_I_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO1_OVL_SHUNTAC_I_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO2_OVL_SHUNTDAC_I_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO1_OVL_SERIESDAC_I_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO1_OVL_QUANTISER_I_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO1_OVL_LF_Q_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO1_OVL_CLK_Q_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO1_OVL_CLK_DIV_Q_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO1_OVL_SHUNTAC_Q_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO2_OVL_SHUNTDAC_Q_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO1_OVL_SERIESDAC_Q_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO1_OVL_QUANTISER_Q_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO1_OVL_DEMUX_SHUNT_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO1_UDL_LF_I_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO1_UDL_CLK_I_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO1_UDL_CLK_DIV_I_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO1_UDL_SHUNTAC_I_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO2_UDL_SHUNTDAC_I_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO1_UDL_SERIESDAC_I_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO1_UDL_QUANTISER_I_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO1_UDL_LF_Q_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO1_UDL_CLK_Q_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO1_UDL_CLK_DIV_Q_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO1_UDL_SHUNTAC_Q_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO2_UDL_SHUNTDAC_Q_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO1_UDL_SERIESDAC_Q_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO1_UDL_QUANTISER_Q_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_ADC4_SW.SUP_LDO1_UDL_DEMUX_SHUNT_ADC4_SW_ERR=0x0;
ISM.SUP_MON_LDO_PDC_SW.SUP_LDO_OV_PDC12_SW_ERR=0x0;
ISM.SUP_MON_LDO_PDC_SW.SUP_LDO_UV_PDC12_SW_ERR=0x0;
ISM.SUP_MON_LDO_PDC_SW.SUP_LDO_OV_PDC34_SW_ERR=0x0;
ISM.SUP_MON_LDO_PDC_SW.SUP_LDO_UV_PDC34_SW_ERR=0x0;
ISM.SUP_MON_LDO_ATB_RCOSC_SW.SUP_LDO1_OV_0V9_ATB_SW_ERR=0x0;
ISM.SUP_MON_LDO_ATB_RCOSC_SW.SUP_LDO1_OV_1V35_ATB_SW_ERR=0x0;
ISM.SUP_MON_LDO_ATB_RCOSC_SW.SUP_LDO1_OV_BUFFER_1V_ATB_SW_ERR=0x0;
ISM.SUP_MON_LDO_ATB_RCOSC_SW.SUP_LDO1_UV_0V9_ATB_SW_ERR=0x0;
ISM.SUP_MON_LDO_ATB_RCOSC_SW.SUP_LDO1_UV_1V35_ATB_SW_ERR=0x0;
ISM.SUP_MON_LDO_ATB_RCOSC_SW.SUP_LDO1_UV_BUFFER_1V_ATB_SW_ERR=0x0;
ISM.SUP_MON_LDO_ATB_RCOSC_SW.SUP_LDO1_OV_RCCAL_SW_ERR=0x0;
ISM.SUP_MON_LDO_ATB_RCOSC_SW.SUP_LDO1_UV_RCCAL_SW_ERR=0x0;
ISM.CALIB_SW_ERR_REG.CHIRPPLL_CALIB_SW_ERR=0x0;
ISM.CALIB_SW_ERR_REG.LOI_CALIB_SW_ERR=0x0;
ISM.CALIB_SW_ERR_REG.TX_LOX2_CALIB_SW_ERR=0x0;
ISM.CALIB_SW_ERR_REG.TX_GLDO2_CALIB_SW_ERR=0x0;
ISM.CALIB_SW_ERR_REG.TX_GAIN_PHASE_CALIB_SW_ERR=0x0;
ISM.CALIB_SW_ERR_REG.TX_CHAIN_PHASE_CALIB_SW_ERR=0x0;
ISM.CALIB_SW_ERR_REG.RX_LOX2_CALIB_SW_ERR=0x0;
ISM.CALIB_SW_ERR_REG.RX_IF_CALIB_SW_ERR=0x0;
ISM.CALIB_SW_ERR_REG.CALIB_SPARE1_SW_ERR=0x0;
ISM.CALIB_SW_ERR_REG.CALIB_SPARE2_SW_ERR=0x0;
ISM.CALIB_SW_ERR_REG.CALIB_SPARE3_SW_ERR=0x0;
ISM.CALIB_SW_ERR_REG.CALIB_SPARE4_SW_ERR=0x0;
ISM.CALIB_SW_ERR_REG.CALIB_SPARE5_SW_ERR=0x0;
ISM.CALIB_SW_ERR_REG.CALIB_SPARE6_SW_ERR=0x0;
ISM.CALIB_SW_ERR_REG.CALIB_SPARE7_SW_ERR=0x0;
ISM.CALIB_SW_ERR_REG.CALIB_SPARE8_SW_ERR=0x0;
ISM.CALIB_SW_ERR_REG.CALIB_SPARE9_SW_ERR=0x0;
ISM.CALIB_SW_ERR_REG.CALIB_SPARE10_SW_ERR=0x0;
ISM.CALIB_SW_ERR_REG.CALIB_SPARE11_SW_ERR=0x0;
ISM.CALIB_SW_ERR_REG.CALIB_SPARE12_SW_ERR=0x0;
ISM.CALIB_SW_ERR_REG.CALIB_SPARE13_SW_ERR=0x0;
ISM.CALIB_SW_ERR_REG.CALIB_SPARE14_SW_ERR=0x0;
ISM.CALIB_SW_ERR_REG.CALIB_SPARE15_SW_ERR=0x0;
ISM.CALIB_SW_ERR_REG.CALIB_SPARE16_SW_ERR=0x0;
ISM.RX_BIST_SW_ERR_REG.RX_PHASE_MISMATCH_SW_ERR=0x0;
ISM.RX_BIST_SW_ERR_REG.RX_GAIN_MISMATCH_SW_ERR=0x0;
ISM.RX_BIST_SW_ERR_REG.RX_LNA_GAIN_SW_ERR=0x0;
ISM.RX_BIST_SW_ERR_REG.RX_LINEARITY_SW_ERR=0x0;
ISM.RX_BIST_SW_ERR_REG.RX_NOISE_FLOOR_SW_ERR=0x0;
ISM.RX_BIST_SW_ERR_REG.RX_BIST_SPARE1_SW_ERR=0x0;
ISM.RX_BIST_SW_ERR_REG.RX_BIST_SPARE2_SW_ERR=0x0;
ISM.RX_BIST_SW_ERR_REG.RX_BIST_SPARE3_SW_ERR=0x0;
ISM.RX_BIST_SW_ERR_REG.RX_BIST_SPARE4_SW_ERR=0x0;
ISM.RX_BIST_SW_ERR_REG.RX_BIST_SPARE5_SW_ERR=0x0;
ISM.RX_BIST_SW_ERR_REG.RX_BIST_SPARE6_SW_ERR=0x0;
ISM.RX_BIST_SW_ERR_REG.RX_BIST_SPARE7_SW_ERR=0x0;
ISM.RX_BIST_SW_ERR_REG.RX_BIST_SPARE8_SW_ERR=0x0;
ISM.RX_BIST_SW_ERR_REG.RX_BIST_SPARE9_SW_ERR=0x0;
ISM.RX_BIST_SW_ERR_REG.RX_BIST_SPARE10_SW_ERR=0x0;
ISM.RX_BIST_SW_ERR_REG.RX_BIST_SPARE11_SW_ERR=0x0;
ISM.RX_BIST_SW_ERR_REG.RX_BIST_SPARE12_SW_ERR=0x0;
ISM.RX_BIST_SW_ERR_REG.RX_BIST_SPARE13_SW_ERR=0x0;
ISM.RX_BIST_SW_ERR_REG.RX_BIST_SPARE14_SW_ERR=0x0;
ISM.RX_BIST_SW_ERR_REG.RX_BIST_SPARE15_SW_ERR=0x0;
ISM.RX_BIST_SW_ERR_REG.RX_BIST_SPARE16_SW_ERR=0x0;
ISM.TX_BIST_SW_ERR_REG.TX_PHASE_MISMATCH_SW_ERR=0x0;
ISM.TX_BIST_SW_ERR_REG.TX_PHASE_STEP_SW_ERR=0x0;
ISM.TX_BIST_SW_ERR_REG.TX_BIST_SPARE1_SW_ERR=0x0;
ISM.TX_BIST_SW_ERR_REG.TX_BIST_SPARE2_SW_ERR=0x0;
ISM.TX_BIST_SW_ERR_REG.TX_BIST_SPARE3_SW_ERR=0x0;
ISM.TX_BIST_SW_ERR_REG.TX_BIST_SPARE4_SW_ERR=0x0;
ISM.TX_BIST_SW_ERR_REG.TX_BIST_SPARE5_SW_ERR=0x0;
ISM.TX_BIST_SW_ERR_REG.TX_BIST_SPARE6_SW_ERR=0x0;
ISM.TX_BIST_SW_ERR_REG.TX_BIST_SPARE7_SW_ERR=0x0;
ISM.TX_BIST_SW_ERR_REG.TX_BIST_SPARE8_SW_ERR=0x0;
ISM.TX_BIST_SW_ERR_REG.TX_BIST_SPARE9_SW_ERR=0x0;
ISM.TX_BIST_SW_ERR_REG.TX_BIST_SPARE10_SW_ERR=0x0;
ISM.TX_BIST_SW_ERR_REG.TX_BIST_SPARE11_SW_ERR=0x0;
ISM.TX_BIST_SW_ERR_REG.TX_BIST_SPARE12_SW_ERR=0x0;
ISM.TX_BIST_SW_ERR_REG.TX_BIST_SPARE13_SW_ERR=0x0;
ISM.TX_BIST_SW_ERR_REG.TX_BIST_SPARE14_SW_ERR=0x0;
ISM.TX_BIST_SW_ERR_REG.TX_BIST_SPARE15_SW_ERR=0x0;
ISM.TX_BIST_SW_ERR_REG.TX_BIST_SPARE16_SW_ERR=0x0;
ISM.BB_BIST_SW_ERR_REG.RX_IF_GAIN_SW_ERR=0x0;
ISM.BB_BIST_SW_ERR_REG.RX_IF_HPF_SW_ERR=0x0;
ISM.BB_BIST_SW_ERR_REG.RX_IF_LPF_SW_ERR=0x0;
ISM.BB_BIST_SW_ERR_REG.RX_IQ_MISMATCH_SW_ERR=0x0;
ISM.BB_BIST_SW_ERR_REG.ADC_PDC_LINEARITY_SW_ERR=0x0;
ISM.BB_BIST_SW_ERR_REG.ADC_PDC_SPUR_DYN_RANGE_SW_ERR=0x0;
ISM.BB_BIST_SW_ERR_REG.BB_BIST_SPARE1_SW_ERR=0x0;
ISM.BB_BIST_SW_ERR_REG.BB_BIST_SPARE2_SW_ERR=0x0;
ISM.BB_BIST_SW_ERR_REG.BB_BIST_SPARE3_SW_ERR=0x0;
ISM.BB_BIST_SW_ERR_REG.BB_BIST_SPARE4_SW_ERR=0x0;
ISM.BB_BIST_SW_ERR_REG.BB_BIST_SPARE5_SW_ERR=0x0;
ISM.BB_BIST_SW_ERR_REG.BB_BIST_SPARE6_SW_ERR=0x0;
ISM.BB_BIST_SW_ERR_REG.BB_BIST_SPARE7_SW_ERR=0x0;
ISM.BB_BIST_SW_ERR_REG.BB_BIST_SPARE8_SW_ERR=0x0;
ISM.BB_BIST_SW_ERR_REG.BB_BIST_SPARE9_SW_ERR=0x0;
ISM.BB_BIST_SW_ERR_REG.BB_BIST_SPARE10_SW_ERR=0x0;
ISM.BB_BIST_SW_ERR_REG.BB_BIST_SPARE11_SW_ERR=0x0;
ISM.BB_BIST_SW_ERR_REG.BB_BIST_SPARE12_SW_ERR=0x0;
ISM.BB_BIST_SW_ERR_REG.BB_BIST_SPARE13_SW_ERR=0x0;
ISM.BB_BIST_SW_ERR_REG.BB_BIST_SPARE14_SW_ERR=0x0;
ISM.BB_BIST_SW_ERR_REG.BB_BIST_SPARE15_SW_ERR=0x0;
ISM.BB_BIST_SW_ERR_REG.BB_BIST_SPARE16_SW_ERR=0x0;
ISM.M7_RFE_SW_ERR_REG.M7_RFE_HARD_FAULT_SW_ERR=0x0;
ISM.M7_RFE_SW_ERR_REG.M7_RFE_MEM_MANAGE_SW_ERR=0x0;
ISM.M7_RFE_SW_ERR_REG.M7_RFE_BUS_FAULT_SW_ERR=0x0;
ISM.M7_RFE_SW_ERR_REG.M7_RFE_USEAGE_FAULT_SW_ERR=0x0;
ISM.M7_RFE_SW_ERR_REG.M7_RFE_SPARE1_SW_ERR=0x0;
ISM.M7_RFE_SW_ERR_REG.M7_RFE_SPARE2_SW_ERR=0x0;
ISM.M7_RFE_SW_ERR_REG.M7_RFE_SPARE3_SW_ERR=0x0;
ISM.M7_RFE_SW_ERR_REG.M7_RFE_SPARE4_SW_ERR=0x0;
ISM.M7_RFE_SW_ERR_REG.M7_RFE_SPARE5_SW_ERR=0x0;
ISM.M7_RFE_SW_ERR_REG.M7_RFE_SPARE6_SW_ERR=0x0;
ISM.M7_RFE_SW_ERR_REG.M7_RFE_SPARE7_SW_ERR=0x0;
ISM.M7_RFE_SW_ERR_REG.M7_RFE_SPARE8_SW_ERR=0x0;
ISM.M7_RFE_SW_ERR_REG.M7_RFE_SPARE9_SW_ERR=0x0;
ISM.M7_RFE_SW_ERR_REG.M7_RFE_SPARE10_SW_ERR=0x0;
ISM.M7_RFE_SW_ERR_REG.M7_RFE_SPARE11_SW_ERR=0x0;
ISM.M7_RFE_SW_ERR_REG.M7_RFE_SPARE12_SW_ERR=0x0;
ISM.M7_RFE_SW_ERR_REG.M7_RFE_SPARE13_SW_ERR=0x0;
ISM.M7_RFE_SW_ERR_REG.M7_RFE_SPARE14_SW_ERR=0x0;
ISM.M7_RFE_SW_ERR_REG.M7_RFE_SPARE15_SW_ERR=0x0;
ISM.M7_RFE_SW_ERR_REG.M7_RFE_SPARE16_SW_ERR=0x0;
ISM.REG_CHK_SW_ERR_REG.REG_CHK_CRC_SW_ERR=0x0;
ISM.REG_CHK_SW_ERR_REG.REGISTER_PROG_SW_ERR=0x0;
ISM.REG_CHK_SW_ERR_REG.REG_CHK_SPARE1_SW_ERR=0x0;
ISM.REG_CHK_SW_ERR_REG.REG_CHK_SPARE2_SW_ERR=0x0;
ISM.REG_CHK_SW_ERR_REG.REG_CHK_SPARE3_SW_ERR=0x0;
ISM.REG_CHK_SW_ERR_REG.REG_CHK_SPARE4_SW_ERR=0x0;
ISM.REG_CHK_SW_ERR_REG.REG_CHK_SPARE5_SW_ERR=0x0;
ISM.REG_CHK_SW_ERR_REG.REG_CHK_SPARE6_SW_ERR=0x0;
ISM.REG_CHK_SW_ERR_REG.REG_CHK_SPARE7_SW_ERR=0x0;
ISM.REG_CHK_SW_ERR_REG.REG_CHK_SPARE8_SW_ERR=0x0;
ISM.REG_CHK_SW_ERR_REG.REG_CHK_SPARE9_SW_ERR=0x0;
ISM.REG_CHK_SW_ERR_REG.REG_CHK_SPARE10_SW_ERR=0x0;
ISM.REG_CHK_SW_ERR_REG.REG_CHK_SPARE11_SW_ERR=0x0;
ISM.REG_CHK_SW_ERR_REG.REG_CHK_SPARE12_SW_ERR=0x0;
ISM.REG_CHK_SW_ERR_REG.REG_CHK_SPARE13_SW_ERR=0x0;
ISM.REG_CHK_SW_ERR_REG.REG_CHK_SPARE14_SW_ERR=0x0;
ISM.REG_CHK_SW_ERR_REG.REG_CHK_SPARE15_SW_ERR=0x0;
ISM.REG_CHK_SW_ERR_REG.REG_CHK_SPARE16_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE1_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE2_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE3_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE4_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE5_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE6_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE7_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE8_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE9_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE10_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE11_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE12_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE13_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE14_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE15_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE16_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE17_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE18_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE19_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE20_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE21_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE22_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE23_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE24_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE25_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE26_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE27_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE28_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE29_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE30_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE31_SW_ERR=0x0;
ISM.GENERIC_SW_ERR_REG.GENERIC_SPARE32_SW_ERR=0x0;
ISM.TEST_FORCE_ERROR.MISO_CRC_FORCE=0x0;
ISM.TEST_FORCE_ERROR.MOSI_CRC_FORCE=0x0;
ISM.TEST_FORCE_ERROR.CRC_ERR_FORCE=0x0;
ISM.TEST_FORCE_ERROR.INTERFACE_STUCKAT_FORCE=0x0;
ISM.TEST_RESET_ERROR.MISO_CRC_RST=0x0;
ISM.TEST_RESET_ERROR.MOSI_CRC_RST=0x0;
ISM.TEST_RESET_ERROR.CRC_ERR_RESET=0x0;
ISM.TEST_RESET_ERROR.INTERFACE_STUCKAT_RST=0x0;
ISM.MASK_ISM_FORCE_ERROR.MISO_CRC_ERROR=0x0;
ISM.MASK_ISM_FORCE_ERROR.MOSI_CRC_ERROR=0x0;
ISM.MASK_ISM_FORCE_ERROR.CRC_ERR=0x0;
ISM.MASK_ISM_FORCE_ERROR.INTERFACE_STUCKAT_ERROR=0x0;
ISM.MASK_ISM_RESET_ERROR.MISO_CRC_ERROR=0x1;
ISM.MASK_ISM_RESET_ERROR.MOSI_CRC_ERROR=0x1;
ISM.MASK_ISM_RESET_ERROR.CRC_ERR=0x1;
ISM.MASK_ISM_RESET_ERROR.INTERFACE_STUCKAT_ERROR=0x1;
ISM.MASK_ISM_ERROR_FLAG.MISO_CRC_ERROR=0x0;
ISM.MASK_ISM_ERROR_FLAG.MOSI_CRC_ERROR=0x0;
ISM.MASK_ISM_ERROR_FLAG.CRC_ERR=0x0;
ISM.MASK_ISM_ERROR_FLAG.INTERFACE_STUCKAT_ERROR=0x0;
ISM.SCRATCH_REGISTER1.SCRATCH_CTRL_REGISTER1=0x0;
ISM.SCRATCH_REGISTER2.SCRATCH_CTRL_REGISTER2=0x0;
ISM.SCRATCH_REGISTER3.SCRATCH_CTRL_REGISTER3=0x0;
ISM.SCRATCH_REGISTER4.SCRATCH_CTRL_REGISTER4=0x0;
ISM.SCRATCH_REGISTER5.SCRATCH_CTRL_REGISTER5=0x0;
ISM.SCRATCH_REGISTER6.SCRATCH_CTRL_REGISTER6=0x0;
ISM.SCRATCH_REGISTER7.SCRATCH_CTRL_REGISTER7=0x0;
ISM.SCRATCH_REGISTER8.SCRATCH_CTRL_REGISTER8=0x0;
ISM.SCRATCH_REGISTER9.SCRATCH_CTRL_REGISTER9=0x0;
ISM.SCRATCH_REGISTER10.SCRATCH_CTRL_REGISTER10=0x0;
ISM.SCRATCH_REGISTER11.SCRATCH_CTRL_REGISTER11=0x0;
ISM.SCRATCH_REGISTER12.SCRATCH_CTRL_REGISTER12=0x0;
ISM.SCRATCH_REGISTER13.SCRATCH_CTRL_REGISTER13=0x0;
ISM.SCRATCH_REGISTER14.SCRATCH_CTRL_REGISTER14=0x0;
ISM.SCRATCH_REGISTER15.SCRATCH_CTRL_REGISTER15=0x0;
ISM.SCRATCH_REGISTER16.SCRATCH_CTRL_REGISTER16=0x0;
ISM.CRC_REG_MASK1.CRC_REG_MASK_CTL=0x0;
ISM.CRC_REG_MASK2.CRC_REG_MASK_CTL=0x0;
ISM.CRC_REG_MASK3.CRC_REG_MASK_CTL=0x0;
ISM.CRC_REG_MASK4.CRC_REG_MASK_CTL=0x0;
ISM.CRC_REG_MASK5.CRC_REG_MASK_CTL=0x0;
ISM.CRC_REG_MASK6.CRC_REG_MASK_CTL=0x0;
ISM.CRC_REG_MASK7.CRC_REG_MASK_CTL=0x0;
ISM.CRC_REG_MASK8.CRC_REG_MASK_CTL=0x0;
ISM.CRC_REG_MASK9.CRC_REG_MASK_CTL=0x0;
ISM.CRC_REG_MASK10.CRC_REG_MASK_CTL=0x0;
ISM.CRC_ERR_INJECT.CRC_ERR_INJ_CTL=0x0;
ISM.CRC_CHECK_TRIG.CRC_CHECK_TR_CTL=0x0;
