module adc (clk, rst_n, ren, scl,sda,data_out);
	input clk,rst_n,ren;
	inout sda;
	output scl;
	output [7:0]data_out;
	reg [7:0]data_out;
	reg scl, sda;
	



