// Seed: 2022681353
module module_0 ();
endmodule
module module_1;
  logic id_1;
  ;
  logic id_2;
  module_0 modCall_1 ();
  localparam id_3 = 1'd0;
  always begin : LABEL_0
    if (1 + -1)
      if (1);
      else if (1 == 1) id_1.id_2 <= id_2;
      else $clog2(11);
    ;
  end
  final begin : LABEL_1
    #1 id_2 <= id_3;
  end
endmodule : SymbolIdentifier
module module_2 #(
    parameter id_1  = 32'd76,
    parameter id_10 = 32'd54,
    parameter id_13 = 32'd77,
    parameter id_5  = 32'd9,
    parameter id_6  = 32'd87,
    parameter id_8  = 32'd32
) (
    _id_1,
    id_2,
    id_3[id_8 : 1],
    id_4,
    _id_5,
    _id_6,
    id_7,
    _id_8,
    id_9,
    _id_10[-1 : (id_13)],
    id_11,
    id_12[id_1#(
        .id_10(-1),
        .id_5 (-1),
        .id_5 (1-1),
        .id_5 (1),
        .id_6 (-1)
    ) : 1],
    _id_13
);
  inout wire _id_13;
  output logic [7:0] id_12;
  output wire id_11;
  inout logic [7:0] _id_10;
  output wire id_9;
  inout wire _id_8;
  output wire id_7;
  input wire _id_6;
  input wire _id_5;
  inout reg id_4;
  output logic [7:0] id_3;
  module_0 modCall_1 ();
  input wire id_2;
  input wire _id_1;
  logic [7:0][1] id_14;
  logic id_15, id_16;
  for (id_17 = id_5; 1; id_4 = id_16) always $signed(86);
  ;
endmodule
