Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Wed Feb  4 01:56:14 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing -max_paths 10 -file ./report/top_kernel_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[0]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 1.267ns (44.301%)  route 1.593ns (55.699%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.130 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/Q
                         net (fo=7, unplaced)         0.202     0.332    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/Q[0]
                         LUT6 (Prop_LUT6_I0_O)        0.179     0.511 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128[6]_i_5/O
                         net (fo=2, unplaced)         0.214     0.725    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128[6]_i_5_n_0
                         LUT2 (Prop_LUT2_I0_O)        0.040     0.765 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_36/O
                         net (fo=57, unplaced)        0.287     1.052    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[6]_0
                         LUT3 (Prop_LUT3_I2_O)        0.039     1.091 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_88/O
                         net (fo=1, unplaced)         0.025     1.116    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_88_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     1.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_42/CO[7]
                         net (fo=1, unplaced)         0.007     1.368    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_42_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     1.398 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_39/CO[7]
                         net (fo=1, unplaced)         0.007     1.405    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_39_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     1.551 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_41/O[7]
                         net (fo=47, unplaced)        0.171     1.722    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/tmp_77_fu_454_p3
                         LUT3 (Prop_LUT3_I1_O)        0.126     1.848 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_44/O
                         net (fo=1, unplaced)         0.234     2.082    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_44_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.161     2.243 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_37/CO[7]
                         net (fo=1, unplaced)         0.007     2.250    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_37_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     2.336 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_38/O[2]
                         net (fo=23, unplaced)        0.207     2.543    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/tmp_79_fu_530_p3
                         LUT5 (Prop_LUT5_I1_O)        0.122     2.665 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_25/O
                         net (fo=1, unplaced)         0.232     2.897    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657_denom_row_d0[0]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_DINADIN[0])
                                                     -0.332     9.674    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.674    
                         arrival time                          -2.897    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.822ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[7]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 1.267ns (44.347%)  route 1.590ns (55.653%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.130 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/Q
                         net (fo=7, unplaced)         0.202     0.332    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/Q[0]
                         LUT6 (Prop_LUT6_I0_O)        0.179     0.511 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128[6]_i_5/O
                         net (fo=2, unplaced)         0.214     0.725    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128[6]_i_5_n_0
                         LUT2 (Prop_LUT2_I0_O)        0.040     0.765 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_36/O
                         net (fo=57, unplaced)        0.287     1.052    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[6]_0
                         LUT3 (Prop_LUT3_I2_O)        0.039     1.091 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_88/O
                         net (fo=1, unplaced)         0.025     1.116    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_88_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     1.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_42/CO[7]
                         net (fo=1, unplaced)         0.007     1.368    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_42_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     1.398 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_39/CO[7]
                         net (fo=1, unplaced)         0.007     1.405    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_39_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     1.551 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_41/O[7]
                         net (fo=47, unplaced)        0.171     1.722    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/tmp_77_fu_454_p3
                         LUT3 (Prop_LUT3_I1_O)        0.126     1.848 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_44/O
                         net (fo=1, unplaced)         0.234     2.082    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_44_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.161     2.243 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_37/CO[7]
                         net (fo=1, unplaced)         0.007     2.250    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_37_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     2.336 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_38/O[2]
                         net (fo=23, unplaced)        0.207     2.543    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/tmp_79_fu_530_p3
                         LUT5 (Prop_LUT5_I1_O)        0.122     2.665 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_18/O
                         net (fo=1, unplaced)         0.229     2.894    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657_denom_row_d0[7]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_DINADIN[7])
                                                     -0.290     9.716    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.716    
                         arrival time                          -2.894    
  -------------------------------------------------------------------
                         slack                                  6.822    

Slack (MET) :             6.825ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINBDIN[0]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 1.267ns (44.441%)  route 1.584ns (55.559%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.130 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/Q
                         net (fo=7, unplaced)         0.202     0.332    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/Q[0]
                         LUT6 (Prop_LUT6_I0_O)        0.179     0.511 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128[6]_i_5/O
                         net (fo=2, unplaced)         0.214     0.725    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128[6]_i_5_n_0
                         LUT2 (Prop_LUT2_I0_O)        0.040     0.765 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_36/O
                         net (fo=57, unplaced)        0.287     1.052    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[6]_0
                         LUT3 (Prop_LUT3_I2_O)        0.039     1.091 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_88/O
                         net (fo=1, unplaced)         0.025     1.116    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_88_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     1.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_42/CO[7]
                         net (fo=1, unplaced)         0.007     1.368    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_42_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     1.398 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_39/CO[7]
                         net (fo=1, unplaced)         0.007     1.405    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_39_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     1.551 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_41/O[7]
                         net (fo=47, unplaced)        0.171     1.722    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/tmp_77_fu_454_p3
                         LUT3 (Prop_LUT3_I1_O)        0.126     1.848 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_44/O
                         net (fo=1, unplaced)         0.234     2.082    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_44_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.161     2.243 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_37/CO[7]
                         net (fo=1, unplaced)         0.007     2.250    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_37_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     2.336 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_38/O[2]
                         net (fo=23, unplaced)        0.207     2.543    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/tmp_79_fu_530_p3
                         LUT3 (Prop_LUT3_I1_O)        0.122     2.665 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_31/O
                         net (fo=1, unplaced)         0.223     2.888    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657_denom_row_d0[18]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINBDIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.042    10.042    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_DINBDIN[0])
                                                     -0.294     9.713    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.713    
                         arrival time                          -2.888    
  -------------------------------------------------------------------
                         slack                                  6.825    

Slack (MET) :             6.850ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[8]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 1.267ns (45.009%)  route 1.548ns (54.991%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.130 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/Q
                         net (fo=7, unplaced)         0.202     0.332    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/Q[0]
                         LUT6 (Prop_LUT6_I0_O)        0.179     0.511 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128[6]_i_5/O
                         net (fo=2, unplaced)         0.214     0.725    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128[6]_i_5_n_0
                         LUT2 (Prop_LUT2_I0_O)        0.040     0.765 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_36/O
                         net (fo=57, unplaced)        0.287     1.052    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[6]_0
                         LUT3 (Prop_LUT3_I2_O)        0.039     1.091 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_88/O
                         net (fo=1, unplaced)         0.025     1.116    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_88_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     1.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_42/CO[7]
                         net (fo=1, unplaced)         0.007     1.368    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_42_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     1.398 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_39/CO[7]
                         net (fo=1, unplaced)         0.007     1.405    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_39_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     1.551 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_41/O[7]
                         net (fo=47, unplaced)        0.171     1.722    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/tmp_77_fu_454_p3
                         LUT3 (Prop_LUT3_I1_O)        0.126     1.848 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_44/O
                         net (fo=1, unplaced)         0.234     2.082    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_44_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.161     2.243 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_37/CO[7]
                         net (fo=1, unplaced)         0.007     2.250    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_37_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     2.336 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_38/O[2]
                         net (fo=23, unplaced)        0.207     2.543    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/tmp_79_fu_530_p3
                         LUT5 (Prop_LUT5_I1_O)        0.122     2.665 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_17/O
                         net (fo=1, unplaced)         0.187     2.852    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657_denom_row_d0[8]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_DINADIN[8])
                                                     -0.304     9.702    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.702    
                         arrival time                          -2.852    
  -------------------------------------------------------------------
                         slack                                  6.850    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINPADINP[0]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 1.267ns (44.301%)  route 1.593ns (55.699%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.130 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/Q
                         net (fo=7, unplaced)         0.202     0.332    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/Q[0]
                         LUT6 (Prop_LUT6_I0_O)        0.179     0.511 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128[6]_i_5/O
                         net (fo=2, unplaced)         0.214     0.725    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128[6]_i_5_n_0
                         LUT2 (Prop_LUT2_I0_O)        0.040     0.765 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_36/O
                         net (fo=57, unplaced)        0.287     1.052    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[6]_0
                         LUT3 (Prop_LUT3_I2_O)        0.039     1.091 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_88/O
                         net (fo=1, unplaced)         0.025     1.116    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_88_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     1.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_42/CO[7]
                         net (fo=1, unplaced)         0.007     1.368    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_42_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     1.398 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_39/CO[7]
                         net (fo=1, unplaced)         0.007     1.405    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_39_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     1.551 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_41/O[7]
                         net (fo=47, unplaced)        0.171     1.722    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/tmp_77_fu_454_p3
                         LUT3 (Prop_LUT3_I1_O)        0.126     1.848 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_44/O
                         net (fo=1, unplaced)         0.234     2.082    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_44_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.161     2.243 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_37/CO[7]
                         net (fo=1, unplaced)         0.007     2.250    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_37_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     2.336 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_38/O[2]
                         net (fo=23, unplaced)        0.207     2.543    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/tmp_79_fu_530_p3
                         LUT3 (Prop_LUT3_I1_O)        0.122     2.665 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_33/O
                         net (fo=1, unplaced)         0.232     2.897    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657_denom_row_d0[16]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_DINPADINP[0])
                                                     -0.256     9.750    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.750    
                         arrival time                          -2.897    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[2]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 1.267ns (45.266%)  route 1.532ns (54.734%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.130 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/Q
                         net (fo=7, unplaced)         0.202     0.332    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/Q[0]
                         LUT6 (Prop_LUT6_I0_O)        0.179     0.511 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128[6]_i_5/O
                         net (fo=2, unplaced)         0.214     0.725    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128[6]_i_5_n_0
                         LUT2 (Prop_LUT2_I0_O)        0.040     0.765 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_36/O
                         net (fo=57, unplaced)        0.287     1.052    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[6]_0
                         LUT3 (Prop_LUT3_I2_O)        0.039     1.091 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_88/O
                         net (fo=1, unplaced)         0.025     1.116    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_88_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     1.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_42/CO[7]
                         net (fo=1, unplaced)         0.007     1.368    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_42_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     1.398 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_39/CO[7]
                         net (fo=1, unplaced)         0.007     1.405    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_39_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     1.551 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_41/O[7]
                         net (fo=47, unplaced)        0.171     1.722    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/tmp_77_fu_454_p3
                         LUT3 (Prop_LUT3_I1_O)        0.126     1.848 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_44/O
                         net (fo=1, unplaced)         0.234     2.082    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_44_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.161     2.243 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_37/CO[7]
                         net (fo=1, unplaced)         0.007     2.250    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_37_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     2.336 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_38/O[2]
                         net (fo=23, unplaced)        0.207     2.543    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/tmp_79_fu_530_p3
                         LUT5 (Prop_LUT5_I1_O)        0.122     2.665 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_23/O
                         net (fo=1, unplaced)         0.171     2.836    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657_denom_row_d0[2]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_DINADIN[2])
                                                     -0.308     9.698    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.698    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[1]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 1.267ns (45.202%)  route 1.536ns (54.798%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.130 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/Q
                         net (fo=7, unplaced)         0.202     0.332    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/Q[0]
                         LUT6 (Prop_LUT6_I0_O)        0.179     0.511 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128[6]_i_5/O
                         net (fo=2, unplaced)         0.214     0.725    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128[6]_i_5_n_0
                         LUT2 (Prop_LUT2_I0_O)        0.040     0.765 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_36/O
                         net (fo=57, unplaced)        0.287     1.052    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[6]_0
                         LUT3 (Prop_LUT3_I2_O)        0.039     1.091 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_88/O
                         net (fo=1, unplaced)         0.025     1.116    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_88_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     1.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_42/CO[7]
                         net (fo=1, unplaced)         0.007     1.368    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_42_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     1.398 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_39/CO[7]
                         net (fo=1, unplaced)         0.007     1.405    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_39_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     1.551 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_41/O[7]
                         net (fo=47, unplaced)        0.171     1.722    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/tmp_77_fu_454_p3
                         LUT3 (Prop_LUT3_I1_O)        0.126     1.848 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_44/O
                         net (fo=1, unplaced)         0.234     2.082    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_44_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.161     2.243 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_37/CO[7]
                         net (fo=1, unplaced)         0.007     2.250    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_37_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     2.336 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_38/O[2]
                         net (fo=23, unplaced)        0.207     2.543    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/tmp_79_fu_530_p3
                         LUT5 (Prop_LUT5_I1_O)        0.122     2.665 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_24/O
                         net (fo=1, unplaced)         0.175     2.840    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657_denom_row_d0[1]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_DINADIN[1])
                                                     -0.302     9.704    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.704    
                         arrival time                          -2.840    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             6.875ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[4]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 1.267ns (45.185%)  route 1.537ns (54.815%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.130 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/Q
                         net (fo=7, unplaced)         0.202     0.332    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/Q[0]
                         LUT6 (Prop_LUT6_I0_O)        0.179     0.511 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128[6]_i_5/O
                         net (fo=2, unplaced)         0.214     0.725    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128[6]_i_5_n_0
                         LUT2 (Prop_LUT2_I0_O)        0.040     0.765 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_36/O
                         net (fo=57, unplaced)        0.287     1.052    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[6]_0
                         LUT3 (Prop_LUT3_I2_O)        0.039     1.091 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_88/O
                         net (fo=1, unplaced)         0.025     1.116    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_88_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     1.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_42/CO[7]
                         net (fo=1, unplaced)         0.007     1.368    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_42_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     1.398 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_39/CO[7]
                         net (fo=1, unplaced)         0.007     1.405    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_39_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     1.551 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_41/O[7]
                         net (fo=47, unplaced)        0.171     1.722    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/tmp_77_fu_454_p3
                         LUT3 (Prop_LUT3_I1_O)        0.126     1.848 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_44/O
                         net (fo=1, unplaced)         0.234     2.082    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_44_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.161     2.243 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_37/CO[7]
                         net (fo=1, unplaced)         0.007     2.250    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_37_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     2.336 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_38/O[2]
                         net (fo=23, unplaced)        0.207     2.543    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/tmp_79_fu_530_p3
                         LUT5 (Prop_LUT5_I1_O)        0.122     2.665 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_21/O
                         net (fo=1, unplaced)         0.176     2.841    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657_denom_row_d0[4]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_DINADIN[4])
                                                     -0.290     9.716    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.716    
                         arrival time                          -2.841    
  -------------------------------------------------------------------
                         slack                                  6.875    

Slack (MET) :             6.883ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINBDIN[1]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 1.267ns (45.282%)  route 1.531ns (54.718%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.130 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/Q
                         net (fo=7, unplaced)         0.202     0.332    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/Q[0]
                         LUT6 (Prop_LUT6_I0_O)        0.179     0.511 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128[6]_i_5/O
                         net (fo=2, unplaced)         0.214     0.725    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128[6]_i_5_n_0
                         LUT2 (Prop_LUT2_I0_O)        0.040     0.765 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_36/O
                         net (fo=57, unplaced)        0.287     1.052    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[6]_0
                         LUT3 (Prop_LUT3_I2_O)        0.039     1.091 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_88/O
                         net (fo=1, unplaced)         0.025     1.116    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_88_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     1.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_42/CO[7]
                         net (fo=1, unplaced)         0.007     1.368    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_42_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     1.398 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_39/CO[7]
                         net (fo=1, unplaced)         0.007     1.405    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_39_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     1.551 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_41/O[7]
                         net (fo=47, unplaced)        0.171     1.722    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/tmp_77_fu_454_p3
                         LUT3 (Prop_LUT3_I1_O)        0.126     1.848 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_44/O
                         net (fo=1, unplaced)         0.234     2.082    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_44_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.161     2.243 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_37/CO[7]
                         net (fo=1, unplaced)         0.007     2.250    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_37_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     2.336 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_38/O[2]
                         net (fo=23, unplaced)        0.207     2.543    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/tmp_79_fu_530_p3
                         LUT3 (Prop_LUT3_I1_O)        0.122     2.665 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_30/O
                         net (fo=1, unplaced)         0.170     2.835    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657_denom_row_d0[19]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINBDIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.042    10.042    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_DINBDIN[1])
                                                     -0.289     9.718    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.718    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                  6.883    

Slack (MET) :             6.888ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[5]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 1.267ns (45.266%)  route 1.532ns (54.734%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.130 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[3]/Q
                         net (fo=7, unplaced)         0.202     0.332    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/Q[0]
                         LUT6 (Prop_LUT6_I0_O)        0.179     0.511 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128[6]_i_5/O
                         net (fo=2, unplaced)         0.214     0.725    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128[6]_i_5_n_0
                         LUT2 (Prop_LUT2_I0_O)        0.040     0.765 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_36/O
                         net (fo=57, unplaced)        0.287     1.052    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/j_fu_128_reg[6]_0
                         LUT3 (Prop_LUT3_I2_O)        0.039     1.091 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_88/O
                         net (fo=1, unplaced)         0.025     1.116    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_88_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     1.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_42/CO[7]
                         net (fo=1, unplaced)         0.007     1.368    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_42_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     1.398 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_39/CO[7]
                         net (fo=1, unplaced)         0.007     1.405    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_39_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     1.551 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_41/O[7]
                         net (fo=47, unplaced)        0.171     1.722    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/tmp_77_fu_454_p3
                         LUT3 (Prop_LUT3_I1_O)        0.126     1.848 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_44/O
                         net (fo=1, unplaced)         0.234     2.082    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_44_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.161     2.243 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_37/CO[7]
                         net (fo=1, unplaced)         0.007     2.250    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_37_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     2.336 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_38/O[2]
                         net (fo=23, unplaced)        0.207     2.543    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/tmp_79_fu_530_p3
                         LUT5 (Prop_LUT5_I1_O)        0.122     2.665 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657/ram_reg_i_20/O
                         net (fo=1, unplaced)         0.171     2.836    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_49_3_fu_657_denom_row_d0[5]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_DINADIN[5])
                                                     -0.282     9.724    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.724    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                  6.888    




