Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov 18 16:20:19 2018
| Host         : JD1612-00 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file servos_control_sets_placed.rpt
| Design       : servos
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              98 |           22 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             132 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+----------------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+----------------------------+----------------------------+------------------+----------------+
|  clk_IBUF_BUFG | pwm_right_i_2_n_0          | pwm_right_reg_i_1_n_0      |                1 |              2 |
|  clk_IBUF_BUFG | pwm_left_i_2_n_0           | pwm_left_reg_i_1_n_0       |                1 |              2 |
|  uut/CLK       |                            | rst_IBUF                   |                9 |             32 |
|  clk_IBUF_BUFG | count_left_val[0]_i_2_n_0  | count_left_val[0]_i_1_n_0  |                8 |             64 |
|  clk_IBUF_BUFG | count_right_val[0]_i_2_n_0 | count_right_val[0]_i_1_n_0 |                8 |             64 |
|  clk_IBUF_BUFG |                            | rst_IBUF                   |               13 |             66 |
+----------------+----------------------------+----------------------------+------------------+----------------+


