WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000002 cycles: 1255662 cumulative IPC: 3.982 (Simulation time: 00 hr 00 min 54 sec)
Warmup complete CPU 0 instructions: 5000002 cycles: 1255662 cumulative IPC: 3.982 (Simulation time: 00 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 15016744 heartbeat IPC: 0.6659 cumulative IPC: 0.3633 (Simulation time: 00 hr 03 min 19 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 13761084 cumulative IPC: 0.3633 (Simulation time: 00 hr 03 min 19 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 13761084 cumulative IPC: 0.3633 (Simulation time: 00 hr 03 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_340B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.3633 instructions: 5000003 cycles: 13761084
CPU 0 Branch Prediction Accuracy: 97.8% MPKI: 5.255 Average ROB Occupancy at Mispredict: 100.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0002
BRANCH_INDIRECT: 0.0262
BRANCH_CONDITIONAL: 5.17
BRANCH_DIRECT_CALL: 0.0006
BRANCH_INDIRECT_CALL: 0.0348
BRANCH_RETURN: 0.0212

LLC TOTAL        ACCESS:     188299 HIT:      83732 MISS:     104567
LLC LOAD         ACCESS:     105869 HIT:      26483 MISS:      79386
LLC RFO          ACCESS:      14493 HIT:       1521 MISS:      12972
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      51137 HIT:      51086 MISS:         51
LLC TRANSLATION  ACCESS:      16800 HIT:       4642 MISS:      12158
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 514.2 cycles
cpu0_DTLB TOTAL        ACCESS:    1375539 HIT:    1232451 MISS:     143088
cpu0_DTLB LOAD         ACCESS:    1375539 HIT:    1232451 MISS:     143088
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 56.93 cycles
cpu0_ITLB TOTAL        ACCESS:     225160 HIT:     224877 MISS:        283
cpu0_ITLB LOAD         ACCESS:     225160 HIT:     224877 MISS:        283
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 71.17 cycles
cpu0_L1D TOTAL        ACCESS:    1756235 HIT:    1416859 MISS:     339376
cpu0_L1D LOAD         ACCESS:     860509 HIT:     649303 MISS:     211206
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     868641 HIT:     764949 MISS:     103692
cpu0_L1D TRANSLATION  ACCESS:      27085 HIT:       2607 MISS:      24478
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 165 cycles
cpu0_L1I TOTAL        ACCESS:     244489 HIT:     244106 MISS:        383
cpu0_L1I LOAD         ACCESS:     244489 HIT:     244106 MISS:        383
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 98.98 cycles
cpu0_L2C TOTAL        ACCESS:     219488 HIT:      82078 MISS:     137410
cpu0_L2C LOAD         ACCESS:     120422 HIT:      14553 MISS:     105869
cpu0_L2C RFO          ACCESS:      16571 HIT:       2078 MISS:      14493
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      58101 HIT:      57853 MISS:        248
cpu0_L2C TRANSLATION  ACCESS:      24394 HIT:       7594 MISS:      16800
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 412 cycles
cpu0_STLB TOTAL        ACCESS:      90195 HIT:      64248 MISS:      25947
cpu0_STLB LOAD         ACCESS:      90195 HIT:      64248 MISS:      25947
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 325.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      15170
  ROW_BUFFER_MISS:      89248
 AVG DBUS CONGESTED CYCLE: 3.945
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:         97
  FULL:      42256
