

`ifdef NDS_GLOBAL_INC
`else
`define NDS_GLOBAL_INC

`include "config.inc"

`define N22_CFG_HAS_NDSE
`define N22_CFG_CPU_ID {1'b1,31'h22}
`define N22_CFG_IMPID_MAJOR 24'h000002
`define N22_CFG_IMPID_MINOR 4'h1
`define N22_CFG_IMPID_EXTENSION 4'h0


`ifdef NDS_PRIV_TMR_SUPPORT
	`ifdef NDS_PRIV_CLIC_SUPPORT
		`ifdef NDS_PRIV_DEBUG_SUPPORT
			`ifdef NDS_ALL_PRIV_SUPPORT
			`else
				`define NDS_ALL_PRIV_SUPPORT
			`endif
    		`endif
	`endif
`endif

`define N22_CFG_MSIP_COEXIST

`ifdef N22_CFG_ADDR_SIZE_IS_32
  `define N22_ADDR_SIZE_IS_32
  `define N22_ADDR_SIZE   32
  `define N22_PC_SIZE     32
`endif

`ifdef N22_CFG_ADDR_SIZE_IS_24
  `define N22_ADDR_SIZE_IS_24
  `define N22_ADDR_SIZE   24
  `define N22_PC_SIZE     24
`endif


`ifdef N22_CFG_HAS_NDSE
    `define N22_HAS_NDSE
    `define N22_IMPID_MAJOR     `N22_CFG_IMPID_MAJOR
    `define N22_IMPID_MINOR     `N22_CFG_IMPID_MINOR
    `define N22_IMPID_EXTENSION `N22_CFG_IMPID_EXTENSION
`endif

`ifdef N22_CFG_HAS_EAI
`endif

`ifdef N22_CFG_DELAY_BRANCH_FLUSH
   `define N22_DELAY_BRANCH_FLUSH
`endif


`ifdef N22_CFG_HAS_AMO
    `define N22_HAS_AMO
    `define N22_MISALIGNED_AMO
`endif

`ifdef N22_CFG_MISALIGNED_ACCESS
    `define N22_MISALIGNED_ACCESS
    `define N22_MISALIGNED_AMO
`endif

`ifdef N22_CFG_EXCPSAVE_LEVEL_1
    `define N22_EXCPSAVE_LEVEL_1
`endif

`ifdef N22_CFG_EXCPSAVE_LEVEL_2
    `define N22_EXCPSAVE_LEVEL_2
`endif



`ifdef N22_CFG_HAS_UMODE
    `define N22_HAS_UMODE
`endif

`ifdef N22_CFG_HAS_PMP
    `define N22_HAS_PMP
    `define N22_PMP_ENTRY_NUM `N22_CFG_PMP_ENTRY_NUM
`endif
`ifndef N22_CFG_HAS_PMP
    `define N22_PMP_ENTRY_NUM 0
`endif

`ifdef N22_CFG_MEM_CMD_ADD_FLOP
    `define N22_MEM_CMD_ADD_FLOP
`endif

`ifdef N22_CFG_MEM_RSP_ADD_FLOP
    `define N22_MEM_RSP_ADD_FLOP
`endif

`ifdef N22_CFG_MEM_RSP_ADD_FLOP
  `ifdef N22_CFG_MEM_CMD_ADD_FLOP
      `define N22_MEM_CLOCK_RATIO
  `endif
`endif


`define N22_SUPPORT_MSCRATCH
`define N22_SUPPORT_MTVEC
`ifdef N22_CFG_HAS_PMONITOR
   `define N22_HAS_PMONITOR
   `ifdef N22_CFG_PMON_NUM_IS_4
      `define N22_PMON_NUM_IS_4
   `endif
`endif




`define N22_CFG_XLEN_IS_32
`ifdef N22_CFG_XLEN_IS_32
  `define N22_XLEN_IS_32
  `define N22_XLEN          32
  `define N22_XLEN_MW       4
`endif

`define N22_INSTR_SIZE    32

`define N22_RFIDX_WIDTH   5
`ifdef N22_CFG_REGNUM_IS_32
  `define N22_RFREG_NUM_IS_32
  `define N22_RFREG_NUM     32
`endif
`ifdef N22_CFG_REGNUM_IS_16
  `define N22_RFREG_NUM_IS_16
  `define N22_RFREG_NUM     16
`endif
`ifdef N22_CFG_REGNUM_IS_8
  `define N22_RFREG_NUM_IS_8
  `define N22_RFREG_NUM     8
`endif
`ifdef N22_CFG_REGNUM_IS_4
  `define N22_RFREG_NUM_IS_4
  `define N22_RFREG_NUM     4
`endif

`ifdef N22_CFG_REGFILE_LATCH_BASED
    `ifndef FPGA_SOURCE
        `define N22_REGFILE_LATCH_BASED
    `endif
`endif

`ifdef N22_CFG_HAS_CLIC
    `define N22_HAS_CLIC
    `ifdef N22_CFG_HAS_ECLIC
        `define N22_HAS_ECLIC
    `endif
    `ifdef N22_CFG_HAS_CLIC_EDGE
        `define N22_HAS_CLIC_EDGE
    `endif
    `define N22_CLIC_VERSION  `N22_CFG_CLIC_VERSION
    `define N22_CLIC_IRQ_NUM  `N22_CFG_CLIC_IRQ_NUM
    `define N22_CORE_CLIC_IRQ_NUM  (`N22_CFG_CLIC_IRQ_NUM + 19)
    `define N22_CLICINTCTLBITS  `N22_CFG_CLICINTCTLBITS
    `define N22_CLIC_ADDR_WIDTH  16
    `define N22_CLIC_BASE_REGION  `N22_ADDR_SIZE-1:`N22_CLIC_ADDR_WIDTH
    `define N22_CORE_CLIC_BASE_ADDR  `N22_CFG_CLIC_BASE_ADDR
`endif




`define N22_HART_NUM   1
`define N22_HART_ID_W  1
`define N22_LIRQ_NUM   1
`define N22_EVT_NUM    1


`ifdef N22_CFG_HAS_DEBUG
   `define N22_HAS_DEBUG
   `define N22_DEBUG_HAS_JTAG
   `define N22_CORE_DEBUG_BASE_ADDR `N22_CFG_DEBUG_BASE_ADDR
   `define N22_DEBUG_BASE_REGION  `N22_ADDR_SIZE-1:`N22_ADDR_SIZE-20
   `ifdef N22_CFG_HAS_DEBUG_TRIGM
      `define N22_HAS_TRIGM
      `define N22_DEBUG_TRIGM_NUM `N22_CFG_DEBUG_TRIGM_NUM
   `endif
   `ifdef N22_CFG_DEBUG_PRIVATE
      `define N22_HAS_DEBUG_PRIVATE
   `endif
   `ifdef N22_CFG_JTAG_TWOWIRE
      `define N22_JTAG_TWOWIRE
   `endif
`endif

`ifdef N22_CFG_TRACE_ITF
   `define N22_TRACE_ITF
`endif

`ifdef N22_CFG_LDST_EXCP_PRECISE
   `define N22_LDST_EXCP_PRECISE
`endif



`ifdef N22_CFG_IFU_RSP_2CYCLE
   `define N22_IFU_RSP_2CYCLE
`endif


`ifdef N22_CFG_HAS_PREFETCH
   `define N22_HAS_PREFETCH
`endif

`ifdef N22_CFG_REGFILE_2WP
   `define N22_REGFILE_2WP
`endif
`ifdef N22_CFG_REGFILE_RST
   `define N22_REGFILE_RST
`endif

`define N22_CFG_SYSMEM_DATA_WIDTH_IS_32
`ifdef N22_CFG_SYSMEM_DATA_WIDTH_IS_32
    `define N22_SYSMEM_DATA_WIDTH_IS_32
    `define N22_SYSMEM_DATA_WIDTH   32
`endif
`ifdef N22_CFG_SYSMEM_DATA_WIDTH_IS_64
    `define N22_SYSMEM_DATA_WIDTH_IS_64
    `define N22_SYSMEM_DATA_WIDTH   64
`endif

`ifdef N22_CFG_HAS_FIO
  `define N22_HAS_FIO
  `define N22_CORE_FIO_BASE_ADDR  `N22_CFG_FIO_BASE_ADDR
  `define N22_FIO_BASE_REGION  `N22_ADDR_SIZE-1:`N22_CFG_FIO_ADDR_WIDTH
  `define N22_FIO_ADDR_WIDTH  `N22_CFG_FIO_ADDR_WIDTH
`endif

`define N22_HAS_MEM_ITF
`ifdef N22_CFG_MEM_TYPE_ICB
  `define N22_MEM_TYPE_ICB
`endif
`define N22_CFG_MEM_TYPE_AHBL
`ifdef N22_CFG_MEM_TYPE_AHBL
  `define N22_MEM_TYPE_AHBL
`endif

`ifdef N22_CFG_HAS_PPI
  `define N22_HAS_PPI
  `define N22_CORE_PPI_BASE_ADDR  `N22_CFG_PPI_BASE_ADDR
  `define N22_PPI_BASE_REGION  `N22_ADDR_SIZE-1:`N22_CFG_PPI_ADDR_WIDTH
  `define N22_PPI_ADDR_WIDTH  `N22_CFG_PPI_ADDR_WIDTH
`endif
`ifdef N22_CFG_PPI_TYPE_ICB
  `define N22_PPI_TYPE_ICB
`endif
`define N22_CFG_PPI_TYPE_APB
`ifdef N22_CFG_PPI_TYPE_APB
  `define N22_PPI_TYPE_APB
`endif

`ifdef N22_CFG_HAS_LM_SLAVE
  `define N22_HAS_LM_SLAVE
`endif
`ifdef N22_CFG_LM_SLAVE_ICB
  `define N22_LM_SALVE_ICB
`endif
`ifdef N22_CFG_LM_SLAVE_AHBL
  `define N22_LM_SALVE_AHBL
`endif

`ifdef N22_CFG_LM_ITF_TYPE_ICB
  `define N22_LM_ITF_TYPE_ICB
  `define N22_LM_MASTER_ICB
`endif

`ifdef N22_CFG_LM_ITF_TYPE_AHBL
  `define N22_LM_ITF_TYPE_AHBL
  `define N22_LM_MASTER_AHBL
`endif

`ifdef N22_CFG_LM_ITF_TYPE_SRAM
  `define N22_LM_ITF_TYPE_SRAM
  `define N22_LM_MASTER_SRAM
`endif

`ifdef N22_CFG_I_SHARE_DLM
  `define N22_I_SHARE_DLM
`endif



   `define N22_TMR_ADDR_WIDTH  12

`ifdef N22_CFG_TMR_PRIVATE
   `define N22_TMR_PRIVATE
   `define N22_CORE_TMR_BASE_ADDR  `N22_CFG_TMR_BASE_ADDR
   `define N22_TMR_BASE_REGION  `N22_ADDR_SIZE-1:`N22_TMR_ADDR_WIDTH
`endif







`ifdef N22_CFG_HAS_ILM
  `define N22_HAS_LM 1
  `define N22_HAS_ILM 1

  `ifdef N22_CFG_LM_ITF_TYPE_SRAM
    `define N22_ILM_MASTER_SRAM
  `endif

  `ifdef N22_CFG_LM_ITF_TYPE_AHBL
    `define N22_ILM_MASTER_AHBL
  `endif

 `ifdef N22_CFG_LM_ITF_TYPE_ICB
   `define N22_ILM_MASTER_ICB
 `endif

 `ifdef N22_CFG_LSU_ACCESS_ILM
     `define N22_D_SHARE_ILM
 `endif

 `ifdef N22_CFG_ILM_DLM_EXCLUSIVE
   `ifndef N22_CFG_LSU_ACCESS_ILM
     `ifdef N22_CFG_LM_ITF_TYPE_AHBL
       `define N22_ILM_DLM_EXCLUSIVE
     `endif
   `endif
 `endif

  `define N22_ILM_ADDR_WIDTH  `N22_CFG_ILM_ADDR_WIDTH
  `define N22_ILM_RAM_DP      (1<<(`N22_CFG_ILM_ADDR_WIDTH-2))
  `define N22_ILM_RAM_AW          (`N22_CFG_ILM_ADDR_WIDTH-2)
  `define N22_ILM_BASE_REGION  `N22_ADDR_SIZE-1:`N22_ILM_ADDR_WIDTH
  `define N22_CORE_ILM_BASE_ADDR   `N22_CFG_ILM_BASE_ADDR

    `define N22_ILM_DATA_WIDTH_IS_32
    `define N22_ILM_DATA_WIDTH  32
    `define N22_ILM_WMSK_WIDTH  4

    `define N22_ILM_RAM_ECC_DW  7
    `define N22_ILM_RAM_ECC_MW  1
  `ifdef N22_HAS_ECC
    `define N22_ILM_RAM_DW      (`N22_ILM_DATA_WIDTH+`N22_ILM_RAM_ECC_DW)
    `define N22_ILM_RAM_MW      (`N22_ILM_WMSK_WIDTH+`N22_ILM_RAM_ECC_MW)
    `define N22_ILM_OUTS_NUM 1
  `endif
  `ifndef N22_HAS_ECC
    `define N22_ILM_RAM_DW      `N22_ILM_DATA_WIDTH
    `define N22_ILM_RAM_MW      `N22_ILM_WMSK_WIDTH
    `define N22_ILM_OUTS_NUM 1
  `endif
`endif


`ifdef N22_CFG_HAS_DLM
  `define N22_HAS_LM 1
  `define N22_HAS_DLM 1

  `ifdef N22_CFG_LM_ITF_TYPE_SRAM
    `define N22_DLM_MASTER_SRAM
  `endif

  `ifdef N22_CFG_LM_ITF_TYPE_AHBL
    `define N22_DLM_MASTER_AHBL
  `endif

 `ifdef N22_CFG_LM_ITF_TYPE_ICB
   `define N22_DLM_MASTER_ICB
 `endif

  `define N22_DLM_ADDR_WIDTH  `N22_CFG_DLM_ADDR_WIDTH
  `define N22_DLM_RAM_DP      (1<<(`N22_CFG_DLM_ADDR_WIDTH-2))
  `define N22_DLM_RAM_AW          (`N22_CFG_DLM_ADDR_WIDTH-2)
  `define N22_DLM_BASE_REGION  `N22_ADDR_SIZE-1:`N22_DLM_ADDR_WIDTH
  `define N22_CORE_DLM_BASE_ADDR   `N22_CFG_DLM_BASE_ADDR

    `define N22_DLM_DATA_WIDTH_IS_32
    `define N22_DLM_DATA_WIDTH  32
    `define N22_DLM_WMSK_WIDTH  4

    `define N22_DLM_RAM_ECC_DW  7
    `define N22_DLM_RAM_ECC_MW  1
  `ifdef N22_HAS_ECC
    `define N22_DLM_RAM_DW      (`N22_DLM_DATA_WIDTH+`N22_DLM_RAM_ECC_DW)
    `define N22_DLM_RAM_MW      (`N22_DLM_WMSK_WIDTH+`N22_DLM_RAM_ECC_MW)
    `define N22_DLM_OUTS_NUM 1
  `endif
  `ifndef N22_HAS_ECC
    `define N22_DLM_RAM_DW      `N22_DLM_DATA_WIDTH
    `define N22_DLM_RAM_MW      `N22_DLM_WMSK_WIDTH
    `define N22_DLM_OUTS_NUM 1
  `endif
`endif





`ifdef N22_CFG_HAS_DYNAMIC_BPU
   `define N22_HAS_DYNAMIC_BPU
   `define N22_HAS_BPU
`endif
`define N22_BPU_IDX_W     6
`define N22_BPU_ENTRY_NUM (1<<`N22_BPU_IDX_W)

`ifdef N22_CFG_HAS_BTFN_BPU
  `define N22_HAS_BTFN_BPU
  `define N22_HAS_BPU
`endif



`ifdef N22_CFG_HAS_DCACHE

  `define N22_HAS_CACHE
  `define N22_HAS_DCACHE
`endif


`ifdef N22_CFG_HAS_ICACHE

  `define N22_HAS_CACHE
  `define N22_HAS_ICACHE

  `ifdef N22_CFG_ICACHE_2WAYS
     `define N22_ICACHE_2WAYS
  `endif


  `define N22_ICACHE_LINE_WCNT_NUM  8
  `define N22_ICACHE_LINE_WCNT_W    3
  `define N22_ICACHE_DATA_WIDTH   32
  `define N22_ICACHE_DWORD_AW     2
  `define N22_ICACHE_LINE_AW      5
  `define N22_ICACHE_LINE_ADDR_RANGE      4:0
  `define N22_ICACHE_NONLINE_AW           27
  `define N22_ICACHE_NONLINE_ADDR_RANGE   31:5

  `define N22_ICACHE_BURST_TYPE  3'b101

  `define N22_ICACHE_ADDR_WIDTH `N22_CFG_ICACHE_ADDR_WIDTH

  `ifdef N22_ICACHE_2WAYS
    `define N22_ICACHE_INDEX_W     (`N22_ICACHE_ADDR_WIDTH-6)
  `endif

  `ifndef N22_ICACHE_2WAYS
    `define N22_ICACHE_INDEX_W     (`N22_ICACHE_ADDR_WIDTH-5)
  `endif

  `define N22_ICACHE_TAG_W       (`N22_ADDR_SIZE-`N22_ICACHE_INDEX_W-`N22_ICACHE_LINE_AW)


  `define N22_ICACHE_TAG_RAM_AW         `N22_ICACHE_INDEX_W
  `define N22_ICACHE_TAG_RAM_DW         (`N22_ICACHE_TAG_W+1)
  `define N22_ICACHE_TAG_RAM_MW         ((`N22_ICACHE_TAG_RAM_DW+7)/8)
  `define N22_ICACHE_TAG_RAM_DP         (1<<`N22_ICACHE_TAG_RAM_AW)

  `define N22_ICACHE_DATA_RAM_AW     (`N22_ICACHE_INDEX_W+`N22_ICACHE_LINE_AW-`N22_ICACHE_DWORD_AW)
  `define N22_ICACHE_DATA_RAM_DW     `N22_ICACHE_DATA_WIDTH
  `define N22_ICACHE_DATA_RAM_MW     ((`N22_ICACHE_DATA_WIDTH+7)/8)
  `define N22_ICACHE_DRAM_DP         (1<<`N22_ICACHE_DATA_RAM_AW)
`endif





  `ifdef N22_CFG_SHARE_MULDIV
`define N22_HAS_MULDIV
`define N22_SHARE_MULDIV
  `endif

  `ifdef N22_CFG_INDEP_MULDIV
`define N22_HAS_MULDIV
`define N22_INDEP_MULDIV
`define N22_INDEP_MUL_1CYC
  `endif


`define N22_MULDIV_ADDER_WIDTH 35

  `ifdef N22_CFG_SHARE_MULDIV
`define N22_ALU_ADDER_WIDTH `N22_MULDIV_ADDER_WIDTH
  `endif
  `ifndef N22_CFG_SHARE_MULDIV
`define N22_ALU_ADDER_WIDTH (`N22_XLEN+1)
  `endif


`define N22_ASYNC_FF_LEVELS   2



`ifdef N22_CFG_FPU_SINGLE
`endif
`ifdef N22_CFG_FPU_DOUBLE
`endif


`define N22_CFG_OITF_DEPTH_IS_2

`ifndef N22_HAS_FPU
      `ifndef N22_INDEP_MULDIV
        `ifndef N22_HAS_EAI
          `ifndef N22_HAS_DSP
    `define N22_NO_LSU_RSP_BYPBUF
    `define N22_CFG_OITF_DEPTH_IS_1
          `endif
        `endif
      `endif
`endif

`ifdef N22_INDEP_MULDIV
  `define N22_CFG_OITF_DEPTH_IS_2
`endif

`ifdef N22_HAS_FPU
  `define N22_CFG_OITF_DEPTH_IS_4
`endif

`ifdef N22_HAS_EAI
  `define N22_CFG_OITF_DEPTH_IS_4
`endif

`ifdef N22_CFG_OITF_DEPTH_IS_4
  `define N22_OITF_DEPTH     4
  `define N22_OITF_DEPTH_IS_4
  `define N22_ITAG_WIDTH  2
`elsif N22_CFG_OITF_DEPTH_IS_1
  `define N22_OITF_DEPTH     1
  `define N22_OITF_DEPTH_IS_1
  `define N22_ITAG_WIDTH  1
`elsif N22_CFG_OITF_DEPTH_IS_2
  `define N22_OITF_DEPTH     2
  `define N22_OITF_DEPTH_IS_2
  `define N22_ITAG_WIDTH  1
`endif

`ifdef N22_HAS_FPU
  `ifdef N22_FPU_DOUBLE
    `define N22_FLEN 64
    `define N22_FLEN_MW 8
  `else
    `define N22_FLEN 32
    `define N22_FLEN_IS_32
    `define N22_FLEN_MW 4
  `endif
`endif

`ifndef N22_HAS_FPU
    `define N22_FLEN 32
    `define N22_FLEN_IS_32
    `define N22_FLEN_MW 4
`endif


`ifdef N22_CFG_HAS_STACKSAFE
  `define N22_HAS_STACKSAFE
`endif

`ifdef N22_CFG_HAS_POWERBRAKE
  `define N22_HAS_POWERBRAKE
`endif



  `define N22_DECINFO_GRP_WIDTH    3
  `define N22_DECINFO_GRP_ALU      `N22_DECINFO_GRP_WIDTH'd1
  `define N22_DECINFO_GRP_AGU      `N22_DECINFO_GRP_WIDTH'd2
  `define N22_DECINFO_GRP_BJP      `N22_DECINFO_GRP_WIDTH'd3
  `define N22_DECINFO_GRP_CSR      `N22_DECINFO_GRP_WIDTH'd4
  `define N22_DECINFO_GRP_MULDIV   `N22_DECINFO_GRP_WIDTH'd5
  `define N22_DECINFO_GRP_EAI      `N22_DECINFO_GRP_WIDTH'd6
  `define N22_DECINFO_GRP_FPU      `N22_DECINFO_GRP_WIDTH'd7

  `define N22_DECINFO_GRP_FPU_WIDTH    2
  `define N22_DECINFO_GRP_FPU_FLSU     `N22_DECINFO_GRP_FPU_WIDTH'd0
  `define N22_DECINFO_GRP_FPU_FMAC     `N22_DECINFO_GRP_FPU_WIDTH'd1
  `define N22_DECINFO_GRP_FPU_FDIV     `N22_DECINFO_GRP_FPU_WIDTH'd2
  `define N22_DECINFO_GRP_FPU_FMIS     `N22_DECINFO_GRP_FPU_WIDTH'd3

      `define N22_DECINFO_GRP_LSB  0
      `define N22_DECINFO_GRP_MSB  (`N22_DECINFO_GRP_LSB+`N22_DECINFO_GRP_WIDTH-1)
  `define N22_DECINFO_GRP          `N22_DECINFO_GRP_MSB:`N22_DECINFO_GRP_LSB
      `define N22_DECINFO_RV32_LSB  (`N22_DECINFO_GRP_MSB+1)
      `define N22_DECINFO_RV32_MSB  (`N22_DECINFO_RV32_LSB+1-1)
  `define N22_DECINFO_RV32          `N22_DECINFO_RV32_MSB:`N22_DECINFO_RV32_LSB

  `define N22_DECINFO_SUBDECINFO_LSB    (`N22_DECINFO_RV32_MSB+1)

      `define N22_DECINFO_ALU_ADD_LSB    `N22_DECINFO_SUBDECINFO_LSB
      `define N22_DECINFO_ALU_ADD_MSB    (`N22_DECINFO_ALU_ADD_LSB+1-1)
  `define N22_DECINFO_ALU_ADD    `N22_DECINFO_ALU_ADD_MSB :`N22_DECINFO_ALU_ADD_LSB
      `define N22_DECINFO_ALU_SUB_LSB    (`N22_DECINFO_ALU_ADD_MSB+1)
      `define N22_DECINFO_ALU_SUB_MSB    (`N22_DECINFO_ALU_SUB_LSB+1-1)
  `define N22_DECINFO_ALU_SUB    `N22_DECINFO_ALU_SUB_MSB :`N22_DECINFO_ALU_SUB_LSB
      `define N22_DECINFO_ALU_XOR_LSB    (`N22_DECINFO_ALU_SUB_MSB+1)
      `define N22_DECINFO_ALU_XOR_MSB    (`N22_DECINFO_ALU_XOR_LSB+1-1)
  `define N22_DECINFO_ALU_XOR    `N22_DECINFO_ALU_XOR_MSB :`N22_DECINFO_ALU_XOR_LSB
      `define N22_DECINFO_ALU_SLL_LSB    (`N22_DECINFO_ALU_XOR_MSB+1)
      `define N22_DECINFO_ALU_SLL_MSB    (`N22_DECINFO_ALU_SLL_LSB+1-1)
  `define N22_DECINFO_ALU_SLL    `N22_DECINFO_ALU_SLL_MSB :`N22_DECINFO_ALU_SLL_LSB
      `define N22_DECINFO_ALU_SRL_LSB    (`N22_DECINFO_ALU_SLL_MSB+1)
      `define N22_DECINFO_ALU_SRL_MSB    (`N22_DECINFO_ALU_SRL_LSB+1-1)
  `define N22_DECINFO_ALU_SRL    `N22_DECINFO_ALU_SRL_MSB :`N22_DECINFO_ALU_SRL_LSB
      `define N22_DECINFO_ALU_SRA_LSB    (`N22_DECINFO_ALU_SRL_MSB+1)
      `define N22_DECINFO_ALU_SRA_MSB    (`N22_DECINFO_ALU_SRA_LSB+1-1)
  `define N22_DECINFO_ALU_SRA    `N22_DECINFO_ALU_SRA_MSB :`N22_DECINFO_ALU_SRA_LSB
      `define N22_DECINFO_ALU_OR_LSB    (`N22_DECINFO_ALU_SRA_MSB+1)
      `define N22_DECINFO_ALU_OR_MSB    (`N22_DECINFO_ALU_OR_LSB+1-1)
  `define N22_DECINFO_ALU_OR     `N22_DECINFO_ALU_OR_MSB  :`N22_DECINFO_ALU_OR_LSB
      `define N22_DECINFO_ALU_AND_LSB    (`N22_DECINFO_ALU_OR_MSB+1)
      `define N22_DECINFO_ALU_AND_MSB    (`N22_DECINFO_ALU_AND_LSB+1-1)
  `define N22_DECINFO_ALU_AND    `N22_DECINFO_ALU_AND_MSB :`N22_DECINFO_ALU_AND_LSB
      `define N22_DECINFO_ALU_SLT_LSB    (`N22_DECINFO_ALU_AND_MSB+1)
      `define N22_DECINFO_ALU_SLT_MSB    (`N22_DECINFO_ALU_SLT_LSB+1-1)
  `define N22_DECINFO_ALU_SLT    `N22_DECINFO_ALU_SLT_MSB :`N22_DECINFO_ALU_SLT_LSB
      `define N22_DECINFO_ALU_SLTU_LSB    (`N22_DECINFO_ALU_SLT_MSB+1)
      `define N22_DECINFO_ALU_SLTU_MSB    (`N22_DECINFO_ALU_SLTU_LSB+1-1)
  `define N22_DECINFO_ALU_SLTU   `N22_DECINFO_ALU_SLTU_MSB:`N22_DECINFO_ALU_SLTU_LSB
      `define N22_DECINFO_ALU_LUI_LSB    (`N22_DECINFO_ALU_SLTU_MSB+1)
      `define N22_DECINFO_ALU_LUI_MSB    (`N22_DECINFO_ALU_LUI_LSB+1-1)
  `define N22_DECINFO_ALU_LUI    `N22_DECINFO_ALU_LUI_MSB :`N22_DECINFO_ALU_LUI_LSB
      `define N22_DECINFO_ALU_OP2IMM_LSB    (`N22_DECINFO_ALU_LUI_MSB+1)
      `define N22_DECINFO_ALU_OP2IMM_MSB    (`N22_DECINFO_ALU_OP2IMM_LSB+1-1)
  `define N22_DECINFO_ALU_OP2IMM    `N22_DECINFO_ALU_OP2IMM_MSB :`N22_DECINFO_ALU_OP2IMM_LSB
      `define N22_DECINFO_ALU_OP1PC_LSB    (`N22_DECINFO_ALU_OP2IMM_MSB+1)
      `define N22_DECINFO_ALU_OP1PC_MSB    (`N22_DECINFO_ALU_OP1PC_LSB+1-1)
  `define N22_DECINFO_ALU_OP1PC    `N22_DECINFO_ALU_OP1PC_MSB :`N22_DECINFO_ALU_OP1PC_LSB
      `define N22_DECINFO_ALU_NOP_LSB    (`N22_DECINFO_ALU_OP1PC_MSB+1)
      `define N22_DECINFO_ALU_NOP_MSB    (`N22_DECINFO_ALU_NOP_LSB+1-1)
  `define N22_DECINFO_ALU_NOP    `N22_DECINFO_ALU_NOP_MSB :`N22_DECINFO_ALU_NOP_LSB
      `define N22_DECINFO_ALU_ECAL_LSB  (`N22_DECINFO_ALU_NOP_MSB+1)
      `define N22_DECINFO_ALU_ECAL_MSB  (`N22_DECINFO_ALU_ECAL_LSB+1-1)
  `define N22_DECINFO_ALU_ECAL   `N22_DECINFO_ALU_ECAL_MSB:`N22_DECINFO_ALU_ECAL_LSB
      `define N22_DECINFO_ALU_EBRK_LSB  (`N22_DECINFO_ALU_ECAL_MSB+1)
      `define N22_DECINFO_ALU_EBRK_MSB  (`N22_DECINFO_ALU_EBRK_LSB+1-1)
  `define N22_DECINFO_ALU_EBRK   `N22_DECINFO_ALU_EBRK_MSB:`N22_DECINFO_ALU_EBRK_LSB
      `define N22_DECINFO_ALU_WFI_LSB  (`N22_DECINFO_ALU_EBRK_MSB+1)
      `define N22_DECINFO_ALU_WFI_MSB  (`N22_DECINFO_ALU_WFI_LSB+1-1)
  `define N22_DECINFO_ALU_WFI   `N22_DECINFO_ALU_WFI_MSB:`N22_DECINFO_ALU_WFI_LSB
      `define N22_DECINFO_ALU_BFOS_LSB  (`N22_DECINFO_ALU_WFI_MSB+1)
      `define N22_DECINFO_ALU_BFOS_MSB  (`N22_DECINFO_ALU_BFOS_LSB+1-1)
  `define N22_DECINFO_ALU_BFOS   `N22_DECINFO_ALU_BFOS_MSB:`N22_DECINFO_ALU_BFOS_LSB
      `define N22_DECINFO_ALU_BFOZ_LSB  (`N22_DECINFO_ALU_BFOS_MSB+1)
      `define N22_DECINFO_ALU_BFOZ_MSB  (`N22_DECINFO_ALU_BFOZ_LSB+1-1)
  `define N22_DECINFO_ALU_BFOZ   `N22_DECINFO_ALU_BFOZ_MSB:`N22_DECINFO_ALU_BFOZ_LSB
      `define N22_DECINFO_ALU_BFLSB_LSB  (`N22_DECINFO_ALU_BFOZ_MSB+1)
      `define N22_DECINFO_ALU_BFLSB_MSB  (`N22_DECINFO_ALU_BFLSB_LSB+5-1)
  `define N22_DECINFO_ALU_BFLSB   `N22_DECINFO_ALU_BFLSB_MSB:`N22_DECINFO_ALU_BFLSB_LSB
      `define N22_DECINFO_ALU_BFMSB_LSB  (`N22_DECINFO_ALU_BFLSB_MSB+1)
      `define N22_DECINFO_ALU_BFMSB_MSB  (`N22_DECINFO_ALU_BFMSB_LSB+5-1)
  `define N22_DECINFO_ALU_BFMSB   `N22_DECINFO_ALU_BFMSB_MSB:`N22_DECINFO_ALU_BFMSB_LSB
      `define N22_DECINFO_ALU_LEA_H_LSB  (`N22_DECINFO_ALU_BFMSB_MSB+1)
      `define N22_DECINFO_ALU_LEA_H_MSB  (`N22_DECINFO_ALU_LEA_H_LSB+1-1)
  `define N22_DECINFO_ALU_LEA_H   `N22_DECINFO_ALU_LEA_H_MSB:`N22_DECINFO_ALU_LEA_H_LSB
      `define N22_DECINFO_ALU_LEA_W_LSB  (`N22_DECINFO_ALU_LEA_H_MSB+1)
      `define N22_DECINFO_ALU_LEA_W_MSB  (`N22_DECINFO_ALU_LEA_W_LSB+1-1)
  `define N22_DECINFO_ALU_LEA_W   `N22_DECINFO_ALU_LEA_W_MSB:`N22_DECINFO_ALU_LEA_W_LSB
      `define N22_DECINFO_ALU_LEA_D_LSB  (`N22_DECINFO_ALU_LEA_W_MSB+1)
      `define N22_DECINFO_ALU_LEA_D_MSB  (`N22_DECINFO_ALU_LEA_D_LSB+1-1)
  `define N22_DECINFO_ALU_LEA_D   `N22_DECINFO_ALU_LEA_D_MSB:`N22_DECINFO_ALU_LEA_D_LSB
      `define N22_DECINFO_ALU_FFB_LSB  (`N22_DECINFO_ALU_LEA_D_MSB+1)
      `define N22_DECINFO_ALU_FFB_MSB  (`N22_DECINFO_ALU_FFB_LSB+1-1)
  `define N22_DECINFO_ALU_FFB   `N22_DECINFO_ALU_FFB_MSB:`N22_DECINFO_ALU_FFB_LSB
      `define N22_DECINFO_ALU_FFZMISM_LSB  (`N22_DECINFO_ALU_FFB_MSB+1)
      `define N22_DECINFO_ALU_FFZMISM_MSB  (`N22_DECINFO_ALU_FFZMISM_LSB+1-1)
  `define N22_DECINFO_ALU_FFZMISM   `N22_DECINFO_ALU_FFZMISM_MSB:`N22_DECINFO_ALU_FFZMISM_LSB
      `define N22_DECINFO_ALU_FFMISM_LSB  (`N22_DECINFO_ALU_FFZMISM_MSB+1)
      `define N22_DECINFO_ALU_FFMISM_MSB  (`N22_DECINFO_ALU_FFMISM_LSB+1-1)
  `define N22_DECINFO_ALU_FFMISM   `N22_DECINFO_ALU_FFMISM_MSB:`N22_DECINFO_ALU_FFMISM_LSB
      `define N22_DECINFO_ALU_FLMISM_LSB  (`N22_DECINFO_ALU_FFMISM_MSB+1)
      `define N22_DECINFO_ALU_FLMISM_MSB  (`N22_DECINFO_ALU_FLMISM_LSB+1-1)
  `define N22_DECINFO_ALU_FLMISM   `N22_DECINFO_ALU_FLMISM_MSB:`N22_DECINFO_ALU_FLMISM_LSB


  `define N22_DECINFO_ALU_WIDTH    (`N22_DECINFO_ALU_FLMISM_MSB+1)

    `define N22_DECINFO_AGU_LOAD_LSB      `N22_DECINFO_SUBDECINFO_LSB
    `define N22_DECINFO_AGU_LOAD_MSB      (`N22_DECINFO_AGU_LOAD_LSB+1-1)
  `define N22_DECINFO_AGU_LOAD      `N22_DECINFO_AGU_LOAD_MSB   :`N22_DECINFO_AGU_LOAD_LSB
    `define N22_DECINFO_AGU_STORE_LSB      (`N22_DECINFO_AGU_LOAD_MSB+1)
    `define N22_DECINFO_AGU_STORE_MSB      (`N22_DECINFO_AGU_STORE_LSB+1-1)
  `define N22_DECINFO_AGU_STORE     `N22_DECINFO_AGU_STORE_MSB  :`N22_DECINFO_AGU_STORE_LSB
    `define N22_DECINFO_AGU_SIZE_LSB      (`N22_DECINFO_AGU_STORE_MSB+1)
    `define N22_DECINFO_AGU_SIZE_MSB      (`N22_DECINFO_AGU_SIZE_LSB+2-1)
  `define N22_DECINFO_AGU_SIZE      `N22_DECINFO_AGU_SIZE_MSB   :`N22_DECINFO_AGU_SIZE_LSB
    `define N22_DECINFO_AGU_USIGN_LSB      (`N22_DECINFO_AGU_SIZE_MSB+1)
    `define N22_DECINFO_AGU_USIGN_MSB      (`N22_DECINFO_AGU_USIGN_LSB+1-1)
  `define N22_DECINFO_AGU_USIGN     `N22_DECINFO_AGU_USIGN_MSB  :`N22_DECINFO_AGU_USIGN_LSB
    `define N22_DECINFO_AGU_EXCL_LSB      (`N22_DECINFO_AGU_USIGN_MSB+1)
    `define N22_DECINFO_AGU_EXCL_MSB      (`N22_DECINFO_AGU_EXCL_LSB+1-1)
  `define N22_DECINFO_AGU_EXCL      `N22_DECINFO_AGU_EXCL_MSB   :`N22_DECINFO_AGU_EXCL_LSB
    `define N22_DECINFO_AGU_AMO_LSB      (`N22_DECINFO_AGU_EXCL_MSB+1)
    `define N22_DECINFO_AGU_AMO_MSB      (`N22_DECINFO_AGU_AMO_LSB+1-1)
  `define N22_DECINFO_AGU_AMO       `N22_DECINFO_AGU_AMO_MSB    :`N22_DECINFO_AGU_AMO_LSB
    `define N22_DECINFO_AGU_AMOSWAP_LSB      (`N22_DECINFO_AGU_AMO_MSB+1)
    `define N22_DECINFO_AGU_AMOSWAP_MSB      (`N22_DECINFO_AGU_AMOSWAP_LSB+1-1)
  `define N22_DECINFO_AGU_AMOSWAP   `N22_DECINFO_AGU_AMOSWAP_MSB:`N22_DECINFO_AGU_AMOSWAP_LSB
    `define N22_DECINFO_AGU_AMOADD_LSB      (`N22_DECINFO_AGU_AMOSWAP_MSB+1)
    `define N22_DECINFO_AGU_AMOADD_MSB      (`N22_DECINFO_AGU_AMOADD_LSB+1-1)
  `define N22_DECINFO_AGU_AMOADD    `N22_DECINFO_AGU_AMOADD_MSB :`N22_DECINFO_AGU_AMOADD_LSB
    `define N22_DECINFO_AGU_AMOAND_LSB      (`N22_DECINFO_AGU_AMOADD_MSB+1)
    `define N22_DECINFO_AGU_AMOAND_MSB      (`N22_DECINFO_AGU_AMOAND_LSB+1-1)
  `define N22_DECINFO_AGU_AMOAND    `N22_DECINFO_AGU_AMOAND_MSB :`N22_DECINFO_AGU_AMOAND_LSB
    `define N22_DECINFO_AGU_AMOOR_LSB      (`N22_DECINFO_AGU_AMOAND_MSB+1)
    `define N22_DECINFO_AGU_AMOOR_MSB      (`N22_DECINFO_AGU_AMOOR_LSB+1-1)
  `define N22_DECINFO_AGU_AMOOR     `N22_DECINFO_AGU_AMOOR_MSB  :`N22_DECINFO_AGU_AMOOR_LSB
    `define N22_DECINFO_AGU_AMOXOR_LSB      (`N22_DECINFO_AGU_AMOOR_MSB+1)
    `define N22_DECINFO_AGU_AMOXOR_MSB      (`N22_DECINFO_AGU_AMOXOR_LSB+1-1)
  `define N22_DECINFO_AGU_AMOXOR    `N22_DECINFO_AGU_AMOXOR_MSB :`N22_DECINFO_AGU_AMOXOR_LSB
    `define N22_DECINFO_AGU_AMOMAX_LSB      (`N22_DECINFO_AGU_AMOXOR_MSB+1)
    `define N22_DECINFO_AGU_AMOMAX_MSB      (`N22_DECINFO_AGU_AMOMAX_LSB+1-1)
  `define N22_DECINFO_AGU_AMOMAX    `N22_DECINFO_AGU_AMOMAX_MSB :`N22_DECINFO_AGU_AMOMAX_LSB
    `define N22_DECINFO_AGU_AMOMIN_LSB      (`N22_DECINFO_AGU_AMOMAX_MSB+1)
    `define N22_DECINFO_AGU_AMOMIN_MSB      (`N22_DECINFO_AGU_AMOMIN_LSB+1-1)
  `define N22_DECINFO_AGU_AMOMIN    `N22_DECINFO_AGU_AMOMIN_MSB :`N22_DECINFO_AGU_AMOMIN_LSB
    `define N22_DECINFO_AGU_AMOMAXU_LSB      (`N22_DECINFO_AGU_AMOMIN_MSB+1)
    `define N22_DECINFO_AGU_AMOMAXU_MSB      (`N22_DECINFO_AGU_AMOMAXU_LSB+1-1)
  `define N22_DECINFO_AGU_AMOMAXU   `N22_DECINFO_AGU_AMOMAXU_MSB:`N22_DECINFO_AGU_AMOMAXU_LSB
    `define N22_DECINFO_AGU_AMOMINU_LSB      (`N22_DECINFO_AGU_AMOMAXU_MSB+1)
    `define N22_DECINFO_AGU_AMOMINU_MSB      (`N22_DECINFO_AGU_AMOMINU_LSB+1-1)
  `define N22_DECINFO_AGU_AMOMINU   `N22_DECINFO_AGU_AMOMINU_MSB:`N22_DECINFO_AGU_AMOMINU_LSB
    `define N22_DECINFO_AGU_OP2IMM_LSB      (`N22_DECINFO_AGU_AMOMINU_MSB+1)
    `define N22_DECINFO_AGU_OP2IMM_MSB      (`N22_DECINFO_AGU_OP2IMM_LSB+1-1)
  `define N22_DECINFO_AGU_OP2IMM   `N22_DECINFO_AGU_OP2IMM_MSB:`N22_DECINFO_AGU_OP2IMM_LSB
    `define N22_DECINFO_AGU_PUSHEPC_LSB      (`N22_DECINFO_AGU_OP2IMM_MSB+1)
    `define N22_DECINFO_AGU_PUSHEPC_MSB      (`N22_DECINFO_AGU_PUSHEPC_LSB+1-1)
  `define N22_DECINFO_AGU_PUSHEPC   `N22_DECINFO_AGU_PUSHEPC_MSB:`N22_DECINFO_AGU_PUSHEPC_LSB
    `define N22_DECINFO_AGU_PUSHCAUSE_LSB      (`N22_DECINFO_AGU_PUSHEPC_MSB+1)
    `define N22_DECINFO_AGU_PUSHCAUSE_MSB      (`N22_DECINFO_AGU_PUSHCAUSE_LSB+1-1)
  `define N22_DECINFO_AGU_PUSHCAUSE   `N22_DECINFO_AGU_PUSHCAUSE_MSB:`N22_DECINFO_AGU_PUSHCAUSE_LSB
    `define N22_DECINFO_AGU_PUSHMXSTATUS_LSB      (`N22_DECINFO_AGU_PUSHCAUSE_MSB+1)
    `define N22_DECINFO_AGU_PUSHMXSTATUS_MSB      (`N22_DECINFO_AGU_PUSHMXSTATUS_LSB+1-1)
  `define N22_DECINFO_AGU_PUSHMXSTATUS   `N22_DECINFO_AGU_PUSHMXSTATUS_MSB:`N22_DECINFO_AGU_PUSHMXSTATUS_LSB

  `define N22_DECINFO_AGU_WIDTH    (`N22_DECINFO_AGU_PUSHMXSTATUS_MSB+1)

      `define N22_DECINFO_BJP_JUMP_LSB `N22_DECINFO_SUBDECINFO_LSB
      `define N22_DECINFO_BJP_JUMP_MSB (`N22_DECINFO_BJP_JUMP_LSB+1-1)
  `define N22_DECINFO_BJP_JUMP   `N22_DECINFO_BJP_JUMP_MSB :`N22_DECINFO_BJP_JUMP_LSB
      `define N22_DECINFO_BJP_BPRDT_LSB (`N22_DECINFO_BJP_JUMP_MSB+1)
      `define N22_DECINFO_BJP_BPRDT_MSB (`N22_DECINFO_BJP_BPRDT_LSB+1-1)
  `define N22_DECINFO_BJP_BPRDT  `N22_DECINFO_BJP_BPRDT_MSB:`N22_DECINFO_BJP_BPRDT_LSB
      `define N22_DECINFO_BJP_BEQ_LSB (`N22_DECINFO_BJP_BPRDT_MSB+1)
      `define N22_DECINFO_BJP_BEQ_MSB (`N22_DECINFO_BJP_BEQ_LSB+1-1)
  `define N22_DECINFO_BJP_BEQ    `N22_DECINFO_BJP_BEQ_MSB  :`N22_DECINFO_BJP_BEQ_LSB
      `define N22_DECINFO_BJP_BNE_LSB (`N22_DECINFO_BJP_BEQ_MSB+1)
      `define N22_DECINFO_BJP_BNE_MSB (`N22_DECINFO_BJP_BNE_LSB+1-1)
  `define N22_DECINFO_BJP_BNE    `N22_DECINFO_BJP_BNE_MSB  :`N22_DECINFO_BJP_BNE_LSB
      `define N22_DECINFO_BJP_BLT_LSB (`N22_DECINFO_BJP_BNE_MSB+1)
      `define N22_DECINFO_BJP_BLT_MSB (`N22_DECINFO_BJP_BLT_LSB+1-1)
  `define N22_DECINFO_BJP_BLT    `N22_DECINFO_BJP_BLT_MSB  :`N22_DECINFO_BJP_BLT_LSB
      `define N22_DECINFO_BJP_BGT_LSB (`N22_DECINFO_BJP_BLT_MSB+1)
      `define N22_DECINFO_BJP_BGT_MSB (`N22_DECINFO_BJP_BGT_LSB+1-1)
  `define N22_DECINFO_BJP_BGT    `N22_DECINFO_BJP_BGT_MSB  :`N22_DECINFO_BJP_BGT_LSB
      `define N22_DECINFO_BJP_BLTU_LSB (`N22_DECINFO_BJP_BGT_MSB+1)
      `define N22_DECINFO_BJP_BLTU_MSB (`N22_DECINFO_BJP_BLTU_LSB+1-1)
  `define N22_DECINFO_BJP_BLTU   `N22_DECINFO_BJP_BLTU_MSB :`N22_DECINFO_BJP_BLTU_LSB
      `define N22_DECINFO_BJP_BGTU_LSB (`N22_DECINFO_BJP_BLTU_MSB+1)
      `define N22_DECINFO_BJP_BGTU_MSB (`N22_DECINFO_BJP_BGTU_LSB+1-1)
  `define N22_DECINFO_BJP_BGTU   `N22_DECINFO_BJP_BGTU_MSB :`N22_DECINFO_BJP_BGTU_LSB
      `define N22_DECINFO_BJP_BXX_LSB  (`N22_DECINFO_BJP_BGTU_MSB+1)
      `define N22_DECINFO_BJP_BXX_MSB  (`N22_DECINFO_BJP_BXX_LSB+1-1)
  `define N22_DECINFO_BJP_BXX    `N22_DECINFO_BJP_BXX_MSB :`N22_DECINFO_BJP_BXX_LSB
      `define N22_DECINFO_BJP_MRET_LSB  (`N22_DECINFO_BJP_BXX_MSB+1)
      `define N22_DECINFO_BJP_MRET_MSB  (`N22_DECINFO_BJP_MRET_LSB+1-1)
  `define N22_DECINFO_BJP_MRET    `N22_DECINFO_BJP_MRET_MSB :`N22_DECINFO_BJP_MRET_LSB
      `define N22_DECINFO_BJP_DRET_LSB  (`N22_DECINFO_BJP_MRET_MSB+1)
      `define N22_DECINFO_BJP_DRET_MSB  (`N22_DECINFO_BJP_DRET_LSB+1-1)
  `define N22_DECINFO_BJP_DRET    `N22_DECINFO_BJP_DRET_MSB :`N22_DECINFO_BJP_DRET_LSB
      `define N22_DECINFO_BJP_FENCE_LSB  (`N22_DECINFO_BJP_DRET_MSB+1)
      `define N22_DECINFO_BJP_FENCE_MSB  (`N22_DECINFO_BJP_FENCE_LSB+1-1)
  `define N22_DECINFO_BJP_FENCE    `N22_DECINFO_BJP_FENCE_MSB :`N22_DECINFO_BJP_FENCE_LSB
      `define N22_DECINFO_BJP_FENCEI_LSB  (`N22_DECINFO_BJP_FENCE_MSB+1)
      `define N22_DECINFO_BJP_FENCEI_MSB  (`N22_DECINFO_BJP_FENCEI_LSB+1-1)
  `define N22_DECINFO_BJP_FENCEI    `N22_DECINFO_BJP_FENCEI_MSB :`N22_DECINFO_BJP_FENCEI_LSB
      `define N22_DECINFO_BJP_BBC_LSB  (`N22_DECINFO_BJP_FENCEI_MSB+1)
      `define N22_DECINFO_BJP_BBC_MSB  (`N22_DECINFO_BJP_BBC_LSB+1-1)
  `define N22_DECINFO_BJP_BBC    `N22_DECINFO_BJP_BBC_MSB :`N22_DECINFO_BJP_BBC_LSB
      `define N22_DECINFO_BJP_BBS_LSB  (`N22_DECINFO_BJP_BBC_MSB+1)
      `define N22_DECINFO_BJP_BBS_MSB  (`N22_DECINFO_BJP_BBS_LSB+1-1)
  `define N22_DECINFO_BJP_BBS    `N22_DECINFO_BJP_BBS_MSB :`N22_DECINFO_BJP_BBS_LSB
      `define N22_DECINFO_BJP_BEQC_LSB  (`N22_DECINFO_BJP_BBS_MSB+1)
      `define N22_DECINFO_BJP_BEQC_MSB  (`N22_DECINFO_BJP_BEQC_LSB+1-1)
  `define N22_DECINFO_BJP_BEQC    `N22_DECINFO_BJP_BEQC_MSB :`N22_DECINFO_BJP_BEQC_LSB
      `define N22_DECINFO_BJP_BNEC_LSB  (`N22_DECINFO_BJP_BEQC_MSB+1)
      `define N22_DECINFO_BJP_BNEC_MSB  (`N22_DECINFO_BJP_BNEC_LSB+1-1)
  `define N22_DECINFO_BJP_BNEC    `N22_DECINFO_BJP_BNEC_MSB :`N22_DECINFO_BJP_BNEC_LSB
      `define N22_DECINFO_BJP_CIMM_LSB  (`N22_DECINFO_BJP_BNEC_MSB+1)
      `define N22_DECINFO_BJP_CIMM_MSB  (`N22_DECINFO_BJP_CIMM_LSB+7-1)
  `define N22_DECINFO_BJP_CIMM    `N22_DECINFO_BJP_CIMM_MSB :`N22_DECINFO_BJP_CIMM_LSB

`define N22_DECINFO_BJP_WIDTH  (`N22_DECINFO_BJP_CIMM_MSB+1)


      `define N22_DECINFO_CSR_CSRRW_LSB   `N22_DECINFO_SUBDECINFO_LSB
      `define N22_DECINFO_CSR_CSRRW_MSB   (`N22_DECINFO_CSR_CSRRW_LSB+1-1)
  `define N22_DECINFO_CSR_CSRRW   `N22_DECINFO_CSR_CSRRW_MSB:`N22_DECINFO_CSR_CSRRW_LSB
      `define N22_DECINFO_CSR_CSRRS_LSB   (`N22_DECINFO_CSR_CSRRW_MSB+1)
      `define N22_DECINFO_CSR_CSRRS_MSB   (`N22_DECINFO_CSR_CSRRS_LSB+1-1)
  `define N22_DECINFO_CSR_CSRRS   `N22_DECINFO_CSR_CSRRS_MSB:`N22_DECINFO_CSR_CSRRS_LSB
      `define N22_DECINFO_CSR_CSRRC_LSB   (`N22_DECINFO_CSR_CSRRS_MSB+1)
      `define N22_DECINFO_CSR_CSRRC_MSB   (`N22_DECINFO_CSR_CSRRC_LSB+1-1)
  `define N22_DECINFO_CSR_CSRRC   `N22_DECINFO_CSR_CSRRC_MSB:`N22_DECINFO_CSR_CSRRC_LSB
      `define N22_DECINFO_CSR_RS1IMM_LSB  (`N22_DECINFO_CSR_CSRRC_MSB+1)
      `define N22_DECINFO_CSR_RS1IMM_MSB   (`N22_DECINFO_CSR_RS1IMM_LSB+1-1)
  `define N22_DECINFO_CSR_RS1IMM  `N22_DECINFO_CSR_RS1IMM_MSB:`N22_DECINFO_CSR_RS1IMM_LSB
      `define N22_DECINFO_CSR_ZIMMM_LSB   (`N22_DECINFO_CSR_RS1IMM_MSB+1)
      `define N22_DECINFO_CSR_ZIMMM_MSB   (`N22_DECINFO_CSR_ZIMMM_LSB+5-1)
  `define N22_DECINFO_CSR_ZIMMM   `N22_DECINFO_CSR_ZIMMM_MSB:`N22_DECINFO_CSR_ZIMMM_LSB
      `define N22_DECINFO_CSR_RS1IS0_LSB  (`N22_DECINFO_CSR_ZIMMM_MSB+1)
      `define N22_DECINFO_CSR_RS1IS0_MSB  (`N22_DECINFO_CSR_RS1IS0_LSB+1-1)
  `define N22_DECINFO_CSR_RS1IS0  `N22_DECINFO_CSR_RS1IS0_MSB:`N22_DECINFO_CSR_RS1IS0_LSB
      `define N22_DECINFO_CSR_CSRIDX_LSB  (`N22_DECINFO_CSR_RS1IS0_MSB+1)
      `define N22_DECINFO_CSR_CSRIDX_MSB  (`N22_DECINFO_CSR_CSRIDX_LSB+12-1)
  `define N22_DECINFO_CSR_CSRIDX  `N22_DECINFO_CSR_CSRIDX_MSB:`N22_DECINFO_CSR_CSRIDX_LSB

`define N22_DECINFO_CSR_WIDTH  (`N22_DECINFO_CSR_CSRIDX_MSB+1)

      `define N22_DECINFO_EAI_INSTR_LSB   `N22_DECINFO_SUBDECINFO_LSB
      `define N22_DECINFO_EAI_INSTR_MSB   (`N22_DECINFO_EAI_INSTR_LSB+27-1)
  `define N22_DECINFO_EAI_INSTR   `N22_DECINFO_EAI_INSTR_MSB:`N22_DECINFO_EAI_INSTR_LSB

`define N22_DECINFO_EAI_WIDTH  (`N22_DECINFO_EAI_INSTR_MSB+1)

      `define N22_DECINFO_FPU_GRP_LSB   `N22_DECINFO_SUBDECINFO_LSB
      `define N22_DECINFO_FPU_GRP_MSB   (`N22_DECINFO_FPU_GRP_LSB+`N22_DECINFO_GRP_FPU_WIDTH-1)
  `define N22_DECINFO_FPU_GRP   `N22_DECINFO_FPU_GRP_MSB:`N22_DECINFO_FPU_GRP_LSB
      `define N22_DECINFO_FPU_RM_LSB   (`N22_DECINFO_FPU_GRP_MSB+1)
      `define N22_DECINFO_FPU_RM_MSB   (`N22_DECINFO_FPU_RM_LSB+3-1)
  `define N22_DECINFO_FPU_RM   `N22_DECINFO_FPU_RM_MSB:`N22_DECINFO_FPU_RM_LSB
      `define N22_DECINFO_FPU_USERM_LSB   (`N22_DECINFO_FPU_RM_MSB+1)
      `define N22_DECINFO_FPU_USERM_MSB   (`N22_DECINFO_FPU_USERM_LSB+1-1)
  `define N22_DECINFO_FPU_USERM   `N22_DECINFO_FPU_USERM_MSB:`N22_DECINFO_FPU_USERM_LSB

      `define N22_DECINFO_FLSU_LOAD_LSB   (`N22_DECINFO_FPU_USERM_MSB+1)
      `define N22_DECINFO_FLSU_LOAD_MSB   (`N22_DECINFO_FLSU_LOAD_LSB+1-1)
  `define N22_DECINFO_FLSU_LOAD   `N22_DECINFO_FLSU_LOAD_MSB:`N22_DECINFO_FLSU_LOAD_LSB
      `define N22_DECINFO_FLSU_STORE_LSB   (`N22_DECINFO_FLSU_LOAD_MSB+1)
      `define N22_DECINFO_FLSU_STORE_MSB   (`N22_DECINFO_FLSU_STORE_LSB+1-1)
  `define N22_DECINFO_FLSU_STORE   `N22_DECINFO_FLSU_STORE_MSB:`N22_DECINFO_FLSU_STORE_LSB
      `define N22_DECINFO_FLSU_DOUBLE_LSB  (`N22_DECINFO_FLSU_STORE_MSB+1)
      `define N22_DECINFO_FLSU_DOUBLE_MSB   (`N22_DECINFO_FLSU_DOUBLE_LSB+1-1)
  `define N22_DECINFO_FLSU_DOUBLE  `N22_DECINFO_FLSU_DOUBLE_MSB:`N22_DECINFO_FLSU_DOUBLE_LSB
      `define N22_DECINFO_FLSU_OP2IMM_LSB   (`N22_DECINFO_FLSU_DOUBLE_MSB+1)
      `define N22_DECINFO_FLSU_OP2IMM_MSB   (`N22_DECINFO_FLSU_OP2IMM_LSB+1-1)
  `define N22_DECINFO_FLSU_OP2IMM   `N22_DECINFO_FLSU_OP2IMM_MSB:`N22_DECINFO_FLSU_OP2IMM_LSB

`define N22_DECINFO_FLSU_WIDTH  (`N22_DECINFO_FLSU_OP2IMM_MSB+1)

      `define N22_DECINFO_FDIV_DIV_LSB   (`N22_DECINFO_FPU_USERM_MSB+1)
      `define N22_DECINFO_FDIV_DIV_MSB   (`N22_DECINFO_FDIV_DIV_LSB+1-1)
  `define N22_DECINFO_FDIV_DIV   `N22_DECINFO_FDIV_DIV_MSB:`N22_DECINFO_FDIV_DIV_LSB
      `define N22_DECINFO_FDIV_SQRT_LSB   (`N22_DECINFO_FDIV_DIV_MSB+1)
      `define N22_DECINFO_FDIV_SQRT_MSB   (`N22_DECINFO_FDIV_SQRT_LSB+1-1)
  `define N22_DECINFO_FDIV_SQRT   `N22_DECINFO_FDIV_SQRT_MSB:`N22_DECINFO_FDIV_SQRT_LSB
      `define N22_DECINFO_FDIV_DOUBLE_LSB  (`N22_DECINFO_FDIV_SQRT_MSB+1)
      `define N22_DECINFO_FDIV_DOUBLE_MSB   (`N22_DECINFO_FDIV_DOUBLE_LSB+1-1)
  `define N22_DECINFO_FDIV_DOUBLE  `N22_DECINFO_FDIV_DOUBLE_MSB:`N22_DECINFO_FDIV_DOUBLE_LSB

`define N22_DECINFO_FDIV_WIDTH  (`N22_DECINFO_FDIV_DOUBLE_MSB+1)

      `define N22_DECINFO_FMIS_FSGNJ_LSB   (`N22_DECINFO_FPU_USERM_MSB+1)
      `define N22_DECINFO_FMIS_FSGNJ_MSB   (`N22_DECINFO_FMIS_FSGNJ_LSB+1-1)
  `define N22_DECINFO_FMIS_FSGNJ   `N22_DECINFO_FMIS_FSGNJ_MSB:`N22_DECINFO_FMIS_FSGNJ_LSB
      `define N22_DECINFO_FMIS_FSGNJN_LSB   (`N22_DECINFO_FMIS_FSGNJ_MSB+1)
      `define N22_DECINFO_FMIS_FSGNJN_MSB   (`N22_DECINFO_FMIS_FSGNJN_LSB+1-1)
  `define N22_DECINFO_FMIS_FSGNJN   `N22_DECINFO_FMIS_FSGNJN_MSB:`N22_DECINFO_FMIS_FSGNJN_LSB
      `define N22_DECINFO_FMIS_FSGNJX_LSB  (`N22_DECINFO_FMIS_FSGNJN_MSB+1)
      `define N22_DECINFO_FMIS_FSGNJX_MSB   (`N22_DECINFO_FMIS_FSGNJX_LSB+1-1)
  `define N22_DECINFO_FMIS_FSGNJX  `N22_DECINFO_FMIS_FSGNJX_MSB:`N22_DECINFO_FMIS_FSGNJX_LSB
      `define N22_DECINFO_FMIS_FMVXW_LSB  (`N22_DECINFO_FMIS_FSGNJX_MSB+1)
      `define N22_DECINFO_FMIS_FMVXW_MSB   (`N22_DECINFO_FMIS_FMVXW_LSB+1-1)
  `define N22_DECINFO_FMIS_FMVXW  `N22_DECINFO_FMIS_FMVXW_MSB:`N22_DECINFO_FMIS_FMVXW_LSB
      `define N22_DECINFO_FMIS_FCLASS_LSB  (`N22_DECINFO_FMIS_FMVXW_MSB+1)
      `define N22_DECINFO_FMIS_FCLASS_MSB   (`N22_DECINFO_FMIS_FCLASS_LSB+1-1)
  `define N22_DECINFO_FMIS_FCLASS  `N22_DECINFO_FMIS_FCLASS_MSB:`N22_DECINFO_FMIS_FCLASS_LSB
      `define N22_DECINFO_FMIS_FMVWX_LSB  (`N22_DECINFO_FMIS_FCLASS_MSB+1)
      `define N22_DECINFO_FMIS_FMVWX_MSB   (`N22_DECINFO_FMIS_FMVWX_LSB+1-1)
  `define N22_DECINFO_FMIS_FMVWX  `N22_DECINFO_FMIS_FMVWX_MSB:`N22_DECINFO_FMIS_FMVWX_LSB
      `define N22_DECINFO_FMIS_CVTWS_LSB  (`N22_DECINFO_FMIS_FMVWX_MSB+1)
      `define N22_DECINFO_FMIS_CVTWS_MSB   (`N22_DECINFO_FMIS_CVTWS_LSB+1-1)
  `define N22_DECINFO_FMIS_CVTWS  `N22_DECINFO_FMIS_CVTWS_MSB:`N22_DECINFO_FMIS_CVTWS_LSB
      `define N22_DECINFO_FMIS_CVTWUS_LSB  (`N22_DECINFO_FMIS_CVTWS_MSB+1)
      `define N22_DECINFO_FMIS_CVTWUS_MSB   (`N22_DECINFO_FMIS_CVTWUS_LSB+1-1)
  `define N22_DECINFO_FMIS_CVTWUS  `N22_DECINFO_FMIS_CVTWUS_MSB:`N22_DECINFO_FMIS_CVTWUS_LSB
      `define N22_DECINFO_FMIS_CVTSW_LSB  (`N22_DECINFO_FMIS_CVTWUS_MSB+1)
      `define N22_DECINFO_FMIS_CVTSW_MSB   (`N22_DECINFO_FMIS_CVTSW_LSB+1-1)
  `define N22_DECINFO_FMIS_CVTSW  `N22_DECINFO_FMIS_CVTSW_MSB:`N22_DECINFO_FMIS_CVTSW_LSB
      `define N22_DECINFO_FMIS_CVTSWU_LSB  (`N22_DECINFO_FMIS_CVTSW_MSB+1)
      `define N22_DECINFO_FMIS_CVTSWU_MSB   (`N22_DECINFO_FMIS_CVTSWU_LSB+1-1)
  `define N22_DECINFO_FMIS_CVTSWU  `N22_DECINFO_FMIS_CVTSWU_MSB:`N22_DECINFO_FMIS_CVTSWU_LSB
      `define N22_DECINFO_FMIS_CVTSD_LSB  (`N22_DECINFO_FMIS_CVTSWU_MSB+1)
      `define N22_DECINFO_FMIS_CVTSD_MSB   (`N22_DECINFO_FMIS_CVTSD_LSB+1-1)
  `define N22_DECINFO_FMIS_CVTSD  `N22_DECINFO_FMIS_CVTSD_MSB:`N22_DECINFO_FMIS_CVTSD_LSB
      `define N22_DECINFO_FMIS_CVTDS_LSB  (`N22_DECINFO_FMIS_CVTSD_MSB+1)
      `define N22_DECINFO_FMIS_CVTDS_MSB   (`N22_DECINFO_FMIS_CVTDS_LSB+1-1)
  `define N22_DECINFO_FMIS_CVTDS  `N22_DECINFO_FMIS_CVTDS_MSB:`N22_DECINFO_FMIS_CVTDS_LSB
      `define N22_DECINFO_FMIS_CVTWD_LSB  (`N22_DECINFO_FMIS_CVTDS_MSB+1)
      `define N22_DECINFO_FMIS_CVTWD_MSB   (`N22_DECINFO_FMIS_CVTWD_LSB+1-1)
  `define N22_DECINFO_FMIS_CVTWD  `N22_DECINFO_FMIS_CVTWD_MSB:`N22_DECINFO_FMIS_CVTWD_LSB
      `define N22_DECINFO_FMIS_CVTWUD_LSB  (`N22_DECINFO_FMIS_CVTWD_MSB+1)
      `define N22_DECINFO_FMIS_CVTWUD_MSB   (`N22_DECINFO_FMIS_CVTWUD_LSB+1-1)
  `define N22_DECINFO_FMIS_CVTWUD  `N22_DECINFO_FMIS_CVTWUD_MSB:`N22_DECINFO_FMIS_CVTWUD_LSB
      `define N22_DECINFO_FMIS_CVTDW_LSB  (`N22_DECINFO_FMIS_CVTWUD_MSB+1)
      `define N22_DECINFO_FMIS_CVTDW_MSB   (`N22_DECINFO_FMIS_CVTDW_LSB+1-1)
  `define N22_DECINFO_FMIS_CVTDW  `N22_DECINFO_FMIS_CVTDW_MSB:`N22_DECINFO_FMIS_CVTDW_LSB
      `define N22_DECINFO_FMIS_CVTDWU_LSB  (`N22_DECINFO_FMIS_CVTDW_MSB+1)
      `define N22_DECINFO_FMIS_CVTDWU_MSB   (`N22_DECINFO_FMIS_CVTDWU_LSB+1-1)
  `define N22_DECINFO_FMIS_CVTDWU  `N22_DECINFO_FMIS_CVTDWU_MSB:`N22_DECINFO_FMIS_CVTDWU_LSB
      `define N22_DECINFO_FMIS_DOUBLE_LSB  (`N22_DECINFO_FMIS_CVTDWU_MSB+1)
      `define N22_DECINFO_FMIS_DOUBLE_MSB   (`N22_DECINFO_FMIS_DOUBLE_LSB+1-1)
  `define N22_DECINFO_FMIS_DOUBLE  `N22_DECINFO_FMIS_DOUBLE_MSB:`N22_DECINFO_FMIS_DOUBLE_LSB

`define N22_DECINFO_FMIS_WIDTH  (`N22_DECINFO_FMIS_DOUBLE_MSB+1)



      `define N22_DECINFO_FMAC_FMADD_LSB   (`N22_DECINFO_FPU_USERM_MSB+1)
      `define N22_DECINFO_FMAC_FMADD_MSB   (`N22_DECINFO_FMAC_FMADD_LSB+1-1)
  `define N22_DECINFO_FMAC_FMADD   `N22_DECINFO_FMAC_FMADD_MSB:`N22_DECINFO_FMAC_FMADD_LSB
      `define N22_DECINFO_FMAC_FMSUB_LSB   (`N22_DECINFO_FMAC_FMADD_MSB+1)
      `define N22_DECINFO_FMAC_FMSUB_MSB   (`N22_DECINFO_FMAC_FMSUB_LSB+1-1)
  `define N22_DECINFO_FMAC_FMSUB   `N22_DECINFO_FMAC_FMSUB_MSB:`N22_DECINFO_FMAC_FMSUB_LSB
      `define N22_DECINFO_FMAC_FNMSUB_LSB  (`N22_DECINFO_FMAC_FMSUB_MSB+1)
      `define N22_DECINFO_FMAC_FNMSUB_MSB   (`N22_DECINFO_FMAC_FNMSUB_LSB+1-1)
  `define N22_DECINFO_FMAC_FNMSUB  `N22_DECINFO_FMAC_FNMSUB_MSB:`N22_DECINFO_FMAC_FNMSUB_LSB
      `define N22_DECINFO_FMAC_FNMADD_LSB  (`N22_DECINFO_FMAC_FNMSUB_MSB+1)
      `define N22_DECINFO_FMAC_FNMADD_MSB   (`N22_DECINFO_FMAC_FNMADD_LSB+1-1)
  `define N22_DECINFO_FMAC_FNMADD  `N22_DECINFO_FMAC_FNMADD_MSB:`N22_DECINFO_FMAC_FNMADD_LSB
      `define N22_DECINFO_FMAC_FADD_LSB  (`N22_DECINFO_FMAC_FNMADD_MSB+1)
      `define N22_DECINFO_FMAC_FADD_MSB   (`N22_DECINFO_FMAC_FADD_LSB+1-1)
  `define N22_DECINFO_FMAC_FADD  `N22_DECINFO_FMAC_FADD_MSB:`N22_DECINFO_FMAC_FADD_LSB
      `define N22_DECINFO_FMAC_FSUB_LSB  (`N22_DECINFO_FMAC_FADD_MSB+1)
      `define N22_DECINFO_FMAC_FSUB_MSB   (`N22_DECINFO_FMAC_FSUB_LSB+1-1)
  `define N22_DECINFO_FMAC_FSUB  `N22_DECINFO_FMAC_FSUB_MSB:`N22_DECINFO_FMAC_FSUB_LSB
      `define N22_DECINFO_FMAC_FMUL_LSB  (`N22_DECINFO_FMAC_FSUB_MSB+1)
      `define N22_DECINFO_FMAC_FMUL_MSB   (`N22_DECINFO_FMAC_FMUL_LSB+1-1)
  `define N22_DECINFO_FMAC_FMUL  `N22_DECINFO_FMAC_FMUL_MSB:`N22_DECINFO_FMAC_FMUL_LSB
      `define N22_DECINFO_FMAC_FMIN_LSB  (`N22_DECINFO_FMAC_FMUL_MSB+1)
      `define N22_DECINFO_FMAC_FMIN_MSB   (`N22_DECINFO_FMAC_FMIN_LSB+1-1)
  `define N22_DECINFO_FMAC_FMIN  `N22_DECINFO_FMAC_FMIN_MSB:`N22_DECINFO_FMAC_FMIN_LSB
      `define N22_DECINFO_FMAC_FMAX_LSB  (`N22_DECINFO_FMAC_FMIN_MSB+1)
      `define N22_DECINFO_FMAC_FMAX_MSB   (`N22_DECINFO_FMAC_FMAX_LSB+1-1)
  `define N22_DECINFO_FMAC_FMAX  `N22_DECINFO_FMAC_FMAX_MSB:`N22_DECINFO_FMAC_FMAX_LSB
      `define N22_DECINFO_FMAC_FEQ_LSB  (`N22_DECINFO_FMAC_FMAX_MSB+1)
      `define N22_DECINFO_FMAC_FEQ_MSB   (`N22_DECINFO_FMAC_FEQ_LSB+1-1)
  `define N22_DECINFO_FMAC_FEQ  `N22_DECINFO_FMAC_FEQ_MSB:`N22_DECINFO_FMAC_FEQ_LSB
      `define N22_DECINFO_FMAC_FLT_LSB  (`N22_DECINFO_FMAC_FEQ_MSB+1)
      `define N22_DECINFO_FMAC_FLT_MSB   (`N22_DECINFO_FMAC_FLT_LSB+1-1)
  `define N22_DECINFO_FMAC_FLT  `N22_DECINFO_FMAC_FLT_MSB:`N22_DECINFO_FMAC_FLT_LSB
      `define N22_DECINFO_FMAC_FLE_LSB  (`N22_DECINFO_FMAC_FLT_MSB+1)
      `define N22_DECINFO_FMAC_FLE_MSB   (`N22_DECINFO_FMAC_FLE_LSB+1-1)
  `define N22_DECINFO_FMAC_FLE  `N22_DECINFO_FMAC_FLE_MSB:`N22_DECINFO_FMAC_FLE_LSB
      `define N22_DECINFO_FMAC_DOUBLE_LSB  (`N22_DECINFO_FMAC_FLE_MSB+1)
      `define N22_DECINFO_FMAC_DOUBLE_MSB   (`N22_DECINFO_FMAC_DOUBLE_LSB+1-1)
  `define N22_DECINFO_FMAC_DOUBLE  `N22_DECINFO_FMAC_DOUBLE_MSB:`N22_DECINFO_FMAC_DOUBLE_LSB

`define N22_DECINFO_FMAC_WIDTH  (`N22_DECINFO_FMAC_DOUBLE_MSB+1)

      `define N22_DECINFO_MULDIV_MUL_LSB   `N22_DECINFO_SUBDECINFO_LSB
      `define N22_DECINFO_MULDIV_MUL_MSB   (`N22_DECINFO_MULDIV_MUL_LSB+1-1)
  `define N22_DECINFO_MULDIV_MUL   `N22_DECINFO_MULDIV_MUL_MSB:`N22_DECINFO_MULDIV_MUL_LSB
      `define N22_DECINFO_MULDIV_MULH_LSB   (`N22_DECINFO_MULDIV_MUL_MSB+1)
      `define N22_DECINFO_MULDIV_MULH_MSB   (`N22_DECINFO_MULDIV_MULH_LSB+1-1)
  `define N22_DECINFO_MULDIV_MULH   `N22_DECINFO_MULDIV_MULH_MSB:`N22_DECINFO_MULDIV_MULH_LSB
      `define N22_DECINFO_MULDIV_MULHSU_LSB   (`N22_DECINFO_MULDIV_MULH_MSB+1)
      `define N22_DECINFO_MULDIV_MULHSU_MSB   (`N22_DECINFO_MULDIV_MULHSU_LSB+1-1)
  `define N22_DECINFO_MULDIV_MULHSU   `N22_DECINFO_MULDIV_MULHSU_MSB:`N22_DECINFO_MULDIV_MULHSU_LSB
      `define N22_DECINFO_MULDIV_MULHU_LSB  (`N22_DECINFO_MULDIV_MULHSU_MSB+1)
      `define N22_DECINFO_MULDIV_MULHU_MSB   (`N22_DECINFO_MULDIV_MULHU_LSB+1-1)
  `define N22_DECINFO_MULDIV_MULHU  `N22_DECINFO_MULDIV_MULHU_MSB:`N22_DECINFO_MULDIV_MULHU_LSB
      `define N22_DECINFO_MULDIV_DIV_LSB   (`N22_DECINFO_MULDIV_MULHU_MSB+1)
      `define N22_DECINFO_MULDIV_DIV_MSB   (`N22_DECINFO_MULDIV_DIV_LSB+1-1)
  `define N22_DECINFO_MULDIV_DIV   `N22_DECINFO_MULDIV_DIV_MSB:`N22_DECINFO_MULDIV_DIV_LSB
      `define N22_DECINFO_MULDIV_DIVU_LSB  (`N22_DECINFO_MULDIV_DIV_MSB+1)
      `define N22_DECINFO_MULDIV_DIVU_MSB  (`N22_DECINFO_MULDIV_DIVU_LSB+1-1)
  `define N22_DECINFO_MULDIV_DIVU  `N22_DECINFO_MULDIV_DIVU_MSB:`N22_DECINFO_MULDIV_DIVU_LSB
      `define N22_DECINFO_MULDIV_REM_LSB   (`N22_DECINFO_MULDIV_DIVU_MSB+1)
      `define N22_DECINFO_MULDIV_REM_MSB   (`N22_DECINFO_MULDIV_REM_LSB+1-1)
  `define N22_DECINFO_MULDIV_REM   `N22_DECINFO_MULDIV_REM_MSB:`N22_DECINFO_MULDIV_REM_LSB
      `define N22_DECINFO_MULDIV_REMU_LSB   (`N22_DECINFO_MULDIV_REM_MSB+1)
      `define N22_DECINFO_MULDIV_REMU_MSB   (`N22_DECINFO_MULDIV_REMU_LSB+1-1)
  `define N22_DECINFO_MULDIV_REMU   `N22_DECINFO_MULDIV_REMU_MSB:`N22_DECINFO_MULDIV_REMU_LSB
      `define N22_DECINFO_MULDIV_B2B_LSB   (`N22_DECINFO_MULDIV_REMU_MSB+1)
      `define N22_DECINFO_MULDIV_B2B_MSB   (`N22_DECINFO_MULDIV_B2B_LSB+1-1)
  `define N22_DECINFO_MULDIV_B2B   `N22_DECINFO_MULDIV_B2B_MSB:`N22_DECINFO_MULDIV_B2B_LSB

`define N22_DECINFO_MULDIV_WIDTH  (`N22_DECINFO_MULDIV_B2B_MSB+1)

`define N22_DECINFO_WIDTH  (`N22_DECINFO_ALU_WIDTH+1)






    `define N22_LSU_OUTS_NUM    1
    `define N22_LSU_OUTS_NUM_IS_1
    `define N22_LSU_OUTS_CNT_W  1



    `define N22_BIU_OUTS_NUM 1
    `define N22_BIU_OUTS_NUM_IS_1
    `define N22_BIU_OUTS_CNT_W  1


  `define N22_BIU_CMD_CUT_READY 1
  `define N22_BIU_RSP_CUT_READY 1





`define N22_IFU2BIU_SIZE_TYPE  2'b10
`define N22_IFU2BIU_BURST_TYPE  3'b000
`define N22_LSU2BIU_BURST_TYPE  3'b000

`define N22_TYP_RGLR 2'b00
`define N22_TYP_IRQ  2'b01
`define N22_TYP_EXCP 2'b10
`define N22_TYP_NMI  2'b11

`ifdef N22_HAS_PPI
        `define N22_HAS_LBIU
`endif
`ifdef N22_HAS_FIO
        `define N22_HAS_LBIU
`endif
`ifdef N22_TMR_PRIVATE
        `define N22_HAS_LBIU
`endif
`ifdef N22_HAS_CLIC
        `define N22_HAS_LBIU
`endif

`ifdef N22_CFG_HAS_DEVICE
    `define N22_HAS_DEVICE

    `define N22_DEVICE_REGION0_MASK `N22_CFG_DEVICE_REGION0_MASK
    `define N22_DEVICE_REGION1_MASK `N22_CFG_DEVICE_REGION1_MASK
    `define N22_DEVICE_REGION2_MASK `N22_CFG_DEVICE_REGION2_MASK
    `define N22_DEVICE_REGION3_MASK `N22_CFG_DEVICE_REGION3_MASK
    `define N22_DEVICE_REGION4_MASK `N22_CFG_DEVICE_REGION4_MASK
    `define N22_DEVICE_REGION5_MASK `N22_CFG_DEVICE_REGION5_MASK
    `define N22_DEVICE_REGION6_MASK `N22_CFG_DEVICE_REGION6_MASK
    `define N22_DEVICE_REGION7_MASK `N22_CFG_DEVICE_REGION7_MASK

    `define N22_CORE_DEVICE_REGION0_BASE  `N22_CFG_DEVICE_REGION0_BASE
    `define N22_CORE_DEVICE_REGION1_BASE  `N22_CFG_DEVICE_REGION1_BASE
    `define N22_CORE_DEVICE_REGION2_BASE  `N22_CFG_DEVICE_REGION2_BASE
    `define N22_CORE_DEVICE_REGION3_BASE  `N22_CFG_DEVICE_REGION3_BASE
    `define N22_CORE_DEVICE_REGION4_BASE  `N22_CFG_DEVICE_REGION4_BASE
    `define N22_CORE_DEVICE_REGION5_BASE  `N22_CFG_DEVICE_REGION5_BASE
    `define N22_CORE_DEVICE_REGION6_BASE  `N22_CFG_DEVICE_REGION6_BASE
    `define N22_CORE_DEVICE_REGION7_BASE  `N22_CFG_DEVICE_REGION7_BASE
`endif


             `define N22_IFU_NO_CHCK


`define N22_TIMING_BOOST

`define N22_TDATA1_DMODE_W 1
`define N22_TDATA1_DMODE   27
`define N22_TDATA1_TYPE_W  4
`define N22_TDATA1_TYPE    31:28
`define N22_TDATA1_DATA_W  27
`define N22_TDATA1_DATA    26:0

`define N22_TDATA1_MCONTROL_MASKMAX_W  6
`define N22_TDATA1_MCONTROL_MASKMAX    26:21
`define N22_TDATA1_MCONTROL_ACTION     17:12
`define N22_TDATA1_MCONTROL_ACTION_W   6
`define N22_TDATA1_MCONTROL_CHAIN      11
`define N22_TDATA1_MCONTROL_MATCH      10:7
`define N22_TDATA1_MCONTROL_MATCH_W    4
`define N22_TDATA1_MCONTROL_M          6
`define N22_TDATA1_MCONTROL_U          3
`define N22_TDATA1_MCONTROL_LD         0
`define N22_TDATA1_MCONTROL_ST         1
`define N22_TDATA1_MCONTROL_EXE        2

`define N22_TDATA1_IETRIGGER_ACTION    5:0
`define N22_TDATA1_IETRIGGER_ACTION_W  6
`define N22_TDATA1_IETRIGGER_U         6
`define N22_TDATA1_IETRIGGER_M         9

`define N22_TDATA1_ICOUNT_ACTION     5:0
`define N22_TDATA1_ICOUNT_ACTION_W   6
`define N22_TDATA1_ICOUNT_U          6
`define N22_TDATA1_ICOUNT_M          9
`define N22_TDATA1_ICOUNT_COUNT      10


`define N22_MTVT2_CSRIDX       12'h7EC
`define N22_JLMNXTI_CSRIDX     12'h7ED
`define N22_PUSHCAUSE_CSRIDX   12'h7EE
`define N22_PUSHMEPC_CSRIDX    12'h7EF
`define N22_PUSHMXSTATUS_CSRIDX    12'h7EB

`define N22_WFE_CSRIDX         12'h810
`define N22_SLEEPVALUE_CSRIDX  12'h811
`define N22_TXEVT_CSRIDX       12'h812

`define CLOG2(x) (x<=2)?1: (x<=4)?2: (x<=8)?3: (x<=16)?4: (x<=32)?5: (x<=64)?6: (x<=128)?7: (x<=256)?8: (x<=512)?9: (x<=1024)?10: (x<=2048)?11: (x<=4096)?12: -1


`define N22_MTIMEL_ADDR_OFST    `N22_TMR_ADDR_WIDTH'h0
`define N22_MTIMEH_ADDR_OFST    `N22_TMR_ADDR_WIDTH'h4
`define N22_MTIMECMPL_ADDR_OFST `N22_TMR_ADDR_WIDTH'h8
`define N22_MTIMECMPH_ADDR_OFST `N22_TMR_ADDR_WIDTH'hC
`define N22_MSTOP_ADDR_OFST     `N22_TMR_ADDR_WIDTH'hFF8
`define N22_MSIP_ADDR_OFST      `N22_TMR_ADDR_WIDTH'hFFC

`define N22_MNVEC_SAME_MTVEC

`define N22_DCAUSE_CODE_W  3



`endif
