

================================================================
== Vitis HLS Report for 'xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s'
================================================================
* Date:           Sat May  4 12:09:32 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        customconv_ked.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  3.635 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |      181|  4297523341|  0.658 us|  15.619 sec|  181|  4297523341|       no|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+------------+------------+-----------+-----------+-----------+----------+
        |            |   Latency (cycles)   |  Iteration |  Initiation Interval  |    Trip   |          |
        |  Loop Name |   min   |     max    |   Latency  |  achieved |   target  |   Count   | Pipelined|
        +------------+---------+------------+------------+-----------+-----------+-----------+----------+
        |- ROW_LOOP  |      180|  4297523340|  36 ~ 65571|          -|          -|  5 ~ 65540|        no|
        +------------+---------+------------+------------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.54>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:701]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%src_kernel_win = alloca i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:673]   --->   Operation 8 'alloca' 'src_kernel_win' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_kernel_win_1 = alloca i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:673]   --->   Operation 9 'alloca' 'src_kernel_win_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_2 = alloca i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:673]   --->   Operation 10 'alloca' 'src_kernel_win_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_3 = alloca i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:673]   --->   Operation 11 'alloca' 'src_kernel_win_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_4 = alloca i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:673]   --->   Operation 12 'alloca' 'src_kernel_win_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_kernel_win_5 = alloca i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:673]   --->   Operation 13 'alloca' 'src_kernel_win_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cols_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cols"   --->   Operation 14 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%rows_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %rows"   --->   Operation 15 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shift_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %shift"   --->   Operation 16 'read' 'shift_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_filter_kernel_2_2_val9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_2_2_val9"   --->   Operation 17 'read' 'p_filter_kernel_2_2_val9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_filter_kernel_2_1_val8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_2_1_val8"   --->   Operation 18 'read' 'p_filter_kernel_2_1_val8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_filter_kernel_2_0_val7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_2_0_val7"   --->   Operation 19 'read' 'p_filter_kernel_2_0_val7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_filter_kernel_1_2_val6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_1_2_val6"   --->   Operation 20 'read' 'p_filter_kernel_1_2_val6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_filter_kernel_1_1_val5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_1_1_val5"   --->   Operation 21 'read' 'p_filter_kernel_1_1_val5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_filter_kernel_1_0_val4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_1_0_val4"   --->   Operation 22 'read' 'p_filter_kernel_1_0_val4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_filter_kernel_0_2_val3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_0_2_val3"   --->   Operation 23 'read' 'p_filter_kernel_0_2_val3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_filter_kernel_0_1_val2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_0_1_val2"   --->   Operation 24 'read' 'p_filter_kernel_0_1_val2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_filter_kernel_0_0_val1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_filter_kernel_0_0_val1"   --->   Operation 25 'read' 'p_filter_kernel_0_0_val1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgInput_data, void @empty_11, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgOutput_data, void @empty_11, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln695 = zext i16 %rows_read" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 28 'zext' 'zext_ln695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.54ns)   --->   "%heightloop = add i17 %zext_ln695, i17 5" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 29 'add' 'heightloop' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln696 = zext i16 %cols_read" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:696]   --->   Operation 30 'zext' 'zext_ln696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.54ns)   --->   "%widthloop = add i17 %zext_ln696, i17 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:696]   --->   Operation 31 'add' 'widthloop' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.54ns)   --->   "%sub62 = add i17 %zext_ln695, i17 131071" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 32 'add' 'sub62' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln707 = trunc i17 %sub62" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:707]   --->   Operation 33 'trunc' 'trunc_ln707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.29ns)   --->   "%store_ln701 = store i16 0, i16 %i" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:701]   --->   Operation 34 'store' 'store_ln701' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln707 = br void %COL_LOOP" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:707]   --->   Operation 35 'br' 'br_ln707' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%i_1 = load i16 %i"   --->   Operation 36 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln707 = zext i16 %i_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:707]   --->   Operation 37 'zext' 'zext_ln707' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.55ns)   --->   "%icmp_ln707 = icmp_ugt  i17 %heightloop, i17 %zext_ln707" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:707]   --->   Operation 38 'icmp' 'icmp_ln707' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 65540, i64 0"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.54ns)   --->   "%i_2 = add i16 %i_1, i16 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:707]   --->   Operation 40 'add' 'i_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln707 = br i1 %icmp_ln707, void %for.end217, void %COL_LOOP.split" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:707]   --->   Operation 41 'br' 'br_ln707' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.54ns)   --->   "%ImagLocy = add i16 %i_1, i16 65532"   --->   Operation 42 'add' 'ImagLocy' <Predicate = (icmp_ln707)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.54ns)   --->   "%cmp204 = icmp_ugt  i16 %i_1, i16 4"   --->   Operation 43 'icmp' 'cmp204' <Predicate = (icmp_ln707)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ImagLocy, i32 15"   --->   Operation 44 'bitselect' 'tmp' <Predicate = (icmp_ln707)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %ImagLocy, i32 1, i32 15"   --->   Operation 45 'partselect' 'tmp_7' <Predicate = (icmp_ln707)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty_46 = wait i32 @_ssdm_op_Wait"   --->   Operation 46 'wait' 'empty_46' <Predicate = (icmp_ln707)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln804 = ret" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:804]   --->   Operation 47 'ret' 'ret_ln804' <Predicate = (!icmp_ln707)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.36>
ST_3 : Operation 48 [1/1] (1.54ns)   --->   "%cmp57 = icmp_slt  i16 %ImagLocy, i16 65535"   --->   Operation 48 'icmp' 'cmp57' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%ImagLocy_cast = sext i16 %ImagLocy"   --->   Operation 49 'sext' 'ImagLocy_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.55ns)   --->   "%slt = icmp_slt  i17 %ImagLocy_cast, i17 %sub62" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 50 'icmp' 'slt' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node ref)   --->   "%rev56 = xor i1 %slt, i1 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 51 'xor' 'rev56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.81ns) (out node of the LUT)   --->   "%ref = select i1 %rev56, i2 %trunc_ln707, i2 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 52 'select' 'ref' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.54ns)   --->   "%y_2 = add i17 %ImagLocy_cast, i17 131070"   --->   Operation 53 'add' 'y_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.53ns)   --->   "%icmp = icmp_sgt  i15 %tmp_7, i15 0"   --->   Operation 54 'icmp' 'icmp' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.55ns)   --->   "%notrhs = icmp_sgt  i17 %sub62, i17 %ImagLocy_cast" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 55 'icmp' 'notrhs' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node brmerge30)   --->   "%brmerge_not = and i1 %notrhs, i1 %icmp" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 56 'and' 'brmerge_not' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.80ns) (out node of the LUT)   --->   "%brmerge30 = or i1 %cmp57, i1 %brmerge_not" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 57 'or' 'brmerge30' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.29ns)   --->   "%store_ln701 = store i16 %i_2, i16 %i" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:701]   --->   Operation 58 'store' 'store_ln701' <Predicate = true> <Delay = 1.29>

State 4 <SV = 3> <Delay = 2.36>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%src_kernel_win_load = load i8 %src_kernel_win"   --->   Operation 59 'load' 'src_kernel_win_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%src_kernel_win_3_load = load i8 %src_kernel_win_3"   --->   Operation 60 'load' 'src_kernel_win_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%src_kernel_win_5_load = load i8 %src_kernel_win_5"   --->   Operation 61 'load' 'src_kernel_win_5_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node locy)   --->   "%empty = trunc i16 %ImagLocy"   --->   Operation 62 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node locy)   --->   "%rev = xor i1 %tmp, i1 1"   --->   Operation 63 'xor' 'rev' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (1.54ns)   --->   "%cmp1_i18 = icmp_slt  i17 %ImagLocy_cast, i17 %zext_ln695" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 64 'icmp' 'cmp1_i18' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node locy)   --->   "%or_cond25 = and i1 %cmp1_i18, i1 %rev" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 65 'and' 'or_cond25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node locy)   --->   "%t = select i1 %or_cond25, i2 %empty, i2 3" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 66 'select' 't' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.81ns) (out node of the LUT)   --->   "%locy = sub i2 %ref, i2 %t" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 67 'sub' 'locy' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (1.54ns)   --->   "%y_1 = add i17 %ImagLocy_cast, i17 131071"   --->   Operation 68 'add' 'y_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node locy_1)   --->   "%empty_43 = trunc i17 %y_1"   --->   Operation 69 'trunc' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.54ns)   --->   "%cmp_i17_1 = icmp_sgt  i16 %ImagLocy, i16 0"   --->   Operation 70 'icmp' 'cmp_i17_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (1.54ns)   --->   "%slt57 = icmp_slt  i17 %zext_ln695, i17 %ImagLocy_cast" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 71 'icmp' 'slt57' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node locy_1)   --->   "%rev58 = xor i1 %slt57, i1 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 72 'xor' 'rev58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node locy_1)   --->   "%or_cond26 = and i1 %cmp_i17_1, i1 %rev58" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 73 'and' 'or_cond26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node locy_1)   --->   "%t_1 = select i1 %or_cond26, i2 %empty_43, i2 3" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 74 'select' 't_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.81ns) (out node of the LUT)   --->   "%locy_1 = sub i2 %ref, i2 %t_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 75 'sub' 'locy_1' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.54ns)   --->   "%cmp179_1 = icmp_sgt  i17 %ImagLocy_cast, i17 %zext_ln695" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 76 'icmp' 'cmp179_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node locy_2)   --->   "%empty_44 = trunc i17 %y_2"   --->   Operation 77 'trunc' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.55ns)   --->   "%empty_45 = icmp_ult  i17 %y_2, i17 %zext_ln695" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 78 'icmp' 'empty_45' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node locy_2)   --->   "%t_2 = select i1 %empty_45, i2 %empty_44, i2 3" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 79 'select' 't_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.81ns) (out node of the LUT)   --->   "%locy_2 = sub i2 %ref, i2 %t_2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695]   --->   Operation 80 'sub' 'locy_2' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %y_1, i32 16"   --->   Operation 81 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.55>
ST_5 : Operation 82 [2/2] (1.55ns)   --->   "%call_ln696 = call void @xFFilter2Dkernel_Pipeline_COL_LOOP, i8 %src_kernel_win_5_load, i8 %src_kernel_win_3_load, i8 %src_kernel_win_load, i17 %widthloop, i1 %cmp204, i8 %imgInput_data, i16 %cols_read, i1 %brmerge30, i2 %locy, i1 %cmp1_i18, i1 %cmp179_1, i1 %tmp_6, i2 %locy_1, i1 %empty_45, i1 %tmp, i2 %locy_2, i16 %p_filter_kernel_0_0_val1_read, i16 %p_filter_kernel_0_1_val2_read, i16 %p_filter_kernel_0_2_val3_read, i16 %p_filter_kernel_1_0_val4_read, i16 %p_filter_kernel_1_1_val5_read, i16 %p_filter_kernel_1_2_val6_read, i16 %p_filter_kernel_2_0_val7_read, i16 %p_filter_kernel_2_1_val8_read, i16 %p_filter_kernel_2_2_val9_read, i8 %shift_read, i8 %imgOutput_data, i8 %src_kernel_win_5, i8 %src_kernel_win_4, i8 %src_kernel_win_3, i8 %src_kernel_win_2, i8 %src_kernel_win_1, i8 %src_kernel_win" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:696]   --->   Operation 82 'call' 'call_ln696' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln707 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:707]   --->   Operation 83 'specloopname' 'specloopname_ln707' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln696 = call void @xFFilter2Dkernel_Pipeline_COL_LOOP, i8 %src_kernel_win_5_load, i8 %src_kernel_win_3_load, i8 %src_kernel_win_load, i17 %widthloop, i1 %cmp204, i8 %imgInput_data, i16 %cols_read, i1 %brmerge30, i2 %locy, i1 %cmp1_i18, i1 %cmp179_1, i1 %tmp_6, i2 %locy_1, i1 %empty_45, i1 %tmp, i2 %locy_2, i16 %p_filter_kernel_0_0_val1_read, i16 %p_filter_kernel_0_1_val2_read, i16 %p_filter_kernel_0_2_val3_read, i16 %p_filter_kernel_1_0_val4_read, i16 %p_filter_kernel_1_1_val5_read, i16 %p_filter_kernel_1_2_val6_read, i16 %p_filter_kernel_2_0_val7_read, i16 %p_filter_kernel_2_1_val8_read, i16 %p_filter_kernel_2_2_val9_read, i8 %shift_read, i8 %imgOutput_data, i8 %src_kernel_win_5, i8 %src_kernel_win_4, i8 %src_kernel_win_3, i8 %src_kernel_win_2, i8 %src_kernel_win_1, i8 %src_kernel_win" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:696]   --->   Operation 84 'call' 'call_ln696' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln707 = br void %COL_LOOP" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:707]   --->   Operation 85 'br' 'br_ln707' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.300ns, clock uncertainty: 0.891ns.

 <State 1>: 1.545ns
The critical path consists of the following:
	wire read operation ('rows_read') on port 'rows' [23]  (0.000 ns)
	'add' operation 17 bit ('heightloop', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695) [37]  (1.545 ns)

 <State 2>: 1.554ns
The critical path consists of the following:
	'load' operation 16 bit ('i') on local variable 'i', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:701 [45]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln707', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:707) [47]  (1.554 ns)

 <State 3>: 2.367ns
The critical path consists of the following:
	'icmp' operation 1 bit ('slt', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695) [63]  (1.554 ns)
	'xor' operation 1 bit ('rev56', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695) [64]  (0.000 ns)
	'select' operation 2 bit ('ref', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695) [65]  (0.813 ns)

 <State 4>: 2.367ns
The critical path consists of the following:
	'icmp' operation 1 bit ('empty_45', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695) [81]  (1.554 ns)
	'select' operation 2 bit ('t_2', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695) [82]  (0.000 ns)
	'sub' operation 2 bit ('locy_2', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:695) [83]  (0.813 ns)

 <State 5>: 1.554ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln696', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:696) to 'xFFilter2Dkernel_Pipeline_COL_LOOP' [91]  (1.554 ns)

 <State 6>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
