>Dmel_RG2
GCGCTATACATCGGTGGCGGCGCA
>Dmel_RG3
GCGCTATACATCGGTGGCGGCGCA
>Dmel_RG5
GCGCTATACATCGGTGGCGGCGCA
>Dmel_RG9
GCGCTATACATCGGTGGCGGCGCA
>Dmel_RG18N
GCGCTATACATCGGTGGCGGCGCA
>Dmel_RG19
GCGCTATACATCGGTGGCGGCGCA
>Dmel_RG22
GCGCTATACATCGGTGGCGGCGCA
>Dmel_RG24
GCGCTATACATCGGTGGCGGCGCA
>Dmel_RG25
GCGCTATACATCGGTGGCGGCGCA
>Dmel_RG28
GCGCTATACATCGGTGGCGGCGCA
>Dmel_RG32N
GCGCTATACATCGGTGGCGGCGCA
>Dmel_RG34
GCGCTATACATCGGTGGCGGCGCA
>Dmel_RG36
GCGCTATACATCGGTGGCGGCGCA
>Dmel_RG38N
GTGCTATACATCGGTGGCGGCGCA
>Dsim_MD03
GCGCTATACATCGGCGGCGGCGCA
>Dsim_MD06
GCGCTATACATCGGCGGCGGCGCG
>Dsim_MD105
GCGCTATACATCGGCGGCGGCGCG
>Dsim_MD106
GCGCTATACATCGGCGGCGGCGCG
>Dsim_MD146
GCGCTATACATCGGCGGCGGCGCG
>Dsim_MD15
GCGCTATACATCGGCGGCGGCGCG
>Dsim_MD197
GCGCTATACATCGGCGGCGGCGCG
>Dsim_MD199
GCGCTATACGTCGGCGGCGGCGCG
>Dsim_MD201
GCGCTATACATCGGCGGCGGCGCG
>Dsim_MD221
GCGCTATACATCGGCGGCGGCGCA
>Dsim_MD224
GCGCTATACATCGGCGGCGGCGCG
>Dsim_MD225
GCGCTATACATCGGCGGCGGCGCG
>Dsim_MD233
GCGCTATACATCGGCGGCGGCGCG
>Dsim_MD235
GCGCTATACATCGGCGGCGGCGCG
>Dsim_MD238
GCGCTATACATCGGCGGCGGCGCG
>Dsim_MD243
GCGCTATACGTCGGCGGCGGCGCG
>Dsim_MD251
GCGCTATACATCGGCGGCGGCGCG
>Dsim_MD255
GCGCTATACATCGGCGGCGGCGCG
>Dsim_MD63
GCGCTATACATCGGCGGCGGCGCG
>Dsim_MD72
GCGCTATACATCGGCGGCGGCGCG
>Dsim_MD73
GCGCTATACATCGGCGGCGGCGCA
>Dyak_528_184
GTGCTATGTACTGGCGGCGGCGCA
>Dere_528_184
GTGCTATACACTGGCGGCGGCGCA
