
*** Running vivado
    with args -log zynq_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_wrapper.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Nov  7 11:33:39 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source zynq_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 486.266 ; gain = 202.742
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2024.1/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 550.855 ; gain = 64.590
Command: read_checkpoint -auto_incremental -incremental C:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.srcs/utils_1/imports/synth_1/zynq_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.srcs/utils_1/imports/synth_1/zynq_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top zynq_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 792
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1942.613 ; gain = 398.664
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'dp_audi_ref_clk', assumed default net type 'wire' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:2512]
INFO: [Synth 8-6157] synthesizing module 'zynq_wrapper' [C:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/hdl/zynq_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'zynq' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:579]
INFO: [Synth 8-638] synthesizing module 'zynq_axi_intc_0_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_axi_intc_0_0/synth/zynq_axi_intc_0_0.vhd:85]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_INSTANCE bound to: zynq_axi_intc_0_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: 32'b11111111111111111111111111111111 
	Parameter C_KIND_OF_EDGE bound to: 32'b11111111111111111111111111111111 
	Parameter C_KIND_OF_LVL bound to: 32'b11111111111111111111111111111111 
	Parameter C_ASYNC_INTR bound to: 32'b11111111111111111111111111111111 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_intc' declared at 'c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/558f/hdl/axi_intc_v4_1_vh_rfs.vhd:3442' bound to instance 'U0' of component 'axi_intc' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_axi_intc_0_0/synth/zynq_axi_intc_0_0.vhd:185]
INFO: [Synth 8-638] synthesizing module 'axi_intc' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/558f/hdl/axi_intc_v4_1_vh_rfs.vhd:3543]
INFO: [Synth 8-638] synthesizing module 'intc_core' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/558f/hdl/axi_intc_v4_1_vh_rfs.vhd:786]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/558f/hdl/axi_intc_v4_1_vh_rfs.vhd:786]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_intc' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/558f/hdl/axi_intc_v4_1_vh_rfs.vhd:3543]
INFO: [Synth 8-256] done synthesizing module 'zynq_axi_intc_0_0' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_axi_intc_0_0/synth/zynq_axi_intc_0_0.vhd:85]
INFO: [Synth 8-6157] synthesizing module 'zynq_clk_wiz_0_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_clk_wiz_0_0/zynq_clk_wiz_0_0.v:67]
INFO: [Synth 8-6157] synthesizing module 'zynq_clk_wiz_0_0_clk_wiz' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_clk_wiz_0_0/zynq_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [D:/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6157] synthesizing module 'MMCME4_ADV' [D:/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82781]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 12.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 12.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_ADV' (0#1) [D:/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82781]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [D:/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'zynq_clk_wiz_0_0_clk_wiz' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_clk_wiz_0_0/zynq_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-6155] done synthesizing module 'zynq_clk_wiz_0_0' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_clk_wiz_0_0/zynq_clk_wiz_0_0.v:67]
WARNING: [Synth 8-7071] port 'clk_out1' of module 'zynq_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:690]
WARNING: [Synth 8-7071] port 'clk_out3' of module 'zynq_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:690]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'zynq_clk_wiz_0_0' has 6 connections declared, but only 4 given [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:690]
INFO: [Synth 8-6157] synthesizing module 'zynq_divider_0_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_divider_0_0/synth/zynq_divider_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.srcs/sources_1/new/divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [C:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.srcs/sources_1/new/divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'zynq_divider_0_0' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_divider_0_0/synth/zynq_divider_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'zynq_proc_sys_reset_1_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_proc_sys_reset_1_0/synth/zynq_proc_sys_reset_1_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_proc_sys_reset_1_0/synth/zynq_proc_sys_reset_1_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [D:/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'zynq_proc_sys_reset_1_0' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_proc_sys_reset_1_0/synth/zynq_proc_sys_reset_1_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'zynq_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_2' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:699]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'zynq_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_2' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:699]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'zynq_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_2' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:699]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'zynq_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_2' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:699]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_2' of module 'zynq_proc_sys_reset_1_0' has 10 connections declared, but only 6 given [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:699]
INFO: [Synth 8-6157] synthesizing module 'zynq_ps8_0_axi_periph_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:861]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_3UTKE2' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:13]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_3UTKE2' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:13]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_147IIVG' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:145]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_147IIVG' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:145]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1KE7N0V' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:277]
INFO: [Synth 8-6157] synthesizing module 'zynq_auto_pc_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_auto_pc_0/synth/zynq_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_axi_protocol_converter' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_aw_channel' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_cmd_translator' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_incr_cmd' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_incr_cmd' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_wrap_cmd' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_wrap_cmd' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_cmd_translator' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_wr_cmd_fsm' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-226] default block is never used [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3446]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_wr_cmd_fsm' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_aw_channel' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_b_channel' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized0' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_b_channel' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_ar_channel' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_rd_cmd_fsm' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-226] default block is never used [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3608]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_rd_cmd_fsm' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_ar_channel' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_r_channel' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized1' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized1' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized2' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized2' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_r_channel' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized0' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized1' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized1' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized2' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized2' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'SI_REG' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice__parameterized0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized3' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized3' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized4' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized4' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized5' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized5' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized6' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized6' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice__parameterized0' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'MI_REG' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_axi_protocol_converter' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'zynq_auto_pc_0' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_auto_pc_0/synth/zynq_auto_pc_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1KE7N0V' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:277]
INFO: [Synth 8-6157] synthesizing module 'zynq_xbar_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_xbar_0/synth/zynq_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_axi_crossbar' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_crossbar_sasd' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:1234]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_addr_decoder' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_carry_and' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_carry_and' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized0' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_addr_decoder' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_decerr_slave' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_decerr_slave' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_addr_arbiter_sasd' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_addr_arbiter_sasd' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_splitter' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_splitter' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_splitter__parameterized0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_splitter__parameterized0' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized1' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized1' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized7' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized7' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized2' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized2' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_crossbar_sasd' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:1234]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_axi_crossbar' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6155] done synthesizing module 'zynq_xbar_0' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_xbar_0/synth/zynq_xbar_0.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'zynq_xbar_0' is unconnected for instance 'xbar' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:1360]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'zynq_xbar_0' is unconnected for instance 'xbar' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:1360]
WARNING: [Synth 8-7023] instance 'xbar' of module 'zynq_xbar_0' has 40 connections declared, but only 38 given [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:1360]
INFO: [Synth 8-6155] done synthesizing module 'zynq_ps8_0_axi_periph_0' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:861]
INFO: [Synth 8-6157] synthesizing module 'zynq_pwm_0_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_pwm_0_0/synth/zynq_pwm_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pwm' [C:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.srcs/sources_1/new/pwm.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pwm' (0#1) [C:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.srcs/sources_1/new/pwm.v:1]
INFO: [Synth 8-6155] done synthesizing module 'zynq_pwm_0_0' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_pwm_0_0/synth/zynq_pwm_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'zynq_system_management_wiz_0_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/zynq_system_management_wiz_0_0.v:49]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_axi_xadc' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/zynq_system_management_wiz_0_0_axi_xadc.vhd:237]
	Parameter C_INSTANCE bound to: zynq_system_management_wiz_0_0_axi_xadc - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_INTR bound to: 1 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_axi_lite_ipif' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/axi_lite_ipif_v1_31_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000011111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000001111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_slave_attachment' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/axi_lite_ipif_v1_31_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_slave_attachment.vhd:227]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000001111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 13 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000011111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_address_decoder' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/axi_lite_ipif_v1_31_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_address_decoder.vhd:176]
	Parameter C_BUS_AWIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000011111111111 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000001111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_pselect_f' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 6 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b00000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_pselect_f' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized0' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized1' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized1' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized2' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized2' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized3' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized3' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized4' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized4' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized5' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized5' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized6' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized6' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized7' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized7' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized8' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b00001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized8' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized9' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized9' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized10' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized10' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized11' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized11' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized12' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized12' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized13' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized13' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized14' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized14' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized15' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized15' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized16' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized16' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized17' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized17' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized18' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized18' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized19' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized19' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized20' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized20' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized21' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized21' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized22' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized22' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized23' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized23' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized24' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized24' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized25' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b10000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_pselect_f__parameterized25' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_address_decoder' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/axi_lite_ipif_v1_31_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_address_decoder.vhd:176]
INFO: [Synth 8-226] default block is never used [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/axi_lite_ipif_v1_31_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_slave_attachment.vhd:424]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_slave_attachment' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/axi_lite_ipif_v1_31_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_slave_attachment.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_axi_lite_ipif' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/axi_lite_ipif_v1_31_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 18 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'zynq_system_management_wiz_0_0_xadc_core_drp' declared at 'c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/zynq_system_management_wiz_0_0_xadc_core_drp.vhd:140' bound to instance 'AXI_SYSMON_CORE_I' of component 'zynq_system_management_wiz_0_0_xadc_core_drp' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/zynq_system_management_wiz_0_0_axi_xadc.vhd:692]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_xadc_core_drp' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/zynq_system_management_wiz_0_0_xadc_core_drp.vhd:185]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 18 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'temperature_update' declared at 'c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/zynq_system_management_wiz_0_0_temperature_update.vhd:52' bound to instance 'temperature_update_inst' of component 'temperature_update' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/zynq_system_management_wiz_0_0_xadc_core_drp.vhd:1086]
INFO: [Synth 8-638] synthesizing module 'temperature_update' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/zynq_system_management_wiz_0_0_temperature_update.vhd:70]
INFO: [Synth 8-226] default block is never used [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/zynq_system_management_wiz_0_0_temperature_update.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'temperature_update' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/zynq_system_management_wiz_0_0_temperature_update.vhd:70]
INFO: [Synth 8-3491] module 'drp_arbiter' declared at 'c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/zynq_system_management_wiz_0_0_drp_arbiter.vhd:50' bound to instance 'Inst_drp_arbiter' of component 'drp_arbiter' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/zynq_system_management_wiz_0_0_xadc_core_drp.vhd:1101]
INFO: [Synth 8-638] synthesizing module 'drp_arbiter' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/zynq_system_management_wiz_0_0_drp_arbiter.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'drp_arbiter' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/zynq_system_management_wiz_0_0_drp_arbiter.vhd:81]
	Parameter COMMON_N_SOURCE bound to: 16'b1111111111111111 
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b0010111110011111 
	Parameter INIT_42 bound to: 16'b0001010000000000 
	Parameter INIT_43 bound to: 16'b0010000000001111 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b1110111011011100 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000000 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011011110010100 
	Parameter INIT_51 bound to: 16'b0100111010000001 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101110100011 
	Parameter INIT_54 bound to: 16'b1010101100000010 
	Parameter INIT_55 bound to: 16'b0100100101100011 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1011000000001010 
	Parameter INIT_58 bound to: 16'b0100111010000001 
	Parameter INIT_59 bound to: 16'b0100100101100011 
	Parameter INIT_5A bound to: 16'b0100100101100011 
	Parameter INIT_5B bound to: 16'b1001101001110100 
	Parameter INIT_5C bound to: 16'b0100100101100011 
	Parameter INIT_5D bound to: 16'b0100010100011110 
	Parameter INIT_5E bound to: 16'b0100010100011110 
	Parameter INIT_5F bound to: 16'b1001000111101011 
	Parameter INIT_60 bound to: 16'b0100110100111001 
	Parameter INIT_61 bound to: 16'b0100110110100111 
	Parameter INIT_62 bound to: 16'b1001101001110100 
	Parameter INIT_63 bound to: 16'b1001101001110100 
	Parameter INIT_68 bound to: 16'b0100110001011110 
	Parameter INIT_69 bound to: 16'b0100101111110010 
	Parameter INIT_6A bound to: 16'b1001100010111111 
	Parameter INIT_6B bound to: 16'b1001100010111111 
	Parameter INIT_7A bound to: 16'b0000000000000000 
	Parameter INIT_7B bound to: 16'b0000000000000000 
	Parameter INIT_7C bound to: 16'b0000000000000000 
	Parameter INIT_7D bound to: 16'b0000000000000000 
	Parameter SIM_DEVICE bound to: ZYNQ_ULTRASCALE - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.dat - type: string 
INFO: [Synth 8-113] binding component instance 'inst_sysmon' to cell 'SYSMONE4' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/zynq_system_management_wiz_0_0_xadc_core_drp.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_xadc_core_drp' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/zynq_system_management_wiz_0_0_xadc_core_drp.vhd:185]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_soft_reset' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_soft_reset.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_soft_reset' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_soft_reset.vhd:142]
INFO: [Synth 8-638] synthesizing module 'zynq_system_management_wiz_0_0_interrupt_control' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_interrupt_control.vhd:240]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 576'b000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_interrupt_control' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/zynq_system_management_wiz_0_0_interrupt_control.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_management_wiz_0_0_axi_xadc' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/zynq_system_management_wiz_0_0_axi_xadc.vhd:237]
INFO: [Synth 8-6155] done synthesizing module 'zynq_system_management_wiz_0_0' (0#1) [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/zynq_system_management_wiz_0_0.v:49]
WARNING: [Synth 8-7071] port 'ip2intc_irpt' of module 'zynq_system_management_wiz_0_0' is unconnected for instance 'system_management_wiz_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:791]
WARNING: [Synth 8-7071] port 'channel_out' of module 'zynq_system_management_wiz_0_0' is unconnected for instance 'system_management_wiz_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:791]
WARNING: [Synth 8-7071] port 'busy_out' of module 'zynq_system_management_wiz_0_0' is unconnected for instance 'system_management_wiz_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:791]
WARNING: [Synth 8-7071] port 'eoc_out' of module 'zynq_system_management_wiz_0_0' is unconnected for instance 'system_management_wiz_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:791]
WARNING: [Synth 8-7071] port 'alarm_out' of module 'zynq_system_management_wiz_0_0' is unconnected for instance 'system_management_wiz_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:791]
WARNING: [Synth 8-7023] instance 'system_management_wiz_0' of module 'zynq_system_management_wiz_0_0' has 26 connections declared, but only 21 given [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:791]
INFO: [Synth 8-6157] synthesizing module 'zynq_temp2pwm_0_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_temp2pwm_0_0/synth/zynq_temp2pwm_0_0.v:53]
ERROR: [Synth 8-7136] In the module 'temp2pwm' declared at 'C:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.srcs/sources_1/new/temp2pwm.v:1', parameter 'FAN_0_TEMP' used as named parameter override, does not exist [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_temp2pwm_0_0/synth/zynq_temp2pwm_0_0.v:69]
ERROR: [Synth 8-6156] failed synthesizing module 'zynq_temp2pwm_0_0' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_temp2pwm_0_0/synth/zynq_temp2pwm_0_0.v:53]
ERROR: [Synth 8-6156] failed synthesizing module 'zynq' [c:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/synth/zynq.v:579]
ERROR: [Synth 8-6156] failed synthesizing module 'zynq_wrapper' [C:/altera/13.1/MSIB/vivado/LEDFanPin/tes2/projectFPGA.gen/sources_1/bd/zynq/hdl/zynq_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2244.742 ; gain = 700.793
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
317 Infos, 21 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Nov  7 11:34:53 2024...
