{"vcs1":{"timestamp_begin":1694994413.283476965, "rt":0.54, "ut":0.26, "st":0.21}}
{"vcselab":{"timestamp_begin":1694994413.885579473, "rt":0.58, "ut":0.44, "st":0.09}}
{"link":{"timestamp_begin":1694994414.507974597, "rt":0.53, "ut":0.25, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1694994412.830424578}
{"VCS_COMP_START_TIME": 1694994412.830424578}
{"VCS_COMP_END_TIME": 1694994415.864518812}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R hw2prob1.sv"}
{"vcs1": {"peak_mem": 336244}}
{"stitch_vcselab": {"peak_mem": 222564}}
