#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2580384 on Sat Jun 29 08:04:45 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Sat Aug  3 13:43:52 2024
# Process ID: 20399
# Current directory: /home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth
# Command line: vivado -mode tcl -source /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/video_filter/out/synth/synthesize.tcl
# Log file: /home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/vivado.log
# Journal file: /home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/vivado.jou
#-----------------------------------------------------------
source /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/video_filter/out/synth/synthesize.tcl
# set_param general.maxThreads 8
# read_vhdl -vhdl2008 [glob /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/video_filter/out/synth/hdl/*.vhd]
read_vhdl: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1484.742 ; gain = 4.023 ; free physical = 188718 ; free virtual = 250170
# read_xdc /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/video_filter/out/synth/period_4.xdc
# synth_design -top video_filter -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Command: synth_design -top video_filter -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20564 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1891.305 ; gain = 152.582 ; free physical = 188312 ; free virtual = 249764
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'video_filter' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/video_filter.vhd:59]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:887]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:308]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "registers" *) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'TEHB' (1#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:244]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "registers" *) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'OEHB' (2#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (3#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'start_node' (4#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:887]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:887]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:308]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (4#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:244]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (4#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (4#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (4#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:887]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:570]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (5#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:522]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (6#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:522]
INFO: [Synth 8-256] done synthesizing module '\fork ' (7#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:570]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1421]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (8#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1421]
INFO: [Synth 8-638] synthesizing module 'sext_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op' (9#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1579]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 6 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 6 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 6 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (9#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux' (10#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1579]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1579]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (10#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1579]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1653]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:752]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (11#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:752]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:570]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (11#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:570]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1650]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (12#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1653]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:570]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (12#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (12#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:570]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:244]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 6 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (12#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:244]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:570]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 7 - type: integer 
	Parameter DATA_SIZE_IN bound to: 6 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:68]
	Parameter n bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (12#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (12#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:570]
INFO: [Synth 8-638] synthesizing module 'transpFIFO' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1279]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 6 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 6 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1020]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 6 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 6 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "registers" *) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1031]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1051]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1054]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (13#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1020]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO' (14#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1279]
INFO: [Synth 8-638] synthesizing module 'sext_op__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 6 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op__parameterized0' (14#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'sext_op__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 6 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op__parameterized1' (14#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1279]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1020]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1051]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1054]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized0' (14#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1020]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized0' (14#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1279]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:570]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (14#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (14#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:570]
INFO: [Synth 8-638] synthesizing module 'sext_op__parameterized2' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 6 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op__parameterized2' (14#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:570]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (14#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:570]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1421]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 2 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (14#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1421]
INFO: [Synth 8-638] synthesizing module 'sext_op__parameterized3' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 2 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op__parameterized3' (14#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:570]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (14#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:570]
INFO: [Synth 8-638] synthesizing module 'source' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:988]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:980]
INFO: [Synth 8-256] done synthesizing module 'source' (15#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:988]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1421]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 4 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (15#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1421]
INFO: [Synth 8-638] synthesizing module 'sext_op__parameterized4' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 4 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op__parameterized4' (15#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized2' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1421]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 6 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized2' (15#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1421]
INFO: [Synth 8-638] synthesizing module 'sext_op__parameterized5' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 2 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op__parameterized5' (15#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'mul_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/mul_wrapper.vhd:26]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 12 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (16#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (17#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/multipliers.vhd:23]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 12 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (18#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/multipliers.vhd:23]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (19#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/delay_buffer.vhd:16]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity mul_op does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/mul_wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mul_op' (20#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/mul_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'sext_op__parameterized6' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 12 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op__parameterized6' (20#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1279]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 13 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 13 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1020]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 13 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 13 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1051]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1054]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized1' (20#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1020]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized1' (20#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1279]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 13 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (21#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'sext_op__parameterized7' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 13 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op__parameterized7' (21#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (22#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (23#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'mul_op__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/mul_wrapper.vhd:26]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mul_4_stage__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/multipliers.vhd:23]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage__parameterized0' (23#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/multipliers.vhd:23]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity mul_op__parameterized0 does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/mul_wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mul_op__parameterized0' (23#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/mul_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'ashr_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:381]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ashr_op' (24#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:381]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized2' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1279]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized2' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1020]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1051]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1054]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized2' (24#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1020]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized2' (24#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:1279]
INFO: [Synth 8-638] synthesizing module 'mc_store_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/MemCont.vhd:686]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_store_op' (25#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/MemCont.vhd:686]
INFO: [Synth 8-638] synthesizing module 'add_op__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 7 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op__parameterized0' (25#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:570]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 7 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (25#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:570]
INFO: [Synth 8-638] synthesizing module 'trunc_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:3292]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 7 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trunc_op' (26#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:3292]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 7 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (27#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized7' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:570]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized3' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized3' (27#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized7' (27#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:570]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:483]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 6 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (27#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:452]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (28#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:452]
INFO: [Synth 8-256] done synthesizing module 'branch' (29#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:483]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:483]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (29#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:483]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:483]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (29#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:483]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized2' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:244]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 7 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized2' (29#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:244]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (30#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:380]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:24]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN__parameterized0' (30#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:24]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'end_node' (31#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:380]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (32#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (33#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (34#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (35#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (36#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (37#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (38#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (39#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (40#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (41#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (42#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:958]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 6 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (43#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:958]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:958]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (43#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/elastic_components.vhd:958]
WARNING: [Synth 8-3848] Net offset_ready_out in module/entity video_filter does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/video_filter.vhd:23]
WARNING: [Synth 8-3848] Net scale_ready_out in module/entity video_filter does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/video_filter.vhd:26]
WARNING: [Synth 8-3848] Net pixelR_we1 in module/entity video_filter does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/video_filter.vhd:34]
WARNING: [Synth 8-3848] Net pixelR_dout1 in module/entity video_filter does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/video_filter.vhd:35]
WARNING: [Synth 8-3848] Net pixelG_we1 in module/entity video_filter does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/video_filter.vhd:44]
WARNING: [Synth 8-3848] Net pixelG_dout1 in module/entity video_filter does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/video_filter.vhd:45]
WARNING: [Synth 8-3848] Net pixelB_we1 in module/entity video_filter does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/video_filter.vhd:54]
WARNING: [Synth 8-3848] Net pixelB_dout1 in module/entity video_filter does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/video_filter.vhd:55]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity video_filter does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/video_filter.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'video_filter' (44#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/video_filter.vhd:59]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][31]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][30]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][29]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][28]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][27]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][26]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][25]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][24]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][23]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][22]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][21]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][20]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][19]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][18]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][17]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][16]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][15]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][14]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][13]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][12]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[2]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[1]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design branch__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized1 has unconnected port rst
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design trunc_op has unconnected port clk
WARNING: [Synth 8-3331] design trunc_op has unconnected port rst
WARNING: [Synth 8-3331] design trunc_op has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design add_op__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design add_op__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sext_op__parameterized5 has unconnected port clk
WARNING: [Synth 8-3331] design sext_op__parameterized5 has unconnected port rst
WARNING: [Synth 8-3331] design Const__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design Const__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design source has unconnected port dataOutArray[0][0]
WARNING: [Synth 8-3331] design source has unconnected port clk
WARNING: [Synth 8-3331] design source has unconnected port rst
WARNING: [Synth 8-3331] design source has unconnected port nReadyArray[0]
WARNING: [Synth 8-3331] design sext_op__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design sext_op__parameterized1 has unconnected port rst
WARNING: [Synth 8-3331] design Const__parameterized2 has unconnected port clk
WARNING: [Synth 8-3331] design Const__parameterized2 has unconnected port rst
WARNING: [Synth 8-3331] design mc_store_op has unconnected port clk
WARNING: [Synth 8-3331] design mc_store_op has unconnected port rst
WARNING: [Synth 8-3331] design mc_store_op has unconnected port nReadyArray[1]
WARNING: [Synth 8-3331] design sext_op__parameterized7 has unconnected port clk
WARNING: [Synth 8-3331] design sext_op__parameterized7 has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design sext_op__parameterized6 has unconnected port clk
WARNING: [Synth 8-3331] design sext_op__parameterized6 has unconnected port rst
WARNING: [Synth 8-3331] design ashr_op has unconnected port clk
WARNING: [Synth 8-3331] design ashr_op has unconnected port rst
WARNING: [Synth 8-3331] design ashr_op has unconnected port dataInArray[1][31]
WARNING: [Synth 8-3331] design sub_op has unconnected port clk
WARNING: [Synth 8-3331] design sub_op has unconnected port rst
WARNING: [Synth 8-3331] design sext_op__parameterized2 has unconnected port clk
WARNING: [Synth 8-3331] design sext_op__parameterized2 has unconnected port rst
WARNING: [Synth 8-3331] design sext_op__parameterized4 has unconnected port clk
WARNING: [Synth 8-3331] design sext_op__parameterized4 has unconnected port rst
WARNING: [Synth 8-3331] design Const__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design Const__parameterized1 has unconnected port rst
WARNING: [Synth 8-3331] design sext_op__parameterized3 has unconnected port clk
WARNING: [Synth 8-3331] design sext_op__parameterized3 has unconnected port rst
WARNING: [Synth 8-3331] design merge_notehb has unconnected port clk
WARNING: [Synth 8-3331] design merge_notehb has unconnected port rst
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1954.059 ; gain = 215.336 ; free physical = 188322 ; free virtual = 249774
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1959.992 ; gain = 221.270 ; free physical = 188321 ; free virtual = 249773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1959.992 ; gain = 221.270 ; free physical = 188321 ; free virtual = 249773
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/period_4.xdc]
Finished Parsing XDC File [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2136.680 ; gain = 0.000 ; free physical = 188206 ; free virtual = 249659
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2136.680 ; gain = 0.000 ; free physical = 188205 ; free virtual = 249658
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 2136.680 ; gain = 397.957 ; free physical = 188282 ; free virtual = 249735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 2136.680 ; gain = 397.957 ; free physical = 188282 ; free virtual = 249735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 2136.680 ; gain = 397.957 ; free physical = 188282 ; free virtual = 249735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 2136.680 ; gain = 397.957 ; free physical = 188268 ; free virtual = 249721
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 6     
	   2 Input     13 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 26    
	   2 Input      1 Bit       Adders := 20    
+---Registers : 
	               32 Bit    Registers := 53    
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 17    
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 241   
+---Multipliers : 
	                32x32  Multipliers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 43    
	   3 Input     32 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 126   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module merge_notehb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module elasticFifoInner__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module transpFIFO__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module delay_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module elasticFifoInner__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
Module sub_op 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module mul_4_stage__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module elasticFifoInner__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module transpFIFO__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module add_op__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module orN__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module andN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q0_reg was removed.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q0_reg was removed.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q1_reg was removed.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q2_reg was removed.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element muli1/multiply_unit/q0_reg was removed.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element muli1/multiply_unit/q0_reg was removed.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element muli1/multiply_unit/q1_reg was removed.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element muli1/multiply_unit/q2_reg was removed.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element muli2/multiply_unit/q0_reg was removed.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element muli2/multiply_unit/q0_reg was removed.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element muli2/multiply_unit/q1_reg was removed.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element muli2/multiply_unit/q2_reg was removed.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/hdl/multipliers.vhd:44]
DSP Report: Generating DSP muli9/multiply_unit/q2_reg, operation Mode is: (A''*B'')'.
DSP Report: register muli9/multiply_unit/b_reg_reg is absorbed into DSP muli9/multiply_unit/q2_reg.
DSP Report: register muli9/multiply_unit/q0_reg is absorbed into DSP muli9/multiply_unit/q2_reg.
DSP Report: register muli9/multiply_unit/a_reg_reg is absorbed into DSP muli9/multiply_unit/q2_reg.
DSP Report: register muli9/multiply_unit/q0_reg is absorbed into DSP muli9/multiply_unit/q2_reg.
DSP Report: register muli9/multiply_unit/q2_reg is absorbed into DSP muli9/multiply_unit/q2_reg.
DSP Report: register muli9/multiply_unit/q1_reg is absorbed into DSP muli9/multiply_unit/q2_reg.
DSP Report: operator muli9/multiply_unit/mul is absorbed into DSP muli9/multiply_unit/q2_reg.
DSP Report: Generating DSP muli10/multiply_unit/q2_reg, operation Mode is: (A''*B'')'.
DSP Report: register muli10/multiply_unit/b_reg_reg is absorbed into DSP muli10/multiply_unit/q2_reg.
DSP Report: register muli10/multiply_unit/q0_reg is absorbed into DSP muli10/multiply_unit/q2_reg.
DSP Report: register muli10/multiply_unit/a_reg_reg is absorbed into DSP muli10/multiply_unit/q2_reg.
DSP Report: register muli10/multiply_unit/q0_reg is absorbed into DSP muli10/multiply_unit/q2_reg.
DSP Report: register muli10/multiply_unit/q2_reg is absorbed into DSP muli10/multiply_unit/q2_reg.
DSP Report: register muli10/multiply_unit/q1_reg is absorbed into DSP muli10/multiply_unit/q2_reg.
DSP Report: operator muli10/multiply_unit/mul is absorbed into DSP muli10/multiply_unit/q2_reg.
DSP Report: Generating DSP muli11/multiply_unit/q2_reg, operation Mode is: (A''*B'')'.
DSP Report: register muli11/multiply_unit/b_reg_reg is absorbed into DSP muli11/multiply_unit/q2_reg.
DSP Report: register muli11/multiply_unit/q0_reg is absorbed into DSP muli11/multiply_unit/q2_reg.
DSP Report: register muli11/multiply_unit/a_reg_reg is absorbed into DSP muli11/multiply_unit/q2_reg.
DSP Report: register muli11/multiply_unit/q0_reg is absorbed into DSP muli11/multiply_unit/q2_reg.
DSP Report: register muli11/multiply_unit/q2_reg is absorbed into DSP muli11/multiply_unit/q2_reg.
DSP Report: register muli11/multiply_unit/q1_reg is absorbed into DSP muli11/multiply_unit/q2_reg.
DSP Report: operator muli11/multiply_unit/mul is absorbed into DSP muli11/multiply_unit/q2_reg.
DSP Report: Generating DSP muli12/multiply_unit/q2_reg, operation Mode is: (A''*B'')'.
DSP Report: register muli12/multiply_unit/b_reg_reg is absorbed into DSP muli12/multiply_unit/q2_reg.
DSP Report: register muli12/multiply_unit/q0_reg is absorbed into DSP muli12/multiply_unit/q2_reg.
DSP Report: register muli12/multiply_unit/a_reg_reg is absorbed into DSP muli12/multiply_unit/q2_reg.
DSP Report: register muli12/multiply_unit/q0_reg is absorbed into DSP muli12/multiply_unit/q2_reg.
DSP Report: register muli12/multiply_unit/q2_reg is absorbed into DSP muli12/multiply_unit/q2_reg.
DSP Report: register muli12/multiply_unit/q1_reg is absorbed into DSP muli12/multiply_unit/q2_reg.
DSP Report: operator muli12/multiply_unit/mul is absorbed into DSP muli12/multiply_unit/q2_reg.
DSP Report: Generating DSP muli13/multiply_unit/q2_reg, operation Mode is: (A''*B'')'.
DSP Report: register muli13/multiply_unit/b_reg_reg is absorbed into DSP muli13/multiply_unit/q2_reg.
DSP Report: register muli13/multiply_unit/q0_reg is absorbed into DSP muli13/multiply_unit/q2_reg.
DSP Report: register muli13/multiply_unit/a_reg_reg is absorbed into DSP muli13/multiply_unit/q2_reg.
DSP Report: register muli13/multiply_unit/q0_reg is absorbed into DSP muli13/multiply_unit/q2_reg.
DSP Report: register muli13/multiply_unit/q2_reg is absorbed into DSP muli13/multiply_unit/q2_reg.
DSP Report: register muli13/multiply_unit/q1_reg is absorbed into DSP muli13/multiply_unit/q2_reg.
DSP Report: operator muli13/multiply_unit/mul is absorbed into DSP muli13/multiply_unit/q2_reg.
DSP Report: Generating DSP muli14/multiply_unit/q2_reg, operation Mode is: (A''*B'')'.
DSP Report: register muli14/multiply_unit/b_reg_reg is absorbed into DSP muli14/multiply_unit/q2_reg.
DSP Report: register muli14/multiply_unit/q0_reg is absorbed into DSP muli14/multiply_unit/q2_reg.
DSP Report: register muli14/multiply_unit/a_reg_reg is absorbed into DSP muli14/multiply_unit/q2_reg.
DSP Report: register muli14/multiply_unit/q0_reg is absorbed into DSP muli14/multiply_unit/q2_reg.
DSP Report: register muli14/multiply_unit/q2_reg is absorbed into DSP muli14/multiply_unit/q2_reg.
DSP Report: register muli14/multiply_unit/q1_reg is absorbed into DSP muli14/multiply_unit/q2_reg.
DSP Report: operator muli14/multiply_unit/mul is absorbed into DSP muli14/multiply_unit/q2_reg.
DSP Report: Generating DSP muli0/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: Generating DSP muli0/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register muli0/multiply_unit/q1_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: register muli0/multiply_unit/q1_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: Generating DSP muli0/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q2_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q2_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q1_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: Generating DSP muli1/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q0_reg.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q0_reg.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q0_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q0_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q0_reg.
DSP Report: Generating DSP muli1/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register muli1/multiply_unit/q1_reg is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: register muli1/multiply_unit/q1_reg is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: Generating DSP muli1/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: register muli1/multiply_unit/q2_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: register muli1/multiply_unit/q2_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: register muli1/multiply_unit/q1_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: Generating DSP muli2/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register muli2/multiply_unit/q0_reg is absorbed into DSP muli2/multiply_unit/q0_reg.
DSP Report: register muli2/multiply_unit/q0_reg is absorbed into DSP muli2/multiply_unit/q0_reg.
DSP Report: register muli2/multiply_unit/q0_reg is absorbed into DSP muli2/multiply_unit/q0_reg.
DSP Report: operator muli2/multiply_unit/mul is absorbed into DSP muli2/multiply_unit/q0_reg.
DSP Report: operator muli2/multiply_unit/mul is absorbed into DSP muli2/multiply_unit/q0_reg.
DSP Report: Generating DSP muli2/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register muli2/multiply_unit/q1_reg is absorbed into DSP muli2/multiply_unit/q1_reg.
DSP Report: register muli2/multiply_unit/q1_reg is absorbed into DSP muli2/multiply_unit/q1_reg.
DSP Report: register muli2/multiply_unit/q0_reg is absorbed into DSP muli2/multiply_unit/q1_reg.
DSP Report: operator muli2/multiply_unit/mul is absorbed into DSP muli2/multiply_unit/q1_reg.
DSP Report: operator muli2/multiply_unit/mul is absorbed into DSP muli2/multiply_unit/q1_reg.
DSP Report: Generating DSP muli2/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register muli2/multiply_unit/q0_reg is absorbed into DSP muli2/multiply_unit/q2_reg.
DSP Report: register muli2/multiply_unit/q2_reg is absorbed into DSP muli2/multiply_unit/q2_reg.
DSP Report: register muli2/multiply_unit/q0_reg is absorbed into DSP muli2/multiply_unit/q2_reg.
DSP Report: register muli2/multiply_unit/q2_reg is absorbed into DSP muli2/multiply_unit/q2_reg.
DSP Report: register muli2/multiply_unit/q1_reg is absorbed into DSP muli2/multiply_unit/q2_reg.
DSP Report: operator muli2/multiply_unit/mul is absorbed into DSP muli2/multiply_unit/q2_reg.
DSP Report: operator muli2/multiply_unit/mul is absorbed into DSP muli2/multiply_unit/q2_reg.
INFO: [Synth 8-3886] merging instance 'fork9/generateBlocks[1].regblock/reg_value_reg' (FDP) to 'fork9/generateBlocks[0].regblock/reg_value_reg'
INFO: [Synth 8-3886] merging instance 'fork9/generateBlocks[2].regblock/reg_value_reg' (FDP) to 'fork9/generateBlocks[0].regblock/reg_value_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fork9/generateBlocks[0].regblock/reg_value_reg )
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[47]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[46]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[45]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[44]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[43]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[42]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[41]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[40]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[39]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[38]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[37]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[36]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[35]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[34]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[33]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[32]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[31]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[30]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[29]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[28]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[27]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[26]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[25]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[24]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[23]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[22]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[21]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[20]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[19]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[18]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[17]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[47]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[46]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[45]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[44]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[43]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[42]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[41]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[40]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[39]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[38]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[37]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[36]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[35]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[34]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[33]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[32]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[31]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[30]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[29]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[28]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[27]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[26]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[25]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[24]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[23]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[22]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[21]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[20]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[19]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[18]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[17]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[47]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[46]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[45]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[44]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[43]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[42]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[41]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[40]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[39]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[38]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[37]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[36]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[35]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[34]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[33]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[32]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[31]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[30]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[29]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[28]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[27]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[26]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[25]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[24]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[23]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[22]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[21]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[20]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[19]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[18]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[17]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[47]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[46]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[45]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[44]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[43]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[42]) is unused and will be removed from module video_filter.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[41]) is unused and will be removed from module video_filter.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[12]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[13]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[14]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[15]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[16]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[17]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[18]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[19]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[20]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[21]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[22]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[23]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[24]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[25]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[26]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[27]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[28]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[29]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[30]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[0][12]' (FDE) to 'tehb15/fifo/Memory_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[1][12]' (FDE) to 'tehb15/fifo/Memory_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[2][12]' (FDE) to 'tehb15/fifo/Memory_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[0][13]' (FDE) to 'tehb15/fifo/Memory_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[1][13]' (FDE) to 'tehb15/fifo/Memory_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[2][13]' (FDE) to 'tehb15/fifo/Memory_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[0][14]' (FDE) to 'tehb15/fifo/Memory_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[1][14]' (FDE) to 'tehb15/fifo/Memory_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[2][14]' (FDE) to 'tehb15/fifo/Memory_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[0][15]' (FDE) to 'tehb15/fifo/Memory_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[1][15]' (FDE) to 'tehb15/fifo/Memory_reg[1][16]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[2][15]' (FDE) to 'tehb15/fifo/Memory_reg[2][16]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[0][16]' (FDE) to 'tehb15/fifo/Memory_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[1][16]' (FDE) to 'tehb15/fifo/Memory_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[2][16]' (FDE) to 'tehb15/fifo/Memory_reg[2][17]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[0][17]' (FDE) to 'tehb15/fifo/Memory_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[1][17]' (FDE) to 'tehb15/fifo/Memory_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[2][17]' (FDE) to 'tehb15/fifo/Memory_reg[2][18]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[0][18]' (FDE) to 'tehb15/fifo/Memory_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[1][18]' (FDE) to 'tehb15/fifo/Memory_reg[1][19]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[2][18]' (FDE) to 'tehb15/fifo/Memory_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[0][19]' (FDE) to 'tehb15/fifo/Memory_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[1][19]' (FDE) to 'tehb15/fifo/Memory_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[2][19]' (FDE) to 'tehb15/fifo/Memory_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[0][20]' (FDE) to 'tehb15/fifo/Memory_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[1][20]' (FDE) to 'tehb15/fifo/Memory_reg[1][21]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[2][20]' (FDE) to 'tehb15/fifo/Memory_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[0][21]' (FDE) to 'tehb15/fifo/Memory_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[1][21]' (FDE) to 'tehb15/fifo/Memory_reg[1][22]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[2][21]' (FDE) to 'tehb15/fifo/Memory_reg[2][22]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[0][22]' (FDE) to 'tehb15/fifo/Memory_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[1][22]' (FDE) to 'tehb15/fifo/Memory_reg[1][23]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[2][22]' (FDE) to 'tehb15/fifo/Memory_reg[2][23]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[0][23]' (FDE) to 'tehb15/fifo/Memory_reg[0][24]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[1][23]' (FDE) to 'tehb15/fifo/Memory_reg[1][24]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[2][23]' (FDE) to 'tehb15/fifo/Memory_reg[2][24]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[0][24]' (FDE) to 'tehb15/fifo/Memory_reg[0][25]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[1][24]' (FDE) to 'tehb15/fifo/Memory_reg[1][25]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[2][24]' (FDE) to 'tehb15/fifo/Memory_reg[2][25]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[0][25]' (FDE) to 'tehb15/fifo/Memory_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[1][25]' (FDE) to 'tehb15/fifo/Memory_reg[1][26]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[2][25]' (FDE) to 'tehb15/fifo/Memory_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[0][26]' (FDE) to 'tehb15/fifo/Memory_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[1][26]' (FDE) to 'tehb15/fifo/Memory_reg[1][27]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[2][26]' (FDE) to 'tehb15/fifo/Memory_reg[2][27]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[0][27]' (FDE) to 'tehb15/fifo/Memory_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[1][27]' (FDE) to 'tehb15/fifo/Memory_reg[1][28]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[2][27]' (FDE) to 'tehb15/fifo/Memory_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[0][28]' (FDE) to 'tehb15/fifo/Memory_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[1][28]' (FDE) to 'tehb15/fifo/Memory_reg[1][29]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[2][28]' (FDE) to 'tehb15/fifo/Memory_reg[2][29]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[0][29]' (FDE) to 'tehb15/fifo/Memory_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[1][29]' (FDE) to 'tehb15/fifo/Memory_reg[1][30]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[2][29]' (FDE) to 'tehb15/fifo/Memory_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[0][30]' (FDE) to 'tehb15/fifo/Memory_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[1][30]' (FDE) to 'tehb15/fifo/Memory_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'tehb15/fifo/Memory_reg[2][30]' (FDE) to 'tehb15/fifo/Memory_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[12]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[13]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[14]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[15]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[16]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[17]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[18]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[19]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[20]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[21]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[22]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[23]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[24]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[25]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[26]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[27]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[28]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[29]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[30]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'tehb6/fifo/Memory_reg[1][5]' (FDE) to 'tehb6/fifo/Memory_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'tehb6/fifo/Memory_reg[0][5]' (FDE) to 'tehb6/fifo/Memory_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'tehb6/fifo/Memory_reg[1][6]' (FDE) to 'tehb6/fifo/Memory_reg[1][7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fork8/generateBlocks[0].regblock/reg_value_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 2136.680 ; gain = 397.957 ; free physical = 188238 ; free virtual = 249695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mul_4_stage  | (A''*B'')'         | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mul_4_stage  | (A''*B'')'         | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mul_4_stage  | (A''*B'')'         | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mul_4_stage  | (A''*B'')'         | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mul_4_stage  | (A''*B'')'         | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mul_4_stage  | (A''*B'')'         | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|video_filter | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|video_filter | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|video_filter | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|video_filter | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|video_filter | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|video_filter | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|video_filter | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|video_filter | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|video_filter | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+-------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 2136.680 ; gain = 397.957 ; free physical = 188069 ; free virtual = 249526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:02 . Memory (MB): peak = 2136.680 ; gain = 397.957 ; free physical = 188051 ; free virtual = 249508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:05 . Memory (MB): peak = 2142.707 ; gain = 403.984 ; free physical = 188124 ; free virtual = 249581
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop oehb13/data_reg_reg[6] is being inverted and renamed to oehb13/data_reg_reg[6]_inv.
INFO: [Synth 8-6064] Net mux9_dataOutArray_0[5] is driving 150 big block pins (URAM, BRAM and DSP loads). Created 15 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:07 . Memory (MB): peak = 2148.648 ; gain = 409.926 ; free physical = 188122 ; free virtual = 249579
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:07 . Memory (MB): peak = 2148.648 ; gain = 409.926 ; free physical = 188122 ; free virtual = 249579
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:08 . Memory (MB): peak = 2148.648 ; gain = 409.926 ; free physical = 188122 ; free virtual = 249579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:08 . Memory (MB): peak = 2148.648 ; gain = 409.926 ; free physical = 188122 ; free virtual = 249579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:08 . Memory (MB): peak = 2148.648 ; gain = 409.926 ; free physical = 188122 ; free virtual = 249579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:08 . Memory (MB): peak = 2148.648 ; gain = 409.926 ; free physical = 188122 ; free virtual = 249579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    74|
|2     |DSP48E1   |     6|
|3     |DSP48E1_4 |     3|
|4     |DSP48E1_5 |     3|
|5     |DSP48E1_6 |     3|
|6     |LUT1      |     9|
|7     |LUT2      |   261|
|8     |LUT3      |   385|
|9     |LUT4      |   173|
|10    |LUT5      |   448|
|11    |LUT6      |   439|
|12    |FDCE      |   816|
|13    |FDPE      |    62|
|14    |FDRE      |   552|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------------------+------------------------------------+------+
|      |Instance                           |Module                              |Cells |
+------+-----------------------------------+------------------------------------+------+
|1     |top                                |                                    |  3234|
|2     |  mux7                             |mux                                 |    14|
|3     |    tehb1                          |TEHB__parameterized1_79             |    14|
|4     |  cmpi2                            |icmp_ult_op                         |     3|
|5     |  fork13                           |fork__parameterized7                |     8|
|6     |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_154         |     1|
|7     |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_155         |     2|
|8     |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_156         |     2|
|9     |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_157         |     2|
|10    |    \generateBlocks[4].regblock    |eagerFork_RegisterBLock_158         |     1|
|11    |  addi10                           |add_op                              |    10|
|12    |  addi11                           |add_op_0                            |    10|
|13    |  addi12                           |add_op_1                            |    15|
|14    |  addi13                           |add_op_2                            |    10|
|15    |  addi14                           |add_op__parameterized0              |     6|
|16    |  addi15                           |add_op__parameterized0_3            |     6|
|17    |  addi8                            |add_op_4                            |    15|
|18    |  addi9                            |add_op_5                            |    10|
|19    |  cmpi3                            |icmp_ult_op_6                       |     3|
|20    |  control_merge4                   |cntrlMerge                          |    12|
|21    |    fork_C1                        |fork__parameterized0_179            |     5|
|22    |      \generateBlocks[0].regblock  |eagerFork_RegisterBLock_181         |     3|
|23    |      \generateBlocks[1].regblock  |eagerFork_RegisterBLock_182         |     2|
|24    |    oehb1                          |TEHB__parameterized0_180            |     7|
|25    |  control_merge5                   |cntrlMerge_7                        |    27|
|26    |    fork_C1                        |fork__parameterized0                |    16|
|27    |      \generateBlocks[0].regblock  |eagerFork_RegisterBLock_177         |     3|
|28    |      \generateBlocks[1].regblock  |eagerFork_RegisterBLock_178         |    13|
|29    |    oehb1                          |TEHB__parameterized0_176            |    11|
|30    |  fork0                            |\fork                               |     2|
|31    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_174         |     1|
|32    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_175         |     1|
|33    |  fork1                            |fork__parameterized1                |    10|
|34    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_171         |     1|
|35    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_172         |     3|
|36    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_173         |     6|
|37    |  fork10                           |fork__parameterized5                |   102|
|38    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_168         |    33|
|39    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_169         |    34|
|40    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_170         |    34|
|41    |    genericOr                      |orN__parameterized0                 |     1|
|42    |  fork11                           |fork__parameterized2                |    28|
|43    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_161         |     4|
|44    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_162         |     4|
|45    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_163         |     5|
|46    |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_164         |     4|
|47    |    \generateBlocks[4].regblock    |eagerFork_RegisterBLock_165         |     4|
|48    |    \generateBlocks[5].regblock    |eagerFork_RegisterBLock_166         |     4|
|49    |    \generateBlocks[6].regblock    |eagerFork_RegisterBLock_167         |     3|
|50    |  fork12                           |fork__parameterized6                |     3|
|51    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_159         |     1|
|52    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_160         |     2|
|53    |  fork14                           |fork__parameterized6_8              |     4|
|54    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_152         |     3|
|55    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_153         |     1|
|56    |  fork15                           |fork__parameterized4                |    10|
|57    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_148         |     1|
|58    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_149         |     2|
|59    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_150         |     3|
|60    |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_151         |     4|
|61    |  fork2                            |fork_9                              |    10|
|62    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_146         |     9|
|63    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_147         |     1|
|64    |  fork3                            |fork__parameterized2_10             |    36|
|65    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_139         |     2|
|66    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_140         |     9|
|67    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_141         |     5|
|68    |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_142         |     2|
|69    |    \generateBlocks[4].regblock    |eagerFork_RegisterBLock_143         |     6|
|70    |    \generateBlocks[5].regblock    |eagerFork_RegisterBLock_144         |     3|
|71    |    \generateBlocks[6].regblock    |eagerFork_RegisterBLock_145         |     9|
|72    |  fork4                            |fork__parameterized3                |     9|
|73    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_135         |     1|
|74    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_136         |     2|
|75    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_137         |     3|
|76    |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_138         |     3|
|77    |  fork5                            |fork__parameterized3_11             |     9|
|78    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_131         |     3|
|79    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_132         |     2|
|80    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_133         |     2|
|81    |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_134         |     2|
|82    |  fork6                            |fork__parameterized2_12             |    23|
|83    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_124         |     5|
|84    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_125         |     3|
|85    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_126         |     2|
|86    |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_127         |     3|
|87    |    \generateBlocks[4].regblock    |eagerFork_RegisterBLock_128         |     3|
|88    |    \generateBlocks[5].regblock    |eagerFork_RegisterBLock_129         |     3|
|89    |    \generateBlocks[6].regblock    |eagerFork_RegisterBLock_130         |     4|
|90    |  fork7                            |fork__parameterized4_13             |    13|
|91    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_120         |     7|
|92    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_121         |     2|
|93    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_122         |     2|
|94    |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_123         |     2|
|95    |  fork8                            |fork_14                             |     5|
|96    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock             |     5|
|97    |  mc_load0                         |mc_load_op                          |   138|
|98    |    Buffer_1                       |TEHB_118                            |    30|
|99    |    Buffer_2                       |TEHB_119                            |   108|
|100   |  mc_load1                         |mc_load_op_15                       |   138|
|101   |    Buffer_1                       |TEHB_116                            |    30|
|102   |    Buffer_2                       |TEHB_117                            |   108|
|103   |  mc_load2                         |mc_load_op_16                       |   138|
|104   |    Buffer_1                       |TEHB_114                            |    30|
|105   |    Buffer_2                       |TEHB_115                            |   108|
|106   |  mc_store0                        |mc_store_op                         |     1|
|107   |    join_write                     |join_113                            |     1|
|108   |  mc_store1                        |mc_store_op_17                      |     1|
|109   |    join_write                     |join_112                            |     1|
|110   |  mc_store2                        |mc_store_op_18                      |     1|
|111   |    join_write                     |\join                               |     1|
|112   |  mem_controller0                  |MemCont                             |   177|
|113   |    read_arbiter                   |read_memory_arbiter_110             |    68|
|114   |      data                         |read_data_signals_111               |    68|
|115   |  mem_controller1                  |MemCont_19                          |   178|
|116   |    read_arbiter                   |read_memory_arbiter_108             |    68|
|117   |      data                         |read_data_signals_109               |    68|
|118   |  mem_controller2                  |MemCont_20                          |   178|
|119   |    read_arbiter                   |read_memory_arbiter                 |    68|
|120   |      data                         |read_data_signals                   |    68|
|121   |  muli0                            |mul_op__parameterized0              |    36|
|122   |    buff                           |delay_buffer_105                    |     6|
|123   |    multiply_unit                  |mul_4_stage__parameterized0_106     |    29|
|124   |    oehb                           |OEHB__parameterized0_107            |     1|
|125   |  muli1                            |mul_op__parameterized0_21           |    36|
|126   |    buff                           |delay_buffer_102                    |     6|
|127   |    multiply_unit                  |mul_4_stage__parameterized0_103     |    29|
|128   |    oehb                           |OEHB__parameterized0_104            |     1|
|129   |  muli10                           |mul_op                              |    20|
|130   |    buff                           |delay_buffer_99                     |     6|
|131   |    multiply_unit                  |mul_4_stage_100                     |     7|
|132   |    oehb                           |OEHB__parameterized0_101            |     7|
|133   |  muli11                           |mul_op_22                           |    15|
|134   |    buff                           |delay_buffer_96                     |     6|
|135   |    multiply_unit                  |mul_4_stage_97                      |     7|
|136   |    oehb                           |OEHB__parameterized0_98             |     2|
|137   |  muli12                           |mul_op_23                           |    17|
|138   |    buff                           |delay_buffer_93                     |     6|
|139   |    multiply_unit                  |mul_4_stage_94                      |     7|
|140   |    oehb                           |OEHB__parameterized0_95             |     4|
|141   |  muli13                           |mul_op_24                           |     9|
|142   |    buff                           |delay_buffer_90                     |     6|
|143   |    multiply_unit                  |mul_4_stage_91                      |     1|
|144   |    oehb                           |OEHB__parameterized0_92             |     2|
|145   |  muli14                           |mul_op_25                           |    18|
|146   |    buff                           |delay_buffer_87                     |     6|
|147   |    multiply_unit                  |mul_4_stage_88                      |     7|
|148   |    oehb                           |OEHB__parameterized0_89             |     5|
|149   |  muli2                            |mul_op__parameterized0_26           |    36|
|150   |    buff                           |delay_buffer_85                     |     6|
|151   |    multiply_unit                  |mul_4_stage__parameterized0         |    29|
|152   |    oehb                           |OEHB__parameterized0_86             |     1|
|153   |  muli9                            |mul_op_27                           |     9|
|154   |    buff                           |delay_buffer                        |     6|
|155   |    multiply_unit                  |mul_4_stage                         |     1|
|156   |    oehb                           |OEHB__parameterized0_84             |     2|
|157   |  mux1                             |mux__parameterized0                 |    65|
|158   |    tehb1                          |TEHB_83                             |    65|
|159   |  mux2                             |mux__parameterized0_28              |    65|
|160   |    tehb1                          |TEHB_82                             |    65|
|161   |  mux4                             |mux__parameterized0_29              |    65|
|162   |    tehb1                          |TEHB_81                             |    65|
|163   |  mux5                             |mux__parameterized0_30              |    65|
|164   |    tehb1                          |TEHB_80                             |    65|
|165   |  mux8                             |mux_31                              |    13|
|166   |    tehb1                          |TEHB__parameterized1_78             |    13|
|167   |  mux9                             |mux_32                              |    28|
|168   |    tehb1                          |TEHB__parameterized1_77             |    28|
|169   |  oehb0                            |OEHB                                |    33|
|170   |  oehb1                            |OEHB_33                             |    33|
|171   |  oehb10                           |OEHB__parameterized1                |     8|
|172   |  oehb11                           |OEHB__parameterized1_34             |     9|
|173   |  oehb12                           |OEHB__parameterized1_35             |    10|
|174   |  oehb13                           |OEHB__parameterized2                |    26|
|175   |  oehb14                           |OEHB__parameterized0                |     1|
|176   |  oehb2                            |OEHB__parameterized1_36             |     7|
|177   |  oehb3                            |OEHB__parameterized1_37             |    24|
|178   |  oehb4                            |OEHB_38                             |    35|
|179   |  oehb5                            |OEHB_39                             |    40|
|180   |  oehb6                            |OEHB__parameterized0_40             |     8|
|181   |  oehb7                            |OEHB__parameterized0_41             |     7|
|182   |  oehb8                            |OEHB__parameterized0_42             |     3|
|183   |  oehb9                            |OEHB__parameterized0_43             |    18|
|184   |  offset                           |start_node                          |   107|
|185   |    startBuff                      |elasticBuffer_74                    |   103|
|186   |      oehb1                        |OEHB_75                             |    34|
|187   |      tehb1                        |TEHB_76                             |    69|
|188   |  return1                          |ret_op                              |     2|
|189   |    tehb                           |TEHB__parameterized0_73             |     2|
|190   |  scale                            |start_node_44                       |   107|
|191   |    startBuff                      |elasticBuffer                       |   103|
|192   |      oehb1                        |OEHB_71                             |    34|
|193   |      tehb1                        |TEHB_72                             |    69|
|194   |  start_0                          |start_node__parameterized0          |    31|
|195   |    startBuff                      |elasticBuffer__parameterized0       |    27|
|196   |      oehb1                        |OEHB__parameterized0_69             |    25|
|197   |      tehb1                        |TEHB__parameterized0_70             |     2|
|198   |  tehb0                            |TEHB__parameterized0                |    11|
|199   |  tehb1                            |TEHB__parameterized0_45             |    11|
|200   |  tehb10                           |TEHB__parameterized0_46             |     1|
|201   |  tehb11                           |TEHB__parameterized0_47             |    11|
|202   |  tehb12                           |transpFIFO__parameterized0          |    24|
|203   |    fifo                           |elasticFifoInner__parameterized0_68 |    24|
|204   |  tehb13                           |transpFIFO__parameterized0_48       |    24|
|205   |    fifo                           |elasticFifoInner__parameterized0_67 |    24|
|206   |  tehb14                           |transpFIFO__parameterized2          |    86|
|207   |    fifo                           |elasticFifoInner__parameterized2_66 |    86|
|208   |  tehb15                           |transpFIFO__parameterized2_49       |    85|
|209   |    fifo                           |elasticFifoInner__parameterized2_65 |    85|
|210   |  tehb16                           |transpFIFO__parameterized2_50       |    85|
|211   |    fifo                           |elasticFifoInner__parameterized2    |    85|
|212   |  tehb17                           |transpFIFO__parameterized0_51       |    24|
|213   |    fifo                           |elasticFifoInner__parameterized0_64 |    24|
|214   |  tehb18                           |transpFIFO__parameterized0_52       |    24|
|215   |    fifo                           |elasticFifoInner__parameterized0    |    24|
|216   |  tehb19                           |TEHB__parameterized1                |    22|
|217   |  tehb2                            |transpFIFO                          |    29|
|218   |    fifo                           |elasticFifoInner_63                 |    29|
|219   |  tehb20                           |TEHB__parameterized0_53             |     8|
|220   |  tehb21                           |TEHB__parameterized0_54             |     8|
|221   |  tehb3                            |transpFIFO_55                       |    29|
|222   |    fifo                           |elasticFifoInner_62                 |    29|
|223   |  tehb4                            |transpFIFO_56                       |    29|
|224   |    fifo                           |elasticFifoInner_61                 |    29|
|225   |  tehb5                            |transpFIFO_57                       |    29|
|226   |    fifo                           |elasticFifoInner                    |    29|
|227   |  tehb6                            |transpFIFO__parameterized1          |    31|
|228   |    fifo                           |elasticFifoInner__parameterized1_60 |    31|
|229   |  tehb7                            |transpFIFO__parameterized1_58       |    31|
|230   |    fifo                           |elasticFifoInner__parameterized1    |    31|
|231   |  tehb8                            |TEHB                                |   132|
|232   |  tehb9                            |TEHB_59                             |   131|
+------+-----------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:08 . Memory (MB): peak = 2148.648 ; gain = 409.926 ; free physical = 188122 ; free virtual = 249579
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 431 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:01:03 . Memory (MB): peak = 2148.648 ; gain = 233.238 ; free physical = 188189 ; free virtual = 249646
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:01:08 . Memory (MB): peak = 2148.652 ; gain = 409.926 ; free physical = 188191 ; free virtual = 249648
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/video_filter/out/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2192.539 ; gain = 0.000 ; free physical = 188113 ; free virtual = 249570
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
303 Infos, 235 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:22 . Memory (MB): peak = 2192.539 ; gain = 707.797 ; free physical = 188239 ; free virtual = 249696
# report_utilization > /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/video_filter/out/synth/utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 13:45:37 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : video_filter
| Device       : 7k160tfbg484-2
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             | 1510 |     0 |    101400 |  1.49 |
|   LUT as Logic          | 1510 |     0 |    101400 |  1.49 |
|   LUT as Memory         |    0 |     0 |     35000 |  0.00 |
| Slice Registers         | 1430 |     0 |    202800 |  0.71 |
|   Register as Flip Flop | 1430 |     0 |    202800 |  0.71 |
|   Register as Latch     |    0 |     0 |    202800 |  0.00 |
| F7 Muxes                |    0 |     0 |     50700 |  0.00 |
| F8 Muxes                |    0 |     0 |     25350 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 62    |          Yes |           - |          Set |
| 816   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 552   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   15 |     0 |       600 |  2.50 |
|   DSP48E1 only |   15 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE     |  816 |        Flop & Latch |
| FDRE     |  552 |        Flop & Latch |
| LUT5     |  448 |                 LUT |
| LUT6     |  439 |                 LUT |
| LUT3     |  385 |                 LUT |
| LUT2     |  261 |                 LUT |
| LUT4     |  173 |                 LUT |
| CARRY4   |   74 |          CarryLogic |
| FDPE     |   62 |        Flop & Latch |
| DSP48E1  |   15 |    Block Arithmetic |
| LUT1     |    9 |                 LUT |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/video_filter/out/synth/timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 13:45:43 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : video_filter
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.675ns  (required time - arrival time)
  Source:                 oehb13/data_reg_reg[6]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            oehb3/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 0.779ns (17.834%)  route 3.589ns (82.166%))
  Logic Levels:           8  (CARRY4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1444, unset)         0.537     0.537    oehb13/clk
                         FDPE                                         r  oehb13/data_reg_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.175     0.712 r  oehb13/data_reg_reg[6]_inv/Q
                         net (fo=1, unplaced)         0.668     1.380    cmpi3/S[2]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.303     1.683 f  cmpi3/validArray_reg[0]_i_4/CO[3]
                         net (fo=17, unplaced)        0.684     2.367    start_0/startBuff/oehb1/dataOutArray[0][0]
                         LUT6 (Prop_lut6_I2_O)        0.043     2.410 r  start_0/startBuff/oehb1/data_reg[5]_i_4__1/O
                         net (fo=24, unplaced)        0.334     2.744    control_merge5/oehb1/data_reg_reg[0]_3
                         LUT6 (Prop_lut6_I2_O)        0.043     2.787 f  control_merge5/oehb1/data_reg[5]_i_5/O
                         net (fo=31, unplaced)        0.340     3.127    control_merge5/fork_C1/generateBlocks[1].regblock/data_reg_reg[0]
                         LUT6 (Prop_lut6_I3_O)        0.043     3.170 r  control_merge5/fork_C1/generateBlocks[1].regblock/reg_value_i_3__7/O
                         net (fo=2, unplaced)         0.281     3.451    oehb3/reg_value_i_2__8_0
                         LUT6 (Prop_lut6_I1_O)        0.043     3.494 f  oehb3/reg_value_i_4__1/O
                         net (fo=1, unplaced)         0.359     3.853    oehb3/reg_value_i_4__1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.896 f  oehb3/reg_value_i_2__8/O
                         net (fo=8, unplaced)         0.308     4.204    fork3/generateBlocks[6].regblock/forkStop
                         LUT5 (Prop_lut5_I2_O)        0.043     4.247 f  fork3/generateBlocks[6].regblock/reg_value_i_2/O
                         net (fo=9, unplaced)         0.311     4.558    fork3/generateBlocks[4].regblock/validArray_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.043     4.601 r  fork3/generateBlocks[4].regblock/data_reg[5]_i_1__15/O
                         net (fo=6, unplaced)         0.304     4.905    oehb3/data_reg_reg[5]_2[0]
                         FDCE                                         r  oehb3/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=1444, unset)         0.510     4.510    oehb3/clk
                         FDCE                                         r  oehb3/data_reg_reg[0]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDCE (Setup_fdce_C_CE)      -0.245     4.230    oehb3/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.230    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                 -0.675    




report_timing: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2532.621 ; gain = 340.082 ; free physical = 187919 ; free virtual = 249376
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2696.809 ; gain = 164.188 ; free physical = 187908 ; free virtual = 249365

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 4f5d1756

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.809 ; gain = 0.000 ; free physical = 187908 ; free virtual = 249365

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 4f5d1756

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2696.809 ; gain = 0.000 ; free physical = 187823 ; free virtual = 249280
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 4f5d1756

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2696.809 ; gain = 0.000 ; free physical = 187823 ; free virtual = 249280
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10b627e23

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2696.809 ; gain = 0.000 ; free physical = 187822 ; free virtual = 249279
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10b627e23

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2696.809 ; gain = 0.000 ; free physical = 187822 ; free virtual = 249279
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10b627e23

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2696.809 ; gain = 0.000 ; free physical = 187821 ; free virtual = 249278
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10b627e23

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2696.809 ; gain = 0.000 ; free physical = 187821 ; free virtual = 249278
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2696.809 ; gain = 0.000 ; free physical = 187820 ; free virtual = 249277
Ending Logic Optimization Task | Checksum: 158736f98

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2696.809 ; gain = 0.000 ; free physical = 187820 ; free virtual = 249277

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 158736f98

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2696.809 ; gain = 0.000 ; free physical = 187819 ; free virtual = 249277

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 158736f98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.809 ; gain = 0.000 ; free physical = 187819 ; free virtual = 249277

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.809 ; gain = 0.000 ; free physical = 187819 ; free virtual = 249277
Ending Netlist Obfuscation Task | Checksum: 158736f98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.809 ; gain = 0.000 ; free physical = 187819 ; free virtual = 249277
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2696.809 ; gain = 164.188 ; free physical = 187819 ; free virtual = 249277
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.812 ; gain = 0.000 ; free physical = 187810 ; free virtual = 249267
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c9ca3927

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2696.812 ; gain = 0.000 ; free physical = 187810 ; free virtual = 249267
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.812 ; gain = 0.000 ; free physical = 187810 ; free virtual = 249267

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6c62a32e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.812 ; gain = 0.000 ; free physical = 187804 ; free virtual = 249261

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16331fb0e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2696.812 ; gain = 0.000 ; free physical = 187796 ; free virtual = 249253

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16331fb0e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2696.812 ; gain = 0.000 ; free physical = 187796 ; free virtual = 249253
Phase 1 Placer Initialization | Checksum: 16331fb0e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2696.812 ; gain = 0.000 ; free physical = 187796 ; free virtual = 249254

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 113ad9cd0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2704.809 ; gain = 7.996 ; free physical = 187787 ; free virtual = 249244

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2720.816 ; gain = 0.000 ; free physical = 187752 ; free virtual = 249209

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1d91317c7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2720.816 ; gain = 24.004 ; free physical = 187753 ; free virtual = 249210
Phase 2.2 Global Placement Core | Checksum: 145bffc08

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2720.816 ; gain = 24.004 ; free physical = 187753 ; free virtual = 249210
Phase 2 Global Placement | Checksum: 145bffc08

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2720.816 ; gain = 24.004 ; free physical = 187754 ; free virtual = 249211

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 146b2143b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2720.816 ; gain = 24.004 ; free physical = 187755 ; free virtual = 249212

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11bfb9bf7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2720.816 ; gain = 24.004 ; free physical = 187754 ; free virtual = 249211

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e54fb14b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2720.816 ; gain = 24.004 ; free physical = 187754 ; free virtual = 249211

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: a3572d86

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2720.816 ; gain = 24.004 ; free physical = 187754 ; free virtual = 249211

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: a1be17dc

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 2720.816 ; gain = 24.004 ; free physical = 187753 ; free virtual = 249210

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1d7b42038

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2720.816 ; gain = 24.004 ; free physical = 187747 ; free virtual = 249204

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 14aa2b5c8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2720.816 ; gain = 24.004 ; free physical = 187747 ; free virtual = 249204

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: a928a806

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2720.816 ; gain = 24.004 ; free physical = 187747 ; free virtual = 249204

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1985d568b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 2720.816 ; gain = 24.004 ; free physical = 187747 ; free virtual = 249204
Phase 3 Detail Placement | Checksum: 1985d568b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 2720.816 ; gain = 24.004 ; free physical = 187747 ; free virtual = 249204

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14781c7f6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 14781c7f6

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 2720.816 ; gain = 24.004 ; free physical = 187746 ; free virtual = 249203
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.183. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1338a07fa

Time (s): cpu = 00:01:07 ; elapsed = 00:00:43 . Memory (MB): peak = 2720.816 ; gain = 24.004 ; free physical = 187736 ; free virtual = 249193
Phase 4.1 Post Commit Optimization | Checksum: 1338a07fa

Time (s): cpu = 00:01:07 ; elapsed = 00:00:43 . Memory (MB): peak = 2720.816 ; gain = 24.004 ; free physical = 187736 ; free virtual = 249193

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1338a07fa

Time (s): cpu = 00:01:07 ; elapsed = 00:00:43 . Memory (MB): peak = 2720.816 ; gain = 24.004 ; free physical = 187738 ; free virtual = 249196

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1338a07fa

Time (s): cpu = 00:01:07 ; elapsed = 00:00:43 . Memory (MB): peak = 2720.816 ; gain = 24.004 ; free physical = 187738 ; free virtual = 249196

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2720.816 ; gain = 0.000 ; free physical = 187738 ; free virtual = 249196
Phase 4.4 Final Placement Cleanup | Checksum: ff9ef1a5

Time (s): cpu = 00:01:07 ; elapsed = 00:00:43 . Memory (MB): peak = 2720.816 ; gain = 24.004 ; free physical = 187738 ; free virtual = 249196
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ff9ef1a5

Time (s): cpu = 00:01:07 ; elapsed = 00:00:43 . Memory (MB): peak = 2720.816 ; gain = 24.004 ; free physical = 187738 ; free virtual = 249196
Ending Placer Task | Checksum: e2e41690

Time (s): cpu = 00:01:07 ; elapsed = 00:00:43 . Memory (MB): peak = 2720.816 ; gain = 24.004 ; free physical = 187738 ; free virtual = 249196
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:12 ; elapsed = 00:00:50 . Memory (MB): peak = 2720.816 ; gain = 24.008 ; free physical = 187767 ; free virtual = 249224
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2720.816 ; gain = 0.000 ; free physical = 187735 ; free virtual = 249192

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.140 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 14913f41e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2720.816 ; gain = 0.000 ; free physical = 187743 ; free virtual = 249200
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.140 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 14913f41e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2720.816 ; gain = 0.000 ; free physical = 187743 ; free virtual = 249200

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 14913f41e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2720.816 ; gain = 0.000 ; free physical = 187743 ; free virtual = 249200

Phase 4 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 4 Rewire | Checksum: 14913f41e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2720.816 ; gain = 0.000 ; free physical = 187743 ; free virtual = 249200

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: 14913f41e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2720.816 ; gain = 0.000 ; free physical = 187743 ; free virtual = 249200

Phase 6 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 6 DSP Register Optimization | Checksum: 14913f41e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2720.816 ; gain = 0.000 ; free physical = 187743 ; free virtual = 249200

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 7 BRAM Register Optimization | Checksum: 14913f41e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2720.816 ; gain = 0.000 ; free physical = 187743 ; free virtual = 249200

Phase 8 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 8 URAM Register Optimization | Checksum: 14913f41e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2720.816 ; gain = 0.000 ; free physical = 187743 ; free virtual = 249200

Phase 9 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 9 Shift Register Optimization | Checksum: 14913f41e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2720.816 ; gain = 0.000 ; free physical = 187743 ; free virtual = 249200

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 10 Critical Pin Optimization | Checksum: 14913f41e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2720.816 ; gain = 0.000 ; free physical = 187743 ; free virtual = 249200

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 14913f41e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2720.816 ; gain = 0.000 ; free physical = 187743 ; free virtual = 249200

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 14913f41e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2720.816 ; gain = 0.000 ; free physical = 187743 ; free virtual = 249200
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2720.816 ; gain = 0.000 ; free physical = 187745 ; free virtual = 249202
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.140 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2720.816 ; gain = 0.000 ; free physical = 187745 ; free virtual = 249202
Ending Physical Synthesis Task | Checksum: 14913f41e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2720.816 ; gain = 0.000 ; free physical = 187745 ; free virtual = 249202
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d488eceb ConstDB: 0 ShapeSum: ad05d7e1 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "scale_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "scale_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelB_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelB_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelR_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelR_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelR_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelR_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelR_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelR_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelR_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelR_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelR_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelR_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelR_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelR_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelR_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelR_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelR_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelR_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelR_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelR_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelR_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelR_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelR_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelR_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelR_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelR_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelR_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelR_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelR_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelR_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "pixelR_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pixelR_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 12dbc4edc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2890.469 ; gain = 69.656 ; free physical = 187609 ; free virtual = 249066
Post Restoration Checksum: NetGraph: afb2dbf3 NumContArr: 7e0972e9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12dbc4edc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2906.281 ; gain = 85.469 ; free physical = 187609 ; free virtual = 249066

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12dbc4edc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2917.281 ; gain = 96.469 ; free physical = 187573 ; free virtual = 249030

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12dbc4edc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2917.281 ; gain = 96.469 ; free physical = 187573 ; free virtual = 249030
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10d39686d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 2928.102 ; gain = 107.289 ; free physical = 187571 ; free virtual = 249028
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.338  | TNS=0.000  | WHS=-0.139 | THS=-44.007|

Phase 2 Router Initialization | Checksum: 1933a0290

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 2928.102 ; gain = 107.289 ; free physical = 187567 ; free virtual = 249025

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2908
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2908
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 224e474a5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2929.102 ; gain = 108.289 ; free physical = 187555 ; free virtual = 249012

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 424
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.121  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11ef43c85

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2929.102 ; gain = 108.289 ; free physical = 187549 ; free virtual = 249006
Phase 4 Rip-up And Reroute | Checksum: 11ef43c85

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2929.102 ; gain = 108.289 ; free physical = 187549 ; free virtual = 249006

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 11ef43c85

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2929.102 ; gain = 108.289 ; free physical = 187549 ; free virtual = 249006

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11ef43c85

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2929.102 ; gain = 108.289 ; free physical = 187549 ; free virtual = 249006
Phase 5 Delay and Skew Optimization | Checksum: 11ef43c85

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2929.102 ; gain = 108.289 ; free physical = 187549 ; free virtual = 249006

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: b46eb3c6

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 2929.102 ; gain = 108.289 ; free physical = 187549 ; free virtual = 249006
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.206  | TNS=0.000  | WHS=0.078  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 112ca7c75

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 2929.102 ; gain = 108.289 ; free physical = 187549 ; free virtual = 249006
Phase 6 Post Hold Fix | Checksum: 112ca7c75

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 2929.102 ; gain = 108.289 ; free physical = 187549 ; free virtual = 249006

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.215302 %
  Global Horizontal Routing Utilization  = 0.303836 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: a2993eac

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 2929.102 ; gain = 108.289 ; free physical = 187548 ; free virtual = 249005

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a2993eac

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 2931.102 ; gain = 110.289 ; free physical = 187547 ; free virtual = 249004

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 418d98fe

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 2931.102 ; gain = 110.289 ; free physical = 187547 ; free virtual = 249004

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.206  | TNS=0.000  | WHS=0.078  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 418d98fe

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 2931.102 ; gain = 110.289 ; free physical = 187548 ; free virtual = 249005
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 2931.102 ; gain = 110.289 ; free physical = 187589 ; free virtual = 249046

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 2931.102 ; gain = 210.285 ; free physical = 187589 ; free virtual = 249046
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# report_utilization > /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/video_filter/out/synth/utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 13:47:28 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : video_filter
| Device       : 7k160tfbg484-2
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              | 1506 |     0 |    101400 |  1.49 |
|   LUT as Logic          | 1506 |     0 |    101400 |  1.49 |
|   LUT as Memory         |    0 |     0 |     35000 |  0.00 |
| Slice Registers         | 1430 |     0 |    202800 |  0.71 |
|   Register as Flip Flop | 1430 |     0 |    202800 |  0.71 |
|   Register as Latch     |    0 |     0 |    202800 |  0.00 |
| F7 Muxes                |    0 |     0 |     50700 |  0.00 |
| F8 Muxes                |    0 |     0 |     25350 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 62    |          Yes |           - |          Set |
| 816   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 552   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |  495 |     0 |     25350 |  1.95 |
|   SLICEL                                   |  263 |     0 |           |       |
|   SLICEM                                   |  232 |     0 |           |       |
| LUT as Logic                               | 1506 |     0 |    101400 |  1.49 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     | 1297 |       |           |       |
|   using O5 and O6                          |  209 |       |           |       |
| LUT as Memory                              |    0 |     0 |     35000 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            | 1430 |     0 |    202800 |  0.71 |
|   Register driven from within the Slice    |  845 |       |           |       |
|   Register driven from outside the Slice   |  585 |       |           |       |
|     LUT in front of the register is unused |  290 |       |           |       |
|     LUT in front of the register is used   |  295 |       |           |       |
| Unique Control Sets                        |   60 |       |     25350 |  0.24 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   15 |     0 |       600 |  2.50 |
|   DSP48E1 only |   15 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE     |  816 |        Flop & Latch |
| FDRE     |  552 |        Flop & Latch |
| LUT5     |  448 |                 LUT |
| LUT6     |  439 |                 LUT |
| LUT3     |  385 |                 LUT |
| LUT2     |  261 |                 LUT |
| LUT4     |  173 |                 LUT |
| CARRY4   |   74 |          CarryLogic |
| FDPE     |   62 |        Flop & Latch |
| DSP48E1  |   15 |    Block Arithmetic |
| LUT1     |    9 |                 LUT |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/video_filter/out/synth/timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 13:47:29 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : video_filter
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 oehb13/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            oehb3/data_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.930ns (26.518%)  route 2.577ns (73.482%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 5.154 - 4.000 ) 
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1444, unset)         1.286     1.286    oehb13/clk
    SLICE_X10Y104        FDCE                                         r  oehb13/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDCE (Prop_fdce_C_Q)         0.236     1.522 r  oehb13/data_reg_reg[2]/Q
                         net (fo=4, routed)           0.323     1.845    cmpi3/Q[1]
    SLICE_X11Y104        LUT2 (Prop_lut2_I0_O)        0.126     1.971 r  cmpi3/validArray[0]_i_9/O
                         net (fo=1, routed)           0.000     1.971    cmpi3/validArray[0]_i_9_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.238 r  cmpi3/validArray_reg[0]_i_4/CO[3]
                         net (fo=17, routed)          0.413     2.652    control_merge4/oehb1/dataOutArray[0][0]
    SLICE_X11Y106        LUT6 (Prop_lut6_I1_O)        0.043     2.695 f  control_merge4/oehb1/data_reg[0]_i_2__5/O
                         net (fo=21, routed)          0.333     3.027    tehb1/control_merge4_dataOutArray_1
    SLICE_X10Y108        LUT4 (Prop_lut4_I0_O)        0.043     3.070 r  tehb1/reg_value_i_6/O
                         net (fo=2, routed)           0.239     3.309    tehb20/reg_value_i_2__13
    SLICE_X11Y108        LUT6 (Prop_lut6_I3_O)        0.043     3.352 r  tehb20/reg_value_i_15/O
                         net (fo=1, routed)           0.229     3.581    tehb17/fifo/reg_value_i_2__8
    SLICE_X11Y107        LUT6 (Prop_lut6_I3_O)        0.043     3.624 f  tehb17/fifo/reg_value_i_7/O
                         net (fo=1, routed)           0.437     4.060    oehb3/reg_value_reg_5
    SLICE_X12Y103        LUT6 (Prop_lut6_I3_O)        0.043     4.103 f  oehb3/reg_value_i_2__8/O
                         net (fo=8, routed)           0.208     4.311    fork3/generateBlocks[6].regblock/forkStop
    SLICE_X15Y103        LUT5 (Prop_lut5_I2_O)        0.043     4.354 f  fork3/generateBlocks[6].regblock/reg_value_i_2/O
                         net (fo=9, routed)           0.202     4.556    fork3/generateBlocks[4].regblock/validArray_reg[0]_1
    SLICE_X14Y102        LUT6 (Prop_lut6_I2_O)        0.043     4.599 r  fork3/generateBlocks[4].regblock/data_reg[5]_i_1__15/O
                         net (fo=6, routed)           0.194     4.793    oehb3/data_reg_reg[5]_2[0]
    SLICE_X13Y102        FDCE                                         r  oehb3/data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=1444, unset)         1.154     5.154    oehb3/clk
    SLICE_X13Y102        FDCE                                         r  oehb3/data_reg_reg[3]/C
                         clock pessimism              0.085     5.239    
                         clock uncertainty           -0.035     5.204    
    SLICE_X13Y102        FDCE (Setup_fdce_C_CE)      -0.201     5.003    oehb3/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.003    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                  0.210    




# exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug  3 13:47:29 2024...
