<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4240" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4240{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4240{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4240{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4240{left:69px;bottom:525px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t5_4240{left:69px;bottom:509px;letter-spacing:-0.13px;word-spacing:-0.82px;}
#t6_4240{left:69px;bottom:492px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#t7_4240{left:75px;bottom:1039px;letter-spacing:-0.21px;}
#t8_4240{left:117px;bottom:1039px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t9_4240{left:354px;bottom:1039px;letter-spacing:-0.12px;}
#ta_4240{left:354px;bottom:1022px;letter-spacing:-0.12px;}
#tb_4240{left:634px;bottom:1039px;letter-spacing:-0.12px;}
#tc_4240{left:75px;bottom:998px;letter-spacing:-0.21px;}
#td_4240{left:117px;bottom:998px;letter-spacing:-0.13px;word-spacing:0.01px;}
#te_4240{left:354px;bottom:998px;letter-spacing:-0.12px;}
#tf_4240{left:354px;bottom:981px;letter-spacing:-0.12px;}
#tg_4240{left:634px;bottom:998px;letter-spacing:-0.12px;}
#th_4240{left:75px;bottom:956px;letter-spacing:-0.21px;}
#ti_4240{left:117px;bottom:956px;letter-spacing:-0.13px;}
#tj_4240{left:117px;bottom:940px;letter-spacing:-0.13px;}
#tk_4240{left:354px;bottom:956px;letter-spacing:-0.12px;word-spacing:-0.14px;}
#tl_4240{left:354px;bottom:940px;letter-spacing:-0.12px;word-spacing:-0.31px;}
#tm_4240{left:354px;bottom:923px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tn_4240{left:634px;bottom:956px;letter-spacing:-0.11px;}
#to_4240{left:75px;bottom:898px;letter-spacing:-0.21px;}
#tp_4240{left:117px;bottom:898px;letter-spacing:-0.14px;}
#tq_4240{left:354px;bottom:898px;letter-spacing:-0.12px;}
#tr_4240{left:634px;bottom:898px;letter-spacing:-0.13px;}
#ts_4240{left:75px;bottom:874px;letter-spacing:-0.21px;}
#tt_4240{left:117px;bottom:874px;letter-spacing:-0.13px;}
#tu_4240{left:354px;bottom:874px;letter-spacing:-0.12px;}
#tv_4240{left:634px;bottom:874px;letter-spacing:-0.12px;}
#tw_4240{left:634px;bottom:857px;letter-spacing:-0.12px;}
#tx_4240{left:75px;bottom:833px;letter-spacing:-0.17px;}
#ty_4240{left:117px;bottom:833px;letter-spacing:-0.15px;}
#tz_4240{left:354px;bottom:833px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t10_4240{left:634px;bottom:833px;letter-spacing:-0.12px;}
#t11_4240{left:634px;bottom:816px;letter-spacing:-0.12px;}
#t12_4240{left:75px;bottom:791px;letter-spacing:-0.17px;}
#t13_4240{left:117px;bottom:791px;letter-spacing:-0.13px;}
#t14_4240{left:354px;bottom:791px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t15_4240{left:634px;bottom:791px;letter-spacing:-0.12px;}
#t16_4240{left:634px;bottom:774px;letter-spacing:-0.11px;}
#t17_4240{left:75px;bottom:750px;letter-spacing:-0.21px;}
#t18_4240{left:117px;bottom:750px;letter-spacing:-0.11px;}
#t19_4240{left:354px;bottom:750px;letter-spacing:-0.12px;word-spacing:-0.17px;}
#t1a_4240{left:634px;bottom:750px;letter-spacing:-0.12px;}
#t1b_4240{left:75px;bottom:726px;letter-spacing:-0.21px;}
#t1c_4240{left:117px;bottom:726px;letter-spacing:-0.1px;}
#t1d_4240{left:354px;bottom:726px;letter-spacing:-0.11px;}
#t1e_4240{left:354px;bottom:709px;letter-spacing:-0.14px;}
#t1f_4240{left:634px;bottom:726px;letter-spacing:-0.12px;}
#t1g_4240{left:75px;bottom:684px;letter-spacing:-0.21px;}
#t1h_4240{left:117px;bottom:684px;letter-spacing:-0.09px;}
#t1i_4240{left:354px;bottom:684px;letter-spacing:-0.12px;}
#t1j_4240{left:634px;bottom:684px;letter-spacing:-0.11px;}
#t1k_4240{left:75px;bottom:660px;letter-spacing:-0.18px;}
#t1l_4240{left:117px;bottom:660px;letter-spacing:-0.12px;}
#t1m_4240{left:117px;bottom:643px;letter-spacing:-0.12px;word-spacing:-0.09px;}
#t1n_4240{left:117px;bottom:626px;letter-spacing:-0.11px;}
#t1o_4240{left:117px;bottom:609px;letter-spacing:-0.12px;}
#t1p_4240{left:354px;bottom:655px;letter-spacing:-0.13px;}
#t1q_4240{left:354px;bottom:640px;letter-spacing:-0.14px;}
#t1r_4240{left:634px;bottom:660px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1s_4240{left:75px;bottom:585px;letter-spacing:-0.17px;}
#t1t_4240{left:117px;bottom:585px;letter-spacing:-0.14px;}
#t1u_4240{left:354px;bottom:585px;letter-spacing:-0.11px;}
#t1v_4240{left:634px;bottom:585px;letter-spacing:-0.13px;}
#t1w_4240{left:75px;bottom:561px;letter-spacing:-0.18px;}
#t1x_4240{left:117px;bottom:561px;letter-spacing:-0.13px;}
#t1y_4240{left:354px;bottom:561px;letter-spacing:-0.11px;}
#t1z_4240{left:634px;bottom:561px;letter-spacing:-0.13px;}
#t20_4240{left:176px;bottom:458px;letter-spacing:0.13px;word-spacing:-0.05px;}
#t21_4240{left:75px;bottom:435px;letter-spacing:-0.14px;}
#t22_4240{left:171px;bottom:435px;letter-spacing:-0.13px;}
#t23_4240{left:303px;bottom:435px;letter-spacing:-0.12px;}
#t24_4240{left:301px;bottom:419px;letter-spacing:-0.14px;}
#t25_4240{left:361px;bottom:435px;letter-spacing:-0.12px;}
#t26_4240{left:363px;bottom:419px;letter-spacing:-0.13px;}
#t27_4240{left:416px;bottom:435px;letter-spacing:-0.12px;}
#t28_4240{left:422px;bottom:419px;letter-spacing:-0.13px;}
#t29_4240{left:546px;bottom:435px;letter-spacing:-0.11px;}
#t2a_4240{left:734px;bottom:435px;letter-spacing:-0.15px;}
#t2b_4240{left:75px;bottom:394px;}
#t2c_4240{left:117px;bottom:394px;letter-spacing:-0.13px;}
#t2d_4240{left:117px;bottom:375px;letter-spacing:-0.12px;}
#t2e_4240{left:230px;bottom:373px;}
#t2f_4240{left:251px;bottom:375px;}
#t2g_4240{left:299px;bottom:394px;}
#t2h_4240{left:356px;bottom:394px;}
#t2i_4240{left:414px;bottom:394px;}
#t2j_4240{left:474px;bottom:394px;letter-spacing:-0.12px;}
#t2k_4240{left:474px;bottom:377px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2l_4240{left:673px;bottom:394px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2m_4240{left:75px;bottom:349px;}
#t2n_4240{left:117px;bottom:349px;letter-spacing:-0.13px;}
#t2o_4240{left:117px;bottom:330px;letter-spacing:-0.12px;}
#t2p_4240{left:230px;bottom:328px;}
#t2q_4240{left:251px;bottom:330px;}
#t2r_4240{left:299px;bottom:349px;}
#t2s_4240{left:356px;bottom:349px;}
#t2t_4240{left:414px;bottom:349px;}
#t2u_4240{left:474px;bottom:349px;letter-spacing:-0.12px;}
#t2v_4240{left:474px;bottom:332px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2w_4240{left:673px;bottom:349px;letter-spacing:-0.12px;word-spacing:-0.67px;}
#t2x_4240{left:673px;bottom:332px;letter-spacing:-0.12px;}
#t2y_4240{left:75px;bottom:304px;}
#t2z_4240{left:117px;bottom:304px;letter-spacing:-0.12px;}
#t30_4240{left:117px;bottom:285px;letter-spacing:-0.11px;}
#t31_4240{left:179px;bottom:283px;}
#t32_4240{left:200px;bottom:285px;}
#t33_4240{left:299px;bottom:304px;}
#t34_4240{left:356px;bottom:304px;}
#t35_4240{left:414px;bottom:304px;letter-spacing:-0.13px;}
#t36_4240{left:673px;bottom:304px;letter-spacing:-0.11px;}
#t37_4240{left:75px;bottom:259px;}
#t38_4240{left:117px;bottom:259px;letter-spacing:-0.13px;}
#t39_4240{left:299px;bottom:259px;}
#t3a_4240{left:356px;bottom:259px;}
#t3b_4240{left:414px;bottom:259px;}
#t3c_4240{left:474px;bottom:259px;letter-spacing:-0.1px;}
#t3d_4240{left:474px;bottom:242px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t3e_4240{left:673px;bottom:259px;letter-spacing:-0.12px;}
#t3f_4240{left:75px;bottom:218px;}
#t3g_4240{left:117px;bottom:218px;letter-spacing:-0.11px;}
#t3h_4240{left:117px;bottom:201px;letter-spacing:-0.11px;}
#t3i_4240{left:299px;bottom:218px;}
#t3j_4240{left:356px;bottom:218px;}
#t3k_4240{left:414px;bottom:218px;}
#t3l_4240{left:474px;bottom:218px;letter-spacing:-0.11px;word-spacing:-0.19px;}
#t3m_4240{left:474px;bottom:201px;letter-spacing:-0.1px;}
#t3n_4240{left:673px;bottom:218px;letter-spacing:-0.12px;}
#t3o_4240{left:75px;bottom:176px;}
#t3p_4240{left:117px;bottom:176px;letter-spacing:-0.11px;}
#t3q_4240{left:117px;bottom:160px;letter-spacing:-0.11px;}
#t3r_4240{left:299px;bottom:176px;}
#t3s_4240{left:356px;bottom:176px;}
#t3t_4240{left:414px;bottom:176px;}
#t3u_4240{left:474px;bottom:176px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3v_4240{left:474px;bottom:160px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3w_4240{left:673px;bottom:176px;letter-spacing:-0.12px;}
#t3x_4240{left:225px;bottom:1086px;letter-spacing:0.14px;word-spacing:-0.07px;}
#t3y_4240{left:75px;bottom:1063px;letter-spacing:-0.14px;}
#t3z_4240{left:198px;bottom:1063px;letter-spacing:-0.13px;}
#t40_4240{left:466px;bottom:1063px;letter-spacing:-0.12px;}
#t41_4240{left:716px;bottom:1063px;letter-spacing:-0.13px;}

.s1_4240{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4240{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4240{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4240{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_4240{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4240{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_4240{font-size:18px;font-family:Symbol_b5z;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4240" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4240Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4240" style="-webkit-user-select: none;"><object width="935" height="1210" data="4240/4240.svg" type="image/svg+xml" id="pdf4240" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4240" class="t s1_4240">33-78 </span><span id="t2_4240" class="t s1_4240">Vol. 3C </span>
<span id="t3_4240" class="t s2_4240">INTEL® PROCESSOR TRACE </span>
<span id="t4_4240" class="t s3_4240">Table 33-56 illustrates the packets generated in example scenarios where the operation alters the value of </span>
<span id="t5_4240" class="t s3_4240">PacketEn. Note that insertion of PSB+ is not included here, though it can be coincident with initial enabling of Intel </span>
<span id="t6_4240" class="t s3_4240">PT. See Section 33.3.7 for details. </span>
<span id="t7_4240" class="t s4_4240">15 </span><span id="t8_4240" class="t s4_4240">VM exit </span><span id="t9_4240" class="t s4_4240">Assumes system-wide tracing, see Section </span>
<span id="ta_4240" class="t s4_4240">33.5.2.1 </span>
<span id="tb_4240" class="t s4_4240">See Table 33-53 </span>
<span id="tc_4240" class="t s4_4240">16 </span><span id="td_4240" class="t s4_4240">VM entry </span><span id="te_4240" class="t s4_4240">Assumes system-wide tracing, see Section </span>
<span id="tf_4240" class="t s4_4240">33.5.2.1 </span>
<span id="tg_4240" class="t s4_4240">See Table 33-53 </span>
<span id="th_4240" class="t s4_4240">17 </span><span id="ti_4240" class="t s4_4240">ENCLU[EENTER] / ENCLU[ERESUME] / </span>
<span id="tj_4240" class="t s4_4240">ENCLU[EEXIT] / AEX/EEE </span>
<span id="tk_4240" class="t s4_4240">Only debug enclaves allow PacketEn to be set </span>
<span id="tl_4240" class="t s4_4240">during enclave execution. Assumes no change </span>
<span id="tm_4240" class="t s4_4240">to CS.L or CS.D. </span>
<span id="tn_4240" class="t s4_4240">FUP(CLIP), TIP(BLIP) </span>
<span id="to_4240" class="t s4_4240">18 </span><span id="tp_4240" class="t s4_4240">XBEGIN/XACQUIRE/XEND/XRELEASE </span><span id="tq_4240" class="t s4_4240">Does not begin/end transactional execution </span><span id="tr_4240" class="t s4_4240">None </span>
<span id="ts_4240" class="t s4_4240">19 </span><span id="tt_4240" class="t s4_4240">XBEGIN/XACQUIRE </span><span id="tu_4240" class="t s4_4240">Assumes beginning of transactional execution </span><span id="tv_4240" class="t s4_4240">MODE.TSX(InTX=1, TXAbort=0), </span>
<span id="tw_4240" class="t s4_4240">FUP(CLIP) </span>
<span id="tx_4240" class="t s4_4240">20 </span><span id="ty_4240" class="t s4_4240">XEND/XRELEASE </span><span id="tz_4240" class="t s4_4240">Completes transaction </span><span id="t10_4240" class="t s4_4240">MODE.TSX(InTX=0, TXAbort=0), </span>
<span id="t11_4240" class="t s4_4240">FUP(CLIP) </span>
<span id="t12_4240" class="t s4_4240">21 </span><span id="t13_4240" class="t s4_4240">XABORT or Asynchronous Abort </span><span id="t14_4240" class="t s4_4240">Aborts transactional execution </span><span id="t15_4240" class="t s4_4240">MODE.TSX(InTX=0, TXAbort=1), </span>
<span id="t16_4240" class="t s4_4240">FUP(CLIP), TIP(BLIP) </span>
<span id="t17_4240" class="t s4_4240">22 </span><span id="t18_4240" class="t s4_4240">INIT </span><span id="t19_4240" class="t s4_4240">On BSP. Assumes no CR3, CS.D, or CS.L update. </span><span id="t1a_4240" class="t s4_4240">FUP(NLIP), TIP(ResetLIP) </span>
<span id="t1b_4240" class="t s4_4240">23 </span><span id="t1c_4240" class="t s4_4240">INIT </span><span id="t1d_4240" class="t s4_4240">On AP, goes to wait-for-SIPI. Assumes no CR3 </span>
<span id="t1e_4240" class="t s4_4240">update. </span>
<span id="t1f_4240" class="t s4_4240">FUP(NLIP) </span>
<span id="t1g_4240" class="t s4_4240">24 </span><span id="t1h_4240" class="t s4_4240">SIPI </span><span id="t1i_4240" class="t s4_4240">Assumes no CS.D or CS.L update </span><span id="t1j_4240" class="t s4_4240">TIP.PGE(SIPI.LIP) </span>
<span id="t1k_4240" class="t s4_4240">25 </span><span id="t1l_4240" class="t s4_4240">Wake from state deeper than C0.1, P- </span>
<span id="t1m_4240" class="t s4_4240">state change, or other scenario where </span>
<span id="t1n_4240" class="t s4_4240">timing packets (MTC, CYC) may have </span>
<span id="t1o_4240" class="t s4_4240">ceased. </span>
<span id="t1p_4240" class="t s4_4240">TSC if TSCEn=1 </span>
<span id="t1q_4240" class="t s4_4240">TMA if TSCEn=MTCEn=1 </span>
<span id="t1r_4240" class="t s4_4240">TSC?, TMA?, CBR </span>
<span id="t1s_4240" class="t s4_4240">26 </span><span id="t1t_4240" class="t s4_4240">UINTR </span><span id="t1u_4240" class="t s4_4240">User interrupt handler entry. </span><span id="t1v_4240" class="t s4_4240">FUP(NLIP) </span>
<span id="t1w_4240" class="t s4_4240">27 </span><span id="t1x_4240" class="t s4_4240">UIRET </span><span id="t1y_4240" class="t s4_4240">Exiting from user interrupt handler. </span><span id="t1z_4240" class="t s4_4240">FUP(NLIP) </span>
<span id="t20_4240" class="t s5_4240">Table 33-56. Packet Generation with Operations That Alter the Value of PacketEn </span>
<span id="t21_4240" class="t s6_4240">Case </span><span id="t22_4240" class="t s6_4240">Operation </span><span id="t23_4240" class="t s6_4240">PktEn </span>
<span id="t24_4240" class="t s6_4240">Before </span>
<span id="t25_4240" class="t s6_4240">PktEn </span>
<span id="t26_4240" class="t s6_4240">After </span>
<span id="t27_4240" class="t s6_4240">CntxEn </span>
<span id="t28_4240" class="t s6_4240">After </span>
<span id="t29_4240" class="t s6_4240">Details </span><span id="t2a_4240" class="t s6_4240">Packets </span>
<span id="t2b_4240" class="t s4_4240">1 </span><span id="t2c_4240" class="t s4_4240">WRMSR/XRSTORS that </span>
<span id="t2d_4240" class="t s4_4240">changes TraceEn 0 </span><span id="t2e_4240" class="t s7_4240">→ </span><span id="t2f_4240" class="t s4_4240">1 </span>
<span id="t2g_4240" class="t s4_4240">0 </span><span id="t2h_4240" class="t s4_4240">1 </span><span id="t2i_4240" class="t s4_4240">0 </span><span id="t2j_4240" class="t s4_4240">TSC if TSCEn=1; </span>
<span id="t2k_4240" class="t s4_4240">TMA if TSCEn=MTCEn=1 </span>
<span id="t2l_4240" class="t s4_4240">TSC?, TMA?, CBR, MODE.Exec </span>
<span id="t2m_4240" class="t s4_4240">2 </span><span id="t2n_4240" class="t s4_4240">WRMSR/XRSTORS that </span>
<span id="t2o_4240" class="t s4_4240">changes TraceEn 0 </span><span id="t2p_4240" class="t s7_4240">→ </span><span id="t2q_4240" class="t s4_4240">1 </span>
<span id="t2r_4240" class="t s4_4240">0 </span><span id="t2s_4240" class="t s4_4240">1 </span><span id="t2t_4240" class="t s4_4240">1 </span><span id="t2u_4240" class="t s4_4240">TSC if TSCEn=1; </span>
<span id="t2v_4240" class="t s4_4240">TMA if TSCEn=MTCEn=1 </span>
<span id="t2w_4240" class="t s4_4240">TSC?, TMA?, CBR, MODE.Exec, </span>
<span id="t2x_4240" class="t s4_4240">TIP.PGE(NLIP) </span>
<span id="t2y_4240" class="t s4_4240">3 </span><span id="t2z_4240" class="t s4_4240">WRMSR that changes </span>
<span id="t30_4240" class="t s4_4240">TraceEn 1 </span><span id="t31_4240" class="t s7_4240">→ </span><span id="t32_4240" class="t s4_4240">0 </span>
<span id="t33_4240" class="t s4_4240">1 </span><span id="t34_4240" class="t s4_4240">0 </span><span id="t35_4240" class="t s4_4240">D.C. </span><span id="t36_4240" class="t s4_4240">FUP(CLIP), TIP.PGD() </span>
<span id="t37_4240" class="t s4_4240">4 </span><span id="t38_4240" class="t s4_4240">Taken Branch </span><span id="t39_4240" class="t s4_4240">1 </span><span id="t3a_4240" class="t s4_4240">0 </span><span id="t3b_4240" class="t s4_4240">1 </span><span id="t3c_4240" class="t s4_4240">Source is in IP filter region. </span>
<span id="t3d_4240" class="t s4_4240">Target is outside IP filter region. </span>
<span id="t3e_4240" class="t s4_4240">TIP.PGD(BLIP) </span>
<span id="t3f_4240" class="t s4_4240">5 </span><span id="t3g_4240" class="t s4_4240">Taken Branch, Interrupt, </span>
<span id="t3h_4240" class="t s4_4240">EEXIT, etc. </span>
<span id="t3i_4240" class="t s4_4240">0 </span><span id="t3j_4240" class="t s4_4240">1 </span><span id="t3k_4240" class="t s4_4240">1 </span><span id="t3l_4240" class="t s4_4240">Source is outside IP filter region. </span>
<span id="t3m_4240" class="t s4_4240">Target is in IP filter region. </span>
<span id="t3n_4240" class="t s4_4240">TIP.PGE(BLIP) </span>
<span id="t3o_4240" class="t s4_4240">6 </span><span id="t3p_4240" class="t s4_4240">Far Branch, Interrupt, EEN- </span>
<span id="t3q_4240" class="t s4_4240">TER, etc. </span>
<span id="t3r_4240" class="t s4_4240">1 </span><span id="t3s_4240" class="t s4_4240">0 </span><span id="t3t_4240" class="t s4_4240">0 </span><span id="t3u_4240" class="t s4_4240">Requires change to CPL or CR3, </span>
<span id="t3v_4240" class="t s4_4240">or entry to opt-out enclave. </span>
<span id="t3w_4240" class="t s4_4240">TIP.PGD() </span>
<span id="t3x_4240" class="t s5_4240">Table 33-55. Packet Generation under Different Example Operations </span>
<span id="t3y_4240" class="t s6_4240">Case </span><span id="t3z_4240" class="t s6_4240">Operation </span><span id="t40_4240" class="t s6_4240">Details </span><span id="t41_4240" class="t s6_4240">Packets </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
