// Seed: 1340438424
module module_0 (
    output tri id_0,
    input wand id_1,
    input uwire id_2,
    input wand id_3,
    input tri1 id_4,
    input tri1 id_5,
    input tri id_6,
    output wor id_7,
    input supply0 id_8,
    input wor id_9,
    input wand id_10,
    output wor id_11,
    input supply0 id_12,
    input supply0 id_13,
    input supply1 id_14,
    input supply0 id_15,
    input wor id_16,
    input wire id_17,
    input wor id_18,
    output tri id_19
);
  assign id_7 = id_6;
  always_ff id_0 = 1;
  wire id_21, id_22, id_23;
  assign module_1.id_8 = 0;
  assign id_19 = id_5;
endmodule
module module_1 (
    output wire id_0
    , id_16,
    input tri1 id_1,
    output wand id_2,
    output uwire id_3,
    input supply0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    output tri1 id_7,
    input tri id_8,
    output wand id_9,
    output supply0 id_10,
    input uwire id_11,
    input uwire id_12,
    input uwire id_13,
    input wire id_14
);
  wire id_17;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_13,
      id_5,
      id_1,
      id_5,
      id_8,
      id_9,
      id_8,
      id_13,
      id_4,
      id_9,
      id_4,
      id_12,
      id_1,
      id_12,
      id_13,
      id_5,
      id_5,
      id_9
  );
endmodule
