<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  1097, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 38450, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 14938, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 14744, user inline pragmas are applied</column>
            <column name="">(4) simplification, 14559, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 22261, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 14719, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 14721, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 14887, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 14832, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 14836, loop and instruction simplification</column>
            <column name="">(2) parallelization, 14830, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 14830, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 14830, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 14850, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 14939, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_cnn" col1="cnn.cpp:386" col2="1097" col3="14559" col4="14832" col5="14830" col6="14939">
                    <row id="2" col0="cnn" col1="cnn.cpp:300" col2="1061" col3="14530" col4="14718" col5="14716" col6="14821">
                        <row id="3" col0="load_weight_S0" col1="cnn.cpp:173" col2="76" col3="39" col4="43" col5="43" col6="51"/>
                        <row id="5" col0="load_output_S0" col1="cnn.cpp:106" col2="380" col3="109" col4="192" col5="191" col6="228"/>
                        <row id="4" col0="load_input_S0" col1="cnn.cpp:48" col2="128" col3="42" col4="60" col5="59" col6="71"/>
                        <row id="1" col0="store_output_S0" col1="cnn.cpp:229" col2="380" col3="109" col4="160" col5="160" col6="194"/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

