<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 24th Design Automation Conference</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/dac.png" alt="Proceedings of the 24th Design Automation Conference" title="Proceedings of the 24th Design Automation Conference" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/AUTO/1987/DAC-1987.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>A. O'Neill, D. Thomas<br/><em>Proceedings of the 24th Design Automation Conference</em><br/>DAC, 1987.</h2>
<div class="rbox">
<strong><a href="AUTO.html">AUTO</a></strong><hr/><a href="http://dblp.uni-trier.de/rec/html/conf/dac/1987">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+24th+Design+Automation+Conference%22">Scholar</a><hr/><a href="http://dl.acm.org/citation.cfm?id=37888">ACM DL</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick=""/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DAC-1987,
<span class="uri">	acmid         = "<a href="http://dl.acm.org/citation.cfm?id=37888">37888</a>",
</span>	booktitle     = "{DAC}",
	editor        = "A. O'Neill and D. Thomas",
	publisher     = "{IEEE Computer Society Press / ACM}",
	title         = "{Proceedings of the 24th Design Automation Conference}",
	year          = 1987,
}</pre>
</div>
<hr/>
<h3>Contents (128 items)</h3><dl class="toc"><div class="rbox"><span class="tag">29 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">28 ×<a href="tag/named.html">#named</a></span><br/><span class="tag">12 ×<a href="tag/automation.html">#automation</a></span><br/><span class="tag">10 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">10 ×<a href="tag/simulation.html">#simulation</a></span><br/><span class="tag">9 ×<a href="tag/layout.html">#layout</a></span><br/><span class="tag">8 ×<a href="tag/approach.html">#approach</a></span><br/><span class="tag">8 ×<a href="tag/standard.html">#standard</a></span><br/><span class="tag">7 ×<a href="tag/logic.html">#logic</a></span><br/><span class="tag">7 ×<a href="tag/parallel.html">#parallel</a></span><br/></div><dt><a href="DAC-1987-WangHPZ.html">DAC-1987-WangHPZ</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>SSIM: A Software Levelized Compiled-Code Simulator (<abbr title="L.-T. Wang">LTW</abbr>, <abbr title="Nathan E. Hoover">NEH</abbr>, <abbr title="Edwin H. Porter">EHP</abbr>, <abbr title="John J. Zasio">JJZ</abbr>), pp. 2–8.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-BryantBBCS.html">DAC-1987-BryantBBCS</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>COSMOS: A Compiled Simulator for MOS Circuits (<abbr title="Randal E. Bryant">REB</abbr>, <abbr title="Derek L. Beatty">DLB</abbr>, <abbr title="Karl S. Brace">KSB</abbr>, <abbr title="K. Cho">KC</abbr>, <abbr title="Thomas J. Sheffler">TJS</abbr>), pp. 9–16.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1987-TanTBVP.html">DAC-1987-TanTBVP</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Fast Signature Simulation Tool for Built-In Self-Testing Circuits (<abbr title="S. B. Tan">SBT</abbr>, <abbr title="K. Totton">KT</abbr>, <abbr title="Keith Baker">KB</abbr>, <abbr title="Prab Varma">PV</abbr>, <abbr title="R. Porter">RP</abbr>), pp. 17–25.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1987-FaroughiS.html">DAC-1987-FaroughiS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/array.html" title="array">#array</a></span></dt><dd>An Improved Systematic Method for Constructing Systolic Arrays from Algorithms (<abbr title="Nikrouz Faroughi">NF</abbr>, <abbr title="Michael A. Shanblatt">MAS</abbr>), pp. 26–34.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1987-JainPP.html">DAC-1987-JainPP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span></dt><dd>Predicting Area-Time Tradeoffs for Pipelined Design (<abbr title="Rajiv Jain">RJ</abbr>, <abbr title="Alice C. Parker">ACP</abbr>, <abbr title="Nohbyung Park">NP</abbr>), pp. 35–41.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-HarjaniRC.html">DAC-1987-HarjaniRC</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/knowledge-based.html" title="knowledge-based">#knowledge-based</a></span> <span class="tag"><a href="tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Prototype Framework for Knowledge-Based Analog Circuit Synthesis (<abbr title="Ramesh Harjani">RH</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="L. Richard Carley">LRC</abbr>), pp. 42–49.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1987-Chi.html">DAC-1987-Chi</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>An Automatic Rectilinear Partitioning Procedure for Standard Cells (<abbr title="M. C. Chi">MCC</abbr>), pp. 50–55.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1987-Grover.html">DAC-1987-Grover</a> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Standard Cell Placement Using Simulated Sintering (<abbr title="Lov K. Grover">LKG</abbr>), pp. 56–59.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1987-KlingB.html">DAC-1987-KlingB</a> <span class="tag"><a href="tag/evolution.html" title="evolution">#evolution</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>ESP: A New Standard Cell Placement Package Using Simulated Evolution (<abbr title="Ralph-Michael Kling">RMK</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>), pp. 60–66.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-Masurkar.html">DAC-1987-Masurkar</a> <span class="tag"><a href="tag/re-engineering.html" title="re-engineering">#re-engineering</a></span> <span class="tag"><a href="tag/requirements.html" title="requirements">#requirements</a></span></dt><dd>Requirements for a Practical Software Engineering Environment (<abbr title="V. Masurkar">VM</abbr>), pp. 67–73.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-Rosenberg.html">DAC-1987-Rosenberg</a> <span class="tag"><a href="tag/perspective.html" title="perspective">#perspective</a></span> <span class="tag"><a href="tag/re-engineering.html" title="re-engineering">#re-engineering</a></span></dt><dd>The Making of VIVID: A Software Engineering Perspective (<abbr title="Jonathan B. Rosenberg">JBR</abbr>), pp. 74–81.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1987-Elias.html">DAC-1987-Elias</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/re-engineering.html" title="re-engineering">#re-engineering</a></span></dt><dd>A Case Study in Silicon Compilation Software Engineering, HVDEV High Voltage Device Layout Generator (<abbr title="N. J. Elias">NJE</abbr>), pp. 82–88.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-VladimirescuWKBKDNJL.html">DAC-1987-VladimirescuWKBKDNJL</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Vector Hardware Accelerator with Circuit Simulation Emphasis (<abbr title="Andrei Vladimirescu">AV</abbr>, <abbr title="David Weiss">DW</abbr>, <abbr title="Manolis Katevenis">MK</abbr>, <abbr title="Zvika Bronstein">ZB</abbr>, <abbr title="Alon Kifir">AK</abbr>, <abbr title="Karja Danuwidjaja">KD</abbr>, <abbr title="K. C. Ng">KCN</abbr>, <abbr title="Niraj Jain">NJ</abbr>, <abbr title="Steve Lass">SL</abbr>), pp. 89–94.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1987-Smith.html">DAC-1987-Smith</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Hardware Switch Level Simulator for Large MOS Circuits (<abbr title="M. T. Smith">MTS</abbr>), pp. 95–100.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1987-AgrawalDEFJK.html">DAC-1987-AgrawalDEFJK</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Architecture and Design of the MARS Hardware Accelerator (<abbr title="Prathima Agrawal">PA</abbr>, <abbr title="William J. Dally">WJD</abbr>, <abbr title="Ahmed K. Ezzat">AKE</abbr>, <abbr title="W. C. Fischer">WCF</abbr>, <abbr title="H. V. Jagadish">HVJ</abbr>, <abbr title="A. S. Krishnakumar">ASK</abbr>), pp. 101–107.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-WebberS.html">DAC-1987-WebberS</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Circuit Simulation on the Connection Machine (<abbr title="Donald M. Webber">DMW</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 108–113.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1987-Hedlund.html">DAC-1987-Hedlund</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Aesop: A Tool for Automated Transistor Sizing (<abbr title="Kye S. Hedlund">KSH</abbr>), pp. 114–120.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-Cirit.html">DAC-1987-Cirit</a></dt><dd>Transistor Sizing in CMOS Circuits (<abbr title="Mehmet A. Cirit">MAC</abbr>), pp. 121–124.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1987-HofmannK.html">DAC-1987-HofmannK</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Delay Optimization of Combinational Static CMOS Logic (<abbr title="M. Hofmann">MH</abbr>, <abbr title="J. K. Kim">JKK</abbr>), pp. 125–132.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1987-CanrightH.html">DAC-1987-CanrightH</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Reflections of High Speed Signals Analyzed as a Delay in Timing for Clocked Logic (<abbr title="Robert E. Canright">REC</abbr>, <abbr title="A. R. Helland">ARH</abbr>), pp. 133–139.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-RoylePVNS.html">DAC-1987-RoylePVNS</a> <span class="tag"><a href="tag/geometry.html" title="geometry">#geometry</a></span></dt><dd>Geometrical Compaction in One Dimension for Channel Routing (<abbr title="J. Royle">JR</abbr>, <abbr title="Mikael Palczewski">MP</abbr>, <abbr title="H. VerHeyen">HV</abbr>, <abbr title="N. Naccache">NN</abbr>, <abbr title="Jirí Soukup">JS</abbr>), pp. 140–145.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1987-Polkl.html">DAC-1987-Polkl</a></dt><dd>A Three-Layer Gridless Channel Router with Compaction (<abbr title="D. B. Polkl">DBP</abbr>), pp. 146–151.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1987-Chen.html">DAC-1987-Chen</a></dt><dd>Routing L-Shaped Channels in Nonslicing-Structure Placement (<abbr title="H. H. Chen">HHC</abbr>), pp. 152–158.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-NaclerieMN.html">DAC-1987-NaclerieMN</a></dt><dd>Via Minimization for Gridless Layouts (<abbr title="Nicholas J. Naclerio">NJN</abbr>, <abbr title="Sumio Masuda">SM</abbr>, <abbr title="Kazuo Nakajima">KN</abbr>), pp. 159–165.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-Trevillyan.html">DAC-1987-Trevillyan</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>An Overview of Logic Synthesis Systems (<abbr title="Louise Trevillyan">LT</abbr>), pp. 166–172.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-Maly.html">DAC-1987-Maly</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Realistic Fault Modeling for VLSI Testing (<abbr title="Wojciech Maly">WM</abbr>), pp. 173–180.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1987-SmithMB.html">DAC-1987-SmithMB</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Demand Driven Simulation: BACKSIM (<abbr title="Steven P. Smith">SPS</abbr>, <abbr title="M. Ray Mercer">MRM</abbr>, <abbr title="B. Brodk">BB</abbr>), pp. 181–187.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-SmithSS.html">DAC-1987-SmithSS</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Faster Architectural Simulation Through Parallelism (<abbr title="J. W. Smith">JWS</abbr>, <abbr title="K. S. Smith">KSS</abbr>, <abbr title="Robert J. Smith II">RJSI</abbr>), pp. 189–194.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1987-PaulinK.html">DAC-1987-PaulinK</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Force-Directed Scheduling in Automatic Data Path Synthesis (<abbr title="Pierre G. Paulin">PGP</abbr>, <abbr title="John P. Knight">JPK</abbr>), pp. 195–202.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1987-BrewerG.html">DAC-1987-BrewerG</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/knowledge%20base.html" title="knowledge base">#knowledge base</a></span></dt><dd>Knowledge Based Control in Micro-Architecture Design (<abbr title="Forrest Brewer">FB</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 203–209.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-KurdahiP.html">DAC-1987-KurdahiP</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>REAL: a program for REgister ALlocation (<abbr title="Fadi J. Kurdahi">FJK</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 210–215.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1987-McGehee.html">DAC-1987-McGehee</a></dt><dd>A Practical Moat Router (<abbr title="R. K. McGehee">RKM</abbr>), pp. 216–222.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-Chowdhury.html">DAC-1987-Chowdhury</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>An Automated Design of Minimum-Area IC Power/Ground Nets (<abbr title="S. Chowdhury">SC</abbr>), pp. 223–229.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-HealeyK.html">DAC-1987-HealeyK</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Abstract Routing of Logic Networks for Custom Module Generation (<abbr title="Steven T. Healey">STH</abbr>, <abbr title="William J. Kubitz">WJK</abbr>), pp. 230–236.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-SchultzB.html">DAC-1987-SchultzB</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Accelerated Transition Fault Simulation (<abbr title="Michael H. Schultz">MHS</abbr>, <abbr title="Franc Brglez">FB</abbr>), pp. 237–243.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-RajsumanMJ.html">DAC-1987-RajsumanMJ</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Accuracy of Switch-Level Modeling of Bridging Faults in Complex Gates (<abbr title="Rochit Rajsuman">RR</abbr>, <abbr title="Yashwant K. Malaiya">YKM</abbr>, <abbr title="Anura P. Jayasumana">APJ</abbr>), pp. 244–250.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-ConcinaL.html">DAC-1987-ConcinaL</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Integrating Design Information for IC Diagnosis (<abbr title="S. E. Concina">SEC</abbr>, <abbr title="G. S. Liu">GSL</abbr>), pp. 251–257.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-McDermottS.html">DAC-1987-McDermottS</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/paradigm.html" title="paradigm">#paradigm</a></span></dt><dd>Switch Directed Dynamic Causal Networks — a Paradigm for Electronic System Diagnosis (<abbr title="Robert M. McDermott">RMM</abbr>, <abbr title="D. Stern">DS</abbr>), pp. 258–264.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-Weise.html">DAC-1987-Weise</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Functional Verification of MOS Circuits (<abbr title="Daniel Weise">DW</abbr>), pp. 265–270.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1987-DevadasMN.html">DAC-1987-DevadasMN</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>On the Verification of Sequential Machines at Differing Levels of Abstraction (<abbr title="Srinivas Devadas">SD</abbr>, <abbr title="Hi-Keung Tony Ma">HKTM</abbr>, <abbr title="A. Richard Newton">ARN</abbr>), pp. 271–276.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1987-ChandrasekharPC.html">DAC-1987-ChandrasekharPC</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/term%20rewriting.html" title="term rewriting">#term rewriting</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Application of Term Rewriting Techniques to Hardware Design Verification (<abbr title="Mandalagiri S. Chandrasekhar">MSC</abbr>, <abbr title="J. P. Privitera">JPP</abbr>, <abbr title="K. W. Conradt">KWC</abbr>), pp. 277–282.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1987-MaDSW.html">DAC-1987-MaDSW</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Logic Verification Algorithms and Their Parallel Implementation (<abbr title="Hi-Keung Tony Ma">HKTM</abbr>, <abbr title="Srinivas Devadas">SD</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>, <abbr title="R. Wei">RW</abbr>), pp. 283–290.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1987-CarpenterH.html">DAC-1987-CarpenterH</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span></dt><dd>Generating Incremental VLSI Compaction Spacing Constraints (<abbr title="C. W. Carpenter">CWC</abbr>, <abbr title="Mark Horowitz">MH</abbr>), pp. 291–297.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-XiongK.html">DAC-1987-XiongK</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Nutcracker: An Efficient and Intelligent Channel Spacer (<abbr title="Xiao-Ming Xiong">XMX</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>), pp. 298–304.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-NylandDR.html">DAC-1987-NylandDR</a></dt><dd>Improving Virtual-Grid Compaction Through Grouping (<abbr title="Lars S. Nyland">LSN</abbr>, <abbr title="Stephen W. Daniel">SWD</abbr>, <abbr title="C. Durward Rogers">CDR</abbr>), pp. 305–310.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1987-LinN.html">DAC-1987-LinN</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>KAHLUA: A Hierarchical Circuit Disassembler (<abbr title="Bill Lin">BL</abbr>, <abbr title="A. Richard Newton">ARN</abbr>), pp. 311–317.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-Preas.html">DAC-1987-Preas</a> <span class="tag"><a href="tag/benchmark.html" title="benchmark">#benchmark</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span></dt><dd>Benchmarks for Cell-Based Layout Systems (<abbr title="Bryan Preas">BP</abbr>), pp. 319–320.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1987-BhatejaK.html">DAC-1987-BhatejaK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>VALKYRIE: A Validation Subsystem of a Version Server for Computer-Aided Design Data (<abbr title="Rajiv Bhateja">RB</abbr>, <abbr title="Randy H. Katz">RHK</abbr>), pp. 321–327.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-RosenthalH.html">DAC-1987-RosenthalH</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/knowledge-based.html" title="knowledge-based">#knowledge-based</a></span> <span class="tag"><a href="tag/query.html" title="query">#query</a></span></dt><dd>Querying Part Hierarchies: A Knowledge-Based Approach (<abbr title="Arnon Rosenthal">AR</abbr>, <abbr title="Sandra Heiler">SH</abbr>), pp. 328–334.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-HeilerDAOR.html">DAC-1987-HeilerDAOR</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/data%20transformation.html" title="data transformation">#data transformation</a></span> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/object-oriented.html" title="object-oriented">#object-oriented</a></span> <span class="tag"><a href="tag/why.html" title="why">#why</a></span></dt><dd>An Object-Oriented Approach to Data Management: Why Design Databases Need It (<abbr title="Sandra Heiler">SH</abbr>, <abbr title="Umeshwar Dayal">UD</abbr>, <abbr title="Jack A. Orenstein">JAO</abbr>, <abbr title="S. Radke-Sproull">SRS</abbr>), pp. 335–340.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1987-Keutzer.html">DAC-1987-Keutzer</a> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>DAGON: Technology Binding and Local Optimization by DAG Matching (<abbr title="Kurt Keutzer">KK</abbr>), pp. 341–347.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-BeekmanOI.html">DAC-1987-BeekmanOI</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Mesh Arrays and LOGICIAN: A Tool for Their Efficient Generation (<abbr title="J. A. Beekman">JAB</abbr>, <abbr title="Robert Michael Owens">RMO</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 357–362.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1987-FriedmanS.html">DAC-1987-FriedmanS</a> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span></dt><dd>Finding the Optimal Variable Ordering for Binary Decision Diagrams (<abbr title="Steven J. Friedman">SJF</abbr>, <abbr title="Kenneth J. Supowit">KJS</abbr>), pp. 358–356.</dd> <div class="pagevis" style="width:-2px"></div>
<dt><a href="DAC-1987-ApteK.html">DAC-1987-ApteK</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Strip Layout: A New Layout Methodology for Standard Circuit Modules (<abbr title="J. Apte">JA</abbr>, <abbr title="Gershon Kedem">GK</abbr>), pp. 363–369.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-SchuckWGK.html">DAC-1987-SchuckWGK</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>The ALGIC Silicon Compiler System: Implementation, Design Experience and Results (<abbr title="Johannes Schuck">JS</abbr>, <abbr title="Norbert Wehn">NW</abbr>, <abbr title="Manfred Glesner">MG</abbr>, <abbr title="G. Kamp">GK</abbr>), pp. 370–375.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1987-DaiSK.html">DAC-1987-DaiSK</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span></dt><dd>A Dynamic and Efficient Representation of Building-Block Layout (<abbr title="Wayne Wei-Ming Dai">WWMD</abbr>, <abbr title="Masao Sato">MS</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>), pp. 376–384.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1987-LiuSU.html">DAC-1987-LiuSU</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>BIST-PLA: A Built-in Self-Test Design of Large Programmable Logic Arrays (<abbr title="Chun-Yeh Liu">CYL</abbr>, <abbr title="Kewal K. Saluja">KKS</abbr>, <abbr title="Shambhu J. Upadhyaya">SJU</abbr>), pp. 385–391.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-Wunderlich.html">DAC-1987-Wunderlich</a> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/random%20testing.html" title="random testing">#random testing</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>On Computing Optimized Input Probabilities for Random Tests (<abbr title="Hans-Joachim Wunderlich">HJW</abbr>), pp. 392–398.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-YuKL.html">DAC-1987-YuKL</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>VLSI Circuit Testing Using an Adaptive Optimization Model (<abbr title="Philip S. Yu">PSY</abbr>, <abbr title="C. Mani Krishna">CMK</abbr>, <abbr title="Yann-Hang Lee">YHL</abbr>), pp. 399–406.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1987-KrasniewskiP.html">DAC-1987-KrasniewskiP</a> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>Circular Self-Test Path: A Low-Cost BIST Technique (<abbr title="Andrzej Krasniewski">AK</abbr>, <abbr title="Slawomir Pilarski">SP</abbr>), pp. 407–415.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1987-GranackiP.html">DAC-1987-GranackiP</a> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/natural%20language.html" title="natural language">#natural language</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>PHRAN-SPAN: A Natural Language Interface for System Specifications (<abbr title="John J. Granacki Jr.">JJGJ</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 416–422.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-LeeLP.html">DAC-1987-LeeLP</a> <span class="tag"><a href="tag/editing.html" title="editing">#editing</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>TED: A Graphical Technology Description Editor (<abbr title="W. Lee">WL</abbr>, <abbr title="G. Liu">GL</abbr>, <abbr title="K. Peterson">KP</abbr>), pp. 423–428.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1987-Lee.html">DAC-1987-Lee</a> <span class="tag"><a href="tag/quote.html" title="quote">#quote</a></span></dt><dd>“?”: A Context-Sensitive Help System Based on Hypertext (<abbr title="W. Lee">WL</abbr>), pp. 429–435.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-ChunCM.html">DAC-1987-ChunCM</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>VISION: VHDL Induced Schematic Imaging on Net-Lists (<abbr title="R. K. Chun">RKC</abbr>, <abbr title="K.-J. Chang">KJC</abbr>, <abbr title="Lawrence P. McNamee">LPM</abbr>), pp. 436–442.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-JohannsenTM.html">DAC-1987-JohannsenTM</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>An Intelligent Compiler Subsystem for a Silicon Compiler (<abbr title="D. L. Johannsen">DLJ</abbr>, <abbr title="S. K. Tsubota">SKT</abbr>, <abbr title="K. McElvain">KM</abbr>), pp. 443–450.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1987-Serlet.html">DAC-1987-Serlet</a> <span class="tag"><a href="tag/combinator.html" title="combinator">#combinator</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast, Small, and Static Combinatorial CMOS Circuits (<abbr title="Bertrand Serlet">BS</abbr>), pp. 451–458.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1987-Subrahmanyam.html">DAC-1987-Subrahmanyam</a> <span class="tag"><a href="tag/deduction.html" title="deduction">#deduction</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>LCS — A Leaf Cell Synthesizer Employing Formal Deduction Techniques (<abbr title="P. A. Subrahmanyam">PAS</abbr>), pp. 459–465.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-ChenC.html">DAC-1987-ChenC</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/independence.html" title="independence">#independence</a></span></dt><dd>A Design Rule Independent Cell Compiler (<abbr title="J. S. J. Chen">JSJC</abbr>, <abbr title="D. Y. Chen">DYC</abbr>), pp. 466–471.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1987-Shahdad.html">DAC-1987-Shahdad</a> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span></dt><dd>An Interface between VHDL and EDIF (<abbr title="M. Shahdad">MS</abbr>), pp. 472–478.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-Parks.html">DAC-1987-Parks</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>Tutorial: Reading and Reviewing the Common Schema for Electrical Design and Analysis (<abbr title="Curtis H. Parks">CHP</abbr>), pp. 479–483.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1987-Saunders.html">DAC-1987-Saunders</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>The IBM VHDL Design System (<abbr title="L. F. Saunders">LFS</abbr>), pp. 484–490.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-Hines.html">DAC-1987-Hines</a></dt><dd>Where VHDL Fits Within the CAD Environment (<abbr title="J. Hines">JH</abbr>), pp. 491–494.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1987-ChandraP.html">DAC-1987-ChandraP</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>A Hierarchical Approach Test Vector Generation (<abbr title="Susheel J. Chandra">SJC</abbr>, <abbr title="Janak H. Patel">JHP</abbr>), pp. 495–501.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-KirklandM.html">DAC-1987-KirklandM</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>A Topological Search Algorithm for ATPG (<abbr title="Tom E. Kirkland">TEK</abbr>, <abbr title="M. Ray Mercer">MRM</abbr>), pp. 502–508.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-LadjadjM.html">DAC-1987-LadjadjM</a> <span class="tag"><a href="tag/benchmark.html" title="benchmark">#benchmark</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span></dt><dd>Benchmark Runs of the Subscripted D-Algorithm with Observation Path Mergers on the Brglez-Fujiwara Circuits (<abbr title="M. Ladjadj">ML</abbr>, <abbr title="J. F. McDonald">JFM</abbr>), pp. 509–515.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-OwensI.html">DAC-1987-OwensI</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>An Overview of the Penn State Design System (<abbr title="Robert Michael Owens">RMO</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 516–522.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-SuzukiBKTS.html">DAC-1987-SuzukiBKTS</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>TRIP: An Automated Technology Mapping System (<abbr title="Shigenobu Suzuki">SS</abbr>, <abbr title="Tatsushige Bitoh">TB</abbr>, <abbr title="Masao Kakimoto">MK</abbr>, <abbr title="Kazutoshi Takahashi">KT</abbr>, <abbr title="Takao Sugimoto">TS</abbr>), pp. 523–529.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-OgiharaTM.html">DAC-1987-OgiharaTM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>ASTA: LSI Design Management System (<abbr title="Takuji Ogihara">TO</abbr>, <abbr title="H. Toyoshima">HT</abbr>, <abbr title="Shinichi Murai">SM</abbr>), pp. 530–536.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-WongL.html">DAC-1987-WongL</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Array Optimization for VLSI Synthesis (<abbr title="D. F. Wong">DFW</abbr>, <abbr title="C. L. Liu">CLL</abbr>), pp. 537–543.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-MaiaszH.html">DAC-1987-MaiaszH</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Layout Optimization of CMOS Functional Cells (<abbr title="R. L. Maiasz">RLM</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 544–551.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1987-ChangCH.html">DAC-1987-ChangCH</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Automated Layout Generation Using Gate Matrix Approach (<abbr title="Y.-C. Chang">YCC</abbr>, <abbr title="S. C. Chang">SCC</abbr>, <abbr title="L.-H. Hsu">LHH</abbr>), pp. 552–558.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-Waxman.html">DAC-1987-Waxman</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>The Design Automation Standards Environment (<abbr title="Ronald Waxman">RW</abbr>), pp. 559–561.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-1987-OConnell.html">DAC-1987-OConnell</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Design Automation Standards Need Integration (<abbr title="L. O'Connell">LO</abbr>), p. 562.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1987-Pachter.html">DAC-1987-Pachter</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Design Automation Standards — Perspectives from a Down-the-Road End User (<abbr title="R. J. Pachter">RJP</abbr>), pp. 563–564.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1987-Brei.html">DAC-1987-Brei</a> <span class="tag"><a href="tag/metalanguage.html" title="metalanguage">#metalanguage</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span></dt><dd>Needed: A Meta-Language for Evaluating the Expressiveness of EDIF, IGES, VHDL and Other Representation Mechanisms (<abbr title="M. L. Brei">MLB</abbr>), p. 565.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1987-SuRT.html">DAC-1987-SuRT</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>HPEX: A Hierarchical Parasitic Circuit Extractor (<abbr title="Shun-Lin Su">SLS</abbr>, <abbr title="Vasant B. Rao">VBR</abbr>, <abbr title="Timothy N. Trick">TNT</abbr>), pp. 566–569.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1987-StarkH.html">DAC-1987-StarkH</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>RED: Resistance Extraction for Digital Simulation (<abbr title="Don Stark">DS</abbr>, <abbr title="Mark Horowitz">MH</abbr>), pp. 570–573.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1987-WuHHYY.html">DAC-1987-WuHHYY</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span></dt><dd>Function Search from Behavioral Description of a Digital System (<abbr title="Jung-Gen Wu">JGW</abbr>, <abbr title="William P.-C. Ho">WPCH</abbr>, <abbr title="Yu Hen Hu">YHH</abbr>, <abbr title="David Y. Y. Yun">DYYY</abbr>, <abbr title="H. J. Yu">HJY</abbr>), pp. 574–579.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1987-Kingsley.html">DAC-1987-Kingsley</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/state%20machine.html" title="state machine">#state machine</a></span></dt><dd>The Implementation of a State Machine Compiler (<abbr title="Christopher Kingsley">CK</abbr>), pp. 580–583.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1987-StablerB.html">DAC-1987-StablerB</a> <span class="tag"><a href="tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Boolean Comparison by Simulation (<abbr title="Edward P. Stabler">EPS</abbr>, <abbr title="Haluk Bingol">HB</abbr>), pp. 584–587.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1987-SouleB.html">DAC-1987-SouleB</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistics for Parallelism and Abstraction Level in Digital Simulation (<abbr title="Larry Soulé">LS</abbr>, <abbr title="R. Blank">RB</abbr>), pp. 588–591.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1987-LeungS.html">DAC-1987-LeungS</a> <span class="tag"><a href="tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>A Conceptual Framework for Designing ASIC Hardware (<abbr title="Steven S. Leung">SSL</abbr>, <abbr title="Michael A. Shanblatt">MAS</abbr>), pp. 592–595.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1987-Bulterman.html">DAC-1987-Bulterman</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>CASE: An Integrated Design Environment for Algorithm-Driven Architectures (<abbr title="Dick C. A. Bulterman">DCAB</abbr>), pp. 596–599.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1987-GalivancheR.html">DAC-1987-GalivancheR</a> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>A Parallel PLA Minimization Program (<abbr title="R. Galivanche">RG</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 600–607.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1987-LursinsapG.html">DAC-1987-LursinsapG</a></dt><dd>Improving a PLA Area by Pull-Up Transistor Folding (<abbr title="Chidchanok Lursinsap">CL</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 608–614.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-NguyenPG.html">DAC-1987-NguyenPG</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>PALMINI — Fast Boolean Minimizer for Personal Computers (<abbr title="L. B. Nguyen">LBN</abbr>, <abbr title="M. A. Perkowdki">MAP</abbr>, <abbr title="N. B. Goldstein">NBG</abbr>), pp. 615–621.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-Wey.html">DAC-1987-Wey</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>On Yield Consideration for the Design of Redundant Programmable Logic Arrays (<abbr title="Chin-Long Wey">CLW</abbr>), pp. 622–628.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-Kaplan.html">DAC-1987-Kaplan</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span></dt><dd>Routing with a Scanning Window-8Ma Unified Approach (<abbr title="D. Kaplan">DK</abbr>), pp. 629–632.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1987-Ng.html">DAC-1987-Ng</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A “gridless” Variable-Width Channel Router for Marco Cell Design (<abbr title="C. H. Ng">CHN</abbr>), pp. 633–636.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1987-EnbodyD.html">DAC-1987-EnbodyD</a></dt><dd>General Purpose Router (<abbr title="Richard J. Enbody">RJE</abbr>, <abbr title="H. C. Du">HCD</abbr>), pp. 637–640.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1987-HsuPK.html">DAC-1987-HsuPK</a></dt><dd>A Path Selection Global Router (<abbr title="Y. C. Hsu">YCH</abbr>, <abbr title="Y. Pan">YP</abbr>, <abbr title="William J. Kubitz">WJK</abbr>), pp. 641–644.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1987-ShahM.html">DAC-1987-ShahM</a></dt><dd>A New Compaction Scheme Based on Compression Ridges (<abbr title="P. C. Shah">PCS</abbr>, <abbr title="Hosaker N. Mahabala">HNM</abbr>), pp. 645–648.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1987-BeckerHKMO.html">DAC-1987-BeckerHKMO</a> <span class="tag"><a href="tag/calculus.html" title="calculus">#calculus</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Hierarchical Design Based on a Calculus of Nets (<abbr title="Bernd Becker">BB</abbr>, <abbr title="Günter Hotz">GH</abbr>, <abbr title="Reiner Kolla">RK</abbr>, <abbr title="Paul Molitor">PM</abbr>, <abbr title="Hans-Georg Osthof">HGO</abbr>), pp. 649–653.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1987-KoukaS.html">DAC-1987-KoukaS</a> <span class="tag"><a href="tag/data%20analysis.html" title="data analysis">#data analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>An Application of Exploratory Data Analysis Techniques to Floorplan Design (<abbr title="E. F. M. Kouka">EFMK</abbr>, <abbr title="Gabriele Saucier">GS</abbr>), pp. 654–658.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1987-LueM.html">DAC-1987-LueM</a> <span class="tag"><a href="tag/game%20studies.html" title="game studies">#game studies</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>PLAY: Pattern-Based Symbolic Cell Layout: Part I: Transistor Placement (<abbr title="W.-J. Lue">WJL</abbr>, <abbr title="Lawrence P. McNamee">LPM</abbr>), pp. 659–665.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-CesearIT.html">DAC-1987-CesearIT</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>PAMS: An Expert System for Parameterized Module Synthesis (<abbr title="T. Cesear">TC</abbr>, <abbr title="E. Iodice">EI</abbr>, <abbr title="C. Tsareff">CT</abbr>), pp. 666–671.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1987-LinG.html">DAC-1987-LinG</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>LES: A Layout Expert System (<abbr title="Y.-L. S. Lin">YLSL</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 672–678.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-Steele.html">DAC-1987-Steele</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>An Expert System Application in Semicustom VLSI Design (<abbr title="R. L. Steele">RLS</abbr>), pp. 679–688.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DAC-1987-MazumderPF.html">DAC-1987-MazumderPF</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/random.html" title="random">#random</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Design and Algorithms for Parallel Testing of Random Access and Content Addressable Memories (<abbr title="Pinaki Mazumder">PM</abbr>, <abbr title="Janak H. Patel">JHP</abbr>, <abbr title="W. Kent Fuchs">WKF</abbr>), pp. 689–694.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1987-Krishnamurthy.html">DAC-1987-Krishnamurthy</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span></dt><dd>A Dynamic Programming Approach to the Test Point Insertion Problem (<abbr title="Balakrishnan Krishnamurthy">BK</abbr>), pp. 695–705.</dd> <div class="pagevis" style="width:10px"></div>
<dt><a href="DAC-1987-PraizlerF.html">DAC-1987-PraizlerF</a></dt><dd>A Parts Selection Expert System to Increase Manufacturability (<abbr title="D. Praizler">DP</abbr>, <abbr title="G. Fritz">GF</abbr>), pp. 706–712.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-TouKFH.html">DAC-1987-TouKFH</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/knowledge%20base.html" title="knowledge base">#knowledge base</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Knowledge Based Approach for the Verification of CAD Database Generated by an Automated Schematic Capture System (<abbr title="J. Y. Tou">JYT</abbr>, <abbr title="W. H. Ki">WHK</abbr>, <abbr title="K. C. Fan">KCF</abbr>, <abbr title="C. L. Huang">CLH</abbr>), pp. 713–720.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1987-Rosenberg87a.html">DAC-1987-Rosenberg87a</a> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>A New Interactive Supply/Demand Router with Rip-Up Capability for Printed Circuit Boards (<abbr title="E. Rosenberg">ER</abbr>), pp. 721–726.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1987-Dion.html">DAC-1987-Dion</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast Printed Circuit Board Routing (<abbr title="Jeremy Dion">JD</abbr>), pp. 727–734.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1987-Forbes.html">DAC-1987-Forbes</a> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span></dt><dd>Heuristic Acceleration of Force-Directed Placement (<abbr title="R. Forbes">RF</abbr>), pp. 735–740.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1987-MorisonPTW.html">DAC-1987-MorisonPTW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>EASE: A Design Support Environment for the HDDL ELLA (<abbr title="J. D. Morison">JDM</abbr>, <abbr title="N. E. Peeling">NEP</abbr>, <abbr title="T. L. Thorp">TLT</abbr>, <abbr title="E. V. Whiting">EVW</abbr>), pp. 741–749.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1987-DemersJFC.html">DAC-1987-DemersJFC</a> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/object-oriented.html" title="object-oriented">#object-oriented</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>CHESHIRE: An Object-Oriented Integration of VLSI CAD Tools (<abbr title="L.-P. Demers">LPD</abbr>, <abbr title="P. Jacques">PJ</abbr>, <abbr title="S. Fauvel">SF</abbr>, <abbr title="Eduard Cerny">EC</abbr>), pp. 750–756.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-GirczycL.html">DAC-1987-GirczycL</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/mvc.html" title="mvc">#mvc</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/smalltalk.html" title="smalltalk">#smalltalk</a></span></dt><dd>STEM: An IC Design Environment Based on the Smalltalk Model-View-Controller Construct (<abbr title="Emil F. Girczyc">EFG</abbr>, <abbr title="Tai A. Ly">TAL</abbr>), pp. 757–763.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-GadientE.html">DAC-1987-GadientE</a> <span class="tag"><a href="tag/information%20management.html" title="information management">#information management</a></span></dt><dd>Rational for and Organization of the Engineering Information System Program (<abbr title="Anthony J. Gadient">AJG</abbr>, <abbr title="J. L. Ebel">JLE</abbr>), pp. 764–769.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1987-MinaiWB.html">DAC-1987-MinaiWB</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span></dt><dd>A Discrete Heuristics Approach to Predictive Evaluation of Semi-Custom IC Layouts (<abbr title="Ali A. Minai">AAM</abbr>, <abbr title="Ronald D. Williams">RDW</abbr>, <abbr title="F. W. Blake">FWB</abbr>), pp. 770–776.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-OdawaraHIYD.html">DAC-1987-OdawaraHIYD</a> <span class="tag"><a href="tag/rule-based.html" title="rule-based">#rule-based</a></span></dt><dd>A Rule-Based Placement System for Printed Wiring Boards (<abbr title="Gotaro Odawara">GO</abbr>, <abbr title="T. Hamuro">TH</abbr>, <abbr title="Kazuhiko Iijima">KI</abbr>, <abbr title="T. Yoshino">TY</abbr>, <abbr title="Y. Dai">YD</abbr>), pp. 777–785.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1987-WuWN.html">DAC-1987-WuWN</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="tag/rule-based.html" title="rule-based">#rule-based</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A Rule-Based Circuit Representation for Automated CMOS Design and Verification (<abbr title="Ching-Farn Eric Wu">CFEW</abbr>, <abbr title="Anthony S. Wojcik">ASW</abbr>, <abbr title="Lionel M. Ni">LMN</abbr>), pp. 786–792.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-SpiersE.html">DAC-1987-SpiersE</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A High Performance Routing Engine (<abbr title="T. D. Spiers">TDS</abbr>, <abbr title="D. A. Edwards">DAE</abbr>), pp. 793–799.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-WonSE.html">DAC-1987-WonSE</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>A Hardware Accelerator for Maze Routing (<abbr title="Youngju Won">YW</abbr>, <abbr title="Sartaj Sahni">SS</abbr>, <abbr title="Yacoub M. El-Ziq">YMEZ</abbr>), pp. 800–806.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-JonesB.html">DAC-1987-JonesB</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Performance of a Parallel Algorithm for Standard Cell Placement on the Intel Hypercube (<abbr title="M. Jones">MJ</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>), pp. 807–813.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-OlukotunM.html">DAC-1987-OlukotunM</a> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>A Preliminary Investigation into Parallel Routing on a Hypercube Computer (<abbr title="Kunle Olukotun">KO</abbr>, <abbr title="Trevor N. Mudge">TNM</abbr>), pp. 814–820.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-LathropHK.html">DAC-1987-LathropHK</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Functional Abstraction from Structure in VLSI Simulation Models (<abbr title="Richard H. Lathrop">RHL</abbr>, <abbr title="Robert J. Hall">RJH</abbr>, <abbr title="Robert S. Kirk">RSK</abbr>), pp. 822–828.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1987-Koeppe.html">DAC-1987-Koeppe</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Optimal Layout to Avoid CMOS Stuck-Open Faults (<abbr title="S. Koeppe">SK</abbr>), pp. 829–835.</dd> <div class="pagevis" style="width:6px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>