verilog xil_defaultlib --include "../../../../FTIR_FPGA_V1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../FTIR_FPGA_V1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../FTIR_FPGA_V1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../FTIR_FPGA_V1.srcs/sources_1/bd/design_1/ipshared/85a3" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ipshared/1cbb/src/ax_pwm.v" \
"../../../bd/design_1/ipshared/1cbb/hdl/ax_pwm_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/1cbb/hdl/ax_pwm_v1_0.v" \
"../../../bd/design_1/ip/design_1_ax_pwm_0_1/sim/design_1_ax_pwm_0_1.v" \
"../../../bd/design_1/ipshared/54e5/src/AK5394_2QSW.v" \
"../../../bd/design_1/ipshared/54e5/hdl/AK5394_LF398_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/54e5/src/fifo_hpy.v" \
"../../../bd/design_1/ipshared/54e5/hdl/AK5394_LF398_v1_0.v" \
"../../../bd/design_1/ip/design_1_AK5394_LF398_0_0/sim/design_1_AK5394_LF398_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ipshared/e648/hdl/axi_lite_wrddr_v1_0_M00_AXI.v" \
"../../../bd/design_1/ipshared/e648/hdl/axi_lite_wrddr_v1_0.v" \
"../../../bd/design_1/ip/design_1_axi_lite_wrddr_0_0/sim/design_1_axi_lite_wrddr_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ipshared/6881/hdl/FPGA_PWM_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/6881/hdl/FPGA_PWM_v1_0.v" \
"../../../bd/design_1/ip/design_1_FPGA_PWM_0_0/sim/design_1_FPGA_PWM_0_0.v" \
"../../../bd/design_1/ipshared/3b33/hdl/axi_debug_io_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/3b33/hdl/axi_debug_io_v1_0.v" \
"../../../bd/design_1/ip/design_1_axi_debug_io_0_0/sim/design_1_axi_debug_io_0_0.v" \
"../../../bd/design_1/ipshared/d984/hdl/DAC7631_V2.v" \
"../../../bd/design_1/ipshared/d984/hdl/DAC7631_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/d984/src/clk_div.v" \
"../../../bd/design_1/ipshared/d984/hdl/DAC7631_v1_0.v" \
"../../../bd/design_1/ip/design_1_DAC7631_0_0/sim/design_1_DAC7631_0_0.v" \
"../../../bd/design_1/ipshared/944a/hdl/FreqMeasure_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/944a/hdl/FreqMeasure_v1_0.v" \
"../../../bd/design_1/ip/design_1_FreqMeasure_0_0/sim/design_1_FreqMeasure_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ipshared/2476/hdl/AXI_SIG_CFG_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/2476/hdl/cut_sig.v" \
"../../../bd/design_1/ipshared/2476/hdl/AXI_SIG_CFG_v1_0.v" \
"../../../bd/design_1/ip/design_1_AXI_SIG_CFG_0_0/sim/design_1_AXI_SIG_CFG_0_0.v" \
"../../../bd/design_1/ipshared/ffd4/src/DHT11.v" \
"../../../bd/design_1/ipshared/ffd4/hdl/Sensor_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/ffd4/hdl/Sensor_v1_0.v" \
"../../../bd/design_1/ip/design_1_Sensor_0_0/sim/design_1_Sensor_0_0.v" \
"../../../bd/design_1/ipshared/baac/hdl/TAS5111_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/baac/hdl/TAS5111_v1_0.v" \
"../../../bd/design_1/ip/design_1_TAS5111_0_0/sim/design_1_TAS5111_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_s00_data_fifo_0/sim/design_1_s00_data_fifo_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_s01_data_fifo_0/sim/design_1_s01_data_fifo_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/ip/design_1_m00_data_fifo_0/sim/design_1_m00_data_fifo_0.v" \
"../../../bd/design_1/ip/design_1_m01_data_fifo_0/sim/design_1_m01_data_fifo_0.v" \
"../../../bd/design_1/ip/design_1_m02_data_fifo_0/sim/design_1_m02_data_fifo_0.v" \
"../../../bd/design_1/ip/design_1_m03_data_fifo_0/sim/design_1_m03_data_fifo_0.v" \
"../../../bd/design_1/ip/design_1_m04_data_fifo_0/sim/design_1_m04_data_fifo_0.v" \
"../../../bd/design_1/ip/design_1_m05_data_fifo_0/sim/design_1_m05_data_fifo_0.v" \
"../../../bd/design_1/ip/design_1_m06_data_fifo_0/sim/design_1_m06_data_fifo_0.v" \
"../../../bd/design_1/ip/design_1_m07_data_fifo_0/sim/design_1_m07_data_fifo_0.v" \
"../../../bd/design_1/ip/design_1_m08_data_fifo_0/sim/design_1_m08_data_fifo_0.v" \
"../../../bd/design_1/ip/design_1_m09_data_fifo_0/sim/design_1_m09_data_fifo_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
