Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/FPGA/Xilinx_install/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bcd2led7seg_top_tb_behav xil_defaultlib.bcd2led7seg_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bcd2led7seg_top.v" Line 1. Module bcd2led7seg_top(CLK_FREQ=1000000,DEBOUNCE_TIME_MS=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v" Line 1. Module debounce(CLK_FREQ=1000000,DEBOUNCE_TIME_MS=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v" Line 1. Module debounce(CLK_FREQ=1000000,DEBOUNCE_TIME_MS=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v" Line 1. Module debounce(CLK_FREQ=1000000,DEBOUNCE_TIME_MS=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v" Line 1. Module debounce(CLK_FREQ=1000000,DEBOUNCE_TIME_MS=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v" Line 1. Module debounce(CLK_FREQ=1000000,DEBOUNCE_TIME_MS=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v" Line 1. Module debounce(CLK_FREQ=1000000,DEBOUNCE_TIME_MS=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v" Line 1. Module debounce(CLK_FREQ=1000000,DEBOUNCE_TIME_MS=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v" Line 1. Module debounce(CLK_FREQ=1000000,DEBOUNCE_TIME_MS=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v" Line 1. Module debounce(CLK_FREQ=1000000,DEBOUNCE_TIME_MS=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v" Line 1. Module debounce(CLK_FREQ=1000000,DEBOUNCE_TIME_MS=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v" Line 1. Module debounce(CLK_FREQ=1000000,DEBOUNCE_TIME_MS=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v" Line 1. Module debounce(CLK_FREQ=1000000,DEBOUNCE_TIME_MS=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v" Line 1. Module debounce(CLK_FREQ=1000000,DEBOUNCE_TIME_MS=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v" Line 1. Module debounce(CLK_FREQ=1000000,DEBOUNCE_TIME_MS=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v" Line 1. Module debounce(CLK_FREQ=1000000,DEBOUNCE_TIME_MS=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v" Line 1. Module debounce(CLK_FREQ=1000000,DEBOUNCE_TIME_MS=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v" Line 1. Module debounce(CLK_FREQ=1000000,DEBOUNCE_TIME_MS=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/debouncing.v" Line 1. Module debounce(CLK_FREQ=1000000,DEBOUNCE_TIME_MS=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/bin_to_bcd.v" Line 1. Module bin_to_bcd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_controller.v" Line 1. Module seven_seg_controller(CLK_FREQ=1000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.srcs/sources_1/new/seven_seg_converter.v" Line 1. Module seven_seg_converter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce(CLK_FREQ=1000000,DEBOUN...
Compiling module xil_defaultlib.bin_to_bcd
Compiling module xil_defaultlib.seven_seg_controller(CLK_FREQ=10...
Compiling module xil_defaultlib.seven_seg_converter
Compiling module xil_defaultlib.bcd2led7seg_top(CLK_FREQ=1000000...
Compiling module xil_defaultlib.bcd2led7seg_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bcd2led7seg_top_tb_behav
