Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Nov 30 18:39:38 2024
| Host         : eecs-digital-07 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 crw/sccb_c/bit_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crw/sccb_c/delay_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_camera_cw_fast rise@5.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 1.076ns (25.808%)  route 3.093ns (74.192%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 2.966 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.486    -5.792 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -4.132    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_migcam/clkout3_buf/O
                         net (fo=215, routed)         1.609    -2.427    crw/sccb_c/clk_camera
    SLICE_X3Y72          FDRE                                         r  crw/sccb_c/bit_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  crw/sccb_c/bit_count_reg_reg[1]/Q
                         net (fo=12, routed)          0.879    -1.092    crw/sccb_c/bit_count_reg_reg_n_0_[1]
    SLICE_X3Y71          LUT4 (Prop_lut4_I1_O)        0.124    -0.968 f  crw/sccb_c/FSM_sequential_phy_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.584    -0.384    crw/sccb_c/FSM_sequential_phy_state_reg[2]_i_3_n_0
    SLICE_X3Y70          LUT4 (Prop_lut4_I2_O)        0.124    -0.260 r  crw/sccb_c/FSM_sequential_phy_state_reg[0]_i_2/O
                         net (fo=3, routed)           0.344     0.084    crw/sccb_c/FSM_sequential_phy_state_reg[0]_i_2_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I5_O)        0.124     0.208 f  crw/sccb_c/FSM_sequential_phy_state_reg[3]_i_5/O
                         net (fo=2, routed)           0.315     0.524    crw/sccb_c/FSM_sequential_phy_state_reg[3]_i_5_n_0
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  crw/sccb_c/sda_o_reg_i_3/O
                         net (fo=2, routed)           0.415     1.063    crw/sccb_c/sda_o_reg_i_3_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.187 r  crw/sccb_c/delay_reg[16]_i_1/O
                         net (fo=17, routed)          0.556     1.742    crw/sccb_c/delay_reg[16]_i_1_n_0
    SLICE_X4Y69          FDRE                                         r  crw/sccb_c/delay_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.551    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.753    -0.202 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.582     1.380    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.471 r  wizard_migcam/clkout3_buf/O
                         net (fo=215, routed)         1.496     2.966    crw/sccb_c/clk_camera
    SLICE_X4Y69          FDRE                                         r  crw/sccb_c/delay_reg_reg[11]/C
                         clock pessimism             -0.428     2.538    
                         clock uncertainty           -0.067     2.471    
    SLICE_X4Y69          FDRE (Setup_fdre_C_CE)      -0.205     2.266    crw/sccb_c/delay_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          2.266    
                         arrival time                          -1.742    
  -------------------------------------------------------------------
                         slack                                  0.524    




