--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml ruta.twx ruta.ncd -o ruta.twr ruta.pcf

Design file:              ruta.ncd
Physical constraint file: ruta.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
D<0>        |   -0.371(R)|      FAST  |    2.196(R)|      SLOW  |clk_BUFGP         |   0.000|
D<1>        |   -0.206(R)|      FAST  |    2.049(R)|      SLOW  |clk_BUFGP         |   0.000|
D<2>        |   -0.145(R)|      FAST  |    1.905(R)|      SLOW  |clk_BUFGP         |   0.000|
D<3>        |   -0.316(R)|      FAST  |    2.118(R)|      SLOW  |clk_BUFGP         |   0.000|
R<0>        |   -0.153(R)|      FAST  |    1.939(R)|      SLOW  |clk_BUFGP         |   0.000|
R<1>        |   -0.100(R)|      FAST  |    1.840(R)|      SLOW  |clk_BUFGP         |   0.000|
R<2>        |    0.011(R)|      FAST  |    1.763(R)|      SLOW  |clk_BUFGP         |   0.000|
R<3>        |   -0.184(R)|      FAST  |    1.988(R)|      SLOW  |clk_BUFGP         |   0.000|
clr         |   -0.076(R)|      FAST  |    2.075(R)|      SLOW  |clk_BUFGP         |   0.000|
s           |    0.290(R)|      FAST  |    2.356(R)|      SLOW  |clk_BUFGP         |   0.000|
sd<0>       |    0.275(R)|      FAST  |    2.236(R)|      SLOW  |clk_BUFGP         |   0.000|
sd<1>       |    0.460(R)|      FAST  |    2.454(R)|      SLOW  |clk_BUFGP         |   0.000|
se<0>       |    0.011(R)|      FAST  |    2.069(R)|      SLOW  |clk_BUFGP         |   0.000|
se<1>       |    0.085(R)|      FAST  |    2.393(R)|      SLOW  |clk_BUFGP         |   0.000|
sr<0>       |   -0.006(R)|      FAST  |    2.573(R)|      SLOW  |clk_BUFGP         |   0.000|
sr<1>       |   -0.114(R)|      FAST  |    2.398(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                         |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination              |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------------------+-----------------+------------+-----------------+------------+------------------+--------+
C                        |         7.868(R)|      SLOW  |         3.286(R)|      FAST  |clk_BUFGP         |   0.000|
N                        |         7.440(R)|      SLOW  |         3.063(R)|      FAST  |clk_BUFGP         |   0.000|
Z                        |         7.740(R)|      SLOW  |         3.228(R)|      FAST  |clk_BUFGP         |   0.000|
debug_d_aux_antes_suma<0>|         7.577(R)|      SLOW  |         3.096(R)|      FAST  |clk_BUFGP         |   0.000|
debug_d_aux_antes_suma<1>|         7.543(R)|      SLOW  |         3.101(R)|      FAST  |clk_BUFGP         |   0.000|
debug_d_aux_antes_suma<2>|         7.533(R)|      SLOW  |         3.089(R)|      FAST  |clk_BUFGP         |   0.000|
debug_d_aux_antes_suma<3>|         7.778(R)|      SLOW  |         3.210(R)|      FAST  |clk_BUFGP         |   0.000|
debug_r_aux_antes_suma<0>|         7.811(R)|      SLOW  |         3.249(R)|      FAST  |clk_BUFGP         |   0.000|
debug_r_aux_antes_suma<1>|         7.788(R)|      SLOW  |         3.249(R)|      FAST  |clk_BUFGP         |   0.000|
debug_r_aux_antes_suma<2>|         7.786(R)|      SLOW  |         3.250(R)|      FAST  |clk_BUFGP         |   0.000|
debug_r_aux_antes_suma<3>|         7.774(R)|      SLOW  |         3.242(R)|      FAST  |clk_BUFGP         |   0.000|
debug_suma_calculada<0>  |         8.041(R)|      SLOW  |         3.365(R)|      FAST  |clk_BUFGP         |   0.000|
debug_suma_calculada<1>  |         8.205(R)|      SLOW  |         3.406(R)|      FAST  |clk_BUFGP         |   0.000|
debug_suma_calculada<2>  |         8.492(R)|      SLOW  |         3.447(R)|      FAST  |clk_BUFGP         |   0.000|
debug_suma_calculada<3>  |         9.604(R)|      SLOW  |         3.463(R)|      FAST  |clk_BUFGP         |   0.000|
debug_suma_calculada<4>  |         9.441(R)|      SLOW  |         3.415(R)|      FAST  |clk_BUFGP         |   0.000|
suma<0>                  |         7.699(R)|      SLOW  |         3.200(R)|      FAST  |clk_BUFGP         |   0.000|
suma<1>                  |         7.927(R)|      SLOW  |         3.328(R)|      FAST  |clk_BUFGP         |   0.000|
suma<2>                  |         7.729(R)|      SLOW  |         3.226(R)|      FAST  |clk_BUFGP         |   0.000|
suma<3>                  |         8.086(R)|      SLOW  |         3.496(R)|      FAST  |clk_BUFGP         |   0.000|
-------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.014|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct 07 09:26:44 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5002 MB



