
---------- Begin Simulation Statistics ----------
final_tick                               264064962000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 107470                       # Simulator instruction rate (inst/s)
host_mem_usage                                 688036                       # Number of bytes of host memory used
host_op_rate                                   107474                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   930.49                       # Real time elapsed on the host
host_tick_rate                              283790132                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003637                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.264065                       # Number of seconds simulated
sim_ticks                                264064962000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.526303                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596910                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599751                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               868                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599863                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                164                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             377                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              213                       # Number of indirect misses.
system.cpu.branchPred.lookups                  601984                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     597                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          111                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003637                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.640650                       # CPI: cycles per instruction
system.cpu.discardedOps                          2680                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49411584                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901013                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094465                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       146757723                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.378695                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        264064962                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006957     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900878     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095693     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003637                       # Class of committed instruction
system.cpu.tickCycles                       117307239                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1480871                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2969323                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         5848                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          907                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1507743                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2649                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3016804                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3556                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 264064962000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1506                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1479678                       # Transaction distribution
system.membus.trans_dist::CleanEvict              288                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1487851                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1487851                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1506                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4458680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4458680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    190018240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               190018240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1489357                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1489357    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1489357                       # Request fanout histogram
system.membus.respLayer1.occupancy         7839681500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8888035000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 264064962000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             12492                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2981060                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          435                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9765                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1496570                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1496569                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           730                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        11762                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1895                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4523970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4525865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        74560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    192621632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              192696192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1483518                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94699392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2992580                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003446                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063562                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2983175     99.69%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8498      0.28%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    907      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2992580                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6020438000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4524995997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2190999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 264064962000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  239                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                19461                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19700                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 239                       # number of overall hits
system.l2.overall_hits::.cpu.data               19461                       # number of overall hits
system.l2.overall_hits::total                   19700                       # number of overall hits
system.l2.demand_misses::.cpu.inst                491                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1488871                       # number of demand (read+write) misses
system.l2.demand_misses::total                1489362                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               491                       # number of overall misses
system.l2.overall_misses::.cpu.data           1488871                       # number of overall misses
system.l2.overall_misses::total               1489362                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     47087000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 151533842000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     151580929000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     47087000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 151533842000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    151580929000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              730                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1508332                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1509062                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             730                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1508332                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1509062                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.672603                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.987098                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.986946                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.672603                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.987098                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.986946                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 95900.203666                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 101777.683896                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101775.746259                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 95900.203666                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 101777.683896                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101775.746259                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1479678                       # number of writebacks
system.l2.writebacks::total                   1479678                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1488868                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1489358                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1488868                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1489358                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     37202000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 121756246000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 121793448000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     37202000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 121756246000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 121793448000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.671233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.987096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.986943                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.671233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.987096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.986943                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75922.448980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81777.730464                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81775.804071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75922.448980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81777.730464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81775.804071                       # average overall mshr miss latency
system.l2.replacements                        1483518                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1501382                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1501382                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1501382                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1501382                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          417                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              417                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          417                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          417                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              8718                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8718                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1487852                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1487852                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 151427256000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  151427256000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1496570                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1496570                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.994175                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.994175                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101775.751889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101775.751889                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1487852                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1487852                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 121670236000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 121670236000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.994175                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.994175                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81775.765331                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81775.765331                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            239                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                239                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          491                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              491                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47087000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47087000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          730                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            730                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.672603                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.672603                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 95900.203666                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95900.203666                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          490                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          490                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     37202000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37202000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.671233                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.671233                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75922.448980                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75922.448980                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         10743                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10743                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1019                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1019                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    106586000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    106586000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        11762                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         11762                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.086635                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.086635                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104598.626104                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104598.626104                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1016                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1016                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     86010000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     86010000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.086380                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.086380                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84655.511811                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84655.511811                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 264064962000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8169.101523                       # Cycle average of tags in use
system.l2.tags.total_refs                     3010947                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1491710                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.018453                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.120529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.858077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8167.122917                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.996963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997205                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          506                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5071                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2560                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4502666                       # Number of tag accesses
system.l2.tags.data_accesses                  4502666                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 264064962000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          31360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95287488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95318848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        31360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     94699392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        94699392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1488867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1489357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1479678                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1479678                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            118759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         360848661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             360967420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       118759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           118759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      358621573                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            358621573                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      358621573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           118759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        360848661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            719588993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1479678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1488867.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000789356500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        82343                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        82343                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4459843                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1402862                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1489357                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1479678                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1489357                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1479678                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             92958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             92992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            92999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            92951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            92987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             92461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             92441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             92485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             92545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            92482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            92416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            92416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            92416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            92416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            92420                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  17516080000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7446785000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             45441523750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11760.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30510.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1315578                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1313701                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1489357                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1479678                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1489238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  80595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  80718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  82373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  82346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  82366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  82379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  82407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  83022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  82365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  82344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  82344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  82344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  82344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  82343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  82343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  82343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  82343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       339726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    559.320393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   370.943445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   410.666153                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        16080      4.73%      4.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       124049     36.51%     41.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13241      3.90%     45.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12645      3.72%     48.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14470      4.26%     53.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11398      3.36%     56.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11014      3.24%     59.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12195      3.59%     63.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       124634     36.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       339726                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        82343                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.087063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.979511                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.512171                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         82341    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         82343                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        82343                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.969336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.966749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.295365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1626      1.97%      1.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            80005     97.16%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              697      0.85%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         82343                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95318848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                94697536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95318848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94699392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       360.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       358.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    360.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    358.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  264064865000                       # Total gap between requests
system.mem_ctrls.avgGap                      88939.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        31360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95287488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     94697536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 118758.656061306610                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 360848661.171488523483                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 358614544.249910712242                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          490                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1488867                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1479678                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12059000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  45429464750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6246220185750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24610.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30512.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4221337.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1210722660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            643510560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5313031080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3860993880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20844900960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      61642646580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      49491348480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       143007154200                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.560505                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 126709637250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8817640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 128537684750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1214928120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            645749610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5320977900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3862773900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20844900960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      62112216570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      49095921120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       143097468180                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        541.902519                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 125683960750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8817640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 129563361250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    264064962000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 264064962000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      5958677                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5958677                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5958677                       # number of overall hits
system.cpu.icache.overall_hits::total         5958677                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          730                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            730                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          730                       # number of overall misses
system.cpu.icache.overall_misses::total           730                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55796000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55796000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55796000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55796000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5959407                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5959407                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5959407                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5959407                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000122                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000122                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000122                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000122                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76432.876712                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76432.876712                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76432.876712                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76432.876712                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          435                       # number of writebacks
system.cpu.icache.writebacks::total               435                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          730                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          730                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          730                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          730                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54336000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54336000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54336000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54336000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000122                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000122                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000122                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000122                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74432.876712                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74432.876712                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74432.876712                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74432.876712                       # average overall mshr miss latency
system.cpu.icache.replacements                    435                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5958677                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5958677                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          730                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           730                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55796000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55796000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5959407                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5959407                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000122                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000122                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76432.876712                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76432.876712                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          730                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          730                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54336000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54336000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000122                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74432.876712                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74432.876712                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 264064962000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           294.964329                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5959407                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               730                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8163.571233                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   294.964329                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.576102                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.576102                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          295                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          295                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.576172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5960137                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5960137                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 264064962000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 264064962000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 264064962000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     45802103                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45802103                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45802136                       # number of overall hits
system.cpu.dcache.overall_hits::total        45802136                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3004502                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3004502                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3004521                       # number of overall misses
system.cpu.dcache.overall_misses::total       3004521                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 303474645000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 303474645000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 303474645000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 303474645000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806605                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806605                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806657                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806657                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.061559                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061559                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.061560                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061560                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 101006.637706                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 101006.637706                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 101005.998960                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 101005.998960                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1501382                       # number of writebacks
system.cpu.dcache.writebacks::total           1501382                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1496187                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1496187                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1496187                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1496187                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1508315                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1508315                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1508331                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1508331                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 156978413000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 156978413000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 156980079000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 156980079000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030904                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030904                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030904                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030904                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 104075.350971                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 104075.350971                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 104075.351498                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 104075.351498                       # average overall mshr miss latency
system.cpu.dcache.replacements                1507307                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35699264                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35699264                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        11750                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11750                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    614704000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    614704000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35711014                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35711014                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000329                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000329                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52315.234043                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52315.234043                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11745                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11745                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    590676000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    590676000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000329                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000329                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50291.698595                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50291.698595                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10102839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10102839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2992752                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2992752                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 302859941000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 302859941000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.228531                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.228531                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 101197.807570                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 101197.807570                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1496182                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1496182                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1496570                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1496570                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 156387737000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 156387737000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.114280                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.114280                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 104497.442151                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104497.442151                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           33                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            33                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           19                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           19                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.365385                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.365385                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           16                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           16                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1666000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1666000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.307692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.307692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       104125                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       104125                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 264064962000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.423374                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47310494                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1508331                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.366122                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.423374                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999437                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999437                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          463                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          50315016                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         50315016                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 264064962000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 264064962000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
