// Seed: 8839598
module module_0 (
    input wire id_0,
    output wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input wire id_5,
    input wire id_6,
    input tri id_7,
    input supply1 id_8,
    output tri1 id_9,
    input uwire id_10,
    input tri1 id_11,
    input tri id_12
);
endmodule
module module_1 (
    output logic id_0,
    output tri0 id_1,
    output tri id_2,
    input tri id_3,
    output wor id_4,
    input wand id_5,
    input supply1 id_6
);
  logic id_8;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_5,
      id_5,
      id_4,
      id_6,
      id_5,
      id_6,
      id_3,
      id_1,
      id_3,
      id_5,
      id_5
  );
  assign modCall_1.id_5 = 0;
  always @(-1) begin : LABEL_0
    id_0 <= id_3;
  end
  wire id_9 = id_3;
  wire id_10;
  wire id_11;
endmodule
