AMDGPU_VM_FAULT_STOP_ALWAYS,VAR_0
BANK_SELECT,VAR_1
BYPASS_VM,VAR_2
CHIP_KAVERI,VAR_3
CONTEXT1_IDENTITY_ACCESS_MODE,VAR_4
DRM_INFO,FUNC_0
EFFECTIVE_L2_QUEUE_SIZE,VAR_5
EINVAL,VAR_6
ENABLE_ADVANCED_DRIVER_MODEL,VAR_7
ENABLE_CONTEXT,VAR_8
ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY,VAR_9
ENABLE_L1_FRAGMENT_PROCESSING,VAR_10
ENABLE_L1_TLB,VAR_11
ENABLE_L2_CACHE,VAR_12
ENABLE_L2_FRAGMENT_PROCESSING,VAR_13
ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE,VAR_14
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE,VAR_15
INVALIDATE_ALL_L1_TLBS,VAR_16
INVALIDATE_L2_CACHE,VAR_17
L2_CACHE_BIGK_ASSOCIATIVITY,VAR_18
L2_CACHE_BIGK_FRAGMENT_SIZE,VAR_19
MC_VM_MX_L1_TLB_CNTL,VAR_20
PAGE_TABLE_BLOCK_SIZE,VAR_21
PAGE_TABLE_DEPTH,VAR_22
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT,VAR_23
REG_SET_FIELD,FUNC_1
RREG32,FUNC_2
SYSTEM_ACCESS_MODE,VAR_24
SYSTEM_APERTURE_UNMAPPED_ACCESS,VAR_25
VM_CONTEXT0_CNTL,VAR_26
VM_CONTEXT1_CNTL,VAR_27
VM_L2_CNTL,VAR_28
VM_L2_CNTL2,VAR_29
VM_L2_CNTL3,VAR_30
WREG32,FUNC_3
amdgpu_bo_gpu_offset,FUNC_4
amdgpu_gart_table_vram_pin,FUNC_5
amdgpu_vm_fault_stop,VAR_31
dev_err,FUNC_6
gmc_v7_0_flush_gpu_tlb,FUNC_7
gmc_v7_0_set_fault_enable_default,FUNC_8
mmCHUB_CONTROL,VAR_32
mmMC_VM_MX_L1_TLB_CNTL,VAR_33
mmVM_CONTEXT0_CNTL,VAR_34
mmVM_CONTEXT0_CNTL2,VAR_35
mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR,VAR_36
mmVM_CONTEXT0_PAGE_TABLE_END_ADDR,VAR_37
mmVM_CONTEXT0_PAGE_TABLE_START_ADDR,VAR_38
mmVM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR,VAR_39
mmVM_CONTEXT1_CNTL,VAR_40
mmVM_CONTEXT1_CNTL2,VAR_41
mmVM_CONTEXT1_PAGE_TABLE_END_ADDR,VAR_42
mmVM_CONTEXT1_PAGE_TABLE_START_ADDR,VAR_43
mmVM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR,VAR_44
mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR,VAR_45
mmVM_L2_CNTL,VAR_46
mmVM_L2_CNTL2,VAR_47
mmVM_L2_CNTL3,VAR_48
gmc_v7_0_gart_enable,FUNC_9
adev,VAR_49
table_addr,VAR_50
r,VAR_51
i,VAR_52
tmp,VAR_53
field,VAR_54
