(c) Copyright 2012-2019 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sds++ 2019.1 SW Build 2552052 on Fri May 24 14:48:04 MDT 2019
# Start time    : Fri Apr 24 11:31:29 CST 2020
# Command line  : sds++ --remote_ip_cache /home/roy/workspace/ip_cache -o via_bgd.elf ./src/dmain.o ./src/lrbgd.o ./src/main.o -dmclkid 2 -sds-sys-config linux -sds-proc linux -sds-pf zc706
# Log file      : /home/roy/workspace/via_bgd/Release/_sds/reports/sds.log
# Journal file  : /home/roy/workspace/via_bgd/Release/_sds/reports/sds.jou
# Report file   : /home/roy/workspace/via_bgd/Release/_sds/reports/sds.rpt
#-----------------------------------------------------------

Removing implementation files from previous run
Libraries: 
Library Paths {}
Analyzing object files
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdinfo=alloc --only-section=.xdinfo /home/roy/workspace/via_bgd/Release/src/dmain.o /home/roy/workspace/via_bgd/Release/_sds/.data/xdinfo.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdrtlx=alloc --only-section=.xdrtlx /home/roy/workspace/via_bgd/Release/src/dmain.o /home/roy/workspace/via_bgd/Release/_sds/.rtlx/dmain.rtlx
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xddata=alloc --only-section=.xddata /home/roy/workspace/via_bgd/Release/src/dmain.o /home/roy/workspace/via_bgd/Release/_sds/.data/s2mm_data_copy.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdpp=alloc --only-section=.xdpp /home/roy/workspace/via_bgd/Release/src/dmain.o /home/roy/workspace/via_bgd/Release/_sds/.pp/dmain.ii
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdfcnmap=alloc --only-section=.xdfcnmap /home/roy/workspace/via_bgd/Release/src/dmain.o /home/roy/workspace/via_bgd/Release/_sds/.cdb/s2mm_data_copy.s2mm_data_copy.fcnmap.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdhlscore=alloc --only-section=.xdhlscore /home/roy/workspace/via_bgd/Release/src/dmain.o /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_s2mm_data_copy_1_0/xilinx_com_hls_s2mm_data_copy_1_0.zip
/usr/bin/unzip -u -o /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_s2mm_data_copy_1_0/xilinx_com_hls_s2mm_data_copy_1_0.zip -d /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_s2mm_data_copy_1_0
Archive:  /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_s2mm_data_copy_1_0/xilinx_com_hls_s2mm_data_copy_1_0.zip
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_s2mm_data_copy_1_0/component.xml  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_s2mm_data_copy_1_0/constraints/a0_s2mm_data_copy_ooc.xdc  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_s2mm_data_copy_1_0/hdl/verilog/a0_s2mm_data_copy_buf_r_m_axi.v  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_s2mm_data_copy_1_0/hdl/verilog/a0_s2mm_data_copy.v  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_s2mm_data_copy_1_0/hdl/vhdl/a0_s2mm_data_copy_buf_r_m_axi.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_s2mm_data_copy_1_0/hdl/vhdl/a0_s2mm_data_copy.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_s2mm_data_copy_1_0/doc/ReleaseNotes.txt  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_s2mm_data_copy_1_0/misc/logo.png  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_s2mm_data_copy_1_0/bd/bd.tcl  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_s2mm_data_copy_1_0/xgui/s2mm_data_copy_v1_0.tcl  
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdif=alloc --only-section=.xdif /home/roy/workspace/via_bgd/Release/src/dmain.o /home/roy/workspace/via_bgd/Release/_sds/.cdb/s2mm_data_copy_if.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xddata1=alloc --only-section=.xddata1 /home/roy/workspace/via_bgd/Release/src/dmain.o /home/roy/workspace/via_bgd/Release/_sds/.data/via_dma_in0.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdfcnmap1=alloc --only-section=.xdfcnmap1 /home/roy/workspace/via_bgd/Release/src/dmain.o /home/roy/workspace/via_bgd/Release/_sds/.cdb/via_dma_in0.via_dma_in0.fcnmap.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdhlscore1=alloc --only-section=.xdhlscore1 /home/roy/workspace/via_bgd/Release/src/dmain.o /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in0_1_0/xilinx_com_hls_via_dma_in0_1_0.zip
/usr/bin/unzip -u -o /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in0_1_0/xilinx_com_hls_via_dma_in0_1_0.zip -d /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in0_1_0
Archive:  /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in0_1_0/xilinx_com_hls_via_dma_in0_1_0.zip
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in0_1_0/component.xml  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in0_1_0/constraints/a1_via_dma_in0_ooc.xdc  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in0_1_0/hdl/verilog/a1_via_dma_in0_in0_m_axi.v  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in0_1_0/hdl/verilog/a1_via_dma_in0.v  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in0_1_0/hdl/vhdl/a1_via_dma_in0_in0_m_axi.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in0_1_0/hdl/vhdl/a1_via_dma_in0.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in0_1_0/doc/ReleaseNotes.txt  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in0_1_0/misc/logo.png  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in0_1_0/bd/bd.tcl  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in0_1_0/xgui/via_dma_in0_v1_0.tcl  
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdif1=alloc --only-section=.xdif1 /home/roy/workspace/via_bgd/Release/src/dmain.o /home/roy/workspace/via_bgd/Release/_sds/.cdb/via_dma_in0_if.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xddata2=alloc --only-section=.xddata2 /home/roy/workspace/via_bgd/Release/src/dmain.o /home/roy/workspace/via_bgd/Release/_sds/.data/via_dma_in1.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdfcnmap2=alloc --only-section=.xdfcnmap2 /home/roy/workspace/via_bgd/Release/src/dmain.o /home/roy/workspace/via_bgd/Release/_sds/.cdb/via_dma_in1.via_dma_in1.fcnmap.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdhlscore2=alloc --only-section=.xdhlscore2 /home/roy/workspace/via_bgd/Release/src/dmain.o /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in1_1_0/xilinx_com_hls_via_dma_in1_1_0.zip
/usr/bin/unzip -u -o /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in1_1_0/xilinx_com_hls_via_dma_in1_1_0.zip -d /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in1_1_0
Archive:  /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in1_1_0/xilinx_com_hls_via_dma_in1_1_0.zip
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in1_1_0/component.xml  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in1_1_0/constraints/a2_via_dma_in1_ooc.xdc  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in1_1_0/hdl/verilog/a2_via_dma_in1_in1_m_axi.v  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in1_1_0/hdl/verilog/a2_via_dma_in1.v  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in1_1_0/hdl/vhdl/a2_via_dma_in1_in1_m_axi.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in1_1_0/hdl/vhdl/a2_via_dma_in1.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in1_1_0/doc/ReleaseNotes.txt  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in1_1_0/misc/logo.png  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in1_1_0/bd/bd.tcl  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in1_1_0/xgui/via_dma_in1_v1_0.tcl  
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdif2=alloc --only-section=.xdif2 /home/roy/workspace/via_bgd/Release/src/dmain.o /home/roy/workspace/via_bgd/Release/_sds/.cdb/via_dma_in1_if.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdinfo=alloc --only-section=.xdinfo /home/roy/workspace/via_bgd/Release/src/lrbgd.o /home/roy/workspace/via_bgd/Release/_sds/.data/xdinfo.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdrtlx=alloc --only-section=.xdrtlx /home/roy/workspace/via_bgd/Release/src/lrbgd.o /home/roy/workspace/via_bgd/Release/_sds/.rtlx/lrbgd.rtlx
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xddata=alloc --only-section=.xddata /home/roy/workspace/via_bgd/Release/src/lrbgd.o /home/roy/workspace/via_bgd/Release/_sds/.data/bgd_accel.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdpp=alloc --only-section=.xdpp /home/roy/workspace/via_bgd/Release/src/lrbgd.o /home/roy/workspace/via_bgd/Release/_sds/.pp/lrbgd.ii
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdfcnmap=alloc --only-section=.xdfcnmap /home/roy/workspace/via_bgd/Release/src/lrbgd.o /home/roy/workspace/via_bgd/Release/_sds/.cdb/bgd_accel.bgd_accel.fcnmap.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdhlscore=alloc --only-section=.xdhlscore /home/roy/workspace/via_bgd/Release/src/lrbgd.o /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/xilinx_com_hls_bgd_accel_1_0.zip
/usr/bin/unzip -u -o /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/xilinx_com_hls_bgd_accel_1_0.zip -d /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0
Archive:  /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/xilinx_com_hls_bgd_accel_1_0.zip
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/component.xml  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/ip/a3_bgd_accel_ap_dadddsub_5_full_dsp_64.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/ip/a3_bgd_accel_ap_ddiv_29_no_dsp_64.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/ip/a3_bgd_accel_ap_dexp_16_full_dsp_64.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/ip/a3_bgd_accel_ap_fadd_3_full_dsp_32.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/ip/a3_bgd_accel_ap_fadd_3_no_dsp_32.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/ip/a3_bgd_accel_ap_fmul_2_max_dsp_32.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/ip/a3_bgd_accel_ap_fpext_0_no_dsp_32.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/ip/a3_bgd_accel_ap_fptrunc_0_no_dsp_64.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/constraints/a3_bgd_accel_ooc.xdc  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/verilog/a3_bgd_accel_dadddsub_64ns_64ns_64_7_full_dsp_1.v  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/verilog/a3_bgd_accel_ddiv_64ns_64ns_64_31_1.v  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/verilog/a3_bgd_accel_dexp_64ns_64ns_64_18_full_dsp_1.v  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/verilog/a3_bgd_accel_fadd_32ns_32ns_32_5_full_dsp_1.v  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/verilog/a3_bgd_accel_fadd_32ns_32ns_32_5_no_dsp_1.v  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/verilog/a3_bgd_accel_fltData.v  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/verilog/a3_bgd_accel_fltGradient.v  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/verilog/a3_bgd_accel_fltLabel.v  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/verilog/a3_bgd_accel_fltWeight.v  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/verilog/a3_bgd_accel_fmul_32ns_32ns_32_4_max_dsp_1.v  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/verilog/a3_bgd_accel_fpext_32ns_64_2_1.v  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/verilog/a3_bgd_accel_fptrunc_64ns_32_2_1.v  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/verilog/a3_bgd_accel_mac_muladd_11ns_14s_14ns_14_1_1.v  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/verilog/a3_bgd_func0.v  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/verilog/a3_bgd_func0_fltDotTmp.v  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/verilog/a3_bgd_func1.v  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/verilog/a3_bgd_func2.v  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/verilog/a3_bgd_func3.v  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/verilog/a3_bgd_func4.v  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/verilog/a3_bgd_accel.v  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/vhdl/a3_bgd_accel_dadddsub_64ns_64ns_64_7_full_dsp_1.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/vhdl/a3_bgd_accel_ddiv_64ns_64ns_64_31_1.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/vhdl/a3_bgd_accel_dexp_64ns_64ns_64_18_full_dsp_1.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/vhdl/a3_bgd_accel_fadd_32ns_32ns_32_5_full_dsp_1.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/vhdl/a3_bgd_accel_fadd_32ns_32ns_32_5_no_dsp_1.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/vhdl/a3_bgd_accel_fltData.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/vhdl/a3_bgd_accel_fltGradient.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/vhdl/a3_bgd_accel_fltLabel.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/vhdl/a3_bgd_accel_fltWeight.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/vhdl/a3_bgd_accel_fmul_32ns_32ns_32_4_max_dsp_1.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/vhdl/a3_bgd_accel_fpext_32ns_64_2_1.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/vhdl/a3_bgd_accel_fptrunc_64ns_32_2_1.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/vhdl/a3_bgd_accel_mac_muladd_11ns_14s_14ns_14_1_1.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/vhdl/a3_bgd_func0.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/vhdl/a3_bgd_func0_fltDotTmp.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/vhdl/a3_bgd_func1.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/vhdl/a3_bgd_func2.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/vhdl/a3_bgd_func3.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/vhdl/a3_bgd_func4.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/hdl/vhdl/a3_bgd_accel.vhd  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/doc/ReleaseNotes.txt  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/misc/logo.png  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/bd/bd.tcl  
  inflating: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/xgui/bgd_accel_v1_0.tcl  
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdif=alloc --only-section=.xdif /home/roy/workspace/via_bgd/Release/src/lrbgd.o /home/roy/workspace/via_bgd/Release/_sds/.cdb/bgd_accel_if.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdinfo=alloc --only-section=.xdinfo /home/roy/workspace/via_bgd/Release/src/main.o /home/roy/workspace/via_bgd/Release/_sds/.data/xdinfo.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xddata=alloc --only-section=.xddata /home/roy/workspace/via_bgd/Release/src/main.o /home/roy/workspace/via_bgd/Release/_sds/.data/xddata.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdsdata=alloc --only-section=.xdsdata /home/roy/workspace/via_bgd/Release/src/main.o /home/roy/workspace/via_bgd/Release/_sds/.data/main.o.xml
/home/roy/sdsoc/SDx/2019.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/roy/workspace/via_bgd/Release/.Xil/zc706.hpfm  -ip /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_s2mm_data_copy_1_0 -ip /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in0_1_0 -ip /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in1_1_0 -ip /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0  -o /home/roy/workspace/via_bgd/Release/_sds/.cdb/xd_ip_db.xml  
INFO: Using user-defined path for XILINX_XD environment variable /home/roy/sdsoc/SDx/2019.1
processing accelerators: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_s2mm_data_copy_1_0
ip_dir: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_s2mm_data_copy_1_0
/home/roy/sdsoc/SDx/2019.1/bin/xsltproc --stringparam xpath "spirit:component/spirit:name/text()" /home/roy/sdsoc/SDx/2019.1/scripts/xdcc/xpathValueOf.xsl /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_s2mm_data_copy_1_0/component.xml
ip_name: s2mm_data_copy
processing accelerators: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in0_1_0
ip_dir: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in0_1_0
/home/roy/sdsoc/SDx/2019.1/bin/xsltproc --stringparam xpath "spirit:component/spirit:name/text()" /home/roy/sdsoc/SDx/2019.1/scripts/xdcc/xpathValueOf.xsl /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in0_1_0/component.xml
ip_name: via_dma_in0
processing accelerators: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in1_1_0
ip_dir: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in1_1_0
/home/roy/sdsoc/SDx/2019.1/bin/xsltproc --stringparam xpath "spirit:component/spirit:name/text()" /home/roy/sdsoc/SDx/2019.1/scripts/xdcc/xpathValueOf.xsl /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_via_dma_in1_1_0/component.xml
ip_name: via_dma_in1
processing accelerators: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0
ip_dir: /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0
/home/roy/sdsoc/SDx/2019.1/bin/xsltproc --stringparam xpath "spirit:component/spirit:name/text()" /home/roy/sdsoc/SDx/2019.1/scripts/xdcc/xpathValueOf.xsl /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo/xilinx_com_hls_bgd_accel_1_0/component.xml
ip_name: bgd_accel
Generating data motion network
/home/roy/sdsoc/SDx/2019.1/bin/llvm-link -o /home/roy/workspace/via_bgd/Release/_sds/.llvm/sds_all.o /home/roy/workspace/via_bgd/Release/_sds/.llvm/./src/dmain.s /home/roy/workspace/via_bgd/Release/_sds/.llvm/./src/lrbgd.s /home/roy/workspace/via_bgd/Release/_sds/.llvm/./src/main.s
/home/roy/sdsoc/SDx/2019.1/bin/XidanePass  --dmclkid 2  --repo /home/roy/workspace/via_bgd/Release/_sds/.cdb/xd_ip_db.xml  --dmdb /home/roy/sdsoc/SDx/2019.1/data/DM.db   -os linux -processor cortex-a9 -partition 0  
INFO: [DMAnalysis 83-4494] Analyzing hardware accelerators...
INFO: [DMAnalysis 83-4497] Analyzing callers to hardware accelerators...
INFO: [DMAnalysis 83-4444] Scheduling data transfer graph for partition 0
INFO: [DMAnalysis 83-4446] Creating data motion network hardware for partition 0
INFO: [DMAnalysis 83-4448] Creating software stub functions for partition 0
INFO: [DMAnalysis 83-4450] Generating data motion network report for partition 0
INFO: [DMAnalysis 83-4454] Rewriting caller code
Removing implementation files from previous run /home/roy/workspace/via_bgd/Release/_sds/p0/vivado
Removing implementation files from previous run /home/roy/workspace/via_bgd/Release/_sds/p0/vpl
Creating block diagram (BD)
/home/roy/sdsoc/SDx/2019.1/bin/sdx_link  -cf-system /home/roy/workspace/via_bgd/Release/_sds/.llvm/apsys_0.xml  -cf-db  /home/roy/workspace/via_bgd/Release/_sds/.cdb/xd_ip_db.xml  -xpfm /home/roy/sdsoc/SDx/2019.1/platforms/zc706/zc706.xpfm   -multi-clks -trace-buffer 1024 -os linux -quiet
Creating top.bd.tcl
/home/roy/sdsoc/SDx/2019.1/bin/cf2sw  -i /home/roy/workspace/via_bgd/Release/_sds/.llvm/apsys_0.xml  -r /home/roy/workspace/via_bgd/Release/_sds/.cdb/xd_ip_db.xml  -pollMode 0 -mc
Rewrite caller functions
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdinfo=alloc --only-section=.xdinfo /home/roy/workspace/via_bgd/Release/src/main.o /home/roy/workspace/via_bgd/Release/_sds/.data/xdinfo.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xddata=alloc --only-section=.xddata /home/roy/workspace/via_bgd/Release/src/main.o /home/roy/workspace/via_bgd/Release/_sds/.data/xddata.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdsdata=alloc --only-section=.xdsdata /home/roy/workspace/via_bgd/Release/src/main.o /home/roy/workspace/via_bgd/Release/_sds/.data/main.o.xml
/home/roy/sdsoc/SDx/2019.1/bin/caller_rewrite  -rewrite /home/roy/workspace/via_bgd/Release/_sds/.llvm/caller0.cfrewrite  -o /home/roy/workspace/via_bgd/Release/_sds/swstubs/main.cpp  /home/roy/workspace/via_bgd/Release/_sds/swstubs/unix_main.cpp  --  -c  -I/home/roy/workspace/via_bgd/src -I/home/roy/workspace/via_bgd/src -Wall -O3 -fmessage-length=0 -MMD -MP -D __SDSCC__  -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I /home/roy/sdsoc/SDx/2019.1/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I /home/roy/sdsoc/Vivado/2019.1/include   -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/8.2.0 -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/8.2.0/arm-linux-gnueabihf -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/8.2.0/backward -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/8.2.0/include -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/8.2.0/include-fixed -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
Compile caller rewrite file /home/roy/workspace/via_bgd/Release/_sds/swstubs/main.cpp
arm-linux-gnueabihf-g++  -c /home/roy/workspace/via_bgd/Release/_sds/swstubs/main.cpp  -I/home/roy/workspace/via_bgd/src -I/home/roy/workspace/via_bgd/src -Wall -O3 -fmessage-length=0 -MMD -MP -D __SDSCC__        -I /home/roy/sdsoc/SDx/2019.1/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I /home/roy/sdsoc/Vivado/2019.1/include  -o /home/roy/workspace/via_bgd/Release/_sds/swstubs/main.o
/home/roy/workspace/via_bgd/Release/_sds/swstubs/main.cpp: In function ‘void bgd_accel_sw(float*, float*, float*, int)’:
/home/roy/workspace/via_bgd/Release/_sds/swstubs/main.cpp:130:14: warning: unused variable ‘u32Chunks’ [-Wunused-variable]
     uint32_t u32Chunks = regScalar;
              ^~~~~~~~~
/home/roy/workspace/via_bgd/Release/_sds/swstubs/main.cpp: In function ‘int fpga_state()’:
/home/roy/workspace/via_bgd/Release/_sds/swstubs/main.cpp:221:10: warning: ISO C++ forbids converting a string constant to ‘char*’ [-Wwrite-strings]
  state = "operating";
          ^~~~~~~~~~~
/home/roy/workspace/via_bgd/Release/_sds/swstubs/main.cpp: In function ‘void download_bitstream()’:
/home/roy/workspace/via_bgd/Release/_sds/swstubs/main.cpp:238:6: warning: unused variable ‘ret’ [-Wunused-variable]
  int ret;
      ^~~
/home/roy/workspace/via_bgd/Release/_sds/swstubs/main.cpp:241:8: warning: unused variable ‘Module’ [-Wunused-variable]
  char *Module[100] = {0};
        ^~~~~~
/home/roy/workspace/via_bgd/Release/_sds/swstubs/main.cpp: In function ‘int main(int, char**)’:
/home/roy/workspace/via_bgd/Release/_sds/swstubs/main.cpp:281:13: warning: unused variable ‘swdata’ [-Wunused-variable]
     float  *swdata, *swweight, *swgradient,  *swoutbuf;
             ^~~~~~
/home/roy/workspace/via_bgd/Release/_sds/swstubs/main.cpp:281:22: warning: unused variable ‘swweight’ [-Wunused-variable]
     float  *swdata, *swweight, *swgradient,  *swoutbuf;
                      ^~~~~~~~
/home/roy/workspace/via_bgd/Release/_sds/swstubs/main.cpp:281:47: warning: unused variable ‘swoutbuf’ [-Wunused-variable]
     float  *swdata, *swweight, *swgradient,  *swoutbuf;
                                               ^~~~~~~~
/home/roy/workspace/via_bgd/Release/_sds/swstubs/main.cpp: At global scope:
/home/roy/workspace/via_bgd/Release/_sds/swstubs/main.cpp:86:13: warning: ‘void init_arrays_out(float*, int)’ defined but not used [-Wunused-function]
 static void init_arrays_out(float *out, int outlen)
             ^~~~~~~~~~~~~~~
Prepare hardware access API functions
Create accelerator stub functions
/home/roy/sdsoc/SDx/2019.1/bin/stub_gen  -func "s2mm_data_copy" -stub /home/roy/workspace/via_bgd/Release/_sds/.llvm/s2mm_data_copy.cfrewrite  -o /home/roy/workspace/via_bgd/Release/_sds/swstubs/dmain.cpp  /home/roy/workspace/via_bgd/Release/_sds/swstubs/unix_dmain.cpp  --  -c  -I/home/roy/workspace/via_bgd/src -I/home/roy/workspace/via_bgd/src -Wall -O3 -fmessage-length=0 -MMD -MP -D __SDSCC__  -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I /home/roy/sdsoc/SDx/2019.1/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I /home/roy/sdsoc/Vivado/2019.1/include   -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/8.2.0 -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/8.2.0/arm-linux-gnueabihf -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/8.2.0/backward -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/8.2.0/include -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/8.2.0/include-fixed -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
/home/roy/sdsoc/SDx/2019.1/bin/stub_gen  -func "via_dma_in0" -stub /home/roy/workspace/via_bgd/Release/_sds/.llvm/via_dma_in0.cfrewrite  -o /home/roy/workspace/via_bgd/Release/_sds/swstubs/dmain.cpp  /home/roy/workspace/via_bgd/Release/_sds/swstubs/unix_dmain.cpp  --  -c  -I/home/roy/workspace/via_bgd/src -I/home/roy/workspace/via_bgd/src -Wall -O3 -fmessage-length=0 -MMD -MP -D __SDSCC__  -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I /home/roy/sdsoc/SDx/2019.1/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I /home/roy/sdsoc/Vivado/2019.1/include   -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/8.2.0 -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/8.2.0/arm-linux-gnueabihf -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/8.2.0/backward -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/8.2.0/include -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/8.2.0/include-fixed -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
/home/roy/sdsoc/SDx/2019.1/bin/stub_gen  -func "via_dma_in1" -stub /home/roy/workspace/via_bgd/Release/_sds/.llvm/via_dma_in1.cfrewrite  -o /home/roy/workspace/via_bgd/Release/_sds/swstubs/dmain.cpp  /home/roy/workspace/via_bgd/Release/_sds/swstubs/unix_dmain.cpp  --  -c  -I/home/roy/workspace/via_bgd/src -I/home/roy/workspace/via_bgd/src -Wall -O3 -fmessage-length=0 -MMD -MP -D __SDSCC__  -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I /home/roy/sdsoc/SDx/2019.1/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I /home/roy/sdsoc/Vivado/2019.1/include   -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/8.2.0 -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/8.2.0/arm-linux-gnueabihf -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/8.2.0/backward -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/8.2.0/include -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/8.2.0/include-fixed -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
/home/roy/sdsoc/SDx/2019.1/bin/stub_gen  -func "bgd_accel" -stub /home/roy/workspace/via_bgd/Release/_sds/.llvm/bgd_accel.cfrewrite  -o /home/roy/workspace/via_bgd/Release/_sds/swstubs/lrbgd.cpp  /home/roy/workspace/via_bgd/Release/_sds/swstubs/unix_lrbgd.cpp  --  -c  -I/home/roy/workspace/via_bgd/src -I/home/roy/workspace/via_bgd/src -Wall -O3 -fmessage-length=0 -MMD -MP -D __SDSCC__  -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I /home/roy/sdsoc/SDx/2019.1/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I /home/roy/sdsoc/Vivado/2019.1/include   -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/8.2.0 -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/8.2.0/arm-linux-gnueabihf -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/8.2.0/backward -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/8.2.0/include -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/8.2.0/include-fixed -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -I/home/roy/sdsoc/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
Compile hardware access API functions
arm-linux-gnueabihf-gcc         -I /home/roy/sdsoc/SDx/2019.1/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I /home/roy/sdsoc/Vivado/2019.1/include -c  /home/roy/workspace/via_bgd/Release/_sds/swstubs/portinfo.c
arm-linux-gnueabihf-g++        -I /home/roy/sdsoc/SDx/2019.1/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I /home/roy/sdsoc/Vivado/2019.1/include -c  /home/roy/workspace/via_bgd/Release/_sds/swstubs/cf_stub.c
arm-linux-gnueabihf-ar crs /home/roy/workspace/via_bgd/Release/_sds/swstubs/libxlnk_stub.a /home/roy/workspace/via_bgd/Release/_sds/swstubs/portinfo.o /home/roy/workspace/via_bgd/Release/_sds/swstubs/cf_stub.o
Compile accelerator stub functions
arm-linux-gnueabihf-g++ -c dmain.cpp  -I/home/roy/workspace/via_bgd/src -I/home/roy/workspace/via_bgd/src -Wall -O3 -fmessage-length=0 -MMD -MP -D __SDSCC__        -I /home/roy/sdsoc/SDx/2019.1/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I /home/roy/sdsoc/Vivado/2019.1/include -o dmain.o
arm-linux-gnueabihf-g++ -c dmain.cpp  -I/home/roy/workspace/via_bgd/src -I/home/roy/workspace/via_bgd/src -Wall -O3 -fmessage-length=0 -MMD -MP -D __SDSCC__        -I /home/roy/sdsoc/SDx/2019.1/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I /home/roy/sdsoc/Vivado/2019.1/include -o dmain.o
arm-linux-gnueabihf-g++ -c dmain.cpp  -I/home/roy/workspace/via_bgd/src -I/home/roy/workspace/via_bgd/src -Wall -O3 -fmessage-length=0 -MMD -MP -D __SDSCC__        -I /home/roy/sdsoc/SDx/2019.1/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I /home/roy/sdsoc/Vivado/2019.1/include -o dmain.o
arm-linux-gnueabihf-g++ -c lrbgd.cpp  -I/home/roy/workspace/via_bgd/src -I/home/roy/workspace/via_bgd/src -Wall -O3 -fmessage-length=0 -MMD -MP -D __SDSCC__        -I /home/roy/sdsoc/SDx/2019.1/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I /home/roy/sdsoc/Vivado/2019.1/include -o lrbgd.o
lrbgd.cpp: In function ‘void bgd_accel(float*, float*, float*)’:
lrbgd.cpp:396:1: warning: label ‘_RECV_WEIGHT_’ defined but not used [-Wunused-label]
 _RECV_WEIGHT_:
 ^~~~~~~~~~~~~
lrbgd.cpp:420:1: warning: label ‘_CHUNKS_LOOP_’ defined but not used [-Wunused-label]
 _CHUNKS_LOOP_:
 ^~~~~~~~~~~~~
lrbgd.cpp:423:1: warning: label ‘_RECV_DATA_’ defined but not used [-Wunused-label]
 _RECV_DATA_:
 ^~~~~~~~~~~
lrbgd.cpp:447:1: warning: label ‘_GRADIENT_CALC_’ defined but not used [-Wunused-label]
 _GRADIENT_CALC_:
 ^~~~~~~~~~~~~~~
lrbgd.cpp:460:1: warning: label ‘_SEND_GRADIENT_’ defined but not used [-Wunused-label]
 _SEND_GRADIENT_:
 ^~~~~~~~~~~~~~~
lrbgd.cpp: In function ‘void bgd_func0(float32_t, float32_t*, float32_t*, float32_t*)’:
lrbgd.cpp:505:2: warning: label ‘_DOT_CALC0_’ defined but not used [-Wunused-label]
  _DOT_CALC0_:
  ^~~~~~~~~~~
lrbgd.cpp:511:2: warning: label ‘_DOT_CALC_ALL_’ defined but not used [-Wunused-label]
  _DOT_CALC_ALL_:
  ^~~~~~~~~~~~~~
lrbgd.cpp:515:3: warning: label ‘_DOT_CALC_LP’ defined but not used [-Wunused-label]
   _DOT_CALC_LP:
   ^~~~~~~~~~~~
lrbgd.cpp:521:2: warning: label ‘_DOT_CALC1_’ defined but not used [-Wunused-label]
  _DOT_CALC1_:
  ^~~~~~~~~~~
lrbgd.cpp:527:2: warning: label ‘_DIFF_CALC_’ defined but not used [-Wunused-label]
  _DIFF_CALC_:
  ^~~~~~~~~~~
lrbgd.cpp:532:2: warning: label ‘_ACC_CALC_ALL_’ defined but not used [-Wunused-label]
  _ACC_CALC_ALL_:
  ^~~~~~~~~~~~~~
lrbgd.cpp: In function ‘void bgd_func1(float32_t, float32_t*, float32_t*, float32_t*)’:
lrbgd.cpp:550:2: warning: label ‘_DOT_CALC0_’ defined but not used [-Wunused-label]
  _DOT_CALC0_:
  ^~~~~~~~~~~
lrbgd.cpp:556:2: warning: label ‘_DOT_CALC_ALL_’ defined but not used [-Wunused-label]
  _DOT_CALC_ALL_:
  ^~~~~~~~~~~~~~
lrbgd.cpp:560:3: warning: label ‘_DOT_CALC_LP’ defined but not used [-Wunused-label]
   _DOT_CALC_LP:
   ^~~~~~~~~~~~
lrbgd.cpp:566:2: warning: label ‘_DOT_CALC1_’ defined but not used [-Wunused-label]
  _DOT_CALC1_:
  ^~~~~~~~~~~
lrbgd.cpp:572:2: warning: label ‘_DIFF_CALC_’ defined but not used [-Wunused-label]
  _DIFF_CALC_:
  ^~~~~~~~~~~
lrbgd.cpp:577:2: warning: label ‘_ACC_CALC_ALL_’ defined but not used [-Wunused-label]
  _ACC_CALC_ALL_:
  ^~~~~~~~~~~~~~
lrbgd.cpp: In function ‘void bgd_func2(float32_t, float32_t*, float32_t*, float32_t*)’:
lrbgd.cpp:596:2: warning: label ‘_DOT_CALC0_’ defined but not used [-Wunused-label]
  _DOT_CALC0_:
  ^~~~~~~~~~~
lrbgd.cpp:602:2: warning: label ‘_DOT_CALC_ALL_’ defined but not used [-Wunused-label]
  _DOT_CALC_ALL_:
  ^~~~~~~~~~~~~~
lrbgd.cpp:606:3: warning: label ‘_DOT_CALC_LP’ defined but not used [-Wunused-label]
   _DOT_CALC_LP:
   ^~~~~~~~~~~~
lrbgd.cpp:612:2: warning: label ‘_DOT_CALC1_’ defined but not used [-Wunused-label]
  _DOT_CALC1_:
  ^~~~~~~~~~~
lrbgd.cpp:618:2: warning: label ‘_DIFF_CALC_’ defined but not used [-Wunused-label]
  _DIFF_CALC_:
  ^~~~~~~~~~~
lrbgd.cpp:623:2: warning: label ‘_ACC_CALC_ALL_’ defined but not used [-Wunused-label]
  _ACC_CALC_ALL_:
  ^~~~~~~~~~~~~~
lrbgd.cpp: In function ‘void bgd_func3(float32_t, float32_t*, float32_t*, float32_t*)’:
lrbgd.cpp:640:2: warning: label ‘_DOT_CALC0_’ defined but not used [-Wunused-label]
  _DOT_CALC0_:
  ^~~~~~~~~~~
lrbgd.cpp:646:2: warning: label ‘_DOT_CALC_ALL_’ defined but not used [-Wunused-label]
  _DOT_CALC_ALL_:
  ^~~~~~~~~~~~~~
lrbgd.cpp:650:3: warning: label ‘_DOT_CALC_LP’ defined but not used [-Wunused-label]
   _DOT_CALC_LP:
   ^~~~~~~~~~~~
lrbgd.cpp:656:2: warning: label ‘_DOT_CALC1_’ defined but not used [-Wunused-label]
  _DOT_CALC1_:
  ^~~~~~~~~~~
lrbgd.cpp:662:2: warning: label ‘_DIFF_CALC_’ defined but not used [-Wunused-label]
  _DIFF_CALC_:
  ^~~~~~~~~~~
lrbgd.cpp:667:2: warning: label ‘_ACC_CALC_ALL_’ defined but not used [-Wunused-label]
  _ACC_CALC_ALL_:
  ^~~~~~~~~~~~~~
lrbgd.cpp: In function ‘void bgd_func4(float32_t, float32_t*, float32_t*, float32_t*)’:
lrbgd.cpp:684:2: warning: label ‘_DOT_CALC0_’ defined but not used [-Wunused-label]
  _DOT_CALC0_:
  ^~~~~~~~~~~
lrbgd.cpp:690:2: warning: label ‘_DOT_CALC_ALL_’ defined but not used [-Wunused-label]
  _DOT_CALC_ALL_:
  ^~~~~~~~~~~~~~
lrbgd.cpp:694:3: warning: label ‘_DOT_CALC_LP’ defined but not used [-Wunused-label]
   _DOT_CALC_LP:
   ^~~~~~~~~~~~
lrbgd.cpp:700:2: warning: label ‘_DOT_CALC1_’ defined but not used [-Wunused-label]
  _DOT_CALC1_:
  ^~~~~~~~~~~
lrbgd.cpp:706:2: warning: label ‘_DIFF_CALC_’ defined but not used [-Wunused-label]
  _DIFF_CALC_:
  ^~~~~~~~~~~
lrbgd.cpp:711:2: warning: label ‘_ACC_CALC_ALL_’ defined but not used [-Wunused-label]
  _ACC_CALC_ALL_:
  ^~~~~~~~~~~~~~
arm-linux-gnueabihf-ar crs /home/roy/workspace/via_bgd/Release/_sds/swstubs/libvia_bgd.a /home/roy/workspace/via_bgd/Release/_sds/swstubs/portinfo.o /home/roy/workspace/via_bgd/Release/_sds/swstubs/cf_stub.o /home/roy/workspace/via_bgd/Release/_sds/swstubs/dmain.o /home/roy/workspace/via_bgd/Release/_sds/swstubs/lrbgd.o
Preliminary link application ELF
arm-linux-gnueabihf-g++    /home/roy/workspace/via_bgd/Release/_sds/swstubs/dmain.o /home/roy/workspace/via_bgd/Release/_sds/swstubs/lrbgd.o /home/roy/workspace/via_bgd/Release/_sds/swstubs/main.o      -L/home/roy/workspace/via_bgd/Release/_sds/swstubs -Wl,--start-group  -Wl,--end-group -Wl,--start-group    -lpthread -L/home/roy/sdsoc/SDx/2019.1/target/aarch32-linux/lib -lsds_lib -lxlnk_stub  -Wl,--end-group -o /home/roy/workspace/via_bgd/Release/_sds/swstubs/via_bgd.elf 
arm-linux-gnueabihf-objcopy -R .xdinfo -R .xddata -R .xdasm -R .xdfcnmap -R .xdhlscore -R .xdif -R .xdparams -R .xdcore -R .xdrepo -R .xdsdata -R .xdpp -R .xdrtlx /home/roy/workspace/via_bgd/Release/_sds/swstubs/via_bgd.elf
Enable generation of hardware programming files
Enable generation of boot files
Calling VPL
/home/roy/sdsoc/SDx/2019.1/bin/vpl   --iprepo /home/roy/workspace/via_bgd/Release/_sds/iprepo/repo  --iprepo /home/roy/sdsoc/SDx/2019.1/data/ip/xilinx  --platform /home/roy/sdsoc/SDx/2019.1/platforms/zc706/zc706.xpfm  --temp_dir /home/roy/workspace/via_bgd/Release/_sds/p0  --output_dir /home/roy/workspace/via_bgd/Release/_sds/p0/vpl  --input_file /home/roy/workspace/via_bgd/Release/_sds/p0/.xsd/top.bd.tcl  --target hw   --save_temps  --kernels s2mm_data_copy:via_dma_in0:via_dma_in1:bgd_accel:adapter --webtalk_flag SDSoC  --remote_ip_cache /home/roy/workspace/ip_cache --xp "param:compiler.deleteDefaultReportConfigs=false" 

****** vpl v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
WARNING: [VPL 17-301] Failed to get a license for 'ap_opencl'. Explanation: The license feature ap_opencl could not be found.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". 
Attempting to get a license: ap_sdsoc
Feature available: ap_sdsoc
INFO: [VPL 60-895]   Target platform: /home/roy/sdsoc/SDx/2019.1/platforms/zc706/zc706.xpfm
INFO: [VPL 60-423]   Target device: zc706
INFO: [VPL 60-1032] Extracting DSA to /home/roy/workspace/via_bgd/Release/_sds/p0/vivado/vpl/.local/dsa
[11:31:57] Run vpl: Step create_project: Started
Creating Vivado project.
[11:31:59] Run vpl: Step create_project: Completed
[11:31:59] Run vpl: Step create_bd: Started
[11:33:15] Run vpl: Step create_bd: RUNNING...
[11:34:30] Run vpl: Step create_bd: RUNNING...
[11:35:45] Run vpl: Step create_bd: RUNNING...
[11:36:54] Run vpl: Step create_bd: Completed
[11:36:54] Run vpl: Step update_bd: Started
[11:36:57] Run vpl: Step update_bd: Completed
[11:36:57] Run vpl: Step generate_target: Started
[11:38:12] Run vpl: Step generate_target: RUNNING...
[11:39:27] Run vpl: Step generate_target: RUNNING...
[11:40:42] Run vpl: Step generate_target: RUNNING...
[11:40:46] Run vpl: Step generate_target: Completed
[11:40:46] Run vpl: Step config_hw_runs: Started
[11:40:46] Run vpl: Step config_hw_runs: Completed
[11:40:46] Run vpl: Step synth: Started
[11:41:47] Top-level synthesis in progress.
[11:42:18] Top-level synthesis in progress.
[11:42:30] Run vpl: Step synth: Completed
[11:42:30] Run vpl: Step impl: Started
[11:45:35] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 13m 48s 

[11:45:35] Starting logic optimization..
[11:46:07] Phase 1 Retarget
[11:46:07] Phase 2 Constant propagation
[11:46:07] Phase 3 Sweep
[11:46:07] Phase 4 BUFG optimization
[11:46:07] Phase 5 Shift Register Optimization
[11:46:07] Phase 6 Post Processing Netlist
[11:47:07] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 01m 31s 

[11:47:07] Starting logic placement..
[11:47:37] Phase 1 Placer Initialization
[11:47:37] Phase 1.1 Placer Initialization Netlist Sorting
[11:47:37] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[11:47:37] Phase 1.3 Build Placer Netlist Model
[11:47:37] Phase 1.4 Constrain Clocks/Macros
[11:47:37] Phase 2 Global Placement
[11:47:37] Phase 2.1 Floorplanning
[11:47:37] Phase 2.2 Global Placement Core
[11:48:37] Phase 2.2.1 Physical Synthesis In Placer
[11:48:37] Phase 3 Detail Placement
[11:48:37] Phase 3.1 Commit Multi Column Macros
[11:48:37] Phase 3.2 Commit Most Macros & LUTRAMs
[11:48:37] Phase 3.3 Area Swap Optimization
[11:49:07] Phase 3.4 Pipeline Register Optimization
[11:49:07] Phase 3.5 Small Shape Detail Placement
[11:49:07] Phase 3.6 Re-assign LUT pins
[11:49:07] Phase 3.7 Pipeline Register Optimization
[11:49:07] Phase 4 Post Placement Optimization and Clean-Up
[11:49:07] Phase 4.1 Post Commit Optimization
[11:49:07] Phase 4.1.1 Post Placement Optimization
[11:49:07] Phase 4.1.1.1 BUFG Insertion
[11:49:38] Phase 4.2 Post Placement Cleanup
[11:49:38] Phase 4.3 Placer Reporting
[11:49:38] Phase 4.4 Final Placement Cleanup
[11:49:38] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 02m 30s 

[11:49:38] Starting logic routing..
[11:49:38] Phase 1 Build RT Design
[11:50:38] Phase 2 Router Initialization
[11:50:38] Phase 2.1 Create Timer
[11:50:38] Phase 2.2 Fix Topology Constraints
[11:50:38] Phase 2.3 Pre Route Cleanup
[11:50:38] Phase 2.4 Update Timing
[11:51:08] Phase 3 Initial Routing
[11:51:08] Phase 4 Rip-up And Reroute
[11:51:08] Phase 4.1 Global Iteration 0
[11:51:39] Phase 5 Delay and Skew Optimization
[11:51:39] Phase 5.1 Delay CleanUp
[11:51:39] Phase 5.2 Clock Skew Optimization
[11:51:39] Phase 6 Post Hold Fix
[11:51:39] Phase 6.1 Hold Fix Iter
[11:51:39] Phase 6.1.1 Update Timing
[11:51:39] Phase 7 Route finalize
[11:51:39] Phase 8 Verifying routed nets
[11:51:39] Phase 9 Depositing Routes
[11:51:39] Phase 10 Post Router Timing
[11:51:39] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 02m 01s 

[11:51:39] Starting bitstream generation..
[11:53:42] Creating bitmap...
[11:54:13] Writing bitstream ./zc706_wrapper.bit...
[11:54:13] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 02m 33s 
[11:54:38] Run vpl: Step impl: Completed
[11:54:39] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [VPL 60-841] Created output file: /home/roy/workspace/via_bgd/Release/_sds/p0/vpl/address_map.xml
INFO: [VPL 60-841] Created output file: /home/roy/workspace/via_bgd/Release/_sds/p0/vpl/system.hdf
INFO: [VPL 60-841] Created output file: /home/roy/workspace/via_bgd/Release/_sds/p0/vpl/_new_clk_freq
INFO: [VPL 60-841] Created output file: /home/roy/workspace/via_bgd/Release/_sds/p0/vpl/system.bit
/home/roy/sdsoc/SDx/2019.1/bin/cf2sw  -i /home/roy/workspace/via_bgd/Release/_sds/.llvm/apsys_0.xml  -r /home/roy/workspace/via_bgd/Release/_sds/.cdb/xd_ip_db.xml  -a address_map.xml  -pollMode 0 -mc
Software tracing enabled
Compile hardware access API functions
arm-linux-gnueabihf-gcc         -I /home/roy/sdsoc/SDx/2019.1/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I /home/roy/sdsoc/Vivado/2019.1/include -c  /home/roy/workspace/via_bgd/Release/_sds/swstubs/portinfo.c
arm-linux-gnueabihf-g++        -I /home/roy/sdsoc/SDx/2019.1/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I /home/roy/sdsoc/Vivado/2019.1/include -c  /home/roy/workspace/via_bgd/Release/_sds/swstubs/cf_stub.c
arm-linux-gnueabihf-ar crs /home/roy/workspace/via_bgd/Release/_sds/swstubs/libxlnk_stub.a /home/roy/workspace/via_bgd/Release/_sds/swstubs/portinfo.o /home/roy/workspace/via_bgd/Release/_sds/swstubs/cf_stub.o
arm-linux-gnueabihf-ar crs /home/roy/workspace/via_bgd/Release/_sds/swstubs/libvia_bgd.a /home/roy/workspace/via_bgd/Release/_sds/swstubs/portinfo.o /home/roy/workspace/via_bgd/Release/_sds/swstubs/cf_stub.o /home/roy/workspace/via_bgd/Release/_sds/swstubs/dmain.o /home/roy/workspace/via_bgd/Release/_sds/swstubs/lrbgd.o
Link application ELF file
arm-linux-gnueabihf-g++    /home/roy/workspace/via_bgd/Release/_sds/swstubs/dmain.o /home/roy/workspace/via_bgd/Release/_sds/swstubs/lrbgd.o /home/roy/workspace/via_bgd/Release/_sds/swstubs/main.o      -L/home/roy/workspace/via_bgd/Release/_sds/swstubs -Wl,--start-group  -Wl,--end-group -Wl,--start-group    -lpthread -L/home/roy/sdsoc/SDx/2019.1/target/aarch32-linux/lib -lsds_lib -lxlnk_stub  -Wl,--end-group -o /home/roy/workspace/via_bgd/Release/_sds/swstubs/via_bgd.elf 
arm-linux-gnueabihf-objcopy -R .xdinfo -R .xddata -R .xdasm -R .xdfcnmap -R .xdhlscore -R .xdif -R .xdparams -R .xdcore -R .xdrepo -R .xdsdata -R .xdpp -R .xdrtlx /home/roy/workspace/via_bgd/Release/_sds/swstubs/via_bgd.elf
No timing report available
sds++ log file saved as /home/roy/workspace/via_bgd/Release/_sds/reports/sds.log
sds++ completed at Fri Apr 24 11:55:33 CST 2020
