
*** Running vivado
    with args -log ControllerBD_PWM_Writer_8CH_50HZ_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ControllerBD_PWM_Writer_8CH_50HZ_0_0.tcl


****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ControllerBD_PWM_Writer_8CH_50HZ_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1408.980 ; gain = 11.012 ; free physical = 9718 ; free virtual = 14162
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/sf_Projects-shared/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/sf_Projects-shared/ZynqRobotController/FPGA/ip_repo/PWM_Writer_8CH_50HZ_2.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/media/sf_Projects-shared/ZynqRobotController/FPGA/ip_repo/AXI_PWM_Writer_8CH_50HZ_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/media/sf_Projects-shared/ZynqRobotController/FPGA/ip_repo/AXI_PWM_Reader_8CH_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/tjlw/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/tjlw/ip_repo/ParallaxPingSensor/ParallaxPingSensor_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1431.793 ; gain = 22.812 ; free physical = 9684 ; free virtual = 14128
Command: synth_design -top ControllerBD_PWM_Writer_8CH_50HZ_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5909 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1795.723 ; gain = 153.684 ; free physical = 8129 ; free virtual = 12580
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ControllerBD_PWM_Writer_8CH_50HZ_0_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_PWM_Writer_8CH_50HZ_0_0/synth/ControllerBD_PWM_Writer_8CH_50HZ_0_0.vhd:91]
	Parameter C_PWM_Writer_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_PWM_Writer_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter freq bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'PWM_Writer_8CH_50HZ_v2_0' declared at '/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/7298/hdl/PWM_Writer_8CH_50HZ_v2_0.vhd:5' bound to instance 'U0' of component 'PWM_Writer_8CH_50HZ_v2_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_PWM_Writer_8CH_50HZ_0_0/synth/ControllerBD_PWM_Writer_8CH_50HZ_0_0.vhd:167]
INFO: [Synth 8-638] synthesizing module 'PWM_Writer_8CH_50HZ_v2_0' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/7298/hdl/PWM_Writer_8CH_50HZ_v2_0.vhd:59]
	Parameter freq bound to: 100000000 - type: integer 
	Parameter C_PWM_Writer_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_PWM_Writer_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI' declared at '/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/7298/hdl/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI.vhd:5' bound to instance 'PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst' of component 'PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/7298/hdl/PWM_Writer_8CH_50HZ_v2_0.vhd:137]
INFO: [Synth 8-638] synthesizing module 'PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/7298/hdl/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI.vhd:95]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/7298/hdl/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI.vhd:233]
INFO: [Synth 8-226] default block is never used [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/7298/hdl/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI.vhd:363]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/7298/hdl/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI.vhd:231]
INFO: [Synth 8-256] done synthesizing module 'PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI' (1#1) [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/7298/hdl/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI.vhd:95]
	Parameter freq bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'PWM_Writer_8CH_50HZ' declared at '/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/7298/src/PWM_Writer_8CH_50HZ.vhd:5' bound to instance 'Writer' of component 'PWM_Writer_8CH_50HZ' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/7298/hdl/PWM_Writer_8CH_50HZ_v2_0.vhd:177]
INFO: [Synth 8-638] synthesizing module 'PWM_Writer_8CH_50HZ' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/7298/src/PWM_Writer_8CH_50HZ.vhd:27]
	Parameter freq bound to: 100000000 - type: integer 
WARNING: [Synth 8-614] signal 'clock_counter' is read in the process but is not in the sensitivity list [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/7298/src/PWM_Writer_8CH_50HZ.vhd:37]
WARNING: [Synth 8-614] signal 'pwm_clock' is read in the process but is not in the sensitivity list [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/7298/src/PWM_Writer_8CH_50HZ.vhd:37]
WARNING: [Synth 8-614] signal 'channel_1_dutycycle_i' is read in the process but is not in the sensitivity list [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/7298/src/PWM_Writer_8CH_50HZ.vhd:52]
WARNING: [Synth 8-614] signal 'channel_2_dutycycle_i' is read in the process but is not in the sensitivity list [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/7298/src/PWM_Writer_8CH_50HZ.vhd:52]
WARNING: [Synth 8-614] signal 'channel_3_dutycycle_i' is read in the process but is not in the sensitivity list [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/7298/src/PWM_Writer_8CH_50HZ.vhd:52]
WARNING: [Synth 8-614] signal 'channel_4_dutycycle_i' is read in the process but is not in the sensitivity list [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/7298/src/PWM_Writer_8CH_50HZ.vhd:52]
WARNING: [Synth 8-614] signal 'channel_5_dutycycle_i' is read in the process but is not in the sensitivity list [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/7298/src/PWM_Writer_8CH_50HZ.vhd:52]
WARNING: [Synth 8-614] signal 'channel_6_dutycycle_i' is read in the process but is not in the sensitivity list [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/7298/src/PWM_Writer_8CH_50HZ.vhd:52]
WARNING: [Synth 8-614] signal 'channel_7_dutycycle_i' is read in the process but is not in the sensitivity list [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/7298/src/PWM_Writer_8CH_50HZ.vhd:52]
WARNING: [Synth 8-614] signal 'channel_8_dutycycle_i' is read in the process but is not in the sensitivity list [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/7298/src/PWM_Writer_8CH_50HZ.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'PWM_Writer_8CH_50HZ' (2#1) [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/7298/src/PWM_Writer_8CH_50HZ.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'PWM_Writer_8CH_50HZ_v2_0' (3#1) [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/7298/hdl/PWM_Writer_8CH_50HZ_v2_0.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'ControllerBD_PWM_Writer_8CH_50HZ_0_0' (4#1) [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_PWM_Writer_8CH_50HZ_0_0/synth/ControllerBD_PWM_Writer_8CH_50HZ_0_0.vhd:91]
WARNING: [Synth 8-3331] design PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1852.441 ; gain = 210.402 ; free physical = 8262 ; free virtual = 12713
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1855.410 ; gain = 213.371 ; free physical = 8234 ; free virtual = 12686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1855.410 ; gain = 213.371 ; free physical = 8234 ; free virtual = 12686
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1987.176 ; gain = 0.000 ; free physical = 7936 ; free virtual = 12402
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1987.176 ; gain = 0.000 ; free physical = 7969 ; free virtual = 12435
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 1987.176 ; gain = 345.137 ; free physical = 8099 ; free virtual = 12567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 1987.176 ; gain = 345.137 ; free physical = 8109 ; free virtual = 12577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 1987.176 ; gain = 345.137 ; free physical = 8106 ; free virtual = 12574
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'pwm_clock_reg' [/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ipshared/7298/src/PWM_Writer_8CH_50HZ.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1987.176 ; gain = 345.137 ; free physical = 8085 ; free virtual = 12553
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module PWM_Writer_8CH_50HZ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ControllerBD_PWM_Writer_8CH_50HZ_0_0 has unconnected port pwm_writer_axi_awprot[2]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Writer_8CH_50HZ_0_0 has unconnected port pwm_writer_axi_awprot[1]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Writer_8CH_50HZ_0_0 has unconnected port pwm_writer_axi_awprot[0]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Writer_8CH_50HZ_0_0 has unconnected port pwm_writer_axi_arprot[2]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Writer_8CH_50HZ_0_0 has unconnected port pwm_writer_axi_arprot[1]
WARNING: [Synth 8-3331] design ControllerBD_PWM_Writer_8CH_50HZ_0_0 has unconnected port pwm_writer_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 1987.176 ; gain = 345.137 ; free physical = 8049 ; free virtual = 12518
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:53 . Memory (MB): peak = 1987.176 ; gain = 345.137 ; free physical = 7715 ; free virtual = 12192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:54 . Memory (MB): peak = 1987.176 ; gain = 345.137 ; free physical = 7714 ; free virtual = 12191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:54 . Memory (MB): peak = 1987.176 ; gain = 345.137 ; free physical = 7745 ; free virtual = 12222
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1987.176 ; gain = 345.137 ; free physical = 7693 ; free virtual = 12170
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1987.176 ; gain = 345.137 ; free physical = 7684 ; free virtual = 12162
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1987.176 ; gain = 345.137 ; free physical = 7647 ; free virtual = 12125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1987.176 ; gain = 345.137 ; free physical = 7631 ; free virtual = 12108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1987.176 ; gain = 345.137 ; free physical = 7604 ; free virtual = 12082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1987.176 ; gain = 345.137 ; free physical = 7578 ; free virtual = 12056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    40|
|2     |LUT1   |     4|
|3     |LUT2   |    67|
|4     |LUT3   |     2|
|5     |LUT4   |   151|
|6     |LUT5   |     2|
|7     |LUT6   |    43|
|8     |FDCE   |    38|
|9     |FDRE   |   167|
|10    |FDSE   |     3|
|11    |LD     |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------------------+----------------------------------------+------+
|      |Instance                                         |Module                                  |Cells |
+------+-------------------------------------------------+----------------------------------------+------+
|1     |top                                              |                                        |   518|
|2     |  U0                                             |PWM_Writer_8CH_50HZ_v2_0                |   518|
|3     |    PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst |PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI |   359|
|4     |    Writer                                       |PWM_Writer_8CH_50HZ                     |   159|
+------+-------------------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1987.176 ; gain = 345.137 ; free physical = 7541 ; free virtual = 12018
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:54 . Memory (MB): peak = 1987.176 ; gain = 213.371 ; free physical = 7594 ; free virtual = 12071
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:59 . Memory (MB): peak = 1987.184 ; gain = 345.137 ; free physical = 7609 ; free virtual = 12087
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1990.145 ; gain = 0.000 ; free physical = 7598 ; free virtual = 12076
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:14 . Memory (MB): peak = 1990.145 ; gain = 548.445 ; free physical = 7696 ; free virtual = 12174
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1990.145 ; gain = 0.000 ; free physical = 7696 ; free virtual = 12174
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/ControllerBD_PWM_Writer_8CH_50HZ_0_0_synth_1/ControllerBD_PWM_Writer_8CH_50HZ_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ControllerBD_PWM_Writer_8CH_50HZ_0_0, cache-ID = 722ee7c231dae443
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.156 ; gain = 0.000 ; free physical = 8431 ; free virtual = 12909
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.runs/ControllerBD_PWM_Writer_8CH_50HZ_0_0_synth_1/ControllerBD_PWM_Writer_8CH_50HZ_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ControllerBD_PWM_Writer_8CH_50HZ_0_0_utilization_synth.rpt -pb ControllerBD_PWM_Writer_8CH_50HZ_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 19 12:54:50 2019...
