// Seed: 326908264
module module_0;
  wire id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd28,
    parameter id_4 = 32'd41,
    parameter id_5 = 32'd46
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    _id_5[1-{id_2, 1, -1, -1, id_5, -1} :-1],
    id_6
);
  input wire id_6;
  inout logic [7:0] _id_5;
  inout wire _id_4;
  input wire id_3;
  input wire _id_2;
  input wire id_1;
  reg id_7[-1  + "" : -1];
  wire id_8, id_9[id_4 : -1];
  always id_7 <= (id_7) == id_9;
  module_0 modCall_1 ();
endmodule
