module dual_port_ram_controller_test(
    input wire clk,
    input wire reset,
    input wire [63:0] write_data_1,
    input wire [63:0] write_data_2,
    input wire write_en,
    input wire [7:0] address_1,
    input wire [7:0] address_2,
    output reg [63:0] read_data_1,
    output reg [63:0] read_data_2
);
dual_port_ram_controller dut(
    .input wire clk(input wire clk),
    .input wire reset(input wire reset),
    .input wire [63:0] write_data_1(input wire [63:0] write_data_1),
    .input wire [63:0] write_data_2(input wire [63:0] write_data_2),
    .input wire write_en(input wire write_en),
    .input wire [7:0] address_1(input wire [7:0] address_1),
    .input wire [7:0] address_2(input wire [7:0] address_2),
    .output reg [63:0] read_data_1(output reg [63:0] read_data_1),
    .output reg [63:0] read_data_2(output reg [63:0] read_data_2)
);

initial begin
	$dumpfile("dual_port_ram_controller.vcd");
	$dumpvars;
end
endmodule