Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Mon Apr 14 14:46:34 2025
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-9    Warning   Small multiplier               2           
SYNTH-10   Warning   Wide multiplier                3           
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.088        0.000                      0                 3543        0.046        0.000                      0                 3543       49.500        0.000                       0                  1301  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              78.088        0.000                      0                 3543        0.046        0.000                      0                 3543       49.500        0.000                       0                  1301  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       78.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.088ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p1_score_reg_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.665ns  (logic 7.759ns (35.814%)  route 13.906ns (64.186%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.557     5.141    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game_datapath/game_cu/D_game_fsm_q_reg[1]/Q
                         net (fo=40, routed)          2.937     8.534    game_datapath/game_cu/sel0[1]
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.658 f  game_datapath/game_cu/out_sig0_i_109/O
                         net (fo=64, routed)          2.004    10.662    game_datapath/game_cu/D_game_fsm_q_reg[0]_0[2]
    SLICE_X51Y58         LUT4 (Prop_lut4_I2_O)        0.124    10.786 r  game_datapath/game_cu/out_sig0_i_94/O
                         net (fo=1, routed)           1.051    11.836    game_datapath/game_cu/out_sig0_i_94_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    11.960 r  game_datapath/game_cu/out_sig0_i_28/O
                         net (fo=99, routed)          2.527    14.487    game_datapath/game_alu/A[4]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    18.338 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.340    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.858 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.131    20.989    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124    21.113 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    21.113    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.646 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.646    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.763 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.763    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.002 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           1.113    23.115    game_datapath/game_cu/D_correct_button_reg_q[27]_i_2_0[2]
    SLICE_X50Y56         LUT5 (Prop_lut5_I0_O)        0.301    23.416 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_4/O
                         net (fo=1, routed)           0.782    24.198    game_datapath/game_cu/D_correct_button_reg_q[26]_i_4_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I5_O)        0.124    24.322 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_2/O
                         net (fo=1, routed)           0.439    24.761    game_datapath/game_cu/D_correct_button_reg_q[26]_i_2_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I0_O)        0.124    24.885 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_1/O
                         net (fo=10, routed)          1.921    26.806    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[26]
    SLICE_X33Y62         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.431   104.835    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X33Y62         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[26]/C
                         clock pessimism              0.186   105.022    
                         clock uncertainty           -0.035   104.986    
    SLICE_X33Y62         FDRE (Setup_fdre_C_D)       -0.093   104.893    game_datapath/game_regfiles/D_p1_score_reg_q_reg[26]
  -------------------------------------------------------------------
                         required time                        104.893    
                         arrival time                         -26.806    
  -------------------------------------------------------------------
                         slack                                 78.088    

Slack (MET) :             78.199ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p0_score_reg_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.563ns  (logic 7.759ns (35.983%)  route 13.804ns (64.017%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 104.833 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.557     5.141    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game_datapath/game_cu/D_game_fsm_q_reg[1]/Q
                         net (fo=40, routed)          2.937     8.534    game_datapath/game_cu/sel0[1]
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.658 f  game_datapath/game_cu/out_sig0_i_109/O
                         net (fo=64, routed)          2.004    10.662    game_datapath/game_cu/D_game_fsm_q_reg[0]_0[2]
    SLICE_X51Y58         LUT4 (Prop_lut4_I2_O)        0.124    10.786 r  game_datapath/game_cu/out_sig0_i_94/O
                         net (fo=1, routed)           1.051    11.836    game_datapath/game_cu/out_sig0_i_94_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    11.960 r  game_datapath/game_cu/out_sig0_i_28/O
                         net (fo=99, routed)          2.527    14.487    game_datapath/game_alu/A[4]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    18.338 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.340    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.858 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.131    20.989    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124    21.113 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    21.113    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.646 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.646    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.763 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.763    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.002 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           1.113    23.115    game_datapath/game_cu/D_correct_button_reg_q[27]_i_2_0[2]
    SLICE_X50Y56         LUT5 (Prop_lut5_I0_O)        0.301    23.416 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_4/O
                         net (fo=1, routed)           0.782    24.198    game_datapath/game_cu/D_correct_button_reg_q[26]_i_4_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I5_O)        0.124    24.322 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_2/O
                         net (fo=1, routed)           0.439    24.761    game_datapath/game_cu/D_correct_button_reg_q[26]_i_2_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I0_O)        0.124    24.885 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_1/O
                         net (fo=10, routed)          1.819    26.704    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[26]
    SLICE_X35Y63         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.429   104.833    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X35Y63         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[26]/C
                         clock pessimism              0.186   105.020    
                         clock uncertainty           -0.035   104.984    
    SLICE_X35Y63         FDRE (Setup_fdre_C_D)       -0.081   104.903    game_datapath/game_regfiles/D_p0_score_reg_q_reg[26]
  -------------------------------------------------------------------
                         required time                        104.903    
                         arrival time                         -26.704    
  -------------------------------------------------------------------
                         slack                                 78.199    

Slack (MET) :             78.264ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_speed_reg_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.534ns  (logic 7.759ns (36.031%)  route 13.775ns (63.969%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 104.833 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.557     5.141    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game_datapath/game_cu/D_game_fsm_q_reg[1]/Q
                         net (fo=40, routed)          2.937     8.534    game_datapath/game_cu/sel0[1]
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.658 f  game_datapath/game_cu/out_sig0_i_109/O
                         net (fo=64, routed)          2.004    10.662    game_datapath/game_cu/D_game_fsm_q_reg[0]_0[2]
    SLICE_X51Y58         LUT4 (Prop_lut4_I2_O)        0.124    10.786 r  game_datapath/game_cu/out_sig0_i_94/O
                         net (fo=1, routed)           1.051    11.836    game_datapath/game_cu/out_sig0_i_94_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    11.960 r  game_datapath/game_cu/out_sig0_i_28/O
                         net (fo=99, routed)          2.527    14.487    game_datapath/game_alu/A[4]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    18.338 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.340    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.858 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.131    20.989    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124    21.113 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    21.113    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.646 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.646    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.763 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.763    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.002 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           1.113    23.115    game_datapath/game_cu/D_correct_button_reg_q[27]_i_2_0[2]
    SLICE_X50Y56         LUT5 (Prop_lut5_I0_O)        0.301    23.416 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_4/O
                         net (fo=1, routed)           0.782    24.198    game_datapath/game_cu/D_correct_button_reg_q[26]_i_4_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I5_O)        0.124    24.322 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_2/O
                         net (fo=1, routed)           0.439    24.761    game_datapath/game_cu/D_correct_button_reg_q[26]_i_2_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I0_O)        0.124    24.885 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_1/O
                         net (fo=10, routed)          1.790    26.675    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[26]
    SLICE_X34Y63         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.429   104.833    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X34Y63         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[26]/C
                         clock pessimism              0.186   105.020    
                         clock uncertainty           -0.035   104.984    
    SLICE_X34Y63         FDRE (Setup_fdre_C_D)       -0.045   104.939    game_datapath/game_regfiles/D_motor_speed_reg_q_reg[26]
  -------------------------------------------------------------------
                         required time                        104.939    
                         arrival time                         -26.675    
  -------------------------------------------------------------------
                         slack                                 78.264    

Slack (MET) :             78.347ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.431ns  (logic 7.759ns (36.205%)  route 13.672ns (63.795%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 104.834 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.557     5.141    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game_datapath/game_cu/D_game_fsm_q_reg[1]/Q
                         net (fo=40, routed)          2.937     8.534    game_datapath/game_cu/sel0[1]
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.658 f  game_datapath/game_cu/out_sig0_i_109/O
                         net (fo=64, routed)          2.004    10.662    game_datapath/game_cu/D_game_fsm_q_reg[0]_0[2]
    SLICE_X51Y58         LUT4 (Prop_lut4_I2_O)        0.124    10.786 r  game_datapath/game_cu/out_sig0_i_94/O
                         net (fo=1, routed)           1.051    11.836    game_datapath/game_cu/out_sig0_i_94_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    11.960 r  game_datapath/game_cu/out_sig0_i_28/O
                         net (fo=99, routed)          2.527    14.487    game_datapath/game_alu/A[4]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    18.338 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.340    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.858 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.131    20.989    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124    21.113 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    21.113    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.646 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.646    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.763 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.763    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.002 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           1.113    23.115    game_datapath/game_cu/D_correct_button_reg_q[27]_i_2_0[2]
    SLICE_X50Y56         LUT5 (Prop_lut5_I0_O)        0.301    23.416 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_4/O
                         net (fo=1, routed)           0.782    24.198    game_datapath/game_cu/D_correct_button_reg_q[26]_i_4_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I5_O)        0.124    24.322 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_2/O
                         net (fo=1, routed)           0.439    24.761    game_datapath/game_cu/D_correct_button_reg_q[26]_i_2_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I0_O)        0.124    24.885 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_1/O
                         net (fo=10, routed)          1.687    26.572    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[26]
    SLICE_X31Y63         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.430   104.834    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[26]/C
                         clock pessimism              0.186   105.021    
                         clock uncertainty           -0.035   104.985    
    SLICE_X31Y63         FDRE (Setup_fdre_C_D)       -0.067   104.918    game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[26]
  -------------------------------------------------------------------
                         required time                        104.918    
                         arrival time                         -26.572    
  -------------------------------------------------------------------
                         slack                                 78.347    

Slack (MET) :             78.355ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_reg_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.428ns  (logic 7.759ns (36.210%)  route 13.669ns (63.790%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 104.834 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.557     5.141    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game_datapath/game_cu/D_game_fsm_q_reg[1]/Q
                         net (fo=40, routed)          2.937     8.534    game_datapath/game_cu/sel0[1]
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.658 f  game_datapath/game_cu/out_sig0_i_109/O
                         net (fo=64, routed)          2.004    10.662    game_datapath/game_cu/D_game_fsm_q_reg[0]_0[2]
    SLICE_X51Y58         LUT4 (Prop_lut4_I2_O)        0.124    10.786 r  game_datapath/game_cu/out_sig0_i_94/O
                         net (fo=1, routed)           1.051    11.836    game_datapath/game_cu/out_sig0_i_94_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    11.960 r  game_datapath/game_cu/out_sig0_i_28/O
                         net (fo=99, routed)          2.527    14.487    game_datapath/game_alu/A[4]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    18.338 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.340    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.858 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.131    20.989    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124    21.113 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    21.113    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.646 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.646    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.763 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.763    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.002 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           1.113    23.115    game_datapath/game_cu/D_correct_button_reg_q[27]_i_2_0[2]
    SLICE_X50Y56         LUT5 (Prop_lut5_I0_O)        0.301    23.416 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_4/O
                         net (fo=1, routed)           0.782    24.198    game_datapath/game_cu/D_correct_button_reg_q[26]_i_4_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I5_O)        0.124    24.322 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_2/O
                         net (fo=1, routed)           0.439    24.761    game_datapath/game_cu/D_correct_button_reg_q[26]_i_2_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I0_O)        0.124    24.885 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_1/O
                         net (fo=10, routed)          1.684    26.569    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[26]
    SLICE_X33Y63         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.430   104.834    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X33Y63         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[26]/C
                         clock pessimism              0.186   105.021    
                         clock uncertainty           -0.035   104.985    
    SLICE_X33Y63         FDRE (Setup_fdre_C_D)       -0.061   104.924    game_datapath/game_regfiles/D_correct_button_reg_q_reg[26]
  -------------------------------------------------------------------
                         required time                        104.924    
                         arrival time                         -26.569    
  -------------------------------------------------------------------
                         slack                                 78.355    

Slack (MET) :             78.496ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_counter_reg_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.288ns  (logic 7.759ns (36.448%)  route 13.529ns (63.552%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.557     5.141    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game_datapath/game_cu/D_game_fsm_q_reg[1]/Q
                         net (fo=40, routed)          2.937     8.534    game_datapath/game_cu/sel0[1]
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.658 f  game_datapath/game_cu/out_sig0_i_109/O
                         net (fo=64, routed)          2.004    10.662    game_datapath/game_cu/D_game_fsm_q_reg[0]_0[2]
    SLICE_X51Y58         LUT4 (Prop_lut4_I2_O)        0.124    10.786 r  game_datapath/game_cu/out_sig0_i_94/O
                         net (fo=1, routed)           1.051    11.836    game_datapath/game_cu/out_sig0_i_94_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    11.960 r  game_datapath/game_cu/out_sig0_i_28/O
                         net (fo=99, routed)          2.527    14.487    game_datapath/game_alu/A[4]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    18.338 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.340    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.858 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.131    20.989    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124    21.113 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    21.113    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.646 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.646    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.763 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.763    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.002 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           1.113    23.115    game_datapath/game_cu/D_correct_button_reg_q[27]_i_2_0[2]
    SLICE_X50Y56         LUT5 (Prop_lut5_I0_O)        0.301    23.416 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_4/O
                         net (fo=1, routed)           0.782    24.198    game_datapath/game_cu/D_correct_button_reg_q[26]_i_4_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I5_O)        0.124    24.322 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_2/O
                         net (fo=1, routed)           0.439    24.761    game_datapath/game_cu/D_correct_button_reg_q[26]_i_2_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I0_O)        0.124    24.885 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_1/O
                         net (fo=10, routed)          1.544    26.429    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[26]
    SLICE_X32Y62         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.431   104.835    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[26]/C
                         clock pessimism              0.186   105.022    
                         clock uncertainty           -0.035   104.986    
    SLICE_X32Y62         FDRE (Setup_fdre_C_D)       -0.061   104.925    game_datapath/game_regfiles/D_counter_reg_q_reg[26]
  -------------------------------------------------------------------
                         required time                        104.925    
                         arrival time                         -26.429    
  -------------------------------------------------------------------
                         slack                                 78.496    

Slack (MET) :             78.550ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_reg_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.285ns  (logic 7.848ns (36.871%)  route 13.437ns (63.129%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 104.834 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.557     5.141    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game_datapath/game_cu/D_game_fsm_q_reg[1]/Q
                         net (fo=40, routed)          2.937     8.534    game_datapath/game_cu/sel0[1]
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.658 f  game_datapath/game_cu/out_sig0_i_109/O
                         net (fo=64, routed)          2.004    10.662    game_datapath/game_cu/D_game_fsm_q_reg[0]_0[2]
    SLICE_X51Y58         LUT4 (Prop_lut4_I2_O)        0.124    10.786 r  game_datapath/game_cu/out_sig0_i_94/O
                         net (fo=1, routed)           1.051    11.836    game_datapath/game_cu/out_sig0_i_94_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    11.960 r  game_datapath/game_cu/out_sig0_i_28/O
                         net (fo=99, routed)          2.527    14.487    game_datapath/game_alu/A[4]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    18.338 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.340    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.858 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.131    20.989    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124    21.113 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    21.113    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.646 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.646    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.763 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.763    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.086 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.740    22.826    game_datapath/game_cu/D_correct_button_reg_q[27]_i_2_0[1]
    SLICE_X52Y54         LUT5 (Prop_lut5_I0_O)        0.306    23.132 r  game_datapath/game_cu/D_correct_button_reg_q[25]_i_4/O
                         net (fo=1, routed)           0.907    24.039    game_datapath/game_cu/D_correct_button_reg_q[25]_i_4_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I5_O)        0.124    24.163 r  game_datapath/game_cu/D_correct_button_reg_q[25]_i_2/O
                         net (fo=1, routed)           0.457    24.620    game_datapath/game_cu/D_correct_button_reg_q[25]_i_2_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124    24.744 r  game_datapath/game_cu/D_correct_button_reg_q[25]_i_1/O
                         net (fo=10, routed)          1.682    26.426    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[25]
    SLICE_X39Y63         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.430   104.834    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X39Y63         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[25]/C
                         clock pessimism              0.258   105.092    
                         clock uncertainty           -0.035   105.057    
    SLICE_X39Y63         FDRE (Setup_fdre_C_D)       -0.081   104.976    game_datapath/game_regfiles/D_temp_reg_q_reg[25]
  -------------------------------------------------------------------
                         required time                        104.976    
                         arrival time                         -26.426    
  -------------------------------------------------------------------
                         slack                                 78.550    

Slack (MET) :             78.561ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p0_score_reg_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.242ns  (logic 7.965ns (37.497%)  route 13.277ns (62.503%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 104.833 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.557     5.141    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game_datapath/game_cu/D_game_fsm_q_reg[1]/Q
                         net (fo=40, routed)          2.937     8.534    game_datapath/game_cu/sel0[1]
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.658 f  game_datapath/game_cu/out_sig0_i_109/O
                         net (fo=64, routed)          2.004    10.662    game_datapath/game_cu/D_game_fsm_q_reg[0]_0[2]
    SLICE_X51Y58         LUT4 (Prop_lut4_I2_O)        0.124    10.786 r  game_datapath/game_cu/out_sig0_i_94/O
                         net (fo=1, routed)           1.051    11.836    game_datapath/game_cu/out_sig0_i_94_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    11.960 r  game_datapath/game_cu/out_sig0_i_28/O
                         net (fo=99, routed)          2.527    14.487    game_datapath/game_alu/A[4]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    18.338 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.340    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.858 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.131    20.989    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124    21.113 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    21.113    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.646 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.646    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.763 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.763    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.880 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.880    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.203 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           1.024    23.227    game_datapath/game_cu/D_correct_button_reg_q[31]_i_3_0[1]
    SLICE_X52Y55         LUT5 (Prop_lut5_I0_O)        0.306    23.533 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_4/O
                         net (fo=1, routed)           0.664    24.198    game_datapath/game_cu/D_correct_button_reg_q[29]_i_4_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I5_O)        0.124    24.322 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_2/O
                         net (fo=1, routed)           0.282    24.604    game_datapath/game_cu/D_correct_button_reg_q[29]_i_2_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.124    24.728 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_1/O
                         net (fo=10, routed)          1.655    26.383    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[29]
    SLICE_X35Y63         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.429   104.833    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X35Y63         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[29]/C
                         clock pessimism              0.186   105.020    
                         clock uncertainty           -0.035   104.984    
    SLICE_X35Y63         FDRE (Setup_fdre_C_D)       -0.040   104.944    game_datapath/game_regfiles/D_p0_score_reg_q_reg[29]
  -------------------------------------------------------------------
                         required time                        104.944    
                         arrival time                         -26.383    
  -------------------------------------------------------------------
                         slack                                 78.561    

Slack (MET) :             78.630ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p0_score_reg_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.121ns  (logic 7.850ns (37.166%)  route 13.271ns (62.834%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 104.833 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.557     5.141    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game_datapath/game_cu/D_game_fsm_q_reg[1]/Q
                         net (fo=40, routed)          2.937     8.534    game_datapath/game_cu/sel0[1]
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.658 f  game_datapath/game_cu/out_sig0_i_109/O
                         net (fo=64, routed)          2.004    10.662    game_datapath/game_cu/D_game_fsm_q_reg[0]_0[2]
    SLICE_X51Y58         LUT4 (Prop_lut4_I2_O)        0.124    10.786 r  game_datapath/game_cu/out_sig0_i_94/O
                         net (fo=1, routed)           1.051    11.836    game_datapath/game_cu/out_sig0_i_94_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    11.960 r  game_datapath/game_cu/out_sig0_i_28/O
                         net (fo=99, routed)          2.527    14.487    game_datapath/game_alu/A[4]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    18.338 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.340    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.858 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.131    20.989    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124    21.113 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    21.113    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.646 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.646    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.763 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.763    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.880 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.880    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.099 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.194    23.293    game_datapath/game_cu/D_correct_button_reg_q[31]_i_3_0[0]
    SLICE_X49Y55         LUT5 (Prop_lut5_I0_O)        0.295    23.588 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_4/O
                         net (fo=1, routed)           0.634    24.222    game_datapath/game_cu/D_correct_button_reg_q[28]_i_4_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I5_O)        0.124    24.346 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_2/O
                         net (fo=1, routed)           0.295    24.641    game_datapath/game_cu/D_correct_button_reg_q[28]_i_2_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I0_O)        0.124    24.765 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_1/O
                         net (fo=10, routed)          1.497    26.262    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[28]
    SLICE_X35Y63         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.429   104.833    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X35Y63         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[28]/C
                         clock pessimism              0.186   105.020    
                         clock uncertainty           -0.035   104.984    
    SLICE_X35Y63         FDRE (Setup_fdre_C_D)       -0.092   104.892    game_datapath/game_regfiles/D_p0_score_reg_q_reg[28]
  -------------------------------------------------------------------
                         required time                        104.892    
                         arrival time                         -26.262    
  -------------------------------------------------------------------
                         slack                                 78.630    

Slack (MET) :             78.670ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_speed_reg_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.157ns  (logic 7.850ns (37.103%)  route 13.307ns (62.897%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 104.833 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.557     5.141    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game_datapath/game_cu/D_game_fsm_q_reg[1]/Q
                         net (fo=40, routed)          2.937     8.534    game_datapath/game_cu/sel0[1]
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.658 f  game_datapath/game_cu/out_sig0_i_109/O
                         net (fo=64, routed)          2.004    10.662    game_datapath/game_cu/D_game_fsm_q_reg[0]_0[2]
    SLICE_X51Y58         LUT4 (Prop_lut4_I2_O)        0.124    10.786 r  game_datapath/game_cu/out_sig0_i_94/O
                         net (fo=1, routed)           1.051    11.836    game_datapath/game_cu/out_sig0_i_94_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    11.960 r  game_datapath/game_cu/out_sig0_i_28/O
                         net (fo=99, routed)          2.527    14.487    game_datapath/game_alu/A[4]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    18.338 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.340    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.858 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.131    20.989    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124    21.113 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    21.113    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.646 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.646    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.763 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.763    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.880 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.880    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.099 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.194    23.293    game_datapath/game_cu/D_correct_button_reg_q[31]_i_3_0[0]
    SLICE_X49Y55         LUT5 (Prop_lut5_I0_O)        0.295    23.588 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_4/O
                         net (fo=1, routed)           0.634    24.222    game_datapath/game_cu/D_correct_button_reg_q[28]_i_4_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I5_O)        0.124    24.346 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_2/O
                         net (fo=1, routed)           0.295    24.641    game_datapath/game_cu/D_correct_button_reg_q[28]_i_2_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I0_O)        0.124    24.765 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_1/O
                         net (fo=10, routed)          1.533    26.298    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[28]
    SLICE_X34Y63         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.429   104.833    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X34Y63         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[28]/C
                         clock pessimism              0.186   105.020    
                         clock uncertainty           -0.035   104.984    
    SLICE_X34Y63         FDRE (Setup_fdre_C_D)       -0.016   104.968    game_datapath/game_regfiles/D_motor_speed_reg_q_reg[28]
  -------------------------------------------------------------------
                         required time                        104.968    
                         arrival time                         -26.298    
  -------------------------------------------------------------------
                         slack                                 78.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_motor_speed_reg_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_motor_speed_dff_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.028%)  route 0.192ns (53.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.556     1.500    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X34Y63         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[27]/Q
                         net (fo=3, routed)           0.192     1.856    debugger/D_motor_speed_dff_q_reg[31]_0[27]
    SLICE_X36Y63         FDRE                                         r  debugger/D_motor_speed_dff_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.824     2.014    debugger/clk_IBUF_BUFG
    SLICE_X36Y63         FDRE                                         r  debugger/D_motor_speed_dff_q_reg[27]/C
                         clock pessimism             -0.251     1.764    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.047     1.811    debugger/D_motor_speed_dff_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 game_datapath/rng_1/pn_gen/D_w_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_1/pn_gen/D_z_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.809%)  route 0.276ns (66.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.596     1.540    game_datapath/rng_1/pn_gen/clk_IBUF_BUFG
    SLICE_X62Y48         FDRE                                         r  game_datapath/rng_1/pn_gen/D_w_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y48         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  game_datapath/rng_1/pn_gen/D_w_q_reg[17]/Q
                         net (fo=2, routed)           0.276     1.957    game_datapath/rng_1/pn_gen/D_w_q_reg_n_0_[17]
    SLICE_X63Y50         FDRE                                         r  game_datapath/rng_1/pn_gen/D_z_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.864     2.054    game_datapath/rng_1/pn_gen/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  game_datapath/rng_1/pn_gen/D_z_q_reg[17]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.070     1.879    game_datapath/rng_1/pn_gen/D_z_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_motor_speed_reg_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_motor_speed_dff_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.148ns (41.358%)  route 0.210ns (58.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.556     1.500    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X34Y63         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.148     1.648 r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[31]/Q
                         net (fo=3, routed)           0.210     1.858    debugger/D_motor_speed_dff_q_reg[31]_0[31]
    SLICE_X38Y64         FDRE                                         r  debugger/D_motor_speed_dff_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.824     2.014    debugger/clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  debugger/D_motor_speed_dff_q_reg[31]/C
                         clock pessimism             -0.251     1.764    
    SLICE_X38Y64         FDRE (Hold_fdre_C_D)         0.010     1.774    debugger/D_motor_speed_dff_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 game_datapath/rng_1/pn_gen/D_x_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_1/pn_gen/D_w_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.231ns (50.378%)  route 0.228ns (49.622%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.594     1.538    game_datapath/rng_1/pn_gen/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  game_datapath/rng_1/pn_gen/D_x_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  game_datapath/rng_1/pn_gen/D_x_q_reg[17]/Q
                         net (fo=4, routed)           0.109     1.788    game_datapath/rng_1/pn_gen/D_x_q[17]
    SLICE_X62Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.833 r  game_datapath/rng_1/pn_gen/D_w_q[20]_i_2/O
                         net (fo=1, routed)           0.118     1.951    game_datapath/rng_1/pn_gen/p_1_in[28]
    SLICE_X62Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.996 r  game_datapath/rng_1/pn_gen/D_w_q[20]_i_1/O
                         net (fo=1, routed)           0.000     1.996    game_datapath/rng_1/pn_gen/D_w_d[20]
    SLICE_X62Y49         FDRE                                         r  game_datapath/rng_1/pn_gen/D_w_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.867     2.057    game_datapath/rng_1/pn_gen/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  game_datapath/rng_1/pn_gen/D_w_q_reg[20]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X62Y49         FDRE (Hold_fdre_C_D)         0.092     1.903    game_datapath/rng_1/pn_gen/D_w_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 game_datapath/rng_1/D_seed_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_1/D_seed_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.927%)  route 0.119ns (25.073%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.595     1.539    game_datapath/rng_1/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  game_datapath/rng_1/D_seed_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_datapath/rng_1/D_seed_q_reg[23]/Q
                         net (fo=3, routed)           0.118     1.798    game_datapath/rng_1/D_seed_q_reg[31]_0[21]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  game_datapath/rng_1/D_seed_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    game_datapath/rng_1/D_seed_q_reg[20]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.012 r  game_datapath/rng_1/D_seed_q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.012    game_datapath/rng_1/D_seed_q_reg[24]_i_1_n_7
    SLICE_X59Y50         FDRE                                         r  game_datapath/rng_1/D_seed_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.863     2.052    game_datapath/rng_1/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  game_datapath/rng_1/D_seed_q_reg[24]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    game_datapath/rng_1/D_seed_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 game_datapath/rng_1/D_seed_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_1/D_seed_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.496%)  route 0.119ns (24.504%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.595     1.539    game_datapath/rng_1/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  game_datapath/rng_1/D_seed_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_datapath/rng_1/D_seed_q_reg[23]/Q
                         net (fo=3, routed)           0.118     1.798    game_datapath/rng_1/D_seed_q_reg[31]_0[21]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  game_datapath/rng_1/D_seed_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    game_datapath/rng_1/D_seed_q_reg[20]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.023 r  game_datapath/rng_1/D_seed_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.023    game_datapath/rng_1/D_seed_q_reg[24]_i_1_n_5
    SLICE_X59Y50         FDRE                                         r  game_datapath/rng_1/D_seed_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.863     2.052    game_datapath/rng_1/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  game_datapath/rng_1/D_seed_q_reg[26]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    game_datapath/rng_1/D_seed_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_counter_reg_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_counter_dff_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.679%)  route 0.064ns (31.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.561     1.505    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X47Y57         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  game_datapath/game_regfiles/D_counter_reg_q_reg[4]/Q
                         net (fo=3, routed)           0.064     1.710    debugger/D_counter_dff_q_reg[31]_0[4]
    SLICE_X46Y57         FDRE                                         r  debugger/D_counter_dff_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.831     2.020    debugger/clk_IBUF_BUFG
    SLICE_X46Y57         FDRE                                         r  debugger/D_counter_dff_q_reg[4]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X46Y57         FDRE (Hold_fdre_C_D)         0.076     1.594    debugger/D_counter_dff_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 game_datapath/rng_1/D_seed_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_1/pn_gen/D_w_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.659%)  route 0.321ns (63.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.594     1.538    game_datapath/rng_1/clk_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  game_datapath/rng_1/D_seed_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  game_datapath/rng_1/D_seed_q_reg[0]/Q
                         net (fo=3, routed)           0.321     2.000    game_datapath/rng_1/pn_gen/D_w_q_reg[31]_0[0]
    SLICE_X60Y51         LUT6 (Prop_lut6_I0_O)        0.045     2.045 r  game_datapath/rng_1/pn_gen/D_w_q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.045    game_datapath/rng_1/pn_gen/D_w_d[0]
    SLICE_X60Y51         FDRE                                         r  game_datapath/rng_1/pn_gen/D_w_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.863     2.052    game_datapath/rng_1/pn_gen/clk_IBUF_BUFG
    SLICE_X60Y51         FDRE                                         r  game_datapath/rng_1/pn_gen/D_w_q_reg[0]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.121     1.928    game_datapath/rng_1/pn_gen/D_w_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 game_datapath/rng_2000/pn_gen/D_x_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_2000/pn_gen/D_w_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.713%)  route 0.307ns (62.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.567     1.511    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_x_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  game_datapath/rng_2000/pn_gen/D_x_q_reg[0]/Q
                         net (fo=3, routed)           0.307     1.959    game_datapath/rng_2000/pn_gen/D_x_q[0]
    SLICE_X57Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.004 r  game_datapath/rng_2000/pn_gen/D_w_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.004    game_datapath/rng_2000/pn_gen/D_w_d[0]
    SLICE_X57Y49         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.838     2.028    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[0]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X57Y49         FDRE (Hold_fdre_C_D)         0.091     1.873    game_datapath/rng_2000/pn_gen/D_w_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 game_datapath/rng_1/D_seed_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_1/D_seed_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.698%)  route 0.119ns (23.302%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.595     1.539    game_datapath/rng_1/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  game_datapath/rng_1/D_seed_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_datapath/rng_1/D_seed_q_reg[23]/Q
                         net (fo=3, routed)           0.118     1.798    game_datapath/rng_1/D_seed_q_reg[31]_0[21]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  game_datapath/rng_1/D_seed_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    game_datapath/rng_1/D_seed_q_reg[20]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.048 r  game_datapath/rng_1/D_seed_q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.048    game_datapath/rng_1/D_seed_q_reg[24]_i_1_n_6
    SLICE_X59Y50         FDRE                                         r  game_datapath/rng_1/D_seed_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.863     2.052    game_datapath/rng_1/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  game_datapath/rng_1/D_seed_q_reg[25]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    game_datapath/rng_1/D_seed_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X55Y56   center_button_cond/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X55Y58   center_button_cond/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X55Y58   center_button_cond/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X55Y59   center_button_cond/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X55Y59   center_button_cond/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X55Y56   center_button_cond/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X55Y56   center_button_cond/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X55Y56   center_button_cond/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X55Y57   center_button_cond/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y56   center_button_cond/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y56   center_button_cond/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y58   center_button_cond/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y58   center_button_cond/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y58   center_button_cond/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y58   center_button_cond/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y59   center_button_cond/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y59   center_button_cond/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y59   center_button_cond/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y59   center_button_cond/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y56   center_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y56   center_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y58   center_button_cond/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y58   center_button_cond/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y58   center_button_cond/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y58   center_button_cond/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y59   center_button_cond/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y59   center_button_cond/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y59   center_button_cond/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y59   center_button_cond/D_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.371ns  (logic 5.570ns (53.704%)  route 4.801ns (46.296%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.559     5.143    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  motor/pwm/ctr/D_ctr_q_reg[3]/Q
                         net (fo=5, routed)           1.391     7.052    motor/pwm/ctr/M_ctr_value[0]
    SLICE_X52Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.176 r  motor/pwm/ctr/pulse0_carry_i_8/O
                         net (fo=1, routed)           0.000     7.176    motor/pwm/ctr_n_4
    SLICE_X52Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.689 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.689    motor/pwm/pulse0_carry_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.943 r  motor/pwm/pulse0_carry__0/CO[0]
                         net (fo=2, routed)           0.939     8.882    motor/pwm/CO[0]
    SLICE_X52Y61         LUT2 (Prop_lut2_I0_O)        0.395     9.277 r  motor/pwm/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.471    11.748    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         3.766    15.514 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000    15.514    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.007ns  (logic 5.317ns (53.133%)  route 4.690ns (46.867%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.559     5.143    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  motor/pwm/ctr/D_ctr_q_reg[3]/Q
                         net (fo=5, routed)           1.391     7.052    motor/pwm/ctr/M_ctr_value[0]
    SLICE_X52Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.176 r  motor/pwm/ctr/pulse0_carry_i_8/O
                         net (fo=1, routed)           0.000     7.176    motor/pwm/ctr_n_4
    SLICE_X52Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.689 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.689    motor/pwm/pulse0_carry_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.943 r  motor/pwm/pulse0_carry__0/CO[0]
                         net (fo=2, routed)           0.939     8.882    game_datapath/game_regfiles/CO[0]
    SLICE_X52Y61         LUT2 (Prop_lut2_I1_O)        0.367     9.249 r  game_datapath/game_regfiles/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.360    11.609    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         3.541    15.150 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000    15.150    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.420ns  (logic 4.002ns (53.937%)  route 3.418ns (46.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.541     5.125    tx/clk_IBUF_BUFG
    SLICE_X36Y69         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           3.418     8.999    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546    12.545 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.545    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.822ns  (logic 3.985ns (68.441%)  route 1.837ns (31.559%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.625     5.209    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           1.837     7.502    lopt_3
    J1                   OBUF (Prop_obuf_I_O)         3.529    11.031 r  p1l1_OBUF_inst/O
                         net (fo=0)                   0.000    11.031    p1l1
    J1                                                                r  p1l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.790ns  (logic 3.977ns (68.689%)  route 1.813ns (31.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.624     5.208    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.813     7.477    lopt
    H2                   OBUF (Prop_obuf_I_O)         3.521    10.998 r  p0l0_OBUF_inst/O
                         net (fo=0)                   0.000    10.998    p0l0
    H2                                                                r  p0l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.687ns  (logic 3.990ns (70.154%)  route 1.697ns (29.846%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.625     5.209    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.697     7.362    lopt_2
    K1                   OBUF (Prop_obuf_I_O)         3.534    10.896 r  p0l1_OBUF_inst/O
                         net (fo=0)                   0.000    10.896    p0l1
    K1                                                                r  p0l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.671ns  (logic 3.978ns (70.146%)  route 1.693ns (29.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.624     5.208    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           1.693     7.357    lopt_1
    H1                   OBUF (Prop_obuf_I_O)         3.522    10.879 r  p1l0_OBUF_inst/O
                         net (fo=0)                   0.000    10.879    p1l0
    H1                                                                r  p1l0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.364ns (79.995%)  route 0.341ns (20.005%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.592     1.536    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           0.341     2.018    lopt_1
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.241 r  p1l0_OBUF_inst/O
                         net (fo=0)                   0.000     3.241    p1l0
    H1                                                                r  p1l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.723ns  (logic 1.376ns (79.839%)  route 0.347ns (20.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.592     1.536    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.347     2.024    lopt_2
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.259 r  p0l1_OBUF_inst/O
                         net (fo=0)                   0.000     3.259    p0l1
    K1                                                                r  p0l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.363ns (78.248%)  route 0.379ns (21.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.592     1.536    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.379     2.056    lopt
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.278 r  p0l0_OBUF_inst/O
                         net (fo=0)                   0.000     3.278    p0l0
    H2                                                                r  p0l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.370ns (77.350%)  route 0.401ns (22.650%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.592     1.536    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.401     2.078    lopt_3
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.308 r  p1l1_OBUF_inst/O
                         net (fo=0)                   0.000     3.308    p1l1
    J1                                                                r  p1l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.428ns (59.409%)  route 0.976ns (40.591%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.563     1.507    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X51Y59         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.301     1.948    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_0[0]
    SLICE_X52Y61         LUT2 (Prop_lut2_I0_O)        0.045     1.993 r  game_datapath/game_regfiles/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.675     2.668    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.910 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000     3.910    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.500ns  (logic 1.499ns (59.965%)  route 1.001ns (40.035%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.563     1.507    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X51Y59         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.301     1.948    motor/pwm/motorIN2[0]
    SLICE_X52Y61         LUT2 (Prop_lut2_I1_O)        0.043     1.991 r  motor/pwm/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.700     2.692    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         1.315     4.007 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000     4.007    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.534ns  (logic 1.388ns (54.777%)  route 1.146ns (45.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.553     1.497    tx/clk_IBUF_BUFG
    SLICE_X36Y69         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           1.146     2.784    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     4.030 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.030    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.768ns  (logic 1.634ns (28.324%)  route 4.135ns (71.676%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.964     4.474    reset_cond/rst_n_IBUF
    SLICE_X46Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.598 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.170     5.768    reset_cond/M_reset_cond_in
    SLICE_X50Y48         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.453     4.858    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y48         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.669ns  (logic 1.634ns (28.822%)  route 4.035ns (71.178%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.964     4.474    reset_cond/rst_n_IBUF
    SLICE_X46Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.598 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.070     5.669    reset_cond/M_reset_cond_in
    SLICE_X49Y53         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.441     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y53         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.495ns  (logic 1.634ns (29.731%)  route 3.862ns (70.269%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.964     4.474    reset_cond/rst_n_IBUF
    SLICE_X46Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.598 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.897     5.495    reset_cond/M_reset_cond_in
    SLICE_X53Y48         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.453     4.858    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y48         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.495ns  (logic 1.634ns (29.731%)  route 3.862ns (70.269%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.964     4.474    reset_cond/rst_n_IBUF
    SLICE_X46Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.598 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.897     5.495    reset_cond/M_reset_cond_in
    SLICE_X53Y48         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.453     4.858    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y48         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.690ns  (logic 1.495ns (31.885%)  route 3.195ns (68.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           3.195     4.690    rx/usb_rx_IBUF
    SLICE_X58Y54         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.508     4.912    rx/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_530380710[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.567ns  (logic 1.489ns (41.740%)  route 2.078ns (58.260%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           2.078     3.567    forLoop_idx_0_530380710[0].p0_button_cond/sync/D[0]
    SLICE_X56Y61         FDRE                                         r  forLoop_idx_0_530380710[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.440     4.844    forLoop_idx_0_530380710[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  forLoop_idx_0_530380710[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[2]
                            (input port)
  Destination:            forLoop_idx_0_530380710[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.394ns  (logic 1.501ns (44.217%)  route 1.893ns (55.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  p0_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  p0_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.893     3.394    forLoop_idx_0_530380710[2].p0_button_cond/sync/D[0]
    SLICE_X56Y70         FDRE                                         r  forLoop_idx_0_530380710[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.432     4.836    forLoop_idx_0_530380710[2].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  forLoop_idx_0_530380710[2].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1503290994[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.352ns  (logic 1.496ns (44.625%)  route 1.856ns (55.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  p1_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[2]
    A5                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  p1_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.856     3.352    forLoop_idx_0_1503290994[2].p1_button_cond/sync/D[0]
    SLICE_X60Y63         FDRE                                         r  forLoop_idx_0_1503290994[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.503     4.907    forLoop_idx_0_1503290994[2].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X60Y63         FDRE                                         r  forLoop_idx_0_1503290994[2].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 center_button
                            (input port)
  Destination:            center_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.205ns  (logic 1.491ns (46.511%)  route 1.715ns (53.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  center_button (IN)
                         net (fo=0)                   0.000     0.000    center_button
    B6                   IBUF (Prop_ibuf_I_O)         1.491     1.491 r  center_button_IBUF_inst/O
                         net (fo=1, routed)           1.715     3.205    center_button_cond/sync/D[0]
    SLICE_X61Y63         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.503     4.907    center_button_cond/sync/clk_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_530380710[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.167ns  (logic 1.492ns (47.115%)  route 1.675ns (52.885%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.675     3.167    forLoop_idx_0_530380710[1].p0_button_cond/sync/D[0]
    SLICE_X56Y70         FDRE                                         r  forLoop_idx_0_530380710[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        1.432     4.836    forLoop_idx_0_530380710[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  forLoop_idx_0_530380710[1].p0_button_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p1_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1503290994[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.253ns (32.806%)  route 0.519ns (67.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  p1_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[0]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  p1_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.519     0.772    forLoop_idx_0_1503290994[0].p1_button_cond/sync/D[0]
    SLICE_X60Y63         FDRE                                         r  forLoop_idx_0_1503290994[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.856     2.046    forLoop_idx_0_1503290994[0].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X60Y63         FDRE                                         r  forLoop_idx_0_1503290994[0].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1503290994[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.254ns (30.392%)  route 0.582ns (69.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  p1_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[1]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  p1_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.582     0.836    forLoop_idx_0_1503290994[1].p1_button_cond/sync/D[0]
    SLICE_X57Y70         FDRE                                         r  forLoop_idx_0_1503290994[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.823     2.013    forLoop_idx_0_1503290994[1].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X57Y70         FDRE                                         r  forLoop_idx_0_1503290994[1].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 center_button
                            (input port)
  Destination:            center_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.259ns (27.625%)  route 0.678ns (72.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  center_button (IN)
                         net (fo=0)                   0.000     0.000    center_button
    B6                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  center_button_IBUF_inst/O
                         net (fo=1, routed)           0.678     0.936    center_button_cond/sync/D[0]
    SLICE_X61Y63         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.856     2.046    center_button_cond/sync/clk_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1503290994[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.264ns (26.446%)  route 0.733ns (73.554%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  p1_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[2]
    A5                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  p1_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.733     0.997    forLoop_idx_0_1503290994[2].p1_button_cond/sync/D[0]
    SLICE_X60Y63         FDRE                                         r  forLoop_idx_0_1503290994[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.856     2.046    forLoop_idx_0_1503290994[2].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X60Y63         FDRE                                         r  forLoop_idx_0_1503290994[2].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_530380710[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.260ns (25.940%)  route 0.742ns (74.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.742     1.002    forLoop_idx_0_530380710[1].p0_button_cond/sync/D[0]
    SLICE_X56Y70         FDRE                                         r  forLoop_idx_0_530380710[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.823     2.013    forLoop_idx_0_530380710[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  forLoop_idx_0_530380710[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[2]
                            (input port)
  Destination:            forLoop_idx_0_530380710[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.268ns (24.996%)  route 0.805ns (75.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  p0_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  p0_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.805     1.074    forLoop_idx_0_530380710[2].p0_button_cond/sync/D[0]
    SLICE_X56Y70         FDRE                                         r  forLoop_idx_0_530380710[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.823     2.013    forLoop_idx_0_530380710[2].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  forLoop_idx_0_530380710[2].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_530380710[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.257ns (22.053%)  route 0.907ns (77.947%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.907     1.164    forLoop_idx_0_530380710[0].p0_button_cond/sync/D[0]
    SLICE_X56Y61         FDRE                                         r  forLoop_idx_0_530380710[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.832     2.022    forLoop_idx_0_530380710[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  forLoop_idx_0_530380710[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.263ns (15.469%)  route 1.438ns (84.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.438     1.701    rx/usb_rx_IBUF
    SLICE_X58Y54         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.861     2.051    rx/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.015ns  (logic 0.322ns (16.000%)  route 1.693ns (84.000%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.293     1.571    reset_cond/rst_n_IBUF
    SLICE_X46Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.616 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.399     2.015    reset_cond/M_reset_cond_in
    SLICE_X53Y48         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.838     2.028    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y48         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.015ns  (logic 0.322ns (16.000%)  route 1.693ns (84.000%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.293     1.571    reset_cond/rst_n_IBUF
    SLICE_X46Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.616 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.399     2.015    reset_cond/M_reset_cond_in
    SLICE_X53Y48         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1300, routed)        0.838     2.028    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y48         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C





