Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 7ce28330aea94227a67f67834d84e3f8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PID_tb_behav xil_defaultlib.PID_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture pid_internals of entity xil_defaultlib.PID_CONTROLLER [pid_controller_default]
Compiling architecture testbench of entity xil_defaultlib.pid_tb
Built simulation snapshot PID_tb_behav
