// Seed: 2751723139
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_11 = 32'd82,
    parameter id_4  = 32'd11,
    parameter id_5  = 32'd85,
    parameter id_8  = 32'd86
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  output wire _id_11;
  output wire id_10;
  inout wire id_9;
  input wire _id_8;
  output wire id_7;
  output wire id_6;
  input wire _id_5;
  input wire _id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire [id_5 : id_8] id_14;
  logic [1 : id_4  ?  id_11 : -1] id_15;
  assign id_15 = 1;
  wire id_16;
  module_0 modCall_1 (
      id_7,
      id_16,
      id_7
  );
  wire id_17;
endmodule
