# 2021-1_EmbeddedSystem

순차정렬 후 중앙값 구하는 embedded hardware
- verilog module, testbench
- Xlinx CORE Generator: dual port SRAM
- ModelSim : Simulation
- Xlinx ISE: RTL Synthesis by XST

<img width="739" alt="blockDiagram" src="https://user-images.githubusercontent.com/49243877/123918522-ec83b400-d9be-11eb-8d74-c9ba9f96f52d.png">
<img width="739" alt="HLSM" src="https://user-images.githubusercontent.com/49243877/123918526-ee4d7780-d9be-11eb-9b5a-3e5a88ae3fca.png">

