
star_tracker.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003b38  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000070  20000000  00003b38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000009c  20000070  00003ba8  00020070  2**2
                  ALLOC
  3 .stack        00002004  2000010c  00003c44  00020070  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
  6 .debug_info   00017250  00000000  00000000  000200f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000024a4  00000000  00000000  00037341  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00002caf  00000000  00000000  000397e5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000318  00000000  00000000  0003c494  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000350  00000000  00000000  0003c7ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00017f80  00000000  00000000  0003cafc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00007761  00000000  00000000  00054a7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00086cb0  00000000  00000000  0005c1dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000b80  00000000  00000000  000e2e90  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	10 21 00 20 b9 0a 00 00 b5 0a 00 00 b5 0a 00 00     .!. ............
	...
      2c:	b5 0a 00 00 00 00 00 00 00 00 00 00 b5 0a 00 00     ................
      3c:	b5 0a 00 00 b5 0a 00 00 b5 0a 00 00 b5 0a 00 00     ................
      4c:	b5 0a 00 00 31 02 00 00 b5 0a 00 00 b5 0a 00 00     ....1...........
      5c:	b5 0a 00 00 b5 0a 00 00 b5 0a 00 00 b5 0a 00 00     ................
      6c:	b5 0a 00 00 b5 0a 00 00 b5 0a 00 00 b5 0a 00 00     ................
      7c:	b5 0a 00 00 b5 0a 00 00 b5 0a 00 00 b5 0a 00 00     ................
      8c:	b5 0a 00 00 b5 0a 00 00 00 00 00 00 00 00 00 00     ................
      9c:	b5 0a 00 00 b5 0a 00 00 b5 0a 00 00 b5 0a 00 00     ................
      ac:	b5 0a 00 00 00 00 00 00                             ........

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000070 	.word	0x20000070
      d4:	00000000 	.word	0x00000000
      d8:	00003b38 	.word	0x00003b38

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000074 	.word	0x20000074
     108:	00003b38 	.word	0x00003b38
     10c:	00003b38 	.word	0x00003b38
     110:	00000000 	.word	0x00000000

00000114 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     116:	2000      	movs	r0, #0
     118:	4b08      	ldr	r3, [pc, #32]	; (13c <delay_init+0x28>)
     11a:	4798      	blx	r3
     11c:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     11e:	4c08      	ldr	r4, [pc, #32]	; (140 <delay_init+0x2c>)
     120:	21fa      	movs	r1, #250	; 0xfa
     122:	0089      	lsls	r1, r1, #2
     124:	47a0      	blx	r4
     126:	4b07      	ldr	r3, [pc, #28]	; (144 <delay_init+0x30>)
     128:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     12a:	4907      	ldr	r1, [pc, #28]	; (148 <delay_init+0x34>)
     12c:	0028      	movs	r0, r5
     12e:	47a0      	blx	r4
     130:	4b06      	ldr	r3, [pc, #24]	; (14c <delay_init+0x38>)
     132:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     134:	2205      	movs	r2, #5
     136:	4b06      	ldr	r3, [pc, #24]	; (150 <delay_init+0x3c>)
     138:	601a      	str	r2, [r3, #0]
}
     13a:	bd70      	pop	{r4, r5, r6, pc}
     13c:	0000091d 	.word	0x0000091d
     140:	0000157d 	.word	0x0000157d
     144:	20000000 	.word	0x20000000
     148:	000f4240 	.word	0x000f4240
     14c:	20000004 	.word	0x20000004
     150:	e000e010 	.word	0xe000e010

00000154 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     154:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     156:	4b08      	ldr	r3, [pc, #32]	; (178 <delay_cycles_us+0x24>)
     158:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     15a:	4a08      	ldr	r2, [pc, #32]	; (17c <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     15c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     15e:	2180      	movs	r1, #128	; 0x80
     160:	0249      	lsls	r1, r1, #9
	while (n--) {
     162:	3801      	subs	r0, #1
     164:	d307      	bcc.n	176 <delay_cycles_us+0x22>
	if (n > 0) {
     166:	2c00      	cmp	r4, #0
     168:	d0fb      	beq.n	162 <delay_cycles_us+0xe>
		SysTick->LOAD = n;
     16a:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     16c:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     16e:	6813      	ldr	r3, [r2, #0]
     170:	420b      	tst	r3, r1
     172:	d0fc      	beq.n	16e <delay_cycles_us+0x1a>
     174:	e7f5      	b.n	162 <delay_cycles_us+0xe>
	}
}
     176:	bd30      	pop	{r4, r5, pc}
     178:	20000004 	.word	0x20000004
     17c:	e000e010 	.word	0xe000e010

00000180 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     180:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     182:	4b08      	ldr	r3, [pc, #32]	; (1a4 <delay_cycles_ms+0x24>)
     184:	681c      	ldr	r4, [r3, #0]
		SysTick->LOAD = n;
     186:	4a08      	ldr	r2, [pc, #32]	; (1a8 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     188:	2500      	movs	r5, #0
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     18a:	2180      	movs	r1, #128	; 0x80
     18c:	0249      	lsls	r1, r1, #9
	while (n--) {
     18e:	3801      	subs	r0, #1
     190:	d307      	bcc.n	1a2 <delay_cycles_ms+0x22>
	if (n > 0) {
     192:	2c00      	cmp	r4, #0
     194:	d0fb      	beq.n	18e <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     196:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     198:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     19a:	6813      	ldr	r3, [r2, #0]
     19c:	420b      	tst	r3, r1
     19e:	d0fc      	beq.n	19a <delay_cycles_ms+0x1a>
     1a0:	e7f5      	b.n	18e <delay_cycles_ms+0xe>
	}
}
     1a2:	bd30      	pop	{r4, r5, pc}
     1a4:	20000000 	.word	0x20000000
     1a8:	e000e010 	.word	0xe000e010

000001ac <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     1ac:	4a04      	ldr	r2, [pc, #16]	; (1c0 <_extint_enable+0x14>)
     1ae:	7813      	ldrb	r3, [r2, #0]
     1b0:	2102      	movs	r1, #2
     1b2:	430b      	orrs	r3, r1
     1b4:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     1b6:	7853      	ldrb	r3, [r2, #1]
     1b8:	b25b      	sxtb	r3, r3
     1ba:	2b00      	cmp	r3, #0
     1bc:	dbfb      	blt.n	1b6 <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     1be:	4770      	bx	lr
     1c0:	40001800 	.word	0x40001800

000001c4 <_system_extint_init>:
{
     1c4:	b500      	push	{lr}
     1c6:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     1c8:	4a12      	ldr	r2, [pc, #72]	; (214 <_system_extint_init+0x50>)
     1ca:	6993      	ldr	r3, [r2, #24]
     1cc:	2140      	movs	r1, #64	; 0x40
     1ce:	430b      	orrs	r3, r1
     1d0:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     1d2:	a901      	add	r1, sp, #4
     1d4:	2300      	movs	r3, #0
     1d6:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     1d8:	2005      	movs	r0, #5
     1da:	4b0f      	ldr	r3, [pc, #60]	; (218 <_system_extint_init+0x54>)
     1dc:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
     1de:	2005      	movs	r0, #5
     1e0:	4b0e      	ldr	r3, [pc, #56]	; (21c <_system_extint_init+0x58>)
     1e2:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     1e4:	4a0e      	ldr	r2, [pc, #56]	; (220 <_system_extint_init+0x5c>)
     1e6:	7813      	ldrb	r3, [r2, #0]
     1e8:	2101      	movs	r1, #1
     1ea:	430b      	orrs	r3, r1
     1ec:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     1ee:	7853      	ldrb	r3, [r2, #1]
     1f0:	b25b      	sxtb	r3, r3
     1f2:	2b00      	cmp	r3, #0
     1f4:	dbfb      	blt.n	1ee <_system_extint_init+0x2a>
     1f6:	4b0b      	ldr	r3, [pc, #44]	; (224 <_system_extint_init+0x60>)
     1f8:	0019      	movs	r1, r3
     1fa:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     1fc:	2200      	movs	r2, #0
     1fe:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     200:	4299      	cmp	r1, r3
     202:	d1fc      	bne.n	1fe <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     204:	2210      	movs	r2, #16
     206:	4b08      	ldr	r3, [pc, #32]	; (228 <_system_extint_init+0x64>)
     208:	601a      	str	r2, [r3, #0]
	_extint_enable();
     20a:	4b08      	ldr	r3, [pc, #32]	; (22c <_system_extint_init+0x68>)
     20c:	4798      	blx	r3
}
     20e:	b003      	add	sp, #12
     210:	bd00      	pop	{pc}
     212:	46c0      	nop			; (mov r8, r8)
     214:	40000400 	.word	0x40000400
     218:	00000a35 	.word	0x00000a35
     21c:	000009a9 	.word	0x000009a9
     220:	40001800 	.word	0x40001800
     224:	200000c4 	.word	0x200000c4
     228:	e000e100 	.word	0xe000e100
     22c:	000001ad 	.word	0x000001ad

00000230 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     230:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     232:	2200      	movs	r2, #0
     234:	4b10      	ldr	r3, [pc, #64]	; (278 <EIC_Handler+0x48>)
     236:	701a      	strb	r2, [r3, #0]
     238:	2300      	movs	r3, #0

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     23a:	4910      	ldr	r1, [pc, #64]	; (27c <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     23c:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     23e:	4e10      	ldr	r6, [pc, #64]	; (280 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     240:	4c0d      	ldr	r4, [pc, #52]	; (278 <EIC_Handler+0x48>)
     242:	e00a      	b.n	25a <EIC_Handler+0x2a>
		return eics[eic_index];
     244:	490d      	ldr	r1, [pc, #52]	; (27c <EIC_Handler+0x4c>)
     246:	e008      	b.n	25a <EIC_Handler+0x2a>
     248:	7823      	ldrb	r3, [r4, #0]
     24a:	3301      	adds	r3, #1
     24c:	b2db      	uxtb	r3, r3
     24e:	7023      	strb	r3, [r4, #0]
     250:	2b0f      	cmp	r3, #15
     252:	d810      	bhi.n	276 <EIC_Handler+0x46>
		return NULL;
     254:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     256:	2b1f      	cmp	r3, #31
     258:	d9f4      	bls.n	244 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     25a:	0028      	movs	r0, r5
     25c:	4018      	ands	r0, r3
     25e:	2201      	movs	r2, #1
     260:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     262:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     264:	4210      	tst	r0, r2
     266:	d0ef      	beq.n	248 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     268:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     26a:	009b      	lsls	r3, r3, #2
     26c:	599b      	ldr	r3, [r3, r6]
     26e:	2b00      	cmp	r3, #0
     270:	d0ea      	beq.n	248 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     272:	4798      	blx	r3
     274:	e7e8      	b.n	248 <EIC_Handler+0x18>
			}
		}
	}
}
     276:	bd70      	pop	{r4, r5, r6, pc}
     278:	20000104 	.word	0x20000104
     27c:	40001800 	.word	0x40001800
     280:	200000c4 	.word	0x200000c4

00000284 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     284:	b530      	push	{r4, r5, lr}
		enum ioport_direction dir)
{
	PortGroup *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET.reg = arch_ioport_pin_to_mask(pin);
     286:	4b1f      	ldr	r3, [pc, #124]	; (304 <system_board_init+0x80>)
     288:	2002      	movs	r0, #2
     28a:	6098      	str	r0, [r3, #8]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIRCLR.reg = arch_ioport_pin_to_mask(pin);
	}

	base->PINCFG[pin].reg |= PORT_PINCFG_INEN;
     28c:	2441      	movs	r4, #65	; 0x41
     28e:	5d1a      	ldrb	r2, [r3, r4]
     290:	2102      	movs	r1, #2
     292:	430a      	orrs	r2, r1
     294:	b2d2      	uxtb	r2, r2
     296:	551a      	strb	r2, [r3, r4]
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->OUTSET.reg = arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->OUTCLR.reg = arch_ioport_pin_to_mask(pin);
     298:	6158      	str	r0, [r3, #20]
		base->DIRSET.reg = arch_ioport_pin_to_mask(pin);
     29a:	3801      	subs	r0, #1
     29c:	6098      	str	r0, [r3, #8]
	base->PINCFG[pin].reg |= PORT_PINCFG_INEN;
     29e:	3c01      	subs	r4, #1
     2a0:	5d1a      	ldrb	r2, [r3, r4]
     2a2:	430a      	orrs	r2, r1
     2a4:	b2d2      	uxtb	r2, r2
     2a6:	551a      	strb	r2, [r3, r4]
		arch_ioport_pin_to_base(pin)->OUTCLR.reg = arch_ioport_pin_to_mask(pin);
     2a8:	6158      	str	r0, [r3, #20]
		base->DIRSET.reg = arch_ioport_pin_to_mask(pin);
     2aa:	4a17      	ldr	r2, [pc, #92]	; (308 <system_board_init+0x84>)
     2ac:	3c38      	subs	r4, #56	; 0x38
     2ae:	6094      	str	r4, [r2, #8]
	base->PINCFG[pin].reg |= PORT_PINCFG_INEN;
     2b0:	2563      	movs	r5, #99	; 0x63
     2b2:	5d50      	ldrb	r0, [r2, r5]
     2b4:	4308      	orrs	r0, r1
     2b6:	b2c0      	uxtb	r0, r0
     2b8:	5550      	strb	r0, [r2, r5]
		arch_ioport_pin_to_base(pin)->OUTCLR.reg = arch_ioport_pin_to_mask(pin);
     2ba:	6154      	str	r4, [r2, #20]
		base->DIRSET.reg = arch_ioport_pin_to_mask(pin);
     2bc:	3c04      	subs	r4, #4
     2be:	6094      	str	r4, [r2, #8]
	base->PINCFG[pin].reg |= PORT_PINCFG_INEN;
     2c0:	3d01      	subs	r5, #1
     2c2:	5d50      	ldrb	r0, [r2, r5]
     2c4:	4308      	orrs	r0, r1
     2c6:	b2c0      	uxtb	r0, r0
     2c8:	5550      	strb	r0, [r2, r5]
		arch_ioport_pin_to_base(pin)->OUTCLR.reg = arch_ioport_pin_to_mask(pin);
     2ca:	6154      	str	r4, [r2, #20]
		base->DIRCLR.reg = arch_ioport_pin_to_mask(pin);
     2cc:	2480      	movs	r4, #128	; 0x80
     2ce:	03e4      	lsls	r4, r4, #15
     2d0:	6054      	str	r4, [r2, #4]
	base->PINCFG[pin].reg |= PORT_PINCFG_INEN;
     2d2:	3514      	adds	r5, #20
     2d4:	5d50      	ldrb	r0, [r2, r5]
     2d6:	4308      	orrs	r0, r1
     2d8:	b2c0      	uxtb	r0, r0
     2da:	5550      	strb	r0, [r2, r5]
	base->WRCONFIG.reg =
     2dc:	480b      	ldr	r0, [pc, #44]	; (30c <system_board_init+0x88>)
     2de:	6290      	str	r0, [r2, #40]	; 0x28
	base->WRCONFIG.reg =
     2e0:	480b      	ldr	r0, [pc, #44]	; (310 <system_board_init+0x8c>)
     2e2:	6290      	str	r0, [r2, #40]	; 0x28
		base->OUTSET.reg = mask;
     2e4:	6194      	str	r4, [r2, #24]
		base->DIRCLR.reg = arch_ioport_pin_to_mask(pin);
     2e6:	2080      	movs	r0, #128	; 0x80
     2e8:	0200      	lsls	r0, r0, #8
     2ea:	6058      	str	r0, [r3, #4]
	base->PINCFG[pin].reg |= PORT_PINCFG_INEN;
     2ec:	244f      	movs	r4, #79	; 0x4f
     2ee:	5d1a      	ldrb	r2, [r3, r4]
     2f0:	4311      	orrs	r1, r2
     2f2:	b2c9      	uxtb	r1, r1
     2f4:	5519      	strb	r1, [r3, r4]
	base->WRCONFIG.reg =
     2f6:	4a07      	ldr	r2, [pc, #28]	; (314 <system_board_init+0x90>)
     2f8:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
     2fa:	4a07      	ldr	r2, [pc, #28]	; (318 <system_board_init+0x94>)
     2fc:	629a      	str	r2, [r3, #40]	; 0x28
		base->OUTSET.reg = mask;
     2fe:	6198      	str	r0, [r3, #24]
	 // Set up buttons
	 ioport_set_pin_dir(BUTTON_1_PIN, IOPORT_DIR_INPUT);
	 ioport_set_pin_mode(BUTTON_1_PIN, IOPORT_MODE_PULLUP);
	 ioport_set_pin_dir(BUTTON_2_PIN, IOPORT_DIR_INPUT);
	 ioport_set_pin_mode(BUTTON_2_PIN, IOPORT_MODE_PULLUP);
     300:	bd30      	pop	{r4, r5, pc}
     302:	46c0      	nop			; (mov r8, r8)
     304:	41004400 	.word	0x41004400
     308:	41004480 	.word	0x41004480
     30c:	50060000 	.word	0x50060000
     310:	d0060040 	.word	0xd0060040
     314:	50068000 	.word	0x50068000
     318:	d0060000 	.word	0xd0060000

0000031c <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     31c:	4b0c      	ldr	r3, [pc, #48]	; (350 <cpu_irq_enter_critical+0x34>)
     31e:	681b      	ldr	r3, [r3, #0]
     320:	2b00      	cmp	r3, #0
     322:	d106      	bne.n	332 <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     324:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     328:	2b00      	cmp	r3, #0
     32a:	d007      	beq.n	33c <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     32c:	2200      	movs	r2, #0
     32e:	4b09      	ldr	r3, [pc, #36]	; (354 <cpu_irq_enter_critical+0x38>)
     330:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     332:	4a07      	ldr	r2, [pc, #28]	; (350 <cpu_irq_enter_critical+0x34>)
     334:	6813      	ldr	r3, [r2, #0]
     336:	3301      	adds	r3, #1
     338:	6013      	str	r3, [r2, #0]
}
     33a:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     33c:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     33e:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     342:	2200      	movs	r2, #0
     344:	4b04      	ldr	r3, [pc, #16]	; (358 <cpu_irq_enter_critical+0x3c>)
     346:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     348:	3201      	adds	r2, #1
     34a:	4b02      	ldr	r3, [pc, #8]	; (354 <cpu_irq_enter_critical+0x38>)
     34c:	701a      	strb	r2, [r3, #0]
     34e:	e7f0      	b.n	332 <cpu_irq_enter_critical+0x16>
     350:	2000008c 	.word	0x2000008c
     354:	20000090 	.word	0x20000090
     358:	20000008 	.word	0x20000008

0000035c <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     35c:	4b08      	ldr	r3, [pc, #32]	; (380 <cpu_irq_leave_critical+0x24>)
     35e:	681a      	ldr	r2, [r3, #0]
     360:	3a01      	subs	r2, #1
     362:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     364:	681b      	ldr	r3, [r3, #0]
     366:	2b00      	cmp	r3, #0
     368:	d109      	bne.n	37e <cpu_irq_leave_critical+0x22>
     36a:	4b06      	ldr	r3, [pc, #24]	; (384 <cpu_irq_leave_critical+0x28>)
     36c:	781b      	ldrb	r3, [r3, #0]
     36e:	2b00      	cmp	r3, #0
     370:	d005      	beq.n	37e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     372:	2201      	movs	r2, #1
     374:	4b04      	ldr	r3, [pc, #16]	; (388 <cpu_irq_leave_critical+0x2c>)
     376:	701a      	strb	r2, [r3, #0]
     378:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     37c:	b662      	cpsie	i
	}
}
     37e:	4770      	bx	lr
     380:	2000008c 	.word	0x2000008c
     384:	20000090 	.word	0x20000090
     388:	20000008 	.word	0x20000008

0000038c <rtc_count_is_syncing>:
{
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     38c:	6803      	ldr	r3, [r0, #0]

        if (rtc_module->MODE0.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     38e:	7a98      	ldrb	r0, [r3, #10]
     390:	09c0      	lsrs	r0, r0, #7
                return true;
        }

        return false;
}
     392:	4770      	bx	lr

00000394 <rtc_count_enable>:
 * module configuration parameters cannot be altered while the module is enabled.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_enable(struct rtc_module *const module)
{
     394:	b570      	push	{r4, r5, r6, lr}
     396:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     398:	6806      	ldr	r6, [r0, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     39a:	4d05      	ldr	r5, [pc, #20]	; (3b0 <rtc_count_enable+0x1c>)
     39c:	0020      	movs	r0, r4
     39e:	47a8      	blx	r5
     3a0:	2800      	cmp	r0, #0
     3a2:	d1fb      	bne.n	39c <rtc_count_enable+0x8>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_ENABLE;
     3a4:	8833      	ldrh	r3, [r6, #0]
     3a6:	2202      	movs	r2, #2
     3a8:	4313      	orrs	r3, r2
     3aa:	8033      	strh	r3, [r6, #0]
}
     3ac:	bd70      	pop	{r4, r5, r6, pc}
     3ae:	46c0      	nop			; (mov r8, r8)
     3b0:	0000038d 	.word	0x0000038d

000003b4 <rtc_count_disable>:
 * Disables the RTC module.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_disable(struct rtc_module *const module)
{
     3b4:	b570      	push	{r4, r5, r6, lr}
     3b6:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     3b8:	6806      	ldr	r6, [r0, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     3ba:	4d06      	ldr	r5, [pc, #24]	; (3d4 <rtc_count_disable+0x20>)
     3bc:	0020      	movs	r0, r4
     3be:	47a8      	blx	r5
     3c0:	2800      	cmp	r0, #0
     3c2:	d1fb      	bne.n	3bc <rtc_count_disable+0x8>
		/* Wait for synchronization */
	}

	/* Disbale interrupt */
	rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTENCLR_MASK;
     3c4:	23c1      	movs	r3, #193	; 0xc1
     3c6:	71b3      	strb	r3, [r6, #6]
	/* Clear interrupt flag */
	rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_MASK;
     3c8:	7233      	strb	r3, [r6, #8]

	/* Disable RTC module. */
	rtc_module->MODE0.CTRL.reg &= ~RTC_MODE0_CTRL_ENABLE;
     3ca:	8833      	ldrh	r3, [r6, #0]
     3cc:	2202      	movs	r2, #2
     3ce:	4393      	bics	r3, r2
     3d0:	8033      	strh	r3, [r6, #0]
}
     3d2:	bd70      	pop	{r4, r5, r6, pc}
     3d4:	0000038d 	.word	0x0000038d

000003d8 <rtc_count_reset>:
 * Resets the RTC to hardware defaults.
 *
 * \param[in,out]  module  Pointer to the software instance struct
 */
void rtc_count_reset(struct rtc_module *const module)
{
     3d8:	b570      	push	{r4, r5, r6, lr}
     3da:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     3dc:	6806      	ldr	r6, [r0, #0]

	/* Disable module before reset. */
	rtc_count_disable(module);
     3de:	4b06      	ldr	r3, [pc, #24]	; (3f8 <rtc_count_reset+0x20>)
     3e0:	4798      	blx	r3
#if RTC_COUNT_ASYNC == true
	module->registered_callback = 0;
	module->enabled_callback    = 0;
#endif

	while (rtc_count_is_syncing(module)) {
     3e2:	4d06      	ldr	r5, [pc, #24]	; (3fc <rtc_count_reset+0x24>)
     3e4:	0020      	movs	r0, r4
     3e6:	47a8      	blx	r5
     3e8:	2800      	cmp	r0, #0
     3ea:	d1fb      	bne.n	3e4 <rtc_count_reset+0xc>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_SWRST;
     3ec:	8833      	ldrh	r3, [r6, #0]
     3ee:	2201      	movs	r2, #1
     3f0:	4313      	orrs	r3, r2
     3f2:	8033      	strh	r3, [r6, #0]
}
     3f4:	bd70      	pop	{r4, r5, r6, pc}
     3f6:	46c0      	nop			; (mov r8, r8)
     3f8:	000003b5 	.word	0x000003b5
     3fc:	0000038d 	.word	0x0000038d

00000400 <rtc_count_set_count>:
 * \retval STATUS_ERR_INVALID_ARG  If invalid argument(s) were provided
 */
enum status_code rtc_count_set_count(
		struct rtc_module *const module,
		const uint32_t count_value)
{
     400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     402:	0004      	movs	r4, r0
     404:	000e      	movs	r6, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     406:	6807      	ldr	r7, [r0, #0]

	while (rtc_count_is_syncing(module)) {
     408:	4d0a      	ldr	r5, [pc, #40]	; (434 <rtc_count_set_count+0x34>)
     40a:	0020      	movs	r0, r4
     40c:	47a8      	blx	r5
     40e:	2800      	cmp	r0, #0
     410:	d1fb      	bne.n	40a <rtc_count_set_count+0xa>
		/* Wait for synchronization */
	}

	/* Set count according to mode */
	switch(module->mode){
     412:	7923      	ldrb	r3, [r4, #4]
     414:	2b00      	cmp	r3, #0
     416:	d003      	beq.n	420 <rtc_count_set_count+0x20>
     418:	2b01      	cmp	r3, #1
     41a:	d109      	bne.n	430 <rtc_count_set_count+0x30>
		case RTC_COUNT_MODE_32BIT:
			/* Write value to register. */
			rtc_module->MODE0.COUNT.reg = count_value;
     41c:	613e      	str	r6, [r7, #16]
		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}
	return STATUS_OK;
}
     41e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if(count_value > 0xffff){
     420:	4b05      	ldr	r3, [pc, #20]	; (438 <rtc_count_set_count+0x38>)
				return STATUS_ERR_INVALID_ARG;
     422:	2017      	movs	r0, #23
			if(count_value > 0xffff){
     424:	429e      	cmp	r6, r3
     426:	d8fa      	bhi.n	41e <rtc_count_set_count+0x1e>
			rtc_module->MODE1.COUNT.reg = (uint32_t)count_value;
     428:	b2b6      	uxth	r6, r6
     42a:	823e      	strh	r6, [r7, #16]
	return STATUS_OK;
     42c:	2000      	movs	r0, #0
			break;
     42e:	e7f6      	b.n	41e <rtc_count_set_count+0x1e>
			return STATUS_ERR_INVALID_ARG;
     430:	2017      	movs	r0, #23
     432:	e7f4      	b.n	41e <rtc_count_set_count+0x1e>
     434:	0000038d 	.word	0x0000038d
     438:	0000ffff 	.word	0x0000ffff

0000043c <rtc_count_get_count>:
 * Returns the current count value.
 *
 * \return The current counter value as a 32-bit unsigned integer.
 */
uint32_t rtc_count_get_count(struct rtc_module *const module)
{
     43c:	b570      	push	{r4, r5, r6, lr}
     43e:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     440:	6806      	ldr	r6, [r0, #0]
	/* Initialize return value. */
	uint32_t ret_val;

	/* Change of read method based on value of continuously_update value in
	 * the configuration structure. */
	if(!(module->continuously_update)) {
     442:	7943      	ldrb	r3, [r0, #5]
     444:	2b00      	cmp	r3, #0
     446:	d10e      	bne.n	466 <rtc_count_get_count+0x2a>
		/* Request read on count register. */
		rtc_module->MODE0.READREQ.reg = RTC_READREQ_RREQ;
     448:	4b0f      	ldr	r3, [pc, #60]	; (488 <rtc_count_get_count+0x4c>)
     44a:	8073      	strh	r3, [r6, #2]

		while (rtc_count_is_syncing(module)) {
     44c:	4d0f      	ldr	r5, [pc, #60]	; (48c <rtc_count_get_count+0x50>)
     44e:	0020      	movs	r0, r4
     450:	47a8      	blx	r5
     452:	2800      	cmp	r0, #0
     454:	d1fb      	bne.n	44e <rtc_count_get_count+0x12>
			/* Wait for synchronization */
		}
	}

	/* Read value based on mode. */
	switch (module->mode) {
     456:	7923      	ldrb	r3, [r4, #4]
     458:	2b00      	cmp	r3, #0
     45a:	d012      	beq.n	482 <rtc_count_get_count+0x46>
			break;

		default:
			Assert(false);
			/* Counter not initialized. Assume counter value 0.*/
			ret_val = 0;
     45c:	2000      	movs	r0, #0
	switch (module->mode) {
     45e:	2b01      	cmp	r3, #1
     460:	d100      	bne.n	464 <rtc_count_get_count+0x28>
			ret_val = rtc_module->MODE0.COUNT.reg;
     462:	6930      	ldr	r0, [r6, #16]
			break;
	}

	return ret_val;
}
     464:	bd70      	pop	{r4, r5, r6, pc}
	} else if (!(rtc_module->MODE0.READREQ.reg & RTC_READREQ_RCONT)){
     466:	8873      	ldrh	r3, [r6, #2]
     468:	045b      	lsls	r3, r3, #17
     46a:	d4f4      	bmi.n	456 <rtc_count_get_count+0x1a>
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT | RTC_READREQ_RREQ;
     46c:	8873      	ldrh	r3, [r6, #2]
     46e:	22c0      	movs	r2, #192	; 0xc0
     470:	0212      	lsls	r2, r2, #8
     472:	4313      	orrs	r3, r2
     474:	8073      	strh	r3, [r6, #2]
		while (rtc_count_is_syncing(module)) {
     476:	4d05      	ldr	r5, [pc, #20]	; (48c <rtc_count_get_count+0x50>)
     478:	0020      	movs	r0, r4
     47a:	47a8      	blx	r5
     47c:	2800      	cmp	r0, #0
     47e:	d1fb      	bne.n	478 <rtc_count_get_count+0x3c>
     480:	e7e9      	b.n	456 <rtc_count_get_count+0x1a>
			ret_val = (uint32_t)rtc_module->MODE1.COUNT.reg;
     482:	8a30      	ldrh	r0, [r6, #16]
     484:	b280      	uxth	r0, r0
			break;
     486:	e7ed      	b.n	464 <rtc_count_get_count+0x28>
     488:	ffff8000 	.word	0xffff8000
     48c:	0000038d 	.word	0x0000038d

00000490 <rtc_count_set_compare>:
 */
enum status_code rtc_count_set_compare(
		struct rtc_module *const module,
		const uint32_t comp_value,
		const enum rtc_count_compare comp_index)
{
     490:	b5f0      	push	{r4, r5, r6, r7, lr}
     492:	b083      	sub	sp, #12
     494:	0004      	movs	r4, r0
     496:	9101      	str	r1, [sp, #4]
     498:	0015      	movs	r5, r2
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     49a:	6806      	ldr	r6, [r0, #0]

	while (rtc_count_is_syncing(module)) {
     49c:	4f11      	ldr	r7, [pc, #68]	; (4e4 <rtc_count_set_compare+0x54>)
     49e:	0020      	movs	r0, r4
     4a0:	47b8      	blx	r7
     4a2:	2800      	cmp	r0, #0
     4a4:	d1fb      	bne.n	49e <rtc_count_set_compare+0xe>
		/* Wait for synchronization */
	}

	/* Set compare values based on operation mode. */
	switch (module->mode) {
     4a6:	7923      	ldrb	r3, [r4, #4]
     4a8:	2b00      	cmp	r3, #0
     4aa:	d00a      	beq.n	4c2 <rtc_count_set_compare+0x32>
     4ac:	2b01      	cmp	r3, #1
     4ae:	d116      	bne.n	4de <rtc_count_set_compare+0x4e>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
				return STATUS_ERR_INVALID_ARG;
     4b0:	3017      	adds	r0, #23
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
     4b2:	2d01      	cmp	r5, #1
     4b4:	d814      	bhi.n	4e0 <rtc_count_set_compare+0x50>
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;
     4b6:	3506      	adds	r5, #6
     4b8:	00ad      	lsls	r5, r5, #2
     4ba:	9b01      	ldr	r3, [sp, #4]
     4bc:	51ab      	str	r3, [r5, r6]
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
     4be:	2000      	movs	r0, #0
			break;
     4c0:	e00e      	b.n	4e0 <rtc_count_set_compare+0x50>
				return STATUS_ERR_INVALID_ARG;
     4c2:	2017      	movs	r0, #23
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
     4c4:	2d02      	cmp	r5, #2
     4c6:	d80b      	bhi.n	4e0 <rtc_count_set_compare+0x50>
			if (comp_value > 0xffff) {
     4c8:	4b07      	ldr	r3, [pc, #28]	; (4e8 <rtc_count_set_compare+0x58>)
     4ca:	9a01      	ldr	r2, [sp, #4]
     4cc:	429a      	cmp	r2, r3
     4ce:	d807      	bhi.n	4e0 <rtc_count_set_compare+0x50>
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;
     4d0:	466b      	mov	r3, sp
     4d2:	889b      	ldrh	r3, [r3, #4]
     4d4:	350c      	adds	r5, #12
     4d6:	006d      	lsls	r5, r5, #1
     4d8:	53ab      	strh	r3, [r5, r6]
	return STATUS_OK;
     4da:	2000      	movs	r0, #0
			break;
     4dc:	e000      	b.n	4e0 <rtc_count_set_compare+0x50>
			return STATUS_ERR_BAD_FORMAT;
     4de:	201a      	movs	r0, #26
}
     4e0:	b003      	add	sp, #12
     4e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     4e4:	0000038d 	.word	0x0000038d
     4e8:	0000ffff 	.word	0x0000ffff

000004ec <rtc_count_init>:
{
     4ec:	b5f0      	push	{r4, r5, r6, r7, lr}
     4ee:	b083      	sub	sp, #12
     4f0:	0004      	movs	r4, r0
     4f2:	0016      	movs	r6, r2
	module->hw = hw;
     4f4:	6001      	str	r1, [r0, #0]
     4f6:	4a2e      	ldr	r2, [pc, #184]	; (5b0 <rtc_count_init+0xc4>)
     4f8:	6993      	ldr	r3, [r2, #24]
     4fa:	2120      	movs	r1, #32
     4fc:	430b      	orrs	r3, r1
     4fe:	6193      	str	r3, [r2, #24]
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
     500:	a901      	add	r1, sp, #4
     502:	2302      	movs	r3, #2
     504:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
     506:	2004      	movs	r0, #4
     508:	4b2a      	ldr	r3, [pc, #168]	; (5b4 <rtc_count_init+0xc8>)
     50a:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
     50c:	2004      	movs	r0, #4
     50e:	4b2a      	ldr	r3, [pc, #168]	; (5b8 <rtc_count_init+0xcc>)
     510:	4798      	blx	r3
	rtc_count_reset(module);
     512:	0020      	movs	r0, r4
     514:	4b29      	ldr	r3, [pc, #164]	; (5bc <rtc_count_init+0xd0>)
     516:	4798      	blx	r3
	module->mode                = config->mode;
     518:	78b3      	ldrb	r3, [r6, #2]
     51a:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
     51c:	7933      	ldrb	r3, [r6, #4]
     51e:	7163      	strb	r3, [r4, #5]
	_rtc_instance[0] = module;
     520:	4b27      	ldr	r3, [pc, #156]	; (5c0 <rtc_count_init+0xd4>)
     522:	601c      	str	r4, [r3, #0]
	Rtc *const rtc_module = module->hw;
     524:	6827      	ldr	r7, [r4, #0]
	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;
     526:	8833      	ldrh	r3, [r6, #0]
     528:	803b      	strh	r3, [r7, #0]
	switch (config->mode) {
     52a:	78b3      	ldrb	r3, [r6, #2]
     52c:	2b00      	cmp	r3, #0
     52e:	d021      	beq.n	574 <rtc_count_init+0x88>
			return STATUS_ERR_INVALID_ARG;
     530:	2017      	movs	r0, #23
	switch (config->mode) {
     532:	2b01      	cmp	r3, #1
     534:	d11c      	bne.n	570 <rtc_count_init+0x84>
			rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MODE(0);
     536:	883b      	ldrh	r3, [r7, #0]
     538:	b29b      	uxth	r3, r3
     53a:	803b      	strh	r3, [r7, #0]
			if (config->clear_on_match) {
     53c:	78f3      	ldrb	r3, [r6, #3]
     53e:	2b00      	cmp	r3, #0
     540:	d003      	beq.n	54a <rtc_count_init+0x5e>
				rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MATCHCLR;
     542:	883b      	ldrh	r3, [r7, #0]
     544:	2280      	movs	r2, #128	; 0x80
     546:	4313      	orrs	r3, r2
     548:	803b      	strh	r3, [r7, #0]
				while (rtc_count_is_syncing(module)) {
     54a:	4d1e      	ldr	r5, [pc, #120]	; (5c4 <rtc_count_init+0xd8>)
     54c:	0020      	movs	r0, r4
     54e:	47a8      	blx	r5
     550:	2800      	cmp	r0, #0
     552:	d1fb      	bne.n	54c <rtc_count_init+0x60>
				rtc_count_set_compare(module, config->compare_values[i],
     554:	2200      	movs	r2, #0
     556:	68b1      	ldr	r1, [r6, #8]
     558:	0020      	movs	r0, r4
     55a:	4b1b      	ldr	r3, [pc, #108]	; (5c8 <rtc_count_init+0xdc>)
     55c:	4798      	blx	r3
	if (config->continuously_update) {
     55e:	7933      	ldrb	r3, [r6, #4]
	return STATUS_OK;
     560:	2000      	movs	r0, #0
	if (config->continuously_update) {
     562:	2b00      	cmp	r3, #0
     564:	d004      	beq.n	570 <rtc_count_init+0x84>
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
     566:	887b      	ldrh	r3, [r7, #2]
     568:	2280      	movs	r2, #128	; 0x80
     56a:	01d2      	lsls	r2, r2, #7
     56c:	4313      	orrs	r3, r2
     56e:	807b      	strh	r3, [r7, #2]
}
     570:	b003      	add	sp, #12
     572:	bdf0      	pop	{r4, r5, r6, r7, pc}
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);
     574:	883b      	ldrh	r3, [r7, #0]
     576:	2204      	movs	r2, #4
     578:	4313      	orrs	r3, r2
     57a:	803b      	strh	r3, [r7, #0]
			if (config->clear_on_match) {
     57c:	78f3      	ldrb	r3, [r6, #3]
				return STATUS_ERR_INVALID_ARG;
     57e:	2017      	movs	r0, #23
			if (config->clear_on_match) {
     580:	2b00      	cmp	r3, #0
     582:	d1f5      	bne.n	570 <rtc_count_init+0x84>
				while (rtc_count_is_syncing(module)) {
     584:	4d0f      	ldr	r5, [pc, #60]	; (5c4 <rtc_count_init+0xd8>)
     586:	0020      	movs	r0, r4
     588:	47a8      	blx	r5
     58a:	2800      	cmp	r0, #0
     58c:	d1fb      	bne.n	586 <rtc_count_init+0x9a>
				rtc_count_set_compare(module, config->compare_values[i],
     58e:	2200      	movs	r2, #0
     590:	68b1      	ldr	r1, [r6, #8]
     592:	0020      	movs	r0, r4
     594:	4b0c      	ldr	r3, [pc, #48]	; (5c8 <rtc_count_init+0xdc>)
     596:	4798      	blx	r3
				while (rtc_count_is_syncing(module)) {
     598:	4d0a      	ldr	r5, [pc, #40]	; (5c4 <rtc_count_init+0xd8>)
     59a:	0020      	movs	r0, r4
     59c:	47a8      	blx	r5
     59e:	2800      	cmp	r0, #0
     5a0:	d1fb      	bne.n	59a <rtc_count_init+0xae>
				rtc_count_set_compare(module, config->compare_values[i],
     5a2:	2201      	movs	r2, #1
     5a4:	68f1      	ldr	r1, [r6, #12]
     5a6:	0020      	movs	r0, r4
     5a8:	4b07      	ldr	r3, [pc, #28]	; (5c8 <rtc_count_init+0xdc>)
     5aa:	4798      	blx	r3
     5ac:	e7d7      	b.n	55e <rtc_count_init+0x72>
     5ae:	46c0      	nop			; (mov r8, r8)
     5b0:	40000400 	.word	0x40000400
     5b4:	00000a35 	.word	0x00000a35
     5b8:	000009a9 	.word	0x000009a9
     5bc:	000003d9 	.word	0x000003d9
     5c0:	20000108 	.word	0x20000108
     5c4:	0000038d 	.word	0x0000038d
     5c8:	00000491 	.word	0x00000491

000005cc <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
     5cc:	b510      	push	{r4, lr}
	switch (clock_source) {
     5ce:	2808      	cmp	r0, #8
     5d0:	d803      	bhi.n	5da <system_clock_source_get_hz+0xe>
     5d2:	0080      	lsls	r0, r0, #2
     5d4:	4b1c      	ldr	r3, [pc, #112]	; (648 <system_clock_source_get_hz+0x7c>)
     5d6:	581b      	ldr	r3, [r3, r0]
     5d8:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
     5da:	2000      	movs	r0, #0
     5dc:	e032      	b.n	644 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
     5de:	4b1b      	ldr	r3, [pc, #108]	; (64c <system_clock_source_get_hz+0x80>)
     5e0:	6918      	ldr	r0, [r3, #16]
     5e2:	e02f      	b.n	644 <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
     5e4:	4b1a      	ldr	r3, [pc, #104]	; (650 <system_clock_source_get_hz+0x84>)
     5e6:	6a1b      	ldr	r3, [r3, #32]
     5e8:	059b      	lsls	r3, r3, #22
     5ea:	0f9b      	lsrs	r3, r3, #30
     5ec:	4819      	ldr	r0, [pc, #100]	; (654 <system_clock_source_get_hz+0x88>)
     5ee:	40d8      	lsrs	r0, r3
     5f0:	e028      	b.n	644 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
     5f2:	4b16      	ldr	r3, [pc, #88]	; (64c <system_clock_source_get_hz+0x80>)
     5f4:	6958      	ldr	r0, [r3, #20]
     5f6:	e025      	b.n	644 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     5f8:	4b14      	ldr	r3, [pc, #80]	; (64c <system_clock_source_get_hz+0x80>)
     5fa:	681b      	ldr	r3, [r3, #0]
			return 0;
     5fc:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     5fe:	079b      	lsls	r3, r3, #30
     600:	d520      	bpl.n	644 <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     602:	4913      	ldr	r1, [pc, #76]	; (650 <system_clock_source_get_hz+0x84>)
     604:	2210      	movs	r2, #16
     606:	68cb      	ldr	r3, [r1, #12]
     608:	421a      	tst	r2, r3
     60a:	d0fc      	beq.n	606 <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
     60c:	4b0f      	ldr	r3, [pc, #60]	; (64c <system_clock_source_get_hz+0x80>)
     60e:	681a      	ldr	r2, [r3, #0]
     610:	2324      	movs	r3, #36	; 0x24
     612:	4013      	ands	r3, r2
     614:	2b04      	cmp	r3, #4
     616:	d001      	beq.n	61c <system_clock_source_get_hz+0x50>
			return 48000000UL;
     618:	480f      	ldr	r0, [pc, #60]	; (658 <system_clock_source_get_hz+0x8c>)
     61a:	e013      	b.n	644 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     61c:	2000      	movs	r0, #0
     61e:	4b0f      	ldr	r3, [pc, #60]	; (65c <system_clock_source_get_hz+0x90>)
     620:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
     622:	4b0a      	ldr	r3, [pc, #40]	; (64c <system_clock_source_get_hz+0x80>)
     624:	689b      	ldr	r3, [r3, #8]
     626:	041b      	lsls	r3, r3, #16
     628:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     62a:	4358      	muls	r0, r3
     62c:	e00a      	b.n	644 <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     62e:	2350      	movs	r3, #80	; 0x50
     630:	4a07      	ldr	r2, [pc, #28]	; (650 <system_clock_source_get_hz+0x84>)
     632:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
     634:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     636:	075b      	lsls	r3, r3, #29
     638:	d504      	bpl.n	644 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
     63a:	4b04      	ldr	r3, [pc, #16]	; (64c <system_clock_source_get_hz+0x80>)
     63c:	68d8      	ldr	r0, [r3, #12]
     63e:	e001      	b.n	644 <system_clock_source_get_hz+0x78>
		return 32768UL;
     640:	2080      	movs	r0, #128	; 0x80
     642:	0200      	lsls	r0, r0, #8
	}
}
     644:	bd10      	pop	{r4, pc}
     646:	46c0      	nop			; (mov r8, r8)
     648:	000039f8 	.word	0x000039f8
     64c:	20000094 	.word	0x20000094
     650:	40000800 	.word	0x40000800
     654:	007a1200 	.word	0x007a1200
     658:	02dc6c00 	.word	0x02dc6c00
     65c:	00000a51 	.word	0x00000a51

00000660 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
     660:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
     662:	490c      	ldr	r1, [pc, #48]	; (694 <system_clock_source_osc8m_set_config+0x34>)
     664:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
     666:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
     668:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
     66a:	7840      	ldrb	r0, [r0, #1]
     66c:	2201      	movs	r2, #1
     66e:	4010      	ands	r0, r2
     670:	0180      	lsls	r0, r0, #6
     672:	2640      	movs	r6, #64	; 0x40
     674:	43b3      	bics	r3, r6
     676:	4303      	orrs	r3, r0
     678:	402a      	ands	r2, r5
     67a:	01d2      	lsls	r2, r2, #7
     67c:	2080      	movs	r0, #128	; 0x80
     67e:	4383      	bics	r3, r0
     680:	4313      	orrs	r3, r2
     682:	2203      	movs	r2, #3
     684:	4022      	ands	r2, r4
     686:	0212      	lsls	r2, r2, #8
     688:	4803      	ldr	r0, [pc, #12]	; (698 <system_clock_source_osc8m_set_config+0x38>)
     68a:	4003      	ands	r3, r0
     68c:	4313      	orrs	r3, r2
     68e:	620b      	str	r3, [r1, #32]
}
     690:	bd70      	pop	{r4, r5, r6, pc}
     692:	46c0      	nop			; (mov r8, r8)
     694:	40000800 	.word	0x40000800
     698:	fffffcff 	.word	0xfffffcff

0000069c <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
     69c:	2808      	cmp	r0, #8
     69e:	d803      	bhi.n	6a8 <system_clock_source_enable+0xc>
     6a0:	0080      	lsls	r0, r0, #2
     6a2:	4b25      	ldr	r3, [pc, #148]	; (738 <system_clock_source_enable+0x9c>)
     6a4:	581b      	ldr	r3, [r3, r0]
     6a6:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     6a8:	2017      	movs	r0, #23
     6aa:	e044      	b.n	736 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
     6ac:	4a23      	ldr	r2, [pc, #140]	; (73c <system_clock_source_enable+0xa0>)
     6ae:	6a13      	ldr	r3, [r2, #32]
     6b0:	2102      	movs	r1, #2
     6b2:	430b      	orrs	r3, r1
     6b4:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
     6b6:	2000      	movs	r0, #0
     6b8:	e03d      	b.n	736 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
     6ba:	4a20      	ldr	r2, [pc, #128]	; (73c <system_clock_source_enable+0xa0>)
     6bc:	6993      	ldr	r3, [r2, #24]
     6be:	2102      	movs	r1, #2
     6c0:	430b      	orrs	r3, r1
     6c2:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
     6c4:	2000      	movs	r0, #0
		break;
     6c6:	e036      	b.n	736 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
     6c8:	4a1c      	ldr	r2, [pc, #112]	; (73c <system_clock_source_enable+0xa0>)
     6ca:	8a13      	ldrh	r3, [r2, #16]
     6cc:	2102      	movs	r1, #2
     6ce:	430b      	orrs	r3, r1
     6d0:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
     6d2:	2000      	movs	r0, #0
		break;
     6d4:	e02f      	b.n	736 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
     6d6:	4a19      	ldr	r2, [pc, #100]	; (73c <system_clock_source_enable+0xa0>)
     6d8:	8a93      	ldrh	r3, [r2, #20]
     6da:	2102      	movs	r1, #2
     6dc:	430b      	orrs	r3, r1
     6de:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
     6e0:	2000      	movs	r0, #0
		break;
     6e2:	e028      	b.n	736 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
     6e4:	4916      	ldr	r1, [pc, #88]	; (740 <system_clock_source_enable+0xa4>)
     6e6:	680b      	ldr	r3, [r1, #0]
     6e8:	2202      	movs	r2, #2
     6ea:	4313      	orrs	r3, r2
     6ec:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
     6ee:	4b13      	ldr	r3, [pc, #76]	; (73c <system_clock_source_enable+0xa0>)
     6f0:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     6f2:	0019      	movs	r1, r3
     6f4:	320e      	adds	r2, #14
     6f6:	68cb      	ldr	r3, [r1, #12]
     6f8:	421a      	tst	r2, r3
     6fa:	d0fc      	beq.n	6f6 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
     6fc:	4a10      	ldr	r2, [pc, #64]	; (740 <system_clock_source_enable+0xa4>)
     6fe:	6891      	ldr	r1, [r2, #8]
     700:	4b0e      	ldr	r3, [pc, #56]	; (73c <system_clock_source_enable+0xa0>)
     702:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
     704:	6852      	ldr	r2, [r2, #4]
     706:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
     708:	2200      	movs	r2, #0
     70a:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     70c:	0019      	movs	r1, r3
     70e:	3210      	adds	r2, #16
     710:	68cb      	ldr	r3, [r1, #12]
     712:	421a      	tst	r2, r3
     714:	d0fc      	beq.n	710 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
     716:	4b0a      	ldr	r3, [pc, #40]	; (740 <system_clock_source_enable+0xa4>)
     718:	681b      	ldr	r3, [r3, #0]
     71a:	b29b      	uxth	r3, r3
     71c:	4a07      	ldr	r2, [pc, #28]	; (73c <system_clock_source_enable+0xa0>)
     71e:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
     720:	2000      	movs	r0, #0
     722:	e008      	b.n	736 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
     724:	4905      	ldr	r1, [pc, #20]	; (73c <system_clock_source_enable+0xa0>)
     726:	2244      	movs	r2, #68	; 0x44
     728:	5c8b      	ldrb	r3, [r1, r2]
     72a:	2002      	movs	r0, #2
     72c:	4303      	orrs	r3, r0
     72e:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
     730:	2000      	movs	r0, #0
		break;
     732:	e000      	b.n	736 <system_clock_source_enable+0x9a>
		return STATUS_OK;
     734:	2000      	movs	r0, #0
}
     736:	4770      	bx	lr
     738:	00003a1c 	.word	0x00003a1c
     73c:	40000800 	.word	0x40000800
     740:	20000094 	.word	0x20000094

00000744 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
     744:	b5f0      	push	{r4, r5, r6, r7, lr}
     746:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
     748:	22c2      	movs	r2, #194	; 0xc2
     74a:	00d2      	lsls	r2, r2, #3
     74c:	4b22      	ldr	r3, [pc, #136]	; (7d8 <system_clock_init+0x94>)
     74e:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
     750:	4a22      	ldr	r2, [pc, #136]	; (7dc <system_clock_init+0x98>)
     752:	6853      	ldr	r3, [r2, #4]
     754:	211e      	movs	r1, #30
     756:	438b      	bics	r3, r1
     758:	3918      	subs	r1, #24
     75a:	430b      	orrs	r3, r1
     75c:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
     75e:	2301      	movs	r3, #1
     760:	466a      	mov	r2, sp
     762:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     764:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
     766:	4d1e      	ldr	r5, [pc, #120]	; (7e0 <system_clock_init+0x9c>)
     768:	b2e0      	uxtb	r0, r4
     76a:	4669      	mov	r1, sp
     76c:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     76e:	3401      	adds	r4, #1
     770:	2c25      	cmp	r4, #37	; 0x25
     772:	d1f9      	bne.n	768 <system_clock_init+0x24>
	config->run_in_standby  = false;
     774:	a803      	add	r0, sp, #12
     776:	2400      	movs	r4, #0
     778:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
     77a:	2701      	movs	r7, #1
     77c:	7087      	strb	r7, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
     77e:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
     780:	4b18      	ldr	r3, [pc, #96]	; (7e4 <system_clock_init+0xa0>)
     782:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
     784:	2006      	movs	r0, #6
     786:	4b18      	ldr	r3, [pc, #96]	; (7e8 <system_clock_init+0xa4>)
     788:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
     78a:	4b18      	ldr	r3, [pc, #96]	; (7ec <system_clock_init+0xa8>)
     78c:	4798      	blx	r3
	config->high_when_disabled = false;
     78e:	466b      	mov	r3, sp
     790:	705c      	strb	r4, [r3, #1]
	config->run_in_standby     = false;
     792:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
     794:	725c      	strb	r4, [r3, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
     796:	2304      	movs	r3, #4
     798:	466a      	mov	r2, sp
     79a:	7013      	strb	r3, [r2, #0]
     79c:	331c      	adds	r3, #28
     79e:	9301      	str	r3, [sp, #4]
     7a0:	4669      	mov	r1, sp
     7a2:	2002      	movs	r0, #2
     7a4:	4e12      	ldr	r6, [pc, #72]	; (7f0 <system_clock_init+0xac>)
     7a6:	47b0      	blx	r6
     7a8:	2002      	movs	r0, #2
     7aa:	4d12      	ldr	r5, [pc, #72]	; (7f4 <system_clock_init+0xb0>)
     7ac:	47a8      	blx	r5
	PM->CPUSEL.reg = (uint32_t)divider;
     7ae:	4b12      	ldr	r3, [pc, #72]	; (7f8 <system_clock_init+0xb4>)
     7b0:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
     7b2:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
     7b4:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
     7b6:	72dc      	strb	r4, [r3, #11]
	config->division_factor    = 1;
     7b8:	9701      	str	r7, [sp, #4]
	config->high_when_disabled = false;
     7ba:	466b      	mov	r3, sp
     7bc:	705c      	strb	r4, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
     7be:	2306      	movs	r3, #6
     7c0:	466a      	mov	r2, sp
     7c2:	7013      	strb	r3, [r2, #0]
	config->run_in_standby     = false;
     7c4:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
     7c6:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
     7c8:	4669      	mov	r1, sp
     7ca:	2000      	movs	r0, #0
     7cc:	47b0      	blx	r6
     7ce:	2000      	movs	r0, #0
     7d0:	47a8      	blx	r5
#endif
}
     7d2:	b005      	add	sp, #20
     7d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     7d6:	46c0      	nop			; (mov r8, r8)
     7d8:	40000800 	.word	0x40000800
     7dc:	41004000 	.word	0x41004000
     7e0:	00000a35 	.word	0x00000a35
     7e4:	00000661 	.word	0x00000661
     7e8:	0000069d 	.word	0x0000069d
     7ec:	000007fd 	.word	0x000007fd
     7f0:	00000821 	.word	0x00000821
     7f4:	000008d9 	.word	0x000008d9
     7f8:	40000400 	.word	0x40000400

000007fc <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
     7fc:	4a06      	ldr	r2, [pc, #24]	; (818 <system_gclk_init+0x1c>)
     7fe:	6993      	ldr	r3, [r2, #24]
     800:	2108      	movs	r1, #8
     802:	430b      	orrs	r3, r1
     804:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
     806:	2201      	movs	r2, #1
     808:	4b04      	ldr	r3, [pc, #16]	; (81c <system_gclk_init+0x20>)
     80a:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
     80c:	0019      	movs	r1, r3
     80e:	780b      	ldrb	r3, [r1, #0]
     810:	4213      	tst	r3, r2
     812:	d1fc      	bne.n	80e <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
     814:	4770      	bx	lr
     816:	46c0      	nop			; (mov r8, r8)
     818:	40000400 	.word	0x40000400
     81c:	40000c00 	.word	0x40000c00

00000820 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
     820:	b570      	push	{r4, r5, r6, lr}
     822:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
     824:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
     826:	780d      	ldrb	r5, [r1, #0]
     828:	022d      	lsls	r5, r5, #8
     82a:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
     82c:	784b      	ldrb	r3, [r1, #1]
     82e:	2b00      	cmp	r3, #0
     830:	d002      	beq.n	838 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
     832:	2380      	movs	r3, #128	; 0x80
     834:	02db      	lsls	r3, r3, #11
     836:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
     838:	7a4b      	ldrb	r3, [r1, #9]
     83a:	2b00      	cmp	r3, #0
     83c:	d002      	beq.n	844 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
     83e:	2380      	movs	r3, #128	; 0x80
     840:	031b      	lsls	r3, r3, #12
     842:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
     844:	6848      	ldr	r0, [r1, #4]
     846:	2801      	cmp	r0, #1
     848:	d910      	bls.n	86c <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
     84a:	1e43      	subs	r3, r0, #1
     84c:	4218      	tst	r0, r3
     84e:	d134      	bne.n	8ba <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
     850:	2802      	cmp	r0, #2
     852:	d930      	bls.n	8b6 <system_gclk_gen_set_config+0x96>
     854:	2302      	movs	r3, #2
     856:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
     858:	3201      	adds	r2, #1
						mask <<= 1) {
     85a:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
     85c:	4298      	cmp	r0, r3
     85e:	d8fb      	bhi.n	858 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
     860:	0212      	lsls	r2, r2, #8
     862:	4332      	orrs	r2, r6
     864:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
     866:	2380      	movs	r3, #128	; 0x80
     868:	035b      	lsls	r3, r3, #13
     86a:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
     86c:	7a0b      	ldrb	r3, [r1, #8]
     86e:	2b00      	cmp	r3, #0
     870:	d002      	beq.n	878 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
     872:	2380      	movs	r3, #128	; 0x80
     874:	039b      	lsls	r3, r3, #14
     876:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     878:	4a13      	ldr	r2, [pc, #76]	; (8c8 <system_gclk_gen_set_config+0xa8>)
     87a:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
     87c:	b25b      	sxtb	r3, r3
     87e:	2b00      	cmp	r3, #0
     880:	dbfb      	blt.n	87a <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
     882:	4b12      	ldr	r3, [pc, #72]	; (8cc <system_gclk_gen_set_config+0xac>)
     884:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
     886:	4b12      	ldr	r3, [pc, #72]	; (8d0 <system_gclk_gen_set_config+0xb0>)
     888:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     88a:	4a0f      	ldr	r2, [pc, #60]	; (8c8 <system_gclk_gen_set_config+0xa8>)
     88c:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
     88e:	b25b      	sxtb	r3, r3
     890:	2b00      	cmp	r3, #0
     892:	dbfb      	blt.n	88c <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
     894:	4b0c      	ldr	r3, [pc, #48]	; (8c8 <system_gclk_gen_set_config+0xa8>)
     896:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     898:	001a      	movs	r2, r3
     89a:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
     89c:	b25b      	sxtb	r3, r3
     89e:	2b00      	cmp	r3, #0
     8a0:	dbfb      	blt.n	89a <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
     8a2:	4a09      	ldr	r2, [pc, #36]	; (8c8 <system_gclk_gen_set_config+0xa8>)
     8a4:	6853      	ldr	r3, [r2, #4]
     8a6:	2180      	movs	r1, #128	; 0x80
     8a8:	0249      	lsls	r1, r1, #9
     8aa:	400b      	ands	r3, r1
     8ac:	431d      	orrs	r5, r3
     8ae:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
     8b0:	4b08      	ldr	r3, [pc, #32]	; (8d4 <system_gclk_gen_set_config+0xb4>)
     8b2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     8b4:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
     8b6:	2200      	movs	r2, #0
     8b8:	e7d2      	b.n	860 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
     8ba:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
     8bc:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
     8be:	2380      	movs	r3, #128	; 0x80
     8c0:	029b      	lsls	r3, r3, #10
     8c2:	431d      	orrs	r5, r3
     8c4:	e7d2      	b.n	86c <system_gclk_gen_set_config+0x4c>
     8c6:	46c0      	nop			; (mov r8, r8)
     8c8:	40000c00 	.word	0x40000c00
     8cc:	0000031d 	.word	0x0000031d
     8d0:	40000c08 	.word	0x40000c08
     8d4:	0000035d 	.word	0x0000035d

000008d8 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
     8d8:	b510      	push	{r4, lr}
     8da:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     8dc:	4a0b      	ldr	r2, [pc, #44]	; (90c <system_gclk_gen_enable+0x34>)
     8de:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     8e0:	b25b      	sxtb	r3, r3
     8e2:	2b00      	cmp	r3, #0
     8e4:	dbfb      	blt.n	8de <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
     8e6:	4b0a      	ldr	r3, [pc, #40]	; (910 <system_gclk_gen_enable+0x38>)
     8e8:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
     8ea:	4b0a      	ldr	r3, [pc, #40]	; (914 <system_gclk_gen_enable+0x3c>)
     8ec:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     8ee:	4a07      	ldr	r2, [pc, #28]	; (90c <system_gclk_gen_enable+0x34>)
     8f0:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     8f2:	b25b      	sxtb	r3, r3
     8f4:	2b00      	cmp	r3, #0
     8f6:	dbfb      	blt.n	8f0 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
     8f8:	4a04      	ldr	r2, [pc, #16]	; (90c <system_gclk_gen_enable+0x34>)
     8fa:	6851      	ldr	r1, [r2, #4]
     8fc:	2380      	movs	r3, #128	; 0x80
     8fe:	025b      	lsls	r3, r3, #9
     900:	430b      	orrs	r3, r1
     902:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
     904:	4b04      	ldr	r3, [pc, #16]	; (918 <system_gclk_gen_enable+0x40>)
     906:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     908:	bd10      	pop	{r4, pc}
     90a:	46c0      	nop			; (mov r8, r8)
     90c:	40000c00 	.word	0x40000c00
     910:	0000031d 	.word	0x0000031d
     914:	40000c04 	.word	0x40000c04
     918:	0000035d 	.word	0x0000035d

0000091c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
     91c:	b570      	push	{r4, r5, r6, lr}
     91e:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     920:	4a1a      	ldr	r2, [pc, #104]	; (98c <system_gclk_gen_get_hz+0x70>)
     922:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     924:	b25b      	sxtb	r3, r3
     926:	2b00      	cmp	r3, #0
     928:	dbfb      	blt.n	922 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
     92a:	4b19      	ldr	r3, [pc, #100]	; (990 <system_gclk_gen_get_hz+0x74>)
     92c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
     92e:	4b19      	ldr	r3, [pc, #100]	; (994 <system_gclk_gen_get_hz+0x78>)
     930:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     932:	4a16      	ldr	r2, [pc, #88]	; (98c <system_gclk_gen_get_hz+0x70>)
     934:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     936:	b25b      	sxtb	r3, r3
     938:	2b00      	cmp	r3, #0
     93a:	dbfb      	blt.n	934 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
     93c:	4e13      	ldr	r6, [pc, #76]	; (98c <system_gclk_gen_get_hz+0x70>)
     93e:	6870      	ldr	r0, [r6, #4]
     940:	04c0      	lsls	r0, r0, #19
     942:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
     944:	4b14      	ldr	r3, [pc, #80]	; (998 <system_gclk_gen_get_hz+0x7c>)
     946:	4798      	blx	r3
     948:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
     94a:	4b12      	ldr	r3, [pc, #72]	; (994 <system_gclk_gen_get_hz+0x78>)
     94c:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
     94e:	6876      	ldr	r6, [r6, #4]
     950:	02f6      	lsls	r6, r6, #11
     952:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
     954:	4b11      	ldr	r3, [pc, #68]	; (99c <system_gclk_gen_get_hz+0x80>)
     956:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     958:	4a0c      	ldr	r2, [pc, #48]	; (98c <system_gclk_gen_get_hz+0x70>)
     95a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     95c:	b25b      	sxtb	r3, r3
     95e:	2b00      	cmp	r3, #0
     960:	dbfb      	blt.n	95a <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
     962:	4b0a      	ldr	r3, [pc, #40]	; (98c <system_gclk_gen_get_hz+0x70>)
     964:	689c      	ldr	r4, [r3, #8]
     966:	0224      	lsls	r4, r4, #8
     968:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
     96a:	4b0d      	ldr	r3, [pc, #52]	; (9a0 <system_gclk_gen_get_hz+0x84>)
     96c:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
     96e:	2e00      	cmp	r6, #0
     970:	d107      	bne.n	982 <system_gclk_gen_get_hz+0x66>
     972:	2c01      	cmp	r4, #1
     974:	d907      	bls.n	986 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
     976:	0021      	movs	r1, r4
     978:	0028      	movs	r0, r5
     97a:	4b0a      	ldr	r3, [pc, #40]	; (9a4 <system_gclk_gen_get_hz+0x88>)
     97c:	4798      	blx	r3
     97e:	0005      	movs	r5, r0
     980:	e001      	b.n	986 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
     982:	3401      	adds	r4, #1
     984:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
     986:	0028      	movs	r0, r5
     988:	bd70      	pop	{r4, r5, r6, pc}
     98a:	46c0      	nop			; (mov r8, r8)
     98c:	40000c00 	.word	0x40000c00
     990:	0000031d 	.word	0x0000031d
     994:	40000c04 	.word	0x40000c04
     998:	000005cd 	.word	0x000005cd
     99c:	40000c08 	.word	0x40000c08
     9a0:	0000035d 	.word	0x0000035d
     9a4:	0000157d 	.word	0x0000157d

000009a8 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
     9a8:	b510      	push	{r4, lr}
     9aa:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
     9ac:	4b06      	ldr	r3, [pc, #24]	; (9c8 <system_gclk_chan_enable+0x20>)
     9ae:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
     9b0:	4b06      	ldr	r3, [pc, #24]	; (9cc <system_gclk_chan_enable+0x24>)
     9b2:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
     9b4:	4a06      	ldr	r2, [pc, #24]	; (9d0 <system_gclk_chan_enable+0x28>)
     9b6:	8853      	ldrh	r3, [r2, #2]
     9b8:	2180      	movs	r1, #128	; 0x80
     9ba:	01c9      	lsls	r1, r1, #7
     9bc:	430b      	orrs	r3, r1
     9be:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
     9c0:	4b04      	ldr	r3, [pc, #16]	; (9d4 <system_gclk_chan_enable+0x2c>)
     9c2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     9c4:	bd10      	pop	{r4, pc}
     9c6:	46c0      	nop			; (mov r8, r8)
     9c8:	0000031d 	.word	0x0000031d
     9cc:	40000c02 	.word	0x40000c02
     9d0:	40000c00 	.word	0x40000c00
     9d4:	0000035d 	.word	0x0000035d

000009d8 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
     9d8:	b510      	push	{r4, lr}
     9da:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
     9dc:	4b0f      	ldr	r3, [pc, #60]	; (a1c <system_gclk_chan_disable+0x44>)
     9de:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
     9e0:	4b0f      	ldr	r3, [pc, #60]	; (a20 <system_gclk_chan_disable+0x48>)
     9e2:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
     9e4:	4a0f      	ldr	r2, [pc, #60]	; (a24 <system_gclk_chan_disable+0x4c>)
     9e6:	8853      	ldrh	r3, [r2, #2]
     9e8:	051b      	lsls	r3, r3, #20
     9ea:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
     9ec:	8853      	ldrh	r3, [r2, #2]
     9ee:	490e      	ldr	r1, [pc, #56]	; (a28 <system_gclk_chan_disable+0x50>)
     9f0:	400b      	ands	r3, r1
     9f2:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
     9f4:	8853      	ldrh	r3, [r2, #2]
     9f6:	490d      	ldr	r1, [pc, #52]	; (a2c <system_gclk_chan_disable+0x54>)
     9f8:	400b      	ands	r3, r1
     9fa:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
     9fc:	0011      	movs	r1, r2
     9fe:	2280      	movs	r2, #128	; 0x80
     a00:	01d2      	lsls	r2, r2, #7
     a02:	884b      	ldrh	r3, [r1, #2]
     a04:	4213      	tst	r3, r2
     a06:	d1fc      	bne.n	a02 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
     a08:	4906      	ldr	r1, [pc, #24]	; (a24 <system_gclk_chan_disable+0x4c>)
     a0a:	884a      	ldrh	r2, [r1, #2]
     a0c:	0203      	lsls	r3, r0, #8
     a0e:	4806      	ldr	r0, [pc, #24]	; (a28 <system_gclk_chan_disable+0x50>)
     a10:	4002      	ands	r2, r0
     a12:	4313      	orrs	r3, r2
     a14:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
     a16:	4b06      	ldr	r3, [pc, #24]	; (a30 <system_gclk_chan_disable+0x58>)
     a18:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     a1a:	bd10      	pop	{r4, pc}
     a1c:	0000031d 	.word	0x0000031d
     a20:	40000c02 	.word	0x40000c02
     a24:	40000c00 	.word	0x40000c00
     a28:	fffff0ff 	.word	0xfffff0ff
     a2c:	ffffbfff 	.word	0xffffbfff
     a30:	0000035d 	.word	0x0000035d

00000a34 <system_gclk_chan_set_config>:
{
     a34:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
     a36:	780c      	ldrb	r4, [r1, #0]
     a38:	0224      	lsls	r4, r4, #8
     a3a:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
     a3c:	4b02      	ldr	r3, [pc, #8]	; (a48 <system_gclk_chan_set_config+0x14>)
     a3e:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
     a40:	b2a4      	uxth	r4, r4
     a42:	4b02      	ldr	r3, [pc, #8]	; (a4c <system_gclk_chan_set_config+0x18>)
     a44:	805c      	strh	r4, [r3, #2]
}
     a46:	bd10      	pop	{r4, pc}
     a48:	000009d9 	.word	0x000009d9
     a4c:	40000c00 	.word	0x40000c00

00000a50 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
     a50:	b510      	push	{r4, lr}
     a52:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
     a54:	4b06      	ldr	r3, [pc, #24]	; (a70 <system_gclk_chan_get_hz+0x20>)
     a56:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
     a58:	4b06      	ldr	r3, [pc, #24]	; (a74 <system_gclk_chan_get_hz+0x24>)
     a5a:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
     a5c:	4b06      	ldr	r3, [pc, #24]	; (a78 <system_gclk_chan_get_hz+0x28>)
     a5e:	885c      	ldrh	r4, [r3, #2]
     a60:	0524      	lsls	r4, r4, #20
     a62:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
     a64:	4b05      	ldr	r3, [pc, #20]	; (a7c <system_gclk_chan_get_hz+0x2c>)
     a66:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
     a68:	0020      	movs	r0, r4
     a6a:	4b05      	ldr	r3, [pc, #20]	; (a80 <system_gclk_chan_get_hz+0x30>)
     a6c:	4798      	blx	r3
}
     a6e:	bd10      	pop	{r4, pc}
     a70:	0000031d 	.word	0x0000031d
     a74:	40000c02 	.word	0x40000c02
     a78:	40000c00 	.word	0x40000c00
     a7c:	0000035d 	.word	0x0000035d
     a80:	0000091d 	.word	0x0000091d

00000a84 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
     a84:	4770      	bx	lr
	...

00000a88 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
     a88:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
     a8a:	4b05      	ldr	r3, [pc, #20]	; (aa0 <system_init+0x18>)
     a8c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
     a8e:	4b05      	ldr	r3, [pc, #20]	; (aa4 <system_init+0x1c>)
     a90:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
     a92:	4b05      	ldr	r3, [pc, #20]	; (aa8 <system_init+0x20>)
     a94:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
     a96:	4b05      	ldr	r3, [pc, #20]	; (aac <system_init+0x24>)
     a98:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
     a9a:	4b05      	ldr	r3, [pc, #20]	; (ab0 <system_init+0x28>)
     a9c:	4798      	blx	r3
}
     a9e:	bd10      	pop	{r4, pc}
     aa0:	00000745 	.word	0x00000745
     aa4:	00000285 	.word	0x00000285
     aa8:	00000a85 	.word	0x00000a85
     aac:	000001c5 	.word	0x000001c5
     ab0:	00000a85 	.word	0x00000a85

00000ab4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     ab4:	e7fe      	b.n	ab4 <Dummy_Handler>
	...

00000ab8 <Reset_Handler>:
{
     ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
     aba:	4a2a      	ldr	r2, [pc, #168]	; (b64 <Reset_Handler+0xac>)
     abc:	4b2a      	ldr	r3, [pc, #168]	; (b68 <Reset_Handler+0xb0>)
     abe:	429a      	cmp	r2, r3
     ac0:	d011      	beq.n	ae6 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
     ac2:	001a      	movs	r2, r3
     ac4:	4b29      	ldr	r3, [pc, #164]	; (b6c <Reset_Handler+0xb4>)
     ac6:	429a      	cmp	r2, r3
     ac8:	d20d      	bcs.n	ae6 <Reset_Handler+0x2e>
     aca:	4a29      	ldr	r2, [pc, #164]	; (b70 <Reset_Handler+0xb8>)
     acc:	3303      	adds	r3, #3
     ace:	1a9b      	subs	r3, r3, r2
     ad0:	089b      	lsrs	r3, r3, #2
     ad2:	3301      	adds	r3, #1
     ad4:	009b      	lsls	r3, r3, #2
     ad6:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
     ad8:	4823      	ldr	r0, [pc, #140]	; (b68 <Reset_Handler+0xb0>)
     ada:	4922      	ldr	r1, [pc, #136]	; (b64 <Reset_Handler+0xac>)
     adc:	588c      	ldr	r4, [r1, r2]
     ade:	5084      	str	r4, [r0, r2]
     ae0:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     ae2:	429a      	cmp	r2, r3
     ae4:	d1fa      	bne.n	adc <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
     ae6:	4a23      	ldr	r2, [pc, #140]	; (b74 <Reset_Handler+0xbc>)
     ae8:	4b23      	ldr	r3, [pc, #140]	; (b78 <Reset_Handler+0xc0>)
     aea:	429a      	cmp	r2, r3
     aec:	d20a      	bcs.n	b04 <Reset_Handler+0x4c>
     aee:	43d3      	mvns	r3, r2
     af0:	4921      	ldr	r1, [pc, #132]	; (b78 <Reset_Handler+0xc0>)
     af2:	185b      	adds	r3, r3, r1
     af4:	2103      	movs	r1, #3
     af6:	438b      	bics	r3, r1
     af8:	3304      	adds	r3, #4
     afa:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
     afc:	2100      	movs	r1, #0
     afe:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
     b00:	4293      	cmp	r3, r2
     b02:	d1fc      	bne.n	afe <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     b04:	4a1d      	ldr	r2, [pc, #116]	; (b7c <Reset_Handler+0xc4>)
     b06:	21ff      	movs	r1, #255	; 0xff
     b08:	4b1d      	ldr	r3, [pc, #116]	; (b80 <Reset_Handler+0xc8>)
     b0a:	438b      	bics	r3, r1
     b0c:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
     b0e:	39fd      	subs	r1, #253	; 0xfd
     b10:	2390      	movs	r3, #144	; 0x90
     b12:	005b      	lsls	r3, r3, #1
     b14:	4a1b      	ldr	r2, [pc, #108]	; (b84 <Reset_Handler+0xcc>)
     b16:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
     b18:	4a1b      	ldr	r2, [pc, #108]	; (b88 <Reset_Handler+0xd0>)
     b1a:	78d3      	ldrb	r3, [r2, #3]
     b1c:	2503      	movs	r5, #3
     b1e:	43ab      	bics	r3, r5
     b20:	2402      	movs	r4, #2
     b22:	4323      	orrs	r3, r4
     b24:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
     b26:	78d3      	ldrb	r3, [r2, #3]
     b28:	270c      	movs	r7, #12
     b2a:	43bb      	bics	r3, r7
     b2c:	2608      	movs	r6, #8
     b2e:	4333      	orrs	r3, r6
     b30:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
     b32:	4b16      	ldr	r3, [pc, #88]	; (b8c <Reset_Handler+0xd4>)
     b34:	7b98      	ldrb	r0, [r3, #14]
     b36:	2230      	movs	r2, #48	; 0x30
     b38:	4390      	bics	r0, r2
     b3a:	2220      	movs	r2, #32
     b3c:	4310      	orrs	r0, r2
     b3e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
     b40:	7b99      	ldrb	r1, [r3, #14]
     b42:	43b9      	bics	r1, r7
     b44:	4331      	orrs	r1, r6
     b46:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
     b48:	7b9a      	ldrb	r2, [r3, #14]
     b4a:	43aa      	bics	r2, r5
     b4c:	4322      	orrs	r2, r4
     b4e:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
     b50:	4a0f      	ldr	r2, [pc, #60]	; (b90 <Reset_Handler+0xd8>)
     b52:	6853      	ldr	r3, [r2, #4]
     b54:	2180      	movs	r1, #128	; 0x80
     b56:	430b      	orrs	r3, r1
     b58:	6053      	str	r3, [r2, #4]
        __libc_init_array();
     b5a:	4b0e      	ldr	r3, [pc, #56]	; (b94 <Reset_Handler+0xdc>)
     b5c:	4798      	blx	r3
        main();
     b5e:	4b0e      	ldr	r3, [pc, #56]	; (b98 <Reset_Handler+0xe0>)
     b60:	4798      	blx	r3
     b62:	e7fe      	b.n	b62 <Reset_Handler+0xaa>
     b64:	00003b38 	.word	0x00003b38
     b68:	20000000 	.word	0x20000000
     b6c:	20000070 	.word	0x20000070
     b70:	20000004 	.word	0x20000004
     b74:	20000070 	.word	0x20000070
     b78:	2000010c 	.word	0x2000010c
     b7c:	e000ed00 	.word	0xe000ed00
     b80:	00000000 	.word	0x00000000
     b84:	41007000 	.word	0x41007000
     b88:	41005000 	.word	0x41005000
     b8c:	41004800 	.word	0x41004800
     b90:	41004000 	.word	0x41004000
     b94:	000039b1 	.word	0x000039b1
     b98:	00000ced 	.word	0x00000ced

00000b9c <get_current_time_ms>:
static uint32_t start_movement_time = 0;

static struct rtc_module module;

static uint32_t get_current_time_ms(void)
{
     b9c:	b570      	push	{r4, r5, r6, lr}
	// Actually ticks at 1024Hz.
	uint32_t count_faster = rtc_count_get_count(&module);
     b9e:	4d03      	ldr	r5, [pc, #12]	; (bac <get_current_time_ms+0x10>)
     ba0:	0028      	movs	r0, r5
     ba2:	4c03      	ldr	r4, [pc, #12]	; (bb0 <get_current_time_ms+0x14>)
     ba4:	47a0      	blx	r4
	uint32_t count_corrected = (count_faster * 1000) / 1024;
	return rtc_count_get_count(&module);
     ba6:	0028      	movs	r0, r5
     ba8:	47a0      	blx	r4
}
     baa:	bd70      	pop	{r4, r5, r6, pc}
     bac:	200000b8 	.word	0x200000b8
     bb0:	0000043d 	.word	0x0000043d

00000bb4 <drive_phase>:

static void drive_phase(uint8_t step)
{
     bb4:	b510      	push	{r4, lr}
	if(step >= NUMBER_STEPS)
     bb6:	2803      	cmp	r0, #3
     bb8:	d80e      	bhi.n	bd8 <drive_phase+0x24>
	*    4  1  0  0  1
	*
	* BUT Pins entered in sequence IN1-IN3-IN2-IN4 for proper step sequence
	*/

	if(step == 0)
     bba:	2800      	cmp	r0, #0
     bbc:	d10d      	bne.n	bda <drive_phase+0x26>
		arch_ioport_pin_to_base(pin)->OUTSET.reg = arch_ioport_pin_to_mask(pin);
     bbe:	4a1a      	ldr	r2, [pc, #104]	; (c28 <drive_phase+0x74>)
     bc0:	2302      	movs	r3, #2
     bc2:	6193      	str	r3, [r2, #24]
		arch_ioport_pin_to_base(pin)->OUTCLR.reg = arch_ioport_pin_to_mask(pin);
     bc4:	4b19      	ldr	r3, [pc, #100]	; (c2c <drive_phase+0x78>)
     bc6:	2108      	movs	r1, #8
     bc8:	6159      	str	r1, [r3, #20]
		arch_ioport_pin_to_base(pin)->OUTSET.reg = arch_ioport_pin_to_mask(pin);
     bca:	3907      	subs	r1, #7
     bcc:	6191      	str	r1, [r2, #24]
		arch_ioport_pin_to_base(pin)->OUTCLR.reg = arch_ioport_pin_to_mask(pin);
     bce:	2204      	movs	r2, #4
     bd0:	615a      	str	r2, [r3, #20]
		ioport_set_pin_level(coil_pins[1], !COIL_ACTIVE_LEVEL); // Pink
		ioport_set_pin_level(coil_pins[2], !COIL_ACTIVE_LEVEL); // Yellow
		ioport_set_pin_level(coil_pins[3], COIL_ACTIVE_LEVEL); // Orange
	}

	delay_us(COIL_DELAY_US);
     bd2:	4817      	ldr	r0, [pc, #92]	; (c30 <drive_phase+0x7c>)
     bd4:	4b17      	ldr	r3, [pc, #92]	; (c34 <drive_phase+0x80>)
     bd6:	4798      	blx	r3
}
     bd8:	bd10      	pop	{r4, pc}
	else if(step == 1)
     bda:	2801      	cmp	r0, #1
     bdc:	d00e      	beq.n	bfc <drive_phase+0x48>
	else if(step == 2)
     bde:	2802      	cmp	r0, #2
     be0:	d017      	beq.n	c12 <drive_phase+0x5e>
	else if(step == 3)
     be2:	2803      	cmp	r0, #3
     be4:	d1f5      	bne.n	bd2 <drive_phase+0x1e>
		arch_ioport_pin_to_base(pin)->OUTSET.reg = arch_ioport_pin_to_mask(pin);
     be6:	4a10      	ldr	r2, [pc, #64]	; (c28 <drive_phase+0x74>)
     be8:	2302      	movs	r3, #2
     bea:	6193      	str	r3, [r2, #24]
		arch_ioport_pin_to_base(pin)->OUTCLR.reg = arch_ioport_pin_to_mask(pin);
     bec:	4b0f      	ldr	r3, [pc, #60]	; (c2c <drive_phase+0x78>)
     bee:	2108      	movs	r1, #8
     bf0:	6159      	str	r1, [r3, #20]
     bf2:	3907      	subs	r1, #7
     bf4:	6151      	str	r1, [r2, #20]
		arch_ioport_pin_to_base(pin)->OUTSET.reg = arch_ioport_pin_to_mask(pin);
     bf6:	2204      	movs	r2, #4
     bf8:	619a      	str	r2, [r3, #24]
     bfa:	e7ea      	b.n	bd2 <drive_phase+0x1e>
		arch_ioport_pin_to_base(pin)->OUTCLR.reg = arch_ioport_pin_to_mask(pin);
     bfc:	4a0a      	ldr	r2, [pc, #40]	; (c28 <drive_phase+0x74>)
     bfe:	2302      	movs	r3, #2
     c00:	6153      	str	r3, [r2, #20]
		arch_ioport_pin_to_base(pin)->OUTSET.reg = arch_ioport_pin_to_mask(pin);
     c02:	4b0a      	ldr	r3, [pc, #40]	; (c2c <drive_phase+0x78>)
     c04:	2108      	movs	r1, #8
     c06:	6199      	str	r1, [r3, #24]
     c08:	3907      	subs	r1, #7
     c0a:	6191      	str	r1, [r2, #24]
		arch_ioport_pin_to_base(pin)->OUTCLR.reg = arch_ioport_pin_to_mask(pin);
     c0c:	2204      	movs	r2, #4
     c0e:	615a      	str	r2, [r3, #20]
     c10:	e7df      	b.n	bd2 <drive_phase+0x1e>
     c12:	4a05      	ldr	r2, [pc, #20]	; (c28 <drive_phase+0x74>)
     c14:	2302      	movs	r3, #2
     c16:	6153      	str	r3, [r2, #20]
		arch_ioport_pin_to_base(pin)->OUTSET.reg = arch_ioport_pin_to_mask(pin);
     c18:	4b04      	ldr	r3, [pc, #16]	; (c2c <drive_phase+0x78>)
     c1a:	2108      	movs	r1, #8
     c1c:	6199      	str	r1, [r3, #24]
		arch_ioport_pin_to_base(pin)->OUTCLR.reg = arch_ioport_pin_to_mask(pin);
     c1e:	3907      	subs	r1, #7
     c20:	6151      	str	r1, [r2, #20]
		arch_ioport_pin_to_base(pin)->OUTSET.reg = arch_ioport_pin_to_mask(pin);
     c22:	2204      	movs	r2, #4
     c24:	619a      	str	r2, [r3, #24]
     c26:	e7d4      	b.n	bd2 <drive_phase+0x1e>
     c28:	41004400 	.word	0x41004400
     c2c:	41004480 	.word	0x41004480
     c30:	000005dc 	.word	0x000005dc
     c34:	00000155 	.word	0x00000155

00000c38 <step_motor>:

static void step_motor(int32_t steps)
{
     c38:	b5f0      	push	{r4, r5, r6, r7, lr}
     c3a:	46c6      	mov	lr, r8
     c3c:	b500      	push	{lr}
     c3e:	0006      	movs	r6, r0
	int32_t i;
	static int32_t current_step_stage;

	current_step += steps;
     c40:	4a25      	ldr	r2, [pc, #148]	; (cd8 <step_motor+0xa0>)
     c42:	6813      	ldr	r3, [r2, #0]
     c44:	181b      	adds	r3, r3, r0
     c46:	6013      	str	r3, [r2, #0]
     c48:	2400      	movs	r4, #0

	if(steps > 0)
     c4a:	2800      	cmp	r0, #0
     c4c:	dd03      	ble.n	c56 <step_motor+0x1e>
	{
		for(i = 0; i < steps; i++)
		{
			// Number of steps
			drive_phase(current_step_stage);
     c4e:	4d23      	ldr	r5, [pc, #140]	; (cdc <step_motor+0xa4>)
     c50:	4f23      	ldr	r7, [pc, #140]	; (ce0 <step_motor+0xa8>)
			current_step_stage++;
			if(current_step_stage >= NUMBER_STEPS)
			{
				current_step_stage = 0;
     c52:	46a8      	mov	r8, r5
     c54:	e00d      	b.n	c72 <step_motor+0x3a>
			}
		}
	}
	else
	{
		for(i = 0; i > steps; i--)
     c56:	2800      	cmp	r0, #0
     c58:	da29      	bge.n	cae <step_motor+0x76>
		{
			// Number of steps
			drive_phase(current_step_stage);
     c5a:	4d20      	ldr	r5, [pc, #128]	; (cdc <step_motor+0xa4>)
     c5c:	4f20      	ldr	r7, [pc, #128]	; (ce0 <step_motor+0xa8>)
			current_step_stage--;
			if(current_step_stage >= NUMBER_STEPS)
			{
				current_step_stage = 0;
     c5e:	46a8      	mov	r8, r5
     c60:	e01a      	b.n	c98 <step_motor+0x60>
			if(current_step_stage < 0)
     c62:	2b00      	cmp	r3, #0
     c64:	da02      	bge.n	c6c <step_motor+0x34>
				current_step_stage = (NUMBER_STEPS-1);
     c66:	2203      	movs	r2, #3
     c68:	4b1c      	ldr	r3, [pc, #112]	; (cdc <step_motor+0xa4>)
     c6a:	601a      	str	r2, [r3, #0]
		for(i = 0; i < steps; i++)
     c6c:	3401      	adds	r4, #1
     c6e:	42a6      	cmp	r6, r4
     c70:	d01d      	beq.n	cae <step_motor+0x76>
			drive_phase(current_step_stage);
     c72:	7828      	ldrb	r0, [r5, #0]
     c74:	47b8      	blx	r7
			current_step_stage++;
     c76:	682b      	ldr	r3, [r5, #0]
     c78:	3301      	adds	r3, #1
     c7a:	602b      	str	r3, [r5, #0]
			if(current_step_stage >= NUMBER_STEPS)
     c7c:	2b03      	cmp	r3, #3
     c7e:	ddf0      	ble.n	c62 <step_motor+0x2a>
				current_step_stage = 0;
     c80:	2300      	movs	r3, #0
     c82:	4642      	mov	r2, r8
     c84:	6013      	str	r3, [r2, #0]
     c86:	e7f1      	b.n	c6c <step_motor+0x34>
			}
			if(current_step_stage < 0)
     c88:	2b00      	cmp	r3, #0
     c8a:	da02      	bge.n	c92 <step_motor+0x5a>
			{
				current_step_stage = (NUMBER_STEPS-1);
     c8c:	2203      	movs	r2, #3
     c8e:	4b13      	ldr	r3, [pc, #76]	; (cdc <step_motor+0xa4>)
     c90:	601a      	str	r2, [r3, #0]
		for(i = 0; i > steps; i--)
     c92:	3c01      	subs	r4, #1
     c94:	42a6      	cmp	r6, r4
     c96:	d00a      	beq.n	cae <step_motor+0x76>
			drive_phase(current_step_stage);
     c98:	7828      	ldrb	r0, [r5, #0]
     c9a:	47b8      	blx	r7
			current_step_stage--;
     c9c:	682b      	ldr	r3, [r5, #0]
     c9e:	3b01      	subs	r3, #1
     ca0:	602b      	str	r3, [r5, #0]
			if(current_step_stage >= NUMBER_STEPS)
     ca2:	2b03      	cmp	r3, #3
     ca4:	ddf0      	ble.n	c88 <step_motor+0x50>
				current_step_stage = 0;
     ca6:	2300      	movs	r3, #0
     ca8:	4642      	mov	r2, r8
     caa:	6013      	str	r3, [r2, #0]
     cac:	e7f1      	b.n	c92 <step_motor+0x5a>
		for(i = 0; i > steps; i--)
     cae:	2100      	movs	r1, #0
	}

	// Turn off all coils
	for (i = 0; i < NUMBER_COILS; i++)
	{
		ioport_set_pin_level(coil_pins[i], !COIL_ACTIVE_LEVEL);
     cb0:	4d0c      	ldr	r5, [pc, #48]	; (ce4 <step_motor+0xac>)
	return 1U << (pin & 0x1F);
     cb2:	241f      	movs	r4, #31
     cb4:	2001      	movs	r0, #1
     cb6:	594a      	ldr	r2, [r1, r5]
	return pin >> 5;
     cb8:	0953      	lsrs	r3, r2, #5
	return &PORT->Group[port];
     cba:	01db      	lsls	r3, r3, #7
     cbc:	4e0a      	ldr	r6, [pc, #40]	; (ce8 <step_motor+0xb0>)
     cbe:	46b4      	mov	ip, r6
     cc0:	4463      	add	r3, ip
	return 1U << (pin & 0x1F);
     cc2:	4022      	ands	r2, r4
     cc4:	0006      	movs	r6, r0
     cc6:	4096      	lsls	r6, r2
		arch_ioport_pin_to_base(pin)->OUTCLR.reg = arch_ioport_pin_to_mask(pin);
     cc8:	615e      	str	r6, [r3, #20]
     cca:	3104      	adds	r1, #4
	for (i = 0; i < NUMBER_COILS; i++)
     ccc:	2910      	cmp	r1, #16
     cce:	d1f2      	bne.n	cb6 <step_motor+0x7e>
	}
}
     cd0:	bc04      	pop	{r2}
     cd2:	4690      	mov	r8, r2
     cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     cd6:	46c0      	nop			; (mov r8, r8)
     cd8:	200000b0 	.word	0x200000b0
     cdc:	200000b4 	.word	0x200000b4
     ce0:	00000bb5 	.word	0x00000bb5
     ce4:	00003a40 	.word	0x00003a40
     ce8:	41004400 	.word	0x41004400

00000cec <main>:
	float theta = RAD_TO_DEG * acos( this_arg );
	return theta;
}

int main (void)
{
     cec:	b5f0      	push	{r4, r5, r6, r7, lr}
     cee:	46d6      	mov	lr, sl
     cf0:	464f      	mov	r7, r9
     cf2:	4646      	mov	r6, r8
     cf4:	b5c0      	push	{r6, r7, lr}
     cf6:	b088      	sub	sp, #32
	system_init();
     cf8:	4b58      	ldr	r3, [pc, #352]	; (e5c <main+0x170>)
     cfa:	4798      	blx	r3
	delay_init();
     cfc:	4b58      	ldr	r3, [pc, #352]	; (e60 <main+0x174>)
     cfe:	4798      	blx	r3
	/* Sanity check argument */
	Assert(config);

	/* Set default into configuration structure */
	config->prescaler           = RTC_COUNT_PRESCALER_DIV_1024;
	config->mode                = RTC_COUNT_MODE_32BIT;
     d00:	aa04      	add	r2, sp, #16
     d02:	2301      	movs	r3, #1
     d04:	7093      	strb	r3, [r2, #2]
	config->clear_on_match      = false;
     d06:	2300      	movs	r3, #0
     d08:	70d3      	strb	r3, [r2, #3]

#ifdef FEATURE_RTC_CONTINUOUSLY_UPDATED
	config->continuously_update = false;
     d0a:	7113      	strb	r3, [r2, #4]
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->enable_read_sync    = true;
#endif

	for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
		config->compare_values[i] = 0;
     d0c:	6093      	str	r3, [r2, #8]
     d0e:	60d3      	str	r3, [r2, #12]

	// Set up RTC for timing
	struct rtc_count_config rtc_config;
	rtc_count_get_config_defaults(&rtc_config);
	rtc_config.mode = RTC_COUNT_MODE_32BIT;
	rtc_config.prescaler = RTC_COUNT_PRESCALER_DIV_32; // Already 1.024Hz
     d10:	23a0      	movs	r3, #160	; 0xa0
     d12:	00db      	lsls	r3, r3, #3
     d14:	8013      	strh	r3, [r2, #0]

	rtc_count_init(&module, RTC, &rtc_config);
     d16:	4c53      	ldr	r4, [pc, #332]	; (e64 <main+0x178>)
     d18:	4953      	ldr	r1, [pc, #332]	; (e68 <main+0x17c>)
     d1a:	0020      	movs	r0, r4
     d1c:	4b53      	ldr	r3, [pc, #332]	; (e6c <main+0x180>)
     d1e:	4798      	blx	r3
	rtc_count_reset(&module);
     d20:	0020      	movs	r0, r4
     d22:	4b53      	ldr	r3, [pc, #332]	; (e70 <main+0x184>)
     d24:	4798      	blx	r3
	rtc_count_set_count(&module, 0);
     d26:	2100      	movs	r1, #0
     d28:	0020      	movs	r0, r4
     d2a:	4b52      	ldr	r3, [pc, #328]	; (e74 <main+0x188>)
     d2c:	4798      	blx	r3
	rtc_count_enable(&module);
     d2e:	0020      	movs	r0, r4
     d30:	4b51      	ldr	r3, [pc, #324]	; (e78 <main+0x18c>)
     d32:	4798      	blx	r3


	delay_ms(100);
     d34:	2064      	movs	r0, #100	; 0x64
     d36:	4b51      	ldr	r3, [pc, #324]	; (e7c <main+0x190>)
     d38:	4798      	blx	r3
	{
		
		delay_ms(2);
		if(!controlled_movement)
		{
			delay_ms(200);
     d3a:	4b50      	ldr	r3, [pc, #320]	; (e7c <main+0x190>)
     d3c:	4698      	mov	r8, r3
     d3e:	e089      	b.n	e54 <main+0x168>
     d40:	20c8      	movs	r0, #200	; 0xc8
     d42:	47c0      	blx	r8
     d44:	e022      	b.n	d8c <main+0xa0>
		}
		if(ioport_get_pin_level(BUTTON_1_PIN) == IOPORT_PIN_LEVEL_LOW && ioport_get_pin_level(BUTTON_2_PIN) == IOPORT_PIN_LEVEL_HIGH)
		{
			step_motor(200);
     d46:	20c8      	movs	r0, #200	; 0xc8
     d48:	4b4d      	ldr	r3, [pc, #308]	; (e80 <main+0x194>)
     d4a:	4798      	blx	r3
			controlled_movement = false;
     d4c:	2200      	movs	r2, #0
     d4e:	4b4d      	ldr	r3, [pc, #308]	; (e84 <main+0x198>)
     d50:	701a      	strb	r2, [r3, #0]
			delay_ms(200);
     d52:	20c8      	movs	r0, #200	; 0xc8
     d54:	4b49      	ldr	r3, [pc, #292]	; (e7c <main+0x190>)
     d56:	4798      	blx	r3
	}
}

inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->IN.reg & arch_ioport_pin_to_mask(pin);
     d58:	4b4b      	ldr	r3, [pc, #300]	; (e88 <main+0x19c>)
     d5a:	6a1b      	ldr	r3, [r3, #32]
			step_motor(-200);
			controlled_movement = false;
			delay_ms(200);
		}
		
		if(ioport_get_pin_level(BUTTON_1_PIN) == IOPORT_PIN_LEVEL_LOW && ioport_get_pin_level(BUTTON_2_PIN) == IOPORT_PIN_LEVEL_LOW)
     d5c:	025b      	lsls	r3, r3, #9
     d5e:	d403      	bmi.n	d68 <main+0x7c>
     d60:	4b4a      	ldr	r3, [pc, #296]	; (e8c <main+0x1a0>)
     d62:	6a1b      	ldr	r3, [r3, #32]
     d64:	041b      	lsls	r3, r3, #16
     d66:	d52c      	bpl.n	dc2 <main+0xd6>
			delay_ms(1000); // debounce
			start_movement_time = get_current_time_ms();
			controlled_movement = true;
		}

		uint32_t start_time = get_current_time_ms();
     d68:	4c49      	ldr	r4, [pc, #292]	; (e90 <main+0x1a4>)
     d6a:	47a0      	blx	r4
     d6c:	0005      	movs	r5, r0
		delay_ms(10000);
     d6e:	4849      	ldr	r0, [pc, #292]	; (e94 <main+0x1a8>)
     d70:	4b42      	ldr	r3, [pc, #264]	; (e7c <main+0x190>)
     d72:	4798      	blx	r3
		uint32_t delta = get_current_time_ms() - start_time;
     d74:	47a0      	blx	r4
     d76:	1b40      	subs	r0, r0, r5
		volatile int a = delta;
     d78:	9003      	str	r0, [sp, #12]

		if(controlled_movement)
     d7a:	4b42      	ldr	r3, [pc, #264]	; (e84 <main+0x198>)
     d7c:	781b      	ldrb	r3, [r3, #0]
     d7e:	2b00      	cmp	r3, #0
     d80:	d12b      	bne.n	dda <main+0xee>
		delay_ms(2);
     d82:	2002      	movs	r0, #2
     d84:	47b8      	blx	r7
		if(!controlled_movement)
     d86:	7833      	ldrb	r3, [r6, #0]
     d88:	2b00      	cmp	r3, #0
     d8a:	d0d9      	beq.n	d40 <main+0x54>
     d8c:	4b3e      	ldr	r3, [pc, #248]	; (e88 <main+0x19c>)
     d8e:	6a1b      	ldr	r3, [r3, #32]
		if(ioport_get_pin_level(BUTTON_1_PIN) == IOPORT_PIN_LEVEL_LOW && ioport_get_pin_level(BUTTON_2_PIN) == IOPORT_PIN_LEVEL_HIGH)
     d90:	025b      	lsls	r3, r3, #9
     d92:	d403      	bmi.n	d9c <main+0xb0>
     d94:	4b3d      	ldr	r3, [pc, #244]	; (e8c <main+0x1a0>)
     d96:	6a1b      	ldr	r3, [r3, #32]
     d98:	041b      	lsls	r3, r3, #16
     d9a:	d4d4      	bmi.n	d46 <main+0x5a>
     d9c:	4b3b      	ldr	r3, [pc, #236]	; (e8c <main+0x1a0>)
     d9e:	6a1b      	ldr	r3, [r3, #32]
		else if(ioport_get_pin_level(BUTTON_2_PIN) == IOPORT_PIN_LEVEL_LOW && ioport_get_pin_level(BUTTON_1_PIN) == IOPORT_PIN_LEVEL_HIGH)
     da0:	041b      	lsls	r3, r3, #16
     da2:	d4d9      	bmi.n	d58 <main+0x6c>
     da4:	4b38      	ldr	r3, [pc, #224]	; (e88 <main+0x19c>)
     da6:	6a1b      	ldr	r3, [r3, #32]
     da8:	025b      	lsls	r3, r3, #9
     daa:	d5d5      	bpl.n	d58 <main+0x6c>
			step_motor(-200);
     dac:	20c8      	movs	r0, #200	; 0xc8
     dae:	4240      	negs	r0, r0
     db0:	4b33      	ldr	r3, [pc, #204]	; (e80 <main+0x194>)
     db2:	4798      	blx	r3
			controlled_movement = false;
     db4:	2200      	movs	r2, #0
     db6:	4b33      	ldr	r3, [pc, #204]	; (e84 <main+0x198>)
     db8:	701a      	strb	r2, [r3, #0]
			delay_ms(200);
     dba:	20c8      	movs	r0, #200	; 0xc8
     dbc:	4b2f      	ldr	r3, [pc, #188]	; (e7c <main+0x190>)
     dbe:	4798      	blx	r3
     dc0:	e7ca      	b.n	d58 <main+0x6c>
			delay_ms(1000); // debounce
     dc2:	20fa      	movs	r0, #250	; 0xfa
     dc4:	0080      	lsls	r0, r0, #2
     dc6:	4b2d      	ldr	r3, [pc, #180]	; (e7c <main+0x190>)
     dc8:	4798      	blx	r3
			start_movement_time = get_current_time_ms();
     dca:	4b31      	ldr	r3, [pc, #196]	; (e90 <main+0x1a4>)
     dcc:	4798      	blx	r3
     dce:	4b32      	ldr	r3, [pc, #200]	; (e98 <main+0x1ac>)
     dd0:	6018      	str	r0, [r3, #0]
			controlled_movement = true;
     dd2:	2201      	movs	r2, #1
     dd4:	4b2b      	ldr	r3, [pc, #172]	; (e84 <main+0x198>)
     dd6:	701a      	strb	r2, [r3, #0]
     dd8:	e7c6      	b.n	d68 <main+0x7c>
		{
			uint32_t time_into_control_ms = get_current_time_ms() - start_movement_time;
     dda:	4b2d      	ldr	r3, [pc, #180]	; (e90 <main+0x1a4>)
     ddc:	4798      	blx	r3
     dde:	4b2e      	ldr	r3, [pc, #184]	; (e98 <main+0x1ac>)
     de0:	681b      	ldr	r3, [r3, #0]
     de2:	1ac0      	subs	r0, r0, r3
			float time_into_control_s = (time_into_control_ms * 0.001);
     de4:	4b2d      	ldr	r3, [pc, #180]	; (e9c <main+0x1b0>)
     de6:	4798      	blx	r3
     de8:	4d2d      	ldr	r5, [pc, #180]	; (ea0 <main+0x1b4>)
     dea:	4a2e      	ldr	r2, [pc, #184]	; (ea4 <main+0x1b8>)
     dec:	4b2e      	ldr	r3, [pc, #184]	; (ea8 <main+0x1bc>)
     dee:	47a8      	blx	r5
     df0:	4c2e      	ldr	r4, [pc, #184]	; (eac <main+0x1c0>)
     df2:	47a0      	blx	r4
			float desired_angle_deg = time_into_control_s * DEG_PER_SECOND;
     df4:	4e2e      	ldr	r6, [pc, #184]	; (eb0 <main+0x1c4>)
     df6:	47b0      	blx	r6
     df8:	4a2e      	ldr	r2, [pc, #184]	; (eb4 <main+0x1c8>)
     dfa:	4b2f      	ldr	r3, [pc, #188]	; (eb8 <main+0x1cc>)
     dfc:	47a8      	blx	r5
     dfe:	47a0      	blx	r4
     e00:	9001      	str	r0, [sp, #4]
	float position_mm = MM_PER_STEP * current_step;
     e02:	4b2e      	ldr	r3, [pc, #184]	; (ebc <main+0x1d0>)
     e04:	6818      	ldr	r0, [r3, #0]
     e06:	4b2e      	ldr	r3, [pc, #184]	; (ec0 <main+0x1d4>)
     e08:	4798      	blx	r3
     e0a:	4a2e      	ldr	r2, [pc, #184]	; (ec4 <main+0x1d8>)
     e0c:	4b2e      	ldr	r3, [pc, #184]	; (ec8 <main+0x1dc>)
     e0e:	47a8      	blx	r5
     e10:	47a0      	blx	r4
	float this_arg = 1.0 - ((position_mm * position_mm)/(2.0 * L_MM * L_MM));
     e12:	4b2e      	ldr	r3, [pc, #184]	; (ecc <main+0x1e0>)
     e14:	4699      	mov	r9, r3
     e16:	1c01      	adds	r1, r0, #0
     e18:	4798      	blx	r3
     e1a:	47b0      	blx	r6
     e1c:	2200      	movs	r2, #0
     e1e:	4b2c      	ldr	r3, [pc, #176]	; (ed0 <main+0x1e4>)
     e20:	4f2c      	ldr	r7, [pc, #176]	; (ed4 <main+0x1e8>)
     e22:	47b8      	blx	r7
     e24:	0002      	movs	r2, r0
     e26:	000b      	movs	r3, r1
     e28:	2000      	movs	r0, #0
     e2a:	492b      	ldr	r1, [pc, #172]	; (ed8 <main+0x1ec>)
     e2c:	4f2b      	ldr	r7, [pc, #172]	; (edc <main+0x1f0>)
     e2e:	47b8      	blx	r7
     e30:	47a0      	blx	r4
	float theta = RAD_TO_DEG * acos( this_arg );
     e32:	47b0      	blx	r6
     e34:	4b2a      	ldr	r3, [pc, #168]	; (ee0 <main+0x1f4>)
     e36:	4798      	blx	r3
     e38:	4a2a      	ldr	r2, [pc, #168]	; (ee4 <main+0x1f8>)
     e3a:	4b2b      	ldr	r3, [pc, #172]	; (ee8 <main+0x1fc>)
     e3c:	47a8      	blx	r5
     e3e:	47a0      	blx	r4
     e40:	1c01      	adds	r1, r0, #0

			// Simple PD controller
			float current_angle_deg = calculate_current_angle_deg();
			int32_t steps_to_move = (int32_t) -50.0 * (desired_angle_deg - current_angle_deg); // move out
     e42:	9801      	ldr	r0, [sp, #4]
     e44:	4b29      	ldr	r3, [pc, #164]	; (eec <main+0x200>)
     e46:	4798      	blx	r3
     e48:	4929      	ldr	r1, [pc, #164]	; (ef0 <main+0x204>)
     e4a:	47c8      	blx	r9
     e4c:	4b29      	ldr	r3, [pc, #164]	; (ef4 <main+0x208>)
     e4e:	4798      	blx	r3
			step_motor(steps_to_move);
     e50:	4b0b      	ldr	r3, [pc, #44]	; (e80 <main+0x194>)
     e52:	4798      	blx	r3
		delay_ms(2);
     e54:	4f09      	ldr	r7, [pc, #36]	; (e7c <main+0x190>)
		if(!controlled_movement)
     e56:	4e0b      	ldr	r6, [pc, #44]	; (e84 <main+0x198>)
     e58:	e793      	b.n	d82 <main+0x96>
     e5a:	46c0      	nop			; (mov r8, r8)
     e5c:	00000a89 	.word	0x00000a89
     e60:	00000115 	.word	0x00000115
     e64:	200000b8 	.word	0x200000b8
     e68:	40001400 	.word	0x40001400
     e6c:	000004ed 	.word	0x000004ed
     e70:	000003d9 	.word	0x000003d9
     e74:	00000401 	.word	0x00000401
     e78:	00000395 	.word	0x00000395
     e7c:	00000181 	.word	0x00000181
     e80:	00000c39 	.word	0x00000c39
     e84:	200000ac 	.word	0x200000ac
     e88:	41004480 	.word	0x41004480
     e8c:	41004400 	.word	0x41004400
     e90:	00000b9d 	.word	0x00000b9d
     e94:	00002710 	.word	0x00002710
     e98:	200000c0 	.word	0x200000c0
     e9c:	00003741 	.word	0x00003741
     ea0:	00002b51 	.word	0x00002b51
     ea4:	d2f1a9fc 	.word	0xd2f1a9fc
     ea8:	3f50624d 	.word	0x3f50624d
     eac:	00003855 	.word	0x00003855
     eb0:	000037b1 	.word	0x000037b1
     eb4:	2bc4a9e9 	.word	0x2bc4a9e9
     eb8:	3f7110ff 	.word	0x3f7110ff
     ebc:	200000b0 	.word	0x200000b0
     ec0:	000036bd 	.word	0x000036bd
     ec4:	c7337c05 	.word	0xc7337c05
     ec8:	3f39ba1f 	.word	0x3f39ba1f
     ecc:	00001711 	.word	0x00001711
     ed0:	40cef100 	.word	0x40cef100
     ed4:	000022e9 	.word	0x000022e9
     ed8:	3ff00000 	.word	0x3ff00000
     edc:	00003051 	.word	0x00003051
     ee0:	00000ef9 	.word	0x00000ef9
     ee4:	c63f1412 	.word	0xc63f1412
     ee8:	404ca5dc 	.word	0x404ca5dc
     eec:	00001951 	.word	0x00001951
     ef0:	c2480000 	.word	0xc2480000
     ef4:	00001c89 	.word	0x00001c89

00000ef8 <acos>:
     ef8:	b5f0      	push	{r4, r5, r6, r7, lr}
     efa:	4647      	mov	r7, r8
     efc:	46ce      	mov	lr, r9
     efe:	b580      	push	{r7, lr}
     f00:	b08d      	sub	sp, #52	; 0x34
     f02:	0004      	movs	r4, r0
     f04:	000d      	movs	r5, r1
     f06:	f000 f857 	bl	fb8 <__ieee754_acos>
     f0a:	4b27      	ldr	r3, [pc, #156]	; (fa8 <acos+0xb0>)
     f0c:	0006      	movs	r6, r0
     f0e:	4698      	mov	r8, r3
     f10:	781b      	ldrb	r3, [r3, #0]
     f12:	000f      	movs	r7, r1
     f14:	b25b      	sxtb	r3, r3
     f16:	3301      	adds	r3, #1
     f18:	d031      	beq.n	f7e <acos+0x86>
     f1a:	0022      	movs	r2, r4
     f1c:	002b      	movs	r3, r5
     f1e:	0020      	movs	r0, r4
     f20:	0029      	movs	r1, r5
     f22:	f002 fbab 	bl	367c <__aeabi_dcmpun>
     f26:	4681      	mov	r9, r0
     f28:	2800      	cmp	r0, #0
     f2a:	d128      	bne.n	f7e <acos+0x86>
     f2c:	0020      	movs	r0, r4
     f2e:	0029      	movs	r1, r5
     f30:	f000 fb18 	bl	1564 <fabs>
     f34:	2200      	movs	r2, #0
     f36:	4b1d      	ldr	r3, [pc, #116]	; (fac <acos+0xb4>)
     f38:	f000 fbd6 	bl	16e8 <__aeabi_dcmpgt>
     f3c:	2800      	cmp	r0, #0
     f3e:	d01e      	beq.n	f7e <acos+0x86>
     f40:	2301      	movs	r3, #1
     f42:	9302      	str	r3, [sp, #8]
     f44:	4b1a      	ldr	r3, [pc, #104]	; (fb0 <acos+0xb8>)
     f46:	481b      	ldr	r0, [pc, #108]	; (fb4 <acos+0xbc>)
     f48:	9303      	str	r3, [sp, #12]
     f4a:	464b      	mov	r3, r9
     f4c:	9406      	str	r4, [sp, #24]
     f4e:	9507      	str	r5, [sp, #28]
     f50:	930a      	str	r3, [sp, #40]	; 0x28
     f52:	9404      	str	r4, [sp, #16]
     f54:	9505      	str	r5, [sp, #20]
     f56:	f000 fb0b 	bl	1570 <nan>
     f5a:	4643      	mov	r3, r8
     f5c:	781b      	ldrb	r3, [r3, #0]
     f5e:	9008      	str	r0, [sp, #32]
     f60:	9109      	str	r1, [sp, #36]	; 0x24
     f62:	b25b      	sxtb	r3, r3
     f64:	2b02      	cmp	r3, #2
     f66:	d011      	beq.n	f8c <acos+0x94>
     f68:	a802      	add	r0, sp, #8
     f6a:	f000 faff 	bl	156c <matherr>
     f6e:	2800      	cmp	r0, #0
     f70:	d00c      	beq.n	f8c <acos+0x94>
     f72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     f74:	9301      	str	r3, [sp, #4]
     f76:	2b00      	cmp	r3, #0
     f78:	d110      	bne.n	f9c <acos+0xa4>
     f7a:	9e08      	ldr	r6, [sp, #32]
     f7c:	9f09      	ldr	r7, [sp, #36]	; 0x24
     f7e:	0030      	movs	r0, r6
     f80:	0039      	movs	r1, r7
     f82:	b00d      	add	sp, #52	; 0x34
     f84:	bc0c      	pop	{r2, r3}
     f86:	4690      	mov	r8, r2
     f88:	4699      	mov	r9, r3
     f8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     f8c:	f002 fd0a 	bl	39a4 <__errno>
     f90:	2321      	movs	r3, #33	; 0x21
     f92:	6003      	str	r3, [r0, #0]
     f94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     f96:	9301      	str	r3, [sp, #4]
     f98:	2b00      	cmp	r3, #0
     f9a:	d0ee      	beq.n	f7a <acos+0x82>
     f9c:	f002 fd02 	bl	39a4 <__errno>
     fa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     fa2:	9301      	str	r3, [sp, #4]
     fa4:	6003      	str	r3, [r0, #0]
     fa6:	e7e8      	b.n	f7a <acos+0x82>
     fa8:	20000009 	.word	0x20000009
     fac:	3ff00000 	.word	0x3ff00000
     fb0:	00003a50 	.word	0x00003a50
     fb4:	00003a54 	.word	0x00003a54

00000fb8 <__ieee754_acos>:
     fb8:	b5f0      	push	{r4, r5, r6, r7, lr}
     fba:	4adb      	ldr	r2, [pc, #876]	; (1328 <__ieee754_acos+0x370>)
     fbc:	004b      	lsls	r3, r1, #1
     fbe:	b085      	sub	sp, #20
     fc0:	0007      	movs	r7, r0
     fc2:	000e      	movs	r6, r1
     fc4:	085b      	lsrs	r3, r3, #1
     fc6:	4293      	cmp	r3, r2
     fc8:	dd0c      	ble.n	fe4 <__ieee754_acos+0x2c>
     fca:	4ad8      	ldr	r2, [pc, #864]	; (132c <__ieee754_acos+0x374>)
     fcc:	4694      	mov	ip, r2
     fce:	4463      	add	r3, ip
     fd0:	4303      	orrs	r3, r0
     fd2:	d000      	beq.n	fd6 <__ieee754_acos+0x1e>
     fd4:	e0ac      	b.n	1130 <__ieee754_acos+0x178>
     fd6:	2900      	cmp	r1, #0
     fd8:	dc00      	bgt.n	fdc <__ieee754_acos+0x24>
     fda:	e125      	b.n	1228 <__ieee754_acos+0x270>
     fdc:	2000      	movs	r0, #0
     fde:	2100      	movs	r1, #0
     fe0:	b005      	add	sp, #20
     fe2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     fe4:	4ad2      	ldr	r2, [pc, #840]	; (1330 <__ieee754_acos+0x378>)
     fe6:	4293      	cmp	r3, r2
     fe8:	dc00      	bgt.n	fec <__ieee754_acos+0x34>
     fea:	e09b      	b.n	1124 <__ieee754_acos+0x16c>
     fec:	2900      	cmp	r1, #0
     fee:	da00      	bge.n	ff2 <__ieee754_acos+0x3a>
     ff0:	e11d      	b.n	122e <__ieee754_acos+0x276>
     ff2:	0002      	movs	r2, r0
     ff4:	000b      	movs	r3, r1
     ff6:	2000      	movs	r0, #0
     ff8:	49ce      	ldr	r1, [pc, #824]	; (1334 <__ieee754_acos+0x37c>)
     ffa:	f002 f829 	bl	3050 <__aeabi_dsub>
     ffe:	2200      	movs	r2, #0
    1000:	4bcd      	ldr	r3, [pc, #820]	; (1338 <__ieee754_acos+0x380>)
    1002:	f001 fda5 	bl	2b50 <__aeabi_dmul>
    1006:	0004      	movs	r4, r0
    1008:	000d      	movs	r5, r1
    100a:	f000 f9cb 	bl	13a4 <__ieee754_sqrt>
    100e:	4acb      	ldr	r2, [pc, #812]	; (133c <__ieee754_acos+0x384>)
    1010:	000f      	movs	r7, r1
    1012:	9000      	str	r0, [sp, #0]
    1014:	9101      	str	r1, [sp, #4]
    1016:	4bca      	ldr	r3, [pc, #808]	; (1340 <__ieee754_acos+0x388>)
    1018:	0020      	movs	r0, r4
    101a:	0029      	movs	r1, r5
    101c:	f001 fd98 	bl	2b50 <__aeabi_dmul>
    1020:	4ac8      	ldr	r2, [pc, #800]	; (1344 <__ieee754_acos+0x38c>)
    1022:	4bc9      	ldr	r3, [pc, #804]	; (1348 <__ieee754_acos+0x390>)
    1024:	f000 fe50 	bl	1cc8 <__aeabi_dadd>
    1028:	0022      	movs	r2, r4
    102a:	002b      	movs	r3, r5
    102c:	f001 fd90 	bl	2b50 <__aeabi_dmul>
    1030:	4ac6      	ldr	r2, [pc, #792]	; (134c <__ieee754_acos+0x394>)
    1032:	4bc7      	ldr	r3, [pc, #796]	; (1350 <__ieee754_acos+0x398>)
    1034:	f002 f80c 	bl	3050 <__aeabi_dsub>
    1038:	0022      	movs	r2, r4
    103a:	002b      	movs	r3, r5
    103c:	f001 fd88 	bl	2b50 <__aeabi_dmul>
    1040:	4ac4      	ldr	r2, [pc, #784]	; (1354 <__ieee754_acos+0x39c>)
    1042:	4bc5      	ldr	r3, [pc, #788]	; (1358 <__ieee754_acos+0x3a0>)
    1044:	f000 fe40 	bl	1cc8 <__aeabi_dadd>
    1048:	0022      	movs	r2, r4
    104a:	002b      	movs	r3, r5
    104c:	f001 fd80 	bl	2b50 <__aeabi_dmul>
    1050:	4ac2      	ldr	r2, [pc, #776]	; (135c <__ieee754_acos+0x3a4>)
    1052:	4bc3      	ldr	r3, [pc, #780]	; (1360 <__ieee754_acos+0x3a8>)
    1054:	f001 fffc 	bl	3050 <__aeabi_dsub>
    1058:	0022      	movs	r2, r4
    105a:	002b      	movs	r3, r5
    105c:	f001 fd78 	bl	2b50 <__aeabi_dmul>
    1060:	4ac0      	ldr	r2, [pc, #768]	; (1364 <__ieee754_acos+0x3ac>)
    1062:	4bc1      	ldr	r3, [pc, #772]	; (1368 <__ieee754_acos+0x3b0>)
    1064:	f000 fe30 	bl	1cc8 <__aeabi_dadd>
    1068:	0022      	movs	r2, r4
    106a:	002b      	movs	r3, r5
    106c:	f001 fd70 	bl	2b50 <__aeabi_dmul>
    1070:	4abe      	ldr	r2, [pc, #760]	; (136c <__ieee754_acos+0x3b4>)
    1072:	9002      	str	r0, [sp, #8]
    1074:	9103      	str	r1, [sp, #12]
    1076:	4bbe      	ldr	r3, [pc, #760]	; (1370 <__ieee754_acos+0x3b8>)
    1078:	0020      	movs	r0, r4
    107a:	0029      	movs	r1, r5
    107c:	f001 fd68 	bl	2b50 <__aeabi_dmul>
    1080:	4abc      	ldr	r2, [pc, #752]	; (1374 <__ieee754_acos+0x3bc>)
    1082:	4bbd      	ldr	r3, [pc, #756]	; (1378 <__ieee754_acos+0x3c0>)
    1084:	f001 ffe4 	bl	3050 <__aeabi_dsub>
    1088:	0022      	movs	r2, r4
    108a:	002b      	movs	r3, r5
    108c:	f001 fd60 	bl	2b50 <__aeabi_dmul>
    1090:	4aba      	ldr	r2, [pc, #744]	; (137c <__ieee754_acos+0x3c4>)
    1092:	4bbb      	ldr	r3, [pc, #748]	; (1380 <__ieee754_acos+0x3c8>)
    1094:	f000 fe18 	bl	1cc8 <__aeabi_dadd>
    1098:	0022      	movs	r2, r4
    109a:	002b      	movs	r3, r5
    109c:	f001 fd58 	bl	2b50 <__aeabi_dmul>
    10a0:	4ab8      	ldr	r2, [pc, #736]	; (1384 <__ieee754_acos+0x3cc>)
    10a2:	4bb9      	ldr	r3, [pc, #740]	; (1388 <__ieee754_acos+0x3d0>)
    10a4:	f001 ffd4 	bl	3050 <__aeabi_dsub>
    10a8:	0022      	movs	r2, r4
    10aa:	002b      	movs	r3, r5
    10ac:	f001 fd50 	bl	2b50 <__aeabi_dmul>
    10b0:	2200      	movs	r2, #0
    10b2:	4ba0      	ldr	r3, [pc, #640]	; (1334 <__ieee754_acos+0x37c>)
    10b4:	f000 fe08 	bl	1cc8 <__aeabi_dadd>
    10b8:	0002      	movs	r2, r0
    10ba:	000b      	movs	r3, r1
    10bc:	9802      	ldr	r0, [sp, #8]
    10be:	9903      	ldr	r1, [sp, #12]
    10c0:	f001 f912 	bl	22e8 <__aeabi_ddiv>
    10c4:	9a00      	ldr	r2, [sp, #0]
    10c6:	9b01      	ldr	r3, [sp, #4]
    10c8:	f001 fd42 	bl	2b50 <__aeabi_dmul>
    10cc:	2600      	movs	r6, #0
    10ce:	9002      	str	r0, [sp, #8]
    10d0:	9103      	str	r1, [sp, #12]
    10d2:	0032      	movs	r2, r6
    10d4:	003b      	movs	r3, r7
    10d6:	0030      	movs	r0, r6
    10d8:	0039      	movs	r1, r7
    10da:	f001 fd39 	bl	2b50 <__aeabi_dmul>
    10de:	0002      	movs	r2, r0
    10e0:	000b      	movs	r3, r1
    10e2:	0020      	movs	r0, r4
    10e4:	0029      	movs	r1, r5
    10e6:	f001 ffb3 	bl	3050 <__aeabi_dsub>
    10ea:	0032      	movs	r2, r6
    10ec:	0004      	movs	r4, r0
    10ee:	000d      	movs	r5, r1
    10f0:	9800      	ldr	r0, [sp, #0]
    10f2:	9901      	ldr	r1, [sp, #4]
    10f4:	003b      	movs	r3, r7
    10f6:	f000 fde7 	bl	1cc8 <__aeabi_dadd>
    10fa:	0002      	movs	r2, r0
    10fc:	000b      	movs	r3, r1
    10fe:	0020      	movs	r0, r4
    1100:	0029      	movs	r1, r5
    1102:	f001 f8f1 	bl	22e8 <__aeabi_ddiv>
    1106:	0002      	movs	r2, r0
    1108:	000b      	movs	r3, r1
    110a:	9802      	ldr	r0, [sp, #8]
    110c:	9903      	ldr	r1, [sp, #12]
    110e:	f000 fddb 	bl	1cc8 <__aeabi_dadd>
    1112:	0032      	movs	r2, r6
    1114:	003b      	movs	r3, r7
    1116:	f000 fdd7 	bl	1cc8 <__aeabi_dadd>
    111a:	0002      	movs	r2, r0
    111c:	000b      	movs	r3, r1
    111e:	f000 fdd3 	bl	1cc8 <__aeabi_dadd>
    1122:	e75d      	b.n	fe0 <__ieee754_acos+0x28>
    1124:	4a99      	ldr	r2, [pc, #612]	; (138c <__ieee754_acos+0x3d4>)
    1126:	4293      	cmp	r3, r2
    1128:	dc0b      	bgt.n	1142 <__ieee754_acos+0x18a>
    112a:	4899      	ldr	r0, [pc, #612]	; (1390 <__ieee754_acos+0x3d8>)
    112c:	4999      	ldr	r1, [pc, #612]	; (1394 <__ieee754_acos+0x3dc>)
    112e:	e757      	b.n	fe0 <__ieee754_acos+0x28>
    1130:	0002      	movs	r2, r0
    1132:	000b      	movs	r3, r1
    1134:	f001 ff8c 	bl	3050 <__aeabi_dsub>
    1138:	0002      	movs	r2, r0
    113a:	000b      	movs	r3, r1
    113c:	f001 f8d4 	bl	22e8 <__aeabi_ddiv>
    1140:	e74e      	b.n	fe0 <__ieee754_acos+0x28>
    1142:	0002      	movs	r2, r0
    1144:	000b      	movs	r3, r1
    1146:	f001 fd03 	bl	2b50 <__aeabi_dmul>
    114a:	0004      	movs	r4, r0
    114c:	000d      	movs	r5, r1
    114e:	4a7b      	ldr	r2, [pc, #492]	; (133c <__ieee754_acos+0x384>)
    1150:	4b7b      	ldr	r3, [pc, #492]	; (1340 <__ieee754_acos+0x388>)
    1152:	f001 fcfd 	bl	2b50 <__aeabi_dmul>
    1156:	4a7b      	ldr	r2, [pc, #492]	; (1344 <__ieee754_acos+0x38c>)
    1158:	4b7b      	ldr	r3, [pc, #492]	; (1348 <__ieee754_acos+0x390>)
    115a:	f000 fdb5 	bl	1cc8 <__aeabi_dadd>
    115e:	0022      	movs	r2, r4
    1160:	002b      	movs	r3, r5
    1162:	f001 fcf5 	bl	2b50 <__aeabi_dmul>
    1166:	4a79      	ldr	r2, [pc, #484]	; (134c <__ieee754_acos+0x394>)
    1168:	4b79      	ldr	r3, [pc, #484]	; (1350 <__ieee754_acos+0x398>)
    116a:	f001 ff71 	bl	3050 <__aeabi_dsub>
    116e:	0022      	movs	r2, r4
    1170:	002b      	movs	r3, r5
    1172:	f001 fced 	bl	2b50 <__aeabi_dmul>
    1176:	4a77      	ldr	r2, [pc, #476]	; (1354 <__ieee754_acos+0x39c>)
    1178:	4b77      	ldr	r3, [pc, #476]	; (1358 <__ieee754_acos+0x3a0>)
    117a:	f000 fda5 	bl	1cc8 <__aeabi_dadd>
    117e:	0022      	movs	r2, r4
    1180:	002b      	movs	r3, r5
    1182:	f001 fce5 	bl	2b50 <__aeabi_dmul>
    1186:	4a75      	ldr	r2, [pc, #468]	; (135c <__ieee754_acos+0x3a4>)
    1188:	4b75      	ldr	r3, [pc, #468]	; (1360 <__ieee754_acos+0x3a8>)
    118a:	f001 ff61 	bl	3050 <__aeabi_dsub>
    118e:	0022      	movs	r2, r4
    1190:	002b      	movs	r3, r5
    1192:	f001 fcdd 	bl	2b50 <__aeabi_dmul>
    1196:	4a73      	ldr	r2, [pc, #460]	; (1364 <__ieee754_acos+0x3ac>)
    1198:	4b73      	ldr	r3, [pc, #460]	; (1368 <__ieee754_acos+0x3b0>)
    119a:	f000 fd95 	bl	1cc8 <__aeabi_dadd>
    119e:	0022      	movs	r2, r4
    11a0:	002b      	movs	r3, r5
    11a2:	f001 fcd5 	bl	2b50 <__aeabi_dmul>
    11a6:	4a71      	ldr	r2, [pc, #452]	; (136c <__ieee754_acos+0x3b4>)
    11a8:	9000      	str	r0, [sp, #0]
    11aa:	9101      	str	r1, [sp, #4]
    11ac:	4b70      	ldr	r3, [pc, #448]	; (1370 <__ieee754_acos+0x3b8>)
    11ae:	0020      	movs	r0, r4
    11b0:	0029      	movs	r1, r5
    11b2:	f001 fccd 	bl	2b50 <__aeabi_dmul>
    11b6:	4a6f      	ldr	r2, [pc, #444]	; (1374 <__ieee754_acos+0x3bc>)
    11b8:	4b6f      	ldr	r3, [pc, #444]	; (1378 <__ieee754_acos+0x3c0>)
    11ba:	f001 ff49 	bl	3050 <__aeabi_dsub>
    11be:	0022      	movs	r2, r4
    11c0:	002b      	movs	r3, r5
    11c2:	f001 fcc5 	bl	2b50 <__aeabi_dmul>
    11c6:	4a6d      	ldr	r2, [pc, #436]	; (137c <__ieee754_acos+0x3c4>)
    11c8:	4b6d      	ldr	r3, [pc, #436]	; (1380 <__ieee754_acos+0x3c8>)
    11ca:	f000 fd7d 	bl	1cc8 <__aeabi_dadd>
    11ce:	0022      	movs	r2, r4
    11d0:	002b      	movs	r3, r5
    11d2:	f001 fcbd 	bl	2b50 <__aeabi_dmul>
    11d6:	4a6b      	ldr	r2, [pc, #428]	; (1384 <__ieee754_acos+0x3cc>)
    11d8:	4b6b      	ldr	r3, [pc, #428]	; (1388 <__ieee754_acos+0x3d0>)
    11da:	f001 ff39 	bl	3050 <__aeabi_dsub>
    11de:	0022      	movs	r2, r4
    11e0:	002b      	movs	r3, r5
    11e2:	f001 fcb5 	bl	2b50 <__aeabi_dmul>
    11e6:	2200      	movs	r2, #0
    11e8:	4b52      	ldr	r3, [pc, #328]	; (1334 <__ieee754_acos+0x37c>)
    11ea:	f000 fd6d 	bl	1cc8 <__aeabi_dadd>
    11ee:	0002      	movs	r2, r0
    11f0:	000b      	movs	r3, r1
    11f2:	9800      	ldr	r0, [sp, #0]
    11f4:	9901      	ldr	r1, [sp, #4]
    11f6:	f001 f877 	bl	22e8 <__aeabi_ddiv>
    11fa:	003a      	movs	r2, r7
    11fc:	0033      	movs	r3, r6
    11fe:	f001 fca7 	bl	2b50 <__aeabi_dmul>
    1202:	0002      	movs	r2, r0
    1204:	000b      	movs	r3, r1
    1206:	4864      	ldr	r0, [pc, #400]	; (1398 <__ieee754_acos+0x3e0>)
    1208:	4964      	ldr	r1, [pc, #400]	; (139c <__ieee754_acos+0x3e4>)
    120a:	f001 ff21 	bl	3050 <__aeabi_dsub>
    120e:	0002      	movs	r2, r0
    1210:	000b      	movs	r3, r1
    1212:	0038      	movs	r0, r7
    1214:	0031      	movs	r1, r6
    1216:	f001 ff1b 	bl	3050 <__aeabi_dsub>
    121a:	0002      	movs	r2, r0
    121c:	000b      	movs	r3, r1
    121e:	485c      	ldr	r0, [pc, #368]	; (1390 <__ieee754_acos+0x3d8>)
    1220:	495c      	ldr	r1, [pc, #368]	; (1394 <__ieee754_acos+0x3dc>)
    1222:	f001 ff15 	bl	3050 <__aeabi_dsub>
    1226:	e6db      	b.n	fe0 <__ieee754_acos+0x28>
    1228:	4859      	ldr	r0, [pc, #356]	; (1390 <__ieee754_acos+0x3d8>)
    122a:	495d      	ldr	r1, [pc, #372]	; (13a0 <__ieee754_acos+0x3e8>)
    122c:	e6d8      	b.n	fe0 <__ieee754_acos+0x28>
    122e:	2200      	movs	r2, #0
    1230:	4b40      	ldr	r3, [pc, #256]	; (1334 <__ieee754_acos+0x37c>)
    1232:	f000 fd49 	bl	1cc8 <__aeabi_dadd>
    1236:	2200      	movs	r2, #0
    1238:	4b3f      	ldr	r3, [pc, #252]	; (1338 <__ieee754_acos+0x380>)
    123a:	f001 fc89 	bl	2b50 <__aeabi_dmul>
    123e:	0004      	movs	r4, r0
    1240:	000d      	movs	r5, r1
    1242:	4a3e      	ldr	r2, [pc, #248]	; (133c <__ieee754_acos+0x384>)
    1244:	4b3e      	ldr	r3, [pc, #248]	; (1340 <__ieee754_acos+0x388>)
    1246:	f001 fc83 	bl	2b50 <__aeabi_dmul>
    124a:	4a3e      	ldr	r2, [pc, #248]	; (1344 <__ieee754_acos+0x38c>)
    124c:	4b3e      	ldr	r3, [pc, #248]	; (1348 <__ieee754_acos+0x390>)
    124e:	f000 fd3b 	bl	1cc8 <__aeabi_dadd>
    1252:	0022      	movs	r2, r4
    1254:	002b      	movs	r3, r5
    1256:	f001 fc7b 	bl	2b50 <__aeabi_dmul>
    125a:	4a3c      	ldr	r2, [pc, #240]	; (134c <__ieee754_acos+0x394>)
    125c:	4b3c      	ldr	r3, [pc, #240]	; (1350 <__ieee754_acos+0x398>)
    125e:	f001 fef7 	bl	3050 <__aeabi_dsub>
    1262:	0022      	movs	r2, r4
    1264:	002b      	movs	r3, r5
    1266:	f001 fc73 	bl	2b50 <__aeabi_dmul>
    126a:	4a3a      	ldr	r2, [pc, #232]	; (1354 <__ieee754_acos+0x39c>)
    126c:	4b3a      	ldr	r3, [pc, #232]	; (1358 <__ieee754_acos+0x3a0>)
    126e:	f000 fd2b 	bl	1cc8 <__aeabi_dadd>
    1272:	0022      	movs	r2, r4
    1274:	002b      	movs	r3, r5
    1276:	f001 fc6b 	bl	2b50 <__aeabi_dmul>
    127a:	4a38      	ldr	r2, [pc, #224]	; (135c <__ieee754_acos+0x3a4>)
    127c:	4b38      	ldr	r3, [pc, #224]	; (1360 <__ieee754_acos+0x3a8>)
    127e:	f001 fee7 	bl	3050 <__aeabi_dsub>
    1282:	0022      	movs	r2, r4
    1284:	002b      	movs	r3, r5
    1286:	f001 fc63 	bl	2b50 <__aeabi_dmul>
    128a:	4a36      	ldr	r2, [pc, #216]	; (1364 <__ieee754_acos+0x3ac>)
    128c:	4b36      	ldr	r3, [pc, #216]	; (1368 <__ieee754_acos+0x3b0>)
    128e:	f000 fd1b 	bl	1cc8 <__aeabi_dadd>
    1292:	0022      	movs	r2, r4
    1294:	002b      	movs	r3, r5
    1296:	f001 fc5b 	bl	2b50 <__aeabi_dmul>
    129a:	9000      	str	r0, [sp, #0]
    129c:	9101      	str	r1, [sp, #4]
    129e:	0020      	movs	r0, r4
    12a0:	0029      	movs	r1, r5
    12a2:	f000 f87f 	bl	13a4 <__ieee754_sqrt>
    12a6:	4a31      	ldr	r2, [pc, #196]	; (136c <__ieee754_acos+0x3b4>)
    12a8:	0006      	movs	r6, r0
    12aa:	000f      	movs	r7, r1
    12ac:	4b30      	ldr	r3, [pc, #192]	; (1370 <__ieee754_acos+0x3b8>)
    12ae:	0020      	movs	r0, r4
    12b0:	0029      	movs	r1, r5
    12b2:	f001 fc4d 	bl	2b50 <__aeabi_dmul>
    12b6:	4a2f      	ldr	r2, [pc, #188]	; (1374 <__ieee754_acos+0x3bc>)
    12b8:	4b2f      	ldr	r3, [pc, #188]	; (1378 <__ieee754_acos+0x3c0>)
    12ba:	f001 fec9 	bl	3050 <__aeabi_dsub>
    12be:	0022      	movs	r2, r4
    12c0:	002b      	movs	r3, r5
    12c2:	f001 fc45 	bl	2b50 <__aeabi_dmul>
    12c6:	4a2d      	ldr	r2, [pc, #180]	; (137c <__ieee754_acos+0x3c4>)
    12c8:	4b2d      	ldr	r3, [pc, #180]	; (1380 <__ieee754_acos+0x3c8>)
    12ca:	f000 fcfd 	bl	1cc8 <__aeabi_dadd>
    12ce:	0022      	movs	r2, r4
    12d0:	002b      	movs	r3, r5
    12d2:	f001 fc3d 	bl	2b50 <__aeabi_dmul>
    12d6:	4a2b      	ldr	r2, [pc, #172]	; (1384 <__ieee754_acos+0x3cc>)
    12d8:	4b2b      	ldr	r3, [pc, #172]	; (1388 <__ieee754_acos+0x3d0>)
    12da:	f001 feb9 	bl	3050 <__aeabi_dsub>
    12de:	0022      	movs	r2, r4
    12e0:	002b      	movs	r3, r5
    12e2:	f001 fc35 	bl	2b50 <__aeabi_dmul>
    12e6:	2200      	movs	r2, #0
    12e8:	4b12      	ldr	r3, [pc, #72]	; (1334 <__ieee754_acos+0x37c>)
    12ea:	f000 fced 	bl	1cc8 <__aeabi_dadd>
    12ee:	0002      	movs	r2, r0
    12f0:	000b      	movs	r3, r1
    12f2:	9800      	ldr	r0, [sp, #0]
    12f4:	9901      	ldr	r1, [sp, #4]
    12f6:	f000 fff7 	bl	22e8 <__aeabi_ddiv>
    12fa:	0032      	movs	r2, r6
    12fc:	003b      	movs	r3, r7
    12fe:	f001 fc27 	bl	2b50 <__aeabi_dmul>
    1302:	4a25      	ldr	r2, [pc, #148]	; (1398 <__ieee754_acos+0x3e0>)
    1304:	4b25      	ldr	r3, [pc, #148]	; (139c <__ieee754_acos+0x3e4>)
    1306:	f001 fea3 	bl	3050 <__aeabi_dsub>
    130a:	0032      	movs	r2, r6
    130c:	003b      	movs	r3, r7
    130e:	f000 fcdb 	bl	1cc8 <__aeabi_dadd>
    1312:	0002      	movs	r2, r0
    1314:	000b      	movs	r3, r1
    1316:	f000 fcd7 	bl	1cc8 <__aeabi_dadd>
    131a:	0002      	movs	r2, r0
    131c:	000b      	movs	r3, r1
    131e:	481c      	ldr	r0, [pc, #112]	; (1390 <__ieee754_acos+0x3d8>)
    1320:	491f      	ldr	r1, [pc, #124]	; (13a0 <__ieee754_acos+0x3e8>)
    1322:	f001 fe95 	bl	3050 <__aeabi_dsub>
    1326:	e65b      	b.n	fe0 <__ieee754_acos+0x28>
    1328:	3fefffff 	.word	0x3fefffff
    132c:	c0100000 	.word	0xc0100000
    1330:	3fdfffff 	.word	0x3fdfffff
    1334:	3ff00000 	.word	0x3ff00000
    1338:	3fe00000 	.word	0x3fe00000
    133c:	0dfdf709 	.word	0x0dfdf709
    1340:	3f023de1 	.word	0x3f023de1
    1344:	7501b288 	.word	0x7501b288
    1348:	3f49efe0 	.word	0x3f49efe0
    134c:	b5688f3b 	.word	0xb5688f3b
    1350:	3fa48228 	.word	0x3fa48228
    1354:	0e884455 	.word	0x0e884455
    1358:	3fc9c155 	.word	0x3fc9c155
    135c:	03eb6f7d 	.word	0x03eb6f7d
    1360:	3fd4d612 	.word	0x3fd4d612
    1364:	55555555 	.word	0x55555555
    1368:	3fc55555 	.word	0x3fc55555
    136c:	b12e9282 	.word	0xb12e9282
    1370:	3fb3b8c5 	.word	0x3fb3b8c5
    1374:	1b8d0159 	.word	0x1b8d0159
    1378:	3fe6066c 	.word	0x3fe6066c
    137c:	9c598ac8 	.word	0x9c598ac8
    1380:	40002ae5 	.word	0x40002ae5
    1384:	1c8a2d4b 	.word	0x1c8a2d4b
    1388:	40033a27 	.word	0x40033a27
    138c:	3c600000 	.word	0x3c600000
    1390:	54442d18 	.word	0x54442d18
    1394:	3ff921fb 	.word	0x3ff921fb
    1398:	33145c07 	.word	0x33145c07
    139c:	3c91a626 	.word	0x3c91a626
    13a0:	400921fb 	.word	0x400921fb

000013a4 <__ieee754_sqrt>:
    13a4:	4b6c      	ldr	r3, [pc, #432]	; (1558 <__ieee754_sqrt+0x1b4>)
    13a6:	b5f0      	push	{r4, r5, r6, r7, lr}
    13a8:	000a      	movs	r2, r1
    13aa:	4646      	mov	r6, r8
    13ac:	000d      	movs	r5, r1
    13ae:	46d6      	mov	lr, sl
    13b0:	464f      	mov	r7, r9
    13b2:	0019      	movs	r1, r3
    13b4:	b5c0      	push	{r6, r7, lr}
    13b6:	0004      	movs	r4, r0
    13b8:	0006      	movs	r6, r0
    13ba:	4029      	ands	r1, r5
    13bc:	4299      	cmp	r1, r3
    13be:	d100      	bne.n	13c2 <__ieee754_sqrt+0x1e>
    13c0:	e0a7      	b.n	1512 <__ieee754_sqrt+0x16e>
    13c2:	2d00      	cmp	r5, #0
    13c4:	dc00      	bgt.n	13c8 <__ieee754_sqrt+0x24>
    13c6:	e081      	b.n	14cc <__ieee754_sqrt+0x128>
    13c8:	152f      	asrs	r7, r5, #20
    13ca:	d100      	bne.n	13ce <__ieee754_sqrt+0x2a>
    13cc:	e08e      	b.n	14ec <__ieee754_sqrt+0x148>
    13ce:	4b63      	ldr	r3, [pc, #396]	; (155c <__ieee754_sqrt+0x1b8>)
    13d0:	0312      	lsls	r2, r2, #12
    13d2:	469c      	mov	ip, r3
    13d4:	2380      	movs	r3, #128	; 0x80
    13d6:	0b12      	lsrs	r2, r2, #12
    13d8:	035b      	lsls	r3, r3, #13
    13da:	4467      	add	r7, ip
    13dc:	431a      	orrs	r2, r3
    13de:	07fb      	lsls	r3, r7, #31
    13e0:	d468      	bmi.n	14b4 <__ieee754_sqrt+0x110>
    13e2:	107b      	asrs	r3, r7, #1
    13e4:	469c      	mov	ip, r3
    13e6:	0fe3      	lsrs	r3, r4, #31
    13e8:	189b      	adds	r3, r3, r2
    13ea:	189b      	adds	r3, r3, r2
    13ec:	2280      	movs	r2, #128	; 0x80
    13ee:	2116      	movs	r1, #22
    13f0:	2600      	movs	r6, #0
    13f2:	2500      	movs	r5, #0
    13f4:	0064      	lsls	r4, r4, #1
    13f6:	0392      	lsls	r2, r2, #14
    13f8:	18a8      	adds	r0, r5, r2
    13fa:	4298      	cmp	r0, r3
    13fc:	dc02      	bgt.n	1404 <__ieee754_sqrt+0x60>
    13fe:	1885      	adds	r5, r0, r2
    1400:	1a1b      	subs	r3, r3, r0
    1402:	18b6      	adds	r6, r6, r2
    1404:	0fe0      	lsrs	r0, r4, #31
    1406:	005b      	lsls	r3, r3, #1
    1408:	3901      	subs	r1, #1
    140a:	181b      	adds	r3, r3, r0
    140c:	0064      	lsls	r4, r4, #1
    140e:	0852      	lsrs	r2, r2, #1
    1410:	2900      	cmp	r1, #0
    1412:	d1f1      	bne.n	13f8 <__ieee754_sqrt+0x54>
    1414:	2200      	movs	r2, #0
    1416:	4692      	mov	sl, r2
    1418:	4690      	mov	r8, r2
    141a:	2280      	movs	r2, #128	; 0x80
    141c:	2020      	movs	r0, #32
    141e:	0612      	lsls	r2, r2, #24
    1420:	e009      	b.n	1436 <__ieee754_sqrt+0x92>
    1422:	42ab      	cmp	r3, r5
    1424:	d038      	beq.n	1498 <__ieee754_sqrt+0xf4>
    1426:	0fe1      	lsrs	r1, r4, #31
    1428:	18c9      	adds	r1, r1, r3
    142a:	3801      	subs	r0, #1
    142c:	18cb      	adds	r3, r1, r3
    142e:	0064      	lsls	r4, r4, #1
    1430:	0852      	lsrs	r2, r2, #1
    1432:	2800      	cmp	r0, #0
    1434:	d018      	beq.n	1468 <__ieee754_sqrt+0xc4>
    1436:	4641      	mov	r1, r8
    1438:	1851      	adds	r1, r2, r1
    143a:	42ab      	cmp	r3, r5
    143c:	ddf1      	ble.n	1422 <__ieee754_sqrt+0x7e>
    143e:	188f      	adds	r7, r1, r2
    1440:	46b8      	mov	r8, r7
    1442:	46a9      	mov	r9, r5
    1444:	2900      	cmp	r1, #0
    1446:	db30      	blt.n	14aa <__ieee754_sqrt+0x106>
    1448:	1b5b      	subs	r3, r3, r5
    144a:	428c      	cmp	r4, r1
    144c:	41ad      	sbcs	r5, r5
    144e:	426d      	negs	r5, r5
    1450:	1b5b      	subs	r3, r3, r5
    1452:	1a64      	subs	r4, r4, r1
    1454:	0fe1      	lsrs	r1, r4, #31
    1456:	18c9      	adds	r1, r1, r3
    1458:	3801      	subs	r0, #1
    145a:	4492      	add	sl, r2
    145c:	464d      	mov	r5, r9
    145e:	18cb      	adds	r3, r1, r3
    1460:	0064      	lsls	r4, r4, #1
    1462:	0852      	lsrs	r2, r2, #1
    1464:	2800      	cmp	r0, #0
    1466:	d1e6      	bne.n	1436 <__ieee754_sqrt+0x92>
    1468:	4323      	orrs	r3, r4
    146a:	d128      	bne.n	14be <__ieee754_sqrt+0x11a>
    146c:	4653      	mov	r3, sl
    146e:	085b      	lsrs	r3, r3, #1
    1470:	493b      	ldr	r1, [pc, #236]	; (1560 <__ieee754_sqrt+0x1bc>)
    1472:	1072      	asrs	r2, r6, #1
    1474:	4688      	mov	r8, r1
    1476:	4442      	add	r2, r8
    1478:	07f1      	lsls	r1, r6, #31
    147a:	d502      	bpl.n	1482 <__ieee754_sqrt+0xde>
    147c:	2180      	movs	r1, #128	; 0x80
    147e:	0609      	lsls	r1, r1, #24
    1480:	430b      	orrs	r3, r1
    1482:	4661      	mov	r1, ip
    1484:	001e      	movs	r6, r3
    1486:	050f      	lsls	r7, r1, #20
    1488:	18bd      	adds	r5, r7, r2
    148a:	0030      	movs	r0, r6
    148c:	0029      	movs	r1, r5
    148e:	bc1c      	pop	{r2, r3, r4}
    1490:	4690      	mov	r8, r2
    1492:	4699      	mov	r9, r3
    1494:	46a2      	mov	sl, r4
    1496:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1498:	42a1      	cmp	r1, r4
    149a:	d8c4      	bhi.n	1426 <__ieee754_sqrt+0x82>
    149c:	188f      	adds	r7, r1, r2
    149e:	46b8      	mov	r8, r7
    14a0:	2900      	cmp	r1, #0
    14a2:	db42      	blt.n	152a <__ieee754_sqrt+0x186>
    14a4:	4699      	mov	r9, r3
    14a6:	2300      	movs	r3, #0
    14a8:	e7d3      	b.n	1452 <__ieee754_sqrt+0xae>
    14aa:	2f00      	cmp	r7, #0
    14ac:	db2f      	blt.n	150e <__ieee754_sqrt+0x16a>
    14ae:	1c6f      	adds	r7, r5, #1
    14b0:	46b9      	mov	r9, r7
    14b2:	e7c9      	b.n	1448 <__ieee754_sqrt+0xa4>
    14b4:	0fe1      	lsrs	r1, r4, #31
    14b6:	0052      	lsls	r2, r2, #1
    14b8:	188a      	adds	r2, r1, r2
    14ba:	0064      	lsls	r4, r4, #1
    14bc:	e791      	b.n	13e2 <__ieee754_sqrt+0x3e>
    14be:	4653      	mov	r3, sl
    14c0:	3301      	adds	r3, #1
    14c2:	d035      	beq.n	1530 <__ieee754_sqrt+0x18c>
    14c4:	4653      	mov	r3, sl
    14c6:	3301      	adds	r3, #1
    14c8:	085b      	lsrs	r3, r3, #1
    14ca:	e7d1      	b.n	1470 <__ieee754_sqrt+0xcc>
    14cc:	006b      	lsls	r3, r5, #1
    14ce:	085b      	lsrs	r3, r3, #1
    14d0:	4303      	orrs	r3, r0
    14d2:	d0da      	beq.n	148a <__ieee754_sqrt+0xe6>
    14d4:	2700      	movs	r7, #0
    14d6:	2d00      	cmp	r5, #0
    14d8:	d132      	bne.n	1540 <__ieee754_sqrt+0x19c>
    14da:	0ae2      	lsrs	r2, r4, #11
    14dc:	3f15      	subs	r7, #21
    14de:	0564      	lsls	r4, r4, #21
    14e0:	2a00      	cmp	r2, #0
    14e2:	d0fa      	beq.n	14da <__ieee754_sqrt+0x136>
    14e4:	2380      	movs	r3, #128	; 0x80
    14e6:	035b      	lsls	r3, r3, #13
    14e8:	421a      	tst	r2, r3
    14ea:	d124      	bne.n	1536 <__ieee754_sqrt+0x192>
    14ec:	2080      	movs	r0, #128	; 0x80
    14ee:	2300      	movs	r3, #0
    14f0:	0340      	lsls	r0, r0, #13
    14f2:	e000      	b.n	14f6 <__ieee754_sqrt+0x152>
    14f4:	000b      	movs	r3, r1
    14f6:	0052      	lsls	r2, r2, #1
    14f8:	1c59      	adds	r1, r3, #1
    14fa:	4202      	tst	r2, r0
    14fc:	d0fa      	beq.n	14f4 <__ieee754_sqrt+0x150>
    14fe:	2020      	movs	r0, #32
    1500:	1a40      	subs	r0, r0, r1
    1502:	1aff      	subs	r7, r7, r3
    1504:	0023      	movs	r3, r4
    1506:	40c3      	lsrs	r3, r0
    1508:	408c      	lsls	r4, r1
    150a:	431a      	orrs	r2, r3
    150c:	e75f      	b.n	13ce <__ieee754_sqrt+0x2a>
    150e:	46a9      	mov	r9, r5
    1510:	e79a      	b.n	1448 <__ieee754_sqrt+0xa4>
    1512:	002b      	movs	r3, r5
    1514:	0002      	movs	r2, r0
    1516:	0029      	movs	r1, r5
    1518:	f001 fb1a 	bl	2b50 <__aeabi_dmul>
    151c:	0032      	movs	r2, r6
    151e:	002b      	movs	r3, r5
    1520:	f000 fbd2 	bl	1cc8 <__aeabi_dadd>
    1524:	0006      	movs	r6, r0
    1526:	000d      	movs	r5, r1
    1528:	e7af      	b.n	148a <__ieee754_sqrt+0xe6>
    152a:	2f00      	cmp	r7, #0
    152c:	dabf      	bge.n	14ae <__ieee754_sqrt+0x10a>
    152e:	e7b9      	b.n	14a4 <__ieee754_sqrt+0x100>
    1530:	3601      	adds	r6, #1
    1532:	2300      	movs	r3, #0
    1534:	e79c      	b.n	1470 <__ieee754_sqrt+0xcc>
    1536:	2301      	movs	r3, #1
    1538:	2100      	movs	r1, #0
    153a:	2020      	movs	r0, #32
    153c:	425b      	negs	r3, r3
    153e:	e7e0      	b.n	1502 <__ieee754_sqrt+0x15e>
    1540:	002b      	movs	r3, r5
    1542:	0002      	movs	r2, r0
    1544:	0029      	movs	r1, r5
    1546:	f001 fd83 	bl	3050 <__aeabi_dsub>
    154a:	0002      	movs	r2, r0
    154c:	000b      	movs	r3, r1
    154e:	f000 fecb 	bl	22e8 <__aeabi_ddiv>
    1552:	0006      	movs	r6, r0
    1554:	000d      	movs	r5, r1
    1556:	e798      	b.n	148a <__ieee754_sqrt+0xe6>
    1558:	7ff00000 	.word	0x7ff00000
    155c:	fffffc01 	.word	0xfffffc01
    1560:	3fe00000 	.word	0x3fe00000

00001564 <fabs>:
    1564:	0049      	lsls	r1, r1, #1
    1566:	084b      	lsrs	r3, r1, #1
    1568:	0019      	movs	r1, r3
    156a:	4770      	bx	lr

0000156c <matherr>:
    156c:	2000      	movs	r0, #0
    156e:	4770      	bx	lr

00001570 <nan>:
    1570:	2000      	movs	r0, #0
    1572:	4901      	ldr	r1, [pc, #4]	; (1578 <nan+0x8>)
    1574:	4770      	bx	lr
    1576:	46c0      	nop			; (mov r8, r8)
    1578:	7ff80000 	.word	0x7ff80000

0000157c <__udivsi3>:
    157c:	2200      	movs	r2, #0
    157e:	0843      	lsrs	r3, r0, #1
    1580:	428b      	cmp	r3, r1
    1582:	d374      	bcc.n	166e <__udivsi3+0xf2>
    1584:	0903      	lsrs	r3, r0, #4
    1586:	428b      	cmp	r3, r1
    1588:	d35f      	bcc.n	164a <__udivsi3+0xce>
    158a:	0a03      	lsrs	r3, r0, #8
    158c:	428b      	cmp	r3, r1
    158e:	d344      	bcc.n	161a <__udivsi3+0x9e>
    1590:	0b03      	lsrs	r3, r0, #12
    1592:	428b      	cmp	r3, r1
    1594:	d328      	bcc.n	15e8 <__udivsi3+0x6c>
    1596:	0c03      	lsrs	r3, r0, #16
    1598:	428b      	cmp	r3, r1
    159a:	d30d      	bcc.n	15b8 <__udivsi3+0x3c>
    159c:	22ff      	movs	r2, #255	; 0xff
    159e:	0209      	lsls	r1, r1, #8
    15a0:	ba12      	rev	r2, r2
    15a2:	0c03      	lsrs	r3, r0, #16
    15a4:	428b      	cmp	r3, r1
    15a6:	d302      	bcc.n	15ae <__udivsi3+0x32>
    15a8:	1212      	asrs	r2, r2, #8
    15aa:	0209      	lsls	r1, r1, #8
    15ac:	d065      	beq.n	167a <__udivsi3+0xfe>
    15ae:	0b03      	lsrs	r3, r0, #12
    15b0:	428b      	cmp	r3, r1
    15b2:	d319      	bcc.n	15e8 <__udivsi3+0x6c>
    15b4:	e000      	b.n	15b8 <__udivsi3+0x3c>
    15b6:	0a09      	lsrs	r1, r1, #8
    15b8:	0bc3      	lsrs	r3, r0, #15
    15ba:	428b      	cmp	r3, r1
    15bc:	d301      	bcc.n	15c2 <__udivsi3+0x46>
    15be:	03cb      	lsls	r3, r1, #15
    15c0:	1ac0      	subs	r0, r0, r3
    15c2:	4152      	adcs	r2, r2
    15c4:	0b83      	lsrs	r3, r0, #14
    15c6:	428b      	cmp	r3, r1
    15c8:	d301      	bcc.n	15ce <__udivsi3+0x52>
    15ca:	038b      	lsls	r3, r1, #14
    15cc:	1ac0      	subs	r0, r0, r3
    15ce:	4152      	adcs	r2, r2
    15d0:	0b43      	lsrs	r3, r0, #13
    15d2:	428b      	cmp	r3, r1
    15d4:	d301      	bcc.n	15da <__udivsi3+0x5e>
    15d6:	034b      	lsls	r3, r1, #13
    15d8:	1ac0      	subs	r0, r0, r3
    15da:	4152      	adcs	r2, r2
    15dc:	0b03      	lsrs	r3, r0, #12
    15de:	428b      	cmp	r3, r1
    15e0:	d301      	bcc.n	15e6 <__udivsi3+0x6a>
    15e2:	030b      	lsls	r3, r1, #12
    15e4:	1ac0      	subs	r0, r0, r3
    15e6:	4152      	adcs	r2, r2
    15e8:	0ac3      	lsrs	r3, r0, #11
    15ea:	428b      	cmp	r3, r1
    15ec:	d301      	bcc.n	15f2 <__udivsi3+0x76>
    15ee:	02cb      	lsls	r3, r1, #11
    15f0:	1ac0      	subs	r0, r0, r3
    15f2:	4152      	adcs	r2, r2
    15f4:	0a83      	lsrs	r3, r0, #10
    15f6:	428b      	cmp	r3, r1
    15f8:	d301      	bcc.n	15fe <__udivsi3+0x82>
    15fa:	028b      	lsls	r3, r1, #10
    15fc:	1ac0      	subs	r0, r0, r3
    15fe:	4152      	adcs	r2, r2
    1600:	0a43      	lsrs	r3, r0, #9
    1602:	428b      	cmp	r3, r1
    1604:	d301      	bcc.n	160a <__udivsi3+0x8e>
    1606:	024b      	lsls	r3, r1, #9
    1608:	1ac0      	subs	r0, r0, r3
    160a:	4152      	adcs	r2, r2
    160c:	0a03      	lsrs	r3, r0, #8
    160e:	428b      	cmp	r3, r1
    1610:	d301      	bcc.n	1616 <__udivsi3+0x9a>
    1612:	020b      	lsls	r3, r1, #8
    1614:	1ac0      	subs	r0, r0, r3
    1616:	4152      	adcs	r2, r2
    1618:	d2cd      	bcs.n	15b6 <__udivsi3+0x3a>
    161a:	09c3      	lsrs	r3, r0, #7
    161c:	428b      	cmp	r3, r1
    161e:	d301      	bcc.n	1624 <__udivsi3+0xa8>
    1620:	01cb      	lsls	r3, r1, #7
    1622:	1ac0      	subs	r0, r0, r3
    1624:	4152      	adcs	r2, r2
    1626:	0983      	lsrs	r3, r0, #6
    1628:	428b      	cmp	r3, r1
    162a:	d301      	bcc.n	1630 <__udivsi3+0xb4>
    162c:	018b      	lsls	r3, r1, #6
    162e:	1ac0      	subs	r0, r0, r3
    1630:	4152      	adcs	r2, r2
    1632:	0943      	lsrs	r3, r0, #5
    1634:	428b      	cmp	r3, r1
    1636:	d301      	bcc.n	163c <__udivsi3+0xc0>
    1638:	014b      	lsls	r3, r1, #5
    163a:	1ac0      	subs	r0, r0, r3
    163c:	4152      	adcs	r2, r2
    163e:	0903      	lsrs	r3, r0, #4
    1640:	428b      	cmp	r3, r1
    1642:	d301      	bcc.n	1648 <__udivsi3+0xcc>
    1644:	010b      	lsls	r3, r1, #4
    1646:	1ac0      	subs	r0, r0, r3
    1648:	4152      	adcs	r2, r2
    164a:	08c3      	lsrs	r3, r0, #3
    164c:	428b      	cmp	r3, r1
    164e:	d301      	bcc.n	1654 <__udivsi3+0xd8>
    1650:	00cb      	lsls	r3, r1, #3
    1652:	1ac0      	subs	r0, r0, r3
    1654:	4152      	adcs	r2, r2
    1656:	0883      	lsrs	r3, r0, #2
    1658:	428b      	cmp	r3, r1
    165a:	d301      	bcc.n	1660 <__udivsi3+0xe4>
    165c:	008b      	lsls	r3, r1, #2
    165e:	1ac0      	subs	r0, r0, r3
    1660:	4152      	adcs	r2, r2
    1662:	0843      	lsrs	r3, r0, #1
    1664:	428b      	cmp	r3, r1
    1666:	d301      	bcc.n	166c <__udivsi3+0xf0>
    1668:	004b      	lsls	r3, r1, #1
    166a:	1ac0      	subs	r0, r0, r3
    166c:	4152      	adcs	r2, r2
    166e:	1a41      	subs	r1, r0, r1
    1670:	d200      	bcs.n	1674 <__udivsi3+0xf8>
    1672:	4601      	mov	r1, r0
    1674:	4152      	adcs	r2, r2
    1676:	4610      	mov	r0, r2
    1678:	4770      	bx	lr
    167a:	e7ff      	b.n	167c <__udivsi3+0x100>
    167c:	b501      	push	{r0, lr}
    167e:	2000      	movs	r0, #0
    1680:	f000 f806 	bl	1690 <__aeabi_idiv0>
    1684:	bd02      	pop	{r1, pc}
    1686:	46c0      	nop			; (mov r8, r8)

00001688 <__aeabi_uidivmod>:
    1688:	2900      	cmp	r1, #0
    168a:	d0f7      	beq.n	167c <__udivsi3+0x100>
    168c:	e776      	b.n	157c <__udivsi3>
    168e:	4770      	bx	lr

00001690 <__aeabi_idiv0>:
    1690:	4770      	bx	lr
    1692:	46c0      	nop			; (mov r8, r8)

00001694 <__aeabi_cdrcmple>:
    1694:	4684      	mov	ip, r0
    1696:	1c10      	adds	r0, r2, #0
    1698:	4662      	mov	r2, ip
    169a:	468c      	mov	ip, r1
    169c:	1c19      	adds	r1, r3, #0
    169e:	4663      	mov	r3, ip
    16a0:	e000      	b.n	16a4 <__aeabi_cdcmpeq>
    16a2:	46c0      	nop			; (mov r8, r8)

000016a4 <__aeabi_cdcmpeq>:
    16a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    16a6:	f001 f9f1 	bl	2a8c <__ledf2>
    16aa:	2800      	cmp	r0, #0
    16ac:	d401      	bmi.n	16b2 <__aeabi_cdcmpeq+0xe>
    16ae:	2100      	movs	r1, #0
    16b0:	42c8      	cmn	r0, r1
    16b2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000016b4 <__aeabi_dcmpeq>:
    16b4:	b510      	push	{r4, lr}
    16b6:	f001 f94b 	bl	2950 <__eqdf2>
    16ba:	4240      	negs	r0, r0
    16bc:	3001      	adds	r0, #1
    16be:	bd10      	pop	{r4, pc}

000016c0 <__aeabi_dcmplt>:
    16c0:	b510      	push	{r4, lr}
    16c2:	f001 f9e3 	bl	2a8c <__ledf2>
    16c6:	2800      	cmp	r0, #0
    16c8:	db01      	blt.n	16ce <__aeabi_dcmplt+0xe>
    16ca:	2000      	movs	r0, #0
    16cc:	bd10      	pop	{r4, pc}
    16ce:	2001      	movs	r0, #1
    16d0:	bd10      	pop	{r4, pc}
    16d2:	46c0      	nop			; (mov r8, r8)

000016d4 <__aeabi_dcmple>:
    16d4:	b510      	push	{r4, lr}
    16d6:	f001 f9d9 	bl	2a8c <__ledf2>
    16da:	2800      	cmp	r0, #0
    16dc:	dd01      	ble.n	16e2 <__aeabi_dcmple+0xe>
    16de:	2000      	movs	r0, #0
    16e0:	bd10      	pop	{r4, pc}
    16e2:	2001      	movs	r0, #1
    16e4:	bd10      	pop	{r4, pc}
    16e6:	46c0      	nop			; (mov r8, r8)

000016e8 <__aeabi_dcmpgt>:
    16e8:	b510      	push	{r4, lr}
    16ea:	f001 f96b 	bl	29c4 <__gedf2>
    16ee:	2800      	cmp	r0, #0
    16f0:	dc01      	bgt.n	16f6 <__aeabi_dcmpgt+0xe>
    16f2:	2000      	movs	r0, #0
    16f4:	bd10      	pop	{r4, pc}
    16f6:	2001      	movs	r0, #1
    16f8:	bd10      	pop	{r4, pc}
    16fa:	46c0      	nop			; (mov r8, r8)

000016fc <__aeabi_dcmpge>:
    16fc:	b510      	push	{r4, lr}
    16fe:	f001 f961 	bl	29c4 <__gedf2>
    1702:	2800      	cmp	r0, #0
    1704:	da01      	bge.n	170a <__aeabi_dcmpge+0xe>
    1706:	2000      	movs	r0, #0
    1708:	bd10      	pop	{r4, pc}
    170a:	2001      	movs	r0, #1
    170c:	bd10      	pop	{r4, pc}
    170e:	46c0      	nop			; (mov r8, r8)

00001710 <__aeabi_fmul>:
    1710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1712:	4657      	mov	r7, sl
    1714:	464e      	mov	r6, r9
    1716:	4645      	mov	r5, r8
    1718:	46de      	mov	lr, fp
    171a:	b5e0      	push	{r5, r6, r7, lr}
    171c:	0247      	lsls	r7, r0, #9
    171e:	0046      	lsls	r6, r0, #1
    1720:	4688      	mov	r8, r1
    1722:	0a7f      	lsrs	r7, r7, #9
    1724:	0e36      	lsrs	r6, r6, #24
    1726:	0fc4      	lsrs	r4, r0, #31
    1728:	2e00      	cmp	r6, #0
    172a:	d047      	beq.n	17bc <__aeabi_fmul+0xac>
    172c:	2eff      	cmp	r6, #255	; 0xff
    172e:	d024      	beq.n	177a <__aeabi_fmul+0x6a>
    1730:	00fb      	lsls	r3, r7, #3
    1732:	2780      	movs	r7, #128	; 0x80
    1734:	04ff      	lsls	r7, r7, #19
    1736:	431f      	orrs	r7, r3
    1738:	2300      	movs	r3, #0
    173a:	4699      	mov	r9, r3
    173c:	469a      	mov	sl, r3
    173e:	3e7f      	subs	r6, #127	; 0x7f
    1740:	4643      	mov	r3, r8
    1742:	025d      	lsls	r5, r3, #9
    1744:	0058      	lsls	r0, r3, #1
    1746:	0fdb      	lsrs	r3, r3, #31
    1748:	0a6d      	lsrs	r5, r5, #9
    174a:	0e00      	lsrs	r0, r0, #24
    174c:	4698      	mov	r8, r3
    174e:	d043      	beq.n	17d8 <__aeabi_fmul+0xc8>
    1750:	28ff      	cmp	r0, #255	; 0xff
    1752:	d03b      	beq.n	17cc <__aeabi_fmul+0xbc>
    1754:	00eb      	lsls	r3, r5, #3
    1756:	2580      	movs	r5, #128	; 0x80
    1758:	2200      	movs	r2, #0
    175a:	04ed      	lsls	r5, r5, #19
    175c:	431d      	orrs	r5, r3
    175e:	387f      	subs	r0, #127	; 0x7f
    1760:	1836      	adds	r6, r6, r0
    1762:	1c73      	adds	r3, r6, #1
    1764:	4641      	mov	r1, r8
    1766:	469b      	mov	fp, r3
    1768:	464b      	mov	r3, r9
    176a:	4061      	eors	r1, r4
    176c:	4313      	orrs	r3, r2
    176e:	2b0f      	cmp	r3, #15
    1770:	d864      	bhi.n	183c <__aeabi_fmul+0x12c>
    1772:	4875      	ldr	r0, [pc, #468]	; (1948 <__aeabi_fmul+0x238>)
    1774:	009b      	lsls	r3, r3, #2
    1776:	58c3      	ldr	r3, [r0, r3]
    1778:	469f      	mov	pc, r3
    177a:	2f00      	cmp	r7, #0
    177c:	d142      	bne.n	1804 <__aeabi_fmul+0xf4>
    177e:	2308      	movs	r3, #8
    1780:	4699      	mov	r9, r3
    1782:	3b06      	subs	r3, #6
    1784:	26ff      	movs	r6, #255	; 0xff
    1786:	469a      	mov	sl, r3
    1788:	e7da      	b.n	1740 <__aeabi_fmul+0x30>
    178a:	4641      	mov	r1, r8
    178c:	2a02      	cmp	r2, #2
    178e:	d028      	beq.n	17e2 <__aeabi_fmul+0xd2>
    1790:	2a03      	cmp	r2, #3
    1792:	d100      	bne.n	1796 <__aeabi_fmul+0x86>
    1794:	e0ce      	b.n	1934 <__aeabi_fmul+0x224>
    1796:	2a01      	cmp	r2, #1
    1798:	d000      	beq.n	179c <__aeabi_fmul+0x8c>
    179a:	e0ac      	b.n	18f6 <__aeabi_fmul+0x1e6>
    179c:	4011      	ands	r1, r2
    179e:	2000      	movs	r0, #0
    17a0:	2200      	movs	r2, #0
    17a2:	b2cc      	uxtb	r4, r1
    17a4:	0240      	lsls	r0, r0, #9
    17a6:	05d2      	lsls	r2, r2, #23
    17a8:	0a40      	lsrs	r0, r0, #9
    17aa:	07e4      	lsls	r4, r4, #31
    17ac:	4310      	orrs	r0, r2
    17ae:	4320      	orrs	r0, r4
    17b0:	bc3c      	pop	{r2, r3, r4, r5}
    17b2:	4690      	mov	r8, r2
    17b4:	4699      	mov	r9, r3
    17b6:	46a2      	mov	sl, r4
    17b8:	46ab      	mov	fp, r5
    17ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    17bc:	2f00      	cmp	r7, #0
    17be:	d115      	bne.n	17ec <__aeabi_fmul+0xdc>
    17c0:	2304      	movs	r3, #4
    17c2:	4699      	mov	r9, r3
    17c4:	3b03      	subs	r3, #3
    17c6:	2600      	movs	r6, #0
    17c8:	469a      	mov	sl, r3
    17ca:	e7b9      	b.n	1740 <__aeabi_fmul+0x30>
    17cc:	20ff      	movs	r0, #255	; 0xff
    17ce:	2202      	movs	r2, #2
    17d0:	2d00      	cmp	r5, #0
    17d2:	d0c5      	beq.n	1760 <__aeabi_fmul+0x50>
    17d4:	2203      	movs	r2, #3
    17d6:	e7c3      	b.n	1760 <__aeabi_fmul+0x50>
    17d8:	2d00      	cmp	r5, #0
    17da:	d119      	bne.n	1810 <__aeabi_fmul+0x100>
    17dc:	2000      	movs	r0, #0
    17de:	2201      	movs	r2, #1
    17e0:	e7be      	b.n	1760 <__aeabi_fmul+0x50>
    17e2:	2401      	movs	r4, #1
    17e4:	22ff      	movs	r2, #255	; 0xff
    17e6:	400c      	ands	r4, r1
    17e8:	2000      	movs	r0, #0
    17ea:	e7db      	b.n	17a4 <__aeabi_fmul+0x94>
    17ec:	0038      	movs	r0, r7
    17ee:	f002 f8bb 	bl	3968 <__clzsi2>
    17f2:	2676      	movs	r6, #118	; 0x76
    17f4:	1f43      	subs	r3, r0, #5
    17f6:	409f      	lsls	r7, r3
    17f8:	2300      	movs	r3, #0
    17fa:	4276      	negs	r6, r6
    17fc:	1a36      	subs	r6, r6, r0
    17fe:	4699      	mov	r9, r3
    1800:	469a      	mov	sl, r3
    1802:	e79d      	b.n	1740 <__aeabi_fmul+0x30>
    1804:	230c      	movs	r3, #12
    1806:	4699      	mov	r9, r3
    1808:	3b09      	subs	r3, #9
    180a:	26ff      	movs	r6, #255	; 0xff
    180c:	469a      	mov	sl, r3
    180e:	e797      	b.n	1740 <__aeabi_fmul+0x30>
    1810:	0028      	movs	r0, r5
    1812:	f002 f8a9 	bl	3968 <__clzsi2>
    1816:	1f43      	subs	r3, r0, #5
    1818:	409d      	lsls	r5, r3
    181a:	2376      	movs	r3, #118	; 0x76
    181c:	425b      	negs	r3, r3
    181e:	1a18      	subs	r0, r3, r0
    1820:	2200      	movs	r2, #0
    1822:	e79d      	b.n	1760 <__aeabi_fmul+0x50>
    1824:	2080      	movs	r0, #128	; 0x80
    1826:	2400      	movs	r4, #0
    1828:	03c0      	lsls	r0, r0, #15
    182a:	22ff      	movs	r2, #255	; 0xff
    182c:	e7ba      	b.n	17a4 <__aeabi_fmul+0x94>
    182e:	003d      	movs	r5, r7
    1830:	4652      	mov	r2, sl
    1832:	e7ab      	b.n	178c <__aeabi_fmul+0x7c>
    1834:	003d      	movs	r5, r7
    1836:	0021      	movs	r1, r4
    1838:	4652      	mov	r2, sl
    183a:	e7a7      	b.n	178c <__aeabi_fmul+0x7c>
    183c:	0c3b      	lsrs	r3, r7, #16
    183e:	469c      	mov	ip, r3
    1840:	042a      	lsls	r2, r5, #16
    1842:	0c12      	lsrs	r2, r2, #16
    1844:	0c2b      	lsrs	r3, r5, #16
    1846:	0014      	movs	r4, r2
    1848:	4660      	mov	r0, ip
    184a:	4665      	mov	r5, ip
    184c:	043f      	lsls	r7, r7, #16
    184e:	0c3f      	lsrs	r7, r7, #16
    1850:	437c      	muls	r4, r7
    1852:	4342      	muls	r2, r0
    1854:	435d      	muls	r5, r3
    1856:	437b      	muls	r3, r7
    1858:	0c27      	lsrs	r7, r4, #16
    185a:	189b      	adds	r3, r3, r2
    185c:	18ff      	adds	r7, r7, r3
    185e:	42ba      	cmp	r2, r7
    1860:	d903      	bls.n	186a <__aeabi_fmul+0x15a>
    1862:	2380      	movs	r3, #128	; 0x80
    1864:	025b      	lsls	r3, r3, #9
    1866:	469c      	mov	ip, r3
    1868:	4465      	add	r5, ip
    186a:	0424      	lsls	r4, r4, #16
    186c:	043a      	lsls	r2, r7, #16
    186e:	0c24      	lsrs	r4, r4, #16
    1870:	1912      	adds	r2, r2, r4
    1872:	0193      	lsls	r3, r2, #6
    1874:	1e5c      	subs	r4, r3, #1
    1876:	41a3      	sbcs	r3, r4
    1878:	0c3f      	lsrs	r7, r7, #16
    187a:	0e92      	lsrs	r2, r2, #26
    187c:	197d      	adds	r5, r7, r5
    187e:	431a      	orrs	r2, r3
    1880:	01ad      	lsls	r5, r5, #6
    1882:	4315      	orrs	r5, r2
    1884:	012b      	lsls	r3, r5, #4
    1886:	d504      	bpl.n	1892 <__aeabi_fmul+0x182>
    1888:	2301      	movs	r3, #1
    188a:	465e      	mov	r6, fp
    188c:	086a      	lsrs	r2, r5, #1
    188e:	401d      	ands	r5, r3
    1890:	4315      	orrs	r5, r2
    1892:	0032      	movs	r2, r6
    1894:	327f      	adds	r2, #127	; 0x7f
    1896:	2a00      	cmp	r2, #0
    1898:	dd25      	ble.n	18e6 <__aeabi_fmul+0x1d6>
    189a:	076b      	lsls	r3, r5, #29
    189c:	d004      	beq.n	18a8 <__aeabi_fmul+0x198>
    189e:	230f      	movs	r3, #15
    18a0:	402b      	ands	r3, r5
    18a2:	2b04      	cmp	r3, #4
    18a4:	d000      	beq.n	18a8 <__aeabi_fmul+0x198>
    18a6:	3504      	adds	r5, #4
    18a8:	012b      	lsls	r3, r5, #4
    18aa:	d503      	bpl.n	18b4 <__aeabi_fmul+0x1a4>
    18ac:	0032      	movs	r2, r6
    18ae:	4b27      	ldr	r3, [pc, #156]	; (194c <__aeabi_fmul+0x23c>)
    18b0:	3280      	adds	r2, #128	; 0x80
    18b2:	401d      	ands	r5, r3
    18b4:	2afe      	cmp	r2, #254	; 0xfe
    18b6:	dc94      	bgt.n	17e2 <__aeabi_fmul+0xd2>
    18b8:	2401      	movs	r4, #1
    18ba:	01a8      	lsls	r0, r5, #6
    18bc:	0a40      	lsrs	r0, r0, #9
    18be:	b2d2      	uxtb	r2, r2
    18c0:	400c      	ands	r4, r1
    18c2:	e76f      	b.n	17a4 <__aeabi_fmul+0x94>
    18c4:	2080      	movs	r0, #128	; 0x80
    18c6:	03c0      	lsls	r0, r0, #15
    18c8:	4207      	tst	r7, r0
    18ca:	d007      	beq.n	18dc <__aeabi_fmul+0x1cc>
    18cc:	4205      	tst	r5, r0
    18ce:	d105      	bne.n	18dc <__aeabi_fmul+0x1cc>
    18d0:	4328      	orrs	r0, r5
    18d2:	0240      	lsls	r0, r0, #9
    18d4:	0a40      	lsrs	r0, r0, #9
    18d6:	4644      	mov	r4, r8
    18d8:	22ff      	movs	r2, #255	; 0xff
    18da:	e763      	b.n	17a4 <__aeabi_fmul+0x94>
    18dc:	4338      	orrs	r0, r7
    18de:	0240      	lsls	r0, r0, #9
    18e0:	0a40      	lsrs	r0, r0, #9
    18e2:	22ff      	movs	r2, #255	; 0xff
    18e4:	e75e      	b.n	17a4 <__aeabi_fmul+0x94>
    18e6:	2401      	movs	r4, #1
    18e8:	1aa3      	subs	r3, r4, r2
    18ea:	2b1b      	cmp	r3, #27
    18ec:	dd05      	ble.n	18fa <__aeabi_fmul+0x1ea>
    18ee:	400c      	ands	r4, r1
    18f0:	2200      	movs	r2, #0
    18f2:	2000      	movs	r0, #0
    18f4:	e756      	b.n	17a4 <__aeabi_fmul+0x94>
    18f6:	465e      	mov	r6, fp
    18f8:	e7cb      	b.n	1892 <__aeabi_fmul+0x182>
    18fa:	002a      	movs	r2, r5
    18fc:	2020      	movs	r0, #32
    18fe:	40da      	lsrs	r2, r3
    1900:	1ac3      	subs	r3, r0, r3
    1902:	409d      	lsls	r5, r3
    1904:	002b      	movs	r3, r5
    1906:	1e5d      	subs	r5, r3, #1
    1908:	41ab      	sbcs	r3, r5
    190a:	4313      	orrs	r3, r2
    190c:	075a      	lsls	r2, r3, #29
    190e:	d004      	beq.n	191a <__aeabi_fmul+0x20a>
    1910:	220f      	movs	r2, #15
    1912:	401a      	ands	r2, r3
    1914:	2a04      	cmp	r2, #4
    1916:	d000      	beq.n	191a <__aeabi_fmul+0x20a>
    1918:	3304      	adds	r3, #4
    191a:	015a      	lsls	r2, r3, #5
    191c:	d504      	bpl.n	1928 <__aeabi_fmul+0x218>
    191e:	2401      	movs	r4, #1
    1920:	2201      	movs	r2, #1
    1922:	400c      	ands	r4, r1
    1924:	2000      	movs	r0, #0
    1926:	e73d      	b.n	17a4 <__aeabi_fmul+0x94>
    1928:	2401      	movs	r4, #1
    192a:	019b      	lsls	r3, r3, #6
    192c:	0a58      	lsrs	r0, r3, #9
    192e:	400c      	ands	r4, r1
    1930:	2200      	movs	r2, #0
    1932:	e737      	b.n	17a4 <__aeabi_fmul+0x94>
    1934:	2080      	movs	r0, #128	; 0x80
    1936:	2401      	movs	r4, #1
    1938:	03c0      	lsls	r0, r0, #15
    193a:	4328      	orrs	r0, r5
    193c:	0240      	lsls	r0, r0, #9
    193e:	0a40      	lsrs	r0, r0, #9
    1940:	400c      	ands	r4, r1
    1942:	22ff      	movs	r2, #255	; 0xff
    1944:	e72e      	b.n	17a4 <__aeabi_fmul+0x94>
    1946:	46c0      	nop			; (mov r8, r8)
    1948:	00003a58 	.word	0x00003a58
    194c:	f7ffffff 	.word	0xf7ffffff

00001950 <__aeabi_fsub>:
    1950:	b5f0      	push	{r4, r5, r6, r7, lr}
    1952:	464f      	mov	r7, r9
    1954:	46d6      	mov	lr, sl
    1956:	4646      	mov	r6, r8
    1958:	0044      	lsls	r4, r0, #1
    195a:	b5c0      	push	{r6, r7, lr}
    195c:	0fc2      	lsrs	r2, r0, #31
    195e:	0247      	lsls	r7, r0, #9
    1960:	0248      	lsls	r0, r1, #9
    1962:	0a40      	lsrs	r0, r0, #9
    1964:	4684      	mov	ip, r0
    1966:	4666      	mov	r6, ip
    1968:	0a7b      	lsrs	r3, r7, #9
    196a:	0048      	lsls	r0, r1, #1
    196c:	0fc9      	lsrs	r1, r1, #31
    196e:	469a      	mov	sl, r3
    1970:	0e24      	lsrs	r4, r4, #24
    1972:	0015      	movs	r5, r2
    1974:	00db      	lsls	r3, r3, #3
    1976:	0e00      	lsrs	r0, r0, #24
    1978:	4689      	mov	r9, r1
    197a:	00f6      	lsls	r6, r6, #3
    197c:	28ff      	cmp	r0, #255	; 0xff
    197e:	d100      	bne.n	1982 <__aeabi_fsub+0x32>
    1980:	e08f      	b.n	1aa2 <__aeabi_fsub+0x152>
    1982:	2101      	movs	r1, #1
    1984:	464f      	mov	r7, r9
    1986:	404f      	eors	r7, r1
    1988:	0039      	movs	r1, r7
    198a:	4291      	cmp	r1, r2
    198c:	d066      	beq.n	1a5c <__aeabi_fsub+0x10c>
    198e:	1a22      	subs	r2, r4, r0
    1990:	2a00      	cmp	r2, #0
    1992:	dc00      	bgt.n	1996 <__aeabi_fsub+0x46>
    1994:	e09d      	b.n	1ad2 <__aeabi_fsub+0x182>
    1996:	2800      	cmp	r0, #0
    1998:	d13d      	bne.n	1a16 <__aeabi_fsub+0xc6>
    199a:	2e00      	cmp	r6, #0
    199c:	d100      	bne.n	19a0 <__aeabi_fsub+0x50>
    199e:	e08b      	b.n	1ab8 <__aeabi_fsub+0x168>
    19a0:	1e51      	subs	r1, r2, #1
    19a2:	2900      	cmp	r1, #0
    19a4:	d000      	beq.n	19a8 <__aeabi_fsub+0x58>
    19a6:	e0b5      	b.n	1b14 <__aeabi_fsub+0x1c4>
    19a8:	2401      	movs	r4, #1
    19aa:	1b9b      	subs	r3, r3, r6
    19ac:	015a      	lsls	r2, r3, #5
    19ae:	d544      	bpl.n	1a3a <__aeabi_fsub+0xea>
    19b0:	019b      	lsls	r3, r3, #6
    19b2:	099f      	lsrs	r7, r3, #6
    19b4:	0038      	movs	r0, r7
    19b6:	f001 ffd7 	bl	3968 <__clzsi2>
    19ba:	3805      	subs	r0, #5
    19bc:	4087      	lsls	r7, r0
    19be:	4284      	cmp	r4, r0
    19c0:	dd00      	ble.n	19c4 <__aeabi_fsub+0x74>
    19c2:	e096      	b.n	1af2 <__aeabi_fsub+0x1a2>
    19c4:	1b04      	subs	r4, r0, r4
    19c6:	003a      	movs	r2, r7
    19c8:	2020      	movs	r0, #32
    19ca:	3401      	adds	r4, #1
    19cc:	40e2      	lsrs	r2, r4
    19ce:	1b04      	subs	r4, r0, r4
    19d0:	40a7      	lsls	r7, r4
    19d2:	003b      	movs	r3, r7
    19d4:	1e5f      	subs	r7, r3, #1
    19d6:	41bb      	sbcs	r3, r7
    19d8:	2400      	movs	r4, #0
    19da:	4313      	orrs	r3, r2
    19dc:	075a      	lsls	r2, r3, #29
    19de:	d004      	beq.n	19ea <__aeabi_fsub+0x9a>
    19e0:	220f      	movs	r2, #15
    19e2:	401a      	ands	r2, r3
    19e4:	2a04      	cmp	r2, #4
    19e6:	d000      	beq.n	19ea <__aeabi_fsub+0x9a>
    19e8:	3304      	adds	r3, #4
    19ea:	015a      	lsls	r2, r3, #5
    19ec:	d527      	bpl.n	1a3e <__aeabi_fsub+0xee>
    19ee:	3401      	adds	r4, #1
    19f0:	2cff      	cmp	r4, #255	; 0xff
    19f2:	d100      	bne.n	19f6 <__aeabi_fsub+0xa6>
    19f4:	e079      	b.n	1aea <__aeabi_fsub+0x19a>
    19f6:	2201      	movs	r2, #1
    19f8:	019b      	lsls	r3, r3, #6
    19fa:	0a5b      	lsrs	r3, r3, #9
    19fc:	b2e4      	uxtb	r4, r4
    19fe:	402a      	ands	r2, r5
    1a00:	025b      	lsls	r3, r3, #9
    1a02:	05e4      	lsls	r4, r4, #23
    1a04:	0a58      	lsrs	r0, r3, #9
    1a06:	07d2      	lsls	r2, r2, #31
    1a08:	4320      	orrs	r0, r4
    1a0a:	4310      	orrs	r0, r2
    1a0c:	bc1c      	pop	{r2, r3, r4}
    1a0e:	4690      	mov	r8, r2
    1a10:	4699      	mov	r9, r3
    1a12:	46a2      	mov	sl, r4
    1a14:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1a16:	2cff      	cmp	r4, #255	; 0xff
    1a18:	d0e0      	beq.n	19dc <__aeabi_fsub+0x8c>
    1a1a:	2180      	movs	r1, #128	; 0x80
    1a1c:	04c9      	lsls	r1, r1, #19
    1a1e:	430e      	orrs	r6, r1
    1a20:	2a1b      	cmp	r2, #27
    1a22:	dc7b      	bgt.n	1b1c <__aeabi_fsub+0x1cc>
    1a24:	0031      	movs	r1, r6
    1a26:	2020      	movs	r0, #32
    1a28:	40d1      	lsrs	r1, r2
    1a2a:	1a82      	subs	r2, r0, r2
    1a2c:	4096      	lsls	r6, r2
    1a2e:	1e72      	subs	r2, r6, #1
    1a30:	4196      	sbcs	r6, r2
    1a32:	430e      	orrs	r6, r1
    1a34:	1b9b      	subs	r3, r3, r6
    1a36:	015a      	lsls	r2, r3, #5
    1a38:	d4ba      	bmi.n	19b0 <__aeabi_fsub+0x60>
    1a3a:	075a      	lsls	r2, r3, #29
    1a3c:	d1d0      	bne.n	19e0 <__aeabi_fsub+0x90>
    1a3e:	2201      	movs	r2, #1
    1a40:	08df      	lsrs	r7, r3, #3
    1a42:	402a      	ands	r2, r5
    1a44:	2cff      	cmp	r4, #255	; 0xff
    1a46:	d133      	bne.n	1ab0 <__aeabi_fsub+0x160>
    1a48:	2f00      	cmp	r7, #0
    1a4a:	d100      	bne.n	1a4e <__aeabi_fsub+0xfe>
    1a4c:	e0a8      	b.n	1ba0 <__aeabi_fsub+0x250>
    1a4e:	2380      	movs	r3, #128	; 0x80
    1a50:	03db      	lsls	r3, r3, #15
    1a52:	433b      	orrs	r3, r7
    1a54:	025b      	lsls	r3, r3, #9
    1a56:	0a5b      	lsrs	r3, r3, #9
    1a58:	24ff      	movs	r4, #255	; 0xff
    1a5a:	e7d1      	b.n	1a00 <__aeabi_fsub+0xb0>
    1a5c:	1a21      	subs	r1, r4, r0
    1a5e:	2900      	cmp	r1, #0
    1a60:	dd4c      	ble.n	1afc <__aeabi_fsub+0x1ac>
    1a62:	2800      	cmp	r0, #0
    1a64:	d02a      	beq.n	1abc <__aeabi_fsub+0x16c>
    1a66:	2cff      	cmp	r4, #255	; 0xff
    1a68:	d0b8      	beq.n	19dc <__aeabi_fsub+0x8c>
    1a6a:	2080      	movs	r0, #128	; 0x80
    1a6c:	04c0      	lsls	r0, r0, #19
    1a6e:	4306      	orrs	r6, r0
    1a70:	291b      	cmp	r1, #27
    1a72:	dd00      	ble.n	1a76 <__aeabi_fsub+0x126>
    1a74:	e0af      	b.n	1bd6 <__aeabi_fsub+0x286>
    1a76:	0030      	movs	r0, r6
    1a78:	2720      	movs	r7, #32
    1a7a:	40c8      	lsrs	r0, r1
    1a7c:	1a79      	subs	r1, r7, r1
    1a7e:	408e      	lsls	r6, r1
    1a80:	1e71      	subs	r1, r6, #1
    1a82:	418e      	sbcs	r6, r1
    1a84:	4306      	orrs	r6, r0
    1a86:	199b      	adds	r3, r3, r6
    1a88:	0159      	lsls	r1, r3, #5
    1a8a:	d5d6      	bpl.n	1a3a <__aeabi_fsub+0xea>
    1a8c:	3401      	adds	r4, #1
    1a8e:	2cff      	cmp	r4, #255	; 0xff
    1a90:	d100      	bne.n	1a94 <__aeabi_fsub+0x144>
    1a92:	e085      	b.n	1ba0 <__aeabi_fsub+0x250>
    1a94:	2201      	movs	r2, #1
    1a96:	497a      	ldr	r1, [pc, #488]	; (1c80 <__aeabi_fsub+0x330>)
    1a98:	401a      	ands	r2, r3
    1a9a:	085b      	lsrs	r3, r3, #1
    1a9c:	400b      	ands	r3, r1
    1a9e:	4313      	orrs	r3, r2
    1aa0:	e79c      	b.n	19dc <__aeabi_fsub+0x8c>
    1aa2:	2e00      	cmp	r6, #0
    1aa4:	d000      	beq.n	1aa8 <__aeabi_fsub+0x158>
    1aa6:	e770      	b.n	198a <__aeabi_fsub+0x3a>
    1aa8:	e76b      	b.n	1982 <__aeabi_fsub+0x32>
    1aaa:	1e3b      	subs	r3, r7, #0
    1aac:	d1c5      	bne.n	1a3a <__aeabi_fsub+0xea>
    1aae:	2200      	movs	r2, #0
    1ab0:	027b      	lsls	r3, r7, #9
    1ab2:	0a5b      	lsrs	r3, r3, #9
    1ab4:	b2e4      	uxtb	r4, r4
    1ab6:	e7a3      	b.n	1a00 <__aeabi_fsub+0xb0>
    1ab8:	0014      	movs	r4, r2
    1aba:	e78f      	b.n	19dc <__aeabi_fsub+0x8c>
    1abc:	2e00      	cmp	r6, #0
    1abe:	d04d      	beq.n	1b5c <__aeabi_fsub+0x20c>
    1ac0:	1e48      	subs	r0, r1, #1
    1ac2:	2800      	cmp	r0, #0
    1ac4:	d157      	bne.n	1b76 <__aeabi_fsub+0x226>
    1ac6:	199b      	adds	r3, r3, r6
    1ac8:	2401      	movs	r4, #1
    1aca:	015a      	lsls	r2, r3, #5
    1acc:	d5b5      	bpl.n	1a3a <__aeabi_fsub+0xea>
    1ace:	2402      	movs	r4, #2
    1ad0:	e7e0      	b.n	1a94 <__aeabi_fsub+0x144>
    1ad2:	2a00      	cmp	r2, #0
    1ad4:	d125      	bne.n	1b22 <__aeabi_fsub+0x1d2>
    1ad6:	1c62      	adds	r2, r4, #1
    1ad8:	b2d2      	uxtb	r2, r2
    1ada:	2a01      	cmp	r2, #1
    1adc:	dd72      	ble.n	1bc4 <__aeabi_fsub+0x274>
    1ade:	1b9f      	subs	r7, r3, r6
    1ae0:	017a      	lsls	r2, r7, #5
    1ae2:	d535      	bpl.n	1b50 <__aeabi_fsub+0x200>
    1ae4:	1af7      	subs	r7, r6, r3
    1ae6:	000d      	movs	r5, r1
    1ae8:	e764      	b.n	19b4 <__aeabi_fsub+0x64>
    1aea:	2201      	movs	r2, #1
    1aec:	2300      	movs	r3, #0
    1aee:	402a      	ands	r2, r5
    1af0:	e786      	b.n	1a00 <__aeabi_fsub+0xb0>
    1af2:	003b      	movs	r3, r7
    1af4:	4a63      	ldr	r2, [pc, #396]	; (1c84 <__aeabi_fsub+0x334>)
    1af6:	1a24      	subs	r4, r4, r0
    1af8:	4013      	ands	r3, r2
    1afa:	e76f      	b.n	19dc <__aeabi_fsub+0x8c>
    1afc:	2900      	cmp	r1, #0
    1afe:	d16c      	bne.n	1bda <__aeabi_fsub+0x28a>
    1b00:	1c61      	adds	r1, r4, #1
    1b02:	b2c8      	uxtb	r0, r1
    1b04:	2801      	cmp	r0, #1
    1b06:	dd4e      	ble.n	1ba6 <__aeabi_fsub+0x256>
    1b08:	29ff      	cmp	r1, #255	; 0xff
    1b0a:	d049      	beq.n	1ba0 <__aeabi_fsub+0x250>
    1b0c:	199b      	adds	r3, r3, r6
    1b0e:	085b      	lsrs	r3, r3, #1
    1b10:	000c      	movs	r4, r1
    1b12:	e763      	b.n	19dc <__aeabi_fsub+0x8c>
    1b14:	2aff      	cmp	r2, #255	; 0xff
    1b16:	d041      	beq.n	1b9c <__aeabi_fsub+0x24c>
    1b18:	000a      	movs	r2, r1
    1b1a:	e781      	b.n	1a20 <__aeabi_fsub+0xd0>
    1b1c:	2601      	movs	r6, #1
    1b1e:	1b9b      	subs	r3, r3, r6
    1b20:	e789      	b.n	1a36 <__aeabi_fsub+0xe6>
    1b22:	2c00      	cmp	r4, #0
    1b24:	d01c      	beq.n	1b60 <__aeabi_fsub+0x210>
    1b26:	28ff      	cmp	r0, #255	; 0xff
    1b28:	d021      	beq.n	1b6e <__aeabi_fsub+0x21e>
    1b2a:	2480      	movs	r4, #128	; 0x80
    1b2c:	04e4      	lsls	r4, r4, #19
    1b2e:	4252      	negs	r2, r2
    1b30:	4323      	orrs	r3, r4
    1b32:	2a1b      	cmp	r2, #27
    1b34:	dd00      	ble.n	1b38 <__aeabi_fsub+0x1e8>
    1b36:	e096      	b.n	1c66 <__aeabi_fsub+0x316>
    1b38:	001c      	movs	r4, r3
    1b3a:	2520      	movs	r5, #32
    1b3c:	40d4      	lsrs	r4, r2
    1b3e:	1aaa      	subs	r2, r5, r2
    1b40:	4093      	lsls	r3, r2
    1b42:	1e5a      	subs	r2, r3, #1
    1b44:	4193      	sbcs	r3, r2
    1b46:	4323      	orrs	r3, r4
    1b48:	1af3      	subs	r3, r6, r3
    1b4a:	0004      	movs	r4, r0
    1b4c:	000d      	movs	r5, r1
    1b4e:	e72d      	b.n	19ac <__aeabi_fsub+0x5c>
    1b50:	2f00      	cmp	r7, #0
    1b52:	d000      	beq.n	1b56 <__aeabi_fsub+0x206>
    1b54:	e72e      	b.n	19b4 <__aeabi_fsub+0x64>
    1b56:	2200      	movs	r2, #0
    1b58:	2400      	movs	r4, #0
    1b5a:	e7a9      	b.n	1ab0 <__aeabi_fsub+0x160>
    1b5c:	000c      	movs	r4, r1
    1b5e:	e73d      	b.n	19dc <__aeabi_fsub+0x8c>
    1b60:	2b00      	cmp	r3, #0
    1b62:	d058      	beq.n	1c16 <__aeabi_fsub+0x2c6>
    1b64:	43d2      	mvns	r2, r2
    1b66:	2a00      	cmp	r2, #0
    1b68:	d0ee      	beq.n	1b48 <__aeabi_fsub+0x1f8>
    1b6a:	28ff      	cmp	r0, #255	; 0xff
    1b6c:	d1e1      	bne.n	1b32 <__aeabi_fsub+0x1e2>
    1b6e:	0033      	movs	r3, r6
    1b70:	24ff      	movs	r4, #255	; 0xff
    1b72:	000d      	movs	r5, r1
    1b74:	e732      	b.n	19dc <__aeabi_fsub+0x8c>
    1b76:	29ff      	cmp	r1, #255	; 0xff
    1b78:	d010      	beq.n	1b9c <__aeabi_fsub+0x24c>
    1b7a:	0001      	movs	r1, r0
    1b7c:	e778      	b.n	1a70 <__aeabi_fsub+0x120>
    1b7e:	2b00      	cmp	r3, #0
    1b80:	d06e      	beq.n	1c60 <__aeabi_fsub+0x310>
    1b82:	24ff      	movs	r4, #255	; 0xff
    1b84:	2e00      	cmp	r6, #0
    1b86:	d100      	bne.n	1b8a <__aeabi_fsub+0x23a>
    1b88:	e728      	b.n	19dc <__aeabi_fsub+0x8c>
    1b8a:	2280      	movs	r2, #128	; 0x80
    1b8c:	4651      	mov	r1, sl
    1b8e:	03d2      	lsls	r2, r2, #15
    1b90:	4211      	tst	r1, r2
    1b92:	d003      	beq.n	1b9c <__aeabi_fsub+0x24c>
    1b94:	4661      	mov	r1, ip
    1b96:	4211      	tst	r1, r2
    1b98:	d100      	bne.n	1b9c <__aeabi_fsub+0x24c>
    1b9a:	0033      	movs	r3, r6
    1b9c:	24ff      	movs	r4, #255	; 0xff
    1b9e:	e71d      	b.n	19dc <__aeabi_fsub+0x8c>
    1ba0:	24ff      	movs	r4, #255	; 0xff
    1ba2:	2300      	movs	r3, #0
    1ba4:	e72c      	b.n	1a00 <__aeabi_fsub+0xb0>
    1ba6:	2c00      	cmp	r4, #0
    1ba8:	d1e9      	bne.n	1b7e <__aeabi_fsub+0x22e>
    1baa:	2b00      	cmp	r3, #0
    1bac:	d063      	beq.n	1c76 <__aeabi_fsub+0x326>
    1bae:	2e00      	cmp	r6, #0
    1bb0:	d100      	bne.n	1bb4 <__aeabi_fsub+0x264>
    1bb2:	e713      	b.n	19dc <__aeabi_fsub+0x8c>
    1bb4:	199b      	adds	r3, r3, r6
    1bb6:	015a      	lsls	r2, r3, #5
    1bb8:	d400      	bmi.n	1bbc <__aeabi_fsub+0x26c>
    1bba:	e73e      	b.n	1a3a <__aeabi_fsub+0xea>
    1bbc:	4a31      	ldr	r2, [pc, #196]	; (1c84 <__aeabi_fsub+0x334>)
    1bbe:	000c      	movs	r4, r1
    1bc0:	4013      	ands	r3, r2
    1bc2:	e70b      	b.n	19dc <__aeabi_fsub+0x8c>
    1bc4:	2c00      	cmp	r4, #0
    1bc6:	d11e      	bne.n	1c06 <__aeabi_fsub+0x2b6>
    1bc8:	2b00      	cmp	r3, #0
    1bca:	d12f      	bne.n	1c2c <__aeabi_fsub+0x2dc>
    1bcc:	2e00      	cmp	r6, #0
    1bce:	d04f      	beq.n	1c70 <__aeabi_fsub+0x320>
    1bd0:	0033      	movs	r3, r6
    1bd2:	000d      	movs	r5, r1
    1bd4:	e702      	b.n	19dc <__aeabi_fsub+0x8c>
    1bd6:	2601      	movs	r6, #1
    1bd8:	e755      	b.n	1a86 <__aeabi_fsub+0x136>
    1bda:	2c00      	cmp	r4, #0
    1bdc:	d11f      	bne.n	1c1e <__aeabi_fsub+0x2ce>
    1bde:	2b00      	cmp	r3, #0
    1be0:	d043      	beq.n	1c6a <__aeabi_fsub+0x31a>
    1be2:	43c9      	mvns	r1, r1
    1be4:	2900      	cmp	r1, #0
    1be6:	d00b      	beq.n	1c00 <__aeabi_fsub+0x2b0>
    1be8:	28ff      	cmp	r0, #255	; 0xff
    1bea:	d039      	beq.n	1c60 <__aeabi_fsub+0x310>
    1bec:	291b      	cmp	r1, #27
    1bee:	dc44      	bgt.n	1c7a <__aeabi_fsub+0x32a>
    1bf0:	001c      	movs	r4, r3
    1bf2:	2720      	movs	r7, #32
    1bf4:	40cc      	lsrs	r4, r1
    1bf6:	1a79      	subs	r1, r7, r1
    1bf8:	408b      	lsls	r3, r1
    1bfa:	1e59      	subs	r1, r3, #1
    1bfc:	418b      	sbcs	r3, r1
    1bfe:	4323      	orrs	r3, r4
    1c00:	199b      	adds	r3, r3, r6
    1c02:	0004      	movs	r4, r0
    1c04:	e740      	b.n	1a88 <__aeabi_fsub+0x138>
    1c06:	2b00      	cmp	r3, #0
    1c08:	d11a      	bne.n	1c40 <__aeabi_fsub+0x2f0>
    1c0a:	2e00      	cmp	r6, #0
    1c0c:	d124      	bne.n	1c58 <__aeabi_fsub+0x308>
    1c0e:	2780      	movs	r7, #128	; 0x80
    1c10:	2200      	movs	r2, #0
    1c12:	03ff      	lsls	r7, r7, #15
    1c14:	e71b      	b.n	1a4e <__aeabi_fsub+0xfe>
    1c16:	0033      	movs	r3, r6
    1c18:	0004      	movs	r4, r0
    1c1a:	000d      	movs	r5, r1
    1c1c:	e6de      	b.n	19dc <__aeabi_fsub+0x8c>
    1c1e:	28ff      	cmp	r0, #255	; 0xff
    1c20:	d01e      	beq.n	1c60 <__aeabi_fsub+0x310>
    1c22:	2480      	movs	r4, #128	; 0x80
    1c24:	04e4      	lsls	r4, r4, #19
    1c26:	4249      	negs	r1, r1
    1c28:	4323      	orrs	r3, r4
    1c2a:	e7df      	b.n	1bec <__aeabi_fsub+0x29c>
    1c2c:	2e00      	cmp	r6, #0
    1c2e:	d100      	bne.n	1c32 <__aeabi_fsub+0x2e2>
    1c30:	e6d4      	b.n	19dc <__aeabi_fsub+0x8c>
    1c32:	1b9f      	subs	r7, r3, r6
    1c34:	017a      	lsls	r2, r7, #5
    1c36:	d400      	bmi.n	1c3a <__aeabi_fsub+0x2ea>
    1c38:	e737      	b.n	1aaa <__aeabi_fsub+0x15a>
    1c3a:	1af3      	subs	r3, r6, r3
    1c3c:	000d      	movs	r5, r1
    1c3e:	e6cd      	b.n	19dc <__aeabi_fsub+0x8c>
    1c40:	24ff      	movs	r4, #255	; 0xff
    1c42:	2e00      	cmp	r6, #0
    1c44:	d100      	bne.n	1c48 <__aeabi_fsub+0x2f8>
    1c46:	e6c9      	b.n	19dc <__aeabi_fsub+0x8c>
    1c48:	2280      	movs	r2, #128	; 0x80
    1c4a:	4650      	mov	r0, sl
    1c4c:	03d2      	lsls	r2, r2, #15
    1c4e:	4210      	tst	r0, r2
    1c50:	d0a4      	beq.n	1b9c <__aeabi_fsub+0x24c>
    1c52:	4660      	mov	r0, ip
    1c54:	4210      	tst	r0, r2
    1c56:	d1a1      	bne.n	1b9c <__aeabi_fsub+0x24c>
    1c58:	0033      	movs	r3, r6
    1c5a:	000d      	movs	r5, r1
    1c5c:	24ff      	movs	r4, #255	; 0xff
    1c5e:	e6bd      	b.n	19dc <__aeabi_fsub+0x8c>
    1c60:	0033      	movs	r3, r6
    1c62:	24ff      	movs	r4, #255	; 0xff
    1c64:	e6ba      	b.n	19dc <__aeabi_fsub+0x8c>
    1c66:	2301      	movs	r3, #1
    1c68:	e76e      	b.n	1b48 <__aeabi_fsub+0x1f8>
    1c6a:	0033      	movs	r3, r6
    1c6c:	0004      	movs	r4, r0
    1c6e:	e6b5      	b.n	19dc <__aeabi_fsub+0x8c>
    1c70:	2700      	movs	r7, #0
    1c72:	2200      	movs	r2, #0
    1c74:	e71c      	b.n	1ab0 <__aeabi_fsub+0x160>
    1c76:	0033      	movs	r3, r6
    1c78:	e6b0      	b.n	19dc <__aeabi_fsub+0x8c>
    1c7a:	2301      	movs	r3, #1
    1c7c:	e7c0      	b.n	1c00 <__aeabi_fsub+0x2b0>
    1c7e:	46c0      	nop			; (mov r8, r8)
    1c80:	7dffffff 	.word	0x7dffffff
    1c84:	fbffffff 	.word	0xfbffffff

00001c88 <__aeabi_f2iz>:
    1c88:	0241      	lsls	r1, r0, #9
    1c8a:	0043      	lsls	r3, r0, #1
    1c8c:	0fc2      	lsrs	r2, r0, #31
    1c8e:	0a49      	lsrs	r1, r1, #9
    1c90:	0e1b      	lsrs	r3, r3, #24
    1c92:	2000      	movs	r0, #0
    1c94:	2b7e      	cmp	r3, #126	; 0x7e
    1c96:	dd0d      	ble.n	1cb4 <__aeabi_f2iz+0x2c>
    1c98:	2b9d      	cmp	r3, #157	; 0x9d
    1c9a:	dc0c      	bgt.n	1cb6 <__aeabi_f2iz+0x2e>
    1c9c:	2080      	movs	r0, #128	; 0x80
    1c9e:	0400      	lsls	r0, r0, #16
    1ca0:	4301      	orrs	r1, r0
    1ca2:	2b95      	cmp	r3, #149	; 0x95
    1ca4:	dc0a      	bgt.n	1cbc <__aeabi_f2iz+0x34>
    1ca6:	2096      	movs	r0, #150	; 0x96
    1ca8:	1ac3      	subs	r3, r0, r3
    1caa:	40d9      	lsrs	r1, r3
    1cac:	4248      	negs	r0, r1
    1cae:	2a00      	cmp	r2, #0
    1cb0:	d100      	bne.n	1cb4 <__aeabi_f2iz+0x2c>
    1cb2:	0008      	movs	r0, r1
    1cb4:	4770      	bx	lr
    1cb6:	4b03      	ldr	r3, [pc, #12]	; (1cc4 <__aeabi_f2iz+0x3c>)
    1cb8:	18d0      	adds	r0, r2, r3
    1cba:	e7fb      	b.n	1cb4 <__aeabi_f2iz+0x2c>
    1cbc:	3b96      	subs	r3, #150	; 0x96
    1cbe:	4099      	lsls	r1, r3
    1cc0:	e7f4      	b.n	1cac <__aeabi_f2iz+0x24>
    1cc2:	46c0      	nop			; (mov r8, r8)
    1cc4:	7fffffff 	.word	0x7fffffff

00001cc8 <__aeabi_dadd>:
    1cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1cca:	4645      	mov	r5, r8
    1ccc:	46de      	mov	lr, fp
    1cce:	4657      	mov	r7, sl
    1cd0:	464e      	mov	r6, r9
    1cd2:	030c      	lsls	r4, r1, #12
    1cd4:	b5e0      	push	{r5, r6, r7, lr}
    1cd6:	004e      	lsls	r6, r1, #1
    1cd8:	0fc9      	lsrs	r1, r1, #31
    1cda:	4688      	mov	r8, r1
    1cdc:	000d      	movs	r5, r1
    1cde:	0a61      	lsrs	r1, r4, #9
    1ce0:	0f44      	lsrs	r4, r0, #29
    1ce2:	430c      	orrs	r4, r1
    1ce4:	00c7      	lsls	r7, r0, #3
    1ce6:	0319      	lsls	r1, r3, #12
    1ce8:	0058      	lsls	r0, r3, #1
    1cea:	0fdb      	lsrs	r3, r3, #31
    1cec:	469b      	mov	fp, r3
    1cee:	0a4b      	lsrs	r3, r1, #9
    1cf0:	0f51      	lsrs	r1, r2, #29
    1cf2:	430b      	orrs	r3, r1
    1cf4:	0d76      	lsrs	r6, r6, #21
    1cf6:	0d40      	lsrs	r0, r0, #21
    1cf8:	0019      	movs	r1, r3
    1cfa:	00d2      	lsls	r2, r2, #3
    1cfc:	45d8      	cmp	r8, fp
    1cfe:	d100      	bne.n	1d02 <__aeabi_dadd+0x3a>
    1d00:	e0ae      	b.n	1e60 <__aeabi_dadd+0x198>
    1d02:	1a35      	subs	r5, r6, r0
    1d04:	2d00      	cmp	r5, #0
    1d06:	dc00      	bgt.n	1d0a <__aeabi_dadd+0x42>
    1d08:	e0f6      	b.n	1ef8 <__aeabi_dadd+0x230>
    1d0a:	2800      	cmp	r0, #0
    1d0c:	d10f      	bne.n	1d2e <__aeabi_dadd+0x66>
    1d0e:	4313      	orrs	r3, r2
    1d10:	d100      	bne.n	1d14 <__aeabi_dadd+0x4c>
    1d12:	e0db      	b.n	1ecc <__aeabi_dadd+0x204>
    1d14:	1e6b      	subs	r3, r5, #1
    1d16:	2b00      	cmp	r3, #0
    1d18:	d000      	beq.n	1d1c <__aeabi_dadd+0x54>
    1d1a:	e137      	b.n	1f8c <__aeabi_dadd+0x2c4>
    1d1c:	1aba      	subs	r2, r7, r2
    1d1e:	4297      	cmp	r7, r2
    1d20:	41bf      	sbcs	r7, r7
    1d22:	1a64      	subs	r4, r4, r1
    1d24:	427f      	negs	r7, r7
    1d26:	1be4      	subs	r4, r4, r7
    1d28:	2601      	movs	r6, #1
    1d2a:	0017      	movs	r7, r2
    1d2c:	e024      	b.n	1d78 <__aeabi_dadd+0xb0>
    1d2e:	4bc6      	ldr	r3, [pc, #792]	; (2048 <STACK_SIZE+0x48>)
    1d30:	429e      	cmp	r6, r3
    1d32:	d04d      	beq.n	1dd0 <__aeabi_dadd+0x108>
    1d34:	2380      	movs	r3, #128	; 0x80
    1d36:	041b      	lsls	r3, r3, #16
    1d38:	4319      	orrs	r1, r3
    1d3a:	2d38      	cmp	r5, #56	; 0x38
    1d3c:	dd00      	ble.n	1d40 <__aeabi_dadd+0x78>
    1d3e:	e107      	b.n	1f50 <__aeabi_dadd+0x288>
    1d40:	2d1f      	cmp	r5, #31
    1d42:	dd00      	ble.n	1d46 <__aeabi_dadd+0x7e>
    1d44:	e138      	b.n	1fb8 <__aeabi_dadd+0x2f0>
    1d46:	2020      	movs	r0, #32
    1d48:	1b43      	subs	r3, r0, r5
    1d4a:	469a      	mov	sl, r3
    1d4c:	000b      	movs	r3, r1
    1d4e:	4650      	mov	r0, sl
    1d50:	4083      	lsls	r3, r0
    1d52:	4699      	mov	r9, r3
    1d54:	0013      	movs	r3, r2
    1d56:	4648      	mov	r0, r9
    1d58:	40eb      	lsrs	r3, r5
    1d5a:	4318      	orrs	r0, r3
    1d5c:	0003      	movs	r3, r0
    1d5e:	4650      	mov	r0, sl
    1d60:	4082      	lsls	r2, r0
    1d62:	1e50      	subs	r0, r2, #1
    1d64:	4182      	sbcs	r2, r0
    1d66:	40e9      	lsrs	r1, r5
    1d68:	431a      	orrs	r2, r3
    1d6a:	1aba      	subs	r2, r7, r2
    1d6c:	1a61      	subs	r1, r4, r1
    1d6e:	4297      	cmp	r7, r2
    1d70:	41a4      	sbcs	r4, r4
    1d72:	0017      	movs	r7, r2
    1d74:	4264      	negs	r4, r4
    1d76:	1b0c      	subs	r4, r1, r4
    1d78:	0223      	lsls	r3, r4, #8
    1d7a:	d562      	bpl.n	1e42 <__aeabi_dadd+0x17a>
    1d7c:	0264      	lsls	r4, r4, #9
    1d7e:	0a65      	lsrs	r5, r4, #9
    1d80:	2d00      	cmp	r5, #0
    1d82:	d100      	bne.n	1d86 <__aeabi_dadd+0xbe>
    1d84:	e0df      	b.n	1f46 <__aeabi_dadd+0x27e>
    1d86:	0028      	movs	r0, r5
    1d88:	f001 fdee 	bl	3968 <__clzsi2>
    1d8c:	0003      	movs	r3, r0
    1d8e:	3b08      	subs	r3, #8
    1d90:	2b1f      	cmp	r3, #31
    1d92:	dd00      	ble.n	1d96 <__aeabi_dadd+0xce>
    1d94:	e0d2      	b.n	1f3c <__aeabi_dadd+0x274>
    1d96:	2220      	movs	r2, #32
    1d98:	003c      	movs	r4, r7
    1d9a:	1ad2      	subs	r2, r2, r3
    1d9c:	409d      	lsls	r5, r3
    1d9e:	40d4      	lsrs	r4, r2
    1da0:	409f      	lsls	r7, r3
    1da2:	4325      	orrs	r5, r4
    1da4:	429e      	cmp	r6, r3
    1da6:	dd00      	ble.n	1daa <__aeabi_dadd+0xe2>
    1da8:	e0c4      	b.n	1f34 <__aeabi_dadd+0x26c>
    1daa:	1b9e      	subs	r6, r3, r6
    1dac:	1c73      	adds	r3, r6, #1
    1dae:	2b1f      	cmp	r3, #31
    1db0:	dd00      	ble.n	1db4 <__aeabi_dadd+0xec>
    1db2:	e0f1      	b.n	1f98 <__aeabi_dadd+0x2d0>
    1db4:	2220      	movs	r2, #32
    1db6:	0038      	movs	r0, r7
    1db8:	0029      	movs	r1, r5
    1dba:	1ad2      	subs	r2, r2, r3
    1dbc:	40d8      	lsrs	r0, r3
    1dbe:	4091      	lsls	r1, r2
    1dc0:	4097      	lsls	r7, r2
    1dc2:	002c      	movs	r4, r5
    1dc4:	4301      	orrs	r1, r0
    1dc6:	1e78      	subs	r0, r7, #1
    1dc8:	4187      	sbcs	r7, r0
    1dca:	40dc      	lsrs	r4, r3
    1dcc:	2600      	movs	r6, #0
    1dce:	430f      	orrs	r7, r1
    1dd0:	077b      	lsls	r3, r7, #29
    1dd2:	d009      	beq.n	1de8 <__aeabi_dadd+0x120>
    1dd4:	230f      	movs	r3, #15
    1dd6:	403b      	ands	r3, r7
    1dd8:	2b04      	cmp	r3, #4
    1dda:	d005      	beq.n	1de8 <__aeabi_dadd+0x120>
    1ddc:	1d3b      	adds	r3, r7, #4
    1dde:	42bb      	cmp	r3, r7
    1de0:	41bf      	sbcs	r7, r7
    1de2:	427f      	negs	r7, r7
    1de4:	19e4      	adds	r4, r4, r7
    1de6:	001f      	movs	r7, r3
    1de8:	0223      	lsls	r3, r4, #8
    1dea:	d52c      	bpl.n	1e46 <__aeabi_dadd+0x17e>
    1dec:	4b96      	ldr	r3, [pc, #600]	; (2048 <STACK_SIZE+0x48>)
    1dee:	3601      	adds	r6, #1
    1df0:	429e      	cmp	r6, r3
    1df2:	d100      	bne.n	1df6 <__aeabi_dadd+0x12e>
    1df4:	e09a      	b.n	1f2c <__aeabi_dadd+0x264>
    1df6:	4645      	mov	r5, r8
    1df8:	4b94      	ldr	r3, [pc, #592]	; (204c <STACK_SIZE+0x4c>)
    1dfa:	08ff      	lsrs	r7, r7, #3
    1dfc:	401c      	ands	r4, r3
    1dfe:	0760      	lsls	r0, r4, #29
    1e00:	0576      	lsls	r6, r6, #21
    1e02:	0264      	lsls	r4, r4, #9
    1e04:	4307      	orrs	r7, r0
    1e06:	0b24      	lsrs	r4, r4, #12
    1e08:	0d76      	lsrs	r6, r6, #21
    1e0a:	2100      	movs	r1, #0
    1e0c:	0324      	lsls	r4, r4, #12
    1e0e:	0b23      	lsrs	r3, r4, #12
    1e10:	0d0c      	lsrs	r4, r1, #20
    1e12:	4a8f      	ldr	r2, [pc, #572]	; (2050 <STACK_SIZE+0x50>)
    1e14:	0524      	lsls	r4, r4, #20
    1e16:	431c      	orrs	r4, r3
    1e18:	4014      	ands	r4, r2
    1e1a:	0533      	lsls	r3, r6, #20
    1e1c:	4323      	orrs	r3, r4
    1e1e:	005b      	lsls	r3, r3, #1
    1e20:	07ed      	lsls	r5, r5, #31
    1e22:	085b      	lsrs	r3, r3, #1
    1e24:	432b      	orrs	r3, r5
    1e26:	0038      	movs	r0, r7
    1e28:	0019      	movs	r1, r3
    1e2a:	bc3c      	pop	{r2, r3, r4, r5}
    1e2c:	4690      	mov	r8, r2
    1e2e:	4699      	mov	r9, r3
    1e30:	46a2      	mov	sl, r4
    1e32:	46ab      	mov	fp, r5
    1e34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1e36:	4664      	mov	r4, ip
    1e38:	4304      	orrs	r4, r0
    1e3a:	d100      	bne.n	1e3e <__aeabi_dadd+0x176>
    1e3c:	e211      	b.n	2262 <STACK_SIZE+0x262>
    1e3e:	0004      	movs	r4, r0
    1e40:	4667      	mov	r7, ip
    1e42:	077b      	lsls	r3, r7, #29
    1e44:	d1c6      	bne.n	1dd4 <__aeabi_dadd+0x10c>
    1e46:	4645      	mov	r5, r8
    1e48:	0760      	lsls	r0, r4, #29
    1e4a:	08ff      	lsrs	r7, r7, #3
    1e4c:	4307      	orrs	r7, r0
    1e4e:	08e4      	lsrs	r4, r4, #3
    1e50:	4b7d      	ldr	r3, [pc, #500]	; (2048 <STACK_SIZE+0x48>)
    1e52:	429e      	cmp	r6, r3
    1e54:	d030      	beq.n	1eb8 <__aeabi_dadd+0x1f0>
    1e56:	0324      	lsls	r4, r4, #12
    1e58:	0576      	lsls	r6, r6, #21
    1e5a:	0b24      	lsrs	r4, r4, #12
    1e5c:	0d76      	lsrs	r6, r6, #21
    1e5e:	e7d4      	b.n	1e0a <__aeabi_dadd+0x142>
    1e60:	1a33      	subs	r3, r6, r0
    1e62:	469a      	mov	sl, r3
    1e64:	2b00      	cmp	r3, #0
    1e66:	dd78      	ble.n	1f5a <__aeabi_dadd+0x292>
    1e68:	2800      	cmp	r0, #0
    1e6a:	d031      	beq.n	1ed0 <__aeabi_dadd+0x208>
    1e6c:	4876      	ldr	r0, [pc, #472]	; (2048 <STACK_SIZE+0x48>)
    1e6e:	4286      	cmp	r6, r0
    1e70:	d0ae      	beq.n	1dd0 <__aeabi_dadd+0x108>
    1e72:	2080      	movs	r0, #128	; 0x80
    1e74:	0400      	lsls	r0, r0, #16
    1e76:	4301      	orrs	r1, r0
    1e78:	4653      	mov	r3, sl
    1e7a:	2b38      	cmp	r3, #56	; 0x38
    1e7c:	dc00      	bgt.n	1e80 <__aeabi_dadd+0x1b8>
    1e7e:	e0e9      	b.n	2054 <STACK_SIZE+0x54>
    1e80:	430a      	orrs	r2, r1
    1e82:	1e51      	subs	r1, r2, #1
    1e84:	418a      	sbcs	r2, r1
    1e86:	2100      	movs	r1, #0
    1e88:	19d2      	adds	r2, r2, r7
    1e8a:	42ba      	cmp	r2, r7
    1e8c:	41bf      	sbcs	r7, r7
    1e8e:	1909      	adds	r1, r1, r4
    1e90:	427c      	negs	r4, r7
    1e92:	0017      	movs	r7, r2
    1e94:	190c      	adds	r4, r1, r4
    1e96:	0223      	lsls	r3, r4, #8
    1e98:	d5d3      	bpl.n	1e42 <__aeabi_dadd+0x17a>
    1e9a:	4b6b      	ldr	r3, [pc, #428]	; (2048 <STACK_SIZE+0x48>)
    1e9c:	3601      	adds	r6, #1
    1e9e:	429e      	cmp	r6, r3
    1ea0:	d100      	bne.n	1ea4 <__aeabi_dadd+0x1dc>
    1ea2:	e13a      	b.n	211a <STACK_SIZE+0x11a>
    1ea4:	2001      	movs	r0, #1
    1ea6:	4b69      	ldr	r3, [pc, #420]	; (204c <STACK_SIZE+0x4c>)
    1ea8:	401c      	ands	r4, r3
    1eaa:	087b      	lsrs	r3, r7, #1
    1eac:	4007      	ands	r7, r0
    1eae:	431f      	orrs	r7, r3
    1eb0:	07e0      	lsls	r0, r4, #31
    1eb2:	4307      	orrs	r7, r0
    1eb4:	0864      	lsrs	r4, r4, #1
    1eb6:	e78b      	b.n	1dd0 <__aeabi_dadd+0x108>
    1eb8:	0023      	movs	r3, r4
    1eba:	433b      	orrs	r3, r7
    1ebc:	d100      	bne.n	1ec0 <__aeabi_dadd+0x1f8>
    1ebe:	e1cb      	b.n	2258 <STACK_SIZE+0x258>
    1ec0:	2280      	movs	r2, #128	; 0x80
    1ec2:	0312      	lsls	r2, r2, #12
    1ec4:	4314      	orrs	r4, r2
    1ec6:	0324      	lsls	r4, r4, #12
    1ec8:	0b24      	lsrs	r4, r4, #12
    1eca:	e79e      	b.n	1e0a <__aeabi_dadd+0x142>
    1ecc:	002e      	movs	r6, r5
    1ece:	e77f      	b.n	1dd0 <__aeabi_dadd+0x108>
    1ed0:	0008      	movs	r0, r1
    1ed2:	4310      	orrs	r0, r2
    1ed4:	d100      	bne.n	1ed8 <__aeabi_dadd+0x210>
    1ed6:	e0b4      	b.n	2042 <STACK_SIZE+0x42>
    1ed8:	1e58      	subs	r0, r3, #1
    1eda:	2800      	cmp	r0, #0
    1edc:	d000      	beq.n	1ee0 <__aeabi_dadd+0x218>
    1ede:	e0de      	b.n	209e <STACK_SIZE+0x9e>
    1ee0:	18ba      	adds	r2, r7, r2
    1ee2:	42ba      	cmp	r2, r7
    1ee4:	419b      	sbcs	r3, r3
    1ee6:	1864      	adds	r4, r4, r1
    1ee8:	425b      	negs	r3, r3
    1eea:	18e4      	adds	r4, r4, r3
    1eec:	0017      	movs	r7, r2
    1eee:	2601      	movs	r6, #1
    1ef0:	0223      	lsls	r3, r4, #8
    1ef2:	d5a6      	bpl.n	1e42 <__aeabi_dadd+0x17a>
    1ef4:	2602      	movs	r6, #2
    1ef6:	e7d5      	b.n	1ea4 <__aeabi_dadd+0x1dc>
    1ef8:	2d00      	cmp	r5, #0
    1efa:	d16e      	bne.n	1fda <__aeabi_dadd+0x312>
    1efc:	1c70      	adds	r0, r6, #1
    1efe:	0540      	lsls	r0, r0, #21
    1f00:	0d40      	lsrs	r0, r0, #21
    1f02:	2801      	cmp	r0, #1
    1f04:	dc00      	bgt.n	1f08 <__aeabi_dadd+0x240>
    1f06:	e0f9      	b.n	20fc <STACK_SIZE+0xfc>
    1f08:	1ab8      	subs	r0, r7, r2
    1f0a:	4684      	mov	ip, r0
    1f0c:	4287      	cmp	r7, r0
    1f0e:	4180      	sbcs	r0, r0
    1f10:	1ae5      	subs	r5, r4, r3
    1f12:	4240      	negs	r0, r0
    1f14:	1a2d      	subs	r5, r5, r0
    1f16:	0228      	lsls	r0, r5, #8
    1f18:	d400      	bmi.n	1f1c <__aeabi_dadd+0x254>
    1f1a:	e089      	b.n	2030 <STACK_SIZE+0x30>
    1f1c:	1bd7      	subs	r7, r2, r7
    1f1e:	42ba      	cmp	r2, r7
    1f20:	4192      	sbcs	r2, r2
    1f22:	1b1c      	subs	r4, r3, r4
    1f24:	4252      	negs	r2, r2
    1f26:	1aa5      	subs	r5, r4, r2
    1f28:	46d8      	mov	r8, fp
    1f2a:	e729      	b.n	1d80 <__aeabi_dadd+0xb8>
    1f2c:	4645      	mov	r5, r8
    1f2e:	2400      	movs	r4, #0
    1f30:	2700      	movs	r7, #0
    1f32:	e76a      	b.n	1e0a <__aeabi_dadd+0x142>
    1f34:	4c45      	ldr	r4, [pc, #276]	; (204c <STACK_SIZE+0x4c>)
    1f36:	1af6      	subs	r6, r6, r3
    1f38:	402c      	ands	r4, r5
    1f3a:	e749      	b.n	1dd0 <__aeabi_dadd+0x108>
    1f3c:	003d      	movs	r5, r7
    1f3e:	3828      	subs	r0, #40	; 0x28
    1f40:	4085      	lsls	r5, r0
    1f42:	2700      	movs	r7, #0
    1f44:	e72e      	b.n	1da4 <__aeabi_dadd+0xdc>
    1f46:	0038      	movs	r0, r7
    1f48:	f001 fd0e 	bl	3968 <__clzsi2>
    1f4c:	3020      	adds	r0, #32
    1f4e:	e71d      	b.n	1d8c <__aeabi_dadd+0xc4>
    1f50:	430a      	orrs	r2, r1
    1f52:	1e51      	subs	r1, r2, #1
    1f54:	418a      	sbcs	r2, r1
    1f56:	2100      	movs	r1, #0
    1f58:	e707      	b.n	1d6a <__aeabi_dadd+0xa2>
    1f5a:	2b00      	cmp	r3, #0
    1f5c:	d000      	beq.n	1f60 <__aeabi_dadd+0x298>
    1f5e:	e0f3      	b.n	2148 <STACK_SIZE+0x148>
    1f60:	1c70      	adds	r0, r6, #1
    1f62:	0543      	lsls	r3, r0, #21
    1f64:	0d5b      	lsrs	r3, r3, #21
    1f66:	2b01      	cmp	r3, #1
    1f68:	dc00      	bgt.n	1f6c <__aeabi_dadd+0x2a4>
    1f6a:	e0ad      	b.n	20c8 <STACK_SIZE+0xc8>
    1f6c:	4b36      	ldr	r3, [pc, #216]	; (2048 <STACK_SIZE+0x48>)
    1f6e:	4298      	cmp	r0, r3
    1f70:	d100      	bne.n	1f74 <__aeabi_dadd+0x2ac>
    1f72:	e0d1      	b.n	2118 <STACK_SIZE+0x118>
    1f74:	18ba      	adds	r2, r7, r2
    1f76:	42ba      	cmp	r2, r7
    1f78:	41bf      	sbcs	r7, r7
    1f7a:	1864      	adds	r4, r4, r1
    1f7c:	427f      	negs	r7, r7
    1f7e:	19e4      	adds	r4, r4, r7
    1f80:	07e7      	lsls	r7, r4, #31
    1f82:	0852      	lsrs	r2, r2, #1
    1f84:	4317      	orrs	r7, r2
    1f86:	0864      	lsrs	r4, r4, #1
    1f88:	0006      	movs	r6, r0
    1f8a:	e721      	b.n	1dd0 <__aeabi_dadd+0x108>
    1f8c:	482e      	ldr	r0, [pc, #184]	; (2048 <STACK_SIZE+0x48>)
    1f8e:	4285      	cmp	r5, r0
    1f90:	d100      	bne.n	1f94 <__aeabi_dadd+0x2cc>
    1f92:	e093      	b.n	20bc <STACK_SIZE+0xbc>
    1f94:	001d      	movs	r5, r3
    1f96:	e6d0      	b.n	1d3a <__aeabi_dadd+0x72>
    1f98:	0029      	movs	r1, r5
    1f9a:	3e1f      	subs	r6, #31
    1f9c:	40f1      	lsrs	r1, r6
    1f9e:	2b20      	cmp	r3, #32
    1fa0:	d100      	bne.n	1fa4 <__aeabi_dadd+0x2dc>
    1fa2:	e08d      	b.n	20c0 <STACK_SIZE+0xc0>
    1fa4:	2240      	movs	r2, #64	; 0x40
    1fa6:	1ad3      	subs	r3, r2, r3
    1fa8:	409d      	lsls	r5, r3
    1faa:	432f      	orrs	r7, r5
    1fac:	1e7d      	subs	r5, r7, #1
    1fae:	41af      	sbcs	r7, r5
    1fb0:	2400      	movs	r4, #0
    1fb2:	430f      	orrs	r7, r1
    1fb4:	2600      	movs	r6, #0
    1fb6:	e744      	b.n	1e42 <__aeabi_dadd+0x17a>
    1fb8:	002b      	movs	r3, r5
    1fba:	0008      	movs	r0, r1
    1fbc:	3b20      	subs	r3, #32
    1fbe:	40d8      	lsrs	r0, r3
    1fc0:	0003      	movs	r3, r0
    1fc2:	2d20      	cmp	r5, #32
    1fc4:	d100      	bne.n	1fc8 <__aeabi_dadd+0x300>
    1fc6:	e07d      	b.n	20c4 <STACK_SIZE+0xc4>
    1fc8:	2040      	movs	r0, #64	; 0x40
    1fca:	1b45      	subs	r5, r0, r5
    1fcc:	40a9      	lsls	r1, r5
    1fce:	430a      	orrs	r2, r1
    1fd0:	1e51      	subs	r1, r2, #1
    1fd2:	418a      	sbcs	r2, r1
    1fd4:	2100      	movs	r1, #0
    1fd6:	431a      	orrs	r2, r3
    1fd8:	e6c7      	b.n	1d6a <__aeabi_dadd+0xa2>
    1fda:	2e00      	cmp	r6, #0
    1fdc:	d050      	beq.n	2080 <STACK_SIZE+0x80>
    1fde:	4e1a      	ldr	r6, [pc, #104]	; (2048 <STACK_SIZE+0x48>)
    1fe0:	42b0      	cmp	r0, r6
    1fe2:	d057      	beq.n	2094 <STACK_SIZE+0x94>
    1fe4:	2680      	movs	r6, #128	; 0x80
    1fe6:	426b      	negs	r3, r5
    1fe8:	4699      	mov	r9, r3
    1fea:	0436      	lsls	r6, r6, #16
    1fec:	4334      	orrs	r4, r6
    1fee:	464b      	mov	r3, r9
    1ff0:	2b38      	cmp	r3, #56	; 0x38
    1ff2:	dd00      	ble.n	1ff6 <__aeabi_dadd+0x32e>
    1ff4:	e0d6      	b.n	21a4 <STACK_SIZE+0x1a4>
    1ff6:	2b1f      	cmp	r3, #31
    1ff8:	dd00      	ble.n	1ffc <__aeabi_dadd+0x334>
    1ffa:	e135      	b.n	2268 <STACK_SIZE+0x268>
    1ffc:	2620      	movs	r6, #32
    1ffe:	1af5      	subs	r5, r6, r3
    2000:	0026      	movs	r6, r4
    2002:	40ae      	lsls	r6, r5
    2004:	46b2      	mov	sl, r6
    2006:	003e      	movs	r6, r7
    2008:	40de      	lsrs	r6, r3
    200a:	46ac      	mov	ip, r5
    200c:	0035      	movs	r5, r6
    200e:	4656      	mov	r6, sl
    2010:	432e      	orrs	r6, r5
    2012:	4665      	mov	r5, ip
    2014:	40af      	lsls	r7, r5
    2016:	1e7d      	subs	r5, r7, #1
    2018:	41af      	sbcs	r7, r5
    201a:	40dc      	lsrs	r4, r3
    201c:	4337      	orrs	r7, r6
    201e:	1bd7      	subs	r7, r2, r7
    2020:	42ba      	cmp	r2, r7
    2022:	4192      	sbcs	r2, r2
    2024:	1b0c      	subs	r4, r1, r4
    2026:	4252      	negs	r2, r2
    2028:	1aa4      	subs	r4, r4, r2
    202a:	0006      	movs	r6, r0
    202c:	46d8      	mov	r8, fp
    202e:	e6a3      	b.n	1d78 <__aeabi_dadd+0xb0>
    2030:	4664      	mov	r4, ip
    2032:	4667      	mov	r7, ip
    2034:	432c      	orrs	r4, r5
    2036:	d000      	beq.n	203a <STACK_SIZE+0x3a>
    2038:	e6a2      	b.n	1d80 <__aeabi_dadd+0xb8>
    203a:	2500      	movs	r5, #0
    203c:	2600      	movs	r6, #0
    203e:	2700      	movs	r7, #0
    2040:	e706      	b.n	1e50 <__aeabi_dadd+0x188>
    2042:	001e      	movs	r6, r3
    2044:	e6c4      	b.n	1dd0 <__aeabi_dadd+0x108>
    2046:	46c0      	nop			; (mov r8, r8)
    2048:	000007ff 	.word	0x000007ff
    204c:	ff7fffff 	.word	0xff7fffff
    2050:	800fffff 	.word	0x800fffff
    2054:	2b1f      	cmp	r3, #31
    2056:	dc63      	bgt.n	2120 <STACK_SIZE+0x120>
    2058:	2020      	movs	r0, #32
    205a:	1ac3      	subs	r3, r0, r3
    205c:	0008      	movs	r0, r1
    205e:	4098      	lsls	r0, r3
    2060:	469c      	mov	ip, r3
    2062:	4683      	mov	fp, r0
    2064:	4653      	mov	r3, sl
    2066:	0010      	movs	r0, r2
    2068:	40d8      	lsrs	r0, r3
    206a:	0003      	movs	r3, r0
    206c:	4658      	mov	r0, fp
    206e:	4318      	orrs	r0, r3
    2070:	4663      	mov	r3, ip
    2072:	409a      	lsls	r2, r3
    2074:	1e53      	subs	r3, r2, #1
    2076:	419a      	sbcs	r2, r3
    2078:	4653      	mov	r3, sl
    207a:	4302      	orrs	r2, r0
    207c:	40d9      	lsrs	r1, r3
    207e:	e703      	b.n	1e88 <__aeabi_dadd+0x1c0>
    2080:	0026      	movs	r6, r4
    2082:	433e      	orrs	r6, r7
    2084:	d006      	beq.n	2094 <STACK_SIZE+0x94>
    2086:	43eb      	mvns	r3, r5
    2088:	4699      	mov	r9, r3
    208a:	2b00      	cmp	r3, #0
    208c:	d0c7      	beq.n	201e <STACK_SIZE+0x1e>
    208e:	4e94      	ldr	r6, [pc, #592]	; (22e0 <STACK_SIZE+0x2e0>)
    2090:	42b0      	cmp	r0, r6
    2092:	d1ac      	bne.n	1fee <__aeabi_dadd+0x326>
    2094:	000c      	movs	r4, r1
    2096:	0017      	movs	r7, r2
    2098:	0006      	movs	r6, r0
    209a:	46d8      	mov	r8, fp
    209c:	e698      	b.n	1dd0 <__aeabi_dadd+0x108>
    209e:	4b90      	ldr	r3, [pc, #576]	; (22e0 <STACK_SIZE+0x2e0>)
    20a0:	459a      	cmp	sl, r3
    20a2:	d00b      	beq.n	20bc <STACK_SIZE+0xbc>
    20a4:	4682      	mov	sl, r0
    20a6:	e6e7      	b.n	1e78 <__aeabi_dadd+0x1b0>
    20a8:	2800      	cmp	r0, #0
    20aa:	d000      	beq.n	20ae <STACK_SIZE+0xae>
    20ac:	e09e      	b.n	21ec <STACK_SIZE+0x1ec>
    20ae:	0018      	movs	r0, r3
    20b0:	4310      	orrs	r0, r2
    20b2:	d100      	bne.n	20b6 <STACK_SIZE+0xb6>
    20b4:	e0e9      	b.n	228a <STACK_SIZE+0x28a>
    20b6:	001c      	movs	r4, r3
    20b8:	0017      	movs	r7, r2
    20ba:	46d8      	mov	r8, fp
    20bc:	4e88      	ldr	r6, [pc, #544]	; (22e0 <STACK_SIZE+0x2e0>)
    20be:	e687      	b.n	1dd0 <__aeabi_dadd+0x108>
    20c0:	2500      	movs	r5, #0
    20c2:	e772      	b.n	1faa <__aeabi_dadd+0x2e2>
    20c4:	2100      	movs	r1, #0
    20c6:	e782      	b.n	1fce <__aeabi_dadd+0x306>
    20c8:	0023      	movs	r3, r4
    20ca:	433b      	orrs	r3, r7
    20cc:	2e00      	cmp	r6, #0
    20ce:	d000      	beq.n	20d2 <STACK_SIZE+0xd2>
    20d0:	e0ab      	b.n	222a <STACK_SIZE+0x22a>
    20d2:	2b00      	cmp	r3, #0
    20d4:	d100      	bne.n	20d8 <STACK_SIZE+0xd8>
    20d6:	e0e7      	b.n	22a8 <STACK_SIZE+0x2a8>
    20d8:	000b      	movs	r3, r1
    20da:	4313      	orrs	r3, r2
    20dc:	d100      	bne.n	20e0 <STACK_SIZE+0xe0>
    20de:	e677      	b.n	1dd0 <__aeabi_dadd+0x108>
    20e0:	18ba      	adds	r2, r7, r2
    20e2:	42ba      	cmp	r2, r7
    20e4:	41bf      	sbcs	r7, r7
    20e6:	1864      	adds	r4, r4, r1
    20e8:	427f      	negs	r7, r7
    20ea:	19e4      	adds	r4, r4, r7
    20ec:	0223      	lsls	r3, r4, #8
    20ee:	d400      	bmi.n	20f2 <STACK_SIZE+0xf2>
    20f0:	e0f2      	b.n	22d8 <STACK_SIZE+0x2d8>
    20f2:	4b7c      	ldr	r3, [pc, #496]	; (22e4 <STACK_SIZE+0x2e4>)
    20f4:	0017      	movs	r7, r2
    20f6:	401c      	ands	r4, r3
    20f8:	0006      	movs	r6, r0
    20fa:	e669      	b.n	1dd0 <__aeabi_dadd+0x108>
    20fc:	0020      	movs	r0, r4
    20fe:	4338      	orrs	r0, r7
    2100:	2e00      	cmp	r6, #0
    2102:	d1d1      	bne.n	20a8 <STACK_SIZE+0xa8>
    2104:	2800      	cmp	r0, #0
    2106:	d15b      	bne.n	21c0 <STACK_SIZE+0x1c0>
    2108:	001c      	movs	r4, r3
    210a:	4314      	orrs	r4, r2
    210c:	d100      	bne.n	2110 <STACK_SIZE+0x110>
    210e:	e0a8      	b.n	2262 <STACK_SIZE+0x262>
    2110:	001c      	movs	r4, r3
    2112:	0017      	movs	r7, r2
    2114:	46d8      	mov	r8, fp
    2116:	e65b      	b.n	1dd0 <__aeabi_dadd+0x108>
    2118:	0006      	movs	r6, r0
    211a:	2400      	movs	r4, #0
    211c:	2700      	movs	r7, #0
    211e:	e697      	b.n	1e50 <__aeabi_dadd+0x188>
    2120:	4650      	mov	r0, sl
    2122:	000b      	movs	r3, r1
    2124:	3820      	subs	r0, #32
    2126:	40c3      	lsrs	r3, r0
    2128:	4699      	mov	r9, r3
    212a:	4653      	mov	r3, sl
    212c:	2b20      	cmp	r3, #32
    212e:	d100      	bne.n	2132 <STACK_SIZE+0x132>
    2130:	e095      	b.n	225e <STACK_SIZE+0x25e>
    2132:	2340      	movs	r3, #64	; 0x40
    2134:	4650      	mov	r0, sl
    2136:	1a1b      	subs	r3, r3, r0
    2138:	4099      	lsls	r1, r3
    213a:	430a      	orrs	r2, r1
    213c:	1e51      	subs	r1, r2, #1
    213e:	418a      	sbcs	r2, r1
    2140:	464b      	mov	r3, r9
    2142:	2100      	movs	r1, #0
    2144:	431a      	orrs	r2, r3
    2146:	e69f      	b.n	1e88 <__aeabi_dadd+0x1c0>
    2148:	2e00      	cmp	r6, #0
    214a:	d130      	bne.n	21ae <STACK_SIZE+0x1ae>
    214c:	0026      	movs	r6, r4
    214e:	433e      	orrs	r6, r7
    2150:	d067      	beq.n	2222 <STACK_SIZE+0x222>
    2152:	43db      	mvns	r3, r3
    2154:	469a      	mov	sl, r3
    2156:	2b00      	cmp	r3, #0
    2158:	d01c      	beq.n	2194 <STACK_SIZE+0x194>
    215a:	4e61      	ldr	r6, [pc, #388]	; (22e0 <STACK_SIZE+0x2e0>)
    215c:	42b0      	cmp	r0, r6
    215e:	d060      	beq.n	2222 <STACK_SIZE+0x222>
    2160:	4653      	mov	r3, sl
    2162:	2b38      	cmp	r3, #56	; 0x38
    2164:	dd00      	ble.n	2168 <STACK_SIZE+0x168>
    2166:	e096      	b.n	2296 <STACK_SIZE+0x296>
    2168:	2b1f      	cmp	r3, #31
    216a:	dd00      	ble.n	216e <STACK_SIZE+0x16e>
    216c:	e09f      	b.n	22ae <STACK_SIZE+0x2ae>
    216e:	2620      	movs	r6, #32
    2170:	1af3      	subs	r3, r6, r3
    2172:	0026      	movs	r6, r4
    2174:	409e      	lsls	r6, r3
    2176:	469c      	mov	ip, r3
    2178:	46b3      	mov	fp, r6
    217a:	4653      	mov	r3, sl
    217c:	003e      	movs	r6, r7
    217e:	40de      	lsrs	r6, r3
    2180:	0033      	movs	r3, r6
    2182:	465e      	mov	r6, fp
    2184:	431e      	orrs	r6, r3
    2186:	4663      	mov	r3, ip
    2188:	409f      	lsls	r7, r3
    218a:	1e7b      	subs	r3, r7, #1
    218c:	419f      	sbcs	r7, r3
    218e:	4653      	mov	r3, sl
    2190:	40dc      	lsrs	r4, r3
    2192:	4337      	orrs	r7, r6
    2194:	18bf      	adds	r7, r7, r2
    2196:	4297      	cmp	r7, r2
    2198:	4192      	sbcs	r2, r2
    219a:	1864      	adds	r4, r4, r1
    219c:	4252      	negs	r2, r2
    219e:	18a4      	adds	r4, r4, r2
    21a0:	0006      	movs	r6, r0
    21a2:	e678      	b.n	1e96 <__aeabi_dadd+0x1ce>
    21a4:	4327      	orrs	r7, r4
    21a6:	1e7c      	subs	r4, r7, #1
    21a8:	41a7      	sbcs	r7, r4
    21aa:	2400      	movs	r4, #0
    21ac:	e737      	b.n	201e <STACK_SIZE+0x1e>
    21ae:	4e4c      	ldr	r6, [pc, #304]	; (22e0 <STACK_SIZE+0x2e0>)
    21b0:	42b0      	cmp	r0, r6
    21b2:	d036      	beq.n	2222 <STACK_SIZE+0x222>
    21b4:	2680      	movs	r6, #128	; 0x80
    21b6:	425b      	negs	r3, r3
    21b8:	0436      	lsls	r6, r6, #16
    21ba:	469a      	mov	sl, r3
    21bc:	4334      	orrs	r4, r6
    21be:	e7cf      	b.n	2160 <STACK_SIZE+0x160>
    21c0:	0018      	movs	r0, r3
    21c2:	4310      	orrs	r0, r2
    21c4:	d100      	bne.n	21c8 <STACK_SIZE+0x1c8>
    21c6:	e603      	b.n	1dd0 <__aeabi_dadd+0x108>
    21c8:	1ab8      	subs	r0, r7, r2
    21ca:	4684      	mov	ip, r0
    21cc:	4567      	cmp	r7, ip
    21ce:	41ad      	sbcs	r5, r5
    21d0:	1ae0      	subs	r0, r4, r3
    21d2:	426d      	negs	r5, r5
    21d4:	1b40      	subs	r0, r0, r5
    21d6:	0205      	lsls	r5, r0, #8
    21d8:	d400      	bmi.n	21dc <STACK_SIZE+0x1dc>
    21da:	e62c      	b.n	1e36 <__aeabi_dadd+0x16e>
    21dc:	1bd7      	subs	r7, r2, r7
    21de:	42ba      	cmp	r2, r7
    21e0:	4192      	sbcs	r2, r2
    21e2:	1b1c      	subs	r4, r3, r4
    21e4:	4252      	negs	r2, r2
    21e6:	1aa4      	subs	r4, r4, r2
    21e8:	46d8      	mov	r8, fp
    21ea:	e5f1      	b.n	1dd0 <__aeabi_dadd+0x108>
    21ec:	0018      	movs	r0, r3
    21ee:	4310      	orrs	r0, r2
    21f0:	d100      	bne.n	21f4 <STACK_SIZE+0x1f4>
    21f2:	e763      	b.n	20bc <STACK_SIZE+0xbc>
    21f4:	08f8      	lsrs	r0, r7, #3
    21f6:	0767      	lsls	r7, r4, #29
    21f8:	4307      	orrs	r7, r0
    21fa:	2080      	movs	r0, #128	; 0x80
    21fc:	08e4      	lsrs	r4, r4, #3
    21fe:	0300      	lsls	r0, r0, #12
    2200:	4204      	tst	r4, r0
    2202:	d008      	beq.n	2216 <STACK_SIZE+0x216>
    2204:	08dd      	lsrs	r5, r3, #3
    2206:	4205      	tst	r5, r0
    2208:	d105      	bne.n	2216 <STACK_SIZE+0x216>
    220a:	08d2      	lsrs	r2, r2, #3
    220c:	0759      	lsls	r1, r3, #29
    220e:	4311      	orrs	r1, r2
    2210:	000f      	movs	r7, r1
    2212:	002c      	movs	r4, r5
    2214:	46d8      	mov	r8, fp
    2216:	0f7b      	lsrs	r3, r7, #29
    2218:	00e4      	lsls	r4, r4, #3
    221a:	431c      	orrs	r4, r3
    221c:	00ff      	lsls	r7, r7, #3
    221e:	4e30      	ldr	r6, [pc, #192]	; (22e0 <STACK_SIZE+0x2e0>)
    2220:	e5d6      	b.n	1dd0 <__aeabi_dadd+0x108>
    2222:	000c      	movs	r4, r1
    2224:	0017      	movs	r7, r2
    2226:	0006      	movs	r6, r0
    2228:	e5d2      	b.n	1dd0 <__aeabi_dadd+0x108>
    222a:	2b00      	cmp	r3, #0
    222c:	d038      	beq.n	22a0 <STACK_SIZE+0x2a0>
    222e:	000b      	movs	r3, r1
    2230:	4313      	orrs	r3, r2
    2232:	d100      	bne.n	2236 <STACK_SIZE+0x236>
    2234:	e742      	b.n	20bc <STACK_SIZE+0xbc>
    2236:	08f8      	lsrs	r0, r7, #3
    2238:	0767      	lsls	r7, r4, #29
    223a:	4307      	orrs	r7, r0
    223c:	2080      	movs	r0, #128	; 0x80
    223e:	08e4      	lsrs	r4, r4, #3
    2240:	0300      	lsls	r0, r0, #12
    2242:	4204      	tst	r4, r0
    2244:	d0e7      	beq.n	2216 <STACK_SIZE+0x216>
    2246:	08cb      	lsrs	r3, r1, #3
    2248:	4203      	tst	r3, r0
    224a:	d1e4      	bne.n	2216 <STACK_SIZE+0x216>
    224c:	08d2      	lsrs	r2, r2, #3
    224e:	0749      	lsls	r1, r1, #29
    2250:	4311      	orrs	r1, r2
    2252:	000f      	movs	r7, r1
    2254:	001c      	movs	r4, r3
    2256:	e7de      	b.n	2216 <STACK_SIZE+0x216>
    2258:	2700      	movs	r7, #0
    225a:	2400      	movs	r4, #0
    225c:	e5d5      	b.n	1e0a <__aeabi_dadd+0x142>
    225e:	2100      	movs	r1, #0
    2260:	e76b      	b.n	213a <STACK_SIZE+0x13a>
    2262:	2500      	movs	r5, #0
    2264:	2700      	movs	r7, #0
    2266:	e5f3      	b.n	1e50 <__aeabi_dadd+0x188>
    2268:	464e      	mov	r6, r9
    226a:	0025      	movs	r5, r4
    226c:	3e20      	subs	r6, #32
    226e:	40f5      	lsrs	r5, r6
    2270:	464b      	mov	r3, r9
    2272:	002e      	movs	r6, r5
    2274:	2b20      	cmp	r3, #32
    2276:	d02d      	beq.n	22d4 <STACK_SIZE+0x2d4>
    2278:	2540      	movs	r5, #64	; 0x40
    227a:	1aed      	subs	r5, r5, r3
    227c:	40ac      	lsls	r4, r5
    227e:	4327      	orrs	r7, r4
    2280:	1e7c      	subs	r4, r7, #1
    2282:	41a7      	sbcs	r7, r4
    2284:	2400      	movs	r4, #0
    2286:	4337      	orrs	r7, r6
    2288:	e6c9      	b.n	201e <STACK_SIZE+0x1e>
    228a:	2480      	movs	r4, #128	; 0x80
    228c:	2500      	movs	r5, #0
    228e:	0324      	lsls	r4, r4, #12
    2290:	4e13      	ldr	r6, [pc, #76]	; (22e0 <STACK_SIZE+0x2e0>)
    2292:	2700      	movs	r7, #0
    2294:	e5dc      	b.n	1e50 <__aeabi_dadd+0x188>
    2296:	4327      	orrs	r7, r4
    2298:	1e7c      	subs	r4, r7, #1
    229a:	41a7      	sbcs	r7, r4
    229c:	2400      	movs	r4, #0
    229e:	e779      	b.n	2194 <STACK_SIZE+0x194>
    22a0:	000c      	movs	r4, r1
    22a2:	0017      	movs	r7, r2
    22a4:	4e0e      	ldr	r6, [pc, #56]	; (22e0 <STACK_SIZE+0x2e0>)
    22a6:	e593      	b.n	1dd0 <__aeabi_dadd+0x108>
    22a8:	000c      	movs	r4, r1
    22aa:	0017      	movs	r7, r2
    22ac:	e590      	b.n	1dd0 <__aeabi_dadd+0x108>
    22ae:	4656      	mov	r6, sl
    22b0:	0023      	movs	r3, r4
    22b2:	3e20      	subs	r6, #32
    22b4:	40f3      	lsrs	r3, r6
    22b6:	4699      	mov	r9, r3
    22b8:	4653      	mov	r3, sl
    22ba:	2b20      	cmp	r3, #32
    22bc:	d00e      	beq.n	22dc <STACK_SIZE+0x2dc>
    22be:	2340      	movs	r3, #64	; 0x40
    22c0:	4656      	mov	r6, sl
    22c2:	1b9b      	subs	r3, r3, r6
    22c4:	409c      	lsls	r4, r3
    22c6:	4327      	orrs	r7, r4
    22c8:	1e7c      	subs	r4, r7, #1
    22ca:	41a7      	sbcs	r7, r4
    22cc:	464b      	mov	r3, r9
    22ce:	2400      	movs	r4, #0
    22d0:	431f      	orrs	r7, r3
    22d2:	e75f      	b.n	2194 <STACK_SIZE+0x194>
    22d4:	2400      	movs	r4, #0
    22d6:	e7d2      	b.n	227e <STACK_SIZE+0x27e>
    22d8:	0017      	movs	r7, r2
    22da:	e5b2      	b.n	1e42 <__aeabi_dadd+0x17a>
    22dc:	2400      	movs	r4, #0
    22de:	e7f2      	b.n	22c6 <STACK_SIZE+0x2c6>
    22e0:	000007ff 	.word	0x000007ff
    22e4:	ff7fffff 	.word	0xff7fffff

000022e8 <__aeabi_ddiv>:
    22e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    22ea:	4657      	mov	r7, sl
    22ec:	4645      	mov	r5, r8
    22ee:	46de      	mov	lr, fp
    22f0:	464e      	mov	r6, r9
    22f2:	b5e0      	push	{r5, r6, r7, lr}
    22f4:	004c      	lsls	r4, r1, #1
    22f6:	030e      	lsls	r6, r1, #12
    22f8:	b087      	sub	sp, #28
    22fa:	4683      	mov	fp, r0
    22fc:	4692      	mov	sl, r2
    22fe:	001d      	movs	r5, r3
    2300:	4680      	mov	r8, r0
    2302:	0b36      	lsrs	r6, r6, #12
    2304:	0d64      	lsrs	r4, r4, #21
    2306:	0fcf      	lsrs	r7, r1, #31
    2308:	2c00      	cmp	r4, #0
    230a:	d04f      	beq.n	23ac <__aeabi_ddiv+0xc4>
    230c:	4b6f      	ldr	r3, [pc, #444]	; (24cc <__aeabi_ddiv+0x1e4>)
    230e:	429c      	cmp	r4, r3
    2310:	d035      	beq.n	237e <__aeabi_ddiv+0x96>
    2312:	2380      	movs	r3, #128	; 0x80
    2314:	0f42      	lsrs	r2, r0, #29
    2316:	041b      	lsls	r3, r3, #16
    2318:	00f6      	lsls	r6, r6, #3
    231a:	4313      	orrs	r3, r2
    231c:	4333      	orrs	r3, r6
    231e:	4699      	mov	r9, r3
    2320:	00c3      	lsls	r3, r0, #3
    2322:	4698      	mov	r8, r3
    2324:	4b6a      	ldr	r3, [pc, #424]	; (24d0 <__aeabi_ddiv+0x1e8>)
    2326:	2600      	movs	r6, #0
    2328:	469c      	mov	ip, r3
    232a:	2300      	movs	r3, #0
    232c:	4464      	add	r4, ip
    232e:	9303      	str	r3, [sp, #12]
    2330:	032b      	lsls	r3, r5, #12
    2332:	0b1b      	lsrs	r3, r3, #12
    2334:	469b      	mov	fp, r3
    2336:	006b      	lsls	r3, r5, #1
    2338:	0fed      	lsrs	r5, r5, #31
    233a:	4650      	mov	r0, sl
    233c:	0d5b      	lsrs	r3, r3, #21
    233e:	9501      	str	r5, [sp, #4]
    2340:	d05e      	beq.n	2400 <__aeabi_ddiv+0x118>
    2342:	4a62      	ldr	r2, [pc, #392]	; (24cc <__aeabi_ddiv+0x1e4>)
    2344:	4293      	cmp	r3, r2
    2346:	d053      	beq.n	23f0 <__aeabi_ddiv+0x108>
    2348:	465a      	mov	r2, fp
    234a:	00d1      	lsls	r1, r2, #3
    234c:	2280      	movs	r2, #128	; 0x80
    234e:	0f40      	lsrs	r0, r0, #29
    2350:	0412      	lsls	r2, r2, #16
    2352:	4302      	orrs	r2, r0
    2354:	430a      	orrs	r2, r1
    2356:	4693      	mov	fp, r2
    2358:	4652      	mov	r2, sl
    235a:	00d1      	lsls	r1, r2, #3
    235c:	4a5c      	ldr	r2, [pc, #368]	; (24d0 <__aeabi_ddiv+0x1e8>)
    235e:	4694      	mov	ip, r2
    2360:	2200      	movs	r2, #0
    2362:	4463      	add	r3, ip
    2364:	0038      	movs	r0, r7
    2366:	4068      	eors	r0, r5
    2368:	4684      	mov	ip, r0
    236a:	9002      	str	r0, [sp, #8]
    236c:	1ae4      	subs	r4, r4, r3
    236e:	4316      	orrs	r6, r2
    2370:	2e0f      	cmp	r6, #15
    2372:	d900      	bls.n	2376 <__aeabi_ddiv+0x8e>
    2374:	e0b4      	b.n	24e0 <__aeabi_ddiv+0x1f8>
    2376:	4b57      	ldr	r3, [pc, #348]	; (24d4 <__aeabi_ddiv+0x1ec>)
    2378:	00b6      	lsls	r6, r6, #2
    237a:	599b      	ldr	r3, [r3, r6]
    237c:	469f      	mov	pc, r3
    237e:	0003      	movs	r3, r0
    2380:	4333      	orrs	r3, r6
    2382:	4699      	mov	r9, r3
    2384:	d16c      	bne.n	2460 <__aeabi_ddiv+0x178>
    2386:	2300      	movs	r3, #0
    2388:	4698      	mov	r8, r3
    238a:	3302      	adds	r3, #2
    238c:	2608      	movs	r6, #8
    238e:	9303      	str	r3, [sp, #12]
    2390:	e7ce      	b.n	2330 <__aeabi_ddiv+0x48>
    2392:	46cb      	mov	fp, r9
    2394:	4641      	mov	r1, r8
    2396:	9a03      	ldr	r2, [sp, #12]
    2398:	9701      	str	r7, [sp, #4]
    239a:	2a02      	cmp	r2, #2
    239c:	d165      	bne.n	246a <__aeabi_ddiv+0x182>
    239e:	9b01      	ldr	r3, [sp, #4]
    23a0:	4c4a      	ldr	r4, [pc, #296]	; (24cc <__aeabi_ddiv+0x1e4>)
    23a2:	469c      	mov	ip, r3
    23a4:	2300      	movs	r3, #0
    23a6:	2200      	movs	r2, #0
    23a8:	4698      	mov	r8, r3
    23aa:	e06b      	b.n	2484 <__aeabi_ddiv+0x19c>
    23ac:	0003      	movs	r3, r0
    23ae:	4333      	orrs	r3, r6
    23b0:	4699      	mov	r9, r3
    23b2:	d04e      	beq.n	2452 <__aeabi_ddiv+0x16a>
    23b4:	2e00      	cmp	r6, #0
    23b6:	d100      	bne.n	23ba <__aeabi_ddiv+0xd2>
    23b8:	e1bc      	b.n	2734 <__aeabi_ddiv+0x44c>
    23ba:	0030      	movs	r0, r6
    23bc:	f001 fad4 	bl	3968 <__clzsi2>
    23c0:	0003      	movs	r3, r0
    23c2:	3b0b      	subs	r3, #11
    23c4:	2b1c      	cmp	r3, #28
    23c6:	dd00      	ble.n	23ca <__aeabi_ddiv+0xe2>
    23c8:	e1ac      	b.n	2724 <__aeabi_ddiv+0x43c>
    23ca:	221d      	movs	r2, #29
    23cc:	1ad3      	subs	r3, r2, r3
    23ce:	465a      	mov	r2, fp
    23d0:	0001      	movs	r1, r0
    23d2:	40da      	lsrs	r2, r3
    23d4:	3908      	subs	r1, #8
    23d6:	408e      	lsls	r6, r1
    23d8:	0013      	movs	r3, r2
    23da:	4333      	orrs	r3, r6
    23dc:	4699      	mov	r9, r3
    23de:	465b      	mov	r3, fp
    23e0:	408b      	lsls	r3, r1
    23e2:	4698      	mov	r8, r3
    23e4:	2300      	movs	r3, #0
    23e6:	4c3c      	ldr	r4, [pc, #240]	; (24d8 <__aeabi_ddiv+0x1f0>)
    23e8:	2600      	movs	r6, #0
    23ea:	1a24      	subs	r4, r4, r0
    23ec:	9303      	str	r3, [sp, #12]
    23ee:	e79f      	b.n	2330 <__aeabi_ddiv+0x48>
    23f0:	4651      	mov	r1, sl
    23f2:	465a      	mov	r2, fp
    23f4:	4311      	orrs	r1, r2
    23f6:	d129      	bne.n	244c <__aeabi_ddiv+0x164>
    23f8:	2200      	movs	r2, #0
    23fa:	4693      	mov	fp, r2
    23fc:	3202      	adds	r2, #2
    23fe:	e7b1      	b.n	2364 <__aeabi_ddiv+0x7c>
    2400:	4659      	mov	r1, fp
    2402:	4301      	orrs	r1, r0
    2404:	d01e      	beq.n	2444 <__aeabi_ddiv+0x15c>
    2406:	465b      	mov	r3, fp
    2408:	2b00      	cmp	r3, #0
    240a:	d100      	bne.n	240e <__aeabi_ddiv+0x126>
    240c:	e19e      	b.n	274c <__aeabi_ddiv+0x464>
    240e:	4658      	mov	r0, fp
    2410:	f001 faaa 	bl	3968 <__clzsi2>
    2414:	0003      	movs	r3, r0
    2416:	3b0b      	subs	r3, #11
    2418:	2b1c      	cmp	r3, #28
    241a:	dd00      	ble.n	241e <__aeabi_ddiv+0x136>
    241c:	e18f      	b.n	273e <__aeabi_ddiv+0x456>
    241e:	0002      	movs	r2, r0
    2420:	4659      	mov	r1, fp
    2422:	3a08      	subs	r2, #8
    2424:	4091      	lsls	r1, r2
    2426:	468b      	mov	fp, r1
    2428:	211d      	movs	r1, #29
    242a:	1acb      	subs	r3, r1, r3
    242c:	4651      	mov	r1, sl
    242e:	40d9      	lsrs	r1, r3
    2430:	000b      	movs	r3, r1
    2432:	4659      	mov	r1, fp
    2434:	430b      	orrs	r3, r1
    2436:	4651      	mov	r1, sl
    2438:	469b      	mov	fp, r3
    243a:	4091      	lsls	r1, r2
    243c:	4b26      	ldr	r3, [pc, #152]	; (24d8 <__aeabi_ddiv+0x1f0>)
    243e:	2200      	movs	r2, #0
    2440:	1a1b      	subs	r3, r3, r0
    2442:	e78f      	b.n	2364 <__aeabi_ddiv+0x7c>
    2444:	2300      	movs	r3, #0
    2446:	2201      	movs	r2, #1
    2448:	469b      	mov	fp, r3
    244a:	e78b      	b.n	2364 <__aeabi_ddiv+0x7c>
    244c:	4651      	mov	r1, sl
    244e:	2203      	movs	r2, #3
    2450:	e788      	b.n	2364 <__aeabi_ddiv+0x7c>
    2452:	2300      	movs	r3, #0
    2454:	4698      	mov	r8, r3
    2456:	3301      	adds	r3, #1
    2458:	2604      	movs	r6, #4
    245a:	2400      	movs	r4, #0
    245c:	9303      	str	r3, [sp, #12]
    245e:	e767      	b.n	2330 <__aeabi_ddiv+0x48>
    2460:	2303      	movs	r3, #3
    2462:	46b1      	mov	r9, r6
    2464:	9303      	str	r3, [sp, #12]
    2466:	260c      	movs	r6, #12
    2468:	e762      	b.n	2330 <__aeabi_ddiv+0x48>
    246a:	2a03      	cmp	r2, #3
    246c:	d100      	bne.n	2470 <__aeabi_ddiv+0x188>
    246e:	e25c      	b.n	292a <__aeabi_ddiv+0x642>
    2470:	9b01      	ldr	r3, [sp, #4]
    2472:	2a01      	cmp	r2, #1
    2474:	d000      	beq.n	2478 <__aeabi_ddiv+0x190>
    2476:	e1e4      	b.n	2842 <__aeabi_ddiv+0x55a>
    2478:	4013      	ands	r3, r2
    247a:	469c      	mov	ip, r3
    247c:	2300      	movs	r3, #0
    247e:	2400      	movs	r4, #0
    2480:	2200      	movs	r2, #0
    2482:	4698      	mov	r8, r3
    2484:	2100      	movs	r1, #0
    2486:	0312      	lsls	r2, r2, #12
    2488:	0b13      	lsrs	r3, r2, #12
    248a:	0d0a      	lsrs	r2, r1, #20
    248c:	0512      	lsls	r2, r2, #20
    248e:	431a      	orrs	r2, r3
    2490:	0523      	lsls	r3, r4, #20
    2492:	4c12      	ldr	r4, [pc, #72]	; (24dc <__aeabi_ddiv+0x1f4>)
    2494:	4640      	mov	r0, r8
    2496:	4022      	ands	r2, r4
    2498:	4313      	orrs	r3, r2
    249a:	4662      	mov	r2, ip
    249c:	005b      	lsls	r3, r3, #1
    249e:	07d2      	lsls	r2, r2, #31
    24a0:	085b      	lsrs	r3, r3, #1
    24a2:	4313      	orrs	r3, r2
    24a4:	0019      	movs	r1, r3
    24a6:	b007      	add	sp, #28
    24a8:	bc3c      	pop	{r2, r3, r4, r5}
    24aa:	4690      	mov	r8, r2
    24ac:	4699      	mov	r9, r3
    24ae:	46a2      	mov	sl, r4
    24b0:	46ab      	mov	fp, r5
    24b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    24b4:	2300      	movs	r3, #0
    24b6:	2280      	movs	r2, #128	; 0x80
    24b8:	469c      	mov	ip, r3
    24ba:	0312      	lsls	r2, r2, #12
    24bc:	4698      	mov	r8, r3
    24be:	4c03      	ldr	r4, [pc, #12]	; (24cc <__aeabi_ddiv+0x1e4>)
    24c0:	e7e0      	b.n	2484 <__aeabi_ddiv+0x19c>
    24c2:	2300      	movs	r3, #0
    24c4:	4c01      	ldr	r4, [pc, #4]	; (24cc <__aeabi_ddiv+0x1e4>)
    24c6:	2200      	movs	r2, #0
    24c8:	4698      	mov	r8, r3
    24ca:	e7db      	b.n	2484 <__aeabi_ddiv+0x19c>
    24cc:	000007ff 	.word	0x000007ff
    24d0:	fffffc01 	.word	0xfffffc01
    24d4:	00003a98 	.word	0x00003a98
    24d8:	fffffc0d 	.word	0xfffffc0d
    24dc:	800fffff 	.word	0x800fffff
    24e0:	45d9      	cmp	r9, fp
    24e2:	d900      	bls.n	24e6 <__aeabi_ddiv+0x1fe>
    24e4:	e139      	b.n	275a <__aeabi_ddiv+0x472>
    24e6:	d100      	bne.n	24ea <__aeabi_ddiv+0x202>
    24e8:	e134      	b.n	2754 <__aeabi_ddiv+0x46c>
    24ea:	2300      	movs	r3, #0
    24ec:	4646      	mov	r6, r8
    24ee:	464d      	mov	r5, r9
    24f0:	469a      	mov	sl, r3
    24f2:	3c01      	subs	r4, #1
    24f4:	465b      	mov	r3, fp
    24f6:	0e0a      	lsrs	r2, r1, #24
    24f8:	021b      	lsls	r3, r3, #8
    24fa:	431a      	orrs	r2, r3
    24fc:	020b      	lsls	r3, r1, #8
    24fe:	0c17      	lsrs	r7, r2, #16
    2500:	9303      	str	r3, [sp, #12]
    2502:	0413      	lsls	r3, r2, #16
    2504:	0c1b      	lsrs	r3, r3, #16
    2506:	0039      	movs	r1, r7
    2508:	0028      	movs	r0, r5
    250a:	4690      	mov	r8, r2
    250c:	9301      	str	r3, [sp, #4]
    250e:	f7ff f835 	bl	157c <__udivsi3>
    2512:	0002      	movs	r2, r0
    2514:	9b01      	ldr	r3, [sp, #4]
    2516:	4683      	mov	fp, r0
    2518:	435a      	muls	r2, r3
    251a:	0028      	movs	r0, r5
    251c:	0039      	movs	r1, r7
    251e:	4691      	mov	r9, r2
    2520:	f7ff f8b2 	bl	1688 <__aeabi_uidivmod>
    2524:	0c35      	lsrs	r5, r6, #16
    2526:	0409      	lsls	r1, r1, #16
    2528:	430d      	orrs	r5, r1
    252a:	45a9      	cmp	r9, r5
    252c:	d90d      	bls.n	254a <__aeabi_ddiv+0x262>
    252e:	465b      	mov	r3, fp
    2530:	4445      	add	r5, r8
    2532:	3b01      	subs	r3, #1
    2534:	45a8      	cmp	r8, r5
    2536:	d900      	bls.n	253a <__aeabi_ddiv+0x252>
    2538:	e13a      	b.n	27b0 <__aeabi_ddiv+0x4c8>
    253a:	45a9      	cmp	r9, r5
    253c:	d800      	bhi.n	2540 <__aeabi_ddiv+0x258>
    253e:	e137      	b.n	27b0 <__aeabi_ddiv+0x4c8>
    2540:	2302      	movs	r3, #2
    2542:	425b      	negs	r3, r3
    2544:	469c      	mov	ip, r3
    2546:	4445      	add	r5, r8
    2548:	44e3      	add	fp, ip
    254a:	464b      	mov	r3, r9
    254c:	1aeb      	subs	r3, r5, r3
    254e:	0039      	movs	r1, r7
    2550:	0018      	movs	r0, r3
    2552:	9304      	str	r3, [sp, #16]
    2554:	f7ff f812 	bl	157c <__udivsi3>
    2558:	9b01      	ldr	r3, [sp, #4]
    255a:	0005      	movs	r5, r0
    255c:	4343      	muls	r3, r0
    255e:	0039      	movs	r1, r7
    2560:	9804      	ldr	r0, [sp, #16]
    2562:	4699      	mov	r9, r3
    2564:	f7ff f890 	bl	1688 <__aeabi_uidivmod>
    2568:	0433      	lsls	r3, r6, #16
    256a:	0409      	lsls	r1, r1, #16
    256c:	0c1b      	lsrs	r3, r3, #16
    256e:	430b      	orrs	r3, r1
    2570:	4599      	cmp	r9, r3
    2572:	d909      	bls.n	2588 <__aeabi_ddiv+0x2a0>
    2574:	4443      	add	r3, r8
    2576:	1e6a      	subs	r2, r5, #1
    2578:	4598      	cmp	r8, r3
    257a:	d900      	bls.n	257e <__aeabi_ddiv+0x296>
    257c:	e11a      	b.n	27b4 <__aeabi_ddiv+0x4cc>
    257e:	4599      	cmp	r9, r3
    2580:	d800      	bhi.n	2584 <__aeabi_ddiv+0x29c>
    2582:	e117      	b.n	27b4 <__aeabi_ddiv+0x4cc>
    2584:	3d02      	subs	r5, #2
    2586:	4443      	add	r3, r8
    2588:	464a      	mov	r2, r9
    258a:	1a9b      	subs	r3, r3, r2
    258c:	465a      	mov	r2, fp
    258e:	0412      	lsls	r2, r2, #16
    2590:	432a      	orrs	r2, r5
    2592:	9903      	ldr	r1, [sp, #12]
    2594:	4693      	mov	fp, r2
    2596:	0c10      	lsrs	r0, r2, #16
    2598:	0c0a      	lsrs	r2, r1, #16
    259a:	4691      	mov	r9, r2
    259c:	0409      	lsls	r1, r1, #16
    259e:	465a      	mov	r2, fp
    25a0:	0c09      	lsrs	r1, r1, #16
    25a2:	464e      	mov	r6, r9
    25a4:	000d      	movs	r5, r1
    25a6:	0412      	lsls	r2, r2, #16
    25a8:	0c12      	lsrs	r2, r2, #16
    25aa:	4345      	muls	r5, r0
    25ac:	9105      	str	r1, [sp, #20]
    25ae:	4351      	muls	r1, r2
    25b0:	4372      	muls	r2, r6
    25b2:	4370      	muls	r0, r6
    25b4:	1952      	adds	r2, r2, r5
    25b6:	0c0e      	lsrs	r6, r1, #16
    25b8:	18b2      	adds	r2, r6, r2
    25ba:	4295      	cmp	r5, r2
    25bc:	d903      	bls.n	25c6 <__aeabi_ddiv+0x2de>
    25be:	2580      	movs	r5, #128	; 0x80
    25c0:	026d      	lsls	r5, r5, #9
    25c2:	46ac      	mov	ip, r5
    25c4:	4460      	add	r0, ip
    25c6:	0c15      	lsrs	r5, r2, #16
    25c8:	0409      	lsls	r1, r1, #16
    25ca:	0412      	lsls	r2, r2, #16
    25cc:	0c09      	lsrs	r1, r1, #16
    25ce:	1828      	adds	r0, r5, r0
    25d0:	1852      	adds	r2, r2, r1
    25d2:	4283      	cmp	r3, r0
    25d4:	d200      	bcs.n	25d8 <__aeabi_ddiv+0x2f0>
    25d6:	e0ce      	b.n	2776 <__aeabi_ddiv+0x48e>
    25d8:	d100      	bne.n	25dc <__aeabi_ddiv+0x2f4>
    25da:	e0c8      	b.n	276e <__aeabi_ddiv+0x486>
    25dc:	1a1d      	subs	r5, r3, r0
    25de:	4653      	mov	r3, sl
    25e0:	1a9e      	subs	r6, r3, r2
    25e2:	45b2      	cmp	sl, r6
    25e4:	4192      	sbcs	r2, r2
    25e6:	4252      	negs	r2, r2
    25e8:	1aab      	subs	r3, r5, r2
    25ea:	469a      	mov	sl, r3
    25ec:	4598      	cmp	r8, r3
    25ee:	d100      	bne.n	25f2 <__aeabi_ddiv+0x30a>
    25f0:	e117      	b.n	2822 <__aeabi_ddiv+0x53a>
    25f2:	0039      	movs	r1, r7
    25f4:	0018      	movs	r0, r3
    25f6:	f7fe ffc1 	bl	157c <__udivsi3>
    25fa:	9b01      	ldr	r3, [sp, #4]
    25fc:	0005      	movs	r5, r0
    25fe:	4343      	muls	r3, r0
    2600:	0039      	movs	r1, r7
    2602:	4650      	mov	r0, sl
    2604:	9304      	str	r3, [sp, #16]
    2606:	f7ff f83f 	bl	1688 <__aeabi_uidivmod>
    260a:	9804      	ldr	r0, [sp, #16]
    260c:	040b      	lsls	r3, r1, #16
    260e:	0c31      	lsrs	r1, r6, #16
    2610:	4319      	orrs	r1, r3
    2612:	4288      	cmp	r0, r1
    2614:	d909      	bls.n	262a <__aeabi_ddiv+0x342>
    2616:	4441      	add	r1, r8
    2618:	1e6b      	subs	r3, r5, #1
    261a:	4588      	cmp	r8, r1
    261c:	d900      	bls.n	2620 <__aeabi_ddiv+0x338>
    261e:	e107      	b.n	2830 <__aeabi_ddiv+0x548>
    2620:	4288      	cmp	r0, r1
    2622:	d800      	bhi.n	2626 <__aeabi_ddiv+0x33e>
    2624:	e104      	b.n	2830 <__aeabi_ddiv+0x548>
    2626:	3d02      	subs	r5, #2
    2628:	4441      	add	r1, r8
    262a:	9b04      	ldr	r3, [sp, #16]
    262c:	1acb      	subs	r3, r1, r3
    262e:	0018      	movs	r0, r3
    2630:	0039      	movs	r1, r7
    2632:	9304      	str	r3, [sp, #16]
    2634:	f7fe ffa2 	bl	157c <__udivsi3>
    2638:	9b01      	ldr	r3, [sp, #4]
    263a:	4682      	mov	sl, r0
    263c:	4343      	muls	r3, r0
    263e:	0039      	movs	r1, r7
    2640:	9804      	ldr	r0, [sp, #16]
    2642:	9301      	str	r3, [sp, #4]
    2644:	f7ff f820 	bl	1688 <__aeabi_uidivmod>
    2648:	9801      	ldr	r0, [sp, #4]
    264a:	040b      	lsls	r3, r1, #16
    264c:	0431      	lsls	r1, r6, #16
    264e:	0c09      	lsrs	r1, r1, #16
    2650:	4319      	orrs	r1, r3
    2652:	4288      	cmp	r0, r1
    2654:	d90d      	bls.n	2672 <__aeabi_ddiv+0x38a>
    2656:	4653      	mov	r3, sl
    2658:	4441      	add	r1, r8
    265a:	3b01      	subs	r3, #1
    265c:	4588      	cmp	r8, r1
    265e:	d900      	bls.n	2662 <__aeabi_ddiv+0x37a>
    2660:	e0e8      	b.n	2834 <__aeabi_ddiv+0x54c>
    2662:	4288      	cmp	r0, r1
    2664:	d800      	bhi.n	2668 <__aeabi_ddiv+0x380>
    2666:	e0e5      	b.n	2834 <__aeabi_ddiv+0x54c>
    2668:	2302      	movs	r3, #2
    266a:	425b      	negs	r3, r3
    266c:	469c      	mov	ip, r3
    266e:	4441      	add	r1, r8
    2670:	44e2      	add	sl, ip
    2672:	9b01      	ldr	r3, [sp, #4]
    2674:	042d      	lsls	r5, r5, #16
    2676:	1ace      	subs	r6, r1, r3
    2678:	4651      	mov	r1, sl
    267a:	4329      	orrs	r1, r5
    267c:	9d05      	ldr	r5, [sp, #20]
    267e:	464f      	mov	r7, r9
    2680:	002a      	movs	r2, r5
    2682:	040b      	lsls	r3, r1, #16
    2684:	0c08      	lsrs	r0, r1, #16
    2686:	0c1b      	lsrs	r3, r3, #16
    2688:	435a      	muls	r2, r3
    268a:	4345      	muls	r5, r0
    268c:	437b      	muls	r3, r7
    268e:	4378      	muls	r0, r7
    2690:	195b      	adds	r3, r3, r5
    2692:	0c17      	lsrs	r7, r2, #16
    2694:	18fb      	adds	r3, r7, r3
    2696:	429d      	cmp	r5, r3
    2698:	d903      	bls.n	26a2 <__aeabi_ddiv+0x3ba>
    269a:	2580      	movs	r5, #128	; 0x80
    269c:	026d      	lsls	r5, r5, #9
    269e:	46ac      	mov	ip, r5
    26a0:	4460      	add	r0, ip
    26a2:	0c1d      	lsrs	r5, r3, #16
    26a4:	0412      	lsls	r2, r2, #16
    26a6:	041b      	lsls	r3, r3, #16
    26a8:	0c12      	lsrs	r2, r2, #16
    26aa:	1828      	adds	r0, r5, r0
    26ac:	189b      	adds	r3, r3, r2
    26ae:	4286      	cmp	r6, r0
    26b0:	d200      	bcs.n	26b4 <__aeabi_ddiv+0x3cc>
    26b2:	e093      	b.n	27dc <__aeabi_ddiv+0x4f4>
    26b4:	d100      	bne.n	26b8 <__aeabi_ddiv+0x3d0>
    26b6:	e08e      	b.n	27d6 <__aeabi_ddiv+0x4ee>
    26b8:	2301      	movs	r3, #1
    26ba:	4319      	orrs	r1, r3
    26bc:	4ba0      	ldr	r3, [pc, #640]	; (2940 <__aeabi_ddiv+0x658>)
    26be:	18e3      	adds	r3, r4, r3
    26c0:	2b00      	cmp	r3, #0
    26c2:	dc00      	bgt.n	26c6 <__aeabi_ddiv+0x3de>
    26c4:	e099      	b.n	27fa <__aeabi_ddiv+0x512>
    26c6:	074a      	lsls	r2, r1, #29
    26c8:	d000      	beq.n	26cc <__aeabi_ddiv+0x3e4>
    26ca:	e09e      	b.n	280a <__aeabi_ddiv+0x522>
    26cc:	465a      	mov	r2, fp
    26ce:	01d2      	lsls	r2, r2, #7
    26d0:	d506      	bpl.n	26e0 <__aeabi_ddiv+0x3f8>
    26d2:	465a      	mov	r2, fp
    26d4:	4b9b      	ldr	r3, [pc, #620]	; (2944 <__aeabi_ddiv+0x65c>)
    26d6:	401a      	ands	r2, r3
    26d8:	2380      	movs	r3, #128	; 0x80
    26da:	4693      	mov	fp, r2
    26dc:	00db      	lsls	r3, r3, #3
    26de:	18e3      	adds	r3, r4, r3
    26e0:	4a99      	ldr	r2, [pc, #612]	; (2948 <__aeabi_ddiv+0x660>)
    26e2:	4293      	cmp	r3, r2
    26e4:	dd68      	ble.n	27b8 <__aeabi_ddiv+0x4d0>
    26e6:	2301      	movs	r3, #1
    26e8:	9a02      	ldr	r2, [sp, #8]
    26ea:	4c98      	ldr	r4, [pc, #608]	; (294c <__aeabi_ddiv+0x664>)
    26ec:	401a      	ands	r2, r3
    26ee:	2300      	movs	r3, #0
    26f0:	4694      	mov	ip, r2
    26f2:	4698      	mov	r8, r3
    26f4:	2200      	movs	r2, #0
    26f6:	e6c5      	b.n	2484 <__aeabi_ddiv+0x19c>
    26f8:	2280      	movs	r2, #128	; 0x80
    26fa:	464b      	mov	r3, r9
    26fc:	0312      	lsls	r2, r2, #12
    26fe:	4213      	tst	r3, r2
    2700:	d00a      	beq.n	2718 <__aeabi_ddiv+0x430>
    2702:	465b      	mov	r3, fp
    2704:	4213      	tst	r3, r2
    2706:	d106      	bne.n	2716 <__aeabi_ddiv+0x42e>
    2708:	431a      	orrs	r2, r3
    270a:	0312      	lsls	r2, r2, #12
    270c:	0b12      	lsrs	r2, r2, #12
    270e:	46ac      	mov	ip, r5
    2710:	4688      	mov	r8, r1
    2712:	4c8e      	ldr	r4, [pc, #568]	; (294c <__aeabi_ddiv+0x664>)
    2714:	e6b6      	b.n	2484 <__aeabi_ddiv+0x19c>
    2716:	464b      	mov	r3, r9
    2718:	431a      	orrs	r2, r3
    271a:	0312      	lsls	r2, r2, #12
    271c:	0b12      	lsrs	r2, r2, #12
    271e:	46bc      	mov	ip, r7
    2720:	4c8a      	ldr	r4, [pc, #552]	; (294c <__aeabi_ddiv+0x664>)
    2722:	e6af      	b.n	2484 <__aeabi_ddiv+0x19c>
    2724:	0003      	movs	r3, r0
    2726:	465a      	mov	r2, fp
    2728:	3b28      	subs	r3, #40	; 0x28
    272a:	409a      	lsls	r2, r3
    272c:	2300      	movs	r3, #0
    272e:	4691      	mov	r9, r2
    2730:	4698      	mov	r8, r3
    2732:	e657      	b.n	23e4 <__aeabi_ddiv+0xfc>
    2734:	4658      	mov	r0, fp
    2736:	f001 f917 	bl	3968 <__clzsi2>
    273a:	3020      	adds	r0, #32
    273c:	e640      	b.n	23c0 <__aeabi_ddiv+0xd8>
    273e:	0003      	movs	r3, r0
    2740:	4652      	mov	r2, sl
    2742:	3b28      	subs	r3, #40	; 0x28
    2744:	409a      	lsls	r2, r3
    2746:	2100      	movs	r1, #0
    2748:	4693      	mov	fp, r2
    274a:	e677      	b.n	243c <__aeabi_ddiv+0x154>
    274c:	f001 f90c 	bl	3968 <__clzsi2>
    2750:	3020      	adds	r0, #32
    2752:	e65f      	b.n	2414 <__aeabi_ddiv+0x12c>
    2754:	4588      	cmp	r8, r1
    2756:	d200      	bcs.n	275a <__aeabi_ddiv+0x472>
    2758:	e6c7      	b.n	24ea <__aeabi_ddiv+0x202>
    275a:	464b      	mov	r3, r9
    275c:	07de      	lsls	r6, r3, #31
    275e:	085d      	lsrs	r5, r3, #1
    2760:	4643      	mov	r3, r8
    2762:	085b      	lsrs	r3, r3, #1
    2764:	431e      	orrs	r6, r3
    2766:	4643      	mov	r3, r8
    2768:	07db      	lsls	r3, r3, #31
    276a:	469a      	mov	sl, r3
    276c:	e6c2      	b.n	24f4 <__aeabi_ddiv+0x20c>
    276e:	2500      	movs	r5, #0
    2770:	4592      	cmp	sl, r2
    2772:	d300      	bcc.n	2776 <__aeabi_ddiv+0x48e>
    2774:	e733      	b.n	25de <__aeabi_ddiv+0x2f6>
    2776:	9e03      	ldr	r6, [sp, #12]
    2778:	4659      	mov	r1, fp
    277a:	46b4      	mov	ip, r6
    277c:	44e2      	add	sl, ip
    277e:	45b2      	cmp	sl, r6
    2780:	41ad      	sbcs	r5, r5
    2782:	426d      	negs	r5, r5
    2784:	4445      	add	r5, r8
    2786:	18eb      	adds	r3, r5, r3
    2788:	3901      	subs	r1, #1
    278a:	4598      	cmp	r8, r3
    278c:	d207      	bcs.n	279e <__aeabi_ddiv+0x4b6>
    278e:	4298      	cmp	r0, r3
    2790:	d900      	bls.n	2794 <__aeabi_ddiv+0x4ac>
    2792:	e07f      	b.n	2894 <__aeabi_ddiv+0x5ac>
    2794:	d100      	bne.n	2798 <__aeabi_ddiv+0x4b0>
    2796:	e0bc      	b.n	2912 <__aeabi_ddiv+0x62a>
    2798:	1a1d      	subs	r5, r3, r0
    279a:	468b      	mov	fp, r1
    279c:	e71f      	b.n	25de <__aeabi_ddiv+0x2f6>
    279e:	4598      	cmp	r8, r3
    27a0:	d1fa      	bne.n	2798 <__aeabi_ddiv+0x4b0>
    27a2:	9d03      	ldr	r5, [sp, #12]
    27a4:	4555      	cmp	r5, sl
    27a6:	d9f2      	bls.n	278e <__aeabi_ddiv+0x4a6>
    27a8:	4643      	mov	r3, r8
    27aa:	468b      	mov	fp, r1
    27ac:	1a1d      	subs	r5, r3, r0
    27ae:	e716      	b.n	25de <__aeabi_ddiv+0x2f6>
    27b0:	469b      	mov	fp, r3
    27b2:	e6ca      	b.n	254a <__aeabi_ddiv+0x262>
    27b4:	0015      	movs	r5, r2
    27b6:	e6e7      	b.n	2588 <__aeabi_ddiv+0x2a0>
    27b8:	465a      	mov	r2, fp
    27ba:	08c9      	lsrs	r1, r1, #3
    27bc:	0752      	lsls	r2, r2, #29
    27be:	430a      	orrs	r2, r1
    27c0:	055b      	lsls	r3, r3, #21
    27c2:	4690      	mov	r8, r2
    27c4:	0d5c      	lsrs	r4, r3, #21
    27c6:	465a      	mov	r2, fp
    27c8:	2301      	movs	r3, #1
    27ca:	9902      	ldr	r1, [sp, #8]
    27cc:	0252      	lsls	r2, r2, #9
    27ce:	4019      	ands	r1, r3
    27d0:	0b12      	lsrs	r2, r2, #12
    27d2:	468c      	mov	ip, r1
    27d4:	e656      	b.n	2484 <__aeabi_ddiv+0x19c>
    27d6:	2b00      	cmp	r3, #0
    27d8:	d100      	bne.n	27dc <__aeabi_ddiv+0x4f4>
    27da:	e76f      	b.n	26bc <__aeabi_ddiv+0x3d4>
    27dc:	4446      	add	r6, r8
    27de:	1e4a      	subs	r2, r1, #1
    27e0:	45b0      	cmp	r8, r6
    27e2:	d929      	bls.n	2838 <__aeabi_ddiv+0x550>
    27e4:	0011      	movs	r1, r2
    27e6:	4286      	cmp	r6, r0
    27e8:	d000      	beq.n	27ec <__aeabi_ddiv+0x504>
    27ea:	e765      	b.n	26b8 <__aeabi_ddiv+0x3d0>
    27ec:	9a03      	ldr	r2, [sp, #12]
    27ee:	4293      	cmp	r3, r2
    27f0:	d000      	beq.n	27f4 <__aeabi_ddiv+0x50c>
    27f2:	e761      	b.n	26b8 <__aeabi_ddiv+0x3d0>
    27f4:	e762      	b.n	26bc <__aeabi_ddiv+0x3d4>
    27f6:	2101      	movs	r1, #1
    27f8:	4249      	negs	r1, r1
    27fa:	2001      	movs	r0, #1
    27fc:	1ac2      	subs	r2, r0, r3
    27fe:	2a38      	cmp	r2, #56	; 0x38
    2800:	dd21      	ble.n	2846 <__aeabi_ddiv+0x55e>
    2802:	9b02      	ldr	r3, [sp, #8]
    2804:	4003      	ands	r3, r0
    2806:	469c      	mov	ip, r3
    2808:	e638      	b.n	247c <__aeabi_ddiv+0x194>
    280a:	220f      	movs	r2, #15
    280c:	400a      	ands	r2, r1
    280e:	2a04      	cmp	r2, #4
    2810:	d100      	bne.n	2814 <__aeabi_ddiv+0x52c>
    2812:	e75b      	b.n	26cc <__aeabi_ddiv+0x3e4>
    2814:	000a      	movs	r2, r1
    2816:	1d11      	adds	r1, r2, #4
    2818:	4291      	cmp	r1, r2
    281a:	4192      	sbcs	r2, r2
    281c:	4252      	negs	r2, r2
    281e:	4493      	add	fp, r2
    2820:	e754      	b.n	26cc <__aeabi_ddiv+0x3e4>
    2822:	4b47      	ldr	r3, [pc, #284]	; (2940 <__aeabi_ddiv+0x658>)
    2824:	18e3      	adds	r3, r4, r3
    2826:	2b00      	cmp	r3, #0
    2828:	dde5      	ble.n	27f6 <__aeabi_ddiv+0x50e>
    282a:	2201      	movs	r2, #1
    282c:	4252      	negs	r2, r2
    282e:	e7f2      	b.n	2816 <__aeabi_ddiv+0x52e>
    2830:	001d      	movs	r5, r3
    2832:	e6fa      	b.n	262a <__aeabi_ddiv+0x342>
    2834:	469a      	mov	sl, r3
    2836:	e71c      	b.n	2672 <__aeabi_ddiv+0x38a>
    2838:	42b0      	cmp	r0, r6
    283a:	d839      	bhi.n	28b0 <__aeabi_ddiv+0x5c8>
    283c:	d06e      	beq.n	291c <__aeabi_ddiv+0x634>
    283e:	0011      	movs	r1, r2
    2840:	e73a      	b.n	26b8 <__aeabi_ddiv+0x3d0>
    2842:	9302      	str	r3, [sp, #8]
    2844:	e73a      	b.n	26bc <__aeabi_ddiv+0x3d4>
    2846:	2a1f      	cmp	r2, #31
    2848:	dc3c      	bgt.n	28c4 <__aeabi_ddiv+0x5dc>
    284a:	2320      	movs	r3, #32
    284c:	1a9b      	subs	r3, r3, r2
    284e:	000c      	movs	r4, r1
    2850:	4658      	mov	r0, fp
    2852:	4099      	lsls	r1, r3
    2854:	4098      	lsls	r0, r3
    2856:	1e4b      	subs	r3, r1, #1
    2858:	4199      	sbcs	r1, r3
    285a:	465b      	mov	r3, fp
    285c:	40d4      	lsrs	r4, r2
    285e:	40d3      	lsrs	r3, r2
    2860:	4320      	orrs	r0, r4
    2862:	4308      	orrs	r0, r1
    2864:	001a      	movs	r2, r3
    2866:	0743      	lsls	r3, r0, #29
    2868:	d009      	beq.n	287e <__aeabi_ddiv+0x596>
    286a:	230f      	movs	r3, #15
    286c:	4003      	ands	r3, r0
    286e:	2b04      	cmp	r3, #4
    2870:	d005      	beq.n	287e <__aeabi_ddiv+0x596>
    2872:	0001      	movs	r1, r0
    2874:	1d08      	adds	r0, r1, #4
    2876:	4288      	cmp	r0, r1
    2878:	419b      	sbcs	r3, r3
    287a:	425b      	negs	r3, r3
    287c:	18d2      	adds	r2, r2, r3
    287e:	0213      	lsls	r3, r2, #8
    2880:	d53a      	bpl.n	28f8 <__aeabi_ddiv+0x610>
    2882:	2301      	movs	r3, #1
    2884:	9a02      	ldr	r2, [sp, #8]
    2886:	2401      	movs	r4, #1
    2888:	401a      	ands	r2, r3
    288a:	2300      	movs	r3, #0
    288c:	4694      	mov	ip, r2
    288e:	4698      	mov	r8, r3
    2890:	2200      	movs	r2, #0
    2892:	e5f7      	b.n	2484 <__aeabi_ddiv+0x19c>
    2894:	2102      	movs	r1, #2
    2896:	4249      	negs	r1, r1
    2898:	468c      	mov	ip, r1
    289a:	9d03      	ldr	r5, [sp, #12]
    289c:	44e3      	add	fp, ip
    289e:	46ac      	mov	ip, r5
    28a0:	44e2      	add	sl, ip
    28a2:	45aa      	cmp	sl, r5
    28a4:	41ad      	sbcs	r5, r5
    28a6:	426d      	negs	r5, r5
    28a8:	4445      	add	r5, r8
    28aa:	18ed      	adds	r5, r5, r3
    28ac:	1a2d      	subs	r5, r5, r0
    28ae:	e696      	b.n	25de <__aeabi_ddiv+0x2f6>
    28b0:	1e8a      	subs	r2, r1, #2
    28b2:	9903      	ldr	r1, [sp, #12]
    28b4:	004d      	lsls	r5, r1, #1
    28b6:	428d      	cmp	r5, r1
    28b8:	4189      	sbcs	r1, r1
    28ba:	4249      	negs	r1, r1
    28bc:	4441      	add	r1, r8
    28be:	1876      	adds	r6, r6, r1
    28c0:	9503      	str	r5, [sp, #12]
    28c2:	e78f      	b.n	27e4 <__aeabi_ddiv+0x4fc>
    28c4:	201f      	movs	r0, #31
    28c6:	4240      	negs	r0, r0
    28c8:	1ac3      	subs	r3, r0, r3
    28ca:	4658      	mov	r0, fp
    28cc:	40d8      	lsrs	r0, r3
    28ce:	0003      	movs	r3, r0
    28d0:	2a20      	cmp	r2, #32
    28d2:	d028      	beq.n	2926 <__aeabi_ddiv+0x63e>
    28d4:	2040      	movs	r0, #64	; 0x40
    28d6:	465d      	mov	r5, fp
    28d8:	1a82      	subs	r2, r0, r2
    28da:	4095      	lsls	r5, r2
    28dc:	4329      	orrs	r1, r5
    28de:	1e4a      	subs	r2, r1, #1
    28e0:	4191      	sbcs	r1, r2
    28e2:	4319      	orrs	r1, r3
    28e4:	2307      	movs	r3, #7
    28e6:	2200      	movs	r2, #0
    28e8:	400b      	ands	r3, r1
    28ea:	d009      	beq.n	2900 <__aeabi_ddiv+0x618>
    28ec:	230f      	movs	r3, #15
    28ee:	2200      	movs	r2, #0
    28f0:	400b      	ands	r3, r1
    28f2:	0008      	movs	r0, r1
    28f4:	2b04      	cmp	r3, #4
    28f6:	d1bd      	bne.n	2874 <__aeabi_ddiv+0x58c>
    28f8:	0001      	movs	r1, r0
    28fa:	0753      	lsls	r3, r2, #29
    28fc:	0252      	lsls	r2, r2, #9
    28fe:	0b12      	lsrs	r2, r2, #12
    2900:	08c9      	lsrs	r1, r1, #3
    2902:	4319      	orrs	r1, r3
    2904:	2301      	movs	r3, #1
    2906:	4688      	mov	r8, r1
    2908:	9902      	ldr	r1, [sp, #8]
    290a:	2400      	movs	r4, #0
    290c:	4019      	ands	r1, r3
    290e:	468c      	mov	ip, r1
    2910:	e5b8      	b.n	2484 <__aeabi_ddiv+0x19c>
    2912:	4552      	cmp	r2, sl
    2914:	d8be      	bhi.n	2894 <__aeabi_ddiv+0x5ac>
    2916:	468b      	mov	fp, r1
    2918:	2500      	movs	r5, #0
    291a:	e660      	b.n	25de <__aeabi_ddiv+0x2f6>
    291c:	9d03      	ldr	r5, [sp, #12]
    291e:	429d      	cmp	r5, r3
    2920:	d3c6      	bcc.n	28b0 <__aeabi_ddiv+0x5c8>
    2922:	0011      	movs	r1, r2
    2924:	e762      	b.n	27ec <__aeabi_ddiv+0x504>
    2926:	2500      	movs	r5, #0
    2928:	e7d8      	b.n	28dc <__aeabi_ddiv+0x5f4>
    292a:	2280      	movs	r2, #128	; 0x80
    292c:	465b      	mov	r3, fp
    292e:	0312      	lsls	r2, r2, #12
    2930:	431a      	orrs	r2, r3
    2932:	9b01      	ldr	r3, [sp, #4]
    2934:	0312      	lsls	r2, r2, #12
    2936:	0b12      	lsrs	r2, r2, #12
    2938:	469c      	mov	ip, r3
    293a:	4688      	mov	r8, r1
    293c:	4c03      	ldr	r4, [pc, #12]	; (294c <__aeabi_ddiv+0x664>)
    293e:	e5a1      	b.n	2484 <__aeabi_ddiv+0x19c>
    2940:	000003ff 	.word	0x000003ff
    2944:	feffffff 	.word	0xfeffffff
    2948:	000007fe 	.word	0x000007fe
    294c:	000007ff 	.word	0x000007ff

00002950 <__eqdf2>:
    2950:	b5f0      	push	{r4, r5, r6, r7, lr}
    2952:	464f      	mov	r7, r9
    2954:	4646      	mov	r6, r8
    2956:	46d6      	mov	lr, sl
    2958:	005c      	lsls	r4, r3, #1
    295a:	b5c0      	push	{r6, r7, lr}
    295c:	031f      	lsls	r7, r3, #12
    295e:	0fdb      	lsrs	r3, r3, #31
    2960:	469a      	mov	sl, r3
    2962:	4b17      	ldr	r3, [pc, #92]	; (29c0 <__eqdf2+0x70>)
    2964:	030e      	lsls	r6, r1, #12
    2966:	004d      	lsls	r5, r1, #1
    2968:	4684      	mov	ip, r0
    296a:	4680      	mov	r8, r0
    296c:	0b36      	lsrs	r6, r6, #12
    296e:	0d6d      	lsrs	r5, r5, #21
    2970:	0fc9      	lsrs	r1, r1, #31
    2972:	4691      	mov	r9, r2
    2974:	0b3f      	lsrs	r7, r7, #12
    2976:	0d64      	lsrs	r4, r4, #21
    2978:	2001      	movs	r0, #1
    297a:	429d      	cmp	r5, r3
    297c:	d008      	beq.n	2990 <__eqdf2+0x40>
    297e:	429c      	cmp	r4, r3
    2980:	d001      	beq.n	2986 <__eqdf2+0x36>
    2982:	42a5      	cmp	r5, r4
    2984:	d00b      	beq.n	299e <__eqdf2+0x4e>
    2986:	bc1c      	pop	{r2, r3, r4}
    2988:	4690      	mov	r8, r2
    298a:	4699      	mov	r9, r3
    298c:	46a2      	mov	sl, r4
    298e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2990:	4663      	mov	r3, ip
    2992:	4333      	orrs	r3, r6
    2994:	d1f7      	bne.n	2986 <__eqdf2+0x36>
    2996:	42ac      	cmp	r4, r5
    2998:	d1f5      	bne.n	2986 <__eqdf2+0x36>
    299a:	433a      	orrs	r2, r7
    299c:	d1f3      	bne.n	2986 <__eqdf2+0x36>
    299e:	2001      	movs	r0, #1
    29a0:	42be      	cmp	r6, r7
    29a2:	d1f0      	bne.n	2986 <__eqdf2+0x36>
    29a4:	45c8      	cmp	r8, r9
    29a6:	d1ee      	bne.n	2986 <__eqdf2+0x36>
    29a8:	4551      	cmp	r1, sl
    29aa:	d007      	beq.n	29bc <__eqdf2+0x6c>
    29ac:	2d00      	cmp	r5, #0
    29ae:	d1ea      	bne.n	2986 <__eqdf2+0x36>
    29b0:	4663      	mov	r3, ip
    29b2:	431e      	orrs	r6, r3
    29b4:	0030      	movs	r0, r6
    29b6:	1e46      	subs	r6, r0, #1
    29b8:	41b0      	sbcs	r0, r6
    29ba:	e7e4      	b.n	2986 <__eqdf2+0x36>
    29bc:	2000      	movs	r0, #0
    29be:	e7e2      	b.n	2986 <__eqdf2+0x36>
    29c0:	000007ff 	.word	0x000007ff

000029c4 <__gedf2>:
    29c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    29c6:	4645      	mov	r5, r8
    29c8:	46de      	mov	lr, fp
    29ca:	4657      	mov	r7, sl
    29cc:	464e      	mov	r6, r9
    29ce:	b5e0      	push	{r5, r6, r7, lr}
    29d0:	031f      	lsls	r7, r3, #12
    29d2:	0b3d      	lsrs	r5, r7, #12
    29d4:	4f2c      	ldr	r7, [pc, #176]	; (2a88 <__gedf2+0xc4>)
    29d6:	030e      	lsls	r6, r1, #12
    29d8:	004c      	lsls	r4, r1, #1
    29da:	46ab      	mov	fp, r5
    29dc:	005d      	lsls	r5, r3, #1
    29de:	4684      	mov	ip, r0
    29e0:	0b36      	lsrs	r6, r6, #12
    29e2:	0d64      	lsrs	r4, r4, #21
    29e4:	0fc9      	lsrs	r1, r1, #31
    29e6:	4690      	mov	r8, r2
    29e8:	0d6d      	lsrs	r5, r5, #21
    29ea:	0fdb      	lsrs	r3, r3, #31
    29ec:	42bc      	cmp	r4, r7
    29ee:	d02a      	beq.n	2a46 <__gedf2+0x82>
    29f0:	4f25      	ldr	r7, [pc, #148]	; (2a88 <__gedf2+0xc4>)
    29f2:	42bd      	cmp	r5, r7
    29f4:	d02d      	beq.n	2a52 <__gedf2+0x8e>
    29f6:	2c00      	cmp	r4, #0
    29f8:	d10f      	bne.n	2a1a <__gedf2+0x56>
    29fa:	4330      	orrs	r0, r6
    29fc:	0007      	movs	r7, r0
    29fe:	4681      	mov	r9, r0
    2a00:	4278      	negs	r0, r7
    2a02:	4178      	adcs	r0, r7
    2a04:	b2c0      	uxtb	r0, r0
    2a06:	2d00      	cmp	r5, #0
    2a08:	d117      	bne.n	2a3a <__gedf2+0x76>
    2a0a:	465f      	mov	r7, fp
    2a0c:	433a      	orrs	r2, r7
    2a0e:	d114      	bne.n	2a3a <__gedf2+0x76>
    2a10:	464b      	mov	r3, r9
    2a12:	2000      	movs	r0, #0
    2a14:	2b00      	cmp	r3, #0
    2a16:	d00a      	beq.n	2a2e <__gedf2+0x6a>
    2a18:	e006      	b.n	2a28 <__gedf2+0x64>
    2a1a:	2d00      	cmp	r5, #0
    2a1c:	d102      	bne.n	2a24 <__gedf2+0x60>
    2a1e:	4658      	mov	r0, fp
    2a20:	4302      	orrs	r2, r0
    2a22:	d001      	beq.n	2a28 <__gedf2+0x64>
    2a24:	4299      	cmp	r1, r3
    2a26:	d018      	beq.n	2a5a <__gedf2+0x96>
    2a28:	4248      	negs	r0, r1
    2a2a:	2101      	movs	r1, #1
    2a2c:	4308      	orrs	r0, r1
    2a2e:	bc3c      	pop	{r2, r3, r4, r5}
    2a30:	4690      	mov	r8, r2
    2a32:	4699      	mov	r9, r3
    2a34:	46a2      	mov	sl, r4
    2a36:	46ab      	mov	fp, r5
    2a38:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2a3a:	2800      	cmp	r0, #0
    2a3c:	d0f2      	beq.n	2a24 <__gedf2+0x60>
    2a3e:	2001      	movs	r0, #1
    2a40:	3b01      	subs	r3, #1
    2a42:	4318      	orrs	r0, r3
    2a44:	e7f3      	b.n	2a2e <__gedf2+0x6a>
    2a46:	0037      	movs	r7, r6
    2a48:	4307      	orrs	r7, r0
    2a4a:	d0d1      	beq.n	29f0 <__gedf2+0x2c>
    2a4c:	2002      	movs	r0, #2
    2a4e:	4240      	negs	r0, r0
    2a50:	e7ed      	b.n	2a2e <__gedf2+0x6a>
    2a52:	465f      	mov	r7, fp
    2a54:	4317      	orrs	r7, r2
    2a56:	d0ce      	beq.n	29f6 <__gedf2+0x32>
    2a58:	e7f8      	b.n	2a4c <__gedf2+0x88>
    2a5a:	42ac      	cmp	r4, r5
    2a5c:	dce4      	bgt.n	2a28 <__gedf2+0x64>
    2a5e:	da03      	bge.n	2a68 <__gedf2+0xa4>
    2a60:	1e48      	subs	r0, r1, #1
    2a62:	2101      	movs	r1, #1
    2a64:	4308      	orrs	r0, r1
    2a66:	e7e2      	b.n	2a2e <__gedf2+0x6a>
    2a68:	455e      	cmp	r6, fp
    2a6a:	d8dd      	bhi.n	2a28 <__gedf2+0x64>
    2a6c:	d006      	beq.n	2a7c <__gedf2+0xb8>
    2a6e:	2000      	movs	r0, #0
    2a70:	455e      	cmp	r6, fp
    2a72:	d2dc      	bcs.n	2a2e <__gedf2+0x6a>
    2a74:	2301      	movs	r3, #1
    2a76:	1e48      	subs	r0, r1, #1
    2a78:	4318      	orrs	r0, r3
    2a7a:	e7d8      	b.n	2a2e <__gedf2+0x6a>
    2a7c:	45c4      	cmp	ip, r8
    2a7e:	d8d3      	bhi.n	2a28 <__gedf2+0x64>
    2a80:	2000      	movs	r0, #0
    2a82:	45c4      	cmp	ip, r8
    2a84:	d3f6      	bcc.n	2a74 <__gedf2+0xb0>
    2a86:	e7d2      	b.n	2a2e <__gedf2+0x6a>
    2a88:	000007ff 	.word	0x000007ff

00002a8c <__ledf2>:
    2a8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a8e:	464e      	mov	r6, r9
    2a90:	4645      	mov	r5, r8
    2a92:	46de      	mov	lr, fp
    2a94:	4657      	mov	r7, sl
    2a96:	005c      	lsls	r4, r3, #1
    2a98:	b5e0      	push	{r5, r6, r7, lr}
    2a9a:	031f      	lsls	r7, r3, #12
    2a9c:	0fdb      	lsrs	r3, r3, #31
    2a9e:	4699      	mov	r9, r3
    2aa0:	4b2a      	ldr	r3, [pc, #168]	; (2b4c <__ledf2+0xc0>)
    2aa2:	030e      	lsls	r6, r1, #12
    2aa4:	004d      	lsls	r5, r1, #1
    2aa6:	0fc9      	lsrs	r1, r1, #31
    2aa8:	4684      	mov	ip, r0
    2aaa:	0b36      	lsrs	r6, r6, #12
    2aac:	0d6d      	lsrs	r5, r5, #21
    2aae:	468b      	mov	fp, r1
    2ab0:	4690      	mov	r8, r2
    2ab2:	0b3f      	lsrs	r7, r7, #12
    2ab4:	0d64      	lsrs	r4, r4, #21
    2ab6:	429d      	cmp	r5, r3
    2ab8:	d020      	beq.n	2afc <__ledf2+0x70>
    2aba:	4b24      	ldr	r3, [pc, #144]	; (2b4c <__ledf2+0xc0>)
    2abc:	429c      	cmp	r4, r3
    2abe:	d022      	beq.n	2b06 <__ledf2+0x7a>
    2ac0:	2d00      	cmp	r5, #0
    2ac2:	d112      	bne.n	2aea <__ledf2+0x5e>
    2ac4:	4330      	orrs	r0, r6
    2ac6:	4243      	negs	r3, r0
    2ac8:	4143      	adcs	r3, r0
    2aca:	b2db      	uxtb	r3, r3
    2acc:	2c00      	cmp	r4, #0
    2ace:	d01f      	beq.n	2b10 <__ledf2+0x84>
    2ad0:	2b00      	cmp	r3, #0
    2ad2:	d00c      	beq.n	2aee <__ledf2+0x62>
    2ad4:	464b      	mov	r3, r9
    2ad6:	2001      	movs	r0, #1
    2ad8:	3b01      	subs	r3, #1
    2ada:	4303      	orrs	r3, r0
    2adc:	0018      	movs	r0, r3
    2ade:	bc3c      	pop	{r2, r3, r4, r5}
    2ae0:	4690      	mov	r8, r2
    2ae2:	4699      	mov	r9, r3
    2ae4:	46a2      	mov	sl, r4
    2ae6:	46ab      	mov	fp, r5
    2ae8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2aea:	2c00      	cmp	r4, #0
    2aec:	d016      	beq.n	2b1c <__ledf2+0x90>
    2aee:	45cb      	cmp	fp, r9
    2af0:	d017      	beq.n	2b22 <__ledf2+0x96>
    2af2:	465b      	mov	r3, fp
    2af4:	4259      	negs	r1, r3
    2af6:	2301      	movs	r3, #1
    2af8:	430b      	orrs	r3, r1
    2afa:	e7ef      	b.n	2adc <__ledf2+0x50>
    2afc:	0031      	movs	r1, r6
    2afe:	2302      	movs	r3, #2
    2b00:	4301      	orrs	r1, r0
    2b02:	d1eb      	bne.n	2adc <__ledf2+0x50>
    2b04:	e7d9      	b.n	2aba <__ledf2+0x2e>
    2b06:	0039      	movs	r1, r7
    2b08:	2302      	movs	r3, #2
    2b0a:	4311      	orrs	r1, r2
    2b0c:	d1e6      	bne.n	2adc <__ledf2+0x50>
    2b0e:	e7d7      	b.n	2ac0 <__ledf2+0x34>
    2b10:	433a      	orrs	r2, r7
    2b12:	d1dd      	bne.n	2ad0 <__ledf2+0x44>
    2b14:	2300      	movs	r3, #0
    2b16:	2800      	cmp	r0, #0
    2b18:	d0e0      	beq.n	2adc <__ledf2+0x50>
    2b1a:	e7ea      	b.n	2af2 <__ledf2+0x66>
    2b1c:	433a      	orrs	r2, r7
    2b1e:	d1e6      	bne.n	2aee <__ledf2+0x62>
    2b20:	e7e7      	b.n	2af2 <__ledf2+0x66>
    2b22:	42a5      	cmp	r5, r4
    2b24:	dce5      	bgt.n	2af2 <__ledf2+0x66>
    2b26:	db05      	blt.n	2b34 <__ledf2+0xa8>
    2b28:	42be      	cmp	r6, r7
    2b2a:	d8e2      	bhi.n	2af2 <__ledf2+0x66>
    2b2c:	d007      	beq.n	2b3e <__ledf2+0xb2>
    2b2e:	2300      	movs	r3, #0
    2b30:	42be      	cmp	r6, r7
    2b32:	d2d3      	bcs.n	2adc <__ledf2+0x50>
    2b34:	4659      	mov	r1, fp
    2b36:	2301      	movs	r3, #1
    2b38:	3901      	subs	r1, #1
    2b3a:	430b      	orrs	r3, r1
    2b3c:	e7ce      	b.n	2adc <__ledf2+0x50>
    2b3e:	45c4      	cmp	ip, r8
    2b40:	d8d7      	bhi.n	2af2 <__ledf2+0x66>
    2b42:	2300      	movs	r3, #0
    2b44:	45c4      	cmp	ip, r8
    2b46:	d3f5      	bcc.n	2b34 <__ledf2+0xa8>
    2b48:	e7c8      	b.n	2adc <__ledf2+0x50>
    2b4a:	46c0      	nop			; (mov r8, r8)
    2b4c:	000007ff 	.word	0x000007ff

00002b50 <__aeabi_dmul>:
    2b50:	b5f0      	push	{r4, r5, r6, r7, lr}
    2b52:	4657      	mov	r7, sl
    2b54:	4645      	mov	r5, r8
    2b56:	46de      	mov	lr, fp
    2b58:	464e      	mov	r6, r9
    2b5a:	b5e0      	push	{r5, r6, r7, lr}
    2b5c:	030c      	lsls	r4, r1, #12
    2b5e:	4698      	mov	r8, r3
    2b60:	004e      	lsls	r6, r1, #1
    2b62:	0b23      	lsrs	r3, r4, #12
    2b64:	b087      	sub	sp, #28
    2b66:	0007      	movs	r7, r0
    2b68:	4692      	mov	sl, r2
    2b6a:	469b      	mov	fp, r3
    2b6c:	0d76      	lsrs	r6, r6, #21
    2b6e:	0fcd      	lsrs	r5, r1, #31
    2b70:	2e00      	cmp	r6, #0
    2b72:	d06b      	beq.n	2c4c <__aeabi_dmul+0xfc>
    2b74:	4b6d      	ldr	r3, [pc, #436]	; (2d2c <__aeabi_dmul+0x1dc>)
    2b76:	429e      	cmp	r6, r3
    2b78:	d035      	beq.n	2be6 <__aeabi_dmul+0x96>
    2b7a:	2480      	movs	r4, #128	; 0x80
    2b7c:	465b      	mov	r3, fp
    2b7e:	0f42      	lsrs	r2, r0, #29
    2b80:	0424      	lsls	r4, r4, #16
    2b82:	00db      	lsls	r3, r3, #3
    2b84:	4314      	orrs	r4, r2
    2b86:	431c      	orrs	r4, r3
    2b88:	00c3      	lsls	r3, r0, #3
    2b8a:	4699      	mov	r9, r3
    2b8c:	4b68      	ldr	r3, [pc, #416]	; (2d30 <__aeabi_dmul+0x1e0>)
    2b8e:	46a3      	mov	fp, r4
    2b90:	469c      	mov	ip, r3
    2b92:	2300      	movs	r3, #0
    2b94:	2700      	movs	r7, #0
    2b96:	4466      	add	r6, ip
    2b98:	9302      	str	r3, [sp, #8]
    2b9a:	4643      	mov	r3, r8
    2b9c:	031c      	lsls	r4, r3, #12
    2b9e:	005a      	lsls	r2, r3, #1
    2ba0:	0fdb      	lsrs	r3, r3, #31
    2ba2:	4650      	mov	r0, sl
    2ba4:	0b24      	lsrs	r4, r4, #12
    2ba6:	0d52      	lsrs	r2, r2, #21
    2ba8:	4698      	mov	r8, r3
    2baa:	d100      	bne.n	2bae <__aeabi_dmul+0x5e>
    2bac:	e076      	b.n	2c9c <__aeabi_dmul+0x14c>
    2bae:	4b5f      	ldr	r3, [pc, #380]	; (2d2c <__aeabi_dmul+0x1dc>)
    2bb0:	429a      	cmp	r2, r3
    2bb2:	d06d      	beq.n	2c90 <__aeabi_dmul+0x140>
    2bb4:	2380      	movs	r3, #128	; 0x80
    2bb6:	0f41      	lsrs	r1, r0, #29
    2bb8:	041b      	lsls	r3, r3, #16
    2bba:	430b      	orrs	r3, r1
    2bbc:	495c      	ldr	r1, [pc, #368]	; (2d30 <__aeabi_dmul+0x1e0>)
    2bbe:	00e4      	lsls	r4, r4, #3
    2bc0:	468c      	mov	ip, r1
    2bc2:	431c      	orrs	r4, r3
    2bc4:	00c3      	lsls	r3, r0, #3
    2bc6:	2000      	movs	r0, #0
    2bc8:	4462      	add	r2, ip
    2bca:	4641      	mov	r1, r8
    2bcc:	18b6      	adds	r6, r6, r2
    2bce:	4069      	eors	r1, r5
    2bd0:	1c72      	adds	r2, r6, #1
    2bd2:	9101      	str	r1, [sp, #4]
    2bd4:	4694      	mov	ip, r2
    2bd6:	4307      	orrs	r7, r0
    2bd8:	2f0f      	cmp	r7, #15
    2bda:	d900      	bls.n	2bde <__aeabi_dmul+0x8e>
    2bdc:	e0b0      	b.n	2d40 <__aeabi_dmul+0x1f0>
    2bde:	4a55      	ldr	r2, [pc, #340]	; (2d34 <__aeabi_dmul+0x1e4>)
    2be0:	00bf      	lsls	r7, r7, #2
    2be2:	59d2      	ldr	r2, [r2, r7]
    2be4:	4697      	mov	pc, r2
    2be6:	465b      	mov	r3, fp
    2be8:	4303      	orrs	r3, r0
    2bea:	4699      	mov	r9, r3
    2bec:	d000      	beq.n	2bf0 <__aeabi_dmul+0xa0>
    2bee:	e087      	b.n	2d00 <__aeabi_dmul+0x1b0>
    2bf0:	2300      	movs	r3, #0
    2bf2:	469b      	mov	fp, r3
    2bf4:	3302      	adds	r3, #2
    2bf6:	2708      	movs	r7, #8
    2bf8:	9302      	str	r3, [sp, #8]
    2bfa:	e7ce      	b.n	2b9a <__aeabi_dmul+0x4a>
    2bfc:	4642      	mov	r2, r8
    2bfe:	9201      	str	r2, [sp, #4]
    2c00:	2802      	cmp	r0, #2
    2c02:	d067      	beq.n	2cd4 <__aeabi_dmul+0x184>
    2c04:	2803      	cmp	r0, #3
    2c06:	d100      	bne.n	2c0a <__aeabi_dmul+0xba>
    2c08:	e20e      	b.n	3028 <__aeabi_dmul+0x4d8>
    2c0a:	2801      	cmp	r0, #1
    2c0c:	d000      	beq.n	2c10 <__aeabi_dmul+0xc0>
    2c0e:	e162      	b.n	2ed6 <__aeabi_dmul+0x386>
    2c10:	2300      	movs	r3, #0
    2c12:	2400      	movs	r4, #0
    2c14:	2200      	movs	r2, #0
    2c16:	4699      	mov	r9, r3
    2c18:	9901      	ldr	r1, [sp, #4]
    2c1a:	4001      	ands	r1, r0
    2c1c:	b2cd      	uxtb	r5, r1
    2c1e:	2100      	movs	r1, #0
    2c20:	0312      	lsls	r2, r2, #12
    2c22:	0d0b      	lsrs	r3, r1, #20
    2c24:	0b12      	lsrs	r2, r2, #12
    2c26:	051b      	lsls	r3, r3, #20
    2c28:	4313      	orrs	r3, r2
    2c2a:	4a43      	ldr	r2, [pc, #268]	; (2d38 <__aeabi_dmul+0x1e8>)
    2c2c:	0524      	lsls	r4, r4, #20
    2c2e:	4013      	ands	r3, r2
    2c30:	431c      	orrs	r4, r3
    2c32:	0064      	lsls	r4, r4, #1
    2c34:	07ed      	lsls	r5, r5, #31
    2c36:	0864      	lsrs	r4, r4, #1
    2c38:	432c      	orrs	r4, r5
    2c3a:	4648      	mov	r0, r9
    2c3c:	0021      	movs	r1, r4
    2c3e:	b007      	add	sp, #28
    2c40:	bc3c      	pop	{r2, r3, r4, r5}
    2c42:	4690      	mov	r8, r2
    2c44:	4699      	mov	r9, r3
    2c46:	46a2      	mov	sl, r4
    2c48:	46ab      	mov	fp, r5
    2c4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2c4c:	4303      	orrs	r3, r0
    2c4e:	4699      	mov	r9, r3
    2c50:	d04f      	beq.n	2cf2 <__aeabi_dmul+0x1a2>
    2c52:	465b      	mov	r3, fp
    2c54:	2b00      	cmp	r3, #0
    2c56:	d100      	bne.n	2c5a <__aeabi_dmul+0x10a>
    2c58:	e189      	b.n	2f6e <__aeabi_dmul+0x41e>
    2c5a:	4658      	mov	r0, fp
    2c5c:	f000 fe84 	bl	3968 <__clzsi2>
    2c60:	0003      	movs	r3, r0
    2c62:	3b0b      	subs	r3, #11
    2c64:	2b1c      	cmp	r3, #28
    2c66:	dd00      	ble.n	2c6a <__aeabi_dmul+0x11a>
    2c68:	e17a      	b.n	2f60 <__aeabi_dmul+0x410>
    2c6a:	221d      	movs	r2, #29
    2c6c:	1ad3      	subs	r3, r2, r3
    2c6e:	003a      	movs	r2, r7
    2c70:	0001      	movs	r1, r0
    2c72:	465c      	mov	r4, fp
    2c74:	40da      	lsrs	r2, r3
    2c76:	3908      	subs	r1, #8
    2c78:	408c      	lsls	r4, r1
    2c7a:	0013      	movs	r3, r2
    2c7c:	408f      	lsls	r7, r1
    2c7e:	4323      	orrs	r3, r4
    2c80:	469b      	mov	fp, r3
    2c82:	46b9      	mov	r9, r7
    2c84:	2300      	movs	r3, #0
    2c86:	4e2d      	ldr	r6, [pc, #180]	; (2d3c <__aeabi_dmul+0x1ec>)
    2c88:	2700      	movs	r7, #0
    2c8a:	1a36      	subs	r6, r6, r0
    2c8c:	9302      	str	r3, [sp, #8]
    2c8e:	e784      	b.n	2b9a <__aeabi_dmul+0x4a>
    2c90:	4653      	mov	r3, sl
    2c92:	4323      	orrs	r3, r4
    2c94:	d12a      	bne.n	2cec <__aeabi_dmul+0x19c>
    2c96:	2400      	movs	r4, #0
    2c98:	2002      	movs	r0, #2
    2c9a:	e796      	b.n	2bca <__aeabi_dmul+0x7a>
    2c9c:	4653      	mov	r3, sl
    2c9e:	4323      	orrs	r3, r4
    2ca0:	d020      	beq.n	2ce4 <__aeabi_dmul+0x194>
    2ca2:	2c00      	cmp	r4, #0
    2ca4:	d100      	bne.n	2ca8 <__aeabi_dmul+0x158>
    2ca6:	e157      	b.n	2f58 <__aeabi_dmul+0x408>
    2ca8:	0020      	movs	r0, r4
    2caa:	f000 fe5d 	bl	3968 <__clzsi2>
    2cae:	0003      	movs	r3, r0
    2cb0:	3b0b      	subs	r3, #11
    2cb2:	2b1c      	cmp	r3, #28
    2cb4:	dd00      	ble.n	2cb8 <__aeabi_dmul+0x168>
    2cb6:	e149      	b.n	2f4c <__aeabi_dmul+0x3fc>
    2cb8:	211d      	movs	r1, #29
    2cba:	1acb      	subs	r3, r1, r3
    2cbc:	4651      	mov	r1, sl
    2cbe:	0002      	movs	r2, r0
    2cc0:	40d9      	lsrs	r1, r3
    2cc2:	4653      	mov	r3, sl
    2cc4:	3a08      	subs	r2, #8
    2cc6:	4094      	lsls	r4, r2
    2cc8:	4093      	lsls	r3, r2
    2cca:	430c      	orrs	r4, r1
    2ccc:	4a1b      	ldr	r2, [pc, #108]	; (2d3c <__aeabi_dmul+0x1ec>)
    2cce:	1a12      	subs	r2, r2, r0
    2cd0:	2000      	movs	r0, #0
    2cd2:	e77a      	b.n	2bca <__aeabi_dmul+0x7a>
    2cd4:	2501      	movs	r5, #1
    2cd6:	9b01      	ldr	r3, [sp, #4]
    2cd8:	4c14      	ldr	r4, [pc, #80]	; (2d2c <__aeabi_dmul+0x1dc>)
    2cda:	401d      	ands	r5, r3
    2cdc:	2300      	movs	r3, #0
    2cde:	2200      	movs	r2, #0
    2ce0:	4699      	mov	r9, r3
    2ce2:	e79c      	b.n	2c1e <__aeabi_dmul+0xce>
    2ce4:	2400      	movs	r4, #0
    2ce6:	2200      	movs	r2, #0
    2ce8:	2001      	movs	r0, #1
    2cea:	e76e      	b.n	2bca <__aeabi_dmul+0x7a>
    2cec:	4653      	mov	r3, sl
    2cee:	2003      	movs	r0, #3
    2cf0:	e76b      	b.n	2bca <__aeabi_dmul+0x7a>
    2cf2:	2300      	movs	r3, #0
    2cf4:	469b      	mov	fp, r3
    2cf6:	3301      	adds	r3, #1
    2cf8:	2704      	movs	r7, #4
    2cfa:	2600      	movs	r6, #0
    2cfc:	9302      	str	r3, [sp, #8]
    2cfe:	e74c      	b.n	2b9a <__aeabi_dmul+0x4a>
    2d00:	2303      	movs	r3, #3
    2d02:	4681      	mov	r9, r0
    2d04:	270c      	movs	r7, #12
    2d06:	9302      	str	r3, [sp, #8]
    2d08:	e747      	b.n	2b9a <__aeabi_dmul+0x4a>
    2d0a:	2280      	movs	r2, #128	; 0x80
    2d0c:	2300      	movs	r3, #0
    2d0e:	2500      	movs	r5, #0
    2d10:	0312      	lsls	r2, r2, #12
    2d12:	4699      	mov	r9, r3
    2d14:	4c05      	ldr	r4, [pc, #20]	; (2d2c <__aeabi_dmul+0x1dc>)
    2d16:	e782      	b.n	2c1e <__aeabi_dmul+0xce>
    2d18:	465c      	mov	r4, fp
    2d1a:	464b      	mov	r3, r9
    2d1c:	9802      	ldr	r0, [sp, #8]
    2d1e:	e76f      	b.n	2c00 <__aeabi_dmul+0xb0>
    2d20:	465c      	mov	r4, fp
    2d22:	464b      	mov	r3, r9
    2d24:	9501      	str	r5, [sp, #4]
    2d26:	9802      	ldr	r0, [sp, #8]
    2d28:	e76a      	b.n	2c00 <__aeabi_dmul+0xb0>
    2d2a:	46c0      	nop			; (mov r8, r8)
    2d2c:	000007ff 	.word	0x000007ff
    2d30:	fffffc01 	.word	0xfffffc01
    2d34:	00003ad8 	.word	0x00003ad8
    2d38:	800fffff 	.word	0x800fffff
    2d3c:	fffffc0d 	.word	0xfffffc0d
    2d40:	464a      	mov	r2, r9
    2d42:	4649      	mov	r1, r9
    2d44:	0c17      	lsrs	r7, r2, #16
    2d46:	0c1a      	lsrs	r2, r3, #16
    2d48:	041b      	lsls	r3, r3, #16
    2d4a:	0c1b      	lsrs	r3, r3, #16
    2d4c:	0408      	lsls	r0, r1, #16
    2d4e:	0019      	movs	r1, r3
    2d50:	0c00      	lsrs	r0, r0, #16
    2d52:	4341      	muls	r1, r0
    2d54:	0015      	movs	r5, r2
    2d56:	4688      	mov	r8, r1
    2d58:	0019      	movs	r1, r3
    2d5a:	437d      	muls	r5, r7
    2d5c:	4379      	muls	r1, r7
    2d5e:	9503      	str	r5, [sp, #12]
    2d60:	4689      	mov	r9, r1
    2d62:	0029      	movs	r1, r5
    2d64:	0015      	movs	r5, r2
    2d66:	4345      	muls	r5, r0
    2d68:	444d      	add	r5, r9
    2d6a:	9502      	str	r5, [sp, #8]
    2d6c:	4645      	mov	r5, r8
    2d6e:	0c2d      	lsrs	r5, r5, #16
    2d70:	46aa      	mov	sl, r5
    2d72:	9d02      	ldr	r5, [sp, #8]
    2d74:	4455      	add	r5, sl
    2d76:	45a9      	cmp	r9, r5
    2d78:	d906      	bls.n	2d88 <__aeabi_dmul+0x238>
    2d7a:	468a      	mov	sl, r1
    2d7c:	2180      	movs	r1, #128	; 0x80
    2d7e:	0249      	lsls	r1, r1, #9
    2d80:	4689      	mov	r9, r1
    2d82:	44ca      	add	sl, r9
    2d84:	4651      	mov	r1, sl
    2d86:	9103      	str	r1, [sp, #12]
    2d88:	0c29      	lsrs	r1, r5, #16
    2d8a:	9104      	str	r1, [sp, #16]
    2d8c:	4641      	mov	r1, r8
    2d8e:	0409      	lsls	r1, r1, #16
    2d90:	042d      	lsls	r5, r5, #16
    2d92:	0c09      	lsrs	r1, r1, #16
    2d94:	4688      	mov	r8, r1
    2d96:	0029      	movs	r1, r5
    2d98:	0c25      	lsrs	r5, r4, #16
    2d9a:	0424      	lsls	r4, r4, #16
    2d9c:	4441      	add	r1, r8
    2d9e:	0c24      	lsrs	r4, r4, #16
    2da0:	9105      	str	r1, [sp, #20]
    2da2:	0021      	movs	r1, r4
    2da4:	4341      	muls	r1, r0
    2da6:	4688      	mov	r8, r1
    2da8:	0021      	movs	r1, r4
    2daa:	4379      	muls	r1, r7
    2dac:	468a      	mov	sl, r1
    2dae:	4368      	muls	r0, r5
    2db0:	4641      	mov	r1, r8
    2db2:	4450      	add	r0, sl
    2db4:	4681      	mov	r9, r0
    2db6:	0c08      	lsrs	r0, r1, #16
    2db8:	4448      	add	r0, r9
    2dba:	436f      	muls	r7, r5
    2dbc:	4582      	cmp	sl, r0
    2dbe:	d903      	bls.n	2dc8 <__aeabi_dmul+0x278>
    2dc0:	2180      	movs	r1, #128	; 0x80
    2dc2:	0249      	lsls	r1, r1, #9
    2dc4:	4689      	mov	r9, r1
    2dc6:	444f      	add	r7, r9
    2dc8:	0c01      	lsrs	r1, r0, #16
    2dca:	4689      	mov	r9, r1
    2dcc:	0039      	movs	r1, r7
    2dce:	4449      	add	r1, r9
    2dd0:	9102      	str	r1, [sp, #8]
    2dd2:	4641      	mov	r1, r8
    2dd4:	040f      	lsls	r7, r1, #16
    2dd6:	9904      	ldr	r1, [sp, #16]
    2dd8:	0c3f      	lsrs	r7, r7, #16
    2dda:	4688      	mov	r8, r1
    2ddc:	0400      	lsls	r0, r0, #16
    2dde:	19c0      	adds	r0, r0, r7
    2de0:	4480      	add	r8, r0
    2de2:	4641      	mov	r1, r8
    2de4:	9104      	str	r1, [sp, #16]
    2de6:	4659      	mov	r1, fp
    2de8:	0c0f      	lsrs	r7, r1, #16
    2dea:	0409      	lsls	r1, r1, #16
    2dec:	0c09      	lsrs	r1, r1, #16
    2dee:	4688      	mov	r8, r1
    2df0:	4359      	muls	r1, r3
    2df2:	468a      	mov	sl, r1
    2df4:	0039      	movs	r1, r7
    2df6:	4351      	muls	r1, r2
    2df8:	4689      	mov	r9, r1
    2dfa:	4641      	mov	r1, r8
    2dfc:	434a      	muls	r2, r1
    2dfe:	4651      	mov	r1, sl
    2e00:	0c09      	lsrs	r1, r1, #16
    2e02:	468b      	mov	fp, r1
    2e04:	437b      	muls	r3, r7
    2e06:	18d2      	adds	r2, r2, r3
    2e08:	445a      	add	r2, fp
    2e0a:	4293      	cmp	r3, r2
    2e0c:	d903      	bls.n	2e16 <__aeabi_dmul+0x2c6>
    2e0e:	2380      	movs	r3, #128	; 0x80
    2e10:	025b      	lsls	r3, r3, #9
    2e12:	469b      	mov	fp, r3
    2e14:	44d9      	add	r9, fp
    2e16:	4651      	mov	r1, sl
    2e18:	0409      	lsls	r1, r1, #16
    2e1a:	0c09      	lsrs	r1, r1, #16
    2e1c:	468a      	mov	sl, r1
    2e1e:	4641      	mov	r1, r8
    2e20:	4361      	muls	r1, r4
    2e22:	437c      	muls	r4, r7
    2e24:	0c13      	lsrs	r3, r2, #16
    2e26:	0412      	lsls	r2, r2, #16
    2e28:	444b      	add	r3, r9
    2e2a:	4452      	add	r2, sl
    2e2c:	46a1      	mov	r9, r4
    2e2e:	468a      	mov	sl, r1
    2e30:	003c      	movs	r4, r7
    2e32:	4641      	mov	r1, r8
    2e34:	436c      	muls	r4, r5
    2e36:	434d      	muls	r5, r1
    2e38:	4651      	mov	r1, sl
    2e3a:	444d      	add	r5, r9
    2e3c:	0c0f      	lsrs	r7, r1, #16
    2e3e:	197d      	adds	r5, r7, r5
    2e40:	45a9      	cmp	r9, r5
    2e42:	d903      	bls.n	2e4c <__aeabi_dmul+0x2fc>
    2e44:	2180      	movs	r1, #128	; 0x80
    2e46:	0249      	lsls	r1, r1, #9
    2e48:	4688      	mov	r8, r1
    2e4a:	4444      	add	r4, r8
    2e4c:	9f04      	ldr	r7, [sp, #16]
    2e4e:	9903      	ldr	r1, [sp, #12]
    2e50:	46b8      	mov	r8, r7
    2e52:	4441      	add	r1, r8
    2e54:	468b      	mov	fp, r1
    2e56:	4583      	cmp	fp, r0
    2e58:	4180      	sbcs	r0, r0
    2e5a:	4241      	negs	r1, r0
    2e5c:	4688      	mov	r8, r1
    2e5e:	4651      	mov	r1, sl
    2e60:	0408      	lsls	r0, r1, #16
    2e62:	042f      	lsls	r7, r5, #16
    2e64:	0c00      	lsrs	r0, r0, #16
    2e66:	183f      	adds	r7, r7, r0
    2e68:	4658      	mov	r0, fp
    2e6a:	9902      	ldr	r1, [sp, #8]
    2e6c:	1810      	adds	r0, r2, r0
    2e6e:	4689      	mov	r9, r1
    2e70:	4290      	cmp	r0, r2
    2e72:	4192      	sbcs	r2, r2
    2e74:	444f      	add	r7, r9
    2e76:	46ba      	mov	sl, r7
    2e78:	4252      	negs	r2, r2
    2e7a:	4699      	mov	r9, r3
    2e7c:	4693      	mov	fp, r2
    2e7e:	44c2      	add	sl, r8
    2e80:	44d1      	add	r9, sl
    2e82:	44cb      	add	fp, r9
    2e84:	428f      	cmp	r7, r1
    2e86:	41bf      	sbcs	r7, r7
    2e88:	45c2      	cmp	sl, r8
    2e8a:	4189      	sbcs	r1, r1
    2e8c:	4599      	cmp	r9, r3
    2e8e:	419b      	sbcs	r3, r3
    2e90:	4593      	cmp	fp, r2
    2e92:	4192      	sbcs	r2, r2
    2e94:	427f      	negs	r7, r7
    2e96:	4249      	negs	r1, r1
    2e98:	0c2d      	lsrs	r5, r5, #16
    2e9a:	4252      	negs	r2, r2
    2e9c:	430f      	orrs	r7, r1
    2e9e:	425b      	negs	r3, r3
    2ea0:	4313      	orrs	r3, r2
    2ea2:	197f      	adds	r7, r7, r5
    2ea4:	18ff      	adds	r7, r7, r3
    2ea6:	465b      	mov	r3, fp
    2ea8:	193c      	adds	r4, r7, r4
    2eaa:	0ddb      	lsrs	r3, r3, #23
    2eac:	9a05      	ldr	r2, [sp, #20]
    2eae:	0264      	lsls	r4, r4, #9
    2eb0:	431c      	orrs	r4, r3
    2eb2:	0243      	lsls	r3, r0, #9
    2eb4:	4313      	orrs	r3, r2
    2eb6:	1e5d      	subs	r5, r3, #1
    2eb8:	41ab      	sbcs	r3, r5
    2eba:	465a      	mov	r2, fp
    2ebc:	0dc0      	lsrs	r0, r0, #23
    2ebe:	4303      	orrs	r3, r0
    2ec0:	0252      	lsls	r2, r2, #9
    2ec2:	4313      	orrs	r3, r2
    2ec4:	01e2      	lsls	r2, r4, #7
    2ec6:	d556      	bpl.n	2f76 <__aeabi_dmul+0x426>
    2ec8:	2001      	movs	r0, #1
    2eca:	085a      	lsrs	r2, r3, #1
    2ecc:	4003      	ands	r3, r0
    2ece:	4313      	orrs	r3, r2
    2ed0:	07e2      	lsls	r2, r4, #31
    2ed2:	4313      	orrs	r3, r2
    2ed4:	0864      	lsrs	r4, r4, #1
    2ed6:	485a      	ldr	r0, [pc, #360]	; (3040 <__aeabi_dmul+0x4f0>)
    2ed8:	4460      	add	r0, ip
    2eda:	2800      	cmp	r0, #0
    2edc:	dd4d      	ble.n	2f7a <__aeabi_dmul+0x42a>
    2ede:	075a      	lsls	r2, r3, #29
    2ee0:	d009      	beq.n	2ef6 <__aeabi_dmul+0x3a6>
    2ee2:	220f      	movs	r2, #15
    2ee4:	401a      	ands	r2, r3
    2ee6:	2a04      	cmp	r2, #4
    2ee8:	d005      	beq.n	2ef6 <__aeabi_dmul+0x3a6>
    2eea:	1d1a      	adds	r2, r3, #4
    2eec:	429a      	cmp	r2, r3
    2eee:	419b      	sbcs	r3, r3
    2ef0:	425b      	negs	r3, r3
    2ef2:	18e4      	adds	r4, r4, r3
    2ef4:	0013      	movs	r3, r2
    2ef6:	01e2      	lsls	r2, r4, #7
    2ef8:	d504      	bpl.n	2f04 <__aeabi_dmul+0x3b4>
    2efa:	2080      	movs	r0, #128	; 0x80
    2efc:	4a51      	ldr	r2, [pc, #324]	; (3044 <__aeabi_dmul+0x4f4>)
    2efe:	00c0      	lsls	r0, r0, #3
    2f00:	4014      	ands	r4, r2
    2f02:	4460      	add	r0, ip
    2f04:	4a50      	ldr	r2, [pc, #320]	; (3048 <__aeabi_dmul+0x4f8>)
    2f06:	4290      	cmp	r0, r2
    2f08:	dd00      	ble.n	2f0c <__aeabi_dmul+0x3bc>
    2f0a:	e6e3      	b.n	2cd4 <__aeabi_dmul+0x184>
    2f0c:	2501      	movs	r5, #1
    2f0e:	08db      	lsrs	r3, r3, #3
    2f10:	0762      	lsls	r2, r4, #29
    2f12:	431a      	orrs	r2, r3
    2f14:	0264      	lsls	r4, r4, #9
    2f16:	9b01      	ldr	r3, [sp, #4]
    2f18:	4691      	mov	r9, r2
    2f1a:	0b22      	lsrs	r2, r4, #12
    2f1c:	0544      	lsls	r4, r0, #21
    2f1e:	0d64      	lsrs	r4, r4, #21
    2f20:	401d      	ands	r5, r3
    2f22:	e67c      	b.n	2c1e <__aeabi_dmul+0xce>
    2f24:	2280      	movs	r2, #128	; 0x80
    2f26:	4659      	mov	r1, fp
    2f28:	0312      	lsls	r2, r2, #12
    2f2a:	4211      	tst	r1, r2
    2f2c:	d008      	beq.n	2f40 <__aeabi_dmul+0x3f0>
    2f2e:	4214      	tst	r4, r2
    2f30:	d106      	bne.n	2f40 <__aeabi_dmul+0x3f0>
    2f32:	4322      	orrs	r2, r4
    2f34:	0312      	lsls	r2, r2, #12
    2f36:	0b12      	lsrs	r2, r2, #12
    2f38:	4645      	mov	r5, r8
    2f3a:	4699      	mov	r9, r3
    2f3c:	4c43      	ldr	r4, [pc, #268]	; (304c <__aeabi_dmul+0x4fc>)
    2f3e:	e66e      	b.n	2c1e <__aeabi_dmul+0xce>
    2f40:	465b      	mov	r3, fp
    2f42:	431a      	orrs	r2, r3
    2f44:	0312      	lsls	r2, r2, #12
    2f46:	0b12      	lsrs	r2, r2, #12
    2f48:	4c40      	ldr	r4, [pc, #256]	; (304c <__aeabi_dmul+0x4fc>)
    2f4a:	e668      	b.n	2c1e <__aeabi_dmul+0xce>
    2f4c:	0003      	movs	r3, r0
    2f4e:	4654      	mov	r4, sl
    2f50:	3b28      	subs	r3, #40	; 0x28
    2f52:	409c      	lsls	r4, r3
    2f54:	2300      	movs	r3, #0
    2f56:	e6b9      	b.n	2ccc <__aeabi_dmul+0x17c>
    2f58:	f000 fd06 	bl	3968 <__clzsi2>
    2f5c:	3020      	adds	r0, #32
    2f5e:	e6a6      	b.n	2cae <__aeabi_dmul+0x15e>
    2f60:	0003      	movs	r3, r0
    2f62:	3b28      	subs	r3, #40	; 0x28
    2f64:	409f      	lsls	r7, r3
    2f66:	2300      	movs	r3, #0
    2f68:	46bb      	mov	fp, r7
    2f6a:	4699      	mov	r9, r3
    2f6c:	e68a      	b.n	2c84 <__aeabi_dmul+0x134>
    2f6e:	f000 fcfb 	bl	3968 <__clzsi2>
    2f72:	3020      	adds	r0, #32
    2f74:	e674      	b.n	2c60 <__aeabi_dmul+0x110>
    2f76:	46b4      	mov	ip, r6
    2f78:	e7ad      	b.n	2ed6 <__aeabi_dmul+0x386>
    2f7a:	2501      	movs	r5, #1
    2f7c:	1a2a      	subs	r2, r5, r0
    2f7e:	2a38      	cmp	r2, #56	; 0x38
    2f80:	dd06      	ble.n	2f90 <__aeabi_dmul+0x440>
    2f82:	9b01      	ldr	r3, [sp, #4]
    2f84:	2400      	movs	r4, #0
    2f86:	401d      	ands	r5, r3
    2f88:	2300      	movs	r3, #0
    2f8a:	2200      	movs	r2, #0
    2f8c:	4699      	mov	r9, r3
    2f8e:	e646      	b.n	2c1e <__aeabi_dmul+0xce>
    2f90:	2a1f      	cmp	r2, #31
    2f92:	dc21      	bgt.n	2fd8 <__aeabi_dmul+0x488>
    2f94:	2520      	movs	r5, #32
    2f96:	0020      	movs	r0, r4
    2f98:	1aad      	subs	r5, r5, r2
    2f9a:	001e      	movs	r6, r3
    2f9c:	40ab      	lsls	r3, r5
    2f9e:	40a8      	lsls	r0, r5
    2fa0:	40d6      	lsrs	r6, r2
    2fa2:	1e5d      	subs	r5, r3, #1
    2fa4:	41ab      	sbcs	r3, r5
    2fa6:	4330      	orrs	r0, r6
    2fa8:	4318      	orrs	r0, r3
    2faa:	40d4      	lsrs	r4, r2
    2fac:	0743      	lsls	r3, r0, #29
    2fae:	d009      	beq.n	2fc4 <__aeabi_dmul+0x474>
    2fb0:	230f      	movs	r3, #15
    2fb2:	4003      	ands	r3, r0
    2fb4:	2b04      	cmp	r3, #4
    2fb6:	d005      	beq.n	2fc4 <__aeabi_dmul+0x474>
    2fb8:	0003      	movs	r3, r0
    2fba:	1d18      	adds	r0, r3, #4
    2fbc:	4298      	cmp	r0, r3
    2fbe:	419b      	sbcs	r3, r3
    2fc0:	425b      	negs	r3, r3
    2fc2:	18e4      	adds	r4, r4, r3
    2fc4:	0223      	lsls	r3, r4, #8
    2fc6:	d521      	bpl.n	300c <__aeabi_dmul+0x4bc>
    2fc8:	2501      	movs	r5, #1
    2fca:	9b01      	ldr	r3, [sp, #4]
    2fcc:	2401      	movs	r4, #1
    2fce:	401d      	ands	r5, r3
    2fd0:	2300      	movs	r3, #0
    2fd2:	2200      	movs	r2, #0
    2fd4:	4699      	mov	r9, r3
    2fd6:	e622      	b.n	2c1e <__aeabi_dmul+0xce>
    2fd8:	251f      	movs	r5, #31
    2fda:	0021      	movs	r1, r4
    2fdc:	426d      	negs	r5, r5
    2fde:	1a28      	subs	r0, r5, r0
    2fe0:	40c1      	lsrs	r1, r0
    2fe2:	0008      	movs	r0, r1
    2fe4:	2a20      	cmp	r2, #32
    2fe6:	d01d      	beq.n	3024 <__aeabi_dmul+0x4d4>
    2fe8:	355f      	adds	r5, #95	; 0x5f
    2fea:	1aaa      	subs	r2, r5, r2
    2fec:	4094      	lsls	r4, r2
    2fee:	4323      	orrs	r3, r4
    2ff0:	1e5c      	subs	r4, r3, #1
    2ff2:	41a3      	sbcs	r3, r4
    2ff4:	2507      	movs	r5, #7
    2ff6:	4303      	orrs	r3, r0
    2ff8:	401d      	ands	r5, r3
    2ffa:	2200      	movs	r2, #0
    2ffc:	2d00      	cmp	r5, #0
    2ffe:	d009      	beq.n	3014 <__aeabi_dmul+0x4c4>
    3000:	220f      	movs	r2, #15
    3002:	2400      	movs	r4, #0
    3004:	401a      	ands	r2, r3
    3006:	0018      	movs	r0, r3
    3008:	2a04      	cmp	r2, #4
    300a:	d1d6      	bne.n	2fba <__aeabi_dmul+0x46a>
    300c:	0003      	movs	r3, r0
    300e:	0765      	lsls	r5, r4, #29
    3010:	0264      	lsls	r4, r4, #9
    3012:	0b22      	lsrs	r2, r4, #12
    3014:	08db      	lsrs	r3, r3, #3
    3016:	432b      	orrs	r3, r5
    3018:	2501      	movs	r5, #1
    301a:	4699      	mov	r9, r3
    301c:	9b01      	ldr	r3, [sp, #4]
    301e:	2400      	movs	r4, #0
    3020:	401d      	ands	r5, r3
    3022:	e5fc      	b.n	2c1e <__aeabi_dmul+0xce>
    3024:	2400      	movs	r4, #0
    3026:	e7e2      	b.n	2fee <__aeabi_dmul+0x49e>
    3028:	2280      	movs	r2, #128	; 0x80
    302a:	2501      	movs	r5, #1
    302c:	0312      	lsls	r2, r2, #12
    302e:	4322      	orrs	r2, r4
    3030:	9901      	ldr	r1, [sp, #4]
    3032:	0312      	lsls	r2, r2, #12
    3034:	0b12      	lsrs	r2, r2, #12
    3036:	400d      	ands	r5, r1
    3038:	4699      	mov	r9, r3
    303a:	4c04      	ldr	r4, [pc, #16]	; (304c <__aeabi_dmul+0x4fc>)
    303c:	e5ef      	b.n	2c1e <__aeabi_dmul+0xce>
    303e:	46c0      	nop			; (mov r8, r8)
    3040:	000003ff 	.word	0x000003ff
    3044:	feffffff 	.word	0xfeffffff
    3048:	000007fe 	.word	0x000007fe
    304c:	000007ff 	.word	0x000007ff

00003050 <__aeabi_dsub>:
    3050:	b5f0      	push	{r4, r5, r6, r7, lr}
    3052:	4646      	mov	r6, r8
    3054:	46d6      	mov	lr, sl
    3056:	464f      	mov	r7, r9
    3058:	030c      	lsls	r4, r1, #12
    305a:	b5c0      	push	{r6, r7, lr}
    305c:	0fcd      	lsrs	r5, r1, #31
    305e:	004e      	lsls	r6, r1, #1
    3060:	0a61      	lsrs	r1, r4, #9
    3062:	0f44      	lsrs	r4, r0, #29
    3064:	430c      	orrs	r4, r1
    3066:	00c1      	lsls	r1, r0, #3
    3068:	0058      	lsls	r0, r3, #1
    306a:	0d40      	lsrs	r0, r0, #21
    306c:	4684      	mov	ip, r0
    306e:	468a      	mov	sl, r1
    3070:	000f      	movs	r7, r1
    3072:	0319      	lsls	r1, r3, #12
    3074:	0f50      	lsrs	r0, r2, #29
    3076:	0a49      	lsrs	r1, r1, #9
    3078:	4301      	orrs	r1, r0
    307a:	48c6      	ldr	r0, [pc, #792]	; (3394 <__aeabi_dsub+0x344>)
    307c:	0d76      	lsrs	r6, r6, #21
    307e:	46a8      	mov	r8, r5
    3080:	0fdb      	lsrs	r3, r3, #31
    3082:	00d2      	lsls	r2, r2, #3
    3084:	4584      	cmp	ip, r0
    3086:	d100      	bne.n	308a <__aeabi_dsub+0x3a>
    3088:	e0d8      	b.n	323c <__aeabi_dsub+0x1ec>
    308a:	2001      	movs	r0, #1
    308c:	4043      	eors	r3, r0
    308e:	42ab      	cmp	r3, r5
    3090:	d100      	bne.n	3094 <__aeabi_dsub+0x44>
    3092:	e0a6      	b.n	31e2 <__aeabi_dsub+0x192>
    3094:	4660      	mov	r0, ip
    3096:	1a35      	subs	r5, r6, r0
    3098:	2d00      	cmp	r5, #0
    309a:	dc00      	bgt.n	309e <__aeabi_dsub+0x4e>
    309c:	e105      	b.n	32aa <__aeabi_dsub+0x25a>
    309e:	2800      	cmp	r0, #0
    30a0:	d110      	bne.n	30c4 <__aeabi_dsub+0x74>
    30a2:	000b      	movs	r3, r1
    30a4:	4313      	orrs	r3, r2
    30a6:	d100      	bne.n	30aa <__aeabi_dsub+0x5a>
    30a8:	e0d7      	b.n	325a <__aeabi_dsub+0x20a>
    30aa:	1e6b      	subs	r3, r5, #1
    30ac:	2b00      	cmp	r3, #0
    30ae:	d000      	beq.n	30b2 <__aeabi_dsub+0x62>
    30b0:	e14b      	b.n	334a <__aeabi_dsub+0x2fa>
    30b2:	4653      	mov	r3, sl
    30b4:	1a9f      	subs	r7, r3, r2
    30b6:	45ba      	cmp	sl, r7
    30b8:	4180      	sbcs	r0, r0
    30ba:	1a64      	subs	r4, r4, r1
    30bc:	4240      	negs	r0, r0
    30be:	1a24      	subs	r4, r4, r0
    30c0:	2601      	movs	r6, #1
    30c2:	e01e      	b.n	3102 <__aeabi_dsub+0xb2>
    30c4:	4bb3      	ldr	r3, [pc, #716]	; (3394 <__aeabi_dsub+0x344>)
    30c6:	429e      	cmp	r6, r3
    30c8:	d048      	beq.n	315c <__aeabi_dsub+0x10c>
    30ca:	2380      	movs	r3, #128	; 0x80
    30cc:	041b      	lsls	r3, r3, #16
    30ce:	4319      	orrs	r1, r3
    30d0:	2d38      	cmp	r5, #56	; 0x38
    30d2:	dd00      	ble.n	30d6 <__aeabi_dsub+0x86>
    30d4:	e119      	b.n	330a <__aeabi_dsub+0x2ba>
    30d6:	2d1f      	cmp	r5, #31
    30d8:	dd00      	ble.n	30dc <__aeabi_dsub+0x8c>
    30da:	e14c      	b.n	3376 <__aeabi_dsub+0x326>
    30dc:	2320      	movs	r3, #32
    30de:	000f      	movs	r7, r1
    30e0:	1b5b      	subs	r3, r3, r5
    30e2:	0010      	movs	r0, r2
    30e4:	409a      	lsls	r2, r3
    30e6:	409f      	lsls	r7, r3
    30e8:	40e8      	lsrs	r0, r5
    30ea:	1e53      	subs	r3, r2, #1
    30ec:	419a      	sbcs	r2, r3
    30ee:	40e9      	lsrs	r1, r5
    30f0:	4307      	orrs	r7, r0
    30f2:	4317      	orrs	r7, r2
    30f4:	4653      	mov	r3, sl
    30f6:	1bdf      	subs	r7, r3, r7
    30f8:	1a61      	subs	r1, r4, r1
    30fa:	45ba      	cmp	sl, r7
    30fc:	41a4      	sbcs	r4, r4
    30fe:	4264      	negs	r4, r4
    3100:	1b0c      	subs	r4, r1, r4
    3102:	0223      	lsls	r3, r4, #8
    3104:	d400      	bmi.n	3108 <__aeabi_dsub+0xb8>
    3106:	e0c5      	b.n	3294 <__aeabi_dsub+0x244>
    3108:	0264      	lsls	r4, r4, #9
    310a:	0a65      	lsrs	r5, r4, #9
    310c:	2d00      	cmp	r5, #0
    310e:	d100      	bne.n	3112 <__aeabi_dsub+0xc2>
    3110:	e0f6      	b.n	3300 <__aeabi_dsub+0x2b0>
    3112:	0028      	movs	r0, r5
    3114:	f000 fc28 	bl	3968 <__clzsi2>
    3118:	0003      	movs	r3, r0
    311a:	3b08      	subs	r3, #8
    311c:	2b1f      	cmp	r3, #31
    311e:	dd00      	ble.n	3122 <__aeabi_dsub+0xd2>
    3120:	e0e9      	b.n	32f6 <__aeabi_dsub+0x2a6>
    3122:	2220      	movs	r2, #32
    3124:	003c      	movs	r4, r7
    3126:	1ad2      	subs	r2, r2, r3
    3128:	409d      	lsls	r5, r3
    312a:	40d4      	lsrs	r4, r2
    312c:	409f      	lsls	r7, r3
    312e:	4325      	orrs	r5, r4
    3130:	429e      	cmp	r6, r3
    3132:	dd00      	ble.n	3136 <__aeabi_dsub+0xe6>
    3134:	e0db      	b.n	32ee <__aeabi_dsub+0x29e>
    3136:	1b9e      	subs	r6, r3, r6
    3138:	1c73      	adds	r3, r6, #1
    313a:	2b1f      	cmp	r3, #31
    313c:	dd00      	ble.n	3140 <__aeabi_dsub+0xf0>
    313e:	e10a      	b.n	3356 <__aeabi_dsub+0x306>
    3140:	2220      	movs	r2, #32
    3142:	0038      	movs	r0, r7
    3144:	1ad2      	subs	r2, r2, r3
    3146:	0029      	movs	r1, r5
    3148:	4097      	lsls	r7, r2
    314a:	002c      	movs	r4, r5
    314c:	4091      	lsls	r1, r2
    314e:	40d8      	lsrs	r0, r3
    3150:	1e7a      	subs	r2, r7, #1
    3152:	4197      	sbcs	r7, r2
    3154:	40dc      	lsrs	r4, r3
    3156:	2600      	movs	r6, #0
    3158:	4301      	orrs	r1, r0
    315a:	430f      	orrs	r7, r1
    315c:	077b      	lsls	r3, r7, #29
    315e:	d009      	beq.n	3174 <__aeabi_dsub+0x124>
    3160:	230f      	movs	r3, #15
    3162:	403b      	ands	r3, r7
    3164:	2b04      	cmp	r3, #4
    3166:	d005      	beq.n	3174 <__aeabi_dsub+0x124>
    3168:	1d3b      	adds	r3, r7, #4
    316a:	42bb      	cmp	r3, r7
    316c:	41bf      	sbcs	r7, r7
    316e:	427f      	negs	r7, r7
    3170:	19e4      	adds	r4, r4, r7
    3172:	001f      	movs	r7, r3
    3174:	0223      	lsls	r3, r4, #8
    3176:	d525      	bpl.n	31c4 <__aeabi_dsub+0x174>
    3178:	4b86      	ldr	r3, [pc, #536]	; (3394 <__aeabi_dsub+0x344>)
    317a:	3601      	adds	r6, #1
    317c:	429e      	cmp	r6, r3
    317e:	d100      	bne.n	3182 <__aeabi_dsub+0x132>
    3180:	e0af      	b.n	32e2 <__aeabi_dsub+0x292>
    3182:	4b85      	ldr	r3, [pc, #532]	; (3398 <__aeabi_dsub+0x348>)
    3184:	2501      	movs	r5, #1
    3186:	401c      	ands	r4, r3
    3188:	4643      	mov	r3, r8
    318a:	0762      	lsls	r2, r4, #29
    318c:	08ff      	lsrs	r7, r7, #3
    318e:	0264      	lsls	r4, r4, #9
    3190:	0576      	lsls	r6, r6, #21
    3192:	4317      	orrs	r7, r2
    3194:	0b24      	lsrs	r4, r4, #12
    3196:	0d76      	lsrs	r6, r6, #21
    3198:	401d      	ands	r5, r3
    319a:	2100      	movs	r1, #0
    319c:	0324      	lsls	r4, r4, #12
    319e:	0b23      	lsrs	r3, r4, #12
    31a0:	0d0c      	lsrs	r4, r1, #20
    31a2:	4a7e      	ldr	r2, [pc, #504]	; (339c <__aeabi_dsub+0x34c>)
    31a4:	0524      	lsls	r4, r4, #20
    31a6:	431c      	orrs	r4, r3
    31a8:	4014      	ands	r4, r2
    31aa:	0533      	lsls	r3, r6, #20
    31ac:	4323      	orrs	r3, r4
    31ae:	005b      	lsls	r3, r3, #1
    31b0:	07ed      	lsls	r5, r5, #31
    31b2:	085b      	lsrs	r3, r3, #1
    31b4:	432b      	orrs	r3, r5
    31b6:	0038      	movs	r0, r7
    31b8:	0019      	movs	r1, r3
    31ba:	bc1c      	pop	{r2, r3, r4}
    31bc:	4690      	mov	r8, r2
    31be:	4699      	mov	r9, r3
    31c0:	46a2      	mov	sl, r4
    31c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    31c4:	2501      	movs	r5, #1
    31c6:	4643      	mov	r3, r8
    31c8:	0762      	lsls	r2, r4, #29
    31ca:	08ff      	lsrs	r7, r7, #3
    31cc:	4317      	orrs	r7, r2
    31ce:	08e4      	lsrs	r4, r4, #3
    31d0:	401d      	ands	r5, r3
    31d2:	4b70      	ldr	r3, [pc, #448]	; (3394 <__aeabi_dsub+0x344>)
    31d4:	429e      	cmp	r6, r3
    31d6:	d036      	beq.n	3246 <__aeabi_dsub+0x1f6>
    31d8:	0324      	lsls	r4, r4, #12
    31da:	0576      	lsls	r6, r6, #21
    31dc:	0b24      	lsrs	r4, r4, #12
    31de:	0d76      	lsrs	r6, r6, #21
    31e0:	e7db      	b.n	319a <__aeabi_dsub+0x14a>
    31e2:	4663      	mov	r3, ip
    31e4:	1af3      	subs	r3, r6, r3
    31e6:	2b00      	cmp	r3, #0
    31e8:	dc00      	bgt.n	31ec <__aeabi_dsub+0x19c>
    31ea:	e094      	b.n	3316 <__aeabi_dsub+0x2c6>
    31ec:	4660      	mov	r0, ip
    31ee:	2800      	cmp	r0, #0
    31f0:	d035      	beq.n	325e <__aeabi_dsub+0x20e>
    31f2:	4868      	ldr	r0, [pc, #416]	; (3394 <__aeabi_dsub+0x344>)
    31f4:	4286      	cmp	r6, r0
    31f6:	d0b1      	beq.n	315c <__aeabi_dsub+0x10c>
    31f8:	2780      	movs	r7, #128	; 0x80
    31fa:	043f      	lsls	r7, r7, #16
    31fc:	4339      	orrs	r1, r7
    31fe:	2b38      	cmp	r3, #56	; 0x38
    3200:	dc00      	bgt.n	3204 <__aeabi_dsub+0x1b4>
    3202:	e0fd      	b.n	3400 <__aeabi_dsub+0x3b0>
    3204:	430a      	orrs	r2, r1
    3206:	0017      	movs	r7, r2
    3208:	2100      	movs	r1, #0
    320a:	1e7a      	subs	r2, r7, #1
    320c:	4197      	sbcs	r7, r2
    320e:	4457      	add	r7, sl
    3210:	4557      	cmp	r7, sl
    3212:	4180      	sbcs	r0, r0
    3214:	1909      	adds	r1, r1, r4
    3216:	4244      	negs	r4, r0
    3218:	190c      	adds	r4, r1, r4
    321a:	0223      	lsls	r3, r4, #8
    321c:	d53a      	bpl.n	3294 <__aeabi_dsub+0x244>
    321e:	4b5d      	ldr	r3, [pc, #372]	; (3394 <__aeabi_dsub+0x344>)
    3220:	3601      	adds	r6, #1
    3222:	429e      	cmp	r6, r3
    3224:	d100      	bne.n	3228 <__aeabi_dsub+0x1d8>
    3226:	e14b      	b.n	34c0 <__aeabi_dsub+0x470>
    3228:	2201      	movs	r2, #1
    322a:	4b5b      	ldr	r3, [pc, #364]	; (3398 <__aeabi_dsub+0x348>)
    322c:	401c      	ands	r4, r3
    322e:	087b      	lsrs	r3, r7, #1
    3230:	4017      	ands	r7, r2
    3232:	431f      	orrs	r7, r3
    3234:	07e2      	lsls	r2, r4, #31
    3236:	4317      	orrs	r7, r2
    3238:	0864      	lsrs	r4, r4, #1
    323a:	e78f      	b.n	315c <__aeabi_dsub+0x10c>
    323c:	0008      	movs	r0, r1
    323e:	4310      	orrs	r0, r2
    3240:	d000      	beq.n	3244 <__aeabi_dsub+0x1f4>
    3242:	e724      	b.n	308e <__aeabi_dsub+0x3e>
    3244:	e721      	b.n	308a <__aeabi_dsub+0x3a>
    3246:	0023      	movs	r3, r4
    3248:	433b      	orrs	r3, r7
    324a:	d100      	bne.n	324e <__aeabi_dsub+0x1fe>
    324c:	e1b9      	b.n	35c2 <__aeabi_dsub+0x572>
    324e:	2280      	movs	r2, #128	; 0x80
    3250:	0312      	lsls	r2, r2, #12
    3252:	4314      	orrs	r4, r2
    3254:	0324      	lsls	r4, r4, #12
    3256:	0b24      	lsrs	r4, r4, #12
    3258:	e79f      	b.n	319a <__aeabi_dsub+0x14a>
    325a:	002e      	movs	r6, r5
    325c:	e77e      	b.n	315c <__aeabi_dsub+0x10c>
    325e:	0008      	movs	r0, r1
    3260:	4310      	orrs	r0, r2
    3262:	d100      	bne.n	3266 <__aeabi_dsub+0x216>
    3264:	e0ca      	b.n	33fc <__aeabi_dsub+0x3ac>
    3266:	1e58      	subs	r0, r3, #1
    3268:	4684      	mov	ip, r0
    326a:	2800      	cmp	r0, #0
    326c:	d000      	beq.n	3270 <__aeabi_dsub+0x220>
    326e:	e0e7      	b.n	3440 <__aeabi_dsub+0x3f0>
    3270:	4452      	add	r2, sl
    3272:	4552      	cmp	r2, sl
    3274:	4180      	sbcs	r0, r0
    3276:	1864      	adds	r4, r4, r1
    3278:	4240      	negs	r0, r0
    327a:	1824      	adds	r4, r4, r0
    327c:	0017      	movs	r7, r2
    327e:	2601      	movs	r6, #1
    3280:	0223      	lsls	r3, r4, #8
    3282:	d507      	bpl.n	3294 <__aeabi_dsub+0x244>
    3284:	2602      	movs	r6, #2
    3286:	e7cf      	b.n	3228 <__aeabi_dsub+0x1d8>
    3288:	4664      	mov	r4, ip
    328a:	432c      	orrs	r4, r5
    328c:	d100      	bne.n	3290 <__aeabi_dsub+0x240>
    328e:	e1b3      	b.n	35f8 <__aeabi_dsub+0x5a8>
    3290:	002c      	movs	r4, r5
    3292:	4667      	mov	r7, ip
    3294:	077b      	lsls	r3, r7, #29
    3296:	d000      	beq.n	329a <__aeabi_dsub+0x24a>
    3298:	e762      	b.n	3160 <__aeabi_dsub+0x110>
    329a:	0763      	lsls	r3, r4, #29
    329c:	08ff      	lsrs	r7, r7, #3
    329e:	431f      	orrs	r7, r3
    32a0:	2501      	movs	r5, #1
    32a2:	4643      	mov	r3, r8
    32a4:	08e4      	lsrs	r4, r4, #3
    32a6:	401d      	ands	r5, r3
    32a8:	e793      	b.n	31d2 <__aeabi_dsub+0x182>
    32aa:	2d00      	cmp	r5, #0
    32ac:	d178      	bne.n	33a0 <__aeabi_dsub+0x350>
    32ae:	1c75      	adds	r5, r6, #1
    32b0:	056d      	lsls	r5, r5, #21
    32b2:	0d6d      	lsrs	r5, r5, #21
    32b4:	2d01      	cmp	r5, #1
    32b6:	dc00      	bgt.n	32ba <__aeabi_dsub+0x26a>
    32b8:	e0f2      	b.n	34a0 <__aeabi_dsub+0x450>
    32ba:	4650      	mov	r0, sl
    32bc:	1a80      	subs	r0, r0, r2
    32be:	4582      	cmp	sl, r0
    32c0:	41bf      	sbcs	r7, r7
    32c2:	1a65      	subs	r5, r4, r1
    32c4:	427f      	negs	r7, r7
    32c6:	1bed      	subs	r5, r5, r7
    32c8:	4684      	mov	ip, r0
    32ca:	0228      	lsls	r0, r5, #8
    32cc:	d400      	bmi.n	32d0 <__aeabi_dsub+0x280>
    32ce:	e08c      	b.n	33ea <__aeabi_dsub+0x39a>
    32d0:	4650      	mov	r0, sl
    32d2:	1a17      	subs	r7, r2, r0
    32d4:	42ba      	cmp	r2, r7
    32d6:	4192      	sbcs	r2, r2
    32d8:	1b0c      	subs	r4, r1, r4
    32da:	4255      	negs	r5, r2
    32dc:	1b65      	subs	r5, r4, r5
    32de:	4698      	mov	r8, r3
    32e0:	e714      	b.n	310c <__aeabi_dsub+0xbc>
    32e2:	2501      	movs	r5, #1
    32e4:	4643      	mov	r3, r8
    32e6:	2400      	movs	r4, #0
    32e8:	401d      	ands	r5, r3
    32ea:	2700      	movs	r7, #0
    32ec:	e755      	b.n	319a <__aeabi_dsub+0x14a>
    32ee:	4c2a      	ldr	r4, [pc, #168]	; (3398 <__aeabi_dsub+0x348>)
    32f0:	1af6      	subs	r6, r6, r3
    32f2:	402c      	ands	r4, r5
    32f4:	e732      	b.n	315c <__aeabi_dsub+0x10c>
    32f6:	003d      	movs	r5, r7
    32f8:	3828      	subs	r0, #40	; 0x28
    32fa:	4085      	lsls	r5, r0
    32fc:	2700      	movs	r7, #0
    32fe:	e717      	b.n	3130 <__aeabi_dsub+0xe0>
    3300:	0038      	movs	r0, r7
    3302:	f000 fb31 	bl	3968 <__clzsi2>
    3306:	3020      	adds	r0, #32
    3308:	e706      	b.n	3118 <__aeabi_dsub+0xc8>
    330a:	430a      	orrs	r2, r1
    330c:	0017      	movs	r7, r2
    330e:	2100      	movs	r1, #0
    3310:	1e7a      	subs	r2, r7, #1
    3312:	4197      	sbcs	r7, r2
    3314:	e6ee      	b.n	30f4 <__aeabi_dsub+0xa4>
    3316:	2b00      	cmp	r3, #0
    3318:	d000      	beq.n	331c <__aeabi_dsub+0x2cc>
    331a:	e0e5      	b.n	34e8 <__aeabi_dsub+0x498>
    331c:	1c73      	adds	r3, r6, #1
    331e:	469c      	mov	ip, r3
    3320:	055b      	lsls	r3, r3, #21
    3322:	0d5b      	lsrs	r3, r3, #21
    3324:	2b01      	cmp	r3, #1
    3326:	dc00      	bgt.n	332a <__aeabi_dsub+0x2da>
    3328:	e09f      	b.n	346a <__aeabi_dsub+0x41a>
    332a:	4b1a      	ldr	r3, [pc, #104]	; (3394 <__aeabi_dsub+0x344>)
    332c:	459c      	cmp	ip, r3
    332e:	d100      	bne.n	3332 <__aeabi_dsub+0x2e2>
    3330:	e0c5      	b.n	34be <__aeabi_dsub+0x46e>
    3332:	4452      	add	r2, sl
    3334:	4552      	cmp	r2, sl
    3336:	4180      	sbcs	r0, r0
    3338:	1864      	adds	r4, r4, r1
    333a:	4240      	negs	r0, r0
    333c:	1824      	adds	r4, r4, r0
    333e:	07e7      	lsls	r7, r4, #31
    3340:	0852      	lsrs	r2, r2, #1
    3342:	4317      	orrs	r7, r2
    3344:	0864      	lsrs	r4, r4, #1
    3346:	4666      	mov	r6, ip
    3348:	e708      	b.n	315c <__aeabi_dsub+0x10c>
    334a:	4812      	ldr	r0, [pc, #72]	; (3394 <__aeabi_dsub+0x344>)
    334c:	4285      	cmp	r5, r0
    334e:	d100      	bne.n	3352 <__aeabi_dsub+0x302>
    3350:	e085      	b.n	345e <__aeabi_dsub+0x40e>
    3352:	001d      	movs	r5, r3
    3354:	e6bc      	b.n	30d0 <__aeabi_dsub+0x80>
    3356:	0029      	movs	r1, r5
    3358:	3e1f      	subs	r6, #31
    335a:	40f1      	lsrs	r1, r6
    335c:	2b20      	cmp	r3, #32
    335e:	d100      	bne.n	3362 <__aeabi_dsub+0x312>
    3360:	e07f      	b.n	3462 <__aeabi_dsub+0x412>
    3362:	2240      	movs	r2, #64	; 0x40
    3364:	1ad3      	subs	r3, r2, r3
    3366:	409d      	lsls	r5, r3
    3368:	432f      	orrs	r7, r5
    336a:	1e7d      	subs	r5, r7, #1
    336c:	41af      	sbcs	r7, r5
    336e:	2400      	movs	r4, #0
    3370:	430f      	orrs	r7, r1
    3372:	2600      	movs	r6, #0
    3374:	e78e      	b.n	3294 <__aeabi_dsub+0x244>
    3376:	002b      	movs	r3, r5
    3378:	000f      	movs	r7, r1
    337a:	3b20      	subs	r3, #32
    337c:	40df      	lsrs	r7, r3
    337e:	2d20      	cmp	r5, #32
    3380:	d071      	beq.n	3466 <__aeabi_dsub+0x416>
    3382:	2340      	movs	r3, #64	; 0x40
    3384:	1b5d      	subs	r5, r3, r5
    3386:	40a9      	lsls	r1, r5
    3388:	430a      	orrs	r2, r1
    338a:	1e51      	subs	r1, r2, #1
    338c:	418a      	sbcs	r2, r1
    338e:	2100      	movs	r1, #0
    3390:	4317      	orrs	r7, r2
    3392:	e6af      	b.n	30f4 <__aeabi_dsub+0xa4>
    3394:	000007ff 	.word	0x000007ff
    3398:	ff7fffff 	.word	0xff7fffff
    339c:	800fffff 	.word	0x800fffff
    33a0:	2e00      	cmp	r6, #0
    33a2:	d03e      	beq.n	3422 <__aeabi_dsub+0x3d2>
    33a4:	4eb3      	ldr	r6, [pc, #716]	; (3674 <__aeabi_dsub+0x624>)
    33a6:	45b4      	cmp	ip, r6
    33a8:	d045      	beq.n	3436 <__aeabi_dsub+0x3e6>
    33aa:	2680      	movs	r6, #128	; 0x80
    33ac:	0436      	lsls	r6, r6, #16
    33ae:	426d      	negs	r5, r5
    33b0:	4334      	orrs	r4, r6
    33b2:	2d38      	cmp	r5, #56	; 0x38
    33b4:	dd00      	ble.n	33b8 <__aeabi_dsub+0x368>
    33b6:	e0a8      	b.n	350a <__aeabi_dsub+0x4ba>
    33b8:	2d1f      	cmp	r5, #31
    33ba:	dd00      	ble.n	33be <__aeabi_dsub+0x36e>
    33bc:	e11f      	b.n	35fe <__aeabi_dsub+0x5ae>
    33be:	2620      	movs	r6, #32
    33c0:	0027      	movs	r7, r4
    33c2:	4650      	mov	r0, sl
    33c4:	1b76      	subs	r6, r6, r5
    33c6:	40b7      	lsls	r7, r6
    33c8:	40e8      	lsrs	r0, r5
    33ca:	4307      	orrs	r7, r0
    33cc:	4650      	mov	r0, sl
    33ce:	40b0      	lsls	r0, r6
    33d0:	1e46      	subs	r6, r0, #1
    33d2:	41b0      	sbcs	r0, r6
    33d4:	40ec      	lsrs	r4, r5
    33d6:	4338      	orrs	r0, r7
    33d8:	1a17      	subs	r7, r2, r0
    33da:	42ba      	cmp	r2, r7
    33dc:	4192      	sbcs	r2, r2
    33de:	1b0c      	subs	r4, r1, r4
    33e0:	4252      	negs	r2, r2
    33e2:	1aa4      	subs	r4, r4, r2
    33e4:	4666      	mov	r6, ip
    33e6:	4698      	mov	r8, r3
    33e8:	e68b      	b.n	3102 <__aeabi_dsub+0xb2>
    33ea:	4664      	mov	r4, ip
    33ec:	4667      	mov	r7, ip
    33ee:	432c      	orrs	r4, r5
    33f0:	d000      	beq.n	33f4 <__aeabi_dsub+0x3a4>
    33f2:	e68b      	b.n	310c <__aeabi_dsub+0xbc>
    33f4:	2500      	movs	r5, #0
    33f6:	2600      	movs	r6, #0
    33f8:	2700      	movs	r7, #0
    33fa:	e6ea      	b.n	31d2 <__aeabi_dsub+0x182>
    33fc:	001e      	movs	r6, r3
    33fe:	e6ad      	b.n	315c <__aeabi_dsub+0x10c>
    3400:	2b1f      	cmp	r3, #31
    3402:	dc60      	bgt.n	34c6 <__aeabi_dsub+0x476>
    3404:	2720      	movs	r7, #32
    3406:	1af8      	subs	r0, r7, r3
    3408:	000f      	movs	r7, r1
    340a:	4684      	mov	ip, r0
    340c:	4087      	lsls	r7, r0
    340e:	0010      	movs	r0, r2
    3410:	40d8      	lsrs	r0, r3
    3412:	4307      	orrs	r7, r0
    3414:	4660      	mov	r0, ip
    3416:	4082      	lsls	r2, r0
    3418:	1e50      	subs	r0, r2, #1
    341a:	4182      	sbcs	r2, r0
    341c:	40d9      	lsrs	r1, r3
    341e:	4317      	orrs	r7, r2
    3420:	e6f5      	b.n	320e <__aeabi_dsub+0x1be>
    3422:	0026      	movs	r6, r4
    3424:	4650      	mov	r0, sl
    3426:	4306      	orrs	r6, r0
    3428:	d005      	beq.n	3436 <__aeabi_dsub+0x3e6>
    342a:	43ed      	mvns	r5, r5
    342c:	2d00      	cmp	r5, #0
    342e:	d0d3      	beq.n	33d8 <__aeabi_dsub+0x388>
    3430:	4e90      	ldr	r6, [pc, #576]	; (3674 <__aeabi_dsub+0x624>)
    3432:	45b4      	cmp	ip, r6
    3434:	d1bd      	bne.n	33b2 <__aeabi_dsub+0x362>
    3436:	000c      	movs	r4, r1
    3438:	0017      	movs	r7, r2
    343a:	4666      	mov	r6, ip
    343c:	4698      	mov	r8, r3
    343e:	e68d      	b.n	315c <__aeabi_dsub+0x10c>
    3440:	488c      	ldr	r0, [pc, #560]	; (3674 <__aeabi_dsub+0x624>)
    3442:	4283      	cmp	r3, r0
    3444:	d00b      	beq.n	345e <__aeabi_dsub+0x40e>
    3446:	4663      	mov	r3, ip
    3448:	e6d9      	b.n	31fe <__aeabi_dsub+0x1ae>
    344a:	2d00      	cmp	r5, #0
    344c:	d000      	beq.n	3450 <__aeabi_dsub+0x400>
    344e:	e096      	b.n	357e <__aeabi_dsub+0x52e>
    3450:	0008      	movs	r0, r1
    3452:	4310      	orrs	r0, r2
    3454:	d100      	bne.n	3458 <__aeabi_dsub+0x408>
    3456:	e0e2      	b.n	361e <__aeabi_dsub+0x5ce>
    3458:	000c      	movs	r4, r1
    345a:	0017      	movs	r7, r2
    345c:	4698      	mov	r8, r3
    345e:	4e85      	ldr	r6, [pc, #532]	; (3674 <__aeabi_dsub+0x624>)
    3460:	e67c      	b.n	315c <__aeabi_dsub+0x10c>
    3462:	2500      	movs	r5, #0
    3464:	e780      	b.n	3368 <__aeabi_dsub+0x318>
    3466:	2100      	movs	r1, #0
    3468:	e78e      	b.n	3388 <__aeabi_dsub+0x338>
    346a:	0023      	movs	r3, r4
    346c:	4650      	mov	r0, sl
    346e:	4303      	orrs	r3, r0
    3470:	2e00      	cmp	r6, #0
    3472:	d000      	beq.n	3476 <__aeabi_dsub+0x426>
    3474:	e0a8      	b.n	35c8 <__aeabi_dsub+0x578>
    3476:	2b00      	cmp	r3, #0
    3478:	d100      	bne.n	347c <__aeabi_dsub+0x42c>
    347a:	e0de      	b.n	363a <__aeabi_dsub+0x5ea>
    347c:	000b      	movs	r3, r1
    347e:	4313      	orrs	r3, r2
    3480:	d100      	bne.n	3484 <__aeabi_dsub+0x434>
    3482:	e66b      	b.n	315c <__aeabi_dsub+0x10c>
    3484:	4452      	add	r2, sl
    3486:	4552      	cmp	r2, sl
    3488:	4180      	sbcs	r0, r0
    348a:	1864      	adds	r4, r4, r1
    348c:	4240      	negs	r0, r0
    348e:	1824      	adds	r4, r4, r0
    3490:	0017      	movs	r7, r2
    3492:	0223      	lsls	r3, r4, #8
    3494:	d400      	bmi.n	3498 <__aeabi_dsub+0x448>
    3496:	e6fd      	b.n	3294 <__aeabi_dsub+0x244>
    3498:	4b77      	ldr	r3, [pc, #476]	; (3678 <__aeabi_dsub+0x628>)
    349a:	4666      	mov	r6, ip
    349c:	401c      	ands	r4, r3
    349e:	e65d      	b.n	315c <__aeabi_dsub+0x10c>
    34a0:	0025      	movs	r5, r4
    34a2:	4650      	mov	r0, sl
    34a4:	4305      	orrs	r5, r0
    34a6:	2e00      	cmp	r6, #0
    34a8:	d1cf      	bne.n	344a <__aeabi_dsub+0x3fa>
    34aa:	2d00      	cmp	r5, #0
    34ac:	d14f      	bne.n	354e <__aeabi_dsub+0x4fe>
    34ae:	000c      	movs	r4, r1
    34b0:	4314      	orrs	r4, r2
    34b2:	d100      	bne.n	34b6 <__aeabi_dsub+0x466>
    34b4:	e0a0      	b.n	35f8 <__aeabi_dsub+0x5a8>
    34b6:	000c      	movs	r4, r1
    34b8:	0017      	movs	r7, r2
    34ba:	4698      	mov	r8, r3
    34bc:	e64e      	b.n	315c <__aeabi_dsub+0x10c>
    34be:	4666      	mov	r6, ip
    34c0:	2400      	movs	r4, #0
    34c2:	2700      	movs	r7, #0
    34c4:	e685      	b.n	31d2 <__aeabi_dsub+0x182>
    34c6:	001f      	movs	r7, r3
    34c8:	0008      	movs	r0, r1
    34ca:	3f20      	subs	r7, #32
    34cc:	40f8      	lsrs	r0, r7
    34ce:	0007      	movs	r7, r0
    34d0:	2b20      	cmp	r3, #32
    34d2:	d100      	bne.n	34d6 <__aeabi_dsub+0x486>
    34d4:	e08e      	b.n	35f4 <__aeabi_dsub+0x5a4>
    34d6:	2040      	movs	r0, #64	; 0x40
    34d8:	1ac3      	subs	r3, r0, r3
    34da:	4099      	lsls	r1, r3
    34dc:	430a      	orrs	r2, r1
    34de:	1e51      	subs	r1, r2, #1
    34e0:	418a      	sbcs	r2, r1
    34e2:	2100      	movs	r1, #0
    34e4:	4317      	orrs	r7, r2
    34e6:	e692      	b.n	320e <__aeabi_dsub+0x1be>
    34e8:	2e00      	cmp	r6, #0
    34ea:	d114      	bne.n	3516 <__aeabi_dsub+0x4c6>
    34ec:	0026      	movs	r6, r4
    34ee:	4650      	mov	r0, sl
    34f0:	4306      	orrs	r6, r0
    34f2:	d062      	beq.n	35ba <__aeabi_dsub+0x56a>
    34f4:	43db      	mvns	r3, r3
    34f6:	2b00      	cmp	r3, #0
    34f8:	d15c      	bne.n	35b4 <__aeabi_dsub+0x564>
    34fa:	1887      	adds	r7, r0, r2
    34fc:	4297      	cmp	r7, r2
    34fe:	4192      	sbcs	r2, r2
    3500:	1864      	adds	r4, r4, r1
    3502:	4252      	negs	r2, r2
    3504:	18a4      	adds	r4, r4, r2
    3506:	4666      	mov	r6, ip
    3508:	e687      	b.n	321a <__aeabi_dsub+0x1ca>
    350a:	4650      	mov	r0, sl
    350c:	4320      	orrs	r0, r4
    350e:	1e44      	subs	r4, r0, #1
    3510:	41a0      	sbcs	r0, r4
    3512:	2400      	movs	r4, #0
    3514:	e760      	b.n	33d8 <__aeabi_dsub+0x388>
    3516:	4e57      	ldr	r6, [pc, #348]	; (3674 <__aeabi_dsub+0x624>)
    3518:	45b4      	cmp	ip, r6
    351a:	d04e      	beq.n	35ba <__aeabi_dsub+0x56a>
    351c:	2680      	movs	r6, #128	; 0x80
    351e:	0436      	lsls	r6, r6, #16
    3520:	425b      	negs	r3, r3
    3522:	4334      	orrs	r4, r6
    3524:	2b38      	cmp	r3, #56	; 0x38
    3526:	dd00      	ble.n	352a <__aeabi_dsub+0x4da>
    3528:	e07f      	b.n	362a <__aeabi_dsub+0x5da>
    352a:	2b1f      	cmp	r3, #31
    352c:	dd00      	ble.n	3530 <__aeabi_dsub+0x4e0>
    352e:	e08b      	b.n	3648 <__aeabi_dsub+0x5f8>
    3530:	2620      	movs	r6, #32
    3532:	0027      	movs	r7, r4
    3534:	4650      	mov	r0, sl
    3536:	1af6      	subs	r6, r6, r3
    3538:	40b7      	lsls	r7, r6
    353a:	40d8      	lsrs	r0, r3
    353c:	4307      	orrs	r7, r0
    353e:	4650      	mov	r0, sl
    3540:	40b0      	lsls	r0, r6
    3542:	1e46      	subs	r6, r0, #1
    3544:	41b0      	sbcs	r0, r6
    3546:	4307      	orrs	r7, r0
    3548:	40dc      	lsrs	r4, r3
    354a:	18bf      	adds	r7, r7, r2
    354c:	e7d6      	b.n	34fc <__aeabi_dsub+0x4ac>
    354e:	000d      	movs	r5, r1
    3550:	4315      	orrs	r5, r2
    3552:	d100      	bne.n	3556 <__aeabi_dsub+0x506>
    3554:	e602      	b.n	315c <__aeabi_dsub+0x10c>
    3556:	4650      	mov	r0, sl
    3558:	1a80      	subs	r0, r0, r2
    355a:	4582      	cmp	sl, r0
    355c:	41bf      	sbcs	r7, r7
    355e:	1a65      	subs	r5, r4, r1
    3560:	427f      	negs	r7, r7
    3562:	1bed      	subs	r5, r5, r7
    3564:	4684      	mov	ip, r0
    3566:	0228      	lsls	r0, r5, #8
    3568:	d400      	bmi.n	356c <__aeabi_dsub+0x51c>
    356a:	e68d      	b.n	3288 <__aeabi_dsub+0x238>
    356c:	4650      	mov	r0, sl
    356e:	1a17      	subs	r7, r2, r0
    3570:	42ba      	cmp	r2, r7
    3572:	4192      	sbcs	r2, r2
    3574:	1b0c      	subs	r4, r1, r4
    3576:	4252      	negs	r2, r2
    3578:	1aa4      	subs	r4, r4, r2
    357a:	4698      	mov	r8, r3
    357c:	e5ee      	b.n	315c <__aeabi_dsub+0x10c>
    357e:	000d      	movs	r5, r1
    3580:	4315      	orrs	r5, r2
    3582:	d100      	bne.n	3586 <__aeabi_dsub+0x536>
    3584:	e76b      	b.n	345e <__aeabi_dsub+0x40e>
    3586:	4650      	mov	r0, sl
    3588:	0767      	lsls	r7, r4, #29
    358a:	08c0      	lsrs	r0, r0, #3
    358c:	4307      	orrs	r7, r0
    358e:	2080      	movs	r0, #128	; 0x80
    3590:	08e4      	lsrs	r4, r4, #3
    3592:	0300      	lsls	r0, r0, #12
    3594:	4204      	tst	r4, r0
    3596:	d007      	beq.n	35a8 <__aeabi_dsub+0x558>
    3598:	08cd      	lsrs	r5, r1, #3
    359a:	4205      	tst	r5, r0
    359c:	d104      	bne.n	35a8 <__aeabi_dsub+0x558>
    359e:	002c      	movs	r4, r5
    35a0:	4698      	mov	r8, r3
    35a2:	08d7      	lsrs	r7, r2, #3
    35a4:	0749      	lsls	r1, r1, #29
    35a6:	430f      	orrs	r7, r1
    35a8:	0f7b      	lsrs	r3, r7, #29
    35aa:	00e4      	lsls	r4, r4, #3
    35ac:	431c      	orrs	r4, r3
    35ae:	00ff      	lsls	r7, r7, #3
    35b0:	4e30      	ldr	r6, [pc, #192]	; (3674 <__aeabi_dsub+0x624>)
    35b2:	e5d3      	b.n	315c <__aeabi_dsub+0x10c>
    35b4:	4e2f      	ldr	r6, [pc, #188]	; (3674 <__aeabi_dsub+0x624>)
    35b6:	45b4      	cmp	ip, r6
    35b8:	d1b4      	bne.n	3524 <__aeabi_dsub+0x4d4>
    35ba:	000c      	movs	r4, r1
    35bc:	0017      	movs	r7, r2
    35be:	4666      	mov	r6, ip
    35c0:	e5cc      	b.n	315c <__aeabi_dsub+0x10c>
    35c2:	2700      	movs	r7, #0
    35c4:	2400      	movs	r4, #0
    35c6:	e5e8      	b.n	319a <__aeabi_dsub+0x14a>
    35c8:	2b00      	cmp	r3, #0
    35ca:	d039      	beq.n	3640 <__aeabi_dsub+0x5f0>
    35cc:	000b      	movs	r3, r1
    35ce:	4313      	orrs	r3, r2
    35d0:	d100      	bne.n	35d4 <__aeabi_dsub+0x584>
    35d2:	e744      	b.n	345e <__aeabi_dsub+0x40e>
    35d4:	08c0      	lsrs	r0, r0, #3
    35d6:	0767      	lsls	r7, r4, #29
    35d8:	4307      	orrs	r7, r0
    35da:	2080      	movs	r0, #128	; 0x80
    35dc:	08e4      	lsrs	r4, r4, #3
    35de:	0300      	lsls	r0, r0, #12
    35e0:	4204      	tst	r4, r0
    35e2:	d0e1      	beq.n	35a8 <__aeabi_dsub+0x558>
    35e4:	08cb      	lsrs	r3, r1, #3
    35e6:	4203      	tst	r3, r0
    35e8:	d1de      	bne.n	35a8 <__aeabi_dsub+0x558>
    35ea:	08d7      	lsrs	r7, r2, #3
    35ec:	0749      	lsls	r1, r1, #29
    35ee:	430f      	orrs	r7, r1
    35f0:	001c      	movs	r4, r3
    35f2:	e7d9      	b.n	35a8 <__aeabi_dsub+0x558>
    35f4:	2100      	movs	r1, #0
    35f6:	e771      	b.n	34dc <__aeabi_dsub+0x48c>
    35f8:	2500      	movs	r5, #0
    35fa:	2700      	movs	r7, #0
    35fc:	e5e9      	b.n	31d2 <__aeabi_dsub+0x182>
    35fe:	002e      	movs	r6, r5
    3600:	0027      	movs	r7, r4
    3602:	3e20      	subs	r6, #32
    3604:	40f7      	lsrs	r7, r6
    3606:	2d20      	cmp	r5, #32
    3608:	d02f      	beq.n	366a <__aeabi_dsub+0x61a>
    360a:	2640      	movs	r6, #64	; 0x40
    360c:	1b75      	subs	r5, r6, r5
    360e:	40ac      	lsls	r4, r5
    3610:	4650      	mov	r0, sl
    3612:	4320      	orrs	r0, r4
    3614:	1e44      	subs	r4, r0, #1
    3616:	41a0      	sbcs	r0, r4
    3618:	2400      	movs	r4, #0
    361a:	4338      	orrs	r0, r7
    361c:	e6dc      	b.n	33d8 <__aeabi_dsub+0x388>
    361e:	2480      	movs	r4, #128	; 0x80
    3620:	2500      	movs	r5, #0
    3622:	0324      	lsls	r4, r4, #12
    3624:	4e13      	ldr	r6, [pc, #76]	; (3674 <__aeabi_dsub+0x624>)
    3626:	2700      	movs	r7, #0
    3628:	e5d3      	b.n	31d2 <__aeabi_dsub+0x182>
    362a:	4650      	mov	r0, sl
    362c:	4320      	orrs	r0, r4
    362e:	0007      	movs	r7, r0
    3630:	1e78      	subs	r0, r7, #1
    3632:	4187      	sbcs	r7, r0
    3634:	2400      	movs	r4, #0
    3636:	18bf      	adds	r7, r7, r2
    3638:	e760      	b.n	34fc <__aeabi_dsub+0x4ac>
    363a:	000c      	movs	r4, r1
    363c:	0017      	movs	r7, r2
    363e:	e58d      	b.n	315c <__aeabi_dsub+0x10c>
    3640:	000c      	movs	r4, r1
    3642:	0017      	movs	r7, r2
    3644:	4e0b      	ldr	r6, [pc, #44]	; (3674 <__aeabi_dsub+0x624>)
    3646:	e589      	b.n	315c <__aeabi_dsub+0x10c>
    3648:	001e      	movs	r6, r3
    364a:	0027      	movs	r7, r4
    364c:	3e20      	subs	r6, #32
    364e:	40f7      	lsrs	r7, r6
    3650:	2b20      	cmp	r3, #32
    3652:	d00c      	beq.n	366e <__aeabi_dsub+0x61e>
    3654:	2640      	movs	r6, #64	; 0x40
    3656:	1af3      	subs	r3, r6, r3
    3658:	409c      	lsls	r4, r3
    365a:	4650      	mov	r0, sl
    365c:	4320      	orrs	r0, r4
    365e:	1e44      	subs	r4, r0, #1
    3660:	41a0      	sbcs	r0, r4
    3662:	4307      	orrs	r7, r0
    3664:	2400      	movs	r4, #0
    3666:	18bf      	adds	r7, r7, r2
    3668:	e748      	b.n	34fc <__aeabi_dsub+0x4ac>
    366a:	2400      	movs	r4, #0
    366c:	e7d0      	b.n	3610 <__aeabi_dsub+0x5c0>
    366e:	2400      	movs	r4, #0
    3670:	e7f3      	b.n	365a <__aeabi_dsub+0x60a>
    3672:	46c0      	nop			; (mov r8, r8)
    3674:	000007ff 	.word	0x000007ff
    3678:	ff7fffff 	.word	0xff7fffff

0000367c <__aeabi_dcmpun>:
    367c:	b570      	push	{r4, r5, r6, lr}
    367e:	4e0e      	ldr	r6, [pc, #56]	; (36b8 <__aeabi_dcmpun+0x3c>)
    3680:	030d      	lsls	r5, r1, #12
    3682:	031c      	lsls	r4, r3, #12
    3684:	0049      	lsls	r1, r1, #1
    3686:	005b      	lsls	r3, r3, #1
    3688:	0b2d      	lsrs	r5, r5, #12
    368a:	0d49      	lsrs	r1, r1, #21
    368c:	0b24      	lsrs	r4, r4, #12
    368e:	0d5b      	lsrs	r3, r3, #21
    3690:	42b1      	cmp	r1, r6
    3692:	d004      	beq.n	369e <__aeabi_dcmpun+0x22>
    3694:	4908      	ldr	r1, [pc, #32]	; (36b8 <__aeabi_dcmpun+0x3c>)
    3696:	2000      	movs	r0, #0
    3698:	428b      	cmp	r3, r1
    369a:	d008      	beq.n	36ae <__aeabi_dcmpun+0x32>
    369c:	bd70      	pop	{r4, r5, r6, pc}
    369e:	4305      	orrs	r5, r0
    36a0:	2001      	movs	r0, #1
    36a2:	2d00      	cmp	r5, #0
    36a4:	d1fa      	bne.n	369c <__aeabi_dcmpun+0x20>
    36a6:	4904      	ldr	r1, [pc, #16]	; (36b8 <__aeabi_dcmpun+0x3c>)
    36a8:	2000      	movs	r0, #0
    36aa:	428b      	cmp	r3, r1
    36ac:	d1f6      	bne.n	369c <__aeabi_dcmpun+0x20>
    36ae:	4314      	orrs	r4, r2
    36b0:	0020      	movs	r0, r4
    36b2:	1e44      	subs	r4, r0, #1
    36b4:	41a0      	sbcs	r0, r4
    36b6:	e7f1      	b.n	369c <__aeabi_dcmpun+0x20>
    36b8:	000007ff 	.word	0x000007ff

000036bc <__aeabi_i2d>:
    36bc:	b570      	push	{r4, r5, r6, lr}
    36be:	2800      	cmp	r0, #0
    36c0:	d030      	beq.n	3724 <__aeabi_i2d+0x68>
    36c2:	17c3      	asrs	r3, r0, #31
    36c4:	18c4      	adds	r4, r0, r3
    36c6:	405c      	eors	r4, r3
    36c8:	0fc5      	lsrs	r5, r0, #31
    36ca:	0020      	movs	r0, r4
    36cc:	f000 f94c 	bl	3968 <__clzsi2>
    36d0:	4b17      	ldr	r3, [pc, #92]	; (3730 <__aeabi_i2d+0x74>)
    36d2:	4a18      	ldr	r2, [pc, #96]	; (3734 <__aeabi_i2d+0x78>)
    36d4:	1a1b      	subs	r3, r3, r0
    36d6:	1ad2      	subs	r2, r2, r3
    36d8:	2a1f      	cmp	r2, #31
    36da:	dd18      	ble.n	370e <__aeabi_i2d+0x52>
    36dc:	4a16      	ldr	r2, [pc, #88]	; (3738 <__aeabi_i2d+0x7c>)
    36de:	1ad2      	subs	r2, r2, r3
    36e0:	4094      	lsls	r4, r2
    36e2:	2200      	movs	r2, #0
    36e4:	0324      	lsls	r4, r4, #12
    36e6:	055b      	lsls	r3, r3, #21
    36e8:	0b24      	lsrs	r4, r4, #12
    36ea:	0d5b      	lsrs	r3, r3, #21
    36ec:	2100      	movs	r1, #0
    36ee:	0010      	movs	r0, r2
    36f0:	0324      	lsls	r4, r4, #12
    36f2:	0d0a      	lsrs	r2, r1, #20
    36f4:	0b24      	lsrs	r4, r4, #12
    36f6:	0512      	lsls	r2, r2, #20
    36f8:	4322      	orrs	r2, r4
    36fa:	4c10      	ldr	r4, [pc, #64]	; (373c <__aeabi_i2d+0x80>)
    36fc:	051b      	lsls	r3, r3, #20
    36fe:	4022      	ands	r2, r4
    3700:	4313      	orrs	r3, r2
    3702:	005b      	lsls	r3, r3, #1
    3704:	07ed      	lsls	r5, r5, #31
    3706:	085b      	lsrs	r3, r3, #1
    3708:	432b      	orrs	r3, r5
    370a:	0019      	movs	r1, r3
    370c:	bd70      	pop	{r4, r5, r6, pc}
    370e:	0021      	movs	r1, r4
    3710:	4091      	lsls	r1, r2
    3712:	000a      	movs	r2, r1
    3714:	210b      	movs	r1, #11
    3716:	1a08      	subs	r0, r1, r0
    3718:	40c4      	lsrs	r4, r0
    371a:	055b      	lsls	r3, r3, #21
    371c:	0324      	lsls	r4, r4, #12
    371e:	0b24      	lsrs	r4, r4, #12
    3720:	0d5b      	lsrs	r3, r3, #21
    3722:	e7e3      	b.n	36ec <__aeabi_i2d+0x30>
    3724:	2500      	movs	r5, #0
    3726:	2300      	movs	r3, #0
    3728:	2400      	movs	r4, #0
    372a:	2200      	movs	r2, #0
    372c:	e7de      	b.n	36ec <__aeabi_i2d+0x30>
    372e:	46c0      	nop			; (mov r8, r8)
    3730:	0000041e 	.word	0x0000041e
    3734:	00000433 	.word	0x00000433
    3738:	00000413 	.word	0x00000413
    373c:	800fffff 	.word	0x800fffff

00003740 <__aeabi_ui2d>:
    3740:	b510      	push	{r4, lr}
    3742:	1e04      	subs	r4, r0, #0
    3744:	d028      	beq.n	3798 <__aeabi_ui2d+0x58>
    3746:	f000 f90f 	bl	3968 <__clzsi2>
    374a:	4b15      	ldr	r3, [pc, #84]	; (37a0 <__aeabi_ui2d+0x60>)
    374c:	4a15      	ldr	r2, [pc, #84]	; (37a4 <__aeabi_ui2d+0x64>)
    374e:	1a1b      	subs	r3, r3, r0
    3750:	1ad2      	subs	r2, r2, r3
    3752:	2a1f      	cmp	r2, #31
    3754:	dd15      	ble.n	3782 <__aeabi_ui2d+0x42>
    3756:	4a14      	ldr	r2, [pc, #80]	; (37a8 <__aeabi_ui2d+0x68>)
    3758:	1ad2      	subs	r2, r2, r3
    375a:	4094      	lsls	r4, r2
    375c:	2200      	movs	r2, #0
    375e:	0324      	lsls	r4, r4, #12
    3760:	055b      	lsls	r3, r3, #21
    3762:	0b24      	lsrs	r4, r4, #12
    3764:	0d5b      	lsrs	r3, r3, #21
    3766:	2100      	movs	r1, #0
    3768:	0010      	movs	r0, r2
    376a:	0324      	lsls	r4, r4, #12
    376c:	0d0a      	lsrs	r2, r1, #20
    376e:	0b24      	lsrs	r4, r4, #12
    3770:	0512      	lsls	r2, r2, #20
    3772:	4322      	orrs	r2, r4
    3774:	4c0d      	ldr	r4, [pc, #52]	; (37ac <__aeabi_ui2d+0x6c>)
    3776:	051b      	lsls	r3, r3, #20
    3778:	4022      	ands	r2, r4
    377a:	4313      	orrs	r3, r2
    377c:	005b      	lsls	r3, r3, #1
    377e:	0859      	lsrs	r1, r3, #1
    3780:	bd10      	pop	{r4, pc}
    3782:	0021      	movs	r1, r4
    3784:	4091      	lsls	r1, r2
    3786:	000a      	movs	r2, r1
    3788:	210b      	movs	r1, #11
    378a:	1a08      	subs	r0, r1, r0
    378c:	40c4      	lsrs	r4, r0
    378e:	055b      	lsls	r3, r3, #21
    3790:	0324      	lsls	r4, r4, #12
    3792:	0b24      	lsrs	r4, r4, #12
    3794:	0d5b      	lsrs	r3, r3, #21
    3796:	e7e6      	b.n	3766 <__aeabi_ui2d+0x26>
    3798:	2300      	movs	r3, #0
    379a:	2400      	movs	r4, #0
    379c:	2200      	movs	r2, #0
    379e:	e7e2      	b.n	3766 <__aeabi_ui2d+0x26>
    37a0:	0000041e 	.word	0x0000041e
    37a4:	00000433 	.word	0x00000433
    37a8:	00000413 	.word	0x00000413
    37ac:	800fffff 	.word	0x800fffff

000037b0 <__aeabi_f2d>:
    37b0:	0041      	lsls	r1, r0, #1
    37b2:	0e09      	lsrs	r1, r1, #24
    37b4:	1c4b      	adds	r3, r1, #1
    37b6:	b570      	push	{r4, r5, r6, lr}
    37b8:	b2db      	uxtb	r3, r3
    37ba:	0246      	lsls	r6, r0, #9
    37bc:	0a75      	lsrs	r5, r6, #9
    37be:	0fc4      	lsrs	r4, r0, #31
    37c0:	2b01      	cmp	r3, #1
    37c2:	dd14      	ble.n	37ee <__aeabi_f2d+0x3e>
    37c4:	23e0      	movs	r3, #224	; 0xe0
    37c6:	009b      	lsls	r3, r3, #2
    37c8:	076d      	lsls	r5, r5, #29
    37ca:	0b36      	lsrs	r6, r6, #12
    37cc:	18cb      	adds	r3, r1, r3
    37ce:	2100      	movs	r1, #0
    37d0:	0d0a      	lsrs	r2, r1, #20
    37d2:	0028      	movs	r0, r5
    37d4:	0512      	lsls	r2, r2, #20
    37d6:	4d1c      	ldr	r5, [pc, #112]	; (3848 <__aeabi_f2d+0x98>)
    37d8:	4332      	orrs	r2, r6
    37da:	055b      	lsls	r3, r3, #21
    37dc:	402a      	ands	r2, r5
    37de:	085b      	lsrs	r3, r3, #1
    37e0:	4313      	orrs	r3, r2
    37e2:	005b      	lsls	r3, r3, #1
    37e4:	07e4      	lsls	r4, r4, #31
    37e6:	085b      	lsrs	r3, r3, #1
    37e8:	4323      	orrs	r3, r4
    37ea:	0019      	movs	r1, r3
    37ec:	bd70      	pop	{r4, r5, r6, pc}
    37ee:	2900      	cmp	r1, #0
    37f0:	d114      	bne.n	381c <__aeabi_f2d+0x6c>
    37f2:	2d00      	cmp	r5, #0
    37f4:	d01e      	beq.n	3834 <__aeabi_f2d+0x84>
    37f6:	0028      	movs	r0, r5
    37f8:	f000 f8b6 	bl	3968 <__clzsi2>
    37fc:	280a      	cmp	r0, #10
    37fe:	dc1c      	bgt.n	383a <__aeabi_f2d+0x8a>
    3800:	230b      	movs	r3, #11
    3802:	002a      	movs	r2, r5
    3804:	1a1b      	subs	r3, r3, r0
    3806:	40da      	lsrs	r2, r3
    3808:	0003      	movs	r3, r0
    380a:	3315      	adds	r3, #21
    380c:	409d      	lsls	r5, r3
    380e:	4b0f      	ldr	r3, [pc, #60]	; (384c <__aeabi_f2d+0x9c>)
    3810:	0312      	lsls	r2, r2, #12
    3812:	1a1b      	subs	r3, r3, r0
    3814:	055b      	lsls	r3, r3, #21
    3816:	0b16      	lsrs	r6, r2, #12
    3818:	0d5b      	lsrs	r3, r3, #21
    381a:	e7d8      	b.n	37ce <__aeabi_f2d+0x1e>
    381c:	2d00      	cmp	r5, #0
    381e:	d006      	beq.n	382e <__aeabi_f2d+0x7e>
    3820:	0b32      	lsrs	r2, r6, #12
    3822:	2680      	movs	r6, #128	; 0x80
    3824:	0336      	lsls	r6, r6, #12
    3826:	076d      	lsls	r5, r5, #29
    3828:	4316      	orrs	r6, r2
    382a:	4b09      	ldr	r3, [pc, #36]	; (3850 <__aeabi_f2d+0xa0>)
    382c:	e7cf      	b.n	37ce <__aeabi_f2d+0x1e>
    382e:	4b08      	ldr	r3, [pc, #32]	; (3850 <__aeabi_f2d+0xa0>)
    3830:	2600      	movs	r6, #0
    3832:	e7cc      	b.n	37ce <__aeabi_f2d+0x1e>
    3834:	2300      	movs	r3, #0
    3836:	2600      	movs	r6, #0
    3838:	e7c9      	b.n	37ce <__aeabi_f2d+0x1e>
    383a:	0003      	movs	r3, r0
    383c:	002a      	movs	r2, r5
    383e:	3b0b      	subs	r3, #11
    3840:	409a      	lsls	r2, r3
    3842:	2500      	movs	r5, #0
    3844:	e7e3      	b.n	380e <__aeabi_f2d+0x5e>
    3846:	46c0      	nop			; (mov r8, r8)
    3848:	800fffff 	.word	0x800fffff
    384c:	00000389 	.word	0x00000389
    3850:	000007ff 	.word	0x000007ff

00003854 <__aeabi_d2f>:
    3854:	b5f0      	push	{r4, r5, r6, r7, lr}
    3856:	004c      	lsls	r4, r1, #1
    3858:	0d64      	lsrs	r4, r4, #21
    385a:	030b      	lsls	r3, r1, #12
    385c:	1c62      	adds	r2, r4, #1
    385e:	0f45      	lsrs	r5, r0, #29
    3860:	0a5b      	lsrs	r3, r3, #9
    3862:	0552      	lsls	r2, r2, #21
    3864:	432b      	orrs	r3, r5
    3866:	0fc9      	lsrs	r1, r1, #31
    3868:	00c5      	lsls	r5, r0, #3
    386a:	0d52      	lsrs	r2, r2, #21
    386c:	2a01      	cmp	r2, #1
    386e:	dd28      	ble.n	38c2 <__aeabi_d2f+0x6e>
    3870:	4a3a      	ldr	r2, [pc, #232]	; (395c <__aeabi_d2f+0x108>)
    3872:	18a6      	adds	r6, r4, r2
    3874:	2efe      	cmp	r6, #254	; 0xfe
    3876:	dc1b      	bgt.n	38b0 <__aeabi_d2f+0x5c>
    3878:	2e00      	cmp	r6, #0
    387a:	dd3e      	ble.n	38fa <__aeabi_d2f+0xa6>
    387c:	0180      	lsls	r0, r0, #6
    387e:	0002      	movs	r2, r0
    3880:	1e50      	subs	r0, r2, #1
    3882:	4182      	sbcs	r2, r0
    3884:	0f6d      	lsrs	r5, r5, #29
    3886:	432a      	orrs	r2, r5
    3888:	00db      	lsls	r3, r3, #3
    388a:	4313      	orrs	r3, r2
    388c:	075a      	lsls	r2, r3, #29
    388e:	d004      	beq.n	389a <__aeabi_d2f+0x46>
    3890:	220f      	movs	r2, #15
    3892:	401a      	ands	r2, r3
    3894:	2a04      	cmp	r2, #4
    3896:	d000      	beq.n	389a <__aeabi_d2f+0x46>
    3898:	3304      	adds	r3, #4
    389a:	2280      	movs	r2, #128	; 0x80
    389c:	04d2      	lsls	r2, r2, #19
    389e:	401a      	ands	r2, r3
    38a0:	d05a      	beq.n	3958 <__aeabi_d2f+0x104>
    38a2:	3601      	adds	r6, #1
    38a4:	2eff      	cmp	r6, #255	; 0xff
    38a6:	d003      	beq.n	38b0 <__aeabi_d2f+0x5c>
    38a8:	019b      	lsls	r3, r3, #6
    38aa:	0a5b      	lsrs	r3, r3, #9
    38ac:	b2f4      	uxtb	r4, r6
    38ae:	e001      	b.n	38b4 <__aeabi_d2f+0x60>
    38b0:	24ff      	movs	r4, #255	; 0xff
    38b2:	2300      	movs	r3, #0
    38b4:	0258      	lsls	r0, r3, #9
    38b6:	05e4      	lsls	r4, r4, #23
    38b8:	0a40      	lsrs	r0, r0, #9
    38ba:	07c9      	lsls	r1, r1, #31
    38bc:	4320      	orrs	r0, r4
    38be:	4308      	orrs	r0, r1
    38c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    38c2:	2c00      	cmp	r4, #0
    38c4:	d007      	beq.n	38d6 <__aeabi_d2f+0x82>
    38c6:	431d      	orrs	r5, r3
    38c8:	d0f2      	beq.n	38b0 <__aeabi_d2f+0x5c>
    38ca:	2080      	movs	r0, #128	; 0x80
    38cc:	00db      	lsls	r3, r3, #3
    38ce:	0480      	lsls	r0, r0, #18
    38d0:	4303      	orrs	r3, r0
    38d2:	26ff      	movs	r6, #255	; 0xff
    38d4:	e7da      	b.n	388c <__aeabi_d2f+0x38>
    38d6:	432b      	orrs	r3, r5
    38d8:	d003      	beq.n	38e2 <__aeabi_d2f+0x8e>
    38da:	2305      	movs	r3, #5
    38dc:	08db      	lsrs	r3, r3, #3
    38de:	2cff      	cmp	r4, #255	; 0xff
    38e0:	d003      	beq.n	38ea <__aeabi_d2f+0x96>
    38e2:	025b      	lsls	r3, r3, #9
    38e4:	0a5b      	lsrs	r3, r3, #9
    38e6:	b2e4      	uxtb	r4, r4
    38e8:	e7e4      	b.n	38b4 <__aeabi_d2f+0x60>
    38ea:	2b00      	cmp	r3, #0
    38ec:	d032      	beq.n	3954 <__aeabi_d2f+0x100>
    38ee:	2080      	movs	r0, #128	; 0x80
    38f0:	03c0      	lsls	r0, r0, #15
    38f2:	4303      	orrs	r3, r0
    38f4:	025b      	lsls	r3, r3, #9
    38f6:	0a5b      	lsrs	r3, r3, #9
    38f8:	e7dc      	b.n	38b4 <__aeabi_d2f+0x60>
    38fa:	0032      	movs	r2, r6
    38fc:	3217      	adds	r2, #23
    38fe:	db14      	blt.n	392a <__aeabi_d2f+0xd6>
    3900:	2280      	movs	r2, #128	; 0x80
    3902:	271e      	movs	r7, #30
    3904:	0412      	lsls	r2, r2, #16
    3906:	4313      	orrs	r3, r2
    3908:	1bbf      	subs	r7, r7, r6
    390a:	2f1f      	cmp	r7, #31
    390c:	dc0f      	bgt.n	392e <__aeabi_d2f+0xda>
    390e:	4a14      	ldr	r2, [pc, #80]	; (3960 <__aeabi_d2f+0x10c>)
    3910:	4694      	mov	ip, r2
    3912:	4464      	add	r4, ip
    3914:	002a      	movs	r2, r5
    3916:	40a5      	lsls	r5, r4
    3918:	002e      	movs	r6, r5
    391a:	40a3      	lsls	r3, r4
    391c:	1e75      	subs	r5, r6, #1
    391e:	41ae      	sbcs	r6, r5
    3920:	40fa      	lsrs	r2, r7
    3922:	4333      	orrs	r3, r6
    3924:	4313      	orrs	r3, r2
    3926:	2600      	movs	r6, #0
    3928:	e7b0      	b.n	388c <__aeabi_d2f+0x38>
    392a:	2400      	movs	r4, #0
    392c:	e7d5      	b.n	38da <__aeabi_d2f+0x86>
    392e:	2202      	movs	r2, #2
    3930:	4252      	negs	r2, r2
    3932:	1b96      	subs	r6, r2, r6
    3934:	001a      	movs	r2, r3
    3936:	40f2      	lsrs	r2, r6
    3938:	2f20      	cmp	r7, #32
    393a:	d009      	beq.n	3950 <__aeabi_d2f+0xfc>
    393c:	4809      	ldr	r0, [pc, #36]	; (3964 <__aeabi_d2f+0x110>)
    393e:	4684      	mov	ip, r0
    3940:	4464      	add	r4, ip
    3942:	40a3      	lsls	r3, r4
    3944:	432b      	orrs	r3, r5
    3946:	1e5d      	subs	r5, r3, #1
    3948:	41ab      	sbcs	r3, r5
    394a:	2600      	movs	r6, #0
    394c:	4313      	orrs	r3, r2
    394e:	e79d      	b.n	388c <__aeabi_d2f+0x38>
    3950:	2300      	movs	r3, #0
    3952:	e7f7      	b.n	3944 <__aeabi_d2f+0xf0>
    3954:	2300      	movs	r3, #0
    3956:	e7ad      	b.n	38b4 <__aeabi_d2f+0x60>
    3958:	0034      	movs	r4, r6
    395a:	e7bf      	b.n	38dc <__aeabi_d2f+0x88>
    395c:	fffffc80 	.word	0xfffffc80
    3960:	fffffc82 	.word	0xfffffc82
    3964:	fffffca2 	.word	0xfffffca2

00003968 <__clzsi2>:
    3968:	211c      	movs	r1, #28
    396a:	2301      	movs	r3, #1
    396c:	041b      	lsls	r3, r3, #16
    396e:	4298      	cmp	r0, r3
    3970:	d301      	bcc.n	3976 <__clzsi2+0xe>
    3972:	0c00      	lsrs	r0, r0, #16
    3974:	3910      	subs	r1, #16
    3976:	0a1b      	lsrs	r3, r3, #8
    3978:	4298      	cmp	r0, r3
    397a:	d301      	bcc.n	3980 <__clzsi2+0x18>
    397c:	0a00      	lsrs	r0, r0, #8
    397e:	3908      	subs	r1, #8
    3980:	091b      	lsrs	r3, r3, #4
    3982:	4298      	cmp	r0, r3
    3984:	d301      	bcc.n	398a <__clzsi2+0x22>
    3986:	0900      	lsrs	r0, r0, #4
    3988:	3904      	subs	r1, #4
    398a:	a202      	add	r2, pc, #8	; (adr r2, 3994 <__clzsi2+0x2c>)
    398c:	5c10      	ldrb	r0, [r2, r0]
    398e:	1840      	adds	r0, r0, r1
    3990:	4770      	bx	lr
    3992:	46c0      	nop			; (mov r8, r8)
    3994:	02020304 	.word	0x02020304
    3998:	01010101 	.word	0x01010101
	...

000039a4 <__errno>:
    39a4:	4b01      	ldr	r3, [pc, #4]	; (39ac <__errno+0x8>)
    39a6:	6818      	ldr	r0, [r3, #0]
    39a8:	4770      	bx	lr
    39aa:	46c0      	nop			; (mov r8, r8)
    39ac:	2000000c 	.word	0x2000000c

000039b0 <__libc_init_array>:
    39b0:	b570      	push	{r4, r5, r6, lr}
    39b2:	2600      	movs	r6, #0
    39b4:	4d0c      	ldr	r5, [pc, #48]	; (39e8 <__libc_init_array+0x38>)
    39b6:	4c0d      	ldr	r4, [pc, #52]	; (39ec <__libc_init_array+0x3c>)
    39b8:	1b64      	subs	r4, r4, r5
    39ba:	10a4      	asrs	r4, r4, #2
    39bc:	42a6      	cmp	r6, r4
    39be:	d109      	bne.n	39d4 <__libc_init_array+0x24>
    39c0:	2600      	movs	r6, #0
    39c2:	f000 f8a9 	bl	3b18 <_init>
    39c6:	4d0a      	ldr	r5, [pc, #40]	; (39f0 <__libc_init_array+0x40>)
    39c8:	4c0a      	ldr	r4, [pc, #40]	; (39f4 <__libc_init_array+0x44>)
    39ca:	1b64      	subs	r4, r4, r5
    39cc:	10a4      	asrs	r4, r4, #2
    39ce:	42a6      	cmp	r6, r4
    39d0:	d105      	bne.n	39de <__libc_init_array+0x2e>
    39d2:	bd70      	pop	{r4, r5, r6, pc}
    39d4:	00b3      	lsls	r3, r6, #2
    39d6:	58eb      	ldr	r3, [r5, r3]
    39d8:	4798      	blx	r3
    39da:	3601      	adds	r6, #1
    39dc:	e7ee      	b.n	39bc <__libc_init_array+0xc>
    39de:	00b3      	lsls	r3, r6, #2
    39e0:	58eb      	ldr	r3, [r5, r3]
    39e2:	4798      	blx	r3
    39e4:	3601      	adds	r6, #1
    39e6:	e7f2      	b.n	39ce <__libc_init_array+0x1e>
    39e8:	00003b24 	.word	0x00003b24
    39ec:	00003b24 	.word	0x00003b24
    39f0:	00003b24 	.word	0x00003b24
    39f4:	00003b28 	.word	0x00003b28
    39f8:	000005de 	.word	0x000005de
    39fc:	000005da 	.word	0x000005da
    3a00:	000005da 	.word	0x000005da
    3a04:	00000640 	.word	0x00000640
    3a08:	00000640 	.word	0x00000640
    3a0c:	000005f2 	.word	0x000005f2
    3a10:	000005e4 	.word	0x000005e4
    3a14:	000005f8 	.word	0x000005f8
    3a18:	0000062e 	.word	0x0000062e
    3a1c:	000006c8 	.word	0x000006c8
    3a20:	000006a8 	.word	0x000006a8
    3a24:	000006a8 	.word	0x000006a8
    3a28:	00000734 	.word	0x00000734
    3a2c:	000006ba 	.word	0x000006ba
    3a30:	000006d6 	.word	0x000006d6
    3a34:	000006ac 	.word	0x000006ac
    3a38:	000006e4 	.word	0x000006e4
    3a3c:	00000724 	.word	0x00000724

00003a40 <coil_pins>:
    3a40:	00000001 00000023 00000000 00000022     ....#......."...
    3a50:	736f6361 00000000 0000183c 0000178c     acos....<.......
    3a60:	0000178c 0000178a 0000182e 0000182e     ................
    3a70:	00001824 0000178a 0000182e 00001824     $...........$...
    3a80:	0000182e 0000178a 00001834 00001834     ........4...4...
    3a90:	00001834 000018c4 000024e0 000024c2     4........$...$..
    3aa0:	0000247c 0000239a 0000247c 000024b4     |$...#..|$...$..
    3ab0:	0000247c 0000239a 000024c2 000024c2     |$...#...$...$..
    3ac0:	000024b4 0000239a 00002392 00002392     .$...#...#...#..
    3ad0:	00002392 000026f8 00002d40 00002c00     .#...&..@-...,..
    3ae0:	00002c00 00002bfc 00002d18 00002d18     .,...+...-...-..
    3af0:	00002d0a 00002bfc 00002d18 00002d0a     .-...+...-...-..
    3b00:	00002d18 00002bfc 00002d20 00002d20     .-...+.. -.. -..
    3b10:	00002d20 00002f24                        -..$/..

00003b18 <_init>:
    3b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3b1a:	46c0      	nop			; (mov r8, r8)
    3b1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3b1e:	bc08      	pop	{r3}
    3b20:	469e      	mov	lr, r3
    3b22:	4770      	bx	lr

00003b24 <__init_array_start>:
    3b24:	000000dd 	.word	0x000000dd

00003b28 <_fini>:
    3b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3b2a:	46c0      	nop			; (mov r8, r8)
    3b2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3b2e:	bc08      	pop	{r3}
    3b30:	469e      	mov	lr, r3
    3b32:	4770      	bx	lr

00003b34 <__fini_array_start>:
    3b34:	000000b5 	.word	0x000000b5
