vendor_name = ModelSim
source_file = 1, C:/Users/tiago/DiscoD/UA/LSD/WSpace/LogicUnit/LogicUnit.vhd
source_file = 1, C:/Users/tiago/DiscoD/UA/LSD/WSpace/LogicUnit/LogicUnit.vwf
source_file = 1, C:/Users/tiago/DiscoD/UA/LSD/WSpace/LogicUnit/LogicDemo1.bdf
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/tiago/DiscoD/UA/LSD/WSpace/LogicUnit/db/LogicUnit.cbx.xml
design_name = LogicDemo1
instance = comp, \NOT~output\, NOT~output, LogicDemo1, 1
instance = comp, \AND~output\, AND~output, LogicDemo1, 1
instance = comp, \OR~output\, OR~output, LogicDemo1, 1
instance = comp, \XOR~output\, XOR~output, LogicDemo1, 1
instance = comp, \NAND~output\, NAND~output, LogicDemo1, 1
instance = comp, \NOR~output\, NOR~output, LogicDemo1, 1
instance = comp, \SW[0]~input\, SW[0]~input, LogicDemo1, 1
instance = comp, \SW[1]~input\, SW[1]~input, LogicDemo1, 1
instance = comp, \inst|andOut\, inst|andOut, LogicDemo1, 1
instance = comp, \inst|orOut\, inst|orOut, LogicDemo1, 1
instance = comp, \inst|xorOut~0\, inst|xorOut~0, LogicDemo1, 1
