[INF:CM0023] Creating log file ../../build/regression/LogicSize/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<110> s<109> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<13> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<13> s<12> l<1:8> el<1:11>
n<> u<4> t<PortDir_Out> p<9> s<8> l<1:12> el<1:18>
n<> u<5> t<IntVec_TypeLogic> p<6> l<1:19> el<1:24>
n<> u<6> t<Data_type> p<7> c<5> l<1:19> el<1:24>
n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<1:19> el<1:24>
n<> u<8> t<Net_port_type> p<9> c<7> l<1:19> el<1:24>
n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<1:12> el<1:24>
n<a> u<10> t<StringConst> p<11> l<1:25> el<1:26>
n<> u<11> t<Ansi_port_declaration> p<12> c<9> l<1:12> el<1:26>
n<> u<12> t<List_of_port_declarations> p<13> c<11> l<1:11> el<1:27>
n<> u<13> t<Module_ansi_header> p<47> c<2> s<31> l<1:1> el<1:28>
n<> u<14> t<IntVec_TypeLogic> p<15> l<2:14> el<2:19>
n<> u<15> t<Data_type> p<16> c<14> l<2:14> el<2:19>
n<> u<16> t<Data_type_or_implicit> p<26> c<15> s<25> l<2:14> el<2:19>
n<P> u<17> t<StringConst> p<24> s<23> l<2:20> el<2:21>
n<0> u<18> t<IntConst> p<19> l<2:24> el<2:25>
n<> u<19> t<Primary_literal> p<20> c<18> l<2:24> el<2:25>
n<> u<20> t<Constant_primary> p<21> c<19> l<2:24> el<2:25>
n<> u<21> t<Constant_expression> p<22> c<20> l<2:24> el<2:25>
n<> u<22> t<Constant_mintypmax_expression> p<23> c<21> l<2:24> el<2:25>
n<> u<23> t<Constant_param_expression> p<24> c<22> l<2:24> el<2:25>
n<> u<24> t<Param_assignment> p<25> c<17> l<2:20> el<2:25>
n<> u<25> t<List_of_param_assignments> p<26> c<24> l<2:20> el<2:25>
n<> u<26> t<Parameter_declaration> p<27> c<16> l<2:4> el<2:25>
n<> u<27> t<Package_or_generate_item_declaration> p<28> c<26> l<2:4> el<2:26>
n<> u<28> t<Module_or_generate_item_declaration> p<29> c<27> l<2:4> el<2:26>
n<> u<29> t<Module_common_item> p<30> c<28> l<2:4> el<2:26>
n<> u<30> t<Module_or_generate_item> p<31> c<29> l<2:4> el<2:26>
n<> u<31> t<Non_port_module_item> p<47> c<30> s<46> l<2:4> el<2:26>
n<a> u<32> t<StringConst> p<33> l<3:11> el<3:12>
n<> u<33> t<Ps_or_hierarchical_identifier> p<36> c<32> s<35> l<3:11> el<3:12>
n<> u<34> t<Constant_bit_select> p<35> l<3:13> el<3:13>
n<> u<35> t<Constant_select> p<36> c<34> l<3:13> el<3:13>
n<> u<36> t<Net_lvalue> p<41> c<33> s<40> l<3:11> el<3:12>
n<P> u<37> t<StringConst> p<38> l<3:15> el<3:16>
n<> u<38> t<Primary_literal> p<39> c<37> l<3:15> el<3:16>
n<> u<39> t<Primary> p<40> c<38> l<3:15> el<3:16>
n<> u<40> t<Expression> p<41> c<39> l<3:15> el<3:16>
n<> u<41> t<Net_assignment> p<42> c<36> l<3:11> el<3:16>
n<> u<42> t<List_of_net_assignments> p<43> c<41> l<3:11> el<3:16>
n<> u<43> t<Continuous_assign> p<44> c<42> l<3:4> el<3:17>
n<> u<44> t<Module_common_item> p<45> c<43> l<3:4> el<3:17>
n<> u<45> t<Module_or_generate_item> p<46> c<44> l<3:4> el<3:17>
n<> u<46> t<Non_port_module_item> p<47> c<45> l<3:4> el<3:17>
n<> u<47> t<Module_declaration> p<48> c<13> l<1:1> el<4:10>
n<> u<48> t<Description> p<109> c<47> s<108> l<1:1> el<4:10>
n<> u<49> t<Module_keyword> p<60> s<50> l<6:1> el<6:7>
n<top> u<50> t<StringConst> p<60> s<59> l<6:8> el<6:11>
n<> u<51> t<PortDir_Out> p<56> s<55> l<6:12> el<6:18>
n<> u<52> t<IntVec_TypeLogic> p<53> l<6:19> el<6:24>
n<> u<53> t<Data_type> p<54> c<52> l<6:19> el<6:24>
n<> u<54> t<Data_type_or_implicit> p<55> c<53> l<6:19> el<6:24>
n<> u<55> t<Net_port_type> p<56> c<54> l<6:19> el<6:24>
n<> u<56> t<Net_port_header> p<58> c<51> s<57> l<6:12> el<6:24>
n<o> u<57> t<StringConst> p<58> l<6:25> el<6:26>
n<> u<58> t<Ansi_port_declaration> p<59> c<56> l<6:12> el<6:26>
n<> u<59> t<List_of_port_declarations> p<60> c<58> l<6:11> el<6:27>
n<> u<60> t<Module_ansi_header> p<107> c<49> s<78> l<6:1> el<6:28>
n<> u<61> t<IntVec_TypeLogic> p<62> l<7:14> el<7:19>
n<> u<62> t<Data_type> p<63> c<61> l<7:14> el<7:19>
n<> u<63> t<Data_type_or_implicit> p<73> c<62> s<72> l<7:14> el<7:19>
n<X> u<64> t<StringConst> p<71> s<70> l<7:20> el<7:21>
n<0> u<65> t<IntConst> p<66> l<7:24> el<7:25>
n<> u<66> t<Primary_literal> p<67> c<65> l<7:24> el<7:25>
n<> u<67> t<Constant_primary> p<68> c<66> l<7:24> el<7:25>
n<> u<68> t<Constant_expression> p<69> c<67> l<7:24> el<7:25>
n<> u<69> t<Constant_mintypmax_expression> p<70> c<68> l<7:24> el<7:25>
n<> u<70> t<Constant_param_expression> p<71> c<69> l<7:24> el<7:25>
n<> u<71> t<Param_assignment> p<72> c<64> l<7:20> el<7:25>
n<> u<72> t<List_of_param_assignments> p<73> c<71> l<7:20> el<7:25>
n<> u<73> t<Parameter_declaration> p<74> c<63> l<7:4> el<7:25>
n<> u<74> t<Package_or_generate_item_declaration> p<75> c<73> l<7:4> el<7:26>
n<> u<75> t<Module_or_generate_item_declaration> p<76> c<74> l<7:4> el<7:26>
n<> u<76> t<Module_common_item> p<77> c<75> l<7:4> el<7:26>
n<> u<77> t<Module_or_generate_item> p<78> c<76> l<7:4> el<7:26>
n<> u<78> t<Non_port_module_item> p<107> c<77> s<106> l<7:4> el<7:26>
n<dut> u<79> t<StringConst> p<104> s<91> l<8:4> el<8:7>
n<P> u<80> t<StringConst> p<89> s<88> l<9:8> el<9:9>
n<X> u<81> t<StringConst> p<82> l<9:11> el<9:12>
n<> u<82> t<Primary_literal> p<83> c<81> l<9:11> el<9:12>
n<> u<83> t<Primary> p<84> c<82> l<9:11> el<9:12>
n<> u<84> t<Expression> p<86> c<83> l<9:11> el<9:12>
n<> u<85> t<Unary_Tilda> p<86> s<84> l<9:10> el<9:11>
n<> u<86> t<Expression> p<87> c<85> l<9:10> el<9:12>
n<> u<87> t<Mintypmax_expression> p<88> c<86> l<9:10> el<9:12>
n<> u<88> t<Param_expression> p<89> c<87> l<9:10> el<9:12>
n<> u<89> t<Named_parameter_assignment> p<90> c<80> l<9:7> el<9:13>
n<> u<90> t<List_of_parameter_assignments> p<91> c<89> l<9:7> el<9:13>
n<> u<91> t<Parameter_value_assignment> p<104> c<90> s<103> l<8:8> el<10:5>
n<u_dut> u<92> t<StringConst> p<93> l<10:6> el<10:11>
n<> u<93> t<Name_of_instance> p<103> c<92> s<102> l<10:6> el<10:11>
n<a> u<94> t<StringConst> p<101> s<99> l<11:8> el<11:9>
n<o> u<95> t<StringConst> p<96> l<11:10> el<11:11>
n<> u<96> t<Primary_literal> p<97> c<95> l<11:10> el<11:11>
n<> u<97> t<Primary> p<98> c<96> l<11:10> el<11:11>
n<> u<98> t<Expression> p<101> c<97> s<100> l<11:10> el<11:11>
n<> u<99> t<OpenParens> p<101> s<98> l<11:9> el<11:10>
n<> u<100> t<CloseParens> p<101> l<11:11> el<11:12>
n<> u<101> t<Named_port_connection> p<102> c<94> l<11:7> el<11:12>
n<> u<102> t<List_of_port_connections> p<103> c<101> l<11:7> el<11:12>
n<> u<103> t<Hierarchical_instance> p<104> c<93> l<10:6> el<12:5>
n<> u<104> t<Module_instantiation> p<105> c<79> l<8:4> el<12:6>
n<> u<105> t<Module_or_generate_item> p<106> c<104> l<8:4> el<12:6>
n<> u<106> t<Non_port_module_item> p<107> c<105> l<8:4> el<12:6>
n<> u<107> t<Module_declaration> p<108> c<60> l<6:1> el<13:10>
n<> u<108> t<Description> p<109> c<107> l<6:1> el<13:10>
n<> u<109> t<Source_text> p<110> c<48> l<1:1> el<13:10>
n<> u<110> t<Top_level_rule> c<1> l<1:1> el<14:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "dut".

[WRN:PA0205] dut.sv:6:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@dut".

[INF:CP0303] dut.sv:6:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:6:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/LogicSize/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/LogicSize/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/LogicSize/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.P), line:2:20, endln:2:21
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:4:10
    |UINT:0
    |vpiTypespec:
    \_logic_typespec: , line:2:14, endln:2:19
      |vpiParent:
      \_parameter: (work@dut.P), line:2:20, endln:2:21
    |vpiName:P
    |vpiFullName:work@dut.P
  |vpiParamAssign:
  \_param_assign: , line:2:20, endln:2:25
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_constant: , line:2:24, endln:2:25
      |vpiDecompile:0
      |vpiSize:1
      |UINT:0
      |vpiTypespec:
      \_logic_typespec: , line:2:14, endln:2:19
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.P), line:2:20, endln:2:21
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.a), line:1:25, endln:1:26
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:4:10
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiNetType:36
  |vpiPort:
  \_port: (a), line:1:25, endln:1:26
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:4:10
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.a), line:1:25, endln:1:26
  |vpiContAssign:
  \_cont_assign: , line:3:11, endln:3:16
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_ref_obj: (work@dut.P), line:3:15, endln:3:16
      |vpiParent:
      \_cont_assign: , line:3:11, endln:3:16
      |vpiName:P
      |vpiFullName:work@dut.P
    |vpiLhs:
    \_ref_obj: (work@dut.a), line:3:11, endln:3:12
      |vpiParent:
      \_cont_assign: , line:3:11, endln:3:16
      |vpiName:a
      |vpiFullName:work@dut.a
      |vpiActual:
      \_logic_net: (work@top.u_dut.a), line:1:25, endln:1:26
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:6:1, endln:13:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.X), line:7:20, endln:7:21
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:6:1, endln:13:10
    |UINT:0
    |vpiTypespec:
    \_logic_typespec: , line:7:14, endln:7:19
      |vpiParent:
      \_parameter: (work@top.X), line:7:20, endln:7:21
    |vpiName:X
    |vpiFullName:work@top.X
  |vpiParamAssign:
  \_param_assign: , line:7:20, endln:7:25
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:6:1, endln:13:10
    |vpiRhs:
    \_constant: , line:7:24, endln:7:25
      |vpiDecompile:0
      |vpiSize:1
      |UINT:0
      |vpiTypespec:
      \_logic_typespec: , line:7:14, endln:7:19
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.X), line:7:20, endln:7:21
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:6:25, endln:6:26
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:6:1, endln:13:10
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiPort:
  \_port: (o), line:6:25, endln:6:26
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:6:1, endln:13:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:6:25, endln:6:26
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:6:1, endln:13:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.X), line:7:20, endln:7:21
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:6:1, endln:13:10
    |UINT:0
    |vpiTypespec:
    \_logic_typespec: , line:7:14, endln:7:19
      |vpiParent:
      \_parameter: (work@top.X), line:7:20, endln:7:21
    |vpiName:X
    |vpiFullName:work@top.X
  |vpiParamAssign:
  \_param_assign: , line:7:20, endln:7:25
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:6:1, endln:13:10
    |vpiRhs:
    \_constant: , line:7:24, endln:7:25
      |vpiDecompile:0
      |vpiSize:1
      |UINT:0
      |vpiTypespec:
      \_logic_typespec: , line:7:14, endln:7:19
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.X), line:7:20, endln:7:21
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.o), line:6:25, endln:6:26
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:6:1, endln:13:10
    |vpiTypespec:
    \_logic_typespec: , line:6:19, endln:6:24
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:6:25, endln:6:26
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:6:1, endln:13:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:6:25, endln:6:26
      |vpiParent:
      \_port: (o), line:6:25, endln:6:26
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:6:25, endln:6:26
    |vpiTypedef:
    \_logic_typespec: , line:6:19, endln:6:24
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:6:1, endln:13:10
  |vpiModule:
  \_module: work@dut (work@top.u_dut), file:dut.sv, line:8:4, endln:12:6
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:6:1, endln:13:10
    |vpiName:u_dut
    |vpiFullName:work@top.u_dut
    |vpiParameter:
    \_parameter: (work@top.u_dut.P), line:2:20, endln:2:21
      |vpiParent:
      \_module: work@dut (work@top.u_dut), file:dut.sv, line:8:4, endln:12:6
      |UINT:0
      |vpiTypespec:
      \_logic_typespec: , line:2:14, endln:2:19
        |vpiParent:
        \_parameter: (work@top.u_dut.P), line:2:20, endln:2:21
      |vpiName:P
      |vpiFullName:work@top.u_dut.P
    |vpiParamAssign:
    \_param_assign: , line:2:20, endln:2:25
      |vpiParent:
      \_module: work@dut (work@top.u_dut), file:dut.sv, line:8:4, endln:12:6
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:2:24, endln:2:25
        |vpiDecompile:1
        |vpiSize:1
        |UINT:1
        |vpiTypespec:
        \_logic_typespec: , line:2:14, endln:2:19
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.u_dut.P), line:2:20, endln:2:21
    |vpiDefName:work@dut
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@top.u_dut.a), line:1:25, endln:1:26
      |vpiParent:
      \_module: work@dut (work@top.u_dut), file:dut.sv, line:8:4, endln:12:6
      |vpiTypespec:
      \_logic_typespec: , line:1:19, endln:1:24
      |vpiName:a
      |vpiFullName:work@top.u_dut.a
      |vpiNetType:36
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:6:1, endln:13:10
    |vpiPort:
    \_port: (a), line:1:25, endln:1:26
      |vpiParent:
      \_module: work@dut (work@top.u_dut), file:dut.sv, line:8:4, endln:12:6
      |vpiName:a
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@top.o), line:11:10, endln:11:11
        |vpiParent:
        \_port: (a), line:1:25, endln:1:26
        |vpiName:o
        |vpiFullName:work@top.o
        |vpiActual:
        \_logic_net: (work@top.o), line:6:25, endln:6:26
      |vpiLowConn:
      \_ref_obj: (work@top.u_dut.a), line:11:8, endln:11:9
        |vpiParent:
        \_port: (a), line:1:25, endln:1:26
        |vpiName:a
        |vpiFullName:work@top.u_dut.a
        |vpiActual:
        \_logic_net: (work@top.u_dut.a), line:1:25, endln:1:26
      |vpiTypedef:
      \_logic_typespec: , line:1:19, endln:1:24
      |vpiInstance:
      \_module: work@dut (work@top.u_dut), file:dut.sv, line:8:4, endln:12:6
    |vpiContAssign:
    \_cont_assign: , line:3:11, endln:3:16
      |vpiParent:
      \_module: work@dut (work@top.u_dut), file:dut.sv, line:8:4, endln:12:6
      |vpiRhs:
      \_ref_obj: (work@top.u_dut.P), line:3:15, endln:3:16
        |vpiParent:
        \_cont_assign: , line:3:11, endln:3:16
        |vpiName:P
        |vpiFullName:work@top.u_dut.P
        |vpiActual:
        \_parameter: (work@top.u_dut.P), line:2:20, endln:2:21
      |vpiLhs:
      \_ref_obj: (work@top.u_dut.a), line:3:11, endln:3:12
        |vpiParent:
        \_cont_assign: , line:3:11, endln:3:16
        |vpiName:a
        |vpiFullName:work@top.u_dut.a
        |vpiActual:
        \_logic_net: (work@top.u_dut.a), line:1:25, endln:1:26
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/LogicSize/dut.sv | ${SURELOG_DIR}/build/regression/LogicSize/roundtrip/dut_000.sv | 7 | 13 | 

