c_counter_binary_1_down_sim_netlist.v,verilog,xil_defaultlib,../../../../../../ELEC3500-EggTimer_V1/sources_1/ip/c_counter_binary_1_down/c_counter_binary_1_down_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
