{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 21 21:06:31 2015 " "Info: Processing started: Sat Mar 21 21:06:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Battleship -c Battleship " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Battleship -c Battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Critical Warning: Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 0 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file battleship.v" { { "Info" "ISGN_ENTITY_NAME" "1 Battleship " "Info: Found entity 1: Battleship" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "led_controller.v(22) " "Warning (10268): Verilog HDL information at led_controller.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "led_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/led_controller.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file led_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_CONTROLLER " "Info: Found entity 1: LED_CONTROLLER" {  } { { "led_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/led_controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_controller.v(181) " "Warning (10268): Verilog HDL information at vga_controller.v(181): always construct contains both blocking and non-blocking assignments" {  } { { "vga_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/vga_controller.v" 181 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i vga_controller.v(80) " "Info (10281): Verilog HDL Declaration information at vga_controller.v(80): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "vga_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/vga_controller.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CONTROLLER " "Info: Found entity 1: VGA_CONTROLLER" {  } { { "vga_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/vga_controller.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "key_controller.v(77) " "Warning (10268): Verilog HDL information at key_controller.v(77): always construct contains both blocking and non-blocking assignments" {  } { { "key_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/key_controller.v" 77 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file key_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 KEY_CONTROLLER " "Info: Found entity 1: KEY_CONTROLLER" {  } { { "key_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/key_controller.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hex_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_CONTROLLER " "Info: Found entity 1: HEX_CONTROLLER" {  } { { "hex_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/hex_controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "the_great_decider.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file the_great_decider.v" { { "Info" "ISGN_ENTITY_NAME" "1 THE_GREAT_DECIDER " "Info: Found entity 1: THE_GREAT_DECIDER" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Battleship " "Info: Elaborating entity \"Battleship\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Battleship.v(67) " "Warning (10230): Verilog HDL assignment warning at Battleship.v(67): truncated value with size 32 to match size of target (1)" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "clock24 Battleship.v(206) " "Warning (10646): Verilog HDL Event Control warning at Battleship.v(206): posedge or negedge of vector \"clock24\" depends solely on its least-significant bit" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 206 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Battleship.v(212) " "Warning (10230): Verilog HDL assignment warning at Battleship.v(212): truncated value with size 32 to match size of target (1)" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Battleship.v(217) " "Warning (10230): Verilog HDL assignment warning at Battleship.v(217): truncated value with size 32 to match size of target (1)" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_CONTROLLER KEY_CONTROLLER:KEY_CONTROLLER1 " "Info: Elaborating entity \"KEY_CONTROLLER\" for hierarchy \"KEY_CONTROLLER:KEY_CONTROLLER1\"" {  } { { "Battleship.v" "KEY_CONTROLLER1" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 230 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "clock27 key_controller.v(71) " "Warning (10646): Verilog HDL Event Control warning at key_controller.v(71): posedge or negedge of vector \"clock27\" depends solely on its least-significant bit" {  } { { "key_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/key_controller.v" 71 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 key_controller.v(73) " "Warning (10230): Verilog HDL assignment warning at key_controller.v(73): truncated value with size 32 to match size of target (12)" {  } { { "key_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/key_controller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 11 key_controller.v(80) " "Warning (10230): Verilog HDL assignment warning at key_controller.v(80): truncated value with size 19 to match size of target (11)" {  } { { "key_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/key_controller.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 key_controller.v(97) " "Warning (10230): Verilog HDL assignment warning at key_controller.v(97): truncated value with size 32 to match size of target (1)" {  } { { "key_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/key_controller.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 key_controller.v(98) " "Warning (10230): Verilog HDL assignment warning at key_controller.v(98): truncated value with size 32 to match size of target (1)" {  } { { "key_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/key_controller.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 key_controller.v(99) " "Warning (10230): Verilog HDL assignment warning at key_controller.v(99): truncated value with size 32 to match size of target (1)" {  } { { "key_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/key_controller.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 key_controller.v(100) " "Warning (10230): Verilog HDL assignment warning at key_controller.v(100): truncated value with size 32 to match size of target (1)" {  } { { "key_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/key_controller.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 key_controller.v(101) " "Warning (10230): Verilog HDL assignment warning at key_controller.v(101): truncated value with size 32 to match size of target (1)" {  } { { "key_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/key_controller.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 key_controller.v(102) " "Warning (10230): Verilog HDL assignment warning at key_controller.v(102): truncated value with size 32 to match size of target (1)" {  } { { "key_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/key_controller.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 key_controller.v(103) " "Warning (10230): Verilog HDL assignment warning at key_controller.v(103): truncated value with size 32 to match size of target (1)" {  } { { "key_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/key_controller.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 key_controller.v(104) " "Warning (10230): Verilog HDL assignment warning at key_controller.v(104): truncated value with size 32 to match size of target (1)" {  } { { "key_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/key_controller.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 key_controller.v(105) " "Warning (10230): Verilog HDL assignment warning at key_controller.v(105): truncated value with size 32 to match size of target (1)" {  } { { "key_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/key_controller.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 key_controller.v(115) " "Warning (10230): Verilog HDL assignment warning at key_controller.v(115): truncated value with size 32 to match size of target (1)" {  } { { "key_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/key_controller.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 key_controller.v(116) " "Warning (10230): Verilog HDL assignment warning at key_controller.v(116): truncated value with size 32 to match size of target (1)" {  } { { "key_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/key_controller.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 key_controller.v(117) " "Warning (10230): Verilog HDL assignment warning at key_controller.v(117): truncated value with size 32 to match size of target (1)" {  } { { "key_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/key_controller.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 key_controller.v(118) " "Warning (10230): Verilog HDL assignment warning at key_controller.v(118): truncated value with size 32 to match size of target (1)" {  } { { "key_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/key_controller.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 key_controller.v(119) " "Warning (10230): Verilog HDL assignment warning at key_controller.v(119): truncated value with size 32 to match size of target (1)" {  } { { "key_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/key_controller.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 key_controller.v(120) " "Warning (10230): Verilog HDL assignment warning at key_controller.v(120): truncated value with size 32 to match size of target (1)" {  } { { "key_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/key_controller.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 key_controller.v(121) " "Warning (10230): Verilog HDL assignment warning at key_controller.v(121): truncated value with size 32 to match size of target (1)" {  } { { "key_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/key_controller.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 key_controller.v(122) " "Warning (10230): Verilog HDL assignment warning at key_controller.v(122): truncated value with size 32 to match size of target (1)" {  } { { "key_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/key_controller.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 key_controller.v(124) " "Warning (10230): Verilog HDL assignment warning at key_controller.v(124): truncated value with size 32 to match size of target (1)" {  } { { "key_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/key_controller.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 key_controller.v(127) " "Warning (10230): Verilog HDL assignment warning at key_controller.v(127): truncated value with size 32 to match size of target (1)" {  } { { "key_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/key_controller.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_CONTROLLER LED_CONTROLLER:LED_CONTROLLER1 " "Info: Elaborating entity \"LED_CONTROLLER\" for hierarchy \"LED_CONTROLLER:LED_CONTROLLER1\"" {  } { { "Battleship.v" "LED_CONTROLLER1" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 238 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "clock27 led_controller.v(22) " "Warning (10646): Verilog HDL Event Control warning at led_controller.v(22): posedge or negedge of vector \"clock27\" depends solely on its least-significant bit" {  } { { "led_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/led_controller.v" 22 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 led_controller.v(57) " "Warning (10230): Verilog HDL assignment warning at led_controller.v(57): truncated value with size 9 to match size of target (8)" {  } { { "led_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/led_controller.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_CONTROLLER HEX_CONTROLLER:HEX_CONTROLLER1 " "Info: Elaborating entity \"HEX_CONTROLLER\" for hierarchy \"HEX_CONTROLLER:HEX_CONTROLLER1\"" {  } { { "Battleship.v" "HEX_CONTROLLER1" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 250 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "clock27 hex_controller.v(27) " "Warning (10646): Verilog HDL Event Control warning at hex_controller.v(27): posedge or negedge of vector \"clock27\" depends solely on its least-significant bit" {  } { { "hex_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/hex_controller.v" 27 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "hex_controller.v(41) " "Warning (10199): Verilog HDL Case Statement warning at hex_controller.v(41): case item expression never matches the case expression" {  } { { "hex_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/hex_controller.v" 41 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "hex_controller.v(42) " "Warning (10199): Verilog HDL Case Statement warning at hex_controller.v(42): case item expression never matches the case expression" {  } { { "hex_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/hex_controller.v" 42 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "hex_controller.v(43) " "Warning (10199): Verilog HDL Case Statement warning at hex_controller.v(43): case item expression never matches the case expression" {  } { { "hex_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/hex_controller.v" 43 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "hex_controller.v(44) " "Warning (10199): Verilog HDL Case Statement warning at hex_controller.v(44): case item expression never matches the case expression" {  } { { "hex_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/hex_controller.v" 44 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "hex_controller.v(45) " "Warning (10199): Verilog HDL Case Statement warning at hex_controller.v(45): case item expression never matches the case expression" {  } { { "hex_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/hex_controller.v" 45 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "hex_controller.v(46) " "Warning (10199): Verilog HDL Case Statement warning at hex_controller.v(46): case item expression never matches the case expression" {  } { { "hex_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/hex_controller.v" 46 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "hex_controller.v(47) " "Warning (10199): Verilog HDL Case Statement warning at hex_controller.v(47): case item expression never matches the case expression" {  } { { "hex_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/hex_controller.v" 47 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "hex_controller.v(48) " "Warning (10199): Verilog HDL Case Statement warning at hex_controller.v(48): case item expression never matches the case expression" {  } { { "hex_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/hex_controller.v" 48 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "hex_controller.v(55) " "Warning (10199): Verilog HDL Case Statement warning at hex_controller.v(55): case item expression never matches the case expression" {  } { { "hex_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/hex_controller.v" 55 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "hex_controller.v(56) " "Warning (10199): Verilog HDL Case Statement warning at hex_controller.v(56): case item expression never matches the case expression" {  } { { "hex_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/hex_controller.v" 56 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "hex_controller.v(57) " "Warning (10199): Verilog HDL Case Statement warning at hex_controller.v(57): case item expression never matches the case expression" {  } { { "hex_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/hex_controller.v" 57 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "hex_controller.v(58) " "Warning (10199): Verilog HDL Case Statement warning at hex_controller.v(58): case item expression never matches the case expression" {  } { { "hex_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/hex_controller.v" 58 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "hex_controller.v(59) " "Warning (10199): Verilog HDL Case Statement warning at hex_controller.v(59): case item expression never matches the case expression" {  } { { "hex_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/hex_controller.v" 59 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "hex_controller.v(60) " "Warning (10199): Verilog HDL Case Statement warning at hex_controller.v(60): case item expression never matches the case expression" {  } { { "hex_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/hex_controller.v" 60 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "hex_controller.v(61) " "Warning (10199): Verilog HDL Case Statement warning at hex_controller.v(61): case item expression never matches the case expression" {  } { { "hex_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/hex_controller.v" 61 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "hex_controller.v(62) " "Warning (10199): Verilog HDL Case Statement warning at hex_controller.v(62): case item expression never matches the case expression" {  } { { "hex_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/hex_controller.v" 62 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CONTROLLER VGA_CONTROLLER:VGA_CONTROLLER1 " "Info: Elaborating entity \"VGA_CONTROLLER\" for hierarchy \"VGA_CONTROLLER:VGA_CONTROLLER1\"" {  } { { "Battleship.v" "VGA_CONTROLLER1" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 263 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "board vga_controller.v(115) " "Warning (10036): Verilog HDL or VHDL warning at vga_controller.v(115): object \"board\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/vga_controller.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "clock27 vga_controller.v(127) " "Warning (10646): Verilog HDL Event Control warning at vga_controller.v(127): posedge or negedge of vector \"clock27\" depends solely on its least-significant bit" {  } { { "vga_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/vga_controller.v" 127 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(132) " "Warning (10230): Verilog HDL assignment warning at vga_controller.v(132): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/vga_controller.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_controller.v(155) " "Warning (10230): Verilog HDL assignment warning at vga_controller.v(155): truncated value with size 32 to match size of target (9)" {  } { { "vga_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/vga_controller.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "clock27 vga_controller.v(181) " "Warning (10646): Verilog HDL Event Control warning at vga_controller.v(181): posedge or negedge of vector \"clock27\" depends solely on its least-significant bit" {  } { { "vga_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/vga_controller.v" 181 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga_controller.v(337) " "Warning (10762): Verilog HDL Case Statement warning at vga_controller.v(337): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/vga_controller.v" 337 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga_controller.v(352) " "Warning (10762): Verilog HDL Case Statement warning at vga_controller.v(352): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/vga_controller.v" 352 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(440) " "Warning (10230): Verilog HDL assignment warning at vga_controller.v(440): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/vga_controller.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(441) " "Warning (10230): Verilog HDL assignment warning at vga_controller.v(441): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/vga_controller.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(442) " "Warning (10230): Verilog HDL assignment warning at vga_controller.v(442): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/vga_controller.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 vga_controller.v(448) " "Warning (10230): Verilog HDL assignment warning at vga_controller.v(448): truncated value with size 4 to match size of target (3)" {  } { { "vga_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/vga_controller.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 vga_controller.v(449) " "Warning (10230): Verilog HDL assignment warning at vga_controller.v(449): truncated value with size 4 to match size of target (3)" {  } { { "vga_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/vga_controller.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 vga_controller.v(450) " "Warning (10230): Verilog HDL assignment warning at vga_controller.v(450): truncated value with size 4 to match size of target (3)" {  } { { "vga_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/vga_controller.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "THE_GREAT_DECIDER THE_GREAT_DECIDER:THE_GREAT_DECIDER1 " "Info: Elaborating entity \"THE_GREAT_DECIDER\" for hierarchy \"THE_GREAT_DECIDER:THE_GREAT_DECIDER1\"" {  } { { "Battleship.v" "THE_GREAT_DECIDER1" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 273 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x the_great_decider.v(68) " "Warning (10036): Verilog HDL or VHDL warning at the_great_decider.v(68): object \"x\" assigned a value but never read" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "col the_great_decider.v(70) " "Warning (10036): Verilog HDL or VHDL warning at the_great_decider.v(70): object \"col\" assigned a value but never read" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "clock27 the_great_decider.v(87) " "Warning (10646): Verilog HDL Event Control warning at the_great_decider.v(87): posedge or negedge of vector \"clock27\" depends solely on its least-significant bit" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 87 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 the_great_decider.v(94) " "Warning (10230): Verilog HDL assignment warning at the_great_decider.v(94): truncated value with size 32 to match size of target (1)" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "the_great_decider.v(95) " "Warning (10199): Verilog HDL Case Statement warning at the_great_decider.v(95): case item expression never matches the case expression" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 95 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "the_great_decider.v(96) " "Warning (10199): Verilog HDL Case Statement warning at the_great_decider.v(96): case item expression never matches the case expression" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 96 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "the_great_decider.v(97) " "Warning (10199): Verilog HDL Case Statement warning at the_great_decider.v(97): case item expression never matches the case expression" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 97 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "the_great_decider.v(98) " "Warning (10199): Verilog HDL Case Statement warning at the_great_decider.v(98): case item expression never matches the case expression" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 98 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "the_great_decider.v(99) " "Warning (10199): Verilog HDL Case Statement warning at the_great_decider.v(99): case item expression never matches the case expression" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 99 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "the_great_decider.v(100) " "Warning (10199): Verilog HDL Case Statement warning at the_great_decider.v(100): case item expression never matches the case expression" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 100 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "the_great_decider.v(101) " "Warning (10199): Verilog HDL Case Statement warning at the_great_decider.v(101): case item expression never matches the case expression" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 101 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "the_great_decider.v(102) " "Warning (10199): Verilog HDL Case Statement warning at the_great_decider.v(102): case item expression never matches the case expression" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 102 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 the_great_decider.v(110) " "Warning (10230): Verilog HDL assignment warning at the_great_decider.v(110): truncated value with size 20 to match size of target (1)" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "the_great_decider.v(111) " "Warning (10199): Verilog HDL Case Statement warning at the_great_decider.v(111): case item expression never matches the case expression" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 111 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "the_great_decider.v(112) " "Warning (10199): Verilog HDL Case Statement warning at the_great_decider.v(112): case item expression never matches the case expression" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 112 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "the_great_decider.v(113) " "Warning (10199): Verilog HDL Case Statement warning at the_great_decider.v(113): case item expression never matches the case expression" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 113 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "the_great_decider.v(114) " "Warning (10199): Verilog HDL Case Statement warning at the_great_decider.v(114): case item expression never matches the case expression" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 114 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "the_great_decider.v(115) " "Warning (10199): Verilog HDL Case Statement warning at the_great_decider.v(115): case item expression never matches the case expression" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 115 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "the_great_decider.v(116) " "Warning (10199): Verilog HDL Case Statement warning at the_great_decider.v(116): case item expression never matches the case expression" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 116 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "the_great_decider.v(117) " "Warning (10199): Verilog HDL Case Statement warning at the_great_decider.v(117): case item expression never matches the case expression" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 117 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "the_great_decider.v(118) " "Warning (10199): Verilog HDL Case Statement warning at the_great_decider.v(118): case item expression never matches the case expression" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 118 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 the_great_decider.v(119) " "Warning (10230): Verilog HDL assignment warning at the_great_decider.v(119): truncated value with size 20 to match size of target (1)" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "clock27 the_great_decider.v(135) " "Warning (10646): Verilog HDL Event Control warning at the_great_decider.v(135): posedge or negedge of vector \"clock27\" depends solely on its least-significant bit" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 135 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "letter " "Warning (12110): Net \"letter\" is missing source, defaulting to GND" {  } { { "Battleship.v" "letter" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "number " "Warning (12110): Net \"number\" is missing source, defaulting to GND" {  } { { "Battleship.v" "number" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "letter " "Warning (12110): Net \"letter\" is missing source, defaulting to GND" {  } { { "Battleship.v" "letter" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "number " "Warning (12110): Net \"number\" is missing source, defaulting to GND" {  } { { "Battleship.v" "number" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "letter " "Warning (12110): Net \"letter\" is missing source, defaulting to GND" {  } { { "Battleship.v" "letter" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "number " "Warning (12110): Net \"number\" is missing source, defaulting to GND" {  } { { "Battleship.v" "number" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "Warning: 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_r\[8\] GND " "Warning (13410): Pin \"led_r\[8\]\" is stuck at GND" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "led_r\[9\] GND " "Warning (13410): Pin \"led_r\[9\]\" is stuck at GND" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "keyDataOut\[8\] GND " "Warning (13410): Pin \"keyDataOut\[8\]\" is stuck at GND" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "numDisplay0\[0\] VCC " "Warning (13410): Pin \"numDisplay0\[0\]\" is stuck at VCC" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "numDisplay0\[1\] VCC " "Warning (13410): Pin \"numDisplay0\[1\]\" is stuck at VCC" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "numDisplay0\[2\] VCC " "Warning (13410): Pin \"numDisplay0\[2\]\" is stuck at VCC" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "numDisplay0\[3\] VCC " "Warning (13410): Pin \"numDisplay0\[3\]\" is stuck at VCC" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "numDisplay0\[4\] VCC " "Warning (13410): Pin \"numDisplay0\[4\]\" is stuck at VCC" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "numDisplay0\[5\] VCC " "Warning (13410): Pin \"numDisplay0\[5\]\" is stuck at VCC" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "numDisplay0\[6\] VCC " "Warning (13410): Pin \"numDisplay0\[6\]\" is stuck at VCC" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "numDisplay1\[0\] VCC " "Warning (13410): Pin \"numDisplay1\[0\]\" is stuck at VCC" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "numDisplay2\[0\] VCC " "Warning (13410): Pin \"numDisplay2\[0\]\" is stuck at VCC" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "numDisplay2\[6\] VCC " "Warning (13410): Pin \"numDisplay2\[6\]\" is stuck at VCC" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "numDisplay3\[5\] VCC " "Warning (13410): Pin \"numDisplay3\[5\]\" is stuck at VCC" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[3\] GND " "Warning (13410): Pin \"vga_red\[3\]\" is stuck at GND" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[4\] GND " "Warning (13410): Pin \"vga_red\[4\]\" is stuck at GND" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[5\] GND " "Warning (13410): Pin \"vga_red\[5\]\" is stuck at GND" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[6\] GND " "Warning (13410): Pin \"vga_red\[6\]\" is stuck at GND" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[7\] GND " "Warning (13410): Pin \"vga_red\[7\]\" is stuck at GND" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[8\] GND " "Warning (13410): Pin \"vga_red\[8\]\" is stuck at GND" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[9\] GND " "Warning (13410): Pin \"vga_red\[9\]\" is stuck at GND" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[3\] GND " "Warning (13410): Pin \"vga_green\[3\]\" is stuck at GND" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[4\] GND " "Warning (13410): Pin \"vga_green\[4\]\" is stuck at GND" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[5\] GND " "Warning (13410): Pin \"vga_green\[5\]\" is stuck at GND" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[6\] GND " "Warning (13410): Pin \"vga_green\[6\]\" is stuck at GND" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[7\] GND " "Warning (13410): Pin \"vga_green\[7\]\" is stuck at GND" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[8\] GND " "Warning (13410): Pin \"vga_green\[8\]\" is stuck at GND" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[9\] GND " "Warning (13410): Pin \"vga_green\[9\]\" is stuck at GND" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[3\] GND " "Warning (13410): Pin \"vga_blue\[3\]\" is stuck at GND" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[4\] GND " "Warning (13410): Pin \"vga_blue\[4\]\" is stuck at GND" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[5\] GND " "Warning (13410): Pin \"vga_blue\[5\]\" is stuck at GND" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[6\] GND " "Warning (13410): Pin \"vga_blue\[6\]\" is stuck at GND" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[7\] GND " "Warning (13410): Pin \"vga_blue\[7\]\" is stuck at GND" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[8\] GND " "Warning (13410): Pin \"vga_blue\[8\]\" is stuck at GND" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[9\] GND " "Warning (13410): Pin \"vga_blue\[9\]\" is stuck at GND" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "letter GND " "Warning (13410): Pin \"letter\" is stuck at GND" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "number GND " "Warning (13410): Pin \"number\" is stuck at GND" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KEY_CONTROLLER:KEY_CONTROLLER1\|count_clock\[11\] " "Info: Register \"KEY_CONTROLLER:KEY_CONTROLLER1\|count_clock\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.map.smsg " "Info: Generated suppressed messages file D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Critical Warning: Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 0 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Warning: Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock24\[1\] " "Warning (15610): No output dependent on input pin \"clock24\[1\]\"" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock27\[1\] " "Warning (15610): No output dependent on input pin \"clock27\[1\]\"" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[1\] " "Warning (15610): No output dependent on input pin \"switch\[1\]\"" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[2\] " "Warning (15610): No output dependent on input pin \"switch\[2\]\"" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[3\] " "Warning (15610): No output dependent on input pin \"switch\[3\]\"" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[4\] " "Warning (15610): No output dependent on input pin \"switch\[4\]\"" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[5\] " "Warning (15610): No output dependent on input pin \"switch\[5\]\"" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[6\] " "Warning (15610): No output dependent on input pin \"switch\[6\]\"" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[7\] " "Warning (15610): No output dependent on input pin \"switch\[7\]\"" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[8\] " "Warning (15610): No output dependent on input pin \"switch\[8\]\"" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[9\] " "Warning (15610): No output dependent on input pin \"switch\[9\]\"" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "483 " "Info: Implemented 483 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Info: Implemented 89 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "377 " "Info: Implemented 377 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 144 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 144 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 21 21:06:35 2015 " "Info: Processing ended: Sat Mar 21 21:06:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
