<stg><name>calculate</name>


<trans_list>

<trans id="755" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.preheader:0  %b_offset_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %b_offset)

]]></Node>
<StgValue><ssdm name="b_offset_read"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader1.preheader:1  %tmp_543 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %b_offset_read, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="7">
<![CDATA[
.preheader1.preheader:2  %zext_ln19 = zext i7 %tmp_543 to i64

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:3  %b_addr = getelementptr [96 x float]* %b, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:4  %or_ln19 = or i7 %tmp_543, 1

]]></Node>
<StgValue><ssdm name="or_ln19"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:5  %tmp_544 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19)

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:6  %b_addr_32 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_544

]]></Node>
<StgValue><ssdm name="b_addr_32"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:97  %a_addr = getelementptr [128 x float]* %a, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:98  %a_load = load float* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:99  %a_addr_32 = getelementptr [128 x float]* %a, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_addr_32"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:100  %a_load_32 = load float* %a_addr_32, align 4

]]></Node>
<StgValue><ssdm name="a_load_32"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:161  %b_load = load float* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:162  %b_load_413 = load float* %b_addr_32, align 4

]]></Node>
<StgValue><ssdm name="b_load_413"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:7  %or_ln19_409 = or i7 %tmp_543, 2

]]></Node>
<StgValue><ssdm name="or_ln19_409"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:8  %tmp_545 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_409)

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:9  %b_addr_33 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_545

]]></Node>
<StgValue><ssdm name="b_addr_33"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:10  %or_ln19_410 = or i7 %tmp_543, 3

]]></Node>
<StgValue><ssdm name="or_ln19_410"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:11  %tmp_546 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_410)

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:12  %b_addr_34 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_546

]]></Node>
<StgValue><ssdm name="b_addr_34"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:98  %a_load = load float* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:100  %a_load_32 = load float* %a_addr_32, align 4

]]></Node>
<StgValue><ssdm name="a_load_32"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:101  %a_addr_33 = getelementptr [128 x float]* %a, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_addr_33"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:102  %a_load_33 = load float* %a_addr_33, align 4

]]></Node>
<StgValue><ssdm name="a_load_33"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:103  %a_addr_34 = getelementptr [128 x float]* %a, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_addr_34"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:104  %a_load_34 = load float* %a_addr_34, align 4

]]></Node>
<StgValue><ssdm name="a_load_34"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:161  %b_load = load float* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:162  %b_load_413 = load float* %b_addr_32, align 4

]]></Node>
<StgValue><ssdm name="b_load_413"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:163  %b_load_414 = load float* %b_addr_33, align 4

]]></Node>
<StgValue><ssdm name="b_load_414"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:164  %b_load_415 = load float* %b_addr_34, align 4

]]></Node>
<StgValue><ssdm name="b_load_415"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:13  %or_ln19_411 = or i7 %tmp_543, 4

]]></Node>
<StgValue><ssdm name="or_ln19_411"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:14  %tmp_547 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_411)

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:15  %b_addr_35 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_547

]]></Node>
<StgValue><ssdm name="b_addr_35"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:16  %or_ln19_412 = or i7 %tmp_543, 5

]]></Node>
<StgValue><ssdm name="or_ln19_412"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:17  %tmp_548 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_412)

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:18  %b_addr_36 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_548

]]></Node>
<StgValue><ssdm name="b_addr_36"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:102  %a_load_33 = load float* %a_addr_33, align 4

]]></Node>
<StgValue><ssdm name="a_load_33"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:104  %a_load_34 = load float* %a_addr_34, align 4

]]></Node>
<StgValue><ssdm name="a_load_34"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:105  %a_addr_35 = getelementptr [128 x float]* %a, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_addr_35"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:106  %a_load_35 = load float* %a_addr_35, align 4

]]></Node>
<StgValue><ssdm name="a_load_35"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:107  %a_addr_36 = getelementptr [128 x float]* %a, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="a_addr_36"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:108  %a_load_36 = load float* %a_addr_36, align 4

]]></Node>
<StgValue><ssdm name="a_load_36"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:163  %b_load_414 = load float* %b_addr_33, align 4

]]></Node>
<StgValue><ssdm name="b_load_414"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:164  %b_load_415 = load float* %b_addr_34, align 4

]]></Node>
<StgValue><ssdm name="b_load_415"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:165  %b_load_416 = load float* %b_addr_35, align 4

]]></Node>
<StgValue><ssdm name="b_load_416"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:166  %b_load_417 = load float* %b_addr_36, align 4

]]></Node>
<StgValue><ssdm name="b_load_417"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:193  %tmp = fmul float %a_load, %b_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:195  %tmp_1 = fmul float %a_load_32, %b_load_413

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:19  %or_ln19_413 = or i7 %tmp_543, 6

]]></Node>
<StgValue><ssdm name="or_ln19_413"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:20  %tmp_549 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_413)

]]></Node>
<StgValue><ssdm name="tmp_549"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:21  %b_addr_37 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_549

]]></Node>
<StgValue><ssdm name="b_addr_37"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:22  %or_ln19_414 = or i7 %tmp_543, 7

]]></Node>
<StgValue><ssdm name="or_ln19_414"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:23  %tmp_550 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_414)

]]></Node>
<StgValue><ssdm name="tmp_550"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:24  %b_addr_38 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_550

]]></Node>
<StgValue><ssdm name="b_addr_38"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:106  %a_load_35 = load float* %a_addr_35, align 4

]]></Node>
<StgValue><ssdm name="a_load_35"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:108  %a_load_36 = load float* %a_addr_36, align 4

]]></Node>
<StgValue><ssdm name="a_load_36"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:109  %a_addr_37 = getelementptr [128 x float]* %a, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="a_addr_37"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:110  %a_load_37 = load float* %a_addr_37, align 4

]]></Node>
<StgValue><ssdm name="a_load_37"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:111  %a_addr_38 = getelementptr [128 x float]* %a, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="a_addr_38"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:112  %a_load_38 = load float* %a_addr_38, align 4

]]></Node>
<StgValue><ssdm name="a_load_38"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:165  %b_load_416 = load float* %b_addr_35, align 4

]]></Node>
<StgValue><ssdm name="b_load_416"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:166  %b_load_417 = load float* %b_addr_36, align 4

]]></Node>
<StgValue><ssdm name="b_load_417"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:167  %b_load_418 = load float* %b_addr_37, align 4

]]></Node>
<StgValue><ssdm name="b_load_418"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:168  %b_load_419 = load float* %b_addr_38, align 4

]]></Node>
<StgValue><ssdm name="b_load_419"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:193  %tmp = fmul float %a_load, %b_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:195  %tmp_1 = fmul float %a_load_32, %b_load_413

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:197  %tmp_2 = fmul float %a_load_33, %b_load_414

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:199  %tmp_3 = fmul float %a_load_34, %b_load_415

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:25  %or_ln19_415 = or i7 %tmp_543, 8

]]></Node>
<StgValue><ssdm name="or_ln19_415"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:26  %tmp_551 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_415)

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:27  %b_addr_39 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_551

]]></Node>
<StgValue><ssdm name="b_addr_39"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:28  %or_ln19_416 = or i7 %tmp_543, 9

]]></Node>
<StgValue><ssdm name="or_ln19_416"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:29  %tmp_552 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_416)

]]></Node>
<StgValue><ssdm name="tmp_552"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:30  %b_addr_40 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_552

]]></Node>
<StgValue><ssdm name="b_addr_40"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:110  %a_load_37 = load float* %a_addr_37, align 4

]]></Node>
<StgValue><ssdm name="a_load_37"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:112  %a_load_38 = load float* %a_addr_38, align 4

]]></Node>
<StgValue><ssdm name="a_load_38"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:113  %a_addr_39 = getelementptr [128 x float]* %a, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="a_addr_39"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:114  %a_load_39 = load float* %a_addr_39, align 4

]]></Node>
<StgValue><ssdm name="a_load_39"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:115  %a_addr_40 = getelementptr [128 x float]* %a, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="a_addr_40"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:116  %a_load_40 = load float* %a_addr_40, align 4

]]></Node>
<StgValue><ssdm name="a_load_40"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:167  %b_load_418 = load float* %b_addr_37, align 4

]]></Node>
<StgValue><ssdm name="b_load_418"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:168  %b_load_419 = load float* %b_addr_38, align 4

]]></Node>
<StgValue><ssdm name="b_load_419"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:169  %b_load_420 = load float* %b_addr_39, align 4

]]></Node>
<StgValue><ssdm name="b_load_420"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:170  %b_load_421 = load float* %b_addr_40, align 4

]]></Node>
<StgValue><ssdm name="b_load_421"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:193  %tmp = fmul float %a_load, %b_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:195  %tmp_1 = fmul float %a_load_32, %b_load_413

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:197  %tmp_2 = fmul float %a_load_33, %b_load_414

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:199  %tmp_3 = fmul float %a_load_34, %b_load_415

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:201  %tmp_4 = fmul float %a_load_35, %b_load_416

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:203  %tmp_5 = fmul float %a_load_36, %b_load_417

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:31  %or_ln19_417 = or i7 %tmp_543, 10

]]></Node>
<StgValue><ssdm name="or_ln19_417"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:32  %tmp_553 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_417)

]]></Node>
<StgValue><ssdm name="tmp_553"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:33  %b_addr_41 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_553

]]></Node>
<StgValue><ssdm name="b_addr_41"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:34  %or_ln19_418 = or i7 %tmp_543, 11

]]></Node>
<StgValue><ssdm name="or_ln19_418"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:35  %tmp_554 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_418)

]]></Node>
<StgValue><ssdm name="tmp_554"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:36  %b_addr_42 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_554

]]></Node>
<StgValue><ssdm name="b_addr_42"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:114  %a_load_39 = load float* %a_addr_39, align 4

]]></Node>
<StgValue><ssdm name="a_load_39"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:116  %a_load_40 = load float* %a_addr_40, align 4

]]></Node>
<StgValue><ssdm name="a_load_40"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:117  %a_addr_41 = getelementptr [128 x float]* %a, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="a_addr_41"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:118  %a_load_41 = load float* %a_addr_41, align 4

]]></Node>
<StgValue><ssdm name="a_load_41"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:119  %a_addr_42 = getelementptr [128 x float]* %a, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="a_addr_42"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:120  %a_load_42 = load float* %a_addr_42, align 4

]]></Node>
<StgValue><ssdm name="a_load_42"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:169  %b_load_420 = load float* %b_addr_39, align 4

]]></Node>
<StgValue><ssdm name="b_load_420"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:170  %b_load_421 = load float* %b_addr_40, align 4

]]></Node>
<StgValue><ssdm name="b_load_421"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:171  %b_load_422 = load float* %b_addr_41, align 4

]]></Node>
<StgValue><ssdm name="b_load_422"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:172  %b_load_423 = load float* %b_addr_42, align 4

]]></Node>
<StgValue><ssdm name="b_load_423"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:194  %product = fadd float %tmp, 0.000000e+00

]]></Node>
<StgValue><ssdm name="product"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:197  %tmp_2 = fmul float %a_load_33, %b_load_414

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:199  %tmp_3 = fmul float %a_load_34, %b_load_415

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:201  %tmp_4 = fmul float %a_load_35, %b_load_416

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:203  %tmp_5 = fmul float %a_load_36, %b_load_417

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:205  %tmp_6 = fmul float %a_load_37, %b_load_418

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:207  %tmp_7 = fmul float %a_load_38, %b_load_419

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:37  %or_ln19_419 = or i7 %tmp_543, 12

]]></Node>
<StgValue><ssdm name="or_ln19_419"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:38  %tmp_555 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_419)

]]></Node>
<StgValue><ssdm name="tmp_555"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:39  %b_addr_43 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_555

]]></Node>
<StgValue><ssdm name="b_addr_43"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:40  %or_ln19_420 = or i7 %tmp_543, 13

]]></Node>
<StgValue><ssdm name="or_ln19_420"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:41  %tmp_556 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_420)

]]></Node>
<StgValue><ssdm name="tmp_556"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:42  %b_addr_44 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_556

]]></Node>
<StgValue><ssdm name="b_addr_44"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:118  %a_load_41 = load float* %a_addr_41, align 4

]]></Node>
<StgValue><ssdm name="a_load_41"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:120  %a_load_42 = load float* %a_addr_42, align 4

]]></Node>
<StgValue><ssdm name="a_load_42"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:121  %a_addr_43 = getelementptr [128 x float]* %a, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="a_addr_43"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:122  %a_load_43 = load float* %a_addr_43, align 4

]]></Node>
<StgValue><ssdm name="a_load_43"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:123  %a_addr_44 = getelementptr [128 x float]* %a, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="a_addr_44"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:124  %a_load_44 = load float* %a_addr_44, align 4

]]></Node>
<StgValue><ssdm name="a_load_44"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:171  %b_load_422 = load float* %b_addr_41, align 4

]]></Node>
<StgValue><ssdm name="b_load_422"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:172  %b_load_423 = load float* %b_addr_42, align 4

]]></Node>
<StgValue><ssdm name="b_load_423"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:173  %b_load_424 = load float* %b_addr_43, align 4

]]></Node>
<StgValue><ssdm name="b_load_424"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:174  %b_load_425 = load float* %b_addr_44, align 4

]]></Node>
<StgValue><ssdm name="b_load_425"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:194  %product = fadd float %tmp, 0.000000e+00

]]></Node>
<StgValue><ssdm name="product"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:201  %tmp_4 = fmul float %a_load_35, %b_load_416

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:203  %tmp_5 = fmul float %a_load_36, %b_load_417

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:205  %tmp_6 = fmul float %a_load_37, %b_load_418

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:207  %tmp_7 = fmul float %a_load_38, %b_load_419

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:209  %tmp_8 = fmul float %a_load_39, %b_load_420

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:211  %tmp_9 = fmul float %a_load_40, %b_load_421

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:43  %or_ln19_421 = or i7 %tmp_543, 14

]]></Node>
<StgValue><ssdm name="or_ln19_421"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:44  %tmp_557 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_421)

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:45  %b_addr_45 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_557

]]></Node>
<StgValue><ssdm name="b_addr_45"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:46  %or_ln19_422 = or i7 %tmp_543, 15

]]></Node>
<StgValue><ssdm name="or_ln19_422"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:47  %tmp_558 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_422)

]]></Node>
<StgValue><ssdm name="tmp_558"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:48  %b_addr_46 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_558

]]></Node>
<StgValue><ssdm name="b_addr_46"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:122  %a_load_43 = load float* %a_addr_43, align 4

]]></Node>
<StgValue><ssdm name="a_load_43"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:124  %a_load_44 = load float* %a_addr_44, align 4

]]></Node>
<StgValue><ssdm name="a_load_44"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:125  %a_addr_45 = getelementptr [128 x float]* %a, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="a_addr_45"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:126  %a_load_45 = load float* %a_addr_45, align 4

]]></Node>
<StgValue><ssdm name="a_load_45"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:127  %a_addr_46 = getelementptr [128 x float]* %a, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="a_addr_46"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:128  %a_load_46 = load float* %a_addr_46, align 4

]]></Node>
<StgValue><ssdm name="a_load_46"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:173  %b_load_424 = load float* %b_addr_43, align 4

]]></Node>
<StgValue><ssdm name="b_load_424"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:174  %b_load_425 = load float* %b_addr_44, align 4

]]></Node>
<StgValue><ssdm name="b_load_425"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:175  %b_load_426 = load float* %b_addr_45, align 4

]]></Node>
<StgValue><ssdm name="b_load_426"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:176  %b_load_427 = load float* %b_addr_46, align 4

]]></Node>
<StgValue><ssdm name="b_load_427"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:194  %product = fadd float %tmp, 0.000000e+00

]]></Node>
<StgValue><ssdm name="product"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:205  %tmp_6 = fmul float %a_load_37, %b_load_418

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:207  %tmp_7 = fmul float %a_load_38, %b_load_419

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:209  %tmp_8 = fmul float %a_load_39, %b_load_420

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:211  %tmp_9 = fmul float %a_load_40, %b_load_421

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:213  %tmp_10 = fmul float %a_load_41, %b_load_422

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:215  %tmp_11 = fmul float %a_load_42, %b_load_423

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="295" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:49  %or_ln19_423 = or i7 %tmp_543, 16

]]></Node>
<StgValue><ssdm name="or_ln19_423"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:50  %tmp_559 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_423)

]]></Node>
<StgValue><ssdm name="tmp_559"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:51  %b_addr_47 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_559

]]></Node>
<StgValue><ssdm name="b_addr_47"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:52  %or_ln19_424 = or i7 %tmp_543, 17

]]></Node>
<StgValue><ssdm name="or_ln19_424"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:53  %tmp_560 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_424)

]]></Node>
<StgValue><ssdm name="tmp_560"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:54  %b_addr_48 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_560

]]></Node>
<StgValue><ssdm name="b_addr_48"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:126  %a_load_45 = load float* %a_addr_45, align 4

]]></Node>
<StgValue><ssdm name="a_load_45"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:128  %a_load_46 = load float* %a_addr_46, align 4

]]></Node>
<StgValue><ssdm name="a_load_46"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:129  %a_addr_47 = getelementptr [128 x float]* %a, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="a_addr_47"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:130  %a_load_47 = load float* %a_addr_47, align 4

]]></Node>
<StgValue><ssdm name="a_load_47"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:131  %a_addr_48 = getelementptr [128 x float]* %a, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="a_addr_48"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:132  %a_load_48 = load float* %a_addr_48, align 4

]]></Node>
<StgValue><ssdm name="a_load_48"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:175  %b_load_426 = load float* %b_addr_45, align 4

]]></Node>
<StgValue><ssdm name="b_load_426"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:176  %b_load_427 = load float* %b_addr_46, align 4

]]></Node>
<StgValue><ssdm name="b_load_427"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:177  %b_load_428 = load float* %b_addr_47, align 4

]]></Node>
<StgValue><ssdm name="b_load_428"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:178  %b_load_429 = load float* %b_addr_48, align 4

]]></Node>
<StgValue><ssdm name="b_load_429"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:194  %product = fadd float %tmp, 0.000000e+00

]]></Node>
<StgValue><ssdm name="product"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:209  %tmp_8 = fmul float %a_load_39, %b_load_420

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:211  %tmp_9 = fmul float %a_load_40, %b_load_421

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:213  %tmp_10 = fmul float %a_load_41, %b_load_422

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:215  %tmp_11 = fmul float %a_load_42, %b_load_423

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:217  %tmp_12 = fmul float %a_load_43, %b_load_424

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:219  %tmp_13 = fmul float %a_load_44, %b_load_425

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:55  %or_ln19_425 = or i7 %tmp_543, 18

]]></Node>
<StgValue><ssdm name="or_ln19_425"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:56  %tmp_561 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_425)

]]></Node>
<StgValue><ssdm name="tmp_561"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:57  %b_addr_49 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_561

]]></Node>
<StgValue><ssdm name="b_addr_49"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:58  %or_ln19_426 = or i7 %tmp_543, 19

]]></Node>
<StgValue><ssdm name="or_ln19_426"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:59  %tmp_562 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_426)

]]></Node>
<StgValue><ssdm name="tmp_562"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:60  %b_addr_50 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_562

]]></Node>
<StgValue><ssdm name="b_addr_50"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:130  %a_load_47 = load float* %a_addr_47, align 4

]]></Node>
<StgValue><ssdm name="a_load_47"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:132  %a_load_48 = load float* %a_addr_48, align 4

]]></Node>
<StgValue><ssdm name="a_load_48"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:133  %a_addr_49 = getelementptr [128 x float]* %a, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="a_addr_49"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:134  %a_load_49 = load float* %a_addr_49, align 4

]]></Node>
<StgValue><ssdm name="a_load_49"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:135  %a_addr_50 = getelementptr [128 x float]* %a, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="a_addr_50"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:136  %a_load_50 = load float* %a_addr_50, align 4

]]></Node>
<StgValue><ssdm name="a_load_50"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:177  %b_load_428 = load float* %b_addr_47, align 4

]]></Node>
<StgValue><ssdm name="b_load_428"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:178  %b_load_429 = load float* %b_addr_48, align 4

]]></Node>
<StgValue><ssdm name="b_load_429"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:179  %b_load_430 = load float* %b_addr_49, align 4

]]></Node>
<StgValue><ssdm name="b_load_430"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:180  %b_load_431 = load float* %b_addr_50, align 4

]]></Node>
<StgValue><ssdm name="b_load_431"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:196  %product_1 = fadd float %product, %tmp_1

]]></Node>
<StgValue><ssdm name="product_1"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:213  %tmp_10 = fmul float %a_load_41, %b_load_422

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:215  %tmp_11 = fmul float %a_load_42, %b_load_423

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:217  %tmp_12 = fmul float %a_load_43, %b_load_424

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:219  %tmp_13 = fmul float %a_load_44, %b_load_425

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:221  %tmp_14 = fmul float %a_load_45, %b_load_426

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:223  %tmp_15 = fmul float %a_load_46, %b_load_427

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="341" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:61  %or_ln19_427 = or i7 %tmp_543, 20

]]></Node>
<StgValue><ssdm name="or_ln19_427"/></StgValue>
</operation>

<operation id="342" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:62  %tmp_563 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_427)

]]></Node>
<StgValue><ssdm name="tmp_563"/></StgValue>
</operation>

<operation id="343" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:63  %b_addr_51 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_563

]]></Node>
<StgValue><ssdm name="b_addr_51"/></StgValue>
</operation>

<operation id="344" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:64  %or_ln19_428 = or i7 %tmp_543, 21

]]></Node>
<StgValue><ssdm name="or_ln19_428"/></StgValue>
</operation>

<operation id="345" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:65  %tmp_564 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_428)

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="346" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:66  %b_addr_52 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_564

]]></Node>
<StgValue><ssdm name="b_addr_52"/></StgValue>
</operation>

<operation id="347" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:134  %a_load_49 = load float* %a_addr_49, align 4

]]></Node>
<StgValue><ssdm name="a_load_49"/></StgValue>
</operation>

<operation id="348" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:136  %a_load_50 = load float* %a_addr_50, align 4

]]></Node>
<StgValue><ssdm name="a_load_50"/></StgValue>
</operation>

<operation id="349" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:137  %a_addr_51 = getelementptr [128 x float]* %a, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="a_addr_51"/></StgValue>
</operation>

<operation id="350" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:138  %a_load_51 = load float* %a_addr_51, align 4

]]></Node>
<StgValue><ssdm name="a_load_51"/></StgValue>
</operation>

<operation id="351" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:139  %a_addr_52 = getelementptr [128 x float]* %a, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="a_addr_52"/></StgValue>
</operation>

<operation id="352" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:140  %a_load_52 = load float* %a_addr_52, align 4

]]></Node>
<StgValue><ssdm name="a_load_52"/></StgValue>
</operation>

<operation id="353" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:179  %b_load_430 = load float* %b_addr_49, align 4

]]></Node>
<StgValue><ssdm name="b_load_430"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:180  %b_load_431 = load float* %b_addr_50, align 4

]]></Node>
<StgValue><ssdm name="b_load_431"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:181  %b_load_432 = load float* %b_addr_51, align 4

]]></Node>
<StgValue><ssdm name="b_load_432"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:182  %b_load_433 = load float* %b_addr_52, align 4

]]></Node>
<StgValue><ssdm name="b_load_433"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:196  %product_1 = fadd float %product, %tmp_1

]]></Node>
<StgValue><ssdm name="product_1"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:217  %tmp_12 = fmul float %a_load_43, %b_load_424

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:219  %tmp_13 = fmul float %a_load_44, %b_load_425

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:221  %tmp_14 = fmul float %a_load_45, %b_load_426

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:223  %tmp_15 = fmul float %a_load_46, %b_load_427

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:225  %tmp_16 = fmul float %a_load_47, %b_load_428

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:227  %tmp_17 = fmul float %a_load_48, %b_load_429

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="364" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:67  %or_ln19_429 = or i7 %tmp_543, 22

]]></Node>
<StgValue><ssdm name="or_ln19_429"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:68  %tmp_565 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_429)

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:69  %b_addr_53 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_565

]]></Node>
<StgValue><ssdm name="b_addr_53"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:70  %or_ln19_430 = or i7 %tmp_543, 23

]]></Node>
<StgValue><ssdm name="or_ln19_430"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:71  %tmp_566 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_430)

]]></Node>
<StgValue><ssdm name="tmp_566"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:72  %b_addr_54 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_566

]]></Node>
<StgValue><ssdm name="b_addr_54"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:138  %a_load_51 = load float* %a_addr_51, align 4

]]></Node>
<StgValue><ssdm name="a_load_51"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:140  %a_load_52 = load float* %a_addr_52, align 4

]]></Node>
<StgValue><ssdm name="a_load_52"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:141  %a_addr_53 = getelementptr [128 x float]* %a, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="a_addr_53"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:142  %a_load_53 = load float* %a_addr_53, align 4

]]></Node>
<StgValue><ssdm name="a_load_53"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:143  %a_addr_54 = getelementptr [128 x float]* %a, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="a_addr_54"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:144  %a_load_54 = load float* %a_addr_54, align 4

]]></Node>
<StgValue><ssdm name="a_load_54"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:181  %b_load_432 = load float* %b_addr_51, align 4

]]></Node>
<StgValue><ssdm name="b_load_432"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:182  %b_load_433 = load float* %b_addr_52, align 4

]]></Node>
<StgValue><ssdm name="b_load_433"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:183  %b_load_434 = load float* %b_addr_53, align 4

]]></Node>
<StgValue><ssdm name="b_load_434"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:184  %b_load_435 = load float* %b_addr_54, align 4

]]></Node>
<StgValue><ssdm name="b_load_435"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:196  %product_1 = fadd float %product, %tmp_1

]]></Node>
<StgValue><ssdm name="product_1"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:221  %tmp_14 = fmul float %a_load_45, %b_load_426

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:223  %tmp_15 = fmul float %a_load_46, %b_load_427

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="383" st_id="12" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:225  %tmp_16 = fmul float %a_load_47, %b_load_428

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="384" st_id="12" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:227  %tmp_17 = fmul float %a_load_48, %b_load_429

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:229  %tmp_18 = fmul float %a_load_49, %b_load_430

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:231  %tmp_19 = fmul float %a_load_50, %b_load_431

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="387" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:73  %or_ln19_431 = or i7 %tmp_543, 24

]]></Node>
<StgValue><ssdm name="or_ln19_431"/></StgValue>
</operation>

<operation id="388" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:74  %tmp_567 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_431)

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>

<operation id="389" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:75  %b_addr_55 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_567

]]></Node>
<StgValue><ssdm name="b_addr_55"/></StgValue>
</operation>

<operation id="390" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:76  %or_ln19_432 = or i7 %tmp_543, 25

]]></Node>
<StgValue><ssdm name="or_ln19_432"/></StgValue>
</operation>

<operation id="391" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:77  %tmp_568 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_432)

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>

<operation id="392" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:78  %b_addr_56 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_568

]]></Node>
<StgValue><ssdm name="b_addr_56"/></StgValue>
</operation>

<operation id="393" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:142  %a_load_53 = load float* %a_addr_53, align 4

]]></Node>
<StgValue><ssdm name="a_load_53"/></StgValue>
</operation>

<operation id="394" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:144  %a_load_54 = load float* %a_addr_54, align 4

]]></Node>
<StgValue><ssdm name="a_load_54"/></StgValue>
</operation>

<operation id="395" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:145  %a_addr_55 = getelementptr [128 x float]* %a, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="a_addr_55"/></StgValue>
</operation>

<operation id="396" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:146  %a_load_55 = load float* %a_addr_55, align 4

]]></Node>
<StgValue><ssdm name="a_load_55"/></StgValue>
</operation>

<operation id="397" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:147  %a_addr_56 = getelementptr [128 x float]* %a, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="a_addr_56"/></StgValue>
</operation>

<operation id="398" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:148  %a_load_56 = load float* %a_addr_56, align 4

]]></Node>
<StgValue><ssdm name="a_load_56"/></StgValue>
</operation>

<operation id="399" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:183  %b_load_434 = load float* %b_addr_53, align 4

]]></Node>
<StgValue><ssdm name="b_load_434"/></StgValue>
</operation>

<operation id="400" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:184  %b_load_435 = load float* %b_addr_54, align 4

]]></Node>
<StgValue><ssdm name="b_load_435"/></StgValue>
</operation>

<operation id="401" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:185  %b_load_436 = load float* %b_addr_55, align 4

]]></Node>
<StgValue><ssdm name="b_load_436"/></StgValue>
</operation>

<operation id="402" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:186  %b_load_437 = load float* %b_addr_56, align 4

]]></Node>
<StgValue><ssdm name="b_load_437"/></StgValue>
</operation>

<operation id="403" st_id="13" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:196  %product_1 = fadd float %product, %tmp_1

]]></Node>
<StgValue><ssdm name="product_1"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:225  %tmp_16 = fmul float %a_load_47, %b_load_428

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:227  %tmp_17 = fmul float %a_load_48, %b_load_429

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:229  %tmp_18 = fmul float %a_load_49, %b_load_430

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:231  %tmp_19 = fmul float %a_load_50, %b_load_431

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:233  %tmp_20 = fmul float %a_load_51, %b_load_432

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:235  %tmp_21 = fmul float %a_load_52, %b_load_433

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="410" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:79  %or_ln19_433 = or i7 %tmp_543, 26

]]></Node>
<StgValue><ssdm name="or_ln19_433"/></StgValue>
</operation>

<operation id="411" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:80  %tmp_569 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_433)

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>

<operation id="412" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:81  %b_addr_57 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_569

]]></Node>
<StgValue><ssdm name="b_addr_57"/></StgValue>
</operation>

<operation id="413" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:82  %or_ln19_434 = or i7 %tmp_543, 27

]]></Node>
<StgValue><ssdm name="or_ln19_434"/></StgValue>
</operation>

<operation id="414" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:83  %tmp_570 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_434)

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="415" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:84  %b_addr_58 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_570

]]></Node>
<StgValue><ssdm name="b_addr_58"/></StgValue>
</operation>

<operation id="416" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:146  %a_load_55 = load float* %a_addr_55, align 4

]]></Node>
<StgValue><ssdm name="a_load_55"/></StgValue>
</operation>

<operation id="417" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:148  %a_load_56 = load float* %a_addr_56, align 4

]]></Node>
<StgValue><ssdm name="a_load_56"/></StgValue>
</operation>

<operation id="418" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:149  %a_addr_57 = getelementptr [128 x float]* %a, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="a_addr_57"/></StgValue>
</operation>

<operation id="419" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:150  %a_load_57 = load float* %a_addr_57, align 4

]]></Node>
<StgValue><ssdm name="a_load_57"/></StgValue>
</operation>

<operation id="420" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:151  %a_addr_58 = getelementptr [128 x float]* %a, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="a_addr_58"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:152  %a_load_58 = load float* %a_addr_58, align 4

]]></Node>
<StgValue><ssdm name="a_load_58"/></StgValue>
</operation>

<operation id="422" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:185  %b_load_436 = load float* %b_addr_55, align 4

]]></Node>
<StgValue><ssdm name="b_load_436"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:186  %b_load_437 = load float* %b_addr_56, align 4

]]></Node>
<StgValue><ssdm name="b_load_437"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:187  %b_load_438 = load float* %b_addr_57, align 4

]]></Node>
<StgValue><ssdm name="b_load_438"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:188  %b_load_439 = load float* %b_addr_58, align 4

]]></Node>
<StgValue><ssdm name="b_load_439"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:198  %product_2 = fadd float %product_1, %tmp_2

]]></Node>
<StgValue><ssdm name="product_2"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:229  %tmp_18 = fmul float %a_load_49, %b_load_430

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:231  %tmp_19 = fmul float %a_load_50, %b_load_431

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:233  %tmp_20 = fmul float %a_load_51, %b_load_432

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:235  %tmp_21 = fmul float %a_load_52, %b_load_433

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="431" st_id="14" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:237  %tmp_22 = fmul float %a_load_53, %b_load_434

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="432" st_id="14" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:239  %tmp_23 = fmul float %a_load_54, %b_load_435

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="433" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:85  %or_ln19_435 = or i7 %tmp_543, 28

]]></Node>
<StgValue><ssdm name="or_ln19_435"/></StgValue>
</operation>

<operation id="434" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:86  %tmp_571 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_435)

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="435" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:87  %b_addr_59 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_571

]]></Node>
<StgValue><ssdm name="b_addr_59"/></StgValue>
</operation>

<operation id="436" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:88  %or_ln19_436 = or i7 %tmp_543, 29

]]></Node>
<StgValue><ssdm name="or_ln19_436"/></StgValue>
</operation>

<operation id="437" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:89  %tmp_572 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_436)

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="438" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:90  %b_addr_60 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_572

]]></Node>
<StgValue><ssdm name="b_addr_60"/></StgValue>
</operation>

<operation id="439" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:150  %a_load_57 = load float* %a_addr_57, align 4

]]></Node>
<StgValue><ssdm name="a_load_57"/></StgValue>
</operation>

<operation id="440" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:152  %a_load_58 = load float* %a_addr_58, align 4

]]></Node>
<StgValue><ssdm name="a_load_58"/></StgValue>
</operation>

<operation id="441" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:153  %a_addr_59 = getelementptr [128 x float]* %a, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="a_addr_59"/></StgValue>
</operation>

<operation id="442" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:154  %a_load_59 = load float* %a_addr_59, align 4

]]></Node>
<StgValue><ssdm name="a_load_59"/></StgValue>
</operation>

<operation id="443" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:155  %a_addr_60 = getelementptr [128 x float]* %a, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="a_addr_60"/></StgValue>
</operation>

<operation id="444" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:156  %a_load_60 = load float* %a_addr_60, align 4

]]></Node>
<StgValue><ssdm name="a_load_60"/></StgValue>
</operation>

<operation id="445" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:187  %b_load_438 = load float* %b_addr_57, align 4

]]></Node>
<StgValue><ssdm name="b_load_438"/></StgValue>
</operation>

<operation id="446" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:188  %b_load_439 = load float* %b_addr_58, align 4

]]></Node>
<StgValue><ssdm name="b_load_439"/></StgValue>
</operation>

<operation id="447" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:189  %b_load_440 = load float* %b_addr_59, align 4

]]></Node>
<StgValue><ssdm name="b_load_440"/></StgValue>
</operation>

<operation id="448" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:190  %b_load_441 = load float* %b_addr_60, align 4

]]></Node>
<StgValue><ssdm name="b_load_441"/></StgValue>
</operation>

<operation id="449" st_id="15" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:198  %product_2 = fadd float %product_1, %tmp_2

]]></Node>
<StgValue><ssdm name="product_2"/></StgValue>
</operation>

<operation id="450" st_id="15" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:233  %tmp_20 = fmul float %a_load_51, %b_load_432

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="451" st_id="15" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:235  %tmp_21 = fmul float %a_load_52, %b_load_433

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="452" st_id="15" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:237  %tmp_22 = fmul float %a_load_53, %b_load_434

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="453" st_id="15" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:239  %tmp_23 = fmul float %a_load_54, %b_load_435

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="454" st_id="15" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:241  %tmp_24 = fmul float %a_load_55, %b_load_436

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="455" st_id="15" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:243  %tmp_25 = fmul float %a_load_56, %b_load_437

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="456" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:91  %or_ln19_437 = or i7 %tmp_543, 30

]]></Node>
<StgValue><ssdm name="or_ln19_437"/></StgValue>
</operation>

<operation id="457" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:92  %tmp_573 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_437)

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="458" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:93  %b_addr_61 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_573

]]></Node>
<StgValue><ssdm name="b_addr_61"/></StgValue>
</operation>

<operation id="459" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:94  %or_ln19_438 = or i7 %tmp_543, 31

]]></Node>
<StgValue><ssdm name="or_ln19_438"/></StgValue>
</operation>

<operation id="460" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader1.preheader:95  %tmp_574 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln19_438)

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="461" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:96  %b_addr_62 = getelementptr [96 x float]* %b, i64 0, i64 %tmp_574

]]></Node>
<StgValue><ssdm name="b_addr_62"/></StgValue>
</operation>

<operation id="462" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:154  %a_load_59 = load float* %a_addr_59, align 4

]]></Node>
<StgValue><ssdm name="a_load_59"/></StgValue>
</operation>

<operation id="463" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:156  %a_load_60 = load float* %a_addr_60, align 4

]]></Node>
<StgValue><ssdm name="a_load_60"/></StgValue>
</operation>

<operation id="464" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:157  %a_addr_61 = getelementptr [128 x float]* %a, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="a_addr_61"/></StgValue>
</operation>

<operation id="465" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:158  %a_load_61 = load float* %a_addr_61, align 4

]]></Node>
<StgValue><ssdm name="a_load_61"/></StgValue>
</operation>

<operation id="466" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:159  %a_addr_62 = getelementptr [128 x float]* %a, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="a_addr_62"/></StgValue>
</operation>

<operation id="467" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:160  %a_load_62 = load float* %a_addr_62, align 4

]]></Node>
<StgValue><ssdm name="a_load_62"/></StgValue>
</operation>

<operation id="468" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:189  %b_load_440 = load float* %b_addr_59, align 4

]]></Node>
<StgValue><ssdm name="b_load_440"/></StgValue>
</operation>

<operation id="469" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:190  %b_load_441 = load float* %b_addr_60, align 4

]]></Node>
<StgValue><ssdm name="b_load_441"/></StgValue>
</operation>

<operation id="470" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:191  %b_load_442 = load float* %b_addr_61, align 4

]]></Node>
<StgValue><ssdm name="b_load_442"/></StgValue>
</operation>

<operation id="471" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:192  %b_load_443 = load float* %b_addr_62, align 4

]]></Node>
<StgValue><ssdm name="b_load_443"/></StgValue>
</operation>

<operation id="472" st_id="16" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:198  %product_2 = fadd float %product_1, %tmp_2

]]></Node>
<StgValue><ssdm name="product_2"/></StgValue>
</operation>

<operation id="473" st_id="16" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:237  %tmp_22 = fmul float %a_load_53, %b_load_434

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="474" st_id="16" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:239  %tmp_23 = fmul float %a_load_54, %b_load_435

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="475" st_id="16" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:241  %tmp_24 = fmul float %a_load_55, %b_load_436

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="476" st_id="16" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:243  %tmp_25 = fmul float %a_load_56, %b_load_437

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="477" st_id="16" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:245  %tmp_26 = fmul float %a_load_57, %b_load_438

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="478" st_id="16" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:247  %tmp_27 = fmul float %a_load_58, %b_load_439

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="479" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:158  %a_load_61 = load float* %a_addr_61, align 4

]]></Node>
<StgValue><ssdm name="a_load_61"/></StgValue>
</operation>

<operation id="480" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:160  %a_load_62 = load float* %a_addr_62, align 4

]]></Node>
<StgValue><ssdm name="a_load_62"/></StgValue>
</operation>

<operation id="481" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:191  %b_load_442 = load float* %b_addr_61, align 4

]]></Node>
<StgValue><ssdm name="b_load_442"/></StgValue>
</operation>

<operation id="482" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="7">
<![CDATA[
.preheader1.preheader:192  %b_load_443 = load float* %b_addr_62, align 4

]]></Node>
<StgValue><ssdm name="b_load_443"/></StgValue>
</operation>

<operation id="483" st_id="17" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:198  %product_2 = fadd float %product_1, %tmp_2

]]></Node>
<StgValue><ssdm name="product_2"/></StgValue>
</operation>

<operation id="484" st_id="17" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:241  %tmp_24 = fmul float %a_load_55, %b_load_436

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="485" st_id="17" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:243  %tmp_25 = fmul float %a_load_56, %b_load_437

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="486" st_id="17" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:245  %tmp_26 = fmul float %a_load_57, %b_load_438

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="487" st_id="17" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:247  %tmp_27 = fmul float %a_load_58, %b_load_439

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="488" st_id="17" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:249  %tmp_28 = fmul float %a_load_59, %b_load_440

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="489" st_id="17" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:251  %tmp_29 = fmul float %a_load_60, %b_load_441

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="490" st_id="18" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:200  %product_3 = fadd float %product_2, %tmp_3

]]></Node>
<StgValue><ssdm name="product_3"/></StgValue>
</operation>

<operation id="491" st_id="18" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:245  %tmp_26 = fmul float %a_load_57, %b_load_438

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="492" st_id="18" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:247  %tmp_27 = fmul float %a_load_58, %b_load_439

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="493" st_id="18" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:249  %tmp_28 = fmul float %a_load_59, %b_load_440

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="494" st_id="18" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:251  %tmp_29 = fmul float %a_load_60, %b_load_441

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="495" st_id="18" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:253  %tmp_30 = fmul float %a_load_61, %b_load_442

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="496" st_id="18" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:255  %tmp_s = fmul float %a_load_62, %b_load_443

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="497" st_id="19" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:200  %product_3 = fadd float %product_2, %tmp_3

]]></Node>
<StgValue><ssdm name="product_3"/></StgValue>
</operation>

<operation id="498" st_id="19" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:249  %tmp_28 = fmul float %a_load_59, %b_load_440

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="499" st_id="19" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:251  %tmp_29 = fmul float %a_load_60, %b_load_441

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="500" st_id="19" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:253  %tmp_30 = fmul float %a_load_61, %b_load_442

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="501" st_id="19" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:255  %tmp_s = fmul float %a_load_62, %b_load_443

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="502" st_id="20" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:200  %product_3 = fadd float %product_2, %tmp_3

]]></Node>
<StgValue><ssdm name="product_3"/></StgValue>
</operation>

<operation id="503" st_id="20" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:253  %tmp_30 = fmul float %a_load_61, %b_load_442

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="504" st_id="20" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:255  %tmp_s = fmul float %a_load_62, %b_load_443

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="505" st_id="21" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:200  %product_3 = fadd float %product_2, %tmp_3

]]></Node>
<StgValue><ssdm name="product_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="506" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:202  %product_4 = fadd float %product_3, %tmp_4

]]></Node>
<StgValue><ssdm name="product_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="507" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:202  %product_4 = fadd float %product_3, %tmp_4

]]></Node>
<StgValue><ssdm name="product_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="508" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:202  %product_4 = fadd float %product_3, %tmp_4

]]></Node>
<StgValue><ssdm name="product_4"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="509" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:202  %product_4 = fadd float %product_3, %tmp_4

]]></Node>
<StgValue><ssdm name="product_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="510" st_id="26" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:204  %product_5 = fadd float %product_4, %tmp_5

]]></Node>
<StgValue><ssdm name="product_5"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="511" st_id="27" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:204  %product_5 = fadd float %product_4, %tmp_5

]]></Node>
<StgValue><ssdm name="product_5"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="512" st_id="28" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:204  %product_5 = fadd float %product_4, %tmp_5

]]></Node>
<StgValue><ssdm name="product_5"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="513" st_id="29" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:204  %product_5 = fadd float %product_4, %tmp_5

]]></Node>
<StgValue><ssdm name="product_5"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="514" st_id="30" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:206  %product_6 = fadd float %product_5, %tmp_6

]]></Node>
<StgValue><ssdm name="product_6"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="515" st_id="31" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:206  %product_6 = fadd float %product_5, %tmp_6

]]></Node>
<StgValue><ssdm name="product_6"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="516" st_id="32" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:206  %product_6 = fadd float %product_5, %tmp_6

]]></Node>
<StgValue><ssdm name="product_6"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="517" st_id="33" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:206  %product_6 = fadd float %product_5, %tmp_6

]]></Node>
<StgValue><ssdm name="product_6"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="518" st_id="34" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:208  %product_7 = fadd float %product_6, %tmp_7

]]></Node>
<StgValue><ssdm name="product_7"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="519" st_id="35" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:208  %product_7 = fadd float %product_6, %tmp_7

]]></Node>
<StgValue><ssdm name="product_7"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="520" st_id="36" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:208  %product_7 = fadd float %product_6, %tmp_7

]]></Node>
<StgValue><ssdm name="product_7"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="521" st_id="37" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:208  %product_7 = fadd float %product_6, %tmp_7

]]></Node>
<StgValue><ssdm name="product_7"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">
</state>

<state id="39" st_id="39">

<operation id="522" st_id="39" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:210  %product_8 = fadd float %product_7, %tmp_8

]]></Node>
<StgValue><ssdm name="product_8"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="523" st_id="40" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:210  %product_8 = fadd float %product_7, %tmp_8

]]></Node>
<StgValue><ssdm name="product_8"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="524" st_id="41" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:210  %product_8 = fadd float %product_7, %tmp_8

]]></Node>
<StgValue><ssdm name="product_8"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="525" st_id="42" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:210  %product_8 = fadd float %product_7, %tmp_8

]]></Node>
<StgValue><ssdm name="product_8"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="526" st_id="43" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:212  %product_9 = fadd float %product_8, %tmp_9

]]></Node>
<StgValue><ssdm name="product_9"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="527" st_id="44" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:212  %product_9 = fadd float %product_8, %tmp_9

]]></Node>
<StgValue><ssdm name="product_9"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="528" st_id="45" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:212  %product_9 = fadd float %product_8, %tmp_9

]]></Node>
<StgValue><ssdm name="product_9"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="529" st_id="46" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:212  %product_9 = fadd float %product_8, %tmp_9

]]></Node>
<StgValue><ssdm name="product_9"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="530" st_id="47" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:214  %product_10 = fadd float %product_9, %tmp_10

]]></Node>
<StgValue><ssdm name="product_10"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="531" st_id="48" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:214  %product_10 = fadd float %product_9, %tmp_10

]]></Node>
<StgValue><ssdm name="product_10"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="532" st_id="49" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:214  %product_10 = fadd float %product_9, %tmp_10

]]></Node>
<StgValue><ssdm name="product_10"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="533" st_id="50" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:214  %product_10 = fadd float %product_9, %tmp_10

]]></Node>
<StgValue><ssdm name="product_10"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="534" st_id="51" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:216  %product_11 = fadd float %product_10, %tmp_11

]]></Node>
<StgValue><ssdm name="product_11"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="535" st_id="52" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:216  %product_11 = fadd float %product_10, %tmp_11

]]></Node>
<StgValue><ssdm name="product_11"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="536" st_id="53" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:216  %product_11 = fadd float %product_10, %tmp_11

]]></Node>
<StgValue><ssdm name="product_11"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="537" st_id="54" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:216  %product_11 = fadd float %product_10, %tmp_11

]]></Node>
<StgValue><ssdm name="product_11"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="538" st_id="55" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:218  %product_12 = fadd float %product_11, %tmp_12

]]></Node>
<StgValue><ssdm name="product_12"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="539" st_id="56" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:218  %product_12 = fadd float %product_11, %tmp_12

]]></Node>
<StgValue><ssdm name="product_12"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="540" st_id="57" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:218  %product_12 = fadd float %product_11, %tmp_12

]]></Node>
<StgValue><ssdm name="product_12"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="541" st_id="58" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:218  %product_12 = fadd float %product_11, %tmp_12

]]></Node>
<StgValue><ssdm name="product_12"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="542" st_id="59" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:220  %product_13 = fadd float %product_12, %tmp_13

]]></Node>
<StgValue><ssdm name="product_13"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="543" st_id="60" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:220  %product_13 = fadd float %product_12, %tmp_13

]]></Node>
<StgValue><ssdm name="product_13"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="544" st_id="61" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:220  %product_13 = fadd float %product_12, %tmp_13

]]></Node>
<StgValue><ssdm name="product_13"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="545" st_id="62" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:220  %product_13 = fadd float %product_12, %tmp_13

]]></Node>
<StgValue><ssdm name="product_13"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="546" st_id="63" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:222  %product_14 = fadd float %product_13, %tmp_14

]]></Node>
<StgValue><ssdm name="product_14"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="547" st_id="64" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:222  %product_14 = fadd float %product_13, %tmp_14

]]></Node>
<StgValue><ssdm name="product_14"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="548" st_id="65" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:222  %product_14 = fadd float %product_13, %tmp_14

]]></Node>
<StgValue><ssdm name="product_14"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="549" st_id="66" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:222  %product_14 = fadd float %product_13, %tmp_14

]]></Node>
<StgValue><ssdm name="product_14"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="550" st_id="67" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:224  %product_15 = fadd float %product_14, %tmp_15

]]></Node>
<StgValue><ssdm name="product_15"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="551" st_id="68" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:224  %product_15 = fadd float %product_14, %tmp_15

]]></Node>
<StgValue><ssdm name="product_15"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="552" st_id="69" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:224  %product_15 = fadd float %product_14, %tmp_15

]]></Node>
<StgValue><ssdm name="product_15"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="553" st_id="70" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:224  %product_15 = fadd float %product_14, %tmp_15

]]></Node>
<StgValue><ssdm name="product_15"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">
</state>

<state id="72" st_id="72">

<operation id="554" st_id="72" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:226  %product_16 = fadd float %product_15, %tmp_16

]]></Node>
<StgValue><ssdm name="product_16"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="555" st_id="73" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:226  %product_16 = fadd float %product_15, %tmp_16

]]></Node>
<StgValue><ssdm name="product_16"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="556" st_id="74" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:226  %product_16 = fadd float %product_15, %tmp_16

]]></Node>
<StgValue><ssdm name="product_16"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="557" st_id="75" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:226  %product_16 = fadd float %product_15, %tmp_16

]]></Node>
<StgValue><ssdm name="product_16"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="558" st_id="76" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:228  %product_17 = fadd float %product_16, %tmp_17

]]></Node>
<StgValue><ssdm name="product_17"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="559" st_id="77" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:228  %product_17 = fadd float %product_16, %tmp_17

]]></Node>
<StgValue><ssdm name="product_17"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="560" st_id="78" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:228  %product_17 = fadd float %product_16, %tmp_17

]]></Node>
<StgValue><ssdm name="product_17"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="561" st_id="79" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:228  %product_17 = fadd float %product_16, %tmp_17

]]></Node>
<StgValue><ssdm name="product_17"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="562" st_id="80" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:230  %product_18 = fadd float %product_17, %tmp_18

]]></Node>
<StgValue><ssdm name="product_18"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="563" st_id="81" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:230  %product_18 = fadd float %product_17, %tmp_18

]]></Node>
<StgValue><ssdm name="product_18"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="564" st_id="82" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:230  %product_18 = fadd float %product_17, %tmp_18

]]></Node>
<StgValue><ssdm name="product_18"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="565" st_id="83" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:230  %product_18 = fadd float %product_17, %tmp_18

]]></Node>
<StgValue><ssdm name="product_18"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="566" st_id="84" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:232  %product_19 = fadd float %product_18, %tmp_19

]]></Node>
<StgValue><ssdm name="product_19"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="567" st_id="85" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:232  %product_19 = fadd float %product_18, %tmp_19

]]></Node>
<StgValue><ssdm name="product_19"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="568" st_id="86" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:232  %product_19 = fadd float %product_18, %tmp_19

]]></Node>
<StgValue><ssdm name="product_19"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="569" st_id="87" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:232  %product_19 = fadd float %product_18, %tmp_19

]]></Node>
<StgValue><ssdm name="product_19"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="570" st_id="88" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:234  %product_20 = fadd float %product_19, %tmp_20

]]></Node>
<StgValue><ssdm name="product_20"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="571" st_id="89" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:234  %product_20 = fadd float %product_19, %tmp_20

]]></Node>
<StgValue><ssdm name="product_20"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="572" st_id="90" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:234  %product_20 = fadd float %product_19, %tmp_20

]]></Node>
<StgValue><ssdm name="product_20"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="573" st_id="91" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:234  %product_20 = fadd float %product_19, %tmp_20

]]></Node>
<StgValue><ssdm name="product_20"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="574" st_id="92" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:236  %product_21 = fadd float %product_20, %tmp_21

]]></Node>
<StgValue><ssdm name="product_21"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="575" st_id="93" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:236  %product_21 = fadd float %product_20, %tmp_21

]]></Node>
<StgValue><ssdm name="product_21"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="576" st_id="94" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:236  %product_21 = fadd float %product_20, %tmp_21

]]></Node>
<StgValue><ssdm name="product_21"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="577" st_id="95" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:236  %product_21 = fadd float %product_20, %tmp_21

]]></Node>
<StgValue><ssdm name="product_21"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="578" st_id="96" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:238  %product_22 = fadd float %product_21, %tmp_22

]]></Node>
<StgValue><ssdm name="product_22"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="579" st_id="97" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:238  %product_22 = fadd float %product_21, %tmp_22

]]></Node>
<StgValue><ssdm name="product_22"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="580" st_id="98" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:238  %product_22 = fadd float %product_21, %tmp_22

]]></Node>
<StgValue><ssdm name="product_22"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="581" st_id="99" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:238  %product_22 = fadd float %product_21, %tmp_22

]]></Node>
<StgValue><ssdm name="product_22"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="582" st_id="100" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:240  %product_23 = fadd float %product_22, %tmp_23

]]></Node>
<StgValue><ssdm name="product_23"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="583" st_id="101" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:240  %product_23 = fadd float %product_22, %tmp_23

]]></Node>
<StgValue><ssdm name="product_23"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="584" st_id="102" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:240  %product_23 = fadd float %product_22, %tmp_23

]]></Node>
<StgValue><ssdm name="product_23"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="585" st_id="103" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:240  %product_23 = fadd float %product_22, %tmp_23

]]></Node>
<StgValue><ssdm name="product_23"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">
</state>

<state id="105" st_id="105">

<operation id="586" st_id="105" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:242  %product_24 = fadd float %product_23, %tmp_24

]]></Node>
<StgValue><ssdm name="product_24"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="587" st_id="106" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:242  %product_24 = fadd float %product_23, %tmp_24

]]></Node>
<StgValue><ssdm name="product_24"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="588" st_id="107" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:242  %product_24 = fadd float %product_23, %tmp_24

]]></Node>
<StgValue><ssdm name="product_24"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="589" st_id="108" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:242  %product_24 = fadd float %product_23, %tmp_24

]]></Node>
<StgValue><ssdm name="product_24"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="590" st_id="109" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:244  %product_25 = fadd float %product_24, %tmp_25

]]></Node>
<StgValue><ssdm name="product_25"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="591" st_id="110" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:244  %product_25 = fadd float %product_24, %tmp_25

]]></Node>
<StgValue><ssdm name="product_25"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="592" st_id="111" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:244  %product_25 = fadd float %product_24, %tmp_25

]]></Node>
<StgValue><ssdm name="product_25"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="593" st_id="112" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:244  %product_25 = fadd float %product_24, %tmp_25

]]></Node>
<StgValue><ssdm name="product_25"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="594" st_id="113" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:246  %product_26 = fadd float %product_25, %tmp_26

]]></Node>
<StgValue><ssdm name="product_26"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="595" st_id="114" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:246  %product_26 = fadd float %product_25, %tmp_26

]]></Node>
<StgValue><ssdm name="product_26"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="596" st_id="115" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:246  %product_26 = fadd float %product_25, %tmp_26

]]></Node>
<StgValue><ssdm name="product_26"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="597" st_id="116" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:246  %product_26 = fadd float %product_25, %tmp_26

]]></Node>
<StgValue><ssdm name="product_26"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="598" st_id="117" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:248  %product_27 = fadd float %product_26, %tmp_27

]]></Node>
<StgValue><ssdm name="product_27"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="599" st_id="118" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:248  %product_27 = fadd float %product_26, %tmp_27

]]></Node>
<StgValue><ssdm name="product_27"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="600" st_id="119" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:248  %product_27 = fadd float %product_26, %tmp_27

]]></Node>
<StgValue><ssdm name="product_27"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="601" st_id="120" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:248  %product_27 = fadd float %product_26, %tmp_27

]]></Node>
<StgValue><ssdm name="product_27"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="602" st_id="121" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:250  %product_28 = fadd float %product_27, %tmp_28

]]></Node>
<StgValue><ssdm name="product_28"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="603" st_id="122" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:250  %product_28 = fadd float %product_27, %tmp_28

]]></Node>
<StgValue><ssdm name="product_28"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="604" st_id="123" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:250  %product_28 = fadd float %product_27, %tmp_28

]]></Node>
<StgValue><ssdm name="product_28"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="605" st_id="124" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:250  %product_28 = fadd float %product_27, %tmp_28

]]></Node>
<StgValue><ssdm name="product_28"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="606" st_id="125" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:252  %product_29 = fadd float %product_28, %tmp_29

]]></Node>
<StgValue><ssdm name="product_29"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="607" st_id="126" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:252  %product_29 = fadd float %product_28, %tmp_29

]]></Node>
<StgValue><ssdm name="product_29"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="608" st_id="127" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:252  %product_29 = fadd float %product_28, %tmp_29

]]></Node>
<StgValue><ssdm name="product_29"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="609" st_id="128" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:252  %product_29 = fadd float %product_28, %tmp_29

]]></Node>
<StgValue><ssdm name="product_29"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="610" st_id="129" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:254  %product_30 = fadd float %product_29, %tmp_30

]]></Node>
<StgValue><ssdm name="product_30"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="611" st_id="130" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:254  %product_30 = fadd float %product_29, %tmp_30

]]></Node>
<StgValue><ssdm name="product_30"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="612" st_id="131" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:254  %product_30 = fadd float %product_29, %tmp_30

]]></Node>
<StgValue><ssdm name="product_30"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="613" st_id="132" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:254  %product_30 = fadd float %product_29, %tmp_30

]]></Node>
<StgValue><ssdm name="product_30"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="614" st_id="133" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:256  %product_s = fadd float %product_30, %tmp_s

]]></Node>
<StgValue><ssdm name="product_s"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="615" st_id="134" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:256  %product_s = fadd float %product_30, %tmp_s

]]></Node>
<StgValue><ssdm name="product_s"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="616" st_id="135" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:256  %product_s = fadd float %product_30, %tmp_s

]]></Node>
<StgValue><ssdm name="product_s"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="617" st_id="136" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:256  %product_s = fadd float %product_30, %tmp_s

]]></Node>
<StgValue><ssdm name="product_s"/></StgValue>
</operation>

<operation id="618" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="32">
<![CDATA[
.preheader1.preheader:257  ret float %product_s

]]></Node>
<StgValue><ssdm name="ret_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
