vhdl work "D:\Elektronika\FPGA\projekty\xilinx\counter\up_counter.vhd"
