$date
	Fri May 26 16:00:56 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_tb $end
$var wire 8 ! count [7:0] $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 8 $ load [7:0] $end
$var reg 1 % reset $end
$var reg 1 & up $end
$scope module c1 $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 8 ' load [7:0] $end
$var wire 1 % reset $end
$var wire 1 & up_down $end
$var reg 8 ( count [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
1&
0%
bx $
1#
0"
bx !
$end
#3000
1"
#5000
b101 $
b101 '
#6000
0"
#9000
b101 !
b101 (
1"
#12000
0"
#15000
1"
0#
#18000
0"
#21000
1"
#24000
0"
#27000
1"
#30000
0"
b11111 $
b11111 '
#33000
1"
#36000
0"
#39000
1"
#42000
0"
#45000
1"
#48000
0"
#50000
1#
#51000
b11111 !
b11111 (
1"
#54000
0"
#57000
1"
#60000
0"
#63000
1"
#66000
0"
#69000
1"
#72000
0"
#75000
b1111 !
b1111 (
1"
b1111 $
b1111 '
#78000
0"
#81000
1"
#84000
0"
#87000
1"
#90000
0"
#93000
1"
#96000
0"
#99000
1"
#102000
0"
#105000
1"
0&
#108000
0"
#111000
1"
#114000
0"
#117000
1"
#120000
0"
#123000
1"
#126000
0"
#129000
1"
#132000
0"
#135000
1"
#138000
0"
#140000
1%
#141000
b1111 !
b1111 (
1"
#144000
0"
#147000
b1111 !
b1111 (
1"
#150000
0"
#190000
