
Basic_Frame_TypeC_2023.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015d78  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f60  08015f08  08015f08  00025f08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016e68  08016e68  00030478  2**0
                  CONTENTS
  4 .ARM          00000008  08016e68  08016e68  00026e68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016e70  08016e70  00030478  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016e70  08016e70  00026e70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08016e74  08016e74  00026e74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000478  20000000  08016e78  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030478  2**0
                  CONTENTS
 10 .bss          0000d930  20000478  20000478  00030478  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  2000dda8  2000dda8  00030478  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030478  2**0
                  CONTENTS, READONLY
 13 .debug_info   00059e3a  00000000  00000000  000304a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000970d  00000000  00000000  0008a2e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002520  00000000  00000000  000939f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002168  00000000  00000000  00095f10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002e973  00000000  00000000  00098078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003828e  00000000  00000000  000c69eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e5a5e  00000000  00000000  000fec79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000c1  00000000  00000000  001e46d7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000a5b8  00000000  00000000  001e4798  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    0000018a  00000000  00000000  001eed50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000478 	.word	0x20000478
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08015ef0 	.word	0x08015ef0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000047c 	.word	0x2000047c
 80001cc:	08015ef0 	.word	0x08015ef0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96e 	b.w	8000f3c <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468c      	mov	ip, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	f040 8083 	bne.w	8000d8e <__udivmoddi4+0x116>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d947      	bls.n	8000d1e <__udivmoddi4+0xa6>
 8000c8e:	fab2 f282 	clz	r2, r2
 8000c92:	b142      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	f1c2 0020 	rsb	r0, r2, #32
 8000c98:	fa24 f000 	lsr.w	r0, r4, r0
 8000c9c:	4091      	lsls	r1, r2
 8000c9e:	4097      	lsls	r7, r2
 8000ca0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbbc f6f8 	udiv	r6, ip, r8
 8000cb0:	fa1f fe87 	uxth.w	lr, r7
 8000cb4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cb8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18fb      	adds	r3, r7, r3
 8000cc6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cca:	f080 8119 	bcs.w	8000f00 <__udivmoddi4+0x288>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8116 	bls.w	8000f00 <__udivmoddi4+0x288>
 8000cd4:	3e02      	subs	r6, #2
 8000cd6:	443b      	add	r3, r7
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cec:	45a6      	cmp	lr, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	193c      	adds	r4, r7, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8105 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cfa:	45a6      	cmp	lr, r4
 8000cfc:	f240 8102 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000d00:	3802      	subs	r0, #2
 8000d02:	443c      	add	r4, r7
 8000d04:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d08:	eba4 040e 	sub.w	r4, r4, lr
 8000d0c:	2600      	movs	r6, #0
 8000d0e:	b11d      	cbz	r5, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c5 4300 	strd	r4, r3, [r5]
 8000d18:	4631      	mov	r1, r6
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	b902      	cbnz	r2, 8000d22 <__udivmoddi4+0xaa>
 8000d20:	deff      	udf	#255	; 0xff
 8000d22:	fab2 f282 	clz	r2, r2
 8000d26:	2a00      	cmp	r2, #0
 8000d28:	d150      	bne.n	8000dcc <__udivmoddi4+0x154>
 8000d2a:	1bcb      	subs	r3, r1, r7
 8000d2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d30:	fa1f f887 	uxth.w	r8, r7
 8000d34:	2601      	movs	r6, #1
 8000d36:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d3a:	0c21      	lsrs	r1, r4, #16
 8000d3c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d40:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d44:	fb08 f30c 	mul.w	r3, r8, ip
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000d4c:	1879      	adds	r1, r7, r1
 8000d4e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0xe2>
 8000d54:	428b      	cmp	r3, r1
 8000d56:	f200 80e9 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d5a:	4684      	mov	ip, r0
 8000d5c:	1ac9      	subs	r1, r1, r3
 8000d5e:	b2a3      	uxth	r3, r4
 8000d60:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d64:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d68:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d6c:	fb08 f800 	mul.w	r8, r8, r0
 8000d70:	45a0      	cmp	r8, r4
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x10c>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x10a>
 8000d7c:	45a0      	cmp	r8, r4
 8000d7e:	f200 80d9 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d82:	4618      	mov	r0, r3
 8000d84:	eba4 0408 	sub.w	r4, r4, r8
 8000d88:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d8c:	e7bf      	b.n	8000d0e <__udivmoddi4+0x96>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x12e>
 8000d92:	2d00      	cmp	r5, #0
 8000d94:	f000 80b1 	beq.w	8000efa <__udivmoddi4+0x282>
 8000d98:	2600      	movs	r6, #0
 8000d9a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d9e:	4630      	mov	r0, r6
 8000da0:	4631      	mov	r1, r6
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f683 	clz	r6, r3
 8000daa:	2e00      	cmp	r6, #0
 8000dac:	d14a      	bne.n	8000e44 <__udivmoddi4+0x1cc>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0x140>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80b8 	bhi.w	8000f28 <__udivmoddi4+0x2b0>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0103 	sbc.w	r1, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	468c      	mov	ip, r1
 8000dc2:	2d00      	cmp	r5, #0
 8000dc4:	d0a8      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000dc6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dca:	e7a5      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000dcc:	f1c2 0320 	rsb	r3, r2, #32
 8000dd0:	fa20 f603 	lsr.w	r6, r0, r3
 8000dd4:	4097      	lsls	r7, r2
 8000dd6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dda:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dde:	40d9      	lsrs	r1, r3
 8000de0:	4330      	orrs	r0, r6
 8000de2:	0c03      	lsrs	r3, r0, #16
 8000de4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000de8:	fa1f f887 	uxth.w	r8, r7
 8000dec:	fb0e 1116 	mls	r1, lr, r6, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb06 f108 	mul.w	r1, r6, r8
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dfe:	d909      	bls.n	8000e14 <__udivmoddi4+0x19c>
 8000e00:	18fb      	adds	r3, r7, r3
 8000e02:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e06:	f080 808d 	bcs.w	8000f24 <__udivmoddi4+0x2ac>
 8000e0a:	4299      	cmp	r1, r3
 8000e0c:	f240 808a 	bls.w	8000f24 <__udivmoddi4+0x2ac>
 8000e10:	3e02      	subs	r6, #2
 8000e12:	443b      	add	r3, r7
 8000e14:	1a5b      	subs	r3, r3, r1
 8000e16:	b281      	uxth	r1, r0
 8000e18:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e1c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e20:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e24:	fb00 f308 	mul.w	r3, r0, r8
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x1c4>
 8000e2c:	1879      	adds	r1, r7, r1
 8000e2e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e32:	d273      	bcs.n	8000f1c <__udivmoddi4+0x2a4>
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d971      	bls.n	8000f1c <__udivmoddi4+0x2a4>
 8000e38:	3802      	subs	r0, #2
 8000e3a:	4439      	add	r1, r7
 8000e3c:	1acb      	subs	r3, r1, r3
 8000e3e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e42:	e778      	b.n	8000d36 <__udivmoddi4+0xbe>
 8000e44:	f1c6 0c20 	rsb	ip, r6, #32
 8000e48:	fa03 f406 	lsl.w	r4, r3, r6
 8000e4c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e50:	431c      	orrs	r4, r3
 8000e52:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e56:	fa01 f306 	lsl.w	r3, r1, r6
 8000e5a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e5e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e62:	431f      	orrs	r7, r3
 8000e64:	0c3b      	lsrs	r3, r7, #16
 8000e66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6a:	fa1f f884 	uxth.w	r8, r4
 8000e6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e72:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e76:	fb09 fa08 	mul.w	sl, r9, r8
 8000e7a:	458a      	cmp	sl, r1
 8000e7c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e80:	fa00 f306 	lsl.w	r3, r0, r6
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x220>
 8000e86:	1861      	adds	r1, r4, r1
 8000e88:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e8c:	d248      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000e8e:	458a      	cmp	sl, r1
 8000e90:	d946      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4421      	add	r1, r4
 8000e98:	eba1 010a 	sub.w	r1, r1, sl
 8000e9c:	b2bf      	uxth	r7, r7
 8000e9e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ea2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ea6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eaa:	fb00 f808 	mul.w	r8, r0, r8
 8000eae:	45b8      	cmp	r8, r7
 8000eb0:	d907      	bls.n	8000ec2 <__udivmoddi4+0x24a>
 8000eb2:	19e7      	adds	r7, r4, r7
 8000eb4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb8:	d22e      	bcs.n	8000f18 <__udivmoddi4+0x2a0>
 8000eba:	45b8      	cmp	r8, r7
 8000ebc:	d92c      	bls.n	8000f18 <__udivmoddi4+0x2a0>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4427      	add	r7, r4
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	eba7 0708 	sub.w	r7, r7, r8
 8000eca:	fba0 8902 	umull	r8, r9, r0, r2
 8000ece:	454f      	cmp	r7, r9
 8000ed0:	46c6      	mov	lr, r8
 8000ed2:	4649      	mov	r1, r9
 8000ed4:	d31a      	bcc.n	8000f0c <__udivmoddi4+0x294>
 8000ed6:	d017      	beq.n	8000f08 <__udivmoddi4+0x290>
 8000ed8:	b15d      	cbz	r5, 8000ef2 <__udivmoddi4+0x27a>
 8000eda:	ebb3 020e 	subs.w	r2, r3, lr
 8000ede:	eb67 0701 	sbc.w	r7, r7, r1
 8000ee2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ee6:	40f2      	lsrs	r2, r6
 8000ee8:	ea4c 0202 	orr.w	r2, ip, r2
 8000eec:	40f7      	lsrs	r7, r6
 8000eee:	e9c5 2700 	strd	r2, r7, [r5]
 8000ef2:	2600      	movs	r6, #0
 8000ef4:	4631      	mov	r1, r6
 8000ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000efa:	462e      	mov	r6, r5
 8000efc:	4628      	mov	r0, r5
 8000efe:	e70b      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f00:	4606      	mov	r6, r0
 8000f02:	e6e9      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f04:	4618      	mov	r0, r3
 8000f06:	e6fd      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f08:	4543      	cmp	r3, r8
 8000f0a:	d2e5      	bcs.n	8000ed8 <__udivmoddi4+0x260>
 8000f0c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f10:	eb69 0104 	sbc.w	r1, r9, r4
 8000f14:	3801      	subs	r0, #1
 8000f16:	e7df      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	e7d2      	b.n	8000ec2 <__udivmoddi4+0x24a>
 8000f1c:	4660      	mov	r0, ip
 8000f1e:	e78d      	b.n	8000e3c <__udivmoddi4+0x1c4>
 8000f20:	4681      	mov	r9, r0
 8000f22:	e7b9      	b.n	8000e98 <__udivmoddi4+0x220>
 8000f24:	4666      	mov	r6, ip
 8000f26:	e775      	b.n	8000e14 <__udivmoddi4+0x19c>
 8000f28:	4630      	mov	r0, r6
 8000f2a:	e74a      	b.n	8000dc2 <__udivmoddi4+0x14a>
 8000f2c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f30:	4439      	add	r1, r7
 8000f32:	e713      	b.n	8000d5c <__udivmoddi4+0xe4>
 8000f34:	3802      	subs	r0, #2
 8000f36:	443c      	add	r4, r7
 8000f38:	e724      	b.n	8000d84 <__udivmoddi4+0x10c>
 8000f3a:	bf00      	nop

08000f3c <__aeabi_idiv0>:
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop

08000f40 <madgwick_ahrs_update>:

static volatile float gx, gy, gz, ax, ay, az, mx, my, mz;

//this function takes 60.8us.(168M)
void madgwick_ahrs_update(AhrsSensor_t *sensor, Attitude_t *atti)
{
 8000f40:	b5b0      	push	{r4, r5, r7, lr}
 8000f42:	b0a6      	sub	sp, #152	; 0x98
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	6039      	str	r1, [r7, #0]
  float s0, s1, s2, s3;
  float qDot1, qDot2, qDot3, qDot4;
  float hx, hy;
  float _2q0mx, _2q0my, _2q0mz, _2q1mx, _2bx, _2bz, _4bx, _4bz, _2q0, _2q1, _2q2, _2q3, _2q0q2, _2q2q3, q0q0, q0q1, q0q2, q0q3, q1q1, q1q2, q1q3, q2q2, q2q3, q3q3;

  gx = sensor->wx;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	68db      	ldr	r3, [r3, #12]
 8000f4e:	4a20      	ldr	r2, [pc, #128]	; (8000fd0 <madgwick_ahrs_update+0x90>)
 8000f50:	6013      	str	r3, [r2, #0]
  gy = sensor->wy;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	691b      	ldr	r3, [r3, #16]
 8000f56:	4a1f      	ldr	r2, [pc, #124]	; (8000fd4 <madgwick_ahrs_update+0x94>)
 8000f58:	6013      	str	r3, [r2, #0]
  gz = sensor->wz;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	695b      	ldr	r3, [r3, #20]
 8000f5e:	4a1e      	ldr	r2, [pc, #120]	; (8000fd8 <madgwick_ahrs_update+0x98>)
 8000f60:	6013      	str	r3, [r2, #0]
  ax = sensor->ax;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4a1d      	ldr	r2, [pc, #116]	; (8000fdc <madgwick_ahrs_update+0x9c>)
 8000f68:	6013      	str	r3, [r2, #0]
  ay = sensor->ay;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	4a1c      	ldr	r2, [pc, #112]	; (8000fe0 <madgwick_ahrs_update+0xa0>)
 8000f70:	6013      	str	r3, [r2, #0]
  az = sensor->az;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	689b      	ldr	r3, [r3, #8]
 8000f76:	4a1b      	ldr	r2, [pc, #108]	; (8000fe4 <madgwick_ahrs_update+0xa4>)
 8000f78:	6013      	str	r3, [r2, #0]
  mx = sensor->mx;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	699b      	ldr	r3, [r3, #24]
 8000f7e:	4a1a      	ldr	r2, [pc, #104]	; (8000fe8 <madgwick_ahrs_update+0xa8>)
 8000f80:	6013      	str	r3, [r2, #0]
  my = sensor->my;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	69db      	ldr	r3, [r3, #28]
 8000f86:	4a19      	ldr	r2, [pc, #100]	; (8000fec <madgwick_ahrs_update+0xac>)
 8000f88:	6013      	str	r3, [r2, #0]
  mz = sensor->mz;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	6a1b      	ldr	r3, [r3, #32]
 8000f8e:	4a18      	ldr	r2, [pc, #96]	; (8000ff0 <madgwick_ahrs_update+0xb0>)
 8000f90:	6013      	str	r3, [r2, #0]

  // Use IMU algorithm if magnetometer measurement invalid (avoids NaN in magnetometer normalisation)
  if ((mx == 0.0f) && (my == 0.0f) && (mz == 0.0f))
 8000f92:	4b15      	ldr	r3, [pc, #84]	; (8000fe8 <madgwick_ahrs_update+0xa8>)
 8000f94:	edd3 7a00 	vldr	s15, [r3]
 8000f98:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000f9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fa0:	d128      	bne.n	8000ff4 <madgwick_ahrs_update+0xb4>
 8000fa2:	4b12      	ldr	r3, [pc, #72]	; (8000fec <madgwick_ahrs_update+0xac>)
 8000fa4:	edd3 7a00 	vldr	s15, [r3]
 8000fa8:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000fac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fb0:	d120      	bne.n	8000ff4 <madgwick_ahrs_update+0xb4>
 8000fb2:	4b0f      	ldr	r3, [pc, #60]	; (8000ff0 <madgwick_ahrs_update+0xb0>)
 8000fb4:	edd3 7a00 	vldr	s15, [r3]
 8000fb8:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000fbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fc0:	d118      	bne.n	8000ff4 <madgwick_ahrs_update+0xb4>
  {
    madgwick_ahrs_updateIMU(sensor, atti);
 8000fc2:	6839      	ldr	r1, [r7, #0]
 8000fc4:	6878      	ldr	r0, [r7, #4]
 8000fc6:	f001 f84d 	bl	8002064 <madgwick_ahrs_updateIMU>
    return;
 8000fca:	f001 b840 	b.w	800204e <madgwick_ahrs_update+0x110e>
 8000fce:	bf00      	nop
 8000fd0:	200004a0 	.word	0x200004a0
 8000fd4:	200004a4 	.word	0x200004a4
 8000fd8:	200004a8 	.word	0x200004a8
 8000fdc:	200004ac 	.word	0x200004ac
 8000fe0:	200004b0 	.word	0x200004b0
 8000fe4:	200004b4 	.word	0x200004b4
 8000fe8:	200004b8 	.word	0x200004b8
 8000fec:	200004bc 	.word	0x200004bc
 8000ff0:	200004c0 	.word	0x200004c0
  }

  // Rate of change of quaternion from gyroscope
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8000ff4:	4bd7      	ldr	r3, [pc, #860]	; (8001354 <madgwick_ahrs_update+0x414>)
 8000ff6:	edd3 7a00 	vldr	s15, [r3]
 8000ffa:	eeb1 7a67 	vneg.f32	s14, s15
 8000ffe:	4bd6      	ldr	r3, [pc, #856]	; (8001358 <madgwick_ahrs_update+0x418>)
 8001000:	edd3 7a00 	vldr	s15, [r3]
 8001004:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001008:	4bd4      	ldr	r3, [pc, #848]	; (800135c <madgwick_ahrs_update+0x41c>)
 800100a:	edd3 6a00 	vldr	s13, [r3]
 800100e:	4bd4      	ldr	r3, [pc, #848]	; (8001360 <madgwick_ahrs_update+0x420>)
 8001010:	edd3 7a00 	vldr	s15, [r3]
 8001014:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001018:	ee37 7a67 	vsub.f32	s14, s14, s15
 800101c:	4bd1      	ldr	r3, [pc, #836]	; (8001364 <madgwick_ahrs_update+0x424>)
 800101e:	edd3 6a00 	vldr	s13, [r3]
 8001022:	4bd1      	ldr	r3, [pc, #836]	; (8001368 <madgwick_ahrs_update+0x428>)
 8001024:	edd3 7a00 	vldr	s15, [r3]
 8001028:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800102c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001030:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001034:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001038:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 800103c:	4bcb      	ldr	r3, [pc, #812]	; (800136c <madgwick_ahrs_update+0x42c>)
 800103e:	ed93 7a00 	vldr	s14, [r3]
 8001042:	4bc5      	ldr	r3, [pc, #788]	; (8001358 <madgwick_ahrs_update+0x418>)
 8001044:	edd3 7a00 	vldr	s15, [r3]
 8001048:	ee27 7a27 	vmul.f32	s14, s14, s15
 800104c:	4bc3      	ldr	r3, [pc, #780]	; (800135c <madgwick_ahrs_update+0x41c>)
 800104e:	edd3 6a00 	vldr	s13, [r3]
 8001052:	4bc5      	ldr	r3, [pc, #788]	; (8001368 <madgwick_ahrs_update+0x428>)
 8001054:	edd3 7a00 	vldr	s15, [r3]
 8001058:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800105c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001060:	4bc0      	ldr	r3, [pc, #768]	; (8001364 <madgwick_ahrs_update+0x424>)
 8001062:	edd3 6a00 	vldr	s13, [r3]
 8001066:	4bbe      	ldr	r3, [pc, #760]	; (8001360 <madgwick_ahrs_update+0x420>)
 8001068:	edd3 7a00 	vldr	s15, [r3]
 800106c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001070:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001074:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001078:	ee67 7a87 	vmul.f32	s15, s15, s14
 800107c:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
  qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8001080:	4bba      	ldr	r3, [pc, #744]	; (800136c <madgwick_ahrs_update+0x42c>)
 8001082:	ed93 7a00 	vldr	s14, [r3]
 8001086:	4bb6      	ldr	r3, [pc, #728]	; (8001360 <madgwick_ahrs_update+0x420>)
 8001088:	edd3 7a00 	vldr	s15, [r3]
 800108c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001090:	4bb0      	ldr	r3, [pc, #704]	; (8001354 <madgwick_ahrs_update+0x414>)
 8001092:	edd3 6a00 	vldr	s13, [r3]
 8001096:	4bb4      	ldr	r3, [pc, #720]	; (8001368 <madgwick_ahrs_update+0x428>)
 8001098:	edd3 7a00 	vldr	s15, [r3]
 800109c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80010a4:	4baf      	ldr	r3, [pc, #700]	; (8001364 <madgwick_ahrs_update+0x424>)
 80010a6:	edd3 6a00 	vldr	s13, [r3]
 80010aa:	4bab      	ldr	r3, [pc, #684]	; (8001358 <madgwick_ahrs_update+0x418>)
 80010ac:	edd3 7a00 	vldr	s15, [r3]
 80010b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010b8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80010bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010c0:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 80010c4:	4ba9      	ldr	r3, [pc, #676]	; (800136c <madgwick_ahrs_update+0x42c>)
 80010c6:	ed93 7a00 	vldr	s14, [r3]
 80010ca:	4ba7      	ldr	r3, [pc, #668]	; (8001368 <madgwick_ahrs_update+0x428>)
 80010cc:	edd3 7a00 	vldr	s15, [r3]
 80010d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010d4:	4b9f      	ldr	r3, [pc, #636]	; (8001354 <madgwick_ahrs_update+0x414>)
 80010d6:	edd3 6a00 	vldr	s13, [r3]
 80010da:	4ba1      	ldr	r3, [pc, #644]	; (8001360 <madgwick_ahrs_update+0x420>)
 80010dc:	edd3 7a00 	vldr	s15, [r3]
 80010e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010e8:	4b9c      	ldr	r3, [pc, #624]	; (800135c <madgwick_ahrs_update+0x41c>)
 80010ea:	edd3 6a00 	vldr	s13, [r3]
 80010ee:	4b9a      	ldr	r3, [pc, #616]	; (8001358 <madgwick_ahrs_update+0x418>)
 80010f0:	edd3 7a00 	vldr	s15, [r3]
 80010f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010fc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001100:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001104:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88

  // Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
  if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f)))
 8001108:	4b99      	ldr	r3, [pc, #612]	; (8001370 <madgwick_ahrs_update+0x430>)
 800110a:	edd3 7a00 	vldr	s15, [r3]
 800110e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001112:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001116:	d110      	bne.n	800113a <madgwick_ahrs_update+0x1fa>
 8001118:	4b96      	ldr	r3, [pc, #600]	; (8001374 <madgwick_ahrs_update+0x434>)
 800111a:	edd3 7a00 	vldr	s15, [r3]
 800111e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001126:	d108      	bne.n	800113a <madgwick_ahrs_update+0x1fa>
 8001128:	4b93      	ldr	r3, [pc, #588]	; (8001378 <madgwick_ahrs_update+0x438>)
 800112a:	edd3 7a00 	vldr	s15, [r3]
 800112e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001136:	f000 8621 	beq.w	8001d7c <madgwick_ahrs_update+0xe3c>
  {

    // Normalise accelerometer measurement
    recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 800113a:	4b8d      	ldr	r3, [pc, #564]	; (8001370 <madgwick_ahrs_update+0x430>)
 800113c:	ed93 7a00 	vldr	s14, [r3]
 8001140:	4b8b      	ldr	r3, [pc, #556]	; (8001370 <madgwick_ahrs_update+0x430>)
 8001142:	edd3 7a00 	vldr	s15, [r3]
 8001146:	ee27 7a27 	vmul.f32	s14, s14, s15
 800114a:	4b8a      	ldr	r3, [pc, #552]	; (8001374 <madgwick_ahrs_update+0x434>)
 800114c:	edd3 6a00 	vldr	s13, [r3]
 8001150:	4b88      	ldr	r3, [pc, #544]	; (8001374 <madgwick_ahrs_update+0x434>)
 8001152:	edd3 7a00 	vldr	s15, [r3]
 8001156:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800115a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800115e:	4b86      	ldr	r3, [pc, #536]	; (8001378 <madgwick_ahrs_update+0x438>)
 8001160:	edd3 6a00 	vldr	s13, [r3]
 8001164:	4b84      	ldr	r3, [pc, #528]	; (8001378 <madgwick_ahrs_update+0x438>)
 8001166:	edd3 7a00 	vldr	s15, [r3]
 800116a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800116e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001172:	eeb0 0a67 	vmov.f32	s0, s15
 8001176:	f001 fbc1 	bl	80028fc <invSqrt>
 800117a:	ed87 0a21 	vstr	s0, [r7, #132]	; 0x84
    ax *= recipNorm;
 800117e:	4b7c      	ldr	r3, [pc, #496]	; (8001370 <madgwick_ahrs_update+0x430>)
 8001180:	ed93 7a00 	vldr	s14, [r3]
 8001184:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001188:	ee67 7a27 	vmul.f32	s15, s14, s15
 800118c:	4b78      	ldr	r3, [pc, #480]	; (8001370 <madgwick_ahrs_update+0x430>)
 800118e:	edc3 7a00 	vstr	s15, [r3]
    ay *= recipNorm;
 8001192:	4b78      	ldr	r3, [pc, #480]	; (8001374 <madgwick_ahrs_update+0x434>)
 8001194:	ed93 7a00 	vldr	s14, [r3]
 8001198:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800119c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011a0:	4b74      	ldr	r3, [pc, #464]	; (8001374 <madgwick_ahrs_update+0x434>)
 80011a2:	edc3 7a00 	vstr	s15, [r3]
    az *= recipNorm;
 80011a6:	4b74      	ldr	r3, [pc, #464]	; (8001378 <madgwick_ahrs_update+0x438>)
 80011a8:	ed93 7a00 	vldr	s14, [r3]
 80011ac:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80011b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011b4:	4b70      	ldr	r3, [pc, #448]	; (8001378 <madgwick_ahrs_update+0x438>)
 80011b6:	edc3 7a00 	vstr	s15, [r3]

    // Normalise magnetometer measurement
    recipNorm = invSqrt(mx * mx + my * my + mz * mz);
 80011ba:	4b70      	ldr	r3, [pc, #448]	; (800137c <madgwick_ahrs_update+0x43c>)
 80011bc:	ed93 7a00 	vldr	s14, [r3]
 80011c0:	4b6e      	ldr	r3, [pc, #440]	; (800137c <madgwick_ahrs_update+0x43c>)
 80011c2:	edd3 7a00 	vldr	s15, [r3]
 80011c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011ca:	4b6d      	ldr	r3, [pc, #436]	; (8001380 <madgwick_ahrs_update+0x440>)
 80011cc:	edd3 6a00 	vldr	s13, [r3]
 80011d0:	4b6b      	ldr	r3, [pc, #428]	; (8001380 <madgwick_ahrs_update+0x440>)
 80011d2:	edd3 7a00 	vldr	s15, [r3]
 80011d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011da:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011de:	4b69      	ldr	r3, [pc, #420]	; (8001384 <madgwick_ahrs_update+0x444>)
 80011e0:	edd3 6a00 	vldr	s13, [r3]
 80011e4:	4b67      	ldr	r3, [pc, #412]	; (8001384 <madgwick_ahrs_update+0x444>)
 80011e6:	edd3 7a00 	vldr	s15, [r3]
 80011ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011f2:	eeb0 0a67 	vmov.f32	s0, s15
 80011f6:	f001 fb81 	bl	80028fc <invSqrt>
 80011fa:	ed87 0a21 	vstr	s0, [r7, #132]	; 0x84
    mx *= recipNorm;
 80011fe:	4b5f      	ldr	r3, [pc, #380]	; (800137c <madgwick_ahrs_update+0x43c>)
 8001200:	ed93 7a00 	vldr	s14, [r3]
 8001204:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001208:	ee67 7a27 	vmul.f32	s15, s14, s15
 800120c:	4b5b      	ldr	r3, [pc, #364]	; (800137c <madgwick_ahrs_update+0x43c>)
 800120e:	edc3 7a00 	vstr	s15, [r3]
    my *= recipNorm;
 8001212:	4b5b      	ldr	r3, [pc, #364]	; (8001380 <madgwick_ahrs_update+0x440>)
 8001214:	ed93 7a00 	vldr	s14, [r3]
 8001218:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800121c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001220:	4b57      	ldr	r3, [pc, #348]	; (8001380 <madgwick_ahrs_update+0x440>)
 8001222:	edc3 7a00 	vstr	s15, [r3]
    mz *= recipNorm;
 8001226:	4b57      	ldr	r3, [pc, #348]	; (8001384 <madgwick_ahrs_update+0x444>)
 8001228:	ed93 7a00 	vldr	s14, [r3]
 800122c:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001230:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001234:	4b53      	ldr	r3, [pc, #332]	; (8001384 <madgwick_ahrs_update+0x444>)
 8001236:	edc3 7a00 	vstr	s15, [r3]

    // Auxiliary variables to avoid repeated arithmetic
    _2q0mx = 2.0f * q0 * mx;
 800123a:	4b4c      	ldr	r3, [pc, #304]	; (800136c <madgwick_ahrs_update+0x42c>)
 800123c:	edd3 7a00 	vldr	s15, [r3]
 8001240:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001244:	4b4d      	ldr	r3, [pc, #308]	; (800137c <madgwick_ahrs_update+0x43c>)
 8001246:	edd3 7a00 	vldr	s15, [r3]
 800124a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800124e:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
    _2q0my = 2.0f * q0 * my;
 8001252:	4b46      	ldr	r3, [pc, #280]	; (800136c <madgwick_ahrs_update+0x42c>)
 8001254:	edd3 7a00 	vldr	s15, [r3]
 8001258:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800125c:	4b48      	ldr	r3, [pc, #288]	; (8001380 <madgwick_ahrs_update+0x440>)
 800125e:	edd3 7a00 	vldr	s15, [r3]
 8001262:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001266:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
    _2q0mz = 2.0f * q0 * mz;
 800126a:	4b40      	ldr	r3, [pc, #256]	; (800136c <madgwick_ahrs_update+0x42c>)
 800126c:	edd3 7a00 	vldr	s15, [r3]
 8001270:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001274:	4b43      	ldr	r3, [pc, #268]	; (8001384 <madgwick_ahrs_update+0x444>)
 8001276:	edd3 7a00 	vldr	s15, [r3]
 800127a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800127e:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
    _2q1mx = 2.0f * q1 * mx;
 8001282:	4b34      	ldr	r3, [pc, #208]	; (8001354 <madgwick_ahrs_update+0x414>)
 8001284:	edd3 7a00 	vldr	s15, [r3]
 8001288:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800128c:	4b3b      	ldr	r3, [pc, #236]	; (800137c <madgwick_ahrs_update+0x43c>)
 800128e:	edd3 7a00 	vldr	s15, [r3]
 8001292:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001296:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
    _2q0 = 2.0f * q0;
 800129a:	4b34      	ldr	r3, [pc, #208]	; (800136c <madgwick_ahrs_update+0x42c>)
 800129c:	edd3 7a00 	vldr	s15, [r3]
 80012a0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80012a4:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
    _2q1 = 2.0f * q1;
 80012a8:	4b2a      	ldr	r3, [pc, #168]	; (8001354 <madgwick_ahrs_update+0x414>)
 80012aa:	edd3 7a00 	vldr	s15, [r3]
 80012ae:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80012b2:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
    _2q2 = 2.0f * q2;
 80012b6:	4b29      	ldr	r3, [pc, #164]	; (800135c <madgwick_ahrs_update+0x41c>)
 80012b8:	edd3 7a00 	vldr	s15, [r3]
 80012bc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80012c0:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
    _2q3 = 2.0f * q3;
 80012c4:	4b27      	ldr	r3, [pc, #156]	; (8001364 <madgwick_ahrs_update+0x424>)
 80012c6:	edd3 7a00 	vldr	s15, [r3]
 80012ca:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80012ce:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
    _2q0q2 = 2.0f * q0 * q2;
 80012d2:	4b26      	ldr	r3, [pc, #152]	; (800136c <madgwick_ahrs_update+0x42c>)
 80012d4:	edd3 7a00 	vldr	s15, [r3]
 80012d8:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80012dc:	4b1f      	ldr	r3, [pc, #124]	; (800135c <madgwick_ahrs_update+0x41c>)
 80012de:	edd3 7a00 	vldr	s15, [r3]
 80012e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012e6:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
    _2q2q3 = 2.0f * q2 * q3;
 80012ea:	4b1c      	ldr	r3, [pc, #112]	; (800135c <madgwick_ahrs_update+0x41c>)
 80012ec:	edd3 7a00 	vldr	s15, [r3]
 80012f0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80012f4:	4b1b      	ldr	r3, [pc, #108]	; (8001364 <madgwick_ahrs_update+0x424>)
 80012f6:	edd3 7a00 	vldr	s15, [r3]
 80012fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012fe:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    q0q0 = q0 * q0;
 8001302:	4b1a      	ldr	r3, [pc, #104]	; (800136c <madgwick_ahrs_update+0x42c>)
 8001304:	ed93 7a00 	vldr	s14, [r3]
 8001308:	4b18      	ldr	r3, [pc, #96]	; (800136c <madgwick_ahrs_update+0x42c>)
 800130a:	edd3 7a00 	vldr	s15, [r3]
 800130e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001312:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    q0q1 = q0 * q1;
 8001316:	4b15      	ldr	r3, [pc, #84]	; (800136c <madgwick_ahrs_update+0x42c>)
 8001318:	ed93 7a00 	vldr	s14, [r3]
 800131c:	4b0d      	ldr	r3, [pc, #52]	; (8001354 <madgwick_ahrs_update+0x414>)
 800131e:	edd3 7a00 	vldr	s15, [r3]
 8001322:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001326:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    q0q2 = q0 * q2;
 800132a:	4b10      	ldr	r3, [pc, #64]	; (800136c <madgwick_ahrs_update+0x42c>)
 800132c:	ed93 7a00 	vldr	s14, [r3]
 8001330:	4b0a      	ldr	r3, [pc, #40]	; (800135c <madgwick_ahrs_update+0x41c>)
 8001332:	edd3 7a00 	vldr	s15, [r3]
 8001336:	ee67 7a27 	vmul.f32	s15, s14, s15
 800133a:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
    q0q3 = q0 * q3;
 800133e:	4b0b      	ldr	r3, [pc, #44]	; (800136c <madgwick_ahrs_update+0x42c>)
 8001340:	ed93 7a00 	vldr	s14, [r3]
 8001344:	4b07      	ldr	r3, [pc, #28]	; (8001364 <madgwick_ahrs_update+0x424>)
 8001346:	edd3 7a00 	vldr	s15, [r3]
 800134a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800134e:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
 8001352:	e019      	b.n	8001388 <madgwick_ahrs_update+0x448>
 8001354:	20000494 	.word	0x20000494
 8001358:	200004a0 	.word	0x200004a0
 800135c:	20000498 	.word	0x20000498
 8001360:	200004a4 	.word	0x200004a4
 8001364:	2000049c 	.word	0x2000049c
 8001368:	200004a8 	.word	0x200004a8
 800136c:	20000004 	.word	0x20000004
 8001370:	200004ac 	.word	0x200004ac
 8001374:	200004b0 	.word	0x200004b0
 8001378:	200004b4 	.word	0x200004b4
 800137c:	200004b8 	.word	0x200004b8
 8001380:	200004bc 	.word	0x200004bc
 8001384:	200004c0 	.word	0x200004c0
    q1q1 = q1 * q1;
 8001388:	4be5      	ldr	r3, [pc, #916]	; (8001720 <madgwick_ahrs_update+0x7e0>)
 800138a:	ed93 7a00 	vldr	s14, [r3]
 800138e:	4be4      	ldr	r3, [pc, #912]	; (8001720 <madgwick_ahrs_update+0x7e0>)
 8001390:	edd3 7a00 	vldr	s15, [r3]
 8001394:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001398:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    q1q2 = q1 * q2;
 800139c:	4be0      	ldr	r3, [pc, #896]	; (8001720 <madgwick_ahrs_update+0x7e0>)
 800139e:	ed93 7a00 	vldr	s14, [r3]
 80013a2:	4be0      	ldr	r3, [pc, #896]	; (8001724 <madgwick_ahrs_update+0x7e4>)
 80013a4:	edd3 7a00 	vldr	s15, [r3]
 80013a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013ac:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    q1q3 = q1 * q3;
 80013b0:	4bdb      	ldr	r3, [pc, #876]	; (8001720 <madgwick_ahrs_update+0x7e0>)
 80013b2:	ed93 7a00 	vldr	s14, [r3]
 80013b6:	4bdc      	ldr	r3, [pc, #880]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 80013b8:	edd3 7a00 	vldr	s15, [r3]
 80013bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013c0:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    q2q2 = q2 * q2;
 80013c4:	4bd7      	ldr	r3, [pc, #860]	; (8001724 <madgwick_ahrs_update+0x7e4>)
 80013c6:	ed93 7a00 	vldr	s14, [r3]
 80013ca:	4bd6      	ldr	r3, [pc, #856]	; (8001724 <madgwick_ahrs_update+0x7e4>)
 80013cc:	edd3 7a00 	vldr	s15, [r3]
 80013d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013d4:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    q2q3 = q2 * q3;
 80013d8:	4bd2      	ldr	r3, [pc, #840]	; (8001724 <madgwick_ahrs_update+0x7e4>)
 80013da:	ed93 7a00 	vldr	s14, [r3]
 80013de:	4bd2      	ldr	r3, [pc, #840]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 80013e0:	edd3 7a00 	vldr	s15, [r3]
 80013e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013e8:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
    q3q3 = q3 * q3;
 80013ec:	4bce      	ldr	r3, [pc, #824]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 80013ee:	ed93 7a00 	vldr	s14, [r3]
 80013f2:	4bcd      	ldr	r3, [pc, #820]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 80013f4:	edd3 7a00 	vldr	s15, [r3]
 80013f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013fc:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

    // Reference direction of Earth's magnetic field
    hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 + _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
 8001400:	4bca      	ldr	r3, [pc, #808]	; (800172c <madgwick_ahrs_update+0x7ec>)
 8001402:	ed93 7a00 	vldr	s14, [r3]
 8001406:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800140a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800140e:	4bc6      	ldr	r3, [pc, #792]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 8001410:	edd3 6a00 	vldr	s13, [r3]
 8001414:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8001418:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800141c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001420:	4bc0      	ldr	r3, [pc, #768]	; (8001724 <madgwick_ahrs_update+0x7e4>)
 8001422:	edd3 6a00 	vldr	s13, [r3]
 8001426:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800142a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800142e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001432:	4bbe      	ldr	r3, [pc, #760]	; (800172c <madgwick_ahrs_update+0x7ec>)
 8001434:	edd3 6a00 	vldr	s13, [r3]
 8001438:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800143c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001440:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001444:	4bba      	ldr	r3, [pc, #744]	; (8001730 <madgwick_ahrs_update+0x7f0>)
 8001446:	edd3 6a00 	vldr	s13, [r3]
 800144a:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800144e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001452:	4bb4      	ldr	r3, [pc, #720]	; (8001724 <madgwick_ahrs_update+0x7e4>)
 8001454:	edd3 7a00 	vldr	s15, [r3]
 8001458:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800145c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001460:	4bb4      	ldr	r3, [pc, #720]	; (8001734 <madgwick_ahrs_update+0x7f4>)
 8001462:	edd3 6a00 	vldr	s13, [r3]
 8001466:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800146a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800146e:	4bae      	ldr	r3, [pc, #696]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 8001470:	edd3 7a00 	vldr	s15, [r3]
 8001474:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001478:	ee37 7a27 	vadd.f32	s14, s14, s15
 800147c:	4bab      	ldr	r3, [pc, #684]	; (800172c <madgwick_ahrs_update+0x7ec>)
 800147e:	edd3 6a00 	vldr	s13, [r3]
 8001482:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001486:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800148a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800148e:	4ba7      	ldr	r3, [pc, #668]	; (800172c <madgwick_ahrs_update+0x7ec>)
 8001490:	edd3 6a00 	vldr	s13, [r3]
 8001494:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001498:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800149c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014a0:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 + my * q2q2 + _2q2 * mz * q3 - my * q3q3;
 80014a4:	4ba0      	ldr	r3, [pc, #640]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 80014a6:	ed93 7a00 	vldr	s14, [r3]
 80014aa:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80014ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014b2:	4b9f      	ldr	r3, [pc, #636]	; (8001730 <madgwick_ahrs_update+0x7f0>)
 80014b4:	edd3 6a00 	vldr	s13, [r3]
 80014b8:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80014bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014c4:	4b96      	ldr	r3, [pc, #600]	; (8001720 <madgwick_ahrs_update+0x7e0>)
 80014c6:	edd3 6a00 	vldr	s13, [r3]
 80014ca:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80014ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014d2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014d6:	4b93      	ldr	r3, [pc, #588]	; (8001724 <madgwick_ahrs_update+0x7e4>)
 80014d8:	edd3 6a00 	vldr	s13, [r3]
 80014dc:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80014e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014e8:	4b91      	ldr	r3, [pc, #580]	; (8001730 <madgwick_ahrs_update+0x7f0>)
 80014ea:	edd3 6a00 	vldr	s13, [r3]
 80014ee:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80014f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014f6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014fa:	4b8d      	ldr	r3, [pc, #564]	; (8001730 <madgwick_ahrs_update+0x7f0>)
 80014fc:	edd3 6a00 	vldr	s13, [r3]
 8001500:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001504:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001508:	ee37 7a27 	vadd.f32	s14, s14, s15
 800150c:	4b89      	ldr	r3, [pc, #548]	; (8001734 <madgwick_ahrs_update+0x7f4>)
 800150e:	edd3 6a00 	vldr	s13, [r3]
 8001512:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001516:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800151a:	4b83      	ldr	r3, [pc, #524]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 800151c:	edd3 7a00 	vldr	s15, [r3]
 8001520:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001524:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001528:	4b81      	ldr	r3, [pc, #516]	; (8001730 <madgwick_ahrs_update+0x7f0>)
 800152a:	edd3 6a00 	vldr	s13, [r3]
 800152e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001532:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001536:	ee77 7a67 	vsub.f32	s15, s14, s15
 800153a:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    _2bx = sqrt(hx * hx + hy * hy);
 800153e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001542:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001546:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800154a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800154e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001552:	ee17 0a90 	vmov	r0, s15
 8001556:	f7fe fff7 	bl	8000548 <__aeabi_f2d>
 800155a:	4602      	mov	r2, r0
 800155c:	460b      	mov	r3, r1
 800155e:	ec43 2b10 	vmov	d0, r2, r3
 8001562:	f013 ff49 	bl	80153f8 <sqrt>
 8001566:	ec53 2b10 	vmov	r2, r3, d0
 800156a:	4610      	mov	r0, r2
 800156c:	4619      	mov	r1, r3
 800156e:	f7ff fb1b 	bl	8000ba8 <__aeabi_d2f>
 8001572:	4603      	mov	r3, r0
 8001574:	62bb      	str	r3, [r7, #40]	; 0x28
    _2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 + _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
 8001576:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 800157a:	eeb1 7a67 	vneg.f32	s14, s15
 800157e:	4b69      	ldr	r3, [pc, #420]	; (8001724 <madgwick_ahrs_update+0x7e4>)
 8001580:	edd3 7a00 	vldr	s15, [r3]
 8001584:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001588:	4b65      	ldr	r3, [pc, #404]	; (8001720 <madgwick_ahrs_update+0x7e0>)
 800158a:	edd3 6a00 	vldr	s13, [r3]
 800158e:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8001592:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001596:	ee37 7a27 	vadd.f32	s14, s14, s15
 800159a:	4b66      	ldr	r3, [pc, #408]	; (8001734 <madgwick_ahrs_update+0x7f4>)
 800159c:	edd3 6a00 	vldr	s13, [r3]
 80015a0:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80015a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015a8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015ac:	4b5e      	ldr	r3, [pc, #376]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 80015ae:	edd3 6a00 	vldr	s13, [r3]
 80015b2:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80015b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015be:	4b5d      	ldr	r3, [pc, #372]	; (8001734 <madgwick_ahrs_update+0x7f4>)
 80015c0:	edd3 6a00 	vldr	s13, [r3]
 80015c4:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80015c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015cc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015d0:	4b57      	ldr	r3, [pc, #348]	; (8001730 <madgwick_ahrs_update+0x7f0>)
 80015d2:	edd3 6a00 	vldr	s13, [r3]
 80015d6:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80015da:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80015de:	4b52      	ldr	r3, [pc, #328]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 80015e0:	edd3 7a00 	vldr	s15, [r3]
 80015e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015ec:	4b51      	ldr	r3, [pc, #324]	; (8001734 <madgwick_ahrs_update+0x7f4>)
 80015ee:	edd3 6a00 	vldr	s13, [r3]
 80015f2:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80015f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015fa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015fe:	4b4d      	ldr	r3, [pc, #308]	; (8001734 <madgwick_ahrs_update+0x7f4>)
 8001600:	edd3 6a00 	vldr	s13, [r3]
 8001604:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001608:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800160c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001610:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    _4bx = 2.0f * _2bx;
 8001614:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001618:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800161c:	edc7 7a08 	vstr	s15, [r7, #32]
    _4bz = 2.0f * _2bz;
 8001620:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001624:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001628:	edc7 7a07 	vstr	s15, [r7, #28]

    // Gradient decent algorithm corrective step
    s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax) + _2q1 * (2.0f * q0q1 + _2q2q3 - ay) - _2bz * q2 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q3 + _2bz * q1) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q2 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 800162c:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001630:	eeb1 7a67 	vneg.f32	s14, s15
 8001634:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001638:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800163c:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001640:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001644:	4b3c      	ldr	r3, [pc, #240]	; (8001738 <madgwick_ahrs_update+0x7f8>)
 8001646:	edd3 7a00 	vldr	s15, [r3]
 800164a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800164e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001652:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001656:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800165a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800165e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001662:	4b36      	ldr	r3, [pc, #216]	; (800173c <madgwick_ahrs_update+0x7fc>)
 8001664:	edd3 7a00 	vldr	s15, [r3]
 8001668:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800166c:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8001670:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001674:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001678:	4b2a      	ldr	r3, [pc, #168]	; (8001724 <madgwick_ahrs_update+0x7e4>)
 800167a:	edd3 6a00 	vldr	s13, [r3]
 800167e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001682:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001686:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800168a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800168e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001692:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001696:	ee36 6a67 	vsub.f32	s12, s12, s15
 800169a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800169e:	ee26 6a27 	vmul.f32	s12, s12, s15
 80016a2:	edd7 5a10 	vldr	s11, [r7, #64]	; 0x40
 80016a6:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80016aa:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80016ae:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80016b2:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80016b6:	ee36 6a27 	vadd.f32	s12, s12, s15
 80016ba:	4b1c      	ldr	r3, [pc, #112]	; (800172c <madgwick_ahrs_update+0x7ec>)
 80016bc:	edd3 7a00 	vldr	s15, [r3]
 80016c0:	ee76 7a67 	vsub.f32	s15, s12, s15
 80016c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016c8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80016cc:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80016d0:	eef1 6a67 	vneg.f32	s13, s15
 80016d4:	4b14      	ldr	r3, [pc, #80]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 80016d6:	edd3 7a00 	vldr	s15, [r3]
 80016da:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80016de:	4b10      	ldr	r3, [pc, #64]	; (8001720 <madgwick_ahrs_update+0x7e0>)
 80016e0:	ed93 6a00 	vldr	s12, [r3]
 80016e4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80016e8:	ee66 7a27 	vmul.f32	s15, s12, s15
 80016ec:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80016f0:	ed97 6a11 	vldr	s12, [r7, #68]	; 0x44
 80016f4:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80016f8:	ee36 6a67 	vsub.f32	s12, s12, s15
 80016fc:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001700:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001704:	edd7 5a15 	vldr	s11, [r7, #84]	; 0x54
 8001708:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800170c:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001710:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001714:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001718:	ee36 6a27 	vadd.f32	s12, s12, s15
 800171c:	e010      	b.n	8001740 <madgwick_ahrs_update+0x800>
 800171e:	bf00      	nop
 8001720:	20000494 	.word	0x20000494
 8001724:	20000498 	.word	0x20000498
 8001728:	2000049c 	.word	0x2000049c
 800172c:	200004b8 	.word	0x200004b8
 8001730:	200004bc 	.word	0x200004bc
 8001734:	200004c0 	.word	0x200004c0
 8001738:	200004ac 	.word	0x200004ac
 800173c:	200004b0 	.word	0x200004b0
 8001740:	4bf0      	ldr	r3, [pc, #960]	; (8001b04 <madgwick_ahrs_update+0xbc4>)
 8001742:	edd3 7a00 	vldr	s15, [r3]
 8001746:	ee76 7a67 	vsub.f32	s15, s12, s15
 800174a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800174e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001752:	4bed      	ldr	r3, [pc, #948]	; (8001b08 <madgwick_ahrs_update+0xbc8>)
 8001754:	edd3 6a00 	vldr	s13, [r3]
 8001758:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800175c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001760:	ed97 6a14 	vldr	s12, [r7, #80]	; 0x50
 8001764:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001768:	ee36 6a27 	vadd.f32	s12, s12, s15
 800176c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001770:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001774:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001778:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800177c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001780:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001784:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001788:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800178c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001790:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001794:	4bdd      	ldr	r3, [pc, #884]	; (8001b0c <madgwick_ahrs_update+0xbcc>)
 8001796:	edd3 7a00 	vldr	s15, [r3]
 800179a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800179e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017a6:	edc7 7a06 	vstr	s15, [r7, #24]
    s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax) + _2q0 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q1 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + _2bz * q3 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q2 + _2bz * q0) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q3 - _4bz * q1) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 80017aa:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80017ae:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80017b2:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80017b6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80017ba:	4bd5      	ldr	r3, [pc, #852]	; (8001b10 <madgwick_ahrs_update+0xbd0>)
 80017bc:	edd3 7a00 	vldr	s15, [r3]
 80017c0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80017c4:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80017c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017cc:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80017d0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80017d4:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80017d8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80017dc:	4bcd      	ldr	r3, [pc, #820]	; (8001b14 <madgwick_ahrs_update+0xbd4>)
 80017de:	edd3 7a00 	vldr	s15, [r3]
 80017e2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80017e6:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80017ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017f2:	4bc9      	ldr	r3, [pc, #804]	; (8001b18 <madgwick_ahrs_update+0xbd8>)
 80017f4:	edd3 7a00 	vldr	s15, [r3]
 80017f8:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80017fc:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001800:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001804:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001808:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800180c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001810:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001814:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001818:	ee36 6a67 	vsub.f32	s12, s12, s15
 800181c:	4bbf      	ldr	r3, [pc, #764]	; (8001b1c <madgwick_ahrs_update+0xbdc>)
 800181e:	edd3 7a00 	vldr	s15, [r3]
 8001822:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001826:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800182a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800182e:	4bbc      	ldr	r3, [pc, #752]	; (8001b20 <madgwick_ahrs_update+0xbe0>)
 8001830:	edd3 6a00 	vldr	s13, [r3]
 8001834:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001838:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800183c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8001840:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001844:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001848:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800184c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001850:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001854:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001858:	edd7 5a10 	vldr	s11, [r7, #64]	; 0x40
 800185c:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001860:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001864:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001868:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800186c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001870:	4bac      	ldr	r3, [pc, #688]	; (8001b24 <madgwick_ahrs_update+0xbe4>)
 8001872:	edd3 7a00 	vldr	s15, [r3]
 8001876:	ee76 7a67 	vsub.f32	s15, s12, s15
 800187a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800187e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001882:	4ba1      	ldr	r3, [pc, #644]	; (8001b08 <madgwick_ahrs_update+0xbc8>)
 8001884:	edd3 6a00 	vldr	s13, [r3]
 8001888:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800188c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001890:	4ba5      	ldr	r3, [pc, #660]	; (8001b28 <madgwick_ahrs_update+0xbe8>)
 8001892:	ed93 6a00 	vldr	s12, [r3]
 8001896:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800189a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800189e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80018a2:	ed97 6a11 	vldr	s12, [r7, #68]	; 0x44
 80018a6:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80018aa:	ee36 6a67 	vsub.f32	s12, s12, s15
 80018ae:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80018b2:	ee26 6a27 	vmul.f32	s12, s12, s15
 80018b6:	edd7 5a15 	vldr	s11, [r7, #84]	; 0x54
 80018ba:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80018be:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80018c2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80018c6:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80018ca:	ee36 6a27 	vadd.f32	s12, s12, s15
 80018ce:	4b8d      	ldr	r3, [pc, #564]	; (8001b04 <madgwick_ahrs_update+0xbc4>)
 80018d0:	edd3 7a00 	vldr	s15, [r3]
 80018d4:	ee76 7a67 	vsub.f32	s15, s12, s15
 80018d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80018e0:	4b8f      	ldr	r3, [pc, #572]	; (8001b20 <madgwick_ahrs_update+0xbe0>)
 80018e2:	edd3 6a00 	vldr	s13, [r3]
 80018e6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80018ea:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80018ee:	4b8a      	ldr	r3, [pc, #552]	; (8001b18 <madgwick_ahrs_update+0xbd8>)
 80018f0:	ed93 6a00 	vldr	s12, [r3]
 80018f4:	edd7 7a07 	vldr	s15, [r7, #28]
 80018f8:	ee66 7a27 	vmul.f32	s15, s12, s15
 80018fc:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001900:	ed97 6a14 	vldr	s12, [r7, #80]	; 0x50
 8001904:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001908:	ee36 6a27 	vadd.f32	s12, s12, s15
 800190c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001910:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001914:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001918:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800191c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001920:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001924:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001928:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800192c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001930:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001934:	4b75      	ldr	r3, [pc, #468]	; (8001b0c <madgwick_ahrs_update+0xbcc>)
 8001936:	edd3 7a00 	vldr	s15, [r3]
 800193a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800193e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001942:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001946:	edc7 7a05 	vstr	s15, [r7, #20]
    s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax) + _2q3 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q2 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + (-_4bx * q2 - _2bz * q0) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q1 + _2bz * q3) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q0 - _4bz * q2) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 800194a:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800194e:	eeb1 7a67 	vneg.f32	s14, s15
 8001952:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001956:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800195a:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800195e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001962:	4b6b      	ldr	r3, [pc, #428]	; (8001b10 <madgwick_ahrs_update+0xbd0>)
 8001964:	edd3 7a00 	vldr	s15, [r3]
 8001968:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800196c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001970:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001974:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001978:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800197c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001980:	4b64      	ldr	r3, [pc, #400]	; (8001b14 <madgwick_ahrs_update+0xbd4>)
 8001982:	edd3 7a00 	vldr	s15, [r3]
 8001986:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800198a:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 800198e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001992:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001996:	4b5c      	ldr	r3, [pc, #368]	; (8001b08 <madgwick_ahrs_update+0xbc8>)
 8001998:	edd3 7a00 	vldr	s15, [r3]
 800199c:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80019a0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80019a4:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80019a8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80019ac:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80019b0:	ee36 6a67 	vsub.f32	s12, s12, s15
 80019b4:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80019b8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80019bc:	ee36 6a67 	vsub.f32	s12, s12, s15
 80019c0:	4b56      	ldr	r3, [pc, #344]	; (8001b1c <madgwick_ahrs_update+0xbdc>)
 80019c2:	edd3 7a00 	vldr	s15, [r3]
 80019c6:	ee76 7a67 	vsub.f32	s15, s12, s15
 80019ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019ce:	ee37 7a67 	vsub.f32	s14, s14, s15
 80019d2:	edd7 7a08 	vldr	s15, [r7, #32]
 80019d6:	eef1 6a67 	vneg.f32	s13, s15
 80019da:	4b4b      	ldr	r3, [pc, #300]	; (8001b08 <madgwick_ahrs_update+0xbc8>)
 80019dc:	edd3 7a00 	vldr	s15, [r3]
 80019e0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80019e4:	4b50      	ldr	r3, [pc, #320]	; (8001b28 <madgwick_ahrs_update+0xbe8>)
 80019e6:	ed93 6a00 	vldr	s12, [r3]
 80019ea:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80019ee:	ee66 7a27 	vmul.f32	s15, s12, s15
 80019f2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80019f6:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80019fa:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80019fe:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001a02:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001a06:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001a0a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001a0e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001a12:	edd7 5a10 	vldr	s11, [r7, #64]	; 0x40
 8001a16:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001a1a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001a1e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001a22:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001a26:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001a2a:	4b3e      	ldr	r3, [pc, #248]	; (8001b24 <madgwick_ahrs_update+0xbe4>)
 8001a2c:	edd3 7a00 	vldr	s15, [r3]
 8001a30:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001a34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a38:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a3c:	4b36      	ldr	r3, [pc, #216]	; (8001b18 <madgwick_ahrs_update+0xbd8>)
 8001a3e:	edd3 6a00 	vldr	s13, [r3]
 8001a42:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001a46:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001a4a:	4b35      	ldr	r3, [pc, #212]	; (8001b20 <madgwick_ahrs_update+0xbe0>)
 8001a4c:	ed93 6a00 	vldr	s12, [r3]
 8001a50:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001a54:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001a58:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001a5c:	ed97 6a11 	vldr	s12, [r7, #68]	; 0x44
 8001a60:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8001a64:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001a68:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001a6c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001a70:	edd7 5a15 	vldr	s11, [r7, #84]	; 0x54
 8001a74:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001a78:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001a7c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001a80:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001a84:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001a88:	4b1e      	ldr	r3, [pc, #120]	; (8001b04 <madgwick_ahrs_update+0xbc4>)
 8001a8a:	edd3 7a00 	vldr	s15, [r3]
 8001a8e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001a92:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a96:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a9a:	4b23      	ldr	r3, [pc, #140]	; (8001b28 <madgwick_ahrs_update+0xbe8>)
 8001a9c:	edd3 6a00 	vldr	s13, [r3]
 8001aa0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001aa4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001aa8:	4b17      	ldr	r3, [pc, #92]	; (8001b08 <madgwick_ahrs_update+0xbc8>)
 8001aaa:	ed93 6a00 	vldr	s12, [r3]
 8001aae:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ab2:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001ab6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001aba:	ed97 6a14 	vldr	s12, [r7, #80]	; 0x50
 8001abe:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001ac2:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001ac6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001aca:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001ace:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001ad2:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001ad6:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001ada:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001ade:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001ae2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001ae6:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001aea:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001aee:	4b07      	ldr	r3, [pc, #28]	; (8001b0c <madgwick_ahrs_update+0xbcc>)
 8001af0:	edd3 7a00 	vldr	s15, [r3]
 8001af4:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001af8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001afc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b00:	e014      	b.n	8001b2c <madgwick_ahrs_update+0xbec>
 8001b02:	bf00      	nop
 8001b04:	200004bc 	.word	0x200004bc
 8001b08:	20000498 	.word	0x20000498
 8001b0c:	200004c0 	.word	0x200004c0
 8001b10:	200004ac 	.word	0x200004ac
 8001b14:	200004b0 	.word	0x200004b0
 8001b18:	20000494 	.word	0x20000494
 8001b1c:	200004b4 	.word	0x200004b4
 8001b20:	2000049c 	.word	0x2000049c
 8001b24:	200004b8 	.word	0x200004b8
 8001b28:	20000004 	.word	0x20000004
 8001b2c:	edc7 7a04 	vstr	s15, [r7, #16]
    s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax) + _2q2 * (2.0f * q0q1 + _2q2q3 - ay) + (-_4bx * q3 + _2bz * q1) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q0 + _2bz * q2) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q1 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8001b30:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001b34:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001b38:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001b3c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b40:	4be8      	ldr	r3, [pc, #928]	; (8001ee4 <madgwick_ahrs_update+0xfa4>)
 8001b42:	edd3 7a00 	vldr	s15, [r3]
 8001b46:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b4a:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8001b4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b52:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001b56:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001b5a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001b5e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001b62:	4be1      	ldr	r3, [pc, #900]	; (8001ee8 <madgwick_ahrs_update+0xfa8>)
 8001b64:	edd3 7a00 	vldr	s15, [r3]
 8001b68:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001b6c:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001b70:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b74:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b78:	edd7 7a08 	vldr	s15, [r7, #32]
 8001b7c:	eef1 6a67 	vneg.f32	s13, s15
 8001b80:	4bda      	ldr	r3, [pc, #872]	; (8001eec <madgwick_ahrs_update+0xfac>)
 8001b82:	edd3 7a00 	vldr	s15, [r3]
 8001b86:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001b8a:	4bd9      	ldr	r3, [pc, #868]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001b8c:	ed93 6a00 	vldr	s12, [r3]
 8001b90:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001b94:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001b98:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001b9c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8001ba0:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001ba4:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001ba8:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001bac:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001bb0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001bb4:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001bb8:	edd7 5a10 	vldr	s11, [r7, #64]	; 0x40
 8001bbc:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001bc0:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001bc4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001bc8:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001bcc:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001bd0:	4bc8      	ldr	r3, [pc, #800]	; (8001ef4 <madgwick_ahrs_update+0xfb4>)
 8001bd2:	edd3 7a00 	vldr	s15, [r3]
 8001bd6:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001bda:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bde:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001be2:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001be6:	eef1 6a67 	vneg.f32	s13, s15
 8001bea:	4bc3      	ldr	r3, [pc, #780]	; (8001ef8 <madgwick_ahrs_update+0xfb8>)
 8001bec:	edd3 7a00 	vldr	s15, [r3]
 8001bf0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001bf4:	4bc1      	ldr	r3, [pc, #772]	; (8001efc <madgwick_ahrs_update+0xfbc>)
 8001bf6:	ed93 6a00 	vldr	s12, [r3]
 8001bfa:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001bfe:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001c02:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001c06:	ed97 6a11 	vldr	s12, [r7, #68]	; 0x44
 8001c0a:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8001c0e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001c12:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001c16:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001c1a:	edd7 5a15 	vldr	s11, [r7, #84]	; 0x54
 8001c1e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001c22:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001c26:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001c2a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001c2e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001c32:	4bb3      	ldr	r3, [pc, #716]	; (8001f00 <madgwick_ahrs_update+0xfc0>)
 8001c34:	edd3 7a00 	vldr	s15, [r3]
 8001c38:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001c3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c40:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c44:	4baa      	ldr	r3, [pc, #680]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001c46:	edd3 6a00 	vldr	s13, [r3]
 8001c4a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001c4e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001c52:	ed97 6a14 	vldr	s12, [r7, #80]	; 0x50
 8001c56:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001c5a:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001c5e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001c62:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001c66:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001c6a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001c6e:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001c72:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001c76:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001c7a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001c7e:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001c82:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001c86:	4b9f      	ldr	r3, [pc, #636]	; (8001f04 <madgwick_ahrs_update+0xfc4>)
 8001c88:	edd3 7a00 	vldr	s15, [r3]
 8001c8c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001c90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c98:	edc7 7a03 	vstr	s15, [r7, #12]
    recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8001c9c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ca0:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001ca4:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ca8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001cac:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001cb0:	edd7 7a04 	vldr	s15, [r7, #16]
 8001cb4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001cb8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001cbc:	edd7 7a03 	vldr	s15, [r7, #12]
 8001cc0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001cc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cc8:	eeb0 0a67 	vmov.f32	s0, s15
 8001ccc:	f000 fe16 	bl	80028fc <invSqrt>
 8001cd0:	ed87 0a21 	vstr	s0, [r7, #132]	; 0x84
    s0 *= recipNorm;
 8001cd4:	ed97 7a06 	vldr	s14, [r7, #24]
 8001cd8:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001cdc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ce0:	edc7 7a06 	vstr	s15, [r7, #24]
    s1 *= recipNorm;
 8001ce4:	ed97 7a05 	vldr	s14, [r7, #20]
 8001ce8:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001cec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cf0:	edc7 7a05 	vstr	s15, [r7, #20]
    s2 *= recipNorm;
 8001cf4:	ed97 7a04 	vldr	s14, [r7, #16]
 8001cf8:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001cfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d00:	edc7 7a04 	vstr	s15, [r7, #16]
    s3 *= recipNorm;
 8001d04:	ed97 7a03 	vldr	s14, [r7, #12]
 8001d08:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001d0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d10:	edc7 7a03 	vstr	s15, [r7, #12]

    // Apply feedback step
    qDot1 -= beta * s0;
 8001d14:	4b7c      	ldr	r3, [pc, #496]	; (8001f08 <madgwick_ahrs_update+0xfc8>)
 8001d16:	ed93 7a00 	vldr	s14, [r3]
 8001d1a:	edd7 7a06 	vldr	s15, [r7, #24]
 8001d1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d22:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8001d26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d2a:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
    qDot2 -= beta * s1;
 8001d2e:	4b76      	ldr	r3, [pc, #472]	; (8001f08 <madgwick_ahrs_update+0xfc8>)
 8001d30:	ed93 7a00 	vldr	s14, [r3]
 8001d34:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d3c:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 8001d40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d44:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
    qDot3 -= beta * s2;
 8001d48:	4b6f      	ldr	r3, [pc, #444]	; (8001f08 <madgwick_ahrs_update+0xfc8>)
 8001d4a:	ed93 7a00 	vldr	s14, [r3]
 8001d4e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d56:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 8001d5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d5e:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
    qDot4 -= beta * s3;
 8001d62:	4b69      	ldr	r3, [pc, #420]	; (8001f08 <madgwick_ahrs_update+0xfc8>)
 8001d64:	ed93 7a00 	vldr	s14, [r3]
 8001d68:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d70:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8001d74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d78:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
  }

  // Integrate rate of change of quaternion to yield quaternion
  q0 += qDot1 * (1.0f / sampleFreq);
 8001d7c:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8001d80:	ed9f 7a62 	vldr	s14, [pc, #392]	; 8001f0c <madgwick_ahrs_update+0xfcc>
 8001d84:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d88:	4b5b      	ldr	r3, [pc, #364]	; (8001ef8 <madgwick_ahrs_update+0xfb8>)
 8001d8a:	edd3 7a00 	vldr	s15, [r3]
 8001d8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d92:	4b59      	ldr	r3, [pc, #356]	; (8001ef8 <madgwick_ahrs_update+0xfb8>)
 8001d94:	edc3 7a00 	vstr	s15, [r3]
  q1 += qDot2 * (1.0f / sampleFreq);
 8001d98:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8001d9c:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 8001f0c <madgwick_ahrs_update+0xfcc>
 8001da0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001da4:	4b52      	ldr	r3, [pc, #328]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001da6:	edd3 7a00 	vldr	s15, [r3]
 8001daa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dae:	4b50      	ldr	r3, [pc, #320]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001db0:	edc3 7a00 	vstr	s15, [r3]
  q2 += qDot3 * (1.0f / sampleFreq);
 8001db4:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8001db8:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8001f0c <madgwick_ahrs_update+0xfcc>
 8001dbc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001dc0:	4b4e      	ldr	r3, [pc, #312]	; (8001efc <madgwick_ahrs_update+0xfbc>)
 8001dc2:	edd3 7a00 	vldr	s15, [r3]
 8001dc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dca:	4b4c      	ldr	r3, [pc, #304]	; (8001efc <madgwick_ahrs_update+0xfbc>)
 8001dcc:	edc3 7a00 	vstr	s15, [r3]
  q3 += qDot4 * (1.0f / sampleFreq);
 8001dd0:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8001dd4:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8001f0c <madgwick_ahrs_update+0xfcc>
 8001dd8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ddc:	4b43      	ldr	r3, [pc, #268]	; (8001eec <madgwick_ahrs_update+0xfac>)
 8001dde:	edd3 7a00 	vldr	s15, [r3]
 8001de2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001de6:	4b41      	ldr	r3, [pc, #260]	; (8001eec <madgwick_ahrs_update+0xfac>)
 8001de8:	edc3 7a00 	vstr	s15, [r3]

  // Normalise quaternion
  recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8001dec:	4b42      	ldr	r3, [pc, #264]	; (8001ef8 <madgwick_ahrs_update+0xfb8>)
 8001dee:	ed93 7a00 	vldr	s14, [r3]
 8001df2:	4b41      	ldr	r3, [pc, #260]	; (8001ef8 <madgwick_ahrs_update+0xfb8>)
 8001df4:	edd3 7a00 	vldr	s15, [r3]
 8001df8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001dfc:	4b3c      	ldr	r3, [pc, #240]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001dfe:	edd3 6a00 	vldr	s13, [r3]
 8001e02:	4b3b      	ldr	r3, [pc, #236]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001e04:	edd3 7a00 	vldr	s15, [r3]
 8001e08:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e0c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e10:	4b3a      	ldr	r3, [pc, #232]	; (8001efc <madgwick_ahrs_update+0xfbc>)
 8001e12:	edd3 6a00 	vldr	s13, [r3]
 8001e16:	4b39      	ldr	r3, [pc, #228]	; (8001efc <madgwick_ahrs_update+0xfbc>)
 8001e18:	edd3 7a00 	vldr	s15, [r3]
 8001e1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e20:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e24:	4b31      	ldr	r3, [pc, #196]	; (8001eec <madgwick_ahrs_update+0xfac>)
 8001e26:	edd3 6a00 	vldr	s13, [r3]
 8001e2a:	4b30      	ldr	r3, [pc, #192]	; (8001eec <madgwick_ahrs_update+0xfac>)
 8001e2c:	edd3 7a00 	vldr	s15, [r3]
 8001e30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e38:	eeb0 0a67 	vmov.f32	s0, s15
 8001e3c:	f000 fd5e 	bl	80028fc <invSqrt>
 8001e40:	ed87 0a21 	vstr	s0, [r7, #132]	; 0x84
  q0 *= recipNorm;
 8001e44:	4b2c      	ldr	r3, [pc, #176]	; (8001ef8 <madgwick_ahrs_update+0xfb8>)
 8001e46:	ed93 7a00 	vldr	s14, [r3]
 8001e4a:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001e4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e52:	4b29      	ldr	r3, [pc, #164]	; (8001ef8 <madgwick_ahrs_update+0xfb8>)
 8001e54:	edc3 7a00 	vstr	s15, [r3]
  q1 *= recipNorm;
 8001e58:	4b25      	ldr	r3, [pc, #148]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001e5a:	ed93 7a00 	vldr	s14, [r3]
 8001e5e:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001e62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e66:	4b22      	ldr	r3, [pc, #136]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001e68:	edc3 7a00 	vstr	s15, [r3]
  q2 *= recipNorm;
 8001e6c:	4b23      	ldr	r3, [pc, #140]	; (8001efc <madgwick_ahrs_update+0xfbc>)
 8001e6e:	ed93 7a00 	vldr	s14, [r3]
 8001e72:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001e76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e7a:	4b20      	ldr	r3, [pc, #128]	; (8001efc <madgwick_ahrs_update+0xfbc>)
 8001e7c:	edc3 7a00 	vstr	s15, [r3]
  q3 *= recipNorm;
 8001e80:	4b1a      	ldr	r3, [pc, #104]	; (8001eec <madgwick_ahrs_update+0xfac>)
 8001e82:	ed93 7a00 	vldr	s14, [r3]
 8001e86:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001e8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e8e:	4b17      	ldr	r3, [pc, #92]	; (8001eec <madgwick_ahrs_update+0xfac>)
 8001e90:	edc3 7a00 	vstr	s15, [r3]

  atti->roll = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2 * q2 + 1); // roll     -pi----pi
 8001e94:	4b19      	ldr	r3, [pc, #100]	; (8001efc <madgwick_ahrs_update+0xfbc>)
 8001e96:	edd3 7a00 	vldr	s15, [r3]
 8001e9a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001e9e:	4b13      	ldr	r3, [pc, #76]	; (8001eec <madgwick_ahrs_update+0xfac>)
 8001ea0:	edd3 7a00 	vldr	s15, [r3]
 8001ea4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ea8:	4b13      	ldr	r3, [pc, #76]	; (8001ef8 <madgwick_ahrs_update+0xfb8>)
 8001eaa:	edd3 7a00 	vldr	s15, [r3]
 8001eae:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001eb2:	4b0f      	ldr	r3, [pc, #60]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001eb4:	edd3 7a00 	vldr	s15, [r3]
 8001eb8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ebc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ec0:	ee17 0a90 	vmov	r0, s15
 8001ec4:	f7fe fb40 	bl	8000548 <__aeabi_f2d>
 8001ec8:	4604      	mov	r4, r0
 8001eca:	460d      	mov	r5, r1
 8001ecc:	4b08      	ldr	r3, [pc, #32]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001ece:	edd3 7a00 	vldr	s15, [r3]
 8001ed2:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8001ed6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001eda:	4b05      	ldr	r3, [pc, #20]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001edc:	edd3 7a00 	vldr	s15, [r3]
 8001ee0:	e016      	b.n	8001f10 <madgwick_ahrs_update+0xfd0>
 8001ee2:	bf00      	nop
 8001ee4:	200004ac 	.word	0x200004ac
 8001ee8:	200004b0 	.word	0x200004b0
 8001eec:	2000049c 	.word	0x2000049c
 8001ef0:	20000494 	.word	0x20000494
 8001ef4:	200004b8 	.word	0x200004b8
 8001ef8:	20000004 	.word	0x20000004
 8001efc:	20000498 	.word	0x20000498
 8001f00:	200004bc 	.word	0x200004bc
 8001f04:	200004c0 	.word	0x200004c0
 8001f08:	20000000 	.word	0x20000000
 8001f0c:	3a83126f 	.word	0x3a83126f
 8001f10:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f14:	4b4f      	ldr	r3, [pc, #316]	; (8002054 <madgwick_ahrs_update+0x1114>)
 8001f16:	edd3 7a00 	vldr	s15, [r3]
 8001f1a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001f1e:	4b4d      	ldr	r3, [pc, #308]	; (8002054 <madgwick_ahrs_update+0x1114>)
 8001f20:	edd3 7a00 	vldr	s15, [r3]
 8001f24:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f2c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001f30:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f34:	ee17 0a90 	vmov	r0, s15
 8001f38:	f7fe fb06 	bl	8000548 <__aeabi_f2d>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	460b      	mov	r3, r1
 8001f40:	ec43 2b11 	vmov	d1, r2, r3
 8001f44:	ec45 4b10 	vmov	d0, r4, r5
 8001f48:	f013 fa54 	bl	80153f4 <atan2>
 8001f4c:	ec53 2b10 	vmov	r2, r3, d0
 8001f50:	4610      	mov	r0, r2
 8001f52:	4619      	mov	r1, r3
 8001f54:	f7fe fe28 	bl	8000ba8 <__aeabi_d2f>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	601a      	str	r2, [r3, #0]
  atti->pitch = asin(-2 * q1 * q3 + 2 * q0 * q2);                                // pitch    -pi/2----pi/2
 8001f5e:	4b3e      	ldr	r3, [pc, #248]	; (8002058 <madgwick_ahrs_update+0x1118>)
 8001f60:	edd3 7a00 	vldr	s15, [r3]
 8001f64:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8001f68:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f6c:	4b3b      	ldr	r3, [pc, #236]	; (800205c <madgwick_ahrs_update+0x111c>)
 8001f6e:	edd3 7a00 	vldr	s15, [r3]
 8001f72:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f76:	4b3a      	ldr	r3, [pc, #232]	; (8002060 <madgwick_ahrs_update+0x1120>)
 8001f78:	edd3 7a00 	vldr	s15, [r3]
 8001f7c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001f80:	4b34      	ldr	r3, [pc, #208]	; (8002054 <madgwick_ahrs_update+0x1114>)
 8001f82:	edd3 7a00 	vldr	s15, [r3]
 8001f86:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f8e:	ee17 0a90 	vmov	r0, s15
 8001f92:	f7fe fad9 	bl	8000548 <__aeabi_f2d>
 8001f96:	4602      	mov	r2, r0
 8001f98:	460b      	mov	r3, r1
 8001f9a:	ec43 2b10 	vmov	d0, r2, r3
 8001f9e:	f013 f9ef 	bl	8015380 <asin>
 8001fa2:	ec53 2b10 	vmov	r2, r3, d0
 8001fa6:	4610      	mov	r0, r2
 8001fa8:	4619      	mov	r1, r3
 8001faa:	f7fe fdfd 	bl	8000ba8 <__aeabi_d2f>
 8001fae:	4602      	mov	r2, r0
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	605a      	str	r2, [r3, #4]
  atti->yaw = atan2(2 * q1 * q2 + 2 * q0 * q3, -2 * q2 * q2 - 2 * q3 * q3 + 1);  // yaw      -pi----pi
 8001fb4:	4b28      	ldr	r3, [pc, #160]	; (8002058 <madgwick_ahrs_update+0x1118>)
 8001fb6:	edd3 7a00 	vldr	s15, [r3]
 8001fba:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001fbe:	4b25      	ldr	r3, [pc, #148]	; (8002054 <madgwick_ahrs_update+0x1114>)
 8001fc0:	edd3 7a00 	vldr	s15, [r3]
 8001fc4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fc8:	4b25      	ldr	r3, [pc, #148]	; (8002060 <madgwick_ahrs_update+0x1120>)
 8001fca:	edd3 7a00 	vldr	s15, [r3]
 8001fce:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001fd2:	4b22      	ldr	r3, [pc, #136]	; (800205c <madgwick_ahrs_update+0x111c>)
 8001fd4:	edd3 7a00 	vldr	s15, [r3]
 8001fd8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fdc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fe0:	ee17 0a90 	vmov	r0, s15
 8001fe4:	f7fe fab0 	bl	8000548 <__aeabi_f2d>
 8001fe8:	4604      	mov	r4, r0
 8001fea:	460d      	mov	r5, r1
 8001fec:	4b19      	ldr	r3, [pc, #100]	; (8002054 <madgwick_ahrs_update+0x1114>)
 8001fee:	edd3 7a00 	vldr	s15, [r3]
 8001ff2:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8001ff6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ffa:	4b16      	ldr	r3, [pc, #88]	; (8002054 <madgwick_ahrs_update+0x1114>)
 8001ffc:	edd3 7a00 	vldr	s15, [r3]
 8002000:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002004:	4b15      	ldr	r3, [pc, #84]	; (800205c <madgwick_ahrs_update+0x111c>)
 8002006:	edd3 7a00 	vldr	s15, [r3]
 800200a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800200e:	4b13      	ldr	r3, [pc, #76]	; (800205c <madgwick_ahrs_update+0x111c>)
 8002010:	edd3 7a00 	vldr	s15, [r3]
 8002014:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002018:	ee77 7a67 	vsub.f32	s15, s14, s15
 800201c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002020:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002024:	ee17 0a90 	vmov	r0, s15
 8002028:	f7fe fa8e 	bl	8000548 <__aeabi_f2d>
 800202c:	4602      	mov	r2, r0
 800202e:	460b      	mov	r3, r1
 8002030:	ec43 2b11 	vmov	d1, r2, r3
 8002034:	ec45 4b10 	vmov	d0, r4, r5
 8002038:	f013 f9dc 	bl	80153f4 <atan2>
 800203c:	ec53 2b10 	vmov	r2, r3, d0
 8002040:	4610      	mov	r0, r2
 8002042:	4619      	mov	r1, r3
 8002044:	f7fe fdb0 	bl	8000ba8 <__aeabi_d2f>
 8002048:	4602      	mov	r2, r0
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	609a      	str	r2, [r3, #8]
}
 800204e:	3798      	adds	r7, #152	; 0x98
 8002050:	46bd      	mov	sp, r7
 8002052:	bdb0      	pop	{r4, r5, r7, pc}
 8002054:	20000498 	.word	0x20000498
 8002058:	20000494 	.word	0x20000494
 800205c:	2000049c 	.word	0x2000049c
 8002060:	20000004 	.word	0x20000004

08002064 <madgwick_ahrs_updateIMU>:

void madgwick_ahrs_updateIMU(AhrsSensor_t *sensor, Attitude_t *atti)
{
 8002064:	b5b0      	push	{r4, r5, r7, lr}
 8002066:	b098      	sub	sp, #96	; 0x60
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
  float recipNorm;
  float s0, s1, s2, s3;
  float qDot1, qDot2, qDot3, qDot4;
  float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2, _8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

  gx = sensor->wx;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	4ad1      	ldr	r2, [pc, #836]	; (80023b8 <madgwick_ahrs_updateIMU+0x354>)
 8002074:	6013      	str	r3, [r2, #0]
  gy = sensor->wy;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	691b      	ldr	r3, [r3, #16]
 800207a:	4ad0      	ldr	r2, [pc, #832]	; (80023bc <madgwick_ahrs_updateIMU+0x358>)
 800207c:	6013      	str	r3, [r2, #0]
  gz = sensor->wz;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	695b      	ldr	r3, [r3, #20]
 8002082:	4acf      	ldr	r2, [pc, #828]	; (80023c0 <madgwick_ahrs_updateIMU+0x35c>)
 8002084:	6013      	str	r3, [r2, #0]
  ax = sensor->ax;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4ace      	ldr	r2, [pc, #824]	; (80023c4 <madgwick_ahrs_updateIMU+0x360>)
 800208c:	6013      	str	r3, [r2, #0]

  az = sensor->az;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	4acd      	ldr	r2, [pc, #820]	; (80023c8 <madgwick_ahrs_updateIMU+0x364>)
 8002094:	6013      	str	r3, [r2, #0]
  mx = sensor->mx;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	699b      	ldr	r3, [r3, #24]
 800209a:	4acc      	ldr	r2, [pc, #816]	; (80023cc <madgwick_ahrs_updateIMU+0x368>)
 800209c:	6013      	str	r3, [r2, #0]
  my = sensor->my;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	69db      	ldr	r3, [r3, #28]
 80020a2:	4acb      	ldr	r2, [pc, #812]	; (80023d0 <madgwick_ahrs_updateIMU+0x36c>)
 80020a4:	6013      	str	r3, [r2, #0]
  mz = sensor->mz;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6a1b      	ldr	r3, [r3, #32]
 80020aa:	4aca      	ldr	r2, [pc, #808]	; (80023d4 <madgwick_ahrs_updateIMU+0x370>)
 80020ac:	6013      	str	r3, [r2, #0]

  // Rate of change of quaternion from gyroscope
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80020ae:	4bca      	ldr	r3, [pc, #808]	; (80023d8 <madgwick_ahrs_updateIMU+0x374>)
 80020b0:	edd3 7a00 	vldr	s15, [r3]
 80020b4:	eeb1 7a67 	vneg.f32	s14, s15
 80020b8:	4bbf      	ldr	r3, [pc, #764]	; (80023b8 <madgwick_ahrs_updateIMU+0x354>)
 80020ba:	edd3 7a00 	vldr	s15, [r3]
 80020be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020c2:	4bc6      	ldr	r3, [pc, #792]	; (80023dc <madgwick_ahrs_updateIMU+0x378>)
 80020c4:	edd3 6a00 	vldr	s13, [r3]
 80020c8:	4bbc      	ldr	r3, [pc, #752]	; (80023bc <madgwick_ahrs_updateIMU+0x358>)
 80020ca:	edd3 7a00 	vldr	s15, [r3]
 80020ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020d2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80020d6:	4bc2      	ldr	r3, [pc, #776]	; (80023e0 <madgwick_ahrs_updateIMU+0x37c>)
 80020d8:	edd3 6a00 	vldr	s13, [r3]
 80020dc:	4bb8      	ldr	r3, [pc, #736]	; (80023c0 <madgwick_ahrs_updateIMU+0x35c>)
 80020de:	edd3 7a00 	vldr	s15, [r3]
 80020e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020ea:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80020ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020f2:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80020f6:	4bbb      	ldr	r3, [pc, #748]	; (80023e4 <madgwick_ahrs_updateIMU+0x380>)
 80020f8:	ed93 7a00 	vldr	s14, [r3]
 80020fc:	4bae      	ldr	r3, [pc, #696]	; (80023b8 <madgwick_ahrs_updateIMU+0x354>)
 80020fe:	edd3 7a00 	vldr	s15, [r3]
 8002102:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002106:	4bb5      	ldr	r3, [pc, #724]	; (80023dc <madgwick_ahrs_updateIMU+0x378>)
 8002108:	edd3 6a00 	vldr	s13, [r3]
 800210c:	4bac      	ldr	r3, [pc, #688]	; (80023c0 <madgwick_ahrs_updateIMU+0x35c>)
 800210e:	edd3 7a00 	vldr	s15, [r3]
 8002112:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002116:	ee37 7a27 	vadd.f32	s14, s14, s15
 800211a:	4bb1      	ldr	r3, [pc, #708]	; (80023e0 <madgwick_ahrs_updateIMU+0x37c>)
 800211c:	edd3 6a00 	vldr	s13, [r3]
 8002120:	4ba6      	ldr	r3, [pc, #664]	; (80023bc <madgwick_ahrs_updateIMU+0x358>)
 8002122:	edd3 7a00 	vldr	s15, [r3]
 8002126:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800212a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800212e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002132:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002136:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
  qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 800213a:	4baa      	ldr	r3, [pc, #680]	; (80023e4 <madgwick_ahrs_updateIMU+0x380>)
 800213c:	ed93 7a00 	vldr	s14, [r3]
 8002140:	4b9e      	ldr	r3, [pc, #632]	; (80023bc <madgwick_ahrs_updateIMU+0x358>)
 8002142:	edd3 7a00 	vldr	s15, [r3]
 8002146:	ee27 7a27 	vmul.f32	s14, s14, s15
 800214a:	4ba3      	ldr	r3, [pc, #652]	; (80023d8 <madgwick_ahrs_updateIMU+0x374>)
 800214c:	edd3 6a00 	vldr	s13, [r3]
 8002150:	4b9b      	ldr	r3, [pc, #620]	; (80023c0 <madgwick_ahrs_updateIMU+0x35c>)
 8002152:	edd3 7a00 	vldr	s15, [r3]
 8002156:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800215a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800215e:	4ba0      	ldr	r3, [pc, #640]	; (80023e0 <madgwick_ahrs_updateIMU+0x37c>)
 8002160:	edd3 6a00 	vldr	s13, [r3]
 8002164:	4b94      	ldr	r3, [pc, #592]	; (80023b8 <madgwick_ahrs_updateIMU+0x354>)
 8002166:	edd3 7a00 	vldr	s15, [r3]
 800216a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800216e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002172:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002176:	ee67 7a87 	vmul.f32	s15, s15, s14
 800217a:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 800217e:	4b99      	ldr	r3, [pc, #612]	; (80023e4 <madgwick_ahrs_updateIMU+0x380>)
 8002180:	ed93 7a00 	vldr	s14, [r3]
 8002184:	4b8e      	ldr	r3, [pc, #568]	; (80023c0 <madgwick_ahrs_updateIMU+0x35c>)
 8002186:	edd3 7a00 	vldr	s15, [r3]
 800218a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800218e:	4b92      	ldr	r3, [pc, #584]	; (80023d8 <madgwick_ahrs_updateIMU+0x374>)
 8002190:	edd3 6a00 	vldr	s13, [r3]
 8002194:	4b89      	ldr	r3, [pc, #548]	; (80023bc <madgwick_ahrs_updateIMU+0x358>)
 8002196:	edd3 7a00 	vldr	s15, [r3]
 800219a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800219e:	ee37 7a27 	vadd.f32	s14, s14, s15
 80021a2:	4b8e      	ldr	r3, [pc, #568]	; (80023dc <madgwick_ahrs_updateIMU+0x378>)
 80021a4:	edd3 6a00 	vldr	s13, [r3]
 80021a8:	4b83      	ldr	r3, [pc, #524]	; (80023b8 <madgwick_ahrs_updateIMU+0x354>)
 80021aa:	edd3 7a00 	vldr	s15, [r3]
 80021ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021b6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80021ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021be:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50

  // Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
  if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f)))
 80021c2:	4b80      	ldr	r3, [pc, #512]	; (80023c4 <madgwick_ahrs_updateIMU+0x360>)
 80021c4:	edd3 7a00 	vldr	s15, [r3]
 80021c8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80021cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021d0:	d110      	bne.n	80021f4 <madgwick_ahrs_updateIMU+0x190>
 80021d2:	4b85      	ldr	r3, [pc, #532]	; (80023e8 <madgwick_ahrs_updateIMU+0x384>)
 80021d4:	edd3 7a00 	vldr	s15, [r3]
 80021d8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80021dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021e0:	d108      	bne.n	80021f4 <madgwick_ahrs_updateIMU+0x190>
 80021e2:	4b79      	ldr	r3, [pc, #484]	; (80023c8 <madgwick_ahrs_updateIMU+0x364>)
 80021e4:	edd3 7a00 	vldr	s15, [r3]
 80021e8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80021ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021f0:	f000 8213 	beq.w	800261a <madgwick_ahrs_updateIMU+0x5b6>
  {

    // Normalise accelerometer measurement
    recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 80021f4:	4b73      	ldr	r3, [pc, #460]	; (80023c4 <madgwick_ahrs_updateIMU+0x360>)
 80021f6:	ed93 7a00 	vldr	s14, [r3]
 80021fa:	4b72      	ldr	r3, [pc, #456]	; (80023c4 <madgwick_ahrs_updateIMU+0x360>)
 80021fc:	edd3 7a00 	vldr	s15, [r3]
 8002200:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002204:	4b78      	ldr	r3, [pc, #480]	; (80023e8 <madgwick_ahrs_updateIMU+0x384>)
 8002206:	edd3 6a00 	vldr	s13, [r3]
 800220a:	4b77      	ldr	r3, [pc, #476]	; (80023e8 <madgwick_ahrs_updateIMU+0x384>)
 800220c:	edd3 7a00 	vldr	s15, [r3]
 8002210:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002214:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002218:	4b6b      	ldr	r3, [pc, #428]	; (80023c8 <madgwick_ahrs_updateIMU+0x364>)
 800221a:	edd3 6a00 	vldr	s13, [r3]
 800221e:	4b6a      	ldr	r3, [pc, #424]	; (80023c8 <madgwick_ahrs_updateIMU+0x364>)
 8002220:	edd3 7a00 	vldr	s15, [r3]
 8002224:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002228:	ee77 7a27 	vadd.f32	s15, s14, s15
 800222c:	eeb0 0a67 	vmov.f32	s0, s15
 8002230:	f000 fb64 	bl	80028fc <invSqrt>
 8002234:	ed87 0a13 	vstr	s0, [r7, #76]	; 0x4c
    ax *= recipNorm;
 8002238:	4b62      	ldr	r3, [pc, #392]	; (80023c4 <madgwick_ahrs_updateIMU+0x360>)
 800223a:	ed93 7a00 	vldr	s14, [r3]
 800223e:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8002242:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002246:	4b5f      	ldr	r3, [pc, #380]	; (80023c4 <madgwick_ahrs_updateIMU+0x360>)
 8002248:	edc3 7a00 	vstr	s15, [r3]
    ay *= recipNorm;
 800224c:	4b66      	ldr	r3, [pc, #408]	; (80023e8 <madgwick_ahrs_updateIMU+0x384>)
 800224e:	ed93 7a00 	vldr	s14, [r3]
 8002252:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8002256:	ee67 7a27 	vmul.f32	s15, s14, s15
 800225a:	4b63      	ldr	r3, [pc, #396]	; (80023e8 <madgwick_ahrs_updateIMU+0x384>)
 800225c:	edc3 7a00 	vstr	s15, [r3]
    az *= recipNorm;
 8002260:	4b59      	ldr	r3, [pc, #356]	; (80023c8 <madgwick_ahrs_updateIMU+0x364>)
 8002262:	ed93 7a00 	vldr	s14, [r3]
 8002266:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800226a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800226e:	4b56      	ldr	r3, [pc, #344]	; (80023c8 <madgwick_ahrs_updateIMU+0x364>)
 8002270:	edc3 7a00 	vstr	s15, [r3]

    // Auxiliary variables to avoid repeated arithmetic
    _2q0 = 2.0f * q0;
 8002274:	4b5b      	ldr	r3, [pc, #364]	; (80023e4 <madgwick_ahrs_updateIMU+0x380>)
 8002276:	edd3 7a00 	vldr	s15, [r3]
 800227a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800227e:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    _2q1 = 2.0f * q1;
 8002282:	4b55      	ldr	r3, [pc, #340]	; (80023d8 <madgwick_ahrs_updateIMU+0x374>)
 8002284:	edd3 7a00 	vldr	s15, [r3]
 8002288:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800228c:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    _2q2 = 2.0f * q2;
 8002290:	4b52      	ldr	r3, [pc, #328]	; (80023dc <madgwick_ahrs_updateIMU+0x378>)
 8002292:	edd3 7a00 	vldr	s15, [r3]
 8002296:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800229a:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    _2q3 = 2.0f * q3;
 800229e:	4b50      	ldr	r3, [pc, #320]	; (80023e0 <madgwick_ahrs_updateIMU+0x37c>)
 80022a0:	edd3 7a00 	vldr	s15, [r3]
 80022a4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80022a8:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    _4q0 = 4.0f * q0;
 80022ac:	4b4d      	ldr	r3, [pc, #308]	; (80023e4 <madgwick_ahrs_updateIMU+0x380>)
 80022ae:	edd3 7a00 	vldr	s15, [r3]
 80022b2:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80022b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022ba:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
    _4q1 = 4.0f * q1;
 80022be:	4b46      	ldr	r3, [pc, #280]	; (80023d8 <madgwick_ahrs_updateIMU+0x374>)
 80022c0:	edd3 7a00 	vldr	s15, [r3]
 80022c4:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80022c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022cc:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
    _4q2 = 4.0f * q2;
 80022d0:	4b42      	ldr	r3, [pc, #264]	; (80023dc <madgwick_ahrs_updateIMU+0x378>)
 80022d2:	edd3 7a00 	vldr	s15, [r3]
 80022d6:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80022da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022de:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    _8q1 = 8.0f * q1;
 80022e2:	4b3d      	ldr	r3, [pc, #244]	; (80023d8 <madgwick_ahrs_updateIMU+0x374>)
 80022e4:	edd3 7a00 	vldr	s15, [r3]
 80022e8:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 80022ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022f0:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    _8q2 = 8.0f * q2;
 80022f4:	4b39      	ldr	r3, [pc, #228]	; (80023dc <madgwick_ahrs_updateIMU+0x378>)
 80022f6:	edd3 7a00 	vldr	s15, [r3]
 80022fa:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 80022fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002302:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    q0q0 = q0 * q0;
 8002306:	4b37      	ldr	r3, [pc, #220]	; (80023e4 <madgwick_ahrs_updateIMU+0x380>)
 8002308:	ed93 7a00 	vldr	s14, [r3]
 800230c:	4b35      	ldr	r3, [pc, #212]	; (80023e4 <madgwick_ahrs_updateIMU+0x380>)
 800230e:	edd3 7a00 	vldr	s15, [r3]
 8002312:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002316:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    q1q1 = q1 * q1;
 800231a:	4b2f      	ldr	r3, [pc, #188]	; (80023d8 <madgwick_ahrs_updateIMU+0x374>)
 800231c:	ed93 7a00 	vldr	s14, [r3]
 8002320:	4b2d      	ldr	r3, [pc, #180]	; (80023d8 <madgwick_ahrs_updateIMU+0x374>)
 8002322:	edd3 7a00 	vldr	s15, [r3]
 8002326:	ee67 7a27 	vmul.f32	s15, s14, s15
 800232a:	edc7 7a08 	vstr	s15, [r7, #32]
    q2q2 = q2 * q2;
 800232e:	4b2b      	ldr	r3, [pc, #172]	; (80023dc <madgwick_ahrs_updateIMU+0x378>)
 8002330:	ed93 7a00 	vldr	s14, [r3]
 8002334:	4b29      	ldr	r3, [pc, #164]	; (80023dc <madgwick_ahrs_updateIMU+0x378>)
 8002336:	edd3 7a00 	vldr	s15, [r3]
 800233a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800233e:	edc7 7a07 	vstr	s15, [r7, #28]
    q3q3 = q3 * q3;
 8002342:	4b27      	ldr	r3, [pc, #156]	; (80023e0 <madgwick_ahrs_updateIMU+0x37c>)
 8002344:	ed93 7a00 	vldr	s14, [r3]
 8002348:	4b25      	ldr	r3, [pc, #148]	; (80023e0 <madgwick_ahrs_updateIMU+0x37c>)
 800234a:	edd3 7a00 	vldr	s15, [r3]
 800234e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002352:	edc7 7a06 	vstr	s15, [r7, #24]

    // Gradient decent algorithm corrective step
    s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8002356:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 800235a:	edd7 7a07 	vldr	s15, [r7, #28]
 800235e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002362:	4b18      	ldr	r3, [pc, #96]	; (80023c4 <madgwick_ahrs_updateIMU+0x360>)
 8002364:	edd3 6a00 	vldr	s13, [r3]
 8002368:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800236c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002370:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002374:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8002378:	edd7 7a08 	vldr	s15, [r7, #32]
 800237c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002380:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002384:	4b18      	ldr	r3, [pc, #96]	; (80023e8 <madgwick_ahrs_updateIMU+0x384>)
 8002386:	edd3 6a00 	vldr	s13, [r3]
 800238a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800238e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002392:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002396:	edc7 7a05 	vstr	s15, [r7, #20]
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 800239a:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800239e:	edd7 7a06 	vldr	s15, [r7, #24]
 80023a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023a6:	4b07      	ldr	r3, [pc, #28]	; (80023c4 <madgwick_ahrs_updateIMU+0x360>)
 80023a8:	edd3 6a00 	vldr	s13, [r3]
 80023ac:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80023b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023b4:	e01a      	b.n	80023ec <madgwick_ahrs_updateIMU+0x388>
 80023b6:	bf00      	nop
 80023b8:	200004a0 	.word	0x200004a0
 80023bc:	200004a4 	.word	0x200004a4
 80023c0:	200004a8 	.word	0x200004a8
 80023c4:	200004ac 	.word	0x200004ac
 80023c8:	200004b4 	.word	0x200004b4
 80023cc:	200004b8 	.word	0x200004b8
 80023d0:	200004bc 	.word	0x200004bc
 80023d4:	200004c0 	.word	0x200004c0
 80023d8:	20000494 	.word	0x20000494
 80023dc:	20000498 	.word	0x20000498
 80023e0:	2000049c 	.word	0x2000049c
 80023e4:	20000004 	.word	0x20000004
 80023e8:	200004b0 	.word	0x200004b0
 80023ec:	ee37 7a67 	vsub.f32	s14, s14, s15
 80023f0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80023f4:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80023f8:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80023fc:	4be6      	ldr	r3, [pc, #920]	; (8002798 <madgwick_ahrs_updateIMU+0x734>)
 80023fe:	edd3 7a00 	vldr	s15, [r3]
 8002402:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002406:	ee37 7a27 	vadd.f32	s14, s14, s15
 800240a:	4be4      	ldr	r3, [pc, #912]	; (800279c <madgwick_ahrs_updateIMU+0x738>)
 800240c:	edd3 6a00 	vldr	s13, [r3]
 8002410:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002414:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002418:	ee37 7a67 	vsub.f32	s14, s14, s15
 800241c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002420:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002424:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8002428:	edd7 7a08 	vldr	s15, [r7, #32]
 800242c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002430:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002434:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8002438:	edd7 7a07 	vldr	s15, [r7, #28]
 800243c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002440:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002444:	4bd6      	ldr	r3, [pc, #856]	; (80027a0 <madgwick_ahrs_updateIMU+0x73c>)
 8002446:	edd3 6a00 	vldr	s13, [r3]
 800244a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800244e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002452:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002456:	edc7 7a04 	vstr	s15, [r7, #16]
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 800245a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800245e:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8002462:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002466:	4bcf      	ldr	r3, [pc, #828]	; (80027a4 <madgwick_ahrs_updateIMU+0x740>)
 8002468:	edd3 7a00 	vldr	s15, [r3]
 800246c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002470:	4bcd      	ldr	r3, [pc, #820]	; (80027a8 <madgwick_ahrs_updateIMU+0x744>)
 8002472:	edd3 6a00 	vldr	s13, [r3]
 8002476:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800247a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800247e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002482:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8002486:	edd7 7a06 	vldr	s15, [r7, #24]
 800248a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800248e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002492:	4bc2      	ldr	r3, [pc, #776]	; (800279c <madgwick_ahrs_updateIMU+0x738>)
 8002494:	edd3 6a00 	vldr	s13, [r3]
 8002498:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800249c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80024a4:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80024a8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80024ac:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 80024b0:	edd7 7a08 	vldr	s15, [r7, #32]
 80024b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024bc:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 80024c0:	edd7 7a07 	vldr	s15, [r7, #28]
 80024c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024cc:	4bb4      	ldr	r3, [pc, #720]	; (80027a0 <madgwick_ahrs_updateIMU+0x73c>)
 80024ce:	edd3 6a00 	vldr	s13, [r3]
 80024d2:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80024d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024de:	edc7 7a03 	vstr	s15, [r7, #12]
    s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 80024e2:	edd7 7a08 	vldr	s15, [r7, #32]
 80024e6:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80024ea:	ee27 7a87 	vmul.f32	s14, s15, s14
 80024ee:	4baf      	ldr	r3, [pc, #700]	; (80027ac <madgwick_ahrs_updateIMU+0x748>)
 80024f0:	edd3 7a00 	vldr	s15, [r3]
 80024f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024f8:	4bab      	ldr	r3, [pc, #684]	; (80027a8 <madgwick_ahrs_updateIMU+0x744>)
 80024fa:	edd3 6a00 	vldr	s13, [r3]
 80024fe:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002502:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002506:	ee37 7a67 	vsub.f32	s14, s14, s15
 800250a:	edd7 7a07 	vldr	s15, [r7, #28]
 800250e:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8002512:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002516:	4ba5      	ldr	r3, [pc, #660]	; (80027ac <madgwick_ahrs_updateIMU+0x748>)
 8002518:	edd3 7a00 	vldr	s15, [r3]
 800251c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002520:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002524:	4b9d      	ldr	r3, [pc, #628]	; (800279c <madgwick_ahrs_updateIMU+0x738>)
 8002526:	edd3 6a00 	vldr	s13, [r3]
 800252a:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800252e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002532:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002536:	edc7 7a02 	vstr	s15, [r7, #8]
    recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 800253a:	edd7 7a05 	vldr	s15, [r7, #20]
 800253e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002542:	edd7 7a04 	vldr	s15, [r7, #16]
 8002546:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800254a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800254e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002552:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002556:	ee37 7a27 	vadd.f32	s14, s14, s15
 800255a:	edd7 7a02 	vldr	s15, [r7, #8]
 800255e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002562:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002566:	eeb0 0a67 	vmov.f32	s0, s15
 800256a:	f000 f9c7 	bl	80028fc <invSqrt>
 800256e:	ed87 0a13 	vstr	s0, [r7, #76]	; 0x4c
    s0 *= recipNorm;
 8002572:	ed97 7a05 	vldr	s14, [r7, #20]
 8002576:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800257a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800257e:	edc7 7a05 	vstr	s15, [r7, #20]
    s1 *= recipNorm;
 8002582:	ed97 7a04 	vldr	s14, [r7, #16]
 8002586:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800258a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800258e:	edc7 7a04 	vstr	s15, [r7, #16]
    s2 *= recipNorm;
 8002592:	ed97 7a03 	vldr	s14, [r7, #12]
 8002596:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800259a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800259e:	edc7 7a03 	vstr	s15, [r7, #12]
    s3 *= recipNorm;
 80025a2:	ed97 7a02 	vldr	s14, [r7, #8]
 80025a6:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80025aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ae:	edc7 7a02 	vstr	s15, [r7, #8]

    // Apply feedback step
    qDot1 -= beta * s0;
 80025b2:	4b7f      	ldr	r3, [pc, #508]	; (80027b0 <madgwick_ahrs_updateIMU+0x74c>)
 80025b4:	ed93 7a00 	vldr	s14, [r3]
 80025b8:	edd7 7a05 	vldr	s15, [r7, #20]
 80025bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025c0:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80025c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025c8:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    qDot2 -= beta * s1;
 80025cc:	4b78      	ldr	r3, [pc, #480]	; (80027b0 <madgwick_ahrs_updateIMU+0x74c>)
 80025ce:	ed93 7a00 	vldr	s14, [r3]
 80025d2:	edd7 7a04 	vldr	s15, [r7, #16]
 80025d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025da:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80025de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025e2:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    qDot3 -= beta * s2;
 80025e6:	4b72      	ldr	r3, [pc, #456]	; (80027b0 <madgwick_ahrs_updateIMU+0x74c>)
 80025e8:	ed93 7a00 	vldr	s14, [r3]
 80025ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80025f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025f4:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80025f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025fc:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    qDot4 -= beta * s3;
 8002600:	4b6b      	ldr	r3, [pc, #428]	; (80027b0 <madgwick_ahrs_updateIMU+0x74c>)
 8002602:	ed93 7a00 	vldr	s14, [r3]
 8002606:	edd7 7a02 	vldr	s15, [r7, #8]
 800260a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800260e:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8002612:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002616:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
  }

  // Integrate rate of change of quaternion to yield quaternion
  q0 += qDot1 * (1.0f / sampleFreq);
 800261a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800261e:	ed9f 7a65 	vldr	s14, [pc, #404]	; 80027b4 <madgwick_ahrs_updateIMU+0x750>
 8002622:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002626:	4b64      	ldr	r3, [pc, #400]	; (80027b8 <madgwick_ahrs_updateIMU+0x754>)
 8002628:	edd3 7a00 	vldr	s15, [r3]
 800262c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002630:	4b61      	ldr	r3, [pc, #388]	; (80027b8 <madgwick_ahrs_updateIMU+0x754>)
 8002632:	edc3 7a00 	vstr	s15, [r3]
  q1 += qDot2 * (1.0f / sampleFreq);
 8002636:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800263a:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 80027b4 <madgwick_ahrs_updateIMU+0x750>
 800263e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002642:	4b55      	ldr	r3, [pc, #340]	; (8002798 <madgwick_ahrs_updateIMU+0x734>)
 8002644:	edd3 7a00 	vldr	s15, [r3]
 8002648:	ee77 7a27 	vadd.f32	s15, s14, s15
 800264c:	4b52      	ldr	r3, [pc, #328]	; (8002798 <madgwick_ahrs_updateIMU+0x734>)
 800264e:	edc3 7a00 	vstr	s15, [r3]
  q2 += qDot3 * (1.0f / sampleFreq);
 8002652:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8002656:	ed9f 7a57 	vldr	s14, [pc, #348]	; 80027b4 <madgwick_ahrs_updateIMU+0x750>
 800265a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800265e:	4b51      	ldr	r3, [pc, #324]	; (80027a4 <madgwick_ahrs_updateIMU+0x740>)
 8002660:	edd3 7a00 	vldr	s15, [r3]
 8002664:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002668:	4b4e      	ldr	r3, [pc, #312]	; (80027a4 <madgwick_ahrs_updateIMU+0x740>)
 800266a:	edc3 7a00 	vstr	s15, [r3]
  q3 += qDot4 * (1.0f / sampleFreq);
 800266e:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8002672:	ed9f 7a50 	vldr	s14, [pc, #320]	; 80027b4 <madgwick_ahrs_updateIMU+0x750>
 8002676:	ee27 7a87 	vmul.f32	s14, s15, s14
 800267a:	4b4c      	ldr	r3, [pc, #304]	; (80027ac <madgwick_ahrs_updateIMU+0x748>)
 800267c:	edd3 7a00 	vldr	s15, [r3]
 8002680:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002684:	4b49      	ldr	r3, [pc, #292]	; (80027ac <madgwick_ahrs_updateIMU+0x748>)
 8002686:	edc3 7a00 	vstr	s15, [r3]

  // Normalise quaternion
  recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 800268a:	4b4b      	ldr	r3, [pc, #300]	; (80027b8 <madgwick_ahrs_updateIMU+0x754>)
 800268c:	ed93 7a00 	vldr	s14, [r3]
 8002690:	4b49      	ldr	r3, [pc, #292]	; (80027b8 <madgwick_ahrs_updateIMU+0x754>)
 8002692:	edd3 7a00 	vldr	s15, [r3]
 8002696:	ee27 7a27 	vmul.f32	s14, s14, s15
 800269a:	4b3f      	ldr	r3, [pc, #252]	; (8002798 <madgwick_ahrs_updateIMU+0x734>)
 800269c:	edd3 6a00 	vldr	s13, [r3]
 80026a0:	4b3d      	ldr	r3, [pc, #244]	; (8002798 <madgwick_ahrs_updateIMU+0x734>)
 80026a2:	edd3 7a00 	vldr	s15, [r3]
 80026a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026ae:	4b3d      	ldr	r3, [pc, #244]	; (80027a4 <madgwick_ahrs_updateIMU+0x740>)
 80026b0:	edd3 6a00 	vldr	s13, [r3]
 80026b4:	4b3b      	ldr	r3, [pc, #236]	; (80027a4 <madgwick_ahrs_updateIMU+0x740>)
 80026b6:	edd3 7a00 	vldr	s15, [r3]
 80026ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026be:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026c2:	4b3a      	ldr	r3, [pc, #232]	; (80027ac <madgwick_ahrs_updateIMU+0x748>)
 80026c4:	edd3 6a00 	vldr	s13, [r3]
 80026c8:	4b38      	ldr	r3, [pc, #224]	; (80027ac <madgwick_ahrs_updateIMU+0x748>)
 80026ca:	edd3 7a00 	vldr	s15, [r3]
 80026ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026d6:	eeb0 0a67 	vmov.f32	s0, s15
 80026da:	f000 f90f 	bl	80028fc <invSqrt>
 80026de:	ed87 0a13 	vstr	s0, [r7, #76]	; 0x4c
  q0 *= recipNorm;
 80026e2:	4b35      	ldr	r3, [pc, #212]	; (80027b8 <madgwick_ahrs_updateIMU+0x754>)
 80026e4:	ed93 7a00 	vldr	s14, [r3]
 80026e8:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80026ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026f0:	4b31      	ldr	r3, [pc, #196]	; (80027b8 <madgwick_ahrs_updateIMU+0x754>)
 80026f2:	edc3 7a00 	vstr	s15, [r3]
  q1 *= recipNorm;
 80026f6:	4b28      	ldr	r3, [pc, #160]	; (8002798 <madgwick_ahrs_updateIMU+0x734>)
 80026f8:	ed93 7a00 	vldr	s14, [r3]
 80026fc:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8002700:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002704:	4b24      	ldr	r3, [pc, #144]	; (8002798 <madgwick_ahrs_updateIMU+0x734>)
 8002706:	edc3 7a00 	vstr	s15, [r3]
  q2 *= recipNorm;
 800270a:	4b26      	ldr	r3, [pc, #152]	; (80027a4 <madgwick_ahrs_updateIMU+0x740>)
 800270c:	ed93 7a00 	vldr	s14, [r3]
 8002710:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8002714:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002718:	4b22      	ldr	r3, [pc, #136]	; (80027a4 <madgwick_ahrs_updateIMU+0x740>)
 800271a:	edc3 7a00 	vstr	s15, [r3]
  q3 *= recipNorm;
 800271e:	4b23      	ldr	r3, [pc, #140]	; (80027ac <madgwick_ahrs_updateIMU+0x748>)
 8002720:	ed93 7a00 	vldr	s14, [r3]
 8002724:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8002728:	ee67 7a27 	vmul.f32	s15, s14, s15
 800272c:	4b1f      	ldr	r3, [pc, #124]	; (80027ac <madgwick_ahrs_updateIMU+0x748>)
 800272e:	edc3 7a00 	vstr	s15, [r3]

  atti->roll = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2 * q2 + 1); // roll     -pi----pi
 8002732:	4b1c      	ldr	r3, [pc, #112]	; (80027a4 <madgwick_ahrs_updateIMU+0x740>)
 8002734:	edd3 7a00 	vldr	s15, [r3]
 8002738:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800273c:	4b1b      	ldr	r3, [pc, #108]	; (80027ac <madgwick_ahrs_updateIMU+0x748>)
 800273e:	edd3 7a00 	vldr	s15, [r3]
 8002742:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002746:	4b1c      	ldr	r3, [pc, #112]	; (80027b8 <madgwick_ahrs_updateIMU+0x754>)
 8002748:	edd3 7a00 	vldr	s15, [r3]
 800274c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002750:	4b11      	ldr	r3, [pc, #68]	; (8002798 <madgwick_ahrs_updateIMU+0x734>)
 8002752:	edd3 7a00 	vldr	s15, [r3]
 8002756:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800275a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800275e:	ee17 0a90 	vmov	r0, s15
 8002762:	f7fd fef1 	bl	8000548 <__aeabi_f2d>
 8002766:	4604      	mov	r4, r0
 8002768:	460d      	mov	r5, r1
 800276a:	4b0b      	ldr	r3, [pc, #44]	; (8002798 <madgwick_ahrs_updateIMU+0x734>)
 800276c:	edd3 7a00 	vldr	s15, [r3]
 8002770:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8002774:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002778:	4b07      	ldr	r3, [pc, #28]	; (8002798 <madgwick_ahrs_updateIMU+0x734>)
 800277a:	edd3 7a00 	vldr	s15, [r3]
 800277e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002782:	4b08      	ldr	r3, [pc, #32]	; (80027a4 <madgwick_ahrs_updateIMU+0x740>)
 8002784:	edd3 7a00 	vldr	s15, [r3]
 8002788:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800278c:	4b05      	ldr	r3, [pc, #20]	; (80027a4 <madgwick_ahrs_updateIMU+0x740>)
 800278e:	edd3 7a00 	vldr	s15, [r3]
 8002792:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002796:	e011      	b.n	80027bc <madgwick_ahrs_updateIMU+0x758>
 8002798:	20000494 	.word	0x20000494
 800279c:	200004b0 	.word	0x200004b0
 80027a0:	200004b4 	.word	0x200004b4
 80027a4:	20000498 	.word	0x20000498
 80027a8:	200004ac 	.word	0x200004ac
 80027ac:	2000049c 	.word	0x2000049c
 80027b0:	20000000 	.word	0x20000000
 80027b4:	3a83126f 	.word	0x3a83126f
 80027b8:	20000004 	.word	0x20000004
 80027bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027c0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80027c4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80027c8:	ee17 0a90 	vmov	r0, s15
 80027cc:	f7fd febc 	bl	8000548 <__aeabi_f2d>
 80027d0:	4602      	mov	r2, r0
 80027d2:	460b      	mov	r3, r1
 80027d4:	ec43 2b11 	vmov	d1, r2, r3
 80027d8:	ec45 4b10 	vmov	d0, r4, r5
 80027dc:	f012 fe0a 	bl	80153f4 <atan2>
 80027e0:	ec53 2b10 	vmov	r2, r3, d0
 80027e4:	4610      	mov	r0, r2
 80027e6:	4619      	mov	r1, r3
 80027e8:	f7fe f9de 	bl	8000ba8 <__aeabi_d2f>
 80027ec:	4602      	mov	r2, r0
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	601a      	str	r2, [r3, #0]
  atti->pitch = asin(-2 * q1 * q3 + 2 * q0 * q2);                                // pitch    -pi/2----pi/2
 80027f2:	4b3e      	ldr	r3, [pc, #248]	; (80028ec <madgwick_ahrs_updateIMU+0x888>)
 80027f4:	edd3 7a00 	vldr	s15, [r3]
 80027f8:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 80027fc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002800:	4b3b      	ldr	r3, [pc, #236]	; (80028f0 <madgwick_ahrs_updateIMU+0x88c>)
 8002802:	edd3 7a00 	vldr	s15, [r3]
 8002806:	ee27 7a27 	vmul.f32	s14, s14, s15
 800280a:	4b3a      	ldr	r3, [pc, #232]	; (80028f4 <madgwick_ahrs_updateIMU+0x890>)
 800280c:	edd3 7a00 	vldr	s15, [r3]
 8002810:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002814:	4b38      	ldr	r3, [pc, #224]	; (80028f8 <madgwick_ahrs_updateIMU+0x894>)
 8002816:	edd3 7a00 	vldr	s15, [r3]
 800281a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800281e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002822:	ee17 0a90 	vmov	r0, s15
 8002826:	f7fd fe8f 	bl	8000548 <__aeabi_f2d>
 800282a:	4602      	mov	r2, r0
 800282c:	460b      	mov	r3, r1
 800282e:	ec43 2b10 	vmov	d0, r2, r3
 8002832:	f012 fda5 	bl	8015380 <asin>
 8002836:	ec53 2b10 	vmov	r2, r3, d0
 800283a:	4610      	mov	r0, r2
 800283c:	4619      	mov	r1, r3
 800283e:	f7fe f9b3 	bl	8000ba8 <__aeabi_d2f>
 8002842:	4602      	mov	r2, r0
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	605a      	str	r2, [r3, #4]
  atti->yaw = atan2(2 * q1 * q2 + 2 * q0 * q3, -2 * q2 * q2 - 2 * q3 * q3 + 1);  // yaw      -pi----pi
 8002848:	4b28      	ldr	r3, [pc, #160]	; (80028ec <madgwick_ahrs_updateIMU+0x888>)
 800284a:	edd3 7a00 	vldr	s15, [r3]
 800284e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002852:	4b29      	ldr	r3, [pc, #164]	; (80028f8 <madgwick_ahrs_updateIMU+0x894>)
 8002854:	edd3 7a00 	vldr	s15, [r3]
 8002858:	ee27 7a27 	vmul.f32	s14, s14, s15
 800285c:	4b25      	ldr	r3, [pc, #148]	; (80028f4 <madgwick_ahrs_updateIMU+0x890>)
 800285e:	edd3 7a00 	vldr	s15, [r3]
 8002862:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002866:	4b22      	ldr	r3, [pc, #136]	; (80028f0 <madgwick_ahrs_updateIMU+0x88c>)
 8002868:	edd3 7a00 	vldr	s15, [r3]
 800286c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002870:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002874:	ee17 0a90 	vmov	r0, s15
 8002878:	f7fd fe66 	bl	8000548 <__aeabi_f2d>
 800287c:	4604      	mov	r4, r0
 800287e:	460d      	mov	r5, r1
 8002880:	4b1d      	ldr	r3, [pc, #116]	; (80028f8 <madgwick_ahrs_updateIMU+0x894>)
 8002882:	edd3 7a00 	vldr	s15, [r3]
 8002886:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 800288a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800288e:	4b1a      	ldr	r3, [pc, #104]	; (80028f8 <madgwick_ahrs_updateIMU+0x894>)
 8002890:	edd3 7a00 	vldr	s15, [r3]
 8002894:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002898:	4b15      	ldr	r3, [pc, #84]	; (80028f0 <madgwick_ahrs_updateIMU+0x88c>)
 800289a:	edd3 7a00 	vldr	s15, [r3]
 800289e:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80028a2:	4b13      	ldr	r3, [pc, #76]	; (80028f0 <madgwick_ahrs_updateIMU+0x88c>)
 80028a4:	edd3 7a00 	vldr	s15, [r3]
 80028a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028b0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80028b4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80028b8:	ee17 0a90 	vmov	r0, s15
 80028bc:	f7fd fe44 	bl	8000548 <__aeabi_f2d>
 80028c0:	4602      	mov	r2, r0
 80028c2:	460b      	mov	r3, r1
 80028c4:	ec43 2b11 	vmov	d1, r2, r3
 80028c8:	ec45 4b10 	vmov	d0, r4, r5
 80028cc:	f012 fd92 	bl	80153f4 <atan2>
 80028d0:	ec53 2b10 	vmov	r2, r3, d0
 80028d4:	4610      	mov	r0, r2
 80028d6:	4619      	mov	r1, r3
 80028d8:	f7fe f966 	bl	8000ba8 <__aeabi_d2f>
 80028dc:	4602      	mov	r2, r0
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	609a      	str	r2, [r3, #8]
}
 80028e2:	bf00      	nop
 80028e4:	3760      	adds	r7, #96	; 0x60
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bdb0      	pop	{r4, r5, r7, pc}
 80028ea:	bf00      	nop
 80028ec:	20000494 	.word	0x20000494
 80028f0:	2000049c 	.word	0x2000049c
 80028f4:	20000004 	.word	0x20000004
 80028f8:	20000498 	.word	0x20000498

080028fc <invSqrt>:
               sizeof(long) must be 4 bytes.
  * @param[in] input:x
  * @retval    1/Sqrt(x)
  */
float invSqrt(float x)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b087      	sub	sp, #28
 8002900:	af00      	add	r7, sp, #0
 8002902:	ed87 0a01 	vstr	s0, [r7, #4]
  float halfx = 0.5f * x;
 8002906:	edd7 7a01 	vldr	s15, [r7, #4]
 800290a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800290e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002912:	edc7 7a05 	vstr	s15, [r7, #20]
  float y = x;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	613b      	str	r3, [r7, #16]
  long i = *(long *)&y;
 800291a:	f107 0310 	add.w	r3, r7, #16
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	60fb      	str	r3, [r7, #12]
  i = 0x5f3759df - (i >> 1);
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	105a      	asrs	r2, r3, #1
 8002926:	4b12      	ldr	r3, [pc, #72]	; (8002970 <invSqrt+0x74>)
 8002928:	1a9b      	subs	r3, r3, r2
 800292a:	60fb      	str	r3, [r7, #12]
  y = *(float *)&i;
 800292c:	f107 030c 	add.w	r3, r7, #12
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	613b      	str	r3, [r7, #16]
  y = y * (1.5f - (halfx * y * y));
 8002934:	ed97 7a04 	vldr	s14, [r7, #16]
 8002938:	edd7 7a05 	vldr	s15, [r7, #20]
 800293c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002940:	edd7 7a04 	vldr	s15, [r7, #16]
 8002944:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002948:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 800294c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002950:	edd7 7a04 	vldr	s15, [r7, #16]
 8002954:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002958:	edc7 7a04 	vstr	s15, [r7, #16]
  return y;
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	ee07 3a90 	vmov	s15, r3
}
 8002962:	eeb0 0a67 	vmov.f32	s0, s15
 8002966:	371c      	adds	r7, #28
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr
 8002970:	5f3759df 	.word	0x5f3759df

08002974 <Get_CRC8_Check_Sum>:
0x74, 0x2a, 0xc8, 0x96, 0x15, 0x4b, 0xa9, 0xf7, 0xb6, 0xe8, 0x0a, 0x54, 0xd7, 0x89, 0x6b, 0x35,
};


unsigned char Get_CRC8_Check_Sum(unsigned char *pchMessage,unsigned int dwLength,unsigned char ucCRC8)
{
 8002974:	b480      	push	{r7}
 8002976:	b087      	sub	sp, #28
 8002978:	af00      	add	r7, sp, #0
 800297a:	60f8      	str	r0, [r7, #12]
 800297c:	60b9      	str	r1, [r7, #8]
 800297e:	4613      	mov	r3, r2
 8002980:	71fb      	strb	r3, [r7, #7]
	unsigned char ucIndex;
	while (dwLength--)
 8002982:	e00a      	b.n	800299a <Get_CRC8_Check_Sum+0x26>
	{
		ucIndex = ucCRC8^(*pchMessage++);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	1c5a      	adds	r2, r3, #1
 8002988:	60fa      	str	r2, [r7, #12]
 800298a:	781a      	ldrb	r2, [r3, #0]
 800298c:	79fb      	ldrb	r3, [r7, #7]
 800298e:	4053      	eors	r3, r2
 8002990:	75fb      	strb	r3, [r7, #23]
		ucCRC8 = CRC8_TAB[ucIndex];
 8002992:	7dfb      	ldrb	r3, [r7, #23]
 8002994:	4a07      	ldr	r2, [pc, #28]	; (80029b4 <Get_CRC8_Check_Sum+0x40>)
 8002996:	5cd3      	ldrb	r3, [r2, r3]
 8002998:	71fb      	strb	r3, [r7, #7]
	while (dwLength--)
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	1e5a      	subs	r2, r3, #1
 800299e:	60ba      	str	r2, [r7, #8]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d1ef      	bne.n	8002984 <Get_CRC8_Check_Sum+0x10>
	}
	return(ucCRC8);
 80029a4:	79fb      	ldrb	r3, [r7, #7]
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	371c      	adds	r7, #28
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	080160c8 	.word	0x080160c8

080029b8 <Verify_CRC8_Check_Sum>:
** Descriptions: CRC8 Verify function
** Input: Data to Verify,Stream length = Data + checksum
** Output: True or False (CRC Verify Result)
*/
unsigned int Verify_CRC8_Check_Sum(unsigned char *pchMessage, unsigned int dwLength)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	6039      	str	r1, [r7, #0]
	unsigned char ucExpected = 0;
 80029c2:	2300      	movs	r3, #0
 80029c4:	73fb      	strb	r3, [r7, #15]
	if ((pchMessage == 0) || (dwLength <= 2)) return 0;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d002      	beq.n	80029d2 <Verify_CRC8_Check_Sum+0x1a>
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	2b02      	cmp	r3, #2
 80029d0:	d801      	bhi.n	80029d6 <Verify_CRC8_Check_Sum+0x1e>
 80029d2:	2300      	movs	r3, #0
 80029d4:	e013      	b.n	80029fe <Verify_CRC8_Check_Sum+0x46>
		ucExpected = Get_CRC8_Check_Sum (pchMessage, dwLength-1, CRC8_INIT);
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	3b01      	subs	r3, #1
 80029da:	22ff      	movs	r2, #255	; 0xff
 80029dc:	4619      	mov	r1, r3
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f7ff ffc8 	bl	8002974 <Get_CRC8_Check_Sum>
 80029e4:	4603      	mov	r3, r0
 80029e6:	73fb      	strb	r3, [r7, #15]
	return ( ucExpected == pchMessage[dwLength-1] );
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	3b01      	subs	r3, #1
 80029ec:	687a      	ldr	r2, [r7, #4]
 80029ee:	4413      	add	r3, r2
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	7bfa      	ldrb	r2, [r7, #15]
 80029f4:	429a      	cmp	r2, r3
 80029f6:	bf0c      	ite	eq
 80029f8:	2301      	moveq	r3, #1
 80029fa:	2300      	movne	r3, #0
 80029fc:	b2db      	uxtb	r3, r3
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3710      	adds	r7, #16
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}

08002a06 <queueM_init>:
#include "string.h"

/* Since we have multiple can comm works in the future , there is necessity that apply
 * FIFO Queue management of our CAN2 data pool. */
/***************************** CAN COMM QUEUE ************************************/
void queueM_init(QueueManage_t *qm){
 8002a06:	b480      	push	{r7}
 8002a08:	b083      	sub	sp, #12
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	6078      	str	r0, [r7, #4]
	qm->head = 0;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2200      	movs	r2, #0
 8002a12:	801a      	strh	r2, [r3, #0]
	qm->tail = 0;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	805a      	strh	r2, [r3, #2]
}
 8002a1a:	bf00      	nop
 8002a1c:	370c      	adds	r7, #12
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a24:	4770      	bx	lr
	...

08002a28 <enqueueCanMessage>:
  * @brief     can comms enqueue
  * @param[in] header: can type header
  * @param[in] data: the data would be transmitted
  * @retval    None
  */
void enqueueCanMessage(CAN_TxHeaderTypeDef* header, CanMessage_t *canQueue, QueueManage_t *qm, uint8_t *data){
 8002a28:	b5b0      	push	{r4, r5, r7, lr}
 8002a2a:	b084      	sub	sp, #16
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	607a      	str	r2, [r7, #4]
 8002a34:	603b      	str	r3, [r7, #0]
    if ((qm->tail + 1) % QUEUE_SIZE == qm->head)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002a3c:	1c5a      	adds	r2, r3, #1
 8002a3e:	4b21      	ldr	r3, [pc, #132]	; (8002ac4 <enqueueCanMessage+0x9c>)
 8002a40:	fb83 1302 	smull	r1, r3, r3, r2
 8002a44:	1199      	asrs	r1, r3, #6
 8002a46:	17d3      	asrs	r3, r2, #31
 8002a48:	1acb      	subs	r3, r1, r3
 8002a4a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002a4e:	fb01 f303 	mul.w	r3, r1, r3
 8002a52:	1ad3      	subs	r3, r2, r3
 8002a54:	687a      	ldr	r2, [r7, #4]
 8002a56:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d02d      	beq.n	8002aba <enqueueCanMessage+0x92>
    {
        /* Queue is full, cannot enqueue message */
        return;
    }
    /* follow fifo rules */
    canQueue[qm->tail].header = *header;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002a64:	015b      	lsls	r3, r3, #5
 8002a66:	68ba      	ldr	r2, [r7, #8]
 8002a68:	441a      	add	r2, r3
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	4614      	mov	r4, r2
 8002a6e:	461d      	mov	r5, r3
 8002a70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a74:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002a78:	e884 0003 	stmia.w	r4, {r0, r1}
    memcpy(canQueue[qm->tail].data, data, 8);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002a82:	015b      	lsls	r3, r3, #5
 8002a84:	68ba      	ldr	r2, [r7, #8]
 8002a86:	4413      	add	r3, r2
 8002a88:	3318      	adds	r3, #24
 8002a8a:	2208      	movs	r2, #8
 8002a8c:	6839      	ldr	r1, [r7, #0]
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f00f ffcc 	bl	8012a2c <memcpy>
    /* tail ++ */
    qm->tail = (qm->tail + 1) % QUEUE_SIZE;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	4a09      	ldr	r2, [pc, #36]	; (8002ac4 <enqueueCanMessage+0x9c>)
 8002a9e:	fb82 1203 	smull	r1, r2, r2, r3
 8002aa2:	1191      	asrs	r1, r2, #6
 8002aa4:	17da      	asrs	r2, r3, #31
 8002aa6:	1a8a      	subs	r2, r1, r2
 8002aa8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002aac:	fb01 f202 	mul.w	r2, r1, r2
 8002ab0:	1a9a      	subs	r2, r3, r2
 8002ab2:	b212      	sxth	r2, r2
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	805a      	strh	r2, [r3, #2]
 8002ab8:	e000      	b.n	8002abc <enqueueCanMessage+0x94>
        return;
 8002aba:	bf00      	nop
}
 8002abc:	3710      	adds	r7, #16
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bdb0      	pop	{r4, r5, r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	10624dd3 	.word	0x10624dd3

08002ac8 <sendNextCanMessage>:
/**
  * @brief     can comm send data from queue
  * @param[in] header: can type header
  * @retval    None
  */
void sendNextCanMessage(CAN_HandleTypeDef* hcan, CanMessage_t *canQueue, QueueManage_t *qm){
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b086      	sub	sp, #24
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	60f8      	str	r0, [r7, #12]
 8002ad0:	60b9      	str	r1, [r7, #8]
 8002ad2:	607a      	str	r2, [r7, #4]
    if (qm->head == qm->tail)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d02b      	beq.n	8002b3c <sendNextCanMessage+0x74>
    {
        /* Queue is empty, nothing to send */
        return;
    }
    uint32_t mailbox;
    HAL_StatusTypeDef status = HAL_CAN_AddTxMessage(hcan, &(canQueue[qm->head].header), canQueue[qm->head].data, &mailbox);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002aea:	015b      	lsls	r3, r3, #5
 8002aec:	68ba      	ldr	r2, [r7, #8]
 8002aee:	4413      	add	r3, r2
 8002af0:	4619      	mov	r1, r3
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002af8:	015b      	lsls	r3, r3, #5
 8002afa:	68ba      	ldr	r2, [r7, #8]
 8002afc:	4413      	add	r3, r2
 8002afe:	f103 0218 	add.w	r2, r3, #24
 8002b02:	f107 0310 	add.w	r3, r7, #16
 8002b06:	68f8      	ldr	r0, [r7, #12]
 8002b08:	f008 fb40 	bl	800b18c <HAL_CAN_AddTxMessage>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	75fb      	strb	r3, [r7, #23]
    if (status == HAL_OK)
 8002b10:	7dfb      	ldrb	r3, [r7, #23]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d113      	bne.n	8002b3e <sendNextCanMessage+0x76>
    {
        /* Message has been added to the mailbox successfully, remove it from the queue */
    	qm->head = (qm->head + 1) % QUEUE_SIZE;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b1c:	3301      	adds	r3, #1
 8002b1e:	4a09      	ldr	r2, [pc, #36]	; (8002b44 <sendNextCanMessage+0x7c>)
 8002b20:	fb82 1203 	smull	r1, r2, r2, r3
 8002b24:	1191      	asrs	r1, r2, #6
 8002b26:	17da      	asrs	r2, r3, #31
 8002b28:	1a8a      	subs	r2, r1, r2
 8002b2a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002b2e:	fb01 f202 	mul.w	r2, r1, r2
 8002b32:	1a9a      	subs	r2, r3, r2
 8002b34:	b212      	sxth	r2, r2
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	801a      	strh	r2, [r3, #0]
 8002b3a:	e000      	b.n	8002b3e <sendNextCanMessage+0x76>
        return;
 8002b3c:	bf00      	nop
    }
}
 8002b3e:	3718      	adds	r7, #24
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	10624dd3 	.word	0x10624dd3

08002b48 <ff_param_init>:
/**
  * @brief    feed forward control init
  * @param[in] ff: pointer to feed forward control struct
  * @param[in] kf: ff_gain value
  */
void ff_param_init(FeedForward_t *ff, float kf){
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	ed87 0a00 	vstr	s0, [r7]
	ff->ff_gain = kf;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	683a      	ldr	r2, [r7, #0]
 8002b58:	601a      	str	r2, [r3, #0]
	ff->last_input = 0;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	f04f 0200 	mov.w	r2, #0
 8002b60:	605a      	str	r2, [r3, #4]
	ff->output = 0;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	f04f 0200 	mov.w	r2, #0
 8002b68:	609a      	str	r2, [r3, #8]
}
 8002b6a:	bf00      	nop
 8002b6c:	370c      	adds	r7, #12
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b74:	4770      	bx	lr

08002b76 <feedforward>:
  * @retval    feedforwad prediction value
  *
  * Understanding: Gff(S) = 1 / (Gc_fb(s))
  *
  */
float feedforward(FeedForward_t *ff, float input){
 8002b76:	b480      	push	{r7}
 8002b78:	b083      	sub	sp, #12
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	6078      	str	r0, [r7, #4]
 8002b7e:	ed87 0a00 	vstr	s0, [r7]
	ff->output = (input - ff->last_input) * ff->ff_gain + input;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	edd3 7a01 	vldr	s15, [r3, #4]
 8002b88:	ed97 7a00 	vldr	s14, [r7]
 8002b8c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	edd3 7a00 	vldr	s15, [r3]
 8002b96:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b9a:	edd7 7a00 	vldr	s15, [r7]
 8002b9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	edc3 7a02 	vstr	s15, [r3, #8]
	ff->last_input = input;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	683a      	ldr	r2, [r7, #0]
 8002bac:	605a      	str	r2, [r3, #4]
	return ff->output;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	ee07 3a90 	vmov	s15, r3
}
 8002bb6:	eeb0 0a67 	vmov.f32	s0, s15
 8002bba:	370c      	adds	r7, #12
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr

08002bc4 <pid_param_init>:

/**
  * @brief  pid parameters initialization
  * @retval None
  */
void pid_param_init(PID_t *pid, int32_t max_out, float max_i_out, float max_err, float kp, float ki, float kd){
 8002bc4:	b480      	push	{r7}
 8002bc6:	b089      	sub	sp, #36	; 0x24
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	61f8      	str	r0, [r7, #28]
 8002bcc:	61b9      	str	r1, [r7, #24]
 8002bce:	ed87 0a05 	vstr	s0, [r7, #20]
 8002bd2:	edc7 0a04 	vstr	s1, [r7, #16]
 8002bd6:	ed87 1a03 	vstr	s2, [r7, #12]
 8002bda:	edc7 1a02 	vstr	s3, [r7, #8]
 8002bde:	ed87 2a01 	vstr	s4, [r7, #4]
	pid->kp = kp;
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	68fa      	ldr	r2, [r7, #12]
 8002be6:	601a      	str	r2, [r3, #0]
	pid->ki = ki;
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	68ba      	ldr	r2, [r7, #8]
 8002bec:	605a      	str	r2, [r3, #4]
	pid->kd = kd;
 8002bee:	69fb      	ldr	r3, [r7, #28]
 8002bf0:	687a      	ldr	r2, [r7, #4]
 8002bf2:	609a      	str	r2, [r3, #8]

	pid->max_out = max_out;
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	ee07 3a90 	vmov	s15, r3
 8002bfa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	pid->max_i_out = max_i_out;
 8002c04:	69fb      	ldr	r3, [r7, #28]
 8002c06:	697a      	ldr	r2, [r7, #20]
 8002c08:	635a      	str	r2, [r3, #52]	; 0x34
	pid->max_err = max_err;
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	693a      	ldr	r2, [r7, #16]
 8002c0e:	631a      	str	r2, [r3, #48]	; 0x30

	pid->err = 0;
 8002c10:	69fb      	ldr	r3, [r7, #28]
 8002c12:	f04f 0200 	mov.w	r2, #0
 8002c16:	615a      	str	r2, [r3, #20]
	pid->last_err = 0;
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	f04f 0200 	mov.w	r2, #0
 8002c1e:	619a      	str	r2, [r3, #24]
	pid->llast_err = 0;
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	f04f 0200 	mov.w	r2, #0
 8002c26:	61da      	str	r2, [r3, #28]

	pid->total_out = 0;
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	f04f 0200 	mov.w	r2, #0
 8002c2e:	639a      	str	r2, [r3, #56]	; 0x38

}
 8002c30:	bf00      	nop
 8002c32:	3724      	adds	r7, #36	; 0x24
 8002c34:	46bd      	mov	sp, r7
 8002c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3a:	4770      	bx	lr

08002c3c <pid_calculate>:
  * @param[in] get: measure feedback value
  * @param[in] set: target value
  * @retval    pid calculate output
  */
float pid_calculate(PID_t *pid, float cur_val, float target_val)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b086      	sub	sp, #24
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	60f8      	str	r0, [r7, #12]
 8002c44:	ed87 0a02 	vstr	s0, [r7, #8]
 8002c48:	edc7 0a01 	vstr	s1, [r7, #4]
  float dt = 1.0f; //sampling time
 8002c4c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002c50:	617b      	str	r3, [r7, #20]
  pid->cur_val = cur_val;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	68ba      	ldr	r2, [r7, #8]
 8002c56:	60da      	str	r2, [r3, #12]
  pid->target_val = target_val;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	611a      	str	r2, [r3, #16]
  pid->last_err = pid->err;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	695a      	ldr	r2, [r3, #20]
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	619a      	str	r2, [r3, #24]
  pid->err =  target_val - cur_val;
 8002c66:	ed97 7a01 	vldr	s14, [r7, #4]
 8002c6a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002c6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	edc3 7a05 	vstr	s15, [r3, #20]
  if ((pid->max_err != 0) && (fabs(pid->err) > pid->max_err))
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8002c7e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002c82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c86:	d00f      	beq.n	8002ca8 <pid_calculate+0x6c>
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	edd3 7a05 	vldr	s15, [r3, #20]
 8002c8e:	eeb0 7ae7 	vabs.f32	s14, s15
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8002c98:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ca0:	dd02      	ble.n	8002ca8 <pid_calculate+0x6c>
    return 0;
 8002ca2:	f04f 0300 	mov.w	r3, #0
 8002ca6:	e05a      	b.n	8002d5e <pid_calculate+0x122>
  pid->pout = pid->kp * pid->err;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	ed93 7a00 	vldr	s14, [r3]
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	edd3 7a05 	vldr	s15, [r3, #20]
 8002cb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	edc3 7a08 	vstr	s15, [r3, #32]
  pid->iout += pid->ki * pid->err *dt;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	edd3 6a01 	vldr	s13, [r3, #4]
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	edd3 7a05 	vldr	s15, [r3, #20]
 8002cd0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002cd4:	edd7 7a05 	vldr	s15, [r7, #20]
 8002cd8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cdc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
  pid->dout = pid->kd * (pid->err - pid->last_err) / dt;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	ed93 7a02 	vldr	s14, [r3, #8]
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	edd3 6a05 	vldr	s13, [r3, #20]
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	edd3 7a06 	vldr	s15, [r3, #24]
 8002cf8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002cfc:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002d00:	ed97 7a05 	vldr	s14, [r7, #20]
 8002d04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

  abs_limit(&(pid->iout), pid->max_i_out);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8002d1a:	eeb0 0a67 	vmov.f32	s0, s15
 8002d1e:	4610      	mov	r0, r2
 8002d20:	f000 f8cc 	bl	8002ebc <abs_limit>
  pid->total_out = pid->pout + pid->iout + pid->dout;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	ed93 7a08 	vldr	s14, [r3, #32]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002d30:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8002d3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
  abs_limit(&(pid->total_out), pid->max_out);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002d50:	eeb0 0a67 	vmov.f32	s0, s15
 8002d54:	4610      	mov	r0, r2
 8002d56:	f000 f8b1 	bl	8002ebc <abs_limit>

  return pid->total_out;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d5e:	ee07 3a90 	vmov	s15, r3
}
 8002d62:	eeb0 0a67 	vmov.f32	s0, s15
 8002d66:	3718      	adds	r7, #24
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}

08002d6c <pid_single_loop_control>:
}
/**
  * @brief  Single-loop pid controller
  * @retval None
  */
float pid_single_loop_control(float target_val, PID_t *pid, float cur_val){
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b084      	sub	sp, #16
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	ed87 0a03 	vstr	s0, [r7, #12]
 8002d76:	60b8      	str	r0, [r7, #8]
 8002d78:	edc7 0a01 	vstr	s1, [r7, #4]
	return pid_calculate(pid, cur_val, target_val);
 8002d7c:	edd7 0a03 	vldr	s1, [r7, #12]
 8002d80:	ed97 0a01 	vldr	s0, [r7, #4]
 8002d84:	68b8      	ldr	r0, [r7, #8]
 8002d86:	f7ff ff59 	bl	8002c3c <pid_calculate>
 8002d8a:	eef0 7a40 	vmov.f32	s15, s0
}
 8002d8e:	eeb0 0a67 	vmov.f32	s0, s15
 8002d92:	3710      	adds	r7, #16
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <pid_dual_loop_control>:
/**
  * @brief  Dual-loop pid controller
  * @Note 	Dual control provide more force and greater torque
  * @retval None
  */
float pid_dual_loop_control(float f_tar_val, PID_t *f_pid, PID_t *s_pid, float f_cur_val, float s_cur_val){
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b088      	sub	sp, #32
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	ed87 0a05 	vstr	s0, [r7, #20]
 8002da2:	6138      	str	r0, [r7, #16]
 8002da4:	60f9      	str	r1, [r7, #12]
 8002da6:	edc7 0a02 	vstr	s1, [r7, #8]
 8002daa:	ed87 1a01 	vstr	s2, [r7, #4]
	float f_out=0;
 8002dae:	f04f 0300 	mov.w	r3, #0
 8002db2:	61fb      	str	r3, [r7, #28]
	f_out = pid_calculate(f_pid, f_cur_val, f_tar_val);
 8002db4:	edd7 0a05 	vldr	s1, [r7, #20]
 8002db8:	ed97 0a02 	vldr	s0, [r7, #8]
 8002dbc:	6938      	ldr	r0, [r7, #16]
 8002dbe:	f7ff ff3d 	bl	8002c3c <pid_calculate>
 8002dc2:	ed87 0a07 	vstr	s0, [r7, #28]
	return pid_calculate(s_pid, s_cur_val, f_out);
 8002dc6:	edd7 0a07 	vldr	s1, [r7, #28]
 8002dca:	ed97 0a01 	vldr	s0, [r7, #4]
 8002dce:	68f8      	ldr	r0, [r7, #12]
 8002dd0:	f7ff ff34 	bl	8002c3c <pid_calculate>
 8002dd4:	eef0 7a40 	vmov.f32	s15, s0
}
 8002dd8:	eeb0 0a67 	vmov.f32	s0, s15
 8002ddc:	3720      	adds	r7, #32
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}

08002de2 <ramp_init>:
 ***************************************************************************/

#include "ramp.h"

void ramp_init(ramp_t *ramp, int32_t scale)
{
 8002de2:	b480      	push	{r7}
 8002de4:	b083      	sub	sp, #12
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	6078      	str	r0, [r7, #4]
 8002dea:	6039      	str	r1, [r7, #0]
  ramp->count = 0;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2200      	movs	r2, #0
 8002df0:	601a      	str	r2, [r3, #0]
  ramp->scale = scale;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	683a      	ldr	r2, [r7, #0]
 8002df6:	605a      	str	r2, [r3, #4]
}
 8002df8:	bf00      	nop
 8002dfa:	370c      	adds	r7, #12
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr

08002e04 <ramp_calculate>:

float ramp_calculate(ramp_t *ramp)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  if (ramp->scale <= 0)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	dc02      	bgt.n	8002e1a <ramp_calculate+0x16>
    return 0;
 8002e14:	f04f 0300 	mov.w	r3, #0
 8002e18:	e01f      	b.n	8002e5a <ramp_calculate+0x56>

  if (ramp->count++ >= ramp->scale)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	1c59      	adds	r1, r3, #1
 8002e20:	687a      	ldr	r2, [r7, #4]
 8002e22:	6011      	str	r1, [r2, #0]
 8002e24:	687a      	ldr	r2, [r7, #4]
 8002e26:	6852      	ldr	r2, [r2, #4]
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	db03      	blt.n	8002e34 <ramp_calculate+0x30>
    ramp->count = ramp->scale;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	685a      	ldr	r2, [r3, #4]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	601a      	str	r2, [r3, #0]

  ramp->out = ramp->count / ((float)ramp->scale);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	ee07 3a90 	vmov	s15, r3
 8002e3c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	ee07 3a90 	vmov	s15, r3
 8002e48:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	edc3 7a02 	vstr	s15, [r3, #8]
  return ramp->out;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	ee07 3a90 	vmov	s15, r3
}
 8002e5e:	eeb0 0a67 	vmov.f32	s0, s15
 8002e62:	370c      	adds	r7, #12
 8002e64:	46bd      	mov	sp, r7
 8002e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6a:	4770      	bx	lr

08002e6c <kalmanCreate>:
  *         T_R: Measurement noise covariance
  *
  * @retval none
  */
void kalmanCreate(kalman_filter_t *p,float T_Q,float T_R)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b085      	sub	sp, #20
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	60f8      	str	r0, [r7, #12]
 8002e74:	ed87 0a02 	vstr	s0, [r7, #8]
 8002e78:	edc7 0a01 	vstr	s1, [r7, #4]
    p->X_last = (float)0;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f04f 0200 	mov.w	r2, #0
 8002e82:	601a      	str	r2, [r3, #0]
    p->P_last = 0;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	f04f 0200 	mov.w	r2, #0
 8002e8a:	615a      	str	r2, [r3, #20]
    p->Q = T_Q;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	68ba      	ldr	r2, [r7, #8]
 8002e90:	621a      	str	r2, [r3, #32]
    p->R = T_R;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	687a      	ldr	r2, [r7, #4]
 8002e96:	625a      	str	r2, [r3, #36]	; 0x24
    p->A = 1;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002e9e:	61da      	str	r2, [r3, #28]
    p->H = 1;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002ea6:	629a      	str	r2, [r3, #40]	; 0x28
    p->X_mid = p->X_last;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	605a      	str	r2, [r3, #4]
}
 8002eb0:	bf00      	nop
 8002eb2:	3714      	adds	r7, #20
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr

08002ebc <abs_limit>:
/**
  * @brief  absolute limitation
  * @retval None
  */
void abs_limit(float *a, float ABS_MAX)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b083      	sub	sp, #12
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	ed87 0a00 	vstr	s0, [r7]
  if (*a > ABS_MAX)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	edd3 7a00 	vldr	s15, [r3]
 8002ece:	ed97 7a00 	vldr	s14, [r7]
 8002ed2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ed6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eda:	d502      	bpl.n	8002ee2 <abs_limit+0x26>
    *a = ABS_MAX;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	683a      	ldr	r2, [r7, #0]
 8002ee0:	601a      	str	r2, [r3, #0]
  if (*a < -ABS_MAX)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	ed93 7a00 	vldr	s14, [r3]
 8002ee8:	edd7 7a00 	vldr	s15, [r7]
 8002eec:	eef1 7a67 	vneg.f32	s15, s15
 8002ef0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ef8:	d400      	bmi.n	8002efc <abs_limit+0x40>
    *a = -ABS_MAX;
}
 8002efa:	e006      	b.n	8002f0a <abs_limit+0x4e>
    *a = -ABS_MAX;
 8002efc:	edd7 7a00 	vldr	s15, [r7]
 8002f00:	eef1 7a67 	vneg.f32	s15, s15
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	edc3 7a00 	vstr	s15, [r3]
}
 8002f0a:	bf00      	nop
 8002f0c:	370c      	adds	r7, #12
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f14:	4770      	bx	lr

08002f16 <in_out_map>:

/**
  * @brief  map the angle vals for motor angular and radians.
  * @retval mapped radians
  */
float in_out_map(float input, float in_min, float in_max, float out_min, float out_max){
 8002f16:	b480      	push	{r7}
 8002f18:	b087      	sub	sp, #28
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	ed87 0a05 	vstr	s0, [r7, #20]
 8002f20:	edc7 0a04 	vstr	s1, [r7, #16]
 8002f24:	ed87 1a03 	vstr	s2, [r7, #12]
 8002f28:	edc7 1a02 	vstr	s3, [r7, #8]
 8002f2c:	ed87 2a01 	vstr	s4, [r7, #4]
    return (input - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8002f30:	ed97 7a05 	vldr	s14, [r7, #20]
 8002f34:	edd7 7a04 	vldr	s15, [r7, #16]
 8002f38:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f3c:	edd7 6a01 	vldr	s13, [r7, #4]
 8002f40:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f44:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002f48:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002f4c:	ed97 7a03 	vldr	s14, [r7, #12]
 8002f50:	edd7 7a04 	vldr	s15, [r7, #16]
 8002f54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f58:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f5c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f60:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8002f64:	eeb0 0a67 	vmov.f32	s0, s15
 8002f68:	371c      	adds	r7, #28
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr

08002f72 <init_folp_filter>:
* @func groups    : filters
* @brief          : Some filters for data process and normailzation
* @created time	  : Jul, 2023
* @author         : Haoran
******************************************************************************/
void init_folp_filter(first_order_low_pass_t *folp, float a){
 8002f72:	b480      	push	{r7}
 8002f74:	b083      	sub	sp, #12
 8002f76:	af00      	add	r7, sp, #0
 8002f78:	6078      	str	r0, [r7, #4]
 8002f7a:	ed87 0a00 	vstr	s0, [r7]
	folp->a = a;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	683a      	ldr	r2, [r7, #0]
 8002f82:	60da      	str	r2, [r3, #12]
	folp->cur_data = 0;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	f04f 0200 	mov.w	r2, #0
 8002f8a:	601a      	str	r2, [r3, #0]
	folp->last_output_data = 0;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f04f 0200 	mov.w	r2, #0
 8002f92:	609a      	str	r2, [r3, #8]
	folp->output_data = 0;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	f04f 0200 	mov.w	r2, #0
 8002f9a:	605a      	str	r2, [r3, #4]
}
 8002f9c:	bf00      	nop
 8002f9e:	370c      	adds	r7, #12
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr

08002fa8 <first_order_low_pass_filter>:
  * 			hyperparameter: a[0,1] -> smaller : stability up, sensitivity down (used when data is slightly oscillating)
  * 								 	  larger  : stability down, sensitivity up (used when data rapidly changes)
  * @attention significant phase lags. Good suppression of periodic disturbances tho.
  * @retval    output
  */
float first_order_low_pass_filter(first_order_low_pass_t *folp, float data){
 8002fa8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002fac:	b082      	sub	sp, #8
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	6078      	str	r0, [r7, #4]
 8002fb2:	ed87 0a00 	vstr	s0, [r7]
	folp->cur_data = data;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	683a      	ldr	r2, [r7, #0]
 8002fba:	601a      	str	r2, [r3, #0]
	/* apply equation */
	folp->output_data = folp->a * folp->cur_data + (1.0-folp->a)*folp->last_output_data;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	ed93 7a03 	vldr	s14, [r3, #12]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	edd3 7a00 	vldr	s15, [r3]
 8002fc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fcc:	ee17 0a90 	vmov	r0, s15
 8002fd0:	f7fd faba 	bl	8000548 <__aeabi_f2d>
 8002fd4:	4604      	mov	r4, r0
 8002fd6:	460d      	mov	r5, r1
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	68db      	ldr	r3, [r3, #12]
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f7fd fab3 	bl	8000548 <__aeabi_f2d>
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	460b      	mov	r3, r1
 8002fe6:	f04f 0000 	mov.w	r0, #0
 8002fea:	4917      	ldr	r1, [pc, #92]	; (8003048 <first_order_low_pass_filter+0xa0>)
 8002fec:	f7fd f94c 	bl	8000288 <__aeabi_dsub>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	460b      	mov	r3, r1
 8002ff4:	4690      	mov	r8, r2
 8002ff6:	4699      	mov	r9, r3
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7fd faa3 	bl	8000548 <__aeabi_f2d>
 8003002:	4602      	mov	r2, r0
 8003004:	460b      	mov	r3, r1
 8003006:	4640      	mov	r0, r8
 8003008:	4649      	mov	r1, r9
 800300a:	f7fd faf5 	bl	80005f8 <__aeabi_dmul>
 800300e:	4602      	mov	r2, r0
 8003010:	460b      	mov	r3, r1
 8003012:	4620      	mov	r0, r4
 8003014:	4629      	mov	r1, r5
 8003016:	f7fd f939 	bl	800028c <__adddf3>
 800301a:	4602      	mov	r2, r0
 800301c:	460b      	mov	r3, r1
 800301e:	4610      	mov	r0, r2
 8003020:	4619      	mov	r1, r3
 8003022:	f7fd fdc1 	bl	8000ba8 <__aeabi_d2f>
 8003026:	4602      	mov	r2, r0
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	605a      	str	r2, [r3, #4]
	folp->last_output_data = folp->output_data;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	685a      	ldr	r2, [r3, #4]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	609a      	str	r2, [r3, #8]
	return folp->output_data;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	ee07 3a90 	vmov	s15, r3
}
 800303c:	eeb0 0a67 	vmov.f32	s0, s15
 8003040:	3708      	adds	r7, #8
 8003042:	46bd      	mov	sp, r7
 8003044:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003048:	3ff00000 	.word	0x3ff00000

0800304c <init_ewma_filter>:
  */
float first_order_comp_filter(float a,  float lowPF, float highPF){
	return (a*lowPF + (1.0-a)*highPF);
}

void init_ewma_filter(ewma_filter_t *ewma, float a){
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	ed87 0a00 	vstr	s0, [r7]
	ewma->a = a;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	683a      	ldr	r2, [r7, #0]
 800305c:	609a      	str	r2, [r3, #8]
	ewma->output_data = 0;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f04f 0200 	mov.w	r2, #0
 8003064:	601a      	str	r2, [r3, #0]
	ewma->last_output_data = 0;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f04f 0200 	mov.w	r2, #0
 800306c:	605a      	str	r2, [r3, #4]
}
 800306e:	bf00      	nop
 8003070:	370c      	adds	r7, #12
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr
	...

0800307c <ewma_filter>:
  * @param[in] main ewna struct
  * @param[in] current value to be filtered
  * @Note	   output = alpha * reading + (1 - alpha) * lastOutput, seems better than mean sliding filter
  * @retval    output
  */
float ewma_filter(ewma_filter_t *ewma, float cur_data) {
 800307c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003080:	b082      	sub	sp, #8
 8003082:	af00      	add	r7, sp, #0
 8003084:	6078      	str	r0, [r7, #4]
 8003086:	ed87 0a00 	vstr	s0, [r7]
	ewma->output_data = ewma->a * cur_data + (1.0 - ewma->a)*ewma->last_output_data;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	ed93 7a02 	vldr	s14, [r3, #8]
 8003090:	edd7 7a00 	vldr	s15, [r7]
 8003094:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003098:	ee17 0a90 	vmov	r0, s15
 800309c:	f7fd fa54 	bl	8000548 <__aeabi_f2d>
 80030a0:	4604      	mov	r4, r0
 80030a2:	460d      	mov	r5, r1
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	4618      	mov	r0, r3
 80030aa:	f7fd fa4d 	bl	8000548 <__aeabi_f2d>
 80030ae:	4602      	mov	r2, r0
 80030b0:	460b      	mov	r3, r1
 80030b2:	f04f 0000 	mov.w	r0, #0
 80030b6:	4917      	ldr	r1, [pc, #92]	; (8003114 <ewma_filter+0x98>)
 80030b8:	f7fd f8e6 	bl	8000288 <__aeabi_dsub>
 80030bc:	4602      	mov	r2, r0
 80030be:	460b      	mov	r3, r1
 80030c0:	4690      	mov	r8, r2
 80030c2:	4699      	mov	r9, r3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	4618      	mov	r0, r3
 80030ca:	f7fd fa3d 	bl	8000548 <__aeabi_f2d>
 80030ce:	4602      	mov	r2, r0
 80030d0:	460b      	mov	r3, r1
 80030d2:	4640      	mov	r0, r8
 80030d4:	4649      	mov	r1, r9
 80030d6:	f7fd fa8f 	bl	80005f8 <__aeabi_dmul>
 80030da:	4602      	mov	r2, r0
 80030dc:	460b      	mov	r3, r1
 80030de:	4620      	mov	r0, r4
 80030e0:	4629      	mov	r1, r5
 80030e2:	f7fd f8d3 	bl	800028c <__adddf3>
 80030e6:	4602      	mov	r2, r0
 80030e8:	460b      	mov	r3, r1
 80030ea:	4610      	mov	r0, r2
 80030ec:	4619      	mov	r1, r3
 80030ee:	f7fd fd5b 	bl	8000ba8 <__aeabi_d2f>
 80030f2:	4602      	mov	r2, r0
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	601a      	str	r2, [r3, #0]
	ewma->last_output_data = ewma->output_data;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	605a      	str	r2, [r3, #4]
    return ewma->output_data;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	ee07 3a90 	vmov	s15, r3
}
 8003108:	eeb0 0a67 	vmov.f32	s0, s15
 800310c:	3708      	adds	r7, #8
 800310e:	46bd      	mov	sp, r7
 8003110:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003114:	3ff00000 	.word	0x3ff00000

08003118 <init_swm_filter>:


void init_swm_filter(sliding_mean_filter_t *filter, size_t window_size){
 8003118:	b580      	push	{r7, lr}
 800311a:	b082      	sub	sp, #8
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	6039      	str	r1, [r7, #0]
    /* window size should not be greater than max window size */
	filter->window_size = (window_size <= MAX_WINDOW_SIZE) ? window_size : MAX_WINDOW_SIZE;
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8003128:	bf28      	it	cs
 800312a:	f44f 7396 	movcs.w	r3, #300	; 0x12c
 800312e:	461a      	mov	r2, r3
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	f8c3 24b0 	str.w	r2, [r3, #1200]	; 0x4b0
    filter->current_index = 0;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2200      	movs	r2, #0
 800313a:	f8c3 24b4 	str.w	r2, [r3, #1204]	; 0x4b4
    filter->sum = 0.0f;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f503 6397 	add.w	r3, r3, #1208	; 0x4b8
 8003144:	f04f 0200 	mov.w	r2, #0
 8003148:	601a      	str	r2, [r3, #0]
    memset(filter->window, 0, filter->window_size * sizeof(float));
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f8d3 34b0 	ldr.w	r3, [r3, #1200]	; 0x4b0
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	461a      	mov	r2, r3
 8003156:	2100      	movs	r1, #0
 8003158:	f00f fc76 	bl	8012a48 <memset>
}
 800315c:	bf00      	nop
 800315e:	3708      	adds	r7, #8
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}

08003164 <Chassis_Task_Func>:
* @param argument: Not used
* @retval None
*/
/* Task execution time (per loop): 1ms */
void Chassis_Task_Func(void const * argument)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b084      	sub	sp, #16
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  /* task LD indicator */
  HAL_GPIO_WritePin(LED_Red_GPIO_Port, LED_Red_Pin, GPIO_PIN_SET);
 800316c:	2201      	movs	r2, #1
 800316e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003172:	480d      	ldr	r0, [pc, #52]	; (80031a8 <Chassis_Task_Func+0x44>)
 8003174:	f009 fb14 	bl	800c7a0 <HAL_GPIO_WritePin>

  /* init chassis task */
  chasiss_task_init(&chassis); // For remote debug, set act mode as GIMBAL_CENTER
 8003178:	480c      	ldr	r0, [pc, #48]	; (80031ac <Chassis_Task_Func+0x48>)
 800317a:	f000 f81b 	bl	80031b4 <chasiss_task_init>
  	  	  	  	  	  	  	   //					set mode as DEBUG_MODE

  /* set task exec period */
  TickType_t xLastWakeTime;
  const TickType_t xFrequency = pdMS_TO_TICKS(1); // task exec period 1ms
 800317e:	2301      	movs	r3, #1
 8003180:	60fb      	str	r3, [r7, #12]

  /* init the task ticks */
  xLastWakeTime = xTaskGetTickCount();
 8003182:	f00e fb11 	bl	80117a8 <xTaskGetTickCount>
 8003186:	4603      	mov	r3, r0
 8003188:	60bb      	str	r3, [r7, #8]

  for(;;)
  {
	  /* main chassis task function */
	  chassis_rc_mode_selection(&chassis, &rc);
 800318a:	4909      	ldr	r1, [pc, #36]	; (80031b0 <Chassis_Task_Func+0x4c>)
 800318c:	4807      	ldr	r0, [pc, #28]	; (80031ac <Chassis_Task_Func+0x48>)
 800318e:	f000 fda5 	bl	8003cdc <chassis_rc_mode_selection>
	  chassis_exec_act_mode(&chassis);
 8003192:	4806      	ldr	r0, [pc, #24]	; (80031ac <Chassis_Task_Func+0x48>)
 8003194:	f000 fbbe 	bl	8003914 <chassis_exec_act_mode>

	  /* delay until wake time */
	  vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8003198:	f107 0308 	add.w	r3, r7, #8
 800319c:	68f9      	ldr	r1, [r7, #12]
 800319e:	4618      	mov	r0, r3
 80031a0:	f00e f946 	bl	8011430 <vTaskDelayUntil>
	  chassis_rc_mode_selection(&chassis, &rc);
 80031a4:	e7f1      	b.n	800318a <Chassis_Task_Func+0x26>
 80031a6:	bf00      	nop
 80031a8:	40021c00 	.word	0x40021c00
 80031ac:	2000d414 	.word	0x2000d414
 80031b0:	2000d578 	.word	0x2000d578

080031b4 <chasiss_task_init>:

/*
 * @brief     the initialization process of the chassis task,
 * @param[in] chassis: main chassis handler
 * */
void chasiss_task_init(Chassis_t* chassis_hdlr){
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
	  /* set pid parameters for chassis motors */
	  for(int i=0;i<max_wheel_num;i++){
 80031bc:	2300      	movs	r3, #0
 80031be:	60fb      	str	r3, [r7, #12]
 80031c0:	e020      	b.n	8003204 <chasiss_task_init+0x50>
		  motor_init(i, max_out_wheel,  max_I_out_wheel, max_err_wheel, kp_wheel, ki_wheel, kd_wheel,
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	ed9f 5a23 	vldr	s10, [pc, #140]	; 8003254 <chasiss_task_init+0xa0>
 80031ca:	eddf 4a22 	vldr	s9, [pc, #136]	; 8003254 <chasiss_task_init+0xa0>
 80031ce:	ed9f 4a21 	vldr	s8, [pc, #132]	; 8003254 <chasiss_task_init+0xa0>
 80031d2:	eddf 3a20 	vldr	s7, [pc, #128]	; 8003254 <chasiss_task_init+0xa0>
 80031d6:	ed9f 3a1f 	vldr	s6, [pc, #124]	; 8003254 <chasiss_task_init+0xa0>
 80031da:	eddf 2a1e 	vldr	s5, [pc, #120]	; 8003254 <chasiss_task_init+0xa0>
 80031de:	2200      	movs	r2, #0
 80031e0:	ed9f 2a1c 	vldr	s4, [pc, #112]	; 8003254 <chasiss_task_init+0xa0>
 80031e4:	eddf 1a1b 	vldr	s3, [pc, #108]	; 8003254 <chasiss_task_init+0xa0>
 80031e8:	eeb1 1a04 	vmov.f32	s2, #20	; 0x40a00000  5.0
 80031ec:	eddf 0a1a 	vldr	s1, [pc, #104]	; 8003258 <chasiss_task_init+0xa4>
 80031f0:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8003254 <chasiss_task_init+0xa0>
 80031f4:	f241 3188 	movw	r1, #5000	; 0x1388
 80031f8:	4618      	mov	r0, r3
 80031fa:	f003 ff8b 	bl	8007114 <motor_init>
	  for(int i=0;i<max_wheel_num;i++){
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	3301      	adds	r3, #1
 8003202:	60fb      	str	r3, [r7, #12]
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2b03      	cmp	r3, #3
 8003208:	dddb      	ble.n	80031c2 <chasiss_task_init+0xe>
		  							 0, 0, 0, 0, 0, 0,//no second loop
		  							 0);//spd ff gain
	  }
	  pid_param_init(&(chassis_hdlr->f_pid), 8000, 500, 5000, 550, 0.01, 10); // chassis twist pid init
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	3320      	adds	r3, #32
 800320e:	eeb2 2a04 	vmov.f32	s4, #36	; 0x41200000  10.0
 8003212:	eddf 1a12 	vldr	s3, [pc, #72]	; 800325c <chasiss_task_init+0xa8>
 8003216:	ed9f 1a12 	vldr	s2, [pc, #72]	; 8003260 <chasiss_task_init+0xac>
 800321a:	eddf 0a0f 	vldr	s1, [pc, #60]	; 8003258 <chasiss_task_init+0xa4>
 800321e:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8003264 <chasiss_task_init+0xb0>
 8003222:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 8003226:	4618      	mov	r0, r3
 8003228:	f7ff fccc 	bl	8002bc4 <pid_param_init>
	  /* set initial chassis mode to idle mode or debug mode */
	  chassis_set_mode(chassis_hdlr, IDLE_MODE);
 800322c:	2104      	movs	r1, #4
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f000 fcf0 	bl	8003c14 <chassis_set_mode>
	  chassis_set_act_mode(chassis_hdlr, INDPET_MODE);// act mode only works when debuging with rc
 8003234:	2103      	movs	r1, #3
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f000 fcfc 	bl	8003c34 <chassis_set_act_mode>
	  chassis_hdlr->chassis_gear_mode = AUTO_GEAR;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2200      	movs	r2, #0
 8003240:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
	  /* reset data */
	  chassis_reset_data(chassis_hdlr);
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	f000 f80f 	bl	8003268 <chassis_reset_data>
}
 800324a:	bf00      	nop
 800324c:	3710      	adds	r7, #16
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	00000000 	.word	0x00000000
 8003258:	459c4000 	.word	0x459c4000
 800325c:	3c23d70a 	.word	0x3c23d70a
 8003260:	44098000 	.word	0x44098000
 8003264:	43fa0000 	.word	0x43fa0000

08003268 <chassis_reset_data>:
/*
 * @brief 	  reset all data in the chassis main struct
 * @param[in] chassis_hdlr:chassis main struct
 * @retval    None
 */
void chassis_reset_data(Chassis_t *chassis_hdlr){
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
	/* init both coordinates */
	chassis_hdlr->vx = 0;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	f04f 0200 	mov.w	r2, #0
 8003276:	601a      	str	r2, [r3, #0]
	chassis_hdlr->vy = 0;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	f04f 0200 	mov.w	r2, #0
 800327e:	605a      	str	r2, [r3, #4]
	chassis_hdlr->wz = 0;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	f04f 0200 	mov.w	r2, #0
 8003286:	609a      	str	r2, [r3, #8]
	chassis_hdlr->max_vx = chassis_l1_x_speed;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	4a1f      	ldr	r2, [pc, #124]	; (8003308 <chassis_reset_data+0xa0>)
 800328c:	60da      	str	r2, [r3, #12]
	chassis_hdlr->max_vy = chassis_l1_y_speed;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	4a1e      	ldr	r2, [pc, #120]	; (800330c <chassis_reset_data+0xa4>)
 8003292:	611a      	str	r2, [r3, #16]
	chassis_hdlr->max_wz = chassis_l1_w_speed;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	4a1e      	ldr	r2, [pc, #120]	; (8003310 <chassis_reset_data+0xa8>)
 8003298:	615a      	str	r2, [r3, #20]

	chassis_hdlr->gimbal_axis.vx = 0;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	f04f 0200 	mov.w	r2, #0
 80032a0:	665a      	str	r2, [r3, #100]	; 0x64
	chassis_hdlr->gimbal_axis.vy = 0;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	f04f 0200 	mov.w	r2, #0
 80032a8:	669a      	str	r2, [r3, #104]	; 0x68
	chassis_hdlr->gimbal_axis.wz = 0;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f04f 0200 	mov.w	r2, #0
 80032b0:	66da      	str	r2, [r3, #108]	; 0x6c
	chassis_hdlr->gimbal_yaw_rel_angle = 0;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	f04f 0200 	mov.w	r2, #0
 80032b8:	619a      	str	r2, [r3, #24]
	chassis_hdlr->gimbal_yaw_abs_angle = 0;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	f04f 0200 	mov.w	r2, #0
 80032c0:	61da      	str	r2, [r3, #28]

	memset(&(chassis_hdlr->gimbal_axis), 0, sizeof(Gimbal_Axis_t));
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	3364      	adds	r3, #100	; 0x64
 80032c6:	220c      	movs	r2, #12
 80032c8:	2100      	movs	r1, #0
 80032ca:	4618      	mov	r0, r3
 80032cc:	f00f fbbc 	bl	8012a48 <memset>
	memset(&(chassis_hdlr->ref_power_stat), 0, sizeof(ChassisPowerStat_t));
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	3374      	adds	r3, #116	; 0x74
 80032d4:	220c      	movs	r2, #12
 80032d6:	2100      	movs	r1, #0
 80032d8:	4618      	mov	r0, r3
 80032da:	f00f fbb5 	bl	8012a48 <memset>

	/* reset mecanum wheel speed */

	for(int i=0;i<4;i++)
 80032de:	2300      	movs	r3, #0
 80032e0:	60fb      	str	r3, [r7, #12]
 80032e2:	e009      	b.n	80032f8 <chassis_reset_data+0x90>
		chassis_hdlr->mec_spd[i] = 0;
 80032e4:	687a      	ldr	r2, [r7, #4]
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	332c      	adds	r3, #44	; 0x2c
 80032ea:	005b      	lsls	r3, r3, #1
 80032ec:	4413      	add	r3, r2
 80032ee:	2200      	movs	r2, #0
 80032f0:	809a      	strh	r2, [r3, #4]
	for(int i=0;i<4;i++)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	3301      	adds	r3, #1
 80032f6:	60fb      	str	r3, [r7, #12]
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	2b03      	cmp	r3, #3
 80032fc:	ddf2      	ble.n	80032e4 <chassis_reset_data+0x7c>
}
 80032fe:	bf00      	nop
 8003300:	bf00      	nop
 8003302:	3710      	adds	r7, #16
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}
 8003308:	43960000 	.word	0x43960000
 800330c:	44160000 	.word	0x44160000
 8003310:	43af0000 	.word	0x43af0000

08003314 <mecanum_wheel_calc_speed>:
/*
 * @brief 	  Inversely calculate the mecanum wheel speed
 * @param[in] chassis_hdlr:chassis main struct
 * @retval    None
 */
void mecanum_wheel_calc_speed(Chassis_t *chassis_hdlr){
 8003314:	b5b0      	push	{r4, r5, r7, lr}
 8003316:	b082      	sub	sp, #8
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
	 *	v3  =  [-vx, -vy,  wz] * (rx + ry) * gear_ratio
	 * 	v4  =  [ vx, -vy,  wz] * (rx + ry) * gear_ratio
	 *
	 * */
	/* X type installation */
	chassis_hdlr->mec_spd[wheel_id1] = (int16_t)(  chassis_hdlr->vx + chassis_hdlr->vy + chassis_hdlr->wz * (CHASSIS_WHEEL_X_LENGTH + CHASSIS_WHEEL_Y_LENGTH)*0.5) * CHASSIS_MOTOR_DEC_RATIO;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	ed93 7a00 	vldr	s14, [r3]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	edd3 7a01 	vldr	s15, [r3, #4]
 8003328:	ee77 7a27 	vadd.f32	s15, s14, s15
 800332c:	ee17 0a90 	vmov	r0, s15
 8003330:	f7fd f90a 	bl	8000548 <__aeabi_f2d>
 8003334:	4604      	mov	r4, r0
 8003336:	460d      	mov	r5, r1
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	edd3 7a02 	vldr	s15, [r3, #8]
 800333e:	ed9f 7a72 	vldr	s14, [pc, #456]	; 8003508 <mecanum_wheel_calc_speed+0x1f4>
 8003342:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003346:	ee17 0a90 	vmov	r0, s15
 800334a:	f7fd f8fd 	bl	8000548 <__aeabi_f2d>
 800334e:	f04f 0200 	mov.w	r2, #0
 8003352:	4b6e      	ldr	r3, [pc, #440]	; (800350c <mecanum_wheel_calc_speed+0x1f8>)
 8003354:	f7fd f950 	bl	80005f8 <__aeabi_dmul>
 8003358:	4602      	mov	r2, r0
 800335a:	460b      	mov	r3, r1
 800335c:	4620      	mov	r0, r4
 800335e:	4629      	mov	r1, r5
 8003360:	f7fc ff94 	bl	800028c <__adddf3>
 8003364:	4602      	mov	r2, r0
 8003366:	460b      	mov	r3, r1
 8003368:	4610      	mov	r0, r2
 800336a:	4619      	mov	r1, r3
 800336c:	f7fd fbf4 	bl	8000b58 <__aeabi_d2iz>
 8003370:	4603      	mov	r3, r0
 8003372:	b21b      	sxth	r3, r3
 8003374:	ee07 3a90 	vmov	s15, r3
 8003378:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800337c:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 8003380:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003384:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003388:	ee17 3a90 	vmov	r3, s15
 800338c:	b21a      	sxth	r2, r3
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
	chassis_hdlr->mec_spd[wheel_id2] = (int16_t)(- chassis_hdlr->vx + chassis_hdlr->vy + chassis_hdlr->wz * (CHASSIS_WHEEL_X_LENGTH + CHASSIS_WHEEL_Y_LENGTH)*0.5) * CHASSIS_MOTOR_DEC_RATIO;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	ed93 7a01 	vldr	s14, [r3, #4]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	edd3 7a00 	vldr	s15, [r3]
 80033a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033a4:	ee17 0a90 	vmov	r0, s15
 80033a8:	f7fd f8ce 	bl	8000548 <__aeabi_f2d>
 80033ac:	4604      	mov	r4, r0
 80033ae:	460d      	mov	r5, r1
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	edd3 7a02 	vldr	s15, [r3, #8]
 80033b6:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8003508 <mecanum_wheel_calc_speed+0x1f4>
 80033ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033be:	ee17 0a90 	vmov	r0, s15
 80033c2:	f7fd f8c1 	bl	8000548 <__aeabi_f2d>
 80033c6:	f04f 0200 	mov.w	r2, #0
 80033ca:	4b50      	ldr	r3, [pc, #320]	; (800350c <mecanum_wheel_calc_speed+0x1f8>)
 80033cc:	f7fd f914 	bl	80005f8 <__aeabi_dmul>
 80033d0:	4602      	mov	r2, r0
 80033d2:	460b      	mov	r3, r1
 80033d4:	4620      	mov	r0, r4
 80033d6:	4629      	mov	r1, r5
 80033d8:	f7fc ff58 	bl	800028c <__adddf3>
 80033dc:	4602      	mov	r2, r0
 80033de:	460b      	mov	r3, r1
 80033e0:	4610      	mov	r0, r2
 80033e2:	4619      	mov	r1, r3
 80033e4:	f7fd fbb8 	bl	8000b58 <__aeabi_d2iz>
 80033e8:	4603      	mov	r3, r0
 80033ea:	b21b      	sxth	r3, r3
 80033ec:	ee07 3a90 	vmov	s15, r3
 80033f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033f4:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 80033f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003400:	ee17 3a90 	vmov	r3, s15
 8003404:	b21a      	sxth	r2, r3
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
	chassis_hdlr->mec_spd[wheel_id3] = (int16_t)(- chassis_hdlr->vx - chassis_hdlr->vy + chassis_hdlr->wz * (CHASSIS_WHEEL_X_LENGTH + CHASSIS_WHEEL_Y_LENGTH)*0.5) * CHASSIS_MOTOR_DEC_RATIO;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	edd3 7a00 	vldr	s15, [r3]
 8003412:	eeb1 7a67 	vneg.f32	s14, s15
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	edd3 7a01 	vldr	s15, [r3, #4]
 800341c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003420:	ee17 0a90 	vmov	r0, s15
 8003424:	f7fd f890 	bl	8000548 <__aeabi_f2d>
 8003428:	4604      	mov	r4, r0
 800342a:	460d      	mov	r5, r1
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	edd3 7a02 	vldr	s15, [r3, #8]
 8003432:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8003508 <mecanum_wheel_calc_speed+0x1f4>
 8003436:	ee67 7a87 	vmul.f32	s15, s15, s14
 800343a:	ee17 0a90 	vmov	r0, s15
 800343e:	f7fd f883 	bl	8000548 <__aeabi_f2d>
 8003442:	f04f 0200 	mov.w	r2, #0
 8003446:	4b31      	ldr	r3, [pc, #196]	; (800350c <mecanum_wheel_calc_speed+0x1f8>)
 8003448:	f7fd f8d6 	bl	80005f8 <__aeabi_dmul>
 800344c:	4602      	mov	r2, r0
 800344e:	460b      	mov	r3, r1
 8003450:	4620      	mov	r0, r4
 8003452:	4629      	mov	r1, r5
 8003454:	f7fc ff1a 	bl	800028c <__adddf3>
 8003458:	4602      	mov	r2, r0
 800345a:	460b      	mov	r3, r1
 800345c:	4610      	mov	r0, r2
 800345e:	4619      	mov	r1, r3
 8003460:	f7fd fb7a 	bl	8000b58 <__aeabi_d2iz>
 8003464:	4603      	mov	r3, r0
 8003466:	b21b      	sxth	r3, r3
 8003468:	ee07 3a90 	vmov	s15, r3
 800346c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003470:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 8003474:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003478:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800347c:	ee17 3a90 	vmov	r3, s15
 8003480:	b21a      	sxth	r2, r3
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
	chassis_hdlr->mec_spd[wheel_id4] = (int16_t)(  chassis_hdlr->vx - chassis_hdlr->vy + chassis_hdlr->wz * (CHASSIS_WHEEL_X_LENGTH + CHASSIS_WHEEL_Y_LENGTH)*0.5) * CHASSIS_MOTOR_DEC_RATIO;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	ed93 7a00 	vldr	s14, [r3]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	edd3 7a01 	vldr	s15, [r3, #4]
 8003494:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003498:	ee17 0a90 	vmov	r0, s15
 800349c:	f7fd f854 	bl	8000548 <__aeabi_f2d>
 80034a0:	4604      	mov	r4, r0
 80034a2:	460d      	mov	r5, r1
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	edd3 7a02 	vldr	s15, [r3, #8]
 80034aa:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8003508 <mecanum_wheel_calc_speed+0x1f4>
 80034ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034b2:	ee17 0a90 	vmov	r0, s15
 80034b6:	f7fd f847 	bl	8000548 <__aeabi_f2d>
 80034ba:	f04f 0200 	mov.w	r2, #0
 80034be:	4b13      	ldr	r3, [pc, #76]	; (800350c <mecanum_wheel_calc_speed+0x1f8>)
 80034c0:	f7fd f89a 	bl	80005f8 <__aeabi_dmul>
 80034c4:	4602      	mov	r2, r0
 80034c6:	460b      	mov	r3, r1
 80034c8:	4620      	mov	r0, r4
 80034ca:	4629      	mov	r1, r5
 80034cc:	f7fc fede 	bl	800028c <__adddf3>
 80034d0:	4602      	mov	r2, r0
 80034d2:	460b      	mov	r3, r1
 80034d4:	4610      	mov	r0, r2
 80034d6:	4619      	mov	r1, r3
 80034d8:	f7fd fb3e 	bl	8000b58 <__aeabi_d2iz>
 80034dc:	4603      	mov	r3, r0
 80034de:	b21b      	sxth	r3, r3
 80034e0:	ee07 3a90 	vmov	s15, r3
 80034e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80034e8:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 80034ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80034f4:	ee17 3a90 	vmov	r3, s15
 80034f8:	b21a      	sxth	r2, r3
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

	/* may apply super super capacity gain here */
	/* may apply level up gain and power limit here when we have referee system feedback */
}
 8003500:	bf00      	nop
 8003502:	3708      	adds	r7, #8
 8003504:	46bd      	mov	sp, r7
 8003506:	bdb0      	pop	{r4, r5, r7, pc}
 8003508:	3f4ccccd 	.word	0x3f4ccccd
 800350c:	3fe00000 	.word	0x3fe00000

08003510 <chassis_execute>:
/*
 * @brief 	  Inversely calculate the mecanum wheel speed
 * @param[in] chassis_hdlr:chassis main struct
 * @retval    None
 */
void chassis_execute(Chassis_t *chassis_hdlr){
 8003510:	b590      	push	{r4, r7, lr}
 8003512:	b087      	sub	sp, #28
 8003514:	af02      	add	r7, sp, #8
 8003516:	6078      	str	r0, [r7, #4]
	mecanum_wheel_calc_speed(chassis_hdlr);
 8003518:	6878      	ldr	r0, [r7, #4]
 800351a:	f7ff fefb 	bl	8003314 <mecanum_wheel_calc_speed>
	/* Chassis Power Management Starts Here */
//	chassis_power_limit_referee(chassis_hdlr);
	chassis_power_limit_local(chassis_hdlr, chassis_l1_power);
#endif
	/* max +-16834 */
	for(int i=0;i<4;i++){
 800351e:	2300      	movs	r3, #0
 8003520:	60fb      	str	r3, [r7, #12]
 8003522:	e028      	b.n	8003576 <chassis_execute+0x66>
		VAL_LIMIT(chassis_hdlr->mec_spd[i], -CHASSIS_MAX_SPEED,CHASSIS_MAX_SPEED);
 8003524:	687a      	ldr	r2, [r7, #4]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	332c      	adds	r3, #44	; 0x2c
 800352a:	005b      	lsls	r3, r3, #1
 800352c:	4413      	add	r3, r2
 800352e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003532:	4a1f      	ldr	r2, [pc, #124]	; (80035b0 <chassis_execute+0xa0>)
 8003534:	4293      	cmp	r3, r2
 8003536:	da08      	bge.n	800354a <chassis_execute+0x3a>
 8003538:	687a      	ldr	r2, [r7, #4]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	332c      	adds	r3, #44	; 0x2c
 800353e:	005b      	lsls	r3, r3, #1
 8003540:	4413      	add	r3, r2
 8003542:	f64b 623e 	movw	r2, #48702	; 0xbe3e
 8003546:	809a      	strh	r2, [r3, #4]
 8003548:	e012      	b.n	8003570 <chassis_execute+0x60>
 800354a:	687a      	ldr	r2, [r7, #4]
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	332c      	adds	r3, #44	; 0x2c
 8003550:	005b      	lsls	r3, r3, #1
 8003552:	4413      	add	r3, r2
 8003554:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003558:	f244 12c1 	movw	r2, #16833	; 0x41c1
 800355c:	4293      	cmp	r3, r2
 800355e:	dd07      	ble.n	8003570 <chassis_execute+0x60>
 8003560:	687a      	ldr	r2, [r7, #4]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	332c      	adds	r3, #44	; 0x2c
 8003566:	005b      	lsls	r3, r3, #1
 8003568:	4413      	add	r3, r2
 800356a:	f244 12c2 	movw	r2, #16834	; 0x41c2
 800356e:	809a      	strh	r2, [r3, #4]
	for(int i=0;i<4;i++){
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	3301      	adds	r3, #1
 8003574:	60fb      	str	r3, [r7, #12]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2b03      	cmp	r3, #3
 800357a:	ddd3      	ble.n	8003524 <chassis_execute+0x14>
	}
	set_motor_can_current(chassis_hdlr->mec_spd[wheel_id1],
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f9b3 305c 	ldrsh.w	r3, [r3, #92]	; 0x5c
 8003582:	4618      	mov	r0, r3
						  chassis_hdlr->mec_spd[wheel_id2],
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	f9b3 305e 	ldrsh.w	r3, [r3, #94]	; 0x5e
	set_motor_can_current(chassis_hdlr->mec_spd[wheel_id1],
 800358a:	4619      	mov	r1, r3
						  chassis_hdlr->mec_spd[wheel_id3],
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f9b3 3060 	ldrsh.w	r3, [r3, #96]	; 0x60
	set_motor_can_current(chassis_hdlr->mec_spd[wheel_id1],
 8003592:	461a      	mov	r2, r3
						  chassis_hdlr->mec_spd[wheel_id4],
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	f9b3 3062 	ldrsh.w	r3, [r3, #98]	; 0x62
	set_motor_can_current(chassis_hdlr->mec_spd[wheel_id1],
 800359a:	461c      	mov	r4, r3
 800359c:	2300      	movs	r3, #0
 800359e:	9300      	str	r3, [sp, #0]
 80035a0:	4623      	mov	r3, r4
 80035a2:	f003 ff49 	bl	8007438 <set_motor_can_current>
						  SINGLE_LOOP_PID_CONTROL);
}
 80035a6:	bf00      	nop
 80035a8:	3714      	adds	r7, #20
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd90      	pop	{r4, r7, pc}
 80035ae:	bf00      	nop
 80035b0:	ffffbe3f 	.word	0xffffbe3f

080035b4 <chassis_update_gimbal_coord>:
/*
 * @brief 	  Update chassis gimbal axis data through rc
 * @param[in] chassis_hdlr:chassis main struct
 * @retval    None
 */
void chassis_update_gimbal_coord(Chassis_t *chassis_hdlr, RemoteControl_t *rc_hdlr){
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
 80035bc:	6039      	str	r1, [r7, #0]
	if(rc_hdlr->control_mode == CTRLER_MODE){
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d11e      	bne.n	8003606 <chassis_update_gimbal_coord+0x52>
		/* controller data is not required to be filtered */
		chassis_hdlr->gimbal_axis.vx = rc_hdlr->ctrl.ch3; // apply vx data here
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80035ce:	ee07 3a90 	vmov	s15, r3
 80035d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
		chassis_hdlr->gimbal_axis.vy = rc_hdlr->ctrl.ch2; // apply vy data here
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80035e2:	ee07 3a90 	vmov	s15, r3
 80035e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
		chassis_hdlr->gimbal_axis.wz = rc_hdlr->ctrl.ch0; // apply wz data here
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80035f6:	ee07 3a90 	vmov	s15, r3
 80035fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
				if(chassis_hdlr->gimbal_axis.wz > chassis_hdlr->max_vy)
					chassis_hdlr->gimbal_axis.wz = chassis_hdlr->max_vy;
			}
		}
	}
}
 8003604:	e155      	b.n	80038b2 <chassis_update_gimbal_coord+0x2fe>
	else if(rc_hdlr->control_mode == PC_MODE){
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800360c:	2b01      	cmp	r3, #1
 800360e:	f040 8150 	bne.w	80038b2 <chassis_update_gimbal_coord+0x2fe>
		if(rc_hdlr->pc.key.W.status == PRESSED && rc_hdlr->pc.key.S.status == PRESSED)
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003618:	2b03      	cmp	r3, #3
 800361a:	d109      	bne.n	8003630 <chassis_update_gimbal_coord+0x7c>
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003622:	2b03      	cmp	r3, #3
 8003624:	d104      	bne.n	8003630 <chassis_update_gimbal_coord+0x7c>
			chassis_hdlr->gimbal_axis.vx = 0;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	f04f 0200 	mov.w	r2, #0
 800362c:	665a      	str	r2, [r3, #100]	; 0x64
 800362e:	e012      	b.n	8003656 <chassis_update_gimbal_coord+0xa2>
		else if(rc_hdlr->pc.key.W.status != PRESSED && rc_hdlr->pc.key.S.status != PRESSED){
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003636:	2b03      	cmp	r3, #3
 8003638:	d00d      	beq.n	8003656 <chassis_update_gimbal_coord+0xa2>
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003640:	2b03      	cmp	r3, #3
 8003642:	d008      	beq.n	8003656 <chassis_update_gimbal_coord+0xa2>
			chassis_brake(&chassis_hdlr->gimbal_axis.vx, 1.0f, 2.0f);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	3364      	adds	r3, #100	; 0x64
 8003648:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800364c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003650:	4618      	mov	r0, r3
 8003652:	f000 faff 	bl	8003c54 <chassis_brake>
		if(rc_hdlr->pc.key.W.status == PRESSED && rc_hdlr->pc.key.S.status != PRESSED){// check holding
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800365c:	2b03      	cmp	r3, #3
 800365e:	d11d      	bne.n	800369c <chassis_update_gimbal_coord+0xe8>
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003666:	2b03      	cmp	r3, #3
 8003668:	d018      	beq.n	800369c <chassis_update_gimbal_coord+0xe8>
			chassis_hdlr->gimbal_axis.vx += 0.5f; // apply ramp-like mode to engage chassis
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8003670:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003674:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
			if(chassis_hdlr->gimbal_axis.vx > chassis_hdlr->max_vx)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	edd3 7a03 	vldr	s15, [r3, #12]
 800368a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800368e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003692:	dd03      	ble.n	800369c <chassis_update_gimbal_coord+0xe8>
				chassis_hdlr->gimbal_axis.vx = chassis_hdlr->max_vx;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	68da      	ldr	r2, [r3, #12]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	665a      	str	r2, [r3, #100]	; 0x64
		if(rc_hdlr->pc.key.S.status == PRESSED && rc_hdlr->pc.key.W.status != PRESSED){// check holding
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80036a2:	2b03      	cmp	r3, #3
 80036a4:	d123      	bne.n	80036ee <chassis_update_gimbal_coord+0x13a>
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036ac:	2b03      	cmp	r3, #3
 80036ae:	d01e      	beq.n	80036ee <chassis_update_gimbal_coord+0x13a>
			chassis_hdlr->gimbal_axis.vx -= 0.5f; // apply ramp-like mode to engage chassis
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80036b6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80036ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
			if(chassis_hdlr->gimbal_axis.vx < -chassis_hdlr->max_vx)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	edd3 7a03 	vldr	s15, [r3, #12]
 80036d0:	eef1 7a67 	vneg.f32	s15, s15
 80036d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80036d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036dc:	d507      	bpl.n	80036ee <chassis_update_gimbal_coord+0x13a>
				chassis_hdlr->gimbal_axis.vx = -chassis_hdlr->max_vx;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	edd3 7a03 	vldr	s15, [r3, #12]
 80036e4:	eef1 7a67 	vneg.f32	s15, s15
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
		if(rc_hdlr->pc.key.A.status == PRESSED && rc_hdlr->pc.key.D.status == PRESSED)
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80036f4:	2b03      	cmp	r3, #3
 80036f6:	d109      	bne.n	800370c <chassis_update_gimbal_coord+0x158>
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80036fe:	2b03      	cmp	r3, #3
 8003700:	d104      	bne.n	800370c <chassis_update_gimbal_coord+0x158>
			chassis_hdlr->gimbal_axis.vy = 0;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f04f 0200 	mov.w	r2, #0
 8003708:	669a      	str	r2, [r3, #104]	; 0x68
 800370a:	e012      	b.n	8003732 <chassis_update_gimbal_coord+0x17e>
		else if(rc_hdlr->pc.key.A.status != PRESSED && rc_hdlr->pc.key.D.status != PRESSED){
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003712:	2b03      	cmp	r3, #3
 8003714:	d00d      	beq.n	8003732 <chassis_update_gimbal_coord+0x17e>
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800371c:	2b03      	cmp	r3, #3
 800371e:	d008      	beq.n	8003732 <chassis_update_gimbal_coord+0x17e>
			chassis_brake(&chassis_hdlr->gimbal_axis.vy, 1.0f, 2.0f);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	3368      	adds	r3, #104	; 0x68
 8003724:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8003728:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800372c:	4618      	mov	r0, r3
 800372e:	f000 fa91 	bl	8003c54 <chassis_brake>
		if(rc_hdlr->pc.key.A.status == PRESSED && rc_hdlr->pc.key.D.status != PRESSED){// check holding
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003738:	2b03      	cmp	r3, #3
 800373a:	d123      	bne.n	8003784 <chassis_update_gimbal_coord+0x1d0>
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003742:	2b03      	cmp	r3, #3
 8003744:	d01e      	beq.n	8003784 <chassis_update_gimbal_coord+0x1d0>
			chassis_hdlr->gimbal_axis.vy -= 0.5f;// apply ramp-like mode to engage chassis
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 800374c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003750:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
			if(chassis_hdlr->gimbal_axis.vy < -chassis_hdlr->max_vy)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	edd3 7a04 	vldr	s15, [r3, #16]
 8003766:	eef1 7a67 	vneg.f32	s15, s15
 800376a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800376e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003772:	d507      	bpl.n	8003784 <chassis_update_gimbal_coord+0x1d0>
				chassis_hdlr->gimbal_axis.vy = -chassis_hdlr->max_vy;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	edd3 7a04 	vldr	s15, [r3, #16]
 800377a:	eef1 7a67 	vneg.f32	s15, s15
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
		if(rc_hdlr->pc.key.D.status == PRESSED && rc_hdlr->pc.key.A.status != PRESSED){// check holding
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800378a:	2b03      	cmp	r3, #3
 800378c:	d11d      	bne.n	80037ca <chassis_update_gimbal_coord+0x216>
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003794:	2b03      	cmp	r3, #3
 8003796:	d018      	beq.n	80037ca <chassis_update_gimbal_coord+0x216>
			chassis_hdlr->gimbal_axis.vy += 0.5f;// apply ramp-like mode to engage chassis
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 800379e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80037a2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
			if(chassis_hdlr->gimbal_axis.vy > chassis_hdlr->max_vy)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	edd3 7a04 	vldr	s15, [r3, #16]
 80037b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80037bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037c0:	dd03      	ble.n	80037ca <chassis_update_gimbal_coord+0x216>
				chassis_hdlr->gimbal_axis.vy = chassis_hdlr->max_vy;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	691a      	ldr	r2, [r3, #16]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	669a      	str	r2, [r3, #104]	; 0x68
		if(chassis_hdlr->chassis_act_mode == GIMBAL_FOLLOW){
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d16e      	bne.n	80038b2 <chassis_update_gimbal_coord+0x2fe>
			if(rc_hdlr->pc.key.Q.status == PRESSED && rc_hdlr->pc.key.E.status == PRESSED)
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80037da:	2b03      	cmp	r3, #3
 80037dc:	d109      	bne.n	80037f2 <chassis_update_gimbal_coord+0x23e>
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 80037e4:	2b03      	cmp	r3, #3
 80037e6:	d104      	bne.n	80037f2 <chassis_update_gimbal_coord+0x23e>
				chassis_hdlr->gimbal_axis.wz = 0;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	f04f 0200 	mov.w	r2, #0
 80037ee:	66da      	str	r2, [r3, #108]	; 0x6c
 80037f0:	e012      	b.n	8003818 <chassis_update_gimbal_coord+0x264>
			else if(rc_hdlr->pc.key.Q.status != PRESSED && rc_hdlr->pc.key.E.status != PRESSED){
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80037f8:	2b03      	cmp	r3, #3
 80037fa:	d00d      	beq.n	8003818 <chassis_update_gimbal_coord+0x264>
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 8003802:	2b03      	cmp	r3, #3
 8003804:	d008      	beq.n	8003818 <chassis_update_gimbal_coord+0x264>
				chassis_brake(&chassis_hdlr->gimbal_axis.wz, 1.0f, 2.0f);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	336c      	adds	r3, #108	; 0x6c
 800380a:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800380e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003812:	4618      	mov	r0, r3
 8003814:	f000 fa1e 	bl	8003c54 <chassis_brake>
			if(rc_hdlr->pc.key.Q.status == PRESSED && rc_hdlr->pc.key.E.status != PRESSED){// check holding
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800381e:	2b03      	cmp	r3, #3
 8003820:	d123      	bne.n	800386a <chassis_update_gimbal_coord+0x2b6>
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 8003828:	2b03      	cmp	r3, #3
 800382a:	d01e      	beq.n	800386a <chassis_update_gimbal_coord+0x2b6>
				chassis_hdlr->gimbal_axis.wz -= 0.5f;// apply ramp-like mode to engage chassis
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8003832:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003836:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
				if(chassis_hdlr->gimbal_axis.wz < -chassis_hdlr->max_wz)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	ed93 7a1b 	vldr	s14, [r3, #108]	; 0x6c
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	edd3 7a05 	vldr	s15, [r3, #20]
 800384c:	eef1 7a67 	vneg.f32	s15, s15
 8003850:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003858:	d507      	bpl.n	800386a <chassis_update_gimbal_coord+0x2b6>
					chassis_hdlr->gimbal_axis.wz = -chassis_hdlr->max_wz;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	edd3 7a05 	vldr	s15, [r3, #20]
 8003860:	eef1 7a67 	vneg.f32	s15, s15
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
			if(rc_hdlr->pc.key.E.status == PRESSED && rc_hdlr->pc.key.Q.status != PRESSED){// check holding
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 8003870:	2b03      	cmp	r3, #3
 8003872:	d11e      	bne.n	80038b2 <chassis_update_gimbal_coord+0x2fe>
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800387a:	2b03      	cmp	r3, #3
 800387c:	d019      	beq.n	80038b2 <chassis_update_gimbal_coord+0x2fe>
				chassis_hdlr->gimbal_axis.wz += 0.5f;// apply ramp-like mode to engage chassis
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8003884:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003888:	ee77 7a87 	vadd.f32	s15, s15, s14
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
				if(chassis_hdlr->gimbal_axis.wz > chassis_hdlr->max_vy)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	ed93 7a1b 	vldr	s14, [r3, #108]	; 0x6c
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	edd3 7a04 	vldr	s15, [r3, #16]
 800389e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80038a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038a6:	dc00      	bgt.n	80038aa <chassis_update_gimbal_coord+0x2f6>
}
 80038a8:	e003      	b.n	80038b2 <chassis_update_gimbal_coord+0x2fe>
					chassis_hdlr->gimbal_axis.wz = chassis_hdlr->max_vy;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	691a      	ldr	r2, [r3, #16]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	66da      	str	r2, [r3, #108]	; 0x6c
}
 80038b2:	bf00      	nop
 80038b4:	3708      	adds	r7, #8
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
	...

080038bc <chassis_update_chassis_coord>:
/*
 * @brief 	  Update chassis ground data through rc
 * @param[in] chassis_hdlr:chassis main struct
 * @retval    None
 */
void chassis_update_chassis_coord(Chassis_t *chassis_hdlr, RemoteControl_t *rc_hdlr){
 80038bc:	b480      	push	{r7}
 80038be:	b083      	sub	sp, #12
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
 80038c4:	6039      	str	r1, [r7, #0]
	/*chassis coordinates only for debugging purpose, thus no pc control processing*/
	chassis_hdlr->vx = rc.ctrl.ch3; // apply vx data here
 80038c6:	4b12      	ldr	r3, [pc, #72]	; (8003910 <chassis_update_chassis_coord+0x54>)
 80038c8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80038cc:	ee07 3a90 	vmov	s15, r3
 80038d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	edc3 7a00 	vstr	s15, [r3]
	chassis_hdlr->vy = rc.ctrl.ch2; // apply vy data here
 80038da:	4b0d      	ldr	r3, [pc, #52]	; (8003910 <chassis_update_chassis_coord+0x54>)
 80038dc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80038e0:	ee07 3a90 	vmov	s15, r3
 80038e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	edc3 7a01 	vstr	s15, [r3, #4]
	chassis_hdlr->wz = rc.ctrl.ch0;
 80038ee:	4b08      	ldr	r3, [pc, #32]	; (8003910 <chassis_update_chassis_coord+0x54>)
 80038f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80038f4:	ee07 3a90 	vmov	s15, r3
 80038f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8003902:	bf00      	nop
 8003904:	370c      	adds	r7, #12
 8003906:	46bd      	mov	sp, r7
 8003908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390c:	4770      	bx	lr
 800390e:	bf00      	nop
 8003910:	2000d578 	.word	0x2000d578

08003914 <chassis_exec_act_mode>:
 *			follow gimbal center| move_along gimbal coordinate |
 *			self-spinning while follow the gimbal coordinate | independent(ground coordinate)
 */
//FIXME: Didn't consider the acceleration. Acceleration can help us better explicit the buffer energy.
//		 But with more critical strict on power management.
void chassis_exec_act_mode(Chassis_t *chassis_hdlr){
 8003914:	b580      	push	{r7, lr}
 8003916:	ed2d 8b02 	vpush	{d8}
 800391a:	b082      	sub	sp, #8
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
	}
	else
		chassis_gyro_flag = 1;//start the timer counter interrupt
#endif

	if(chassis_hdlr->chassis_mode == IDLE_MODE){
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8003926:	2b04      	cmp	r3, #4
 8003928:	d10c      	bne.n	8003944 <chassis_exec_act_mode+0x30>
		chassis_hdlr->vx = 0;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	f04f 0200 	mov.w	r2, #0
 8003930:	601a      	str	r2, [r3, #0]
		chassis_hdlr->vy = 0;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	f04f 0200 	mov.w	r2, #0
 8003938:	605a      	str	r2, [r3, #4]
		chassis_hdlr->wz = 0;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	f04f 0200 	mov.w	r2, #0
 8003940:	609a      	str	r2, [r3, #8]
 8003942:	e0d8      	b.n	8003af6 <chassis_exec_act_mode+0x1e2>
		}
	else if(chassis_hdlr->chassis_act_mode == GIMBAL_CENTER){ // gyro mode
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 800394a:	2b00      	cmp	r3, #0
 800394c:	d11c      	bne.n	8003988 <chassis_exec_act_mode+0x74>
		/* The front of chassis always chases gimbal yaw's ecd center (aka Twist mode) */
		chassis_hdlr->vx = chassis_hdlr->gimbal_axis.vx;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	601a      	str	r2, [r3, #0]
		chassis_hdlr->vy = chassis_hdlr->gimbal_axis.vy;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	605a      	str	r2, [r3, #4]
		chassis_hdlr->wz = -pid_single_loop_control(0, &(chassis_hdlr->f_pid), chassis_hdlr->gimbal_yaw_rel_angle);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	f103 0220 	add.w	r2, r3, #32
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	edd3 7a06 	vldr	s15, [r3, #24]
 800396a:	eef0 0a67 	vmov.f32	s1, s15
 800396e:	4610      	mov	r0, r2
 8003970:	ed9f 0aa5 	vldr	s0, [pc, #660]	; 8003c08 <chassis_exec_act_mode+0x2f4>
 8003974:	f7ff f9fa 	bl	8002d6c <pid_single_loop_control>
 8003978:	eef0 7a40 	vmov.f32	s15, s0
 800397c:	eef1 7a67 	vneg.f32	s15, s15
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	edc3 7a02 	vstr	s15, [r3, #8]
 8003986:	e0b6      	b.n	8003af6 <chassis_exec_act_mode+0x1e2>
	}
	else if(chassis_hdlr->chassis_act_mode == GIMBAL_FOLLOW){ // encoder mode
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 800398e:	2b01      	cmp	r3, #1
 8003990:	d155      	bne.n	8003a3e <chassis_exec_act_mode+0x12a>
		/* The chassis always move along gimbal's coord/axis , but not chasing yaw's center */
		chassis_hdlr->vx = chassis_hdlr->gimbal_axis.vx * arm_cos_f32(chassis_hdlr->gimbal_yaw_rel_angle) - chassis_hdlr->gimbal_axis.vy * arm_sin_f32(chassis_hdlr->gimbal_yaw_rel_angle);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	ed93 8a19 	vldr	s16, [r3, #100]	; 0x64
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	edd3 7a06 	vldr	s15, [r3, #24]
 800399e:	eeb0 0a67 	vmov.f32	s0, s15
 80039a2:	f00e ffa9 	bl	80128f8 <arm_cos_f32>
 80039a6:	eef0 7a40 	vmov.f32	s15, s0
 80039aa:	ee28 8a27 	vmul.f32	s16, s16, s15
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	edd3 8a1a 	vldr	s17, [r3, #104]	; 0x68
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	edd3 7a06 	vldr	s15, [r3, #24]
 80039ba:	eeb0 0a67 	vmov.f32	s0, s15
 80039be:	f00e ff4d 	bl	801285c <arm_sin_f32>
 80039c2:	eef0 7a40 	vmov.f32	s15, s0
 80039c6:	ee68 7aa7 	vmul.f32	s15, s17, s15
 80039ca:	ee78 7a67 	vsub.f32	s15, s16, s15
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	edc3 7a00 	vstr	s15, [r3]
		chassis_hdlr->vy = chassis_hdlr->gimbal_axis.vx * arm_sin_f32(chassis_hdlr->gimbal_yaw_rel_angle) + chassis_hdlr->gimbal_axis.vy * arm_cos_f32(chassis_hdlr->gimbal_yaw_rel_angle);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	ed93 8a19 	vldr	s16, [r3, #100]	; 0x64
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	edd3 7a06 	vldr	s15, [r3, #24]
 80039e0:	eeb0 0a67 	vmov.f32	s0, s15
 80039e4:	f00e ff3a 	bl	801285c <arm_sin_f32>
 80039e8:	eef0 7a40 	vmov.f32	s15, s0
 80039ec:	ee28 8a27 	vmul.f32	s16, s16, s15
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	edd3 8a1a 	vldr	s17, [r3, #104]	; 0x68
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	edd3 7a06 	vldr	s15, [r3, #24]
 80039fc:	eeb0 0a67 	vmov.f32	s0, s15
 8003a00:	f00e ff7a 	bl	80128f8 <arm_cos_f32>
 8003a04:	eef0 7a40 	vmov.f32	s15, s0
 8003a08:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8003a0c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	edc3 7a01 	vstr	s15, [r3, #4]
		if(rc.control_mode == CTRLER_MODE)
 8003a16:	4b7d      	ldr	r3, [pc, #500]	; (8003c0c <chassis_exec_act_mode+0x2f8>)
 8003a18:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d104      	bne.n	8003a2a <chassis_exec_act_mode+0x116>
			chassis_hdlr->wz = 0;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	f04f 0200 	mov.w	r2, #0
 8003a26:	609a      	str	r2, [r3, #8]
 8003a28:	e065      	b.n	8003af6 <chassis_exec_act_mode+0x1e2>
		else if(rc.control_mode == PC_MODE)
 8003a2a:	4b78      	ldr	r3, [pc, #480]	; (8003c0c <chassis_exec_act_mode+0x2f8>)
 8003a2c:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d160      	bne.n	8003af6 <chassis_exec_act_mode+0x1e2>
			chassis_hdlr->wz = chassis_hdlr->gimbal_axis.wz;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	609a      	str	r2, [r3, #8]
 8003a3c:	e05b      	b.n	8003af6 <chassis_exec_act_mode+0x1e2>
	}
	else if(chassis_hdlr->chassis_act_mode == SELF_GYRO){ // gyro or encoder mode
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8003a44:	2b02      	cmp	r3, #2
 8003a46:	d145      	bne.n	8003ad4 <chassis_exec_act_mode+0x1c0>
		/* The chassis always move along gimbal's coord/axis , meanwhile spinning the chassis with a fixed speed */
		chassis_hdlr->vx = chassis_hdlr->gimbal_axis.vx * arm_cos_f32(chassis_hdlr->gimbal_yaw_rel_angle) - chassis_hdlr->gimbal_axis.vy * arm_sin_f32(chassis_hdlr->gimbal_yaw_rel_angle);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	ed93 8a19 	vldr	s16, [r3, #100]	; 0x64
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	edd3 7a06 	vldr	s15, [r3, #24]
 8003a54:	eeb0 0a67 	vmov.f32	s0, s15
 8003a58:	f00e ff4e 	bl	80128f8 <arm_cos_f32>
 8003a5c:	eef0 7a40 	vmov.f32	s15, s0
 8003a60:	ee28 8a27 	vmul.f32	s16, s16, s15
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	edd3 8a1a 	vldr	s17, [r3, #104]	; 0x68
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	edd3 7a06 	vldr	s15, [r3, #24]
 8003a70:	eeb0 0a67 	vmov.f32	s0, s15
 8003a74:	f00e fef2 	bl	801285c <arm_sin_f32>
 8003a78:	eef0 7a40 	vmov.f32	s15, s0
 8003a7c:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8003a80:	ee78 7a67 	vsub.f32	s15, s16, s15
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	edc3 7a00 	vstr	s15, [r3]
		chassis_hdlr->vy = chassis_hdlr->gimbal_axis.vx * arm_sin_f32(chassis_hdlr->gimbal_yaw_rel_angle) + chassis_hdlr->gimbal_axis.vy * arm_cos_f32(chassis_hdlr->gimbal_yaw_rel_angle);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	ed93 8a19 	vldr	s16, [r3, #100]	; 0x64
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	edd3 7a06 	vldr	s15, [r3, #24]
 8003a96:	eeb0 0a67 	vmov.f32	s0, s15
 8003a9a:	f00e fedf 	bl	801285c <arm_sin_f32>
 8003a9e:	eef0 7a40 	vmov.f32	s15, s0
 8003aa2:	ee28 8a27 	vmul.f32	s16, s16, s15
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	edd3 8a1a 	vldr	s17, [r3, #104]	; 0x68
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	edd3 7a06 	vldr	s15, [r3, #24]
 8003ab2:	eeb0 0a67 	vmov.f32	s0, s15
 8003ab6:	f00e ff1f 	bl	80128f8 <arm_cos_f32>
 8003aba:	eef0 7a40 	vmov.f32	s15, s0
 8003abe:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8003ac2:	ee78 7a27 	vadd.f32	s15, s16, s15
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	edc3 7a01 	vstr	s15, [r3, #4]
		/* for robots with slipring */
#ifdef WITH_SLIPRING
		//FIXME apply differential rotary control or use Q&E to change direction
		chassis_hdlr->wz =  CHASSIS_ECD_CONST_OMEGA * 3.5f;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	4a50      	ldr	r2, [pc, #320]	; (8003c10 <chassis_exec_act_mode+0x2fc>)
 8003ad0:	609a      	str	r2, [r3, #8]
 8003ad2:	e010      	b.n	8003af6 <chassis_exec_act_mode+0x1e2>
			chassis_hdlr->wz =  -CHASSIS_ECD_CONST_OMEGA * 2.0f;
		else
			chassis_gyro_counter = 0;
#endif
	}
	else if(chassis_hdlr->chassis_act_mode == INDPET_MODE){ // encoder mode
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8003ada:	2b03      	cmp	r3, #3
 8003adc:	d10b      	bne.n	8003af6 <chassis_exec_act_mode+0x1e2>
		/* The chassis follow the ground axis
		 * Also can be used as sentry's chassis cmd
		 *  */
		chassis_hdlr->vx = chassis_hdlr->vx;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	601a      	str	r2, [r3, #0]
		chassis_hdlr->vy = chassis_hdlr->vy;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	685a      	ldr	r2, [r3, #4]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	605a      	str	r2, [r3, #4]
		chassis_hdlr->wz = chassis_hdlr->wz;//CHASSIS_SLEF_GYRO_ANG_VEL * 1.0f;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	689a      	ldr	r2, [r3, #8]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	609a      	str	r2, [r3, #8]
	}

	/* set limit axis speed */
	VAL_LIMIT(chassis_hdlr->vx, -chassis_hdlr->max_vx, chassis_hdlr->max_vx);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	ed93 7a00 	vldr	s14, [r3]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	edd3 7a03 	vldr	s15, [r3, #12]
 8003b02:	eef1 7a67 	vneg.f32	s15, s15
 8003b06:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b0e:	d808      	bhi.n	8003b22 <chassis_exec_act_mode+0x20e>
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	edd3 7a03 	vldr	s15, [r3, #12]
 8003b16:	eef1 7a67 	vneg.f32	s15, s15
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	edc3 7a00 	vstr	s15, [r3]
 8003b20:	e00e      	b.n	8003b40 <chassis_exec_act_mode+0x22c>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	ed93 7a00 	vldr	s14, [r3]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	edd3 7a03 	vldr	s15, [r3, #12]
 8003b2e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b36:	db03      	blt.n	8003b40 <chassis_exec_act_mode+0x22c>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	68da      	ldr	r2, [r3, #12]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	601a      	str	r2, [r3, #0]
	VAL_LIMIT(chassis_hdlr->vy, -chassis_hdlr->max_vy, chassis_hdlr->max_vy);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	ed93 7a01 	vldr	s14, [r3, #4]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	edd3 7a04 	vldr	s15, [r3, #16]
 8003b4c:	eef1 7a67 	vneg.f32	s15, s15
 8003b50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b58:	d808      	bhi.n	8003b6c <chassis_exec_act_mode+0x258>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	edd3 7a04 	vldr	s15, [r3, #16]
 8003b60:	eef1 7a67 	vneg.f32	s15, s15
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	edc3 7a01 	vstr	s15, [r3, #4]
 8003b6a:	e00e      	b.n	8003b8a <chassis_exec_act_mode+0x276>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	ed93 7a01 	vldr	s14, [r3, #4]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	edd3 7a04 	vldr	s15, [r3, #16]
 8003b78:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b80:	db03      	blt.n	8003b8a <chassis_exec_act_mode+0x276>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	691a      	ldr	r2, [r3, #16]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	605a      	str	r2, [r3, #4]
	VAL_LIMIT(chassis_hdlr->wz, -chassis_hdlr->max_wz, chassis_hdlr->max_wz);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	ed93 7a02 	vldr	s14, [r3, #8]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	edd3 7a05 	vldr	s15, [r3, #20]
 8003b96:	eef1 7a67 	vneg.f32	s15, s15
 8003b9a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ba2:	d808      	bhi.n	8003bb6 <chassis_exec_act_mode+0x2a2>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	edd3 7a05 	vldr	s15, [r3, #20]
 8003baa:	eef1 7a67 	vneg.f32	s15, s15
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	edc3 7a02 	vstr	s15, [r3, #8]
 8003bb4:	e00e      	b.n	8003bd4 <chassis_exec_act_mode+0x2c0>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	ed93 7a02 	vldr	s14, [r3, #8]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	edd3 7a05 	vldr	s15, [r3, #20]
 8003bc2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003bc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bca:	db03      	blt.n	8003bd4 <chassis_exec_act_mode+0x2c0>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	695a      	ldr	r2, [r3, #20]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	609a      	str	r2, [r3, #8]

	if(fabs(chassis_hdlr->wz) < 30.0f)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	edd3 7a02 	vldr	s15, [r3, #8]
 8003bda:	eef0 7ae7 	vabs.f32	s15, s15
 8003bde:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8003be2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003be6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bea:	d503      	bpl.n	8003bf4 <chassis_exec_act_mode+0x2e0>
		/* PID dead zone risk management */
		chassis_hdlr->wz = 0;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	f04f 0200 	mov.w	r2, #0
 8003bf2:	609a      	str	r2, [r3, #8]

	/* execute the cmd */
	chassis_execute(chassis_hdlr);
 8003bf4:	6878      	ldr	r0, [r7, #4]
 8003bf6:	f7ff fc8b 	bl	8003510 <chassis_execute>

}
 8003bfa:	bf00      	nop
 8003bfc:	3708      	adds	r7, #8
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	ecbd 8b02 	vpop	{d8}
 8003c04:	bd80      	pop	{r7, pc}
 8003c06:	bf00      	nop
 8003c08:	00000000 	.word	0x00000000
 8003c0c:	2000d578 	.word	0x2000d578
 8003c10:	43d20000 	.word	0x43d20000

08003c14 <chassis_set_mode>:

/*
 * @brief set chassis mode
 *			patrol | detected armor | Auto_Poilt | IDLE(no action) | Debug(remote control)
 */
void chassis_set_mode(Chassis_t *chassis_hdlr, BoardMode_t mode){
 8003c14:	b480      	push	{r7}
 8003c16:	b083      	sub	sp, #12
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	460b      	mov	r3, r1
 8003c1e:	70fb      	strb	r3, [r7, #3]
	chassis_hdlr->chassis_mode = mode;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	78fa      	ldrb	r2, [r7, #3]
 8003c24:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
}
 8003c28:	bf00      	nop
 8003c2a:	370c      	adds	r7, #12
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr

08003c34 <chassis_set_act_mode>:
/*
 * @brief set chassis action mode
 *			follow gimbal center| move_along gimbal coordinate |
 *			self-spinning while follow the gimbal coordinate | independent(ground coordinate)
 */
void chassis_set_act_mode(Chassis_t *chassis_hdlr, BoardActMode_t mode){
 8003c34:	b480      	push	{r7}
 8003c36:	b083      	sub	sp, #12
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
 8003c3c:	460b      	mov	r3, r1
 8003c3e:	70fb      	strb	r3, [r7, #3]
	chassis_hdlr->chassis_act_mode = mode;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	78fa      	ldrb	r2, [r7, #3]
 8003c44:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
}
 8003c48:	bf00      	nop
 8003c4a:	370c      	adds	r7, #12
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c52:	4770      	bx	lr

08003c54 <chassis_brake>:
/*
 * @brief brake the chassis slowly to avoid instant power overlimt
 */
void chassis_brake(float *vel, float ramp_step, float stop_threshold){
 8003c54:	b480      	push	{r7}
 8003c56:	b085      	sub	sp, #20
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	60f8      	str	r0, [r7, #12]
 8003c5c:	ed87 0a02 	vstr	s0, [r7, #8]
 8003c60:	edc7 0a01 	vstr	s1, [r7, #4]
	if(*vel > 0)// both release -> brake
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	edd3 7a00 	vldr	s15, [r3]
 8003c6a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003c6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c72:	dd0a      	ble.n	8003c8a <chassis_brake+0x36>
		*vel -= ramp_step;//brake need to be quicker
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	ed93 7a00 	vldr	s14, [r3]
 8003c7a:	edd7 7a02 	vldr	s15, [r7, #8]
 8003c7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	edc3 7a00 	vstr	s15, [r3]
 8003c88:	e011      	b.n	8003cae <chassis_brake+0x5a>
	else if(*vel < 0)
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	edd3 7a00 	vldr	s15, [r3]
 8003c90:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003c94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c98:	d509      	bpl.n	8003cae <chassis_brake+0x5a>
		*vel += ramp_step;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	ed93 7a00 	vldr	s14, [r3]
 8003ca0:	edd7 7a02 	vldr	s15, [r7, #8]
 8003ca4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	edc3 7a00 	vstr	s15, [r3]
	if(fabs(*vel) < stop_threshold)
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	edd3 7a00 	vldr	s15, [r3]
 8003cb4:	eef0 7ae7 	vabs.f32	s15, s15
 8003cb8:	ed97 7a01 	vldr	s14, [r7, #4]
 8003cbc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003cc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cc4:	dc00      	bgt.n	8003cc8 <chassis_brake+0x74>
		*vel = 0;
}
 8003cc6:	e003      	b.n	8003cd0 <chassis_brake+0x7c>
		*vel = 0;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	f04f 0200 	mov.w	r2, #0
 8003cce:	601a      	str	r2, [r3, #0]
}
 8003cd0:	bf00      	nop
 8003cd2:	3714      	adds	r7, #20
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr

08003cdc <chassis_rc_mode_selection>:
/*
 * @brief     mode selection based on remote controller
 * @param[in] chassis: main chassis handler
 * @param[in] rc: main remote controller handler
 * */
static void chassis_rc_mode_selection(Chassis_t* chassis_hdlr, RemoteControl_t *rc_hdlr){
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b084      	sub	sp, #16
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	6039      	str	r1, [r7, #0]
	BoardMode_t    board_mode = IDLE_MODE;
 8003ce6:	2304      	movs	r3, #4
 8003ce8:	73fb      	strb	r3, [r7, #15]
	BoardActMode_t act_mode   = INDPET_MODE;
 8003cea:	2303      	movs	r3, #3
 8003cec:	73bb      	strb	r3, [r7, #14]

	/* controller end mode selection */
	if(rc_hdlr->control_mode == CTRLER_MODE){
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d139      	bne.n	8003d6c <chassis_rc_mode_selection+0x90>
		if(rc_hdlr->ctrl.s1 == SW_MID){
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	7a1b      	ldrb	r3, [r3, #8]
 8003cfc:	2b03      	cmp	r3, #3
 8003cfe:	d102      	bne.n	8003d06 <chassis_rc_mode_selection+0x2a>
			/* if s1 down, then just shut down everything */
			board_mode = IDLE_MODE;
 8003d00:	2304      	movs	r3, #4
 8003d02:	73fb      	strb	r3, [r7, #15]
 8003d04:	e0b1      	b.n	8003e6a <chassis_rc_mode_selection+0x18e>
		}
		else{
			/* else just set up to patrol mode */
			board_mode = PATROL_MODE;
 8003d06:	2300      	movs	r3, #0
 8003d08:	73fb      	strb	r3, [r7, #15]
			if(rc_hdlr->ctrl.s1 == SW_UP){
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	7a1b      	ldrb	r3, [r3, #8]
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d110      	bne.n	8003d34 <chassis_rc_mode_selection+0x58>
				/* chassis follow gimbal center while follow yaw axis */
				act_mode = GIMBAL_CENTER;
 8003d12:	2300      	movs	r3, #0
 8003d14:	73bb      	strb	r3, [r7, #14]
	#ifdef MODE_DEBUG
				/* LD indicator, For debug purposes only */
	#endif
				if(rc_hdlr->ctrl.s1 == SW_UP && rc_hdlr->ctrl.s2 == SW_DOWN){
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	7a1b      	ldrb	r3, [r3, #8]
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	d105      	bne.n	8003d2a <chassis_rc_mode_selection+0x4e>
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	7a5b      	ldrb	r3, [r3, #9]
 8003d22:	2b02      	cmp	r3, #2
 8003d24:	d101      	bne.n	8003d2a <chassis_rc_mode_selection+0x4e>
					/* spinning chassis while follow yaw axis */
					act_mode = SELF_GYRO;
 8003d26:	2302      	movs	r3, #2
 8003d28:	73bb      	strb	r3, [r7, #14]
	#ifdef MODE_DEBUG
					/* LD indicator, For debug purposes only */
	#endif
				}
				/* update gimbal axis */
				chassis_update_gimbal_coord(chassis_hdlr, rc_hdlr);
 8003d2a:	6839      	ldr	r1, [r7, #0]
 8003d2c:	6878      	ldr	r0, [r7, #4]
 8003d2e:	f7ff fc41 	bl	80035b4 <chassis_update_gimbal_coord>
 8003d32:	e09a      	b.n	8003e6a <chassis_rc_mode_selection+0x18e>
			}
			else if(rc_hdlr->ctrl.s1 == SW_DOWN){
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	7a1b      	ldrb	r3, [r3, #8]
 8003d38:	2b02      	cmp	r3, #2
 8003d3a:	f040 8096 	bne.w	8003e6a <chassis_rc_mode_selection+0x18e>
				/* chassis only follow yaw axis */
				act_mode = GIMBAL_FOLLOW;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	73bb      	strb	r3, [r7, #14]
#ifdef MODE_DEBUG
			/* LD indicator, For debug purposes only */
#endif
				/* update gimbal axis */
				chassis_update_gimbal_coord(chassis_hdlr, rc_hdlr);
 8003d42:	6839      	ldr	r1, [r7, #0]
 8003d44:	6878      	ldr	r0, [r7, #4]
 8003d46:	f7ff fc35 	bl	80035b4 <chassis_update_gimbal_coord>
					if(rc_hdlr->ctrl.s1 == SW_DOWN && rc_hdlr->ctrl.s2 == SW_DOWN){
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	7a1b      	ldrb	r3, [r3, #8]
 8003d4e:	2b02      	cmp	r3, #2
 8003d50:	f040 808b 	bne.w	8003e6a <chassis_rc_mode_selection+0x18e>
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	7a5b      	ldrb	r3, [r3, #9]
 8003d58:	2b02      	cmp	r3, #2
 8003d5a:	f040 8086 	bne.w	8003e6a <chassis_rc_mode_selection+0x18e>
						/* independent mode */
						act_mode = INDPET_MODE;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	73bb      	strb	r3, [r7, #14]
#ifdef MODE_DEBUG
					/* LD indicator, For debug purposes only */
#endif
						/* update ground axis */
						chassis_update_chassis_coord(chassis_hdlr, rc_hdlr);
 8003d62:	6839      	ldr	r1, [r7, #0]
 8003d64:	6878      	ldr	r0, [r7, #4]
 8003d66:	f7ff fda9 	bl	80038bc <chassis_update_chassis_coord>
 8003d6a:	e07e      	b.n	8003e6a <chassis_rc_mode_selection+0x18e>
	 * |			 |--------------------------------------------------------   | - Gyro mode
	 * |	         |  	-1        |  	    1         |	SELF_GYRO	     | __|
	 * -----------------------------------------------------------------------
	 * */
	/* pc end mode selection */
	else if(rc_hdlr->control_mode == PC_MODE){
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d179      	bne.n	8003e6a <chassis_rc_mode_selection+0x18e>
		if(rc_hdlr->pc.key.key_buffer & KEY_BOARD_G){
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8003d7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d002      	beq.n	8003d8a <chassis_rc_mode_selection+0xae>
				/* if s1 down, then just shut down everything */
				board_mode = IDLE_MODE;
 8003d84:	2304      	movs	r3, #4
 8003d86:	73fb      	strb	r3, [r7, #15]
 8003d88:	e06f      	b.n	8003e6a <chassis_rc_mode_selection+0x18e>
			}
		else{
			/* else just set up to patrol mode */
			board_mode = PATROL_MODE;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	73fb      	strb	r3, [r7, #15]
			/* update keys state */
//			if(rc_hdlr->pc.key.key_buffer & KEY_BOARD_CTRL)
			if(rc_get_key_status(&rc_hdlr->pc.key.Ctrl) == RELEASED_TO_PRESS){ // check rising edge
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	3354      	adds	r3, #84	; 0x54
 8003d92:	4618      	mov	r0, r3
 8003d94:	f002 fc08 	bl	80065a8 <rc_get_key_status>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d10d      	bne.n	8003dba <chassis_rc_mode_selection+0xde>
				chassis_pc_mode_toggle = -chassis_pc_mode_toggle;
 8003d9e:	4b3a      	ldr	r3, [pc, #232]	; (8003e88 <chassis_rc_mode_selection+0x1ac>)
 8003da0:	f993 3000 	ldrsb.w	r3, [r3]
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	425b      	negs	r3, r3
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	b25a      	sxtb	r2, r3
 8003dac:	4b36      	ldr	r3, [pc, #216]	; (8003e88 <chassis_rc_mode_selection+0x1ac>)
 8003dae:	701a      	strb	r2, [r3, #0]
				temp_toggle_count++;
 8003db0:	4b36      	ldr	r3, [pc, #216]	; (8003e8c <chassis_rc_mode_selection+0x1b0>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	3301      	adds	r3, #1
 8003db6:	4a35      	ldr	r2, [pc, #212]	; (8003e8c <chassis_rc_mode_selection+0x1b0>)
 8003db8:	6013      	str	r3, [r2, #0]
			}
			if(rc_get_key_status(&rc_hdlr->pc.key.F) == RELEASED_TO_PRESS) // check rising edge
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	3357      	adds	r3, #87	; 0x57
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f002 fbf2 	bl	80065a8 <rc_get_key_status>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d108      	bne.n	8003ddc <chassis_rc_mode_selection+0x100>
				chassis_pc_submode_toggle = -chassis_pc_submode_toggle;
 8003dca:	4b31      	ldr	r3, [pc, #196]	; (8003e90 <chassis_rc_mode_selection+0x1b4>)
 8003dcc:	f993 3000 	ldrsb.w	r3, [r3]
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	425b      	negs	r3, r3
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	b25a      	sxtb	r2, r3
 8003dd8:	4b2d      	ldr	r3, [pc, #180]	; (8003e90 <chassis_rc_mode_selection+0x1b4>)
 8003dda:	701a      	strb	r2, [r3, #0]

			/* mode decide */
			if(chassis_pc_mode_toggle == -1 && chassis_pc_submode_toggle == -1){
 8003ddc:	4b2a      	ldr	r3, [pc, #168]	; (8003e88 <chassis_rc_mode_selection+0x1ac>)
 8003dde:	f993 3000 	ldrsb.w	r3, [r3]
 8003de2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003de6:	d10c      	bne.n	8003e02 <chassis_rc_mode_selection+0x126>
 8003de8:	4b29      	ldr	r3, [pc, #164]	; (8003e90 <chassis_rc_mode_selection+0x1b4>)
 8003dea:	f993 3000 	ldrsb.w	r3, [r3]
 8003dee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003df2:	d106      	bne.n	8003e02 <chassis_rc_mode_selection+0x126>
				/* chassis follow gimbal center while follow yaw axis */
				act_mode = GIMBAL_CENTER;
 8003df4:	2300      	movs	r3, #0
 8003df6:	73bb      	strb	r3, [r7, #14]
				/* update gimbal axis */
				chassis_update_gimbal_coord(chassis_hdlr, rc_hdlr);
 8003df8:	6839      	ldr	r1, [r7, #0]
 8003dfa:	6878      	ldr	r0, [r7, #4]
 8003dfc:	f7ff fbda 	bl	80035b4 <chassis_update_gimbal_coord>
 8003e00:	e033      	b.n	8003e6a <chassis_rc_mode_selection+0x18e>
#ifdef MODE_DEBUG
		/* LD indicator, For debug purposes only */
#endif
			}

			else if(chassis_pc_mode_toggle == -1 && chassis_pc_submode_toggle == 1){
 8003e02:	4b21      	ldr	r3, [pc, #132]	; (8003e88 <chassis_rc_mode_selection+0x1ac>)
 8003e04:	f993 3000 	ldrsb.w	r3, [r3]
 8003e08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e0c:	d10b      	bne.n	8003e26 <chassis_rc_mode_selection+0x14a>
 8003e0e:	4b20      	ldr	r3, [pc, #128]	; (8003e90 <chassis_rc_mode_selection+0x1b4>)
 8003e10:	f993 3000 	ldrsb.w	r3, [r3]
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d106      	bne.n	8003e26 <chassis_rc_mode_selection+0x14a>
				/* spinning chassis while follow yaw axis */
				act_mode = SELF_GYRO;
 8003e18:	2302      	movs	r3, #2
 8003e1a:	73bb      	strb	r3, [r7, #14]
				/* update gimbal axis */
				chassis_update_gimbal_coord(chassis_hdlr, rc_hdlr);
 8003e1c:	6839      	ldr	r1, [r7, #0]
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	f7ff fbc8 	bl	80035b4 <chassis_update_gimbal_coord>
 8003e24:	e021      	b.n	8003e6a <chassis_rc_mode_selection+0x18e>
#ifdef MODE_DEBUG
			/* LD indicator, For debug purposes only */
#endif
			}

			else if(chassis_pc_mode_toggle == 1 && chassis_pc_submode_toggle == -1){
 8003e26:	4b18      	ldr	r3, [pc, #96]	; (8003e88 <chassis_rc_mode_selection+0x1ac>)
 8003e28:	f993 3000 	ldrsb.w	r3, [r3]
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d10c      	bne.n	8003e4a <chassis_rc_mode_selection+0x16e>
 8003e30:	4b17      	ldr	r3, [pc, #92]	; (8003e90 <chassis_rc_mode_selection+0x1b4>)
 8003e32:	f993 3000 	ldrsb.w	r3, [r3]
 8003e36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e3a:	d106      	bne.n	8003e4a <chassis_rc_mode_selection+0x16e>
				/* chassis only follow yaw axis */
				act_mode = GIMBAL_FOLLOW;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	73bb      	strb	r3, [r7, #14]
				/* update gimbal axis */
				chassis_update_gimbal_coord(chassis_hdlr, rc_hdlr);
 8003e40:	6839      	ldr	r1, [r7, #0]
 8003e42:	6878      	ldr	r0, [r7, #4]
 8003e44:	f7ff fbb6 	bl	80035b4 <chassis_update_gimbal_coord>
 8003e48:	e00f      	b.n	8003e6a <chassis_rc_mode_selection+0x18e>
#ifdef MODE_DEBUG
			/* LD indicator, For debug purposes only */
#endif
			}
			else if(chassis_pc_mode_toggle == 1 && chassis_pc_submode_toggle == 1){
 8003e4a:	4b0f      	ldr	r3, [pc, #60]	; (8003e88 <chassis_rc_mode_selection+0x1ac>)
 8003e4c:	f993 3000 	ldrsb.w	r3, [r3]
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d10a      	bne.n	8003e6a <chassis_rc_mode_selection+0x18e>
 8003e54:	4b0e      	ldr	r3, [pc, #56]	; (8003e90 <chassis_rc_mode_selection+0x1b4>)
 8003e56:	f993 3000 	ldrsb.w	r3, [r3]
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d105      	bne.n	8003e6a <chassis_rc_mode_selection+0x18e>
				/* independent mode */
				act_mode = INDPET_MODE;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	73bb      	strb	r3, [r7, #14]
				/* update ground axis */
				chassis_update_chassis_coord(chassis_hdlr, rc_hdlr);
 8003e62:	6839      	ldr	r1, [r7, #0]
 8003e64:	6878      	ldr	r0, [r7, #4]
 8003e66:	f7ff fd29 	bl	80038bc <chassis_update_chassis_coord>
			}
		}// else patrol mode
	}//pc mode

	/* set modes */
	chassis_set_mode(chassis_hdlr, board_mode);
 8003e6a:	7bfb      	ldrb	r3, [r7, #15]
 8003e6c:	4619      	mov	r1, r3
 8003e6e:	6878      	ldr	r0, [r7, #4]
 8003e70:	f7ff fed0 	bl	8003c14 <chassis_set_mode>
	chassis_set_act_mode(chassis_hdlr, act_mode);// act mode only works when debuging with rc
 8003e74:	7bbb      	ldrb	r3, [r7, #14]
 8003e76:	4619      	mov	r1, r3
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	f7ff fedb 	bl	8003c34 <chassis_set_act_mode>
}
 8003e7e:	bf00      	nop
 8003e80:	3710      	adds	r7, #16
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd80      	pop	{r7, pc}
 8003e86:	bf00      	nop
 8003e88:	20000008 	.word	0x20000008
 8003e8c:	200004c4 	.word	0x200004c4
 8003e90:	20000009 	.word	0x20000009

08003e94 <Gimbal_Task_Function>:
	static uint8_t dynamic_offset_center_flag = 0;
#endif

/* With encoder mode, task execution time (per loop): 1ms */
void Gimbal_Task_Function(void const * argument)
{
 8003e94:	b5b0      	push	{r4, r5, r7, lr}
 8003e96:	ed2d 8b02 	vpush	{d8}
 8003e9a:	b088      	sub	sp, #32
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]

    /* USER CODE BEGIN Gimbal_Task_Function */
	/* gimbal task LD indicator */
	HAL_GPIO_WritePin(LED_Blue_GPIO_Port, LED_Blue_Pin, GPIO_PIN_SET);
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003ea6:	4887      	ldr	r0, [pc, #540]	; (80040c4 <Gimbal_Task_Function+0x230>)
 8003ea8:	f008 fc7a 	bl	800c7a0 <HAL_GPIO_WritePin>

	/* init gimbal task */
	gimbal_task_init(&gimbal);
 8003eac:	4886      	ldr	r0, [pc, #536]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8003eae:	f000 f957 	bl	8004160 <gimbal_task_init>

	/* reset calibration using ramp function */
	gimbal_calibration_reset(&gimbal);
 8003eb2:	4885      	ldr	r0, [pc, #532]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8003eb4:	f000 f9d8 	bl	8004268 <gimbal_calibration_reset>
	/* define after-detection delay var here */
//	int16_t gimbal_control_counter=0;

	/* set task exec period */
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = pdMS_TO_TICKS(1); // task exec period 1ms
 8003eb8:	2301      	movs	r3, #1
 8003eba:	61bb      	str	r3, [r7, #24]

	/* init the task ticks */
	xLastWakeTime = xTaskGetTickCount();
 8003ebc:	f00d fc74 	bl	80117a8 <xTaskGetTickCount>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	60fb      	str	r3, [r7, #12]

#ifndef GIMBAL_MOTOR_DEBUG //for only test temp closed loop control
	for(;;){

	  /* mode selection */
	  gimbal_rc_mode_selection(&gimbal, &rc);
 8003ec4:	4981      	ldr	r1, [pc, #516]	; (80040cc <Gimbal_Task_Function+0x238>)
 8003ec6:	4880      	ldr	r0, [pc, #512]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8003ec8:	f000 feb0 	bl	8004c2c <gimbal_rc_mode_selection>

	  /* make sure offset already be set to the gyro */
	  if(imu_init_flag == 1)
 8003ecc:	4b80      	ldr	r3, [pc, #512]	; (80040d0 <Gimbal_Task_Function+0x23c>)
 8003ece:	781b      	ldrb	r3, [r3, #0]
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d103      	bne.n	8003edc <Gimbal_Task_Function+0x48>
		 /* update gyroscope angle */
		 gimbal_gyro_update_abs_angle(&gimbal);
 8003ed4:	487c      	ldr	r0, [pc, #496]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8003ed6:	f000 fba7 	bl	8004628 <gimbal_gyro_update_abs_angle>
 8003eda:	e008      	b.n	8003eee <Gimbal_Task_Function+0x5a>
	  else if(gimbal.gimbal_motor_mode == GYRO_MODE)
 8003edc:	4b7a      	ldr	r3, [pc, #488]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8003ede:	f893 3ad0 	ldrb.w	r3, [r3, #2768]	; 0xad0
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d103      	bne.n	8003eee <Gimbal_Task_Function+0x5a>
		  /* imu not ready -> deactivate gyro mode*/
		  gimbal.gimbal_act_mode = IDLE_MODE;
 8003ee6:	4b78      	ldr	r3, [pc, #480]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8003ee8:	2204      	movs	r2, #4
 8003eea:	f883 2ad1 	strb.w	r2, [r3, #2769]	; 0xad1

	  /************************************* MODE SELECTION START *************************************/
	  if(gimbal.gimbal_mode == IDLE_MODE){
 8003eee:	4b76      	ldr	r3, [pc, #472]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8003ef0:	f893 3ad3 	ldrb.w	r3, [r3, #2771]	; 0xad3
 8003ef4:	2b04      	cmp	r3, #4
 8003ef6:	d139      	bne.n	8003f6c <Gimbal_Task_Function+0xd8>
		  /* use ramp function to approximate zeros */
		  gimbal_get_ecd_fb_data(&gimbal,
 8003ef8:	4a76      	ldr	r2, [pc, #472]	; (80040d4 <Gimbal_Task_Function+0x240>)
 8003efa:	4977      	ldr	r1, [pc, #476]	; (80040d8 <Gimbal_Task_Function+0x244>)
 8003efc:	4872      	ldr	r0, [pc, #456]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8003efe:	f000 fc67 	bl	80047d0 <gimbal_get_ecd_fb_data>
		  						   &(motor_data[yaw_id].motor_feedback),
		  						   &(motor_data[pitch_id].motor_feedback));
		  float temp_idle_yaw = gimbal.yaw_cur_rel_angle + (0-gimbal.yaw_cur_rel_angle)*ramp_calculate(&gimbal.yaw_ramp);
 8003f02:	4b71      	ldr	r3, [pc, #452]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8003f04:	ed93 8a06 	vldr	s16, [r3, #24]
 8003f08:	4b6f      	ldr	r3, [pc, #444]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8003f0a:	edd3 7a06 	vldr	s15, [r3, #24]
 8003f0e:	ed9f 7a73 	vldr	s14, [pc, #460]	; 80040dc <Gimbal_Task_Function+0x248>
 8003f12:	ee77 8a67 	vsub.f32	s17, s14, s15
 8003f16:	4872      	ldr	r0, [pc, #456]	; (80040e0 <Gimbal_Task_Function+0x24c>)
 8003f18:	f7fe ff74 	bl	8002e04 <ramp_calculate>
 8003f1c:	eef0 7a40 	vmov.f32	s15, s0
 8003f20:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8003f24:	ee78 7a27 	vadd.f32	s15, s16, s15
 8003f28:	edc7 7a05 	vstr	s15, [r7, #20]
		  float temp_idle_pitch = gimbal.pitch_cur_rel_angle + (0-gimbal.pitch_cur_rel_angle)*ramp_calculate(&gimbal.pitch_ramp);
 8003f2c:	4b66      	ldr	r3, [pc, #408]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8003f2e:	ed93 8a0a 	vldr	s16, [r3, #40]	; 0x28
 8003f32:	4b65      	ldr	r3, [pc, #404]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8003f34:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8003f38:	ed9f 7a68 	vldr	s14, [pc, #416]	; 80040dc <Gimbal_Task_Function+0x248>
 8003f3c:	ee77 8a67 	vsub.f32	s17, s14, s15
 8003f40:	4868      	ldr	r0, [pc, #416]	; (80040e4 <Gimbal_Task_Function+0x250>)
 8003f42:	f7fe ff5f 	bl	8002e04 <ramp_calculate>
 8003f46:	eef0 7a40 	vmov.f32	s15, s0
 8003f4a:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8003f4e:	ee78 7a27 	vadd.f32	s15, s16, s15
 8003f52:	edc7 7a04 	vstr	s15, [r7, #16]
		  /* reset everything */
		  gimbal_set_limited_angle(&gimbal, temp_idle_yaw, temp_idle_pitch);
 8003f56:	edd7 0a04 	vldr	s1, [r7, #16]
 8003f5a:	ed97 0a05 	vldr	s0, [r7, #20]
 8003f5e:	485a      	ldr	r0, [pc, #360]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8003f60:	f000 fcf4 	bl	800494c <gimbal_set_limited_angle>
		  /* turn off dynamic center offset */
		  dynamic_offset_center_flag = 0;
 8003f64:	4b60      	ldr	r3, [pc, #384]	; (80040e8 <Gimbal_Task_Function+0x254>)
 8003f66:	2200      	movs	r2, #0
 8003f68:	701a      	strb	r2, [r3, #0]
 8003f6a:	e09c      	b.n	80040a6 <Gimbal_Task_Function+0x212>
	  }
	  else{
		  /* reset ramp counter for next use */
		  gimbal.pitch_ramp.count = 0;
 8003f6c:	4b56      	ldr	r3, [pc, #344]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8003f6e:	2200      	movs	r2, #0
 8003f70:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
		  gimbal.yaw_ramp.count = 0;
 8003f74:	4b54      	ldr	r3, [pc, #336]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8003f76:	2200      	movs	r2, #0
 8003f78:	675a      	str	r2, [r3, #116]	; 0x74

		 if(dynamic_offset_center_flag == 0){
 8003f7a:	4b5b      	ldr	r3, [pc, #364]	; (80040e8 <Gimbal_Task_Function+0x254>)
 8003f7c:	781b      	ldrb	r3, [r3, #0]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d123      	bne.n	8003fca <Gimbal_Task_Function+0x136>
			for(int j=0;j<2;j++){
 8003f82:	2300      	movs	r3, #0
 8003f84:	61fb      	str	r3, [r7, #28]
 8003f86:	e01a      	b.n	8003fbe <Gimbal_Task_Function+0x12a>
				* 			  the original center error;
				* Second loop: continues the same operation, while the original
				* 			   center error introduced last time can be corrected.
				* */
				//FIXME: This can be removed by precisely adjusting PID parameters of motor
				gimbal_update_rc_rel_angle(&gimbal, &rc);//update current center value
 8003f88:	4950      	ldr	r1, [pc, #320]	; (80040cc <Gimbal_Task_Function+0x238>)
 8003f8a:	484f      	ldr	r0, [pc, #316]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8003f8c:	f000 fd3a 	bl	8004a04 <gimbal_update_rc_rel_angle>
				gimbal.yaw_ecd_center = gimbal.yaw_ecd_fb.rx_angle;//reset center value
 8003f90:	4b4d      	ldr	r3, [pc, #308]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8003f92:	f9b3 2062 	ldrsh.w	r2, [r3, #98]	; 0x62
 8003f96:	4b4c      	ldr	r3, [pc, #304]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8003f98:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
				gimbal.yaw_cur_rel_angle = 0;//reset current rel angle to 0
 8003f9c:	4b4a      	ldr	r3, [pc, #296]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8003f9e:	f04f 0200 	mov.w	r2, #0
 8003fa2:	619a      	str	r2, [r3, #24]
				gimbal.pitch_ecd_center = gimbal.pitch_ecd_fb.rx_angle;//reset center value
 8003fa4:	4b48      	ldr	r3, [pc, #288]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8003fa6:	f9b3 206a 	ldrsh.w	r2, [r3, #106]	; 0x6a
 8003faa:	4b47      	ldr	r3, [pc, #284]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8003fac:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
				gimbal.pitch_cur_rel_angle = 0;//reset current rel angle to 0
 8003fb0:	4b45      	ldr	r3, [pc, #276]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8003fb2:	f04f 0200 	mov.w	r2, #0
 8003fb6:	629a      	str	r2, [r3, #40]	; 0x28
			for(int j=0;j<2;j++){
 8003fb8:	69fb      	ldr	r3, [r7, #28]
 8003fba:	3301      	adds	r3, #1
 8003fbc:	61fb      	str	r3, [r7, #28]
 8003fbe:	69fb      	ldr	r3, [r7, #28]
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	dde1      	ble.n	8003f88 <Gimbal_Task_Function+0xf4>
			}
			dynamic_offset_center_flag = 1;
 8003fc4:	4b48      	ldr	r3, [pc, #288]	; (80040e8 <Gimbal_Task_Function+0x254>)
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	701a      	strb	r2, [r3, #0]
		 }

		 memcpy(&temp_pack, &uc_rx_pack, sizeof(UC_Auto_Aim_Pack_t));
 8003fca:	4a48      	ldr	r2, [pc, #288]	; (80040ec <Gimbal_Task_Function+0x258>)
 8003fcc:	4b48      	ldr	r3, [pc, #288]	; (80040f0 <Gimbal_Task_Function+0x25c>)
 8003fce:	4614      	mov	r4, r2
 8003fd0:	461d      	mov	r5, r3
 8003fd2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003fd4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003fd6:	682b      	ldr	r3, [r5, #0]
 8003fd8:	6023      	str	r3, [r4, #0]
		 /* if operator wants to activate auto-aim AND the camera has detected the object */
		 if(gimbal.gimbal_mode == AUTO_AIM_MODE && temp_pack.target_num > -1){
 8003fda:	4b3b      	ldr	r3, [pc, #236]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8003fdc:	f893 3ad3 	ldrb.w	r3, [r3, #2771]	; 0xad3
 8003fe0:	2b02      	cmp	r3, #2
 8003fe2:	d112      	bne.n	800400a <Gimbal_Task_Function+0x176>
//			 if( gimbal.prev_gimbal_act_mode != gimbal.gimbal_act_mode){
//					 gimbal.yaw_tar_angle = gimbal.yaw_cur_abs_angle;
//					 gimbal.pitch_tar_angle = gimbal.pitch_cur_rel_angle;
//			 }
			 /* activate auto aiming */
			 gimbal_update_autoaim_rel_angle(&gimbal, &rc, &temp_pack);
 8003fe4:	4a41      	ldr	r2, [pc, #260]	; (80040ec <Gimbal_Task_Function+0x258>)
 8003fe6:	4939      	ldr	r1, [pc, #228]	; (80040cc <Gimbal_Task_Function+0x238>)
 8003fe8:	4837      	ldr	r0, [pc, #220]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8003fea:	f000 fea5 	bl	8004d38 <gimbal_update_autoaim_rel_angle>
			 /* set limited target angle */
			 gimbal_set_limited_angle(&gimbal, gimbal.yaw_tar_angle, gimbal.pitch_tar_angle);
 8003fee:	4b36      	ldr	r3, [pc, #216]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8003ff0:	edd3 7a04 	vldr	s15, [r3, #16]
 8003ff4:	4b34      	ldr	r3, [pc, #208]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8003ff6:	ed93 7a08 	vldr	s14, [r3, #32]
 8003ffa:	eef0 0a47 	vmov.f32	s1, s14
 8003ffe:	eeb0 0a67 	vmov.f32	s0, s15
 8004002:	4831      	ldr	r0, [pc, #196]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8004004:	f000 fca2 	bl	800494c <gimbal_set_limited_angle>
 8004008:	e04d      	b.n	80040a6 <Gimbal_Task_Function+0x212>

		 }

		 /* artificial targeting */
		 else if(gimbal.gimbal_act_mode == GIMBAL_FOLLOW || gimbal.gimbal_act_mode == INDPET_MODE){
 800400a:	4b2f      	ldr	r3, [pc, #188]	; (80040c8 <Gimbal_Task_Function+0x234>)
 800400c:	f893 3ad1 	ldrb.w	r3, [r3, #2769]	; 0xad1
 8004010:	2b01      	cmp	r3, #1
 8004012:	d004      	beq.n	800401e <Gimbal_Task_Function+0x18a>
 8004014:	4b2c      	ldr	r3, [pc, #176]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8004016:	f893 3ad1 	ldrb.w	r3, [r3, #2769]	; 0xad1
 800401a:	2b03      	cmp	r3, #3
 800401c:	d111      	bne.n	8004042 <Gimbal_Task_Function+0x1ae>
//			 if( gimbal.prev_gimbal_act_mode != gimbal.gimbal_act_mode){
//					 gimbal.yaw_tar_angle = gimbal.yaw_cur_rel_angle;
//					 gimbal.pitch_tar_angle = gimbal.pitch_cur_rel_angle;
//			 }
			 /* update gimbal rel angle */
			gimbal_update_rc_rel_angle(&gimbal, &rc);
 800401e:	492b      	ldr	r1, [pc, #172]	; (80040cc <Gimbal_Task_Function+0x238>)
 8004020:	4829      	ldr	r0, [pc, #164]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8004022:	f000 fcef 	bl	8004a04 <gimbal_update_rc_rel_angle>
			/* set limited target angle */
			gimbal_set_limited_angle(&gimbal, gimbal.yaw_tar_angle, gimbal.pitch_tar_angle);
 8004026:	4b28      	ldr	r3, [pc, #160]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8004028:	edd3 7a04 	vldr	s15, [r3, #16]
 800402c:	4b26      	ldr	r3, [pc, #152]	; (80040c8 <Gimbal_Task_Function+0x234>)
 800402e:	ed93 7a08 	vldr	s14, [r3, #32]
 8004032:	eef0 0a47 	vmov.f32	s1, s14
 8004036:	eeb0 0a67 	vmov.f32	s0, s15
 800403a:	4823      	ldr	r0, [pc, #140]	; (80040c8 <Gimbal_Task_Function+0x234>)
 800403c:	f000 fc86 	bl	800494c <gimbal_set_limited_angle>
 8004040:	e031      	b.n	80040a6 <Gimbal_Task_Function+0x212>
//			printf("%f,%f\r\n", gimbal.pitch_tar_angle, gimbal.pitch_cur_rel_angle);
//			gimbal.prev_gimbal_act_mode = gimbal.gimbal_act_mode;

		 }

		 else if(gimbal.gimbal_act_mode == GIMBAL_CENTER){
 8004042:	4b21      	ldr	r3, [pc, #132]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8004044:	f893 3ad1 	ldrb.w	r3, [r3, #2769]	; 0xad1
 8004048:	2b00      	cmp	r3, #0
 800404a:	d111      	bne.n	8004070 <Gimbal_Task_Function+0x1dc>
//			 if( gimbal.prev_gimbal_act_mode != SELF_GYRO || gimbal.prev_gimbal_act_mode != GIMBAL_CENTER){
//				 gimbal.yaw_tar_angle = gimbal.yaw_cur_abs_angle;
//				 gimbal.pitch_tar_angle = gimbal.pitch_cur_rel_angle;
//			 }
			/* update gimbal rel angle */
			gimbal_update_rc_rel_angle(&gimbal, &rc);
 800404c:	491f      	ldr	r1, [pc, #124]	; (80040cc <Gimbal_Task_Function+0x238>)
 800404e:	481e      	ldr	r0, [pc, #120]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8004050:	f000 fcd8 	bl	8004a04 <gimbal_update_rc_rel_angle>
			/* set limited target angle */
			gimbal_set_limited_angle(&gimbal, gimbal.yaw_tar_angle, gimbal.pitch_tar_angle);
 8004054:	4b1c      	ldr	r3, [pc, #112]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8004056:	edd3 7a04 	vldr	s15, [r3, #16]
 800405a:	4b1b      	ldr	r3, [pc, #108]	; (80040c8 <Gimbal_Task_Function+0x234>)
 800405c:	ed93 7a08 	vldr	s14, [r3, #32]
 8004060:	eef0 0a47 	vmov.f32	s1, s14
 8004064:	eeb0 0a67 	vmov.f32	s0, s15
 8004068:	4817      	ldr	r0, [pc, #92]	; (80040c8 <Gimbal_Task_Function+0x234>)
 800406a:	f000 fc6f 	bl	800494c <gimbal_set_limited_angle>
 800406e:	e01a      	b.n	80040a6 <Gimbal_Task_Function+0x212>

//			gimbal.prev_gimbal_act_mode = GIMBAL_CENTER;
		 }

		 else if(gimbal.gimbal_act_mode == SELF_GYRO){
 8004070:	4b15      	ldr	r3, [pc, #84]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8004072:	f893 3ad1 	ldrb.w	r3, [r3, #2769]	; 0xad1
 8004076:	2b02      	cmp	r3, #2
 8004078:	d115      	bne.n	80040a6 <Gimbal_Task_Function+0x212>
//			 if( gimbal.prev_gimbal_act_mode != SELF_GYRO || gimbal.prev_gimbal_act_mode != GIMBAL_CENTER){
//				 gimbal.yaw_tar_angle = gimbal.yaw_cur_abs_angle;
//				 gimbal.pitch_tar_angle = gimbal.pitch_cur_rel_angle;
//			 }
			 if(gimbal.gimbal_motor_mode == GYRO_MODE){
 800407a:	4b13      	ldr	r3, [pc, #76]	; (80040c8 <Gimbal_Task_Function+0x234>)
 800407c:	f893 3ad0 	ldrb.w	r3, [r3, #2768]	; 0xad0
 8004080:	2b00      	cmp	r3, #0
 8004082:	d110      	bne.n	80040a6 <Gimbal_Task_Function+0x212>
				/* update gimbal rel ecd angle for pitch */
				gimbal_update_rc_rel_angle(&gimbal, &rc);
 8004084:	4911      	ldr	r1, [pc, #68]	; (80040cc <Gimbal_Task_Function+0x238>)
 8004086:	4810      	ldr	r0, [pc, #64]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8004088:	f000 fcbc 	bl	8004a04 <gimbal_update_rc_rel_angle>
				/* set limited target angle */
				gimbal_set_limited_angle(&gimbal, gimbal.yaw_tar_angle, gimbal.pitch_tar_angle);
 800408c:	4b0e      	ldr	r3, [pc, #56]	; (80040c8 <Gimbal_Task_Function+0x234>)
 800408e:	edd3 7a04 	vldr	s15, [r3, #16]
 8004092:	4b0d      	ldr	r3, [pc, #52]	; (80040c8 <Gimbal_Task_Function+0x234>)
 8004094:	ed93 7a08 	vldr	s14, [r3, #32]
 8004098:	eef0 0a47 	vmov.f32	s1, s14
 800409c:	eeb0 0a67 	vmov.f32	s0, s15
 80040a0:	4809      	ldr	r0, [pc, #36]	; (80040c8 <Gimbal_Task_Function+0x234>)
 80040a2:	f000 fc53 	bl	800494c <gimbal_set_limited_angle>
//			 gimbal.prev_gimbal_act_mode = SELF_GYRO;
		}
	}//None IDLE MODE else

	 /* set motor voltage through cascade pid controller */
	 gimbal_cmd_exec(&gimbal, DUAL_LOOP_PID_CONTROL);
 80040a6:	2101      	movs	r1, #1
 80040a8:	4807      	ldr	r0, [pc, #28]	; (80040c8 <Gimbal_Task_Function+0x234>)
 80040aa:	f000 fefb 	bl	8004ea4 <gimbal_cmd_exec>

	 /* update rel angle and send to chassis */
	 gimbal_update_comm_info(&gimbal, &gimbal_angle_message.message);
 80040ae:	4911      	ldr	r1, [pc, #68]	; (80040f4 <Gimbal_Task_Function+0x260>)
 80040b0:	4805      	ldr	r0, [pc, #20]	; (80040c8 <Gimbal_Task_Function+0x234>)
 80040b2:	f000 fc83 	bl	80049bc <gimbal_update_comm_info>

	 /* delay until wake time */
	 vTaskDelayUntil(&xLastWakeTime, xFrequency);
 80040b6:	f107 030c 	add.w	r3, r7, #12
 80040ba:	69b9      	ldr	r1, [r7, #24]
 80040bc:	4618      	mov	r0, r3
 80040be:	f00d f9b7 	bl	8011430 <vTaskDelayUntil>
	  gimbal_rc_mode_selection(&gimbal, &rc);
 80040c2:	e6ff      	b.n	8003ec4 <Gimbal_Task_Function+0x30>
 80040c4:	40021c00 	.word	0x40021c00
 80040c8:	20004740 	.word	0x20004740
 80040cc:	2000d578 	.word	0x2000d578
 80040d0:	200004ca 	.word	0x200004ca
 80040d4:	20005584 	.word	0x20005584
 80040d8:	200054f0 	.word	0x200054f0
 80040dc:	00000000 	.word	0x00000000
 80040e0:	200047b4 	.word	0x200047b4
 80040e4:	200047c8 	.word	0x200047c8
 80040e8:	200004c8 	.word	0x200004c8
 80040ec:	2000d4a8 	.word	0x2000d4a8
 80040f0:	2000d5e4 	.word	0x2000d5e4
 80040f4:	20000088 	.word	0x20000088

080040f8 <gimbal_set_mode>:
 * @brief     set the gimbal board work mode:
 * 				patrol | detected armor | Auto_Poilt | IDLE(no action) | Debug(remote control)
 * @param[in] gimbal: main gimbal handler
 * @param[in] mode: Board work mode
 * */
void gimbal_set_mode(Gimbal_t *gbal, BoardMode_t mode){
 80040f8:	b480      	push	{r7}
 80040fa:	b083      	sub	sp, #12
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
 8004100:	460b      	mov	r3, r1
 8004102:	70fb      	strb	r3, [r7, #3]
	gbal->gimbal_mode = mode;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	78fa      	ldrb	r2, [r7, #3]
 8004108:	f883 2ad3 	strb.w	r2, [r3, #2771]	; 0xad3
}
 800410c:	bf00      	nop
 800410e:	370c      	adds	r7, #12
 8004110:	46bd      	mov	sp, r7
 8004112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004116:	4770      	bx	lr

08004118 <gimbal_set_act_mode>:
 * @brief     determime the mode for gimbal actions:
 * 				follow gimbal (master) | follow chassis (slave) or independent
 * @param[in] gimbal: main gimbal handler
 * @param[in] mode: act mode
 * */
void gimbal_set_act_mode(Gimbal_t *gbal, BoardActMode_t mode){
 8004118:	b480      	push	{r7}
 800411a:	b083      	sub	sp, #12
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
 8004120:	460b      	mov	r3, r1
 8004122:	70fb      	strb	r3, [r7, #3]
	gbal->gimbal_act_mode = mode;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	78fa      	ldrb	r2, [r7, #3]
 8004128:	f883 2ad1 	strb.w	r2, [r3, #2769]	; 0xad1
	gbal->prev_gimbal_act_mode = mode;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	78fa      	ldrb	r2, [r7, #3]
 8004130:	f883 2ad2 	strb.w	r2, [r3, #2770]	; 0xad2
}
 8004134:	bf00      	nop
 8004136:	370c      	adds	r7, #12
 8004138:	46bd      	mov	sp, r7
 800413a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413e:	4770      	bx	lr

08004140 <gimbal_set_motor_mode>:
/*
 * @brief 	  set motor mode: gyro | encoder
 * @param[in] gimbal: main gimbal handler
 * @param[in] mode: motor mode
 * */
void gimbal_set_motor_mode(Gimbal_t *gbal, GimbalMotorMode_t mode){
 8004140:	b480      	push	{r7}
 8004142:	b083      	sub	sp, #12
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
 8004148:	460b      	mov	r3, r1
 800414a:	70fb      	strb	r3, [r7, #3]
	gbal->gimbal_motor_mode = mode;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	78fa      	ldrb	r2, [r7, #3]
 8004150:	f883 2ad0 	strb.w	r2, [r3, #2768]	; 0xad0
}
 8004154:	bf00      	nop
 8004156:	370c      	adds	r7, #12
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr

08004160 <gimbal_task_init>:

/*
 * @brief     the initialization process of the gimbal task,
 * @param[in] gimbal: main gimbal handler
 * */
void gimbal_task_init(Gimbal_t *gbal){
 8004160:	b580      	push	{r7, lr}
 8004162:	b082      	sub	sp, #8
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
	/* reset rc data */
	rc.ctrl.ch0 = 0;
 8004168:	4b32      	ldr	r3, [pc, #200]	; (8004234 <gimbal_task_init+0xd4>)
 800416a:	2200      	movs	r2, #0
 800416c:	801a      	strh	r2, [r3, #0]
	rc.ctrl.ch1 = 0;
 800416e:	4b31      	ldr	r3, [pc, #196]	; (8004234 <gimbal_task_init+0xd4>)
 8004170:	2200      	movs	r2, #0
 8004172:	805a      	strh	r2, [r3, #2]
	rc.ctrl.ch2 = 0;
 8004174:	4b2f      	ldr	r3, [pc, #188]	; (8004234 <gimbal_task_init+0xd4>)
 8004176:	2200      	movs	r2, #0
 8004178:	809a      	strh	r2, [r3, #4]
	rc.ctrl.ch3 = 0;
 800417a:	4b2e      	ldr	r3, [pc, #184]	; (8004234 <gimbal_task_init+0xd4>)
 800417c:	2200      	movs	r2, #0
 800417e:	80da      	strh	r2, [r3, #6]
	rc.ctrl.s1 = SW_MID;
 8004180:	4b2c      	ldr	r3, [pc, #176]	; (8004234 <gimbal_task_init+0xd4>)
 8004182:	2203      	movs	r2, #3
 8004184:	721a      	strb	r2, [r3, #8]
	rc.ctrl.s2 = SW_MID;
 8004186:	4b2b      	ldr	r3, [pc, #172]	; (8004234 <gimbal_task_init+0xd4>)
 8004188:	2203      	movs	r2, #3
 800418a:	725a      	strb	r2, [r3, #9]

	/* Waiting for imu to be set normal temp */
	osDelay(GIMBAL_INIT_TIME_MS);
 800418c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004190:	f00c fb93 	bl	80108ba <osDelay>

	/* init motor pid */
	// angular pid based on radian(-pi, pi), speed pid based on rpm(-15000, 15000)
	motor_init(yaw_id, max_out_angle_yaw,  max_I_out_angle_yaw, max_err_angle_yaw, kp_angle_yaw, ki_angle_yaw, kd_angle_yaw,
 8004194:	ed9f 5a28 	vldr	s10, [pc, #160]	; 8004238 <gimbal_task_init+0xd8>
 8004198:	eef6 4a00 	vmov.f32	s9, #96	; 0x3f000000  0.5
 800419c:	ed9f 4a27 	vldr	s8, [pc, #156]	; 800423c <gimbal_task_init+0xdc>
 80041a0:	eddf 3a27 	vldr	s7, [pc, #156]	; 8004240 <gimbal_task_init+0xe0>
 80041a4:	ed9f 3a27 	vldr	s6, [pc, #156]	; 8004244 <gimbal_task_init+0xe4>
 80041a8:	eddf 2a27 	vldr	s5, [pc, #156]	; 8004248 <gimbal_task_init+0xe8>
 80041ac:	f643 2298 	movw	r2, #15000	; 0x3a98
 80041b0:	ed9f 2a21 	vldr	s4, [pc, #132]	; 8004238 <gimbal_task_init+0xd8>
 80041b4:	eddf 1a21 	vldr	s3, [pc, #132]	; 800423c <gimbal_task_init+0xdc>
 80041b8:	ed9f 1a24 	vldr	s2, [pc, #144]	; 800424c <gimbal_task_init+0xec>
 80041bc:	eddf 0a24 	vldr	s1, [pc, #144]	; 8004250 <gimbal_task_init+0xf0>
 80041c0:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 8004238 <gimbal_task_init+0xd8>
 80041c4:	f241 3188 	movw	r1, #5000	; 0x1388
 80041c8:	2004      	movs	r0, #4
 80041ca:	f002 ffa3 	bl	8007114 <motor_init>
					   max_out_spd_yaw, max_I_out_spd_yaw, max_err_spd_yaw, kp_spd_yaw, ki_spd_yaw, kd_spd_yaw,
					   kf_spd_yaw);//spd ff gain
	motor_init(pitch_id, max_out_angle_pitch,  max_I_out_angle_pitch, max_err_angle_pitch, kp_angle_pitch, ki_angle_pitch, kd_angle_pitch,
 80041ce:	ed9f 5a1a 	vldr	s10, [pc, #104]	; 8004238 <gimbal_task_init+0xd8>
 80041d2:	eef2 4a04 	vmov.f32	s9, #36	; 0x41200000  10.0
 80041d6:	ed9f 4a1f 	vldr	s8, [pc, #124]	; 8004254 <gimbal_task_init+0xf4>
 80041da:	eddf 3a1f 	vldr	s7, [pc, #124]	; 8004258 <gimbal_task_init+0xf8>
 80041de:	ed9f 3a19 	vldr	s6, [pc, #100]	; 8004244 <gimbal_task_init+0xe4>
 80041e2:	eddf 2a19 	vldr	s5, [pc, #100]	; 8004248 <gimbal_task_init+0xe8>
 80041e6:	f643 2298 	movw	r2, #15000	; 0x3a98
 80041ea:	ed9f 2a13 	vldr	s4, [pc, #76]	; 8004238 <gimbal_task_init+0xd8>
 80041ee:	eddf 1a12 	vldr	s3, [pc, #72]	; 8004238 <gimbal_task_init+0xd8>
 80041f2:	ed9f 1a1a 	vldr	s2, [pc, #104]	; 800425c <gimbal_task_init+0xfc>
 80041f6:	eddf 0a1a 	vldr	s1, [pc, #104]	; 8004260 <gimbal_task_init+0x100>
 80041fa:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 8004238 <gimbal_task_init+0xd8>
 80041fe:	f241 3188 	movw	r1, #5000	; 0x1388
 8004202:	2005      	movs	r0, #5
 8004204:	f002 ff86 	bl	8007114 <motor_init>
					     max_out_spd_pitch, max_I_out_spd_pitch, max_err_spd_pitch, kp_spd_pitch, ki_spd_pitch, kd_spd_pitch,
					     kf_spd_pitch);//spd ff gain

	/* set init gimbal mode */
	gimbal_set_mode(gbal, PATROL_MODE);     // patrol mode
 8004208:	2100      	movs	r1, #0
 800420a:	6878      	ldr	r0, [r7, #4]
 800420c:	f7ff ff74 	bl	80040f8 <gimbal_set_mode>
	gimbal_set_act_mode(gbal, INDPET_MODE); // indepedent mode
 8004210:	2103      	movs	r1, #3
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f7ff ff80 	bl	8004118 <gimbal_set_act_mode>
	gimbal_set_motor_mode(gbal, ENCODE_MODE);
 8004218:	2101      	movs	r1, #1
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f7ff ff90 	bl	8004140 <gimbal_set_motor_mode>

	/* reset gimbal data */
	gimbal_reset_data(gbal);
 8004220:	6878      	ldr	r0, [r7, #4]
 8004222:	f000 f8ed 	bl	8004400 <gimbal_reset_data>

	/* set comm packs init target number */
	gimbal_angle_message.message.vision.target_num = 0;
 8004226:	4b0f      	ldr	r3, [pc, #60]	; (8004264 <gimbal_task_init+0x104>)
 8004228:	2200      	movs	r2, #0
 800422a:	615a      	str	r2, [r3, #20]
}
 800422c:	bf00      	nop
 800422e:	3708      	adds	r7, #8
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}
 8004234:	2000d578 	.word	0x2000d578
 8004238:	00000000 	.word	0x00000000
 800423c:	3dcccccd 	.word	0x3dcccccd
 8004240:	43c08000 	.word	0x43c08000
 8004244:	459c4000 	.word	0x459c4000
 8004248:	453b8000 	.word	0x453b8000
 800424c:	442f0000 	.word	0x442f0000
 8004250:	43fa0000 	.word	0x43fa0000
 8004254:	3d4ccccd 	.word	0x3d4ccccd
 8004258:	43340000 	.word	0x43340000
 800425c:	44610000 	.word	0x44610000
 8004260:	42c80000 	.word	0x42c80000
 8004264:	20000084 	.word	0x20000084

08004268 <gimbal_calibration_reset>:
 * @brief     the initialization process of the gimbal task,
 * 			  centering and ranging the motors using ecd
 * @param[in] gimbal: main gimbal handler
 * */
uint8_t gimbal_cali_done_flag = 0;
void gimbal_calibration_reset(Gimbal_t *gbal){
 8004268:	b580      	push	{r7, lr}
 800426a:	ed2d 8b02 	vpush	{d8}
 800426e:	b088      	sub	sp, #32
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
	 /* reset the calibration flag first*/
	 gimbal_cali_done_flag = 0;
 8004274:	4b57      	ldr	r3, [pc, #348]	; (80043d4 <gimbal_calibration_reset+0x16c>)
 8004276:	2200      	movs	r2, #0
 8004278:	701a      	strb	r2, [r3, #0]
	 uint16_t counter = 0;
 800427a:	2300      	movs	r3, #0
 800427c:	83fb      	strh	r3, [r7, #30]

	 /* init ramp functions*/
	 ramp_init(&(gbal->yaw_ramp), 1500);//1.5s init
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	3374      	adds	r3, #116	; 0x74
 8004282:	f240 51dc 	movw	r1, #1500	; 0x5dc
 8004286:	4618      	mov	r0, r3
 8004288:	f7fe fdab 	bl	8002de2 <ramp_init>
	 ramp_init(&(gbal->pitch_ramp), 1500);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	3388      	adds	r3, #136	; 0x88
 8004290:	f240 51dc 	movw	r1, #1500	; 0x5dc
 8004294:	4618      	mov	r0, r3
 8004296:	f7fe fda4 	bl	8002de2 <ramp_init>

	 /* created temp var to store the ramp calc value */
	 // use local variables so it won't affect the process angle
	 // so we can reset at any time
	 float temp_pitch_ramp_output = 0.0f;
 800429a:	f04f 0300 	mov.w	r3, #0
 800429e:	61bb      	str	r3, [r7, #24]
	 float temp_yaw_ramp_output   = 0.0f;
 80042a0:	f04f 0300 	mov.w	r3, #0
 80042a4:	617b      	str	r3, [r7, #20]
	 float cur_pitch_radian       = 0.0f;
 80042a6:	f04f 0300 	mov.w	r3, #0
 80042aa:	613b      	str	r3, [r7, #16]
	 float cur_yaw_radian         = 0.0f;
 80042ac:	f04f 0300 	mov.w	r3, #0
 80042b0:	60fb      	str	r3, [r7, #12]

	 for(;;){
		 //get feedback first
		 gimbal_get_ecd_fb_data(gbal,
 80042b2:	4a49      	ldr	r2, [pc, #292]	; (80043d8 <gimbal_calibration_reset+0x170>)
 80042b4:	4949      	ldr	r1, [pc, #292]	; (80043dc <gimbal_calibration_reset+0x174>)
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f000 fa8a 	bl	80047d0 <gimbal_get_ecd_fb_data>
								&(motor_data[yaw_id].motor_feedback),
								&(motor_data[pitch_id].motor_feedback));
		 cur_pitch_radian = in_out_map(gbal->pitch_ecd_fb.rx_angle, -4095, 4096, -PI, PI);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	f9b3 306a 	ldrsh.w	r3, [r3, #106]	; 0x6a
 80042c2:	ee07 3a90 	vmov	s15, r3
 80042c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80042ca:	ed9f 2a45 	vldr	s4, [pc, #276]	; 80043e0 <gimbal_calibration_reset+0x178>
 80042ce:	eddf 1a45 	vldr	s3, [pc, #276]	; 80043e4 <gimbal_calibration_reset+0x17c>
 80042d2:	ed9f 1a45 	vldr	s2, [pc, #276]	; 80043e8 <gimbal_calibration_reset+0x180>
 80042d6:	eddf 0a45 	vldr	s1, [pc, #276]	; 80043ec <gimbal_calibration_reset+0x184>
 80042da:	eeb0 0a67 	vmov.f32	s0, s15
 80042de:	f7fe fe1a 	bl	8002f16 <in_out_map>
 80042e2:	ed87 0a04 	vstr	s0, [r7, #16]
		 cur_yaw_radian   = in_out_map(gbal->yaw_ecd_fb.rx_angle, -4095, 4096, -PI, PI);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	f9b3 3062 	ldrsh.w	r3, [r3, #98]	; 0x62
 80042ec:	ee07 3a90 	vmov	s15, r3
 80042f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80042f4:	ed9f 2a3a 	vldr	s4, [pc, #232]	; 80043e0 <gimbal_calibration_reset+0x178>
 80042f8:	eddf 1a3a 	vldr	s3, [pc, #232]	; 80043e4 <gimbal_calibration_reset+0x17c>
 80042fc:	ed9f 1a3a 	vldr	s2, [pc, #232]	; 80043e8 <gimbal_calibration_reset+0x180>
 8004300:	eddf 0a3a 	vldr	s1, [pc, #232]	; 80043ec <gimbal_calibration_reset+0x184>
 8004304:	eeb0 0a67 	vmov.f32	s0, s15
 8004308:	f7fe fe05 	bl	8002f16 <in_out_map>
 800430c:	ed87 0a03 	vstr	s0, [r7, #12]
		 //apply ramp algo's form: ramp_out = cur + (tar - cur)*ramp_calc
		 //all the angles here are relative angle
		 temp_pitch_ramp_output = cur_pitch_radian + (0 - cur_pitch_radian)*ramp_calculate(&(gbal->pitch_ramp));
 8004310:	ed9f 7a37 	vldr	s14, [pc, #220]	; 80043f0 <gimbal_calibration_reset+0x188>
 8004314:	edd7 7a04 	vldr	s15, [r7, #16]
 8004318:	ee37 8a67 	vsub.f32	s16, s14, s15
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	3388      	adds	r3, #136	; 0x88
 8004320:	4618      	mov	r0, r3
 8004322:	f7fe fd6f 	bl	8002e04 <ramp_calculate>
 8004326:	eef0 7a40 	vmov.f32	s15, s0
 800432a:	ee68 7a27 	vmul.f32	s15, s16, s15
 800432e:	ed97 7a04 	vldr	s14, [r7, #16]
 8004332:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004336:	edc7 7a06 	vstr	s15, [r7, #24]
		 temp_yaw_ramp_output   = cur_yaw_radian + (0 - cur_yaw_radian)*ramp_calculate(&(gbal->yaw_ramp));
 800433a:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 80043f0 <gimbal_calibration_reset+0x188>
 800433e:	edd7 7a03 	vldr	s15, [r7, #12]
 8004342:	ee37 8a67 	vsub.f32	s16, s14, s15
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	3374      	adds	r3, #116	; 0x74
 800434a:	4618      	mov	r0, r3
 800434c:	f7fe fd5a 	bl	8002e04 <ramp_calculate>
 8004350:	eef0 7a40 	vmov.f32	s15, s0
 8004354:	ee68 7a27 	vmul.f32	s15, s16, s15
 8004358:	ed97 7a03 	vldr	s14, [r7, #12]
 800435c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004360:	edc7 7a05 	vstr	s15, [r7, #20]
		 set_motor_can_volt( temp_yaw_ramp_output,
 8004364:	4b23      	ldr	r3, [pc, #140]	; (80043f4 <gimbal_calibration_reset+0x18c>)
 8004366:	f893 3ad0 	ldrb.w	r3, [r3, #2768]	; 0xad0
 800436a:	2201      	movs	r2, #1
 800436c:	2100      	movs	r1, #0
 800436e:	2000      	movs	r0, #0
 8004370:	edd7 0a06 	vldr	s1, [r7, #24]
 8004374:	ed97 0a05 	vldr	s0, [r7, #20]
 8004378:	f002 ff2a 	bl	80071d0 <set_motor_can_volt>
				 	 	 	 temp_pitch_ramp_output,
							 0, 0,
							 DUAL_LOOP_PID_CONTROL,
							 gimbal.gimbal_motor_mode);
		 counter++;
 800437c:	8bfb      	ldrh	r3, [r7, #30]
 800437e:	3301      	adds	r3, #1
 8004380:	83fb      	strh	r3, [r7, #30]
		 /* when the err of cali angle smaller */
		 if(fabs(cur_yaw_radian)< (2.0f * DEGREE2RAD)){ //|| counter >= 50000 /*timeout*/ //&& fabs(cur_pitch_radian)< (2.0f * DEGREE2RAD)
 8004382:	edd7 7a03 	vldr	s15, [r7, #12]
 8004386:	eef0 7ae7 	vabs.f32	s15, s15
 800438a:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80043f8 <gimbal_calibration_reset+0x190>
 800438e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004396:	d512      	bpl.n	80043be <gimbal_calibration_reset+0x156>
			 /* cali done */
			 motor_data[pitch_id].tx_data = 0;
 8004398:	4b18      	ldr	r3, [pc, #96]	; (80043fc <gimbal_calibration_reset+0x194>)
 800439a:	2200      	movs	r2, #0
 800439c:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
			 motor_data[yaw_id].tx_data = 0;
 80043a0:	4b16      	ldr	r3, [pc, #88]	; (80043fc <gimbal_calibration_reset+0x194>)
 80043a2:	2200      	movs	r2, #0
 80043a4:	f8c3 22e0 	str.w	r2, [r3, #736]	; 0x2e0
			 gbal->pitch_ramp.count = 0;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2200      	movs	r2, #0
 80043ac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
			 gbal->yaw_ramp.count = 0;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2200      	movs	r2, #0
 80043b4:	675a      	str	r2, [r3, #116]	; 0x74
			 gimbal_cali_done_flag = 1;
 80043b6:	4b07      	ldr	r3, [pc, #28]	; (80043d4 <gimbal_calibration_reset+0x16c>)
 80043b8:	2201      	movs	r2, #1
 80043ba:	701a      	strb	r2, [r3, #0]
			 break;
 80043bc:	e003      	b.n	80043c6 <gimbal_calibration_reset+0x15e>
		 }
		 osDelay(1);
 80043be:	2001      	movs	r0, #1
 80043c0:	f00c fa7b 	bl	80108ba <osDelay>
		 gimbal_get_ecd_fb_data(gbal,
 80043c4:	e775      	b.n	80042b2 <gimbal_calibration_reset+0x4a>
	 }
//	 HAL_GPIO_WritePin(GPIOG, LD_C_Pin, RESET);
}
 80043c6:	bf00      	nop
 80043c8:	3720      	adds	r7, #32
 80043ca:	46bd      	mov	sp, r7
 80043cc:	ecbd 8b02 	vpop	{d8}
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop
 80043d4:	200004c9 	.word	0x200004c9
 80043d8:	20005584 	.word	0x20005584
 80043dc:	200054f0 	.word	0x200054f0
 80043e0:	40490fdb 	.word	0x40490fdb
 80043e4:	c0490fdb 	.word	0xc0490fdb
 80043e8:	45800000 	.word	0x45800000
 80043ec:	c57ff000 	.word	0xc57ff000
 80043f0:	00000000 	.word	0x00000000
 80043f4:	20004740 	.word	0x20004740
 80043f8:	3d0efa39 	.word	0x3d0efa39
 80043fc:	20005218 	.word	0x20005218

08004400 <gimbal_reset_data>:

/*
 * @brief     Reset all data internal gimbal struct
 * @param[in] gimbal: main gimbal handler
 * */
void gimbal_reset_data(Gimbal_t *gbal){
 8004400:	b580      	push	{r7, lr}
 8004402:	b082      	sub	sp, #8
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
	gbal->yaw_ang_rate = 0.0f;			//not used
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	f04f 0200 	mov.w	r2, #0
 800440e:	601a      	str	r2, [r3, #0]
	gbal->pitch_ang_rate = 0.0f;        //not used
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	f04f 0200 	mov.w	r2, #0
 8004416:	605a      	str	r2, [r3, #4]
	gbal->yaw_speed_rate = 0.0f;		//not used
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	f04f 0200 	mov.w	r2, #0
 800441e:	609a      	str	r2, [r3, #8]
	gbal->pitch_speed_rate = 0.0f;		//not used
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	f04f 0200 	mov.w	r2, #0
 8004426:	60da      	str	r2, [r3, #12]

	gbal->yaw_cur_abs_angle = 0.0f;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	f04f 0200 	mov.w	r2, #0
 800442e:	615a      	str	r2, [r3, #20]
	gbal->yaw_prev_angle = 0.0f;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f04f 0200 	mov.w	r2, #0
 8004436:	61da      	str	r2, [r3, #28]
	gbal->pitch_cur_abs_angle = 0.0f;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	f04f 0200 	mov.w	r2, #0
 800443e:	625a      	str	r2, [r3, #36]	; 0x24
	gbal->pitch_prev_angle = 0.0f;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	f04f 0200 	mov.w	r2, #0
 8004446:	62da      	str	r2, [r3, #44]	; 0x2c

	gbal->yaw_total_turns = 0;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	f04f 0200 	mov.w	r2, #0
 800444e:	631a      	str	r2, [r3, #48]	; 0x30
	gbal->pitch_total_turns = 0;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	f04f 0200 	mov.w	r2, #0
 8004456:	635a      	str	r2, [r3, #52]	; 0x34
	gbal->final_abs_yaw = 0;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f04f 0200 	mov.w	r2, #0
 800445e:	639a      	str	r2, [r3, #56]	; 0x38
	gbal->final_abs_pitch = 0;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	f04f 0200 	mov.w	r2, #0
 8004466:	63da      	str	r2, [r3, #60]	; 0x3c

	gbal->yaw_cur_rel_angle = 0.0f;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f04f 0200 	mov.w	r2, #0
 800446e:	619a      	str	r2, [r3, #24]
	gbal->pitch_cur_rel_angle = 0.0f;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	f04f 0200 	mov.w	r2, #0
 8004476:	629a      	str	r2, [r3, #40]	; 0x28

	gbal->yaw_turns_count = 0;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2200      	movs	r2, #0
 800447c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
	gbal->yaw_ecd_center = YAW_ECD_CENTER;					//center position of the yaw motor - encoder
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	f44f 721b 	mov.w	r2, #620	; 0x26c
 8004486:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
	gbal->pitch_ecd_center = PITCH_ECD_CENTER;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f640 52ac 	movw	r2, #3500	; 0xdac
 8004490:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

	gbal->gyro_offset_slope = -1.84228e-10;
 8004494:	6879      	ldr	r1, [r7, #4]
 8004496:	a34d      	add	r3, pc, #308	; (adr r3, 80045cc <gimbal_reset_data+0x1cc>)
 8004498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800449c:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	gbal->gyro_offset_count = 0;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2200      	movs	r2, #0
 80044a4:	649a      	str	r2, [r3, #72]	; 0x48
	gbal->euler_angle.timestamp = dwt_getCnt_us();
 80044a6:	f002 fd8f 	bl	8006fc8 <dwt_getCnt_us>
 80044aa:	4602      	mov	r2, r0
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8

	gbal->yaw_tar_angle = 0.0f;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	f04f 0200 	mov.w	r2, #0
 80044b8:	611a      	str	r2, [r3, #16]
	gbal->pitch_tar_angle = 0.0f;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	f04f 0200 	mov.w	r2, #0
 80044c0:	621a      	str	r2, [r3, #32]
	gbal->yaw_tar_spd = 0.0f;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
	gbal->pitch_tar_spd = 0.0f;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

	gbal->axis.vx = 0;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	f04f 0200 	mov.w	r2, #0
 80044d8:	64da      	str	r2, [r3, #76]	; 0x4c
	gbal->axis.vy = 0;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	f04f 0200 	mov.w	r2, #0
 80044e0:	651a      	str	r2, [r3, #80]	; 0x50
	gbal->axis.wz = 0;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	f04f 0200 	mov.w	r2, #0
 80044e8:	655a      	str	r2, [r3, #84]	; 0x54

	init_folp_filter(&gbal->folp_f_yaw, 0.90f);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	f603 2384 	addw	r3, r3, #2692	; 0xa84
 80044f0:	ed9f 0a31 	vldr	s0, [pc, #196]	; 80045b8 <gimbal_reset_data+0x1b8>
 80044f4:	4618      	mov	r0, r3
 80044f6:	f7fe fd3c 	bl	8002f72 <init_folp_filter>
	init_folp_filter(&gbal->folp_f_pitch, 0.99f);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	f603 2394 	addw	r3, r3, #2708	; 0xa94
 8004500:	ed9f 0a2e 	vldr	s0, [pc, #184]	; 80045bc <gimbal_reset_data+0x1bc>
 8004504:	4618      	mov	r0, r3
 8004506:	f7fe fd34 	bl	8002f72 <init_folp_filter>


	init_ewma_filter(&gbal->ewma_f_x, 0.50f);//0.65 for older client
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	33dc      	adds	r3, #220	; 0xdc
 800450e:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8004512:	4618      	mov	r0, r3
 8004514:	f7fe fd9a 	bl	800304c <init_ewma_filter>
	init_ewma_filter(&gbal->ewma_f_y, 0.50f);//0.6 for older client
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	33e8      	adds	r3, #232	; 0xe8
 800451c:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8004520:	4618      	mov	r0, r3
 8004522:	f7fe fd93 	bl	800304c <init_ewma_filter>
	init_ewma_filter(&gbal->ewma_f_aim_yaw, 0.95f);//0.65 for older client
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	f603 236c 	addw	r3, r3, #2668	; 0xa6c
 800452c:	ed9f 0a24 	vldr	s0, [pc, #144]	; 80045c0 <gimbal_reset_data+0x1c0>
 8004530:	4618      	mov	r0, r3
 8004532:	f7fe fd8b 	bl	800304c <init_ewma_filter>
	init_ewma_filter(&gbal->ewma_f_aim_pitch, 0.95f);//0.6 for older client
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	f603 2378 	addw	r3, r3, #2680	; 0xa78
 800453c:	ed9f 0a20 	vldr	s0, [pc, #128]	; 80045c0 <gimbal_reset_data+0x1c0>
 8004540:	4618      	mov	r0, r3
 8004542:	f7fe fd83 	bl	800304c <init_ewma_filter>

	init_swm_filter(&gbal->swm_f_x, 50);// window size 50
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	33f4      	adds	r3, #244	; 0xf4
 800454a:	2132      	movs	r1, #50	; 0x32
 800454c:	4618      	mov	r0, r3
 800454e:	f7fe fde3 	bl	8003118 <init_swm_filter>
	init_swm_filter(&gbal->swm_f_y, 50);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	f503 63b6 	add.w	r3, r3, #1456	; 0x5b0
 8004558:	2132      	movs	r1, #50	; 0x32
 800455a:	4618      	mov	r0, r3
 800455c:	f7fe fddc 	bl	8003118 <init_swm_filter>

	memset(&(gbal->ahrs_sensor), 0, sizeof(AhrsSensor_t));
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	339c      	adds	r3, #156	; 0x9c
 8004564:	2230      	movs	r2, #48	; 0x30
 8004566:	2100      	movs	r1, #0
 8004568:	4618      	mov	r0, r3
 800456a:	f00e fa6d 	bl	8012a48 <memset>
	memset(&(gbal->euler_angle), 0, sizeof(Attitude_t));
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	33cc      	adds	r3, #204	; 0xcc
 8004572:	2210      	movs	r2, #16
 8004574:	2100      	movs	r1, #0
 8004576:	4618      	mov	r0, r3
 8004578:	f00e fa66 	bl	8012a48 <memset>
	memset(&(gbal->yaw_ecd_fb), 0, sizeof(Motor_Feedback_Data_t));
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	3362      	adds	r3, #98	; 0x62
 8004580:	2208      	movs	r2, #8
 8004582:	2100      	movs	r1, #0
 8004584:	4618      	mov	r0, r3
 8004586:	f00e fa5f 	bl	8012a48 <memset>
	memset(&(gbal->pitch_ecd_fb), 0, sizeof(Motor_Feedback_Data_t));
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	336a      	adds	r3, #106	; 0x6a
 800458e:	2208      	movs	r2, #8
 8004590:	2100      	movs	r1, #0
 8004592:	4618      	mov	r0, r3
 8004594:	f00e fa58 	bl	8012a48 <memset>

	kalmanCreate(&(gbal->kalman_f), 0.001, 0.01);//0.0005 0.02
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	f603 23a4 	addw	r3, r3, #2724	; 0xaa4
 800459e:	eddf 0a09 	vldr	s1, [pc, #36]	; 80045c4 <gimbal_reset_data+0x1c4>
 80045a2:	ed9f 0a09 	vldr	s0, [pc, #36]	; 80045c8 <gimbal_reset_data+0x1c8>
 80045a6:	4618      	mov	r0, r3
 80045a8:	f7fe fc60 	bl	8002e6c <kalmanCreate>
}
 80045ac:	bf00      	nop
 80045ae:	3708      	adds	r7, #8
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}
 80045b4:	f3af 8000 	nop.w
 80045b8:	3f666666 	.word	0x3f666666
 80045bc:	3f7d70a4 	.word	0x3f7d70a4
 80045c0:	3f733333 	.word	0x3f733333
 80045c4:	3c23d70a 	.word	0x3c23d70a
 80045c8:	3a83126f 	.word	0x3a83126f
 80045cc:	4de6c37d 	.word	0x4de6c37d
 80045d0:	bde951f2 	.word	0xbde951f2

080045d4 <gimbal_get_raw_mpu_data>:
/******************  MODE SELECTION FUNCTIONS BELOW ********************/
void gimbal_get_raw_mpu_data(Gimbal_t *gbal, IMU_t *imu_hldr){
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b082      	sub	sp, #8
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
 80045dc:	6039      	str	r1, [r7, #0]
	memcpy(&(gbal->ahrs_sensor), &(imu_hldr->ahrs_sensor), sizeof(AhrsSensor_t));
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	f103 009c 	add.w	r0, r3, #156	; 0x9c
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	3348      	adds	r3, #72	; 0x48
 80045e8:	2230      	movs	r2, #48	; 0x30
 80045ea:	4619      	mov	r1, r3
 80045ec:	f00e fa1e 	bl	8012a2c <memcpy>
}
 80045f0:	bf00      	nop
 80045f2:	3708      	adds	r7, #8
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <gimbal_get_euler_angle>:
/*
 * @brief     Copy the gyroscope data from imu and calculate quaternion
 * 			  and euler's angle through attitude-breakdown algorithms.
 * @param[in] gimbal: main gimbal handler
 * */
void gimbal_get_euler_angle(Gimbal_t *gbal){
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b082      	sub	sp, #8
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
	gimbal_get_raw_mpu_data(gbal, &imu); // copy data to avoid mem leaks
 8004600:	4908      	ldr	r1, [pc, #32]	; (8004624 <gimbal_get_euler_angle+0x2c>)
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f7ff ffe6 	bl	80045d4 <gimbal_get_raw_mpu_data>
//	atti_math_calc(&gbal->ahrs_sensor, &gbal->euler_angle); //complementary filter parsed angle
//	mahony_ahrs_update(&(gbal->ahrs_sensor), &(gbal->euler_angle));	//mahony algo
	madgwick_ahrs_update(&(gbal->ahrs_sensor), &(gbal->euler_angle));  //madgwick algo
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	f103 029c 	add.w	r2, r3, #156	; 0x9c
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	33cc      	adds	r3, #204	; 0xcc
 8004612:	4619      	mov	r1, r3
 8004614:	4610      	mov	r0, r2
 8004616:	f7fc fc93 	bl	8000f40 <madgwick_ahrs_update>
}
 800461a:	bf00      	nop
 800461c:	3708      	adds	r7, #8
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}
 8004622:	bf00      	nop
 8004624:	200045f4 	.word	0x200045f4

08004628 <gimbal_gyro_update_abs_angle>:
/*
 * @brief     Copy the gyroscope data from imu and calculate quaternion
 * 			  and euler's absolute angle through attitude-breakdown algorithms.
 * @param[in] gbal: main gimbal handler
 * */
void gimbal_gyro_update_abs_angle(Gimbal_t *gbal){
 8004628:	b580      	push	{r7, lr}
 800462a:	b084      	sub	sp, #16
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
	 /* get timestamp */
	 uint32_t DWTcnt = dwt_getCnt_us();// systemclock_core 168MHz ->usec
 8004630:	f002 fcca 	bl	8006fc8 <dwt_getCnt_us>
 8004634:	60f8      	str	r0, [r7, #12]
	 uint32_t delta_t = DWTcnt - gbal->euler_angle.timestamp;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800463c:	68fa      	ldr	r2, [r7, #12]
 800463e:	1ad3      	subs	r3, r2, r3
 8004640:	60bb      	str	r3, [r7, #8]
	 if(delta_t < 3000){
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8004648:	4293      	cmp	r3, r2
 800464a:	d802      	bhi.n	8004652 <gimbal_gyro_update_abs_angle+0x2a>
         delta_t = 3000;//random setting, avoid overflow
 800464c:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8004650:	60bb      	str	r3, [r7, #8]
     /* Cumulative number of compensation counts */
//     gbal->gyro_offset_count += 1;
	 }
	 gimbal_get_euler_angle(gbal);
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f7ff ffd0 	bl	80045f8 <gimbal_get_euler_angle>
	 /* filter the yaw angle data to handle shift */
	 gbal->euler_angle.yaw = first_order_low_pass_filter(&(gbal->folp_f_yaw), gbal->euler_angle.yaw);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	f603 2284 	addw	r2, r3, #2692	; 0xa84
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 8004664:	eeb0 0a67 	vmov.f32	s0, s15
 8004668:	4610      	mov	r0, r2
 800466a:	f7fe fc9d 	bl	8002fa8 <first_order_low_pass_filter>
 800466e:	eef0 7a40 	vmov.f32	s15, s0
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	edc3 7a35 	vstr	s15, [r3, #212]	; 0xd4
	 gbal->euler_angle.pitch = first_order_low_pass_filter(&(gbal->folp_f_pitch), gbal->euler_angle.pitch);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	f603 2294 	addw	r2, r3, #2708	; 0xa94
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	edd3 7a34 	vldr	s15, [r3, #208]	; 0xd0
 8004684:	eeb0 0a67 	vmov.f32	s0, s15
 8004688:	4610      	mov	r0, r2
 800468a:	f7fe fc8d 	bl	8002fa8 <first_order_low_pass_filter>
 800468e:	eef0 7a40 	vmov.f32	s15, s0
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	edc3 7a34 	vstr	s15, [r3, #208]	; 0xd0
//	 gbal->euler_angle.yaw = KalmanFilter(&(gbal->kalman_f), gbal->euler_angle.yaw);

	 /* apply an integral linear offset for yaw angle */
	 gbal->yaw_prev_angle = gbal->yaw_cur_abs_angle;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	695a      	ldr	r2, [r3, #20]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	61da      	str	r2, [r3, #28]
	 gbal->yaw_cur_abs_angle = gbal->euler_angle.yaw; //- delta_t *gbal->gyro_offset_slope*gbal->gyro_offset_count;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	615a      	str	r2, [r3, #20]
	 if(gbal->yaw_cur_abs_angle - gbal->yaw_prev_angle >= 5.0f) // 300 degrees
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	ed93 7a05 	vldr	s14, [r3, #20]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	edd3 7a07 	vldr	s15, [r3, #28]
 80046b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80046ba:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 80046be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046c6:	db0a      	blt.n	80046de <gimbal_gyro_update_abs_angle+0xb6>
		 gbal->yaw_total_turns++;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80046ce:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80046d2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
 80046dc:	e018      	b.n	8004710 <gimbal_gyro_update_abs_angle+0xe8>
	 else if(gbal->yaw_cur_abs_angle - gbal->yaw_prev_angle <= -5.0f)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	ed93 7a05 	vldr	s14, [r3, #20]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	edd3 7a07 	vldr	s15, [r3, #28]
 80046ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80046ee:	eeb9 7a04 	vmov.f32	s14, #148	; 0xc0a00000 -5.0
 80046f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046fa:	d809      	bhi.n	8004710 <gimbal_gyro_update_abs_angle+0xe8>
	 	 gbal->yaw_total_turns--;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8004702:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004706:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
	 gbal->final_abs_yaw = gbal->yaw_cur_abs_angle - PI*gbal->yaw_total_turns;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	ed93 7a05 	vldr	s14, [r3, #20]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800471c:	eddf 6a2b 	vldr	s13, [pc, #172]	; 80047cc <gimbal_gyro_update_abs_angle+0x1a4>
 8004720:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004724:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38

	 gbal->euler_angle.timestamp = DWTcnt;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	68fa      	ldr	r2, [r7, #12]
 8004732:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8

	 /* update the turns */
//	 gimbal_update_turns(gbal, PI);
	 /* apply first order filter to pitch angle */
//	 gbal->euler_angle.pitch = first_order_low_pass_filter(&(gbal->folp_f), gbal->euler_angle.pitch);
	 gbal->pitch_cur_abs_angle = gbal->euler_angle.pitch;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	625a      	str	r2, [r3, #36]	; 0x24
	 if(gbal->pitch_cur_abs_angle - gbal->pitch_prev_angle >= 5.0f) // 300 degrees
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800474c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004750:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8004754:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004758:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800475c:	db0a      	blt.n	8004774 <gimbal_gyro_update_abs_angle+0x14c>
	 		 gbal->pitch_total_turns++;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8004764:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004768:	ee77 7a87 	vadd.f32	s15, s15, s14
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
 8004772:	e018      	b.n	80047a6 <gimbal_gyro_update_abs_angle+0x17e>
	 else if(gbal->pitch_cur_abs_angle - gbal->pitch_prev_angle <= -5.0f)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8004780:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004784:	eeb9 7a04 	vmov.f32	s14, #148	; 0xc0a00000 -5.0
 8004788:	eef4 7ac7 	vcmpe.f32	s15, s14
 800478c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004790:	d809      	bhi.n	80047a6 <gimbal_gyro_update_abs_angle+0x17e>
		 gbal->pitch_total_turns--;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8004798:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800479c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	 gbal->final_abs_pitch = gbal->pitch_cur_abs_angle - PI*gbal->pitch_total_turns;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80047b2:	eddf 6a06 	vldr	s13, [pc, #24]	; 80047cc <gimbal_gyro_update_abs_angle+0x1a4>
 80047b6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80047ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	 /* update angular velocity */
}
 80047c4:	bf00      	nop
 80047c6:	3710      	adds	r7, #16
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}
 80047cc:	40490fdb 	.word	0x40490fdb

080047d0 <gimbal_get_ecd_fb_data>:
/*
 * @brief     update the relevant encoder angle
 * @param[in] gbal: main gimbal handler
 * */
void gimbal_get_ecd_fb_data(Gimbal_t *gbal, Motor_Feedback_Data_t *yaw_motor_fb, Motor_Feedback_Data_t *pitch_motor_fb){
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b084      	sub	sp, #16
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	60f8      	str	r0, [r7, #12]
 80047d8:	60b9      	str	r1, [r7, #8]
 80047da:	607a      	str	r2, [r7, #4]
	memcpy(&(gbal->yaw_ecd_fb), yaw_motor_fb, sizeof(Motor_Feedback_Data_t));
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	3362      	adds	r3, #98	; 0x62
 80047e0:	2208      	movs	r2, #8
 80047e2:	68b9      	ldr	r1, [r7, #8]
 80047e4:	4618      	mov	r0, r3
 80047e6:	f00e f921 	bl	8012a2c <memcpy>
	gbal->yaw_ecd_fb.rx_angle = gimbal_get_ecd_rel_angle(gbal->yaw_ecd_fb.rx_angle, gbal->yaw_ecd_center);
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	f9b3 2062 	ldrsh.w	r2, [r3, #98]	; 0x62
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f9b3 305e 	ldrsh.w	r3, [r3, #94]	; 0x5e
 80047f6:	4619      	mov	r1, r3
 80047f8:	4610      	mov	r0, r2
 80047fa:	f000 f822 	bl	8004842 <gimbal_get_ecd_rel_angle>
 80047fe:	4603      	mov	r3, r0
 8004800:	461a      	mov	r2, r3
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
	memcpy(&(gbal->pitch_ecd_fb), pitch_motor_fb, sizeof(Motor_Feedback_Data_t));
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	336a      	adds	r3, #106	; 0x6a
 800480c:	2208      	movs	r2, #8
 800480e:	6879      	ldr	r1, [r7, #4]
 8004810:	4618      	mov	r0, r3
 8004812:	f00e f90b 	bl	8012a2c <memcpy>
	gbal->pitch_ecd_fb.rx_angle = gimbal_get_ecd_rel_angle(gbal->pitch_ecd_fb.rx_angle, gbal->pitch_ecd_center);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	f9b3 206a 	ldrsh.w	r2, [r3, #106]	; 0x6a
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	f9b3 3060 	ldrsh.w	r3, [r3, #96]	; 0x60
 8004822:	4619      	mov	r1, r3
 8004824:	4610      	mov	r0, r2
 8004826:	f000 f80c 	bl	8004842 <gimbal_get_ecd_rel_angle>
 800482a:	4603      	mov	r3, r0
 800482c:	461a      	mov	r2, r3
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
	gimbal_update_ecd_rel_angle(gbal);
 8004834:	68f8      	ldr	r0, [r7, #12]
 8004836:	f000 f849 	bl	80048cc <gimbal_update_ecd_rel_angle>
}
 800483a:	bf00      	nop
 800483c:	3710      	adds	r7, #16
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}

08004842 <gimbal_get_ecd_rel_angle>:
 * @brief     Get relative angle of gimbal motors.
 * @param[in] raw_ecd: abs yaw ecd angle from feedback
 * @param[in] center_offset: the center offset of ecd mode
 * */
int16_t gimbal_get_ecd_rel_angle(int16_t raw_ecd, int16_t center_offset)
{
 8004842:	b480      	push	{r7}
 8004844:	b085      	sub	sp, #20
 8004846:	af00      	add	r7, sp, #0
 8004848:	4603      	mov	r3, r0
 800484a:	460a      	mov	r2, r1
 800484c:	80fb      	strh	r3, [r7, #6]
 800484e:	4613      	mov	r3, r2
 8004850:	80bb      	strh	r3, [r7, #4]
  /* declare a 16-bit signed integer tmp to store the relative angle */
  int16_t tmp = 0;
 8004852:	2300      	movs	r3, #0
 8004854:	81fb      	strh	r3, [r7, #14]

  /*  check if the center offset is in the upper half of the ecd range (4096-8191) */
  if (center_offset >= 4096){
 8004856:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800485a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800485e:	db16      	blt.n	800488e <gimbal_get_ecd_rel_angle+0x4c>
    /*  check if the raw ecd value is in the same half circle as the center offset */
    if (raw_ecd > center_offset - 4096)
 8004860:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004864:	f6a3 72ff 	subw	r2, r3, #4095	; 0xfff
 8004868:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800486c:	429a      	cmp	r2, r3
 800486e:	dc05      	bgt.n	800487c <gimbal_get_ecd_rel_angle+0x3a>
      /*  the raw ecd value is in the same half circle as the center offset
          so, simply subtract the center offset from the raw ecd to get the relative angle */
      tmp = raw_ecd - center_offset;
 8004870:	88fa      	ldrh	r2, [r7, #6]
 8004872:	88bb      	ldrh	r3, [r7, #4]
 8004874:	1ad3      	subs	r3, r2, r3
 8004876:	b29b      	uxth	r3, r3
 8004878:	81fb      	strh	r3, [r7, #14]
 800487a:	e01e      	b.n	80048ba <gimbal_get_ecd_rel_angle+0x78>
    else
      /*  the raw ecd value is in the different half circle from the center offset
          subtract the center offset from the raw ecd plus 8192 to get the relative angle */
      tmp = raw_ecd + 8192 - center_offset;
 800487c:	88fa      	ldrh	r2, [r7, #6]
 800487e:	88bb      	ldrh	r3, [r7, #4]
 8004880:	1ad3      	subs	r3, r2, r3
 8004882:	b29b      	uxth	r3, r3
 8004884:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8004888:	b29b      	uxth	r3, r3
 800488a:	81fb      	strh	r3, [r7, #14]
 800488c:	e015      	b.n	80048ba <gimbal_get_ecd_rel_angle+0x78>
  }
  /*  check if the center offset is in the lower half of the ecd range (0-4095) */
  else{
    /*  check if the raw ecd value is in the different half circle from the center offset */
    if (raw_ecd > center_offset + 4096)
 800488e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004892:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004896:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800489a:	429a      	cmp	r2, r3
 800489c:	dd08      	ble.n	80048b0 <gimbal_get_ecd_rel_angle+0x6e>
      /*  the raw ecd value is in the different half circle from the center offset
          subtract the center offset and 8192 from the raw ecd to get the relative angle */
      tmp = raw_ecd - 8192 - center_offset;
 800489e:	88fa      	ldrh	r2, [r7, #6]
 80048a0:	88bb      	ldrh	r3, [r7, #4]
 80048a2:	1ad3      	subs	r3, r2, r3
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	81fb      	strh	r3, [r7, #14]
 80048ae:	e004      	b.n	80048ba <gimbal_get_ecd_rel_angle+0x78>
    else
      /*  the raw ecd value is in the same half circle as the center offset
          so, simply subtract the center offset from the raw ecd to get the relative angle */
      tmp = raw_ecd - center_offset;
 80048b0:	88fa      	ldrh	r2, [r7, #6]
 80048b2:	88bb      	ldrh	r3, [r7, #4]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	81fb      	strh	r3, [r7, #14]
  }
  return tmp;
 80048ba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80048be:	4618      	mov	r0, r3
 80048c0:	3714      	adds	r7, #20
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr
	...

080048cc <gimbal_update_ecd_rel_angle>:
/*
 * @brief     Update gimbal motor relative and mapped angle using encoder
 * @param[in] gbal: main gimbal handler
 * */
void gimbal_update_ecd_rel_angle(Gimbal_t *gbal){
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b082      	sub	sp, #8
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
	gbal->yaw_cur_rel_angle = in_out_map(gbal->yaw_ecd_fb.rx_angle,-4095,4096,-PI,PI);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	f9b3 3062 	ldrsh.w	r3, [r3, #98]	; 0x62
 80048da:	ee07 3a90 	vmov	s15, r3
 80048de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80048e2:	ed9f 2a16 	vldr	s4, [pc, #88]	; 800493c <gimbal_update_ecd_rel_angle+0x70>
 80048e6:	eddf 1a16 	vldr	s3, [pc, #88]	; 8004940 <gimbal_update_ecd_rel_angle+0x74>
 80048ea:	ed9f 1a16 	vldr	s2, [pc, #88]	; 8004944 <gimbal_update_ecd_rel_angle+0x78>
 80048ee:	eddf 0a16 	vldr	s1, [pc, #88]	; 8004948 <gimbal_update_ecd_rel_angle+0x7c>
 80048f2:	eeb0 0a67 	vmov.f32	s0, s15
 80048f6:	f7fe fb0e 	bl	8002f16 <in_out_map>
 80048fa:	eef0 7a40 	vmov.f32	s15, s0
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	edc3 7a06 	vstr	s15, [r3, #24]
	gbal->pitch_cur_rel_angle = in_out_map(gbal->pitch_ecd_fb.rx_angle,-4095,4096,-PI,PI);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	f9b3 306a 	ldrsh.w	r3, [r3, #106]	; 0x6a
 800490a:	ee07 3a90 	vmov	s15, r3
 800490e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004912:	ed9f 2a0a 	vldr	s4, [pc, #40]	; 800493c <gimbal_update_ecd_rel_angle+0x70>
 8004916:	eddf 1a0a 	vldr	s3, [pc, #40]	; 8004940 <gimbal_update_ecd_rel_angle+0x74>
 800491a:	ed9f 1a0a 	vldr	s2, [pc, #40]	; 8004944 <gimbal_update_ecd_rel_angle+0x78>
 800491e:	eddf 0a0a 	vldr	s1, [pc, #40]	; 8004948 <gimbal_update_ecd_rel_angle+0x7c>
 8004922:	eeb0 0a67 	vmov.f32	s0, s15
 8004926:	f7fe faf6 	bl	8002f16 <in_out_map>
 800492a:	eef0 7a40 	vmov.f32	s15, s0
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
}
 8004934:	bf00      	nop
 8004936:	3708      	adds	r7, #8
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}
 800493c:	40490fdb 	.word	0x40490fdb
 8004940:	c0490fdb 	.word	0xc0490fdb
 8004944:	45800000 	.word	0x45800000
 8004948:	c57ff000 	.word	0xc57ff000

0800494c <gimbal_set_limited_angle>:
/*
 * @brief     set the target angle with limited range
 * @param[in] gbal: main gimbal handler
 * @param[in] target yaw and pitch relative angle(-pi, pi)
 */
void gimbal_set_limited_angle(Gimbal_t *gbal, float yaw_target_angle, float pitch_target_angle){
 800494c:	b480      	push	{r7}
 800494e:	b085      	sub	sp, #20
 8004950:	af00      	add	r7, sp, #0
 8004952:	60f8      	str	r0, [r7, #12]
 8004954:	ed87 0a02 	vstr	s0, [r7, #8]
 8004958:	edc7 0a01 	vstr	s1, [r7, #4]
	gbal->yaw_tar_angle = yaw_target_angle;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	68ba      	ldr	r2, [r7, #8]
 8004960:	611a      	str	r2, [r3, #16]
	gbal->pitch_tar_angle = pitch_target_angle;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	687a      	ldr	r2, [r7, #4]
 8004966:	621a      	str	r2, [r3, #32]
	/* only set limit for yaw where is no slipring */
//	VAL_LIMIT(gbal->yaw_tar_angle,
//				   -PI,
//				    PI);
	/* set the limit for pitch */
	VAL_LIMIT(gbal->pitch_tar_angle,
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	edd3 7a08 	vldr	s15, [r3, #32]
 800496e:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80049ac <gimbal_set_limited_angle+0x60>
 8004972:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004976:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800497a:	d803      	bhi.n	8004984 <gimbal_set_limited_angle+0x38>
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	4a0c      	ldr	r2, [pc, #48]	; (80049b0 <gimbal_set_limited_angle+0x64>)
 8004980:	621a      	str	r2, [r3, #32]
				   -PITCH_GYRO_DELTA,
					PITCH_GYRO_DELTA);
}
 8004982:	e00d      	b.n	80049a0 <gimbal_set_limited_angle+0x54>
	VAL_LIMIT(gbal->pitch_tar_angle,
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	edd3 7a08 	vldr	s15, [r3, #32]
 800498a:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80049b4 <gimbal_set_limited_angle+0x68>
 800498e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004996:	da00      	bge.n	800499a <gimbal_set_limited_angle+0x4e>
}
 8004998:	e002      	b.n	80049a0 <gimbal_set_limited_angle+0x54>
	VAL_LIMIT(gbal->pitch_tar_angle,
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	4a06      	ldr	r2, [pc, #24]	; (80049b8 <gimbal_set_limited_angle+0x6c>)
 800499e:	621a      	str	r2, [r3, #32]
}
 80049a0:	bf00      	nop
 80049a2:	3714      	adds	r7, #20
 80049a4:	46bd      	mov	sp, r7
 80049a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049aa:	4770      	bx	lr
 80049ac:	bf060a95 	.word	0xbf060a95
 80049b0:	bf060a95 	.word	0xbf060a95
 80049b4:	3f060a95 	.word	0x3f060a95
 80049b8:	3f060a95 	.word	0x3f060a95

080049bc <gimbal_update_comm_info>:
    VAL_LIMIT(gbal->yaw_tar_spd, -5000, 5000);
}

#ifndef GIMBAL_MOTOR_DEBUG
/******************************** For Comms Below ********************************/
static void gimbal_update_comm_info(Gimbal_t *gbal, CommMessageUnion_t *cmu){
 80049bc:	b480      	push	{r7}
 80049be:	b085      	sub	sp, #20
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
 80049c4:	6039      	str	r1, [r7, #0]
	float temp_angle = YAW_POSITIVE_DIR * gbal->yaw_cur_rel_angle * YAW_GEAR_RATIO;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	699b      	ldr	r3, [r3, #24]
 80049ca:	60fb      	str	r3, [r7, #12]
	cmu->comm_ga.angle_data[0] = -temp_angle;//the direction of this are inverse.
 80049cc:	edd7 7a03 	vldr	s15, [r7, #12]
 80049d0:	eef1 7a67 	vneg.f32	s15, s15
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	edc3 7a00 	vstr	s15, [r3]
	cmu->comm_ga.angle_data[1] = gbal->yaw_cur_abs_angle;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	695a      	ldr	r2, [r3, #20]
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	605a      	str	r2, [r3, #4]
	cmu->comm_ga.angle_data[2] = 0;
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	f04f 0200 	mov.w	r2, #0
 80049e8:	609a      	str	r2, [r3, #8]
	cmu->comm_ga.angle_data[3] = 0;
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	f04f 0200 	mov.w	r2, #0
 80049f0:	60da      	str	r2, [r3, #12]
	cmu->comm_ga.send_flag = 1;
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	2201      	movs	r2, #1
 80049f6:	741a      	strb	r2, [r3, #16]
}
 80049f8:	bf00      	nop
 80049fa:	3714      	adds	r7, #20
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr

08004a04 <gimbal_update_rc_rel_angle>:

static void gimbal_update_rc_rel_angle(Gimbal_t *gbal, RemoteControl_t *rc_hdlr){
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b086      	sub	sp, #24
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
 8004a0c:	6039      	str	r1, [r7, #0]
	float cur_yaw_target = 0.0;
 8004a0e:	f04f 0300 	mov.w	r3, #0
 8004a12:	617b      	str	r3, [r7, #20]
	float cur_pitch_target = 0.0;
 8004a14:	f04f 0300 	mov.w	r3, #0
 8004a18:	613b      	str	r3, [r7, #16]
	float delta_yaw= 0.0;
 8004a1a:	f04f 0300 	mov.w	r3, #0
 8004a1e:	60fb      	str	r3, [r7, #12]
	float delta_pitch = 0.0;
 8004a20:	f04f 0300 	mov.w	r3, #0
 8004a24:	60bb      	str	r3, [r7, #8]
	//FIXME: not memcpy, may overwrite previous data, only test
	/* get the latest delta angle of pitch and yaw motor */
	if(rc_hdlr->control_mode == CTRLER_MODE){
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d12a      	bne.n	8004a86 <gimbal_update_rc_rel_angle+0x82>
		//TODO fine tune the precision of the controller
		delta_yaw = in_out_map(rc_hdlr->ctrl.ch0, -CHANNEL_OFFSET_MAX_ABS_VAL, CHANNEL_OFFSET_MAX_ABS_VAL,
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004a36:	ee07 3a90 	vmov	s15, r3
 8004a3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a3e:	ed9f 2a6d 	vldr	s4, [pc, #436]	; 8004bf4 <gimbal_update_rc_rel_angle+0x1f0>
 8004a42:	eddf 1a6d 	vldr	s3, [pc, #436]	; 8004bf8 <gimbal_update_rc_rel_angle+0x1f4>
 8004a46:	ed9f 1a6d 	vldr	s2, [pc, #436]	; 8004bfc <gimbal_update_rc_rel_angle+0x1f8>
 8004a4a:	eddf 0a6d 	vldr	s1, [pc, #436]	; 8004c00 <gimbal_update_rc_rel_angle+0x1fc>
 8004a4e:	eeb0 0a67 	vmov.f32	s0, s15
 8004a52:	f7fe fa60 	bl	8002f16 <in_out_map>
 8004a56:	ed87 0a03 	vstr	s0, [r7, #12]
										-0.5*0.16667*PI, 0.5*0.16667*PI);//(-15d, 15d)
		delta_pitch = in_out_map(rc_hdlr->ctrl.ch1, -CHANNEL_OFFSET_MAX_ABS_VAL, CHANNEL_OFFSET_MAX_ABS_VAL,
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004a60:	ee07 3a90 	vmov	s15, r3
 8004a64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a68:	ed9f 2a66 	vldr	s4, [pc, #408]	; 8004c04 <gimbal_update_rc_rel_angle+0x200>
 8004a6c:	eddf 1a66 	vldr	s3, [pc, #408]	; 8004c08 <gimbal_update_rc_rel_angle+0x204>
 8004a70:	ed9f 1a62 	vldr	s2, [pc, #392]	; 8004bfc <gimbal_update_rc_rel_angle+0x1f8>
 8004a74:	eddf 0a62 	vldr	s1, [pc, #392]	; 8004c00 <gimbal_update_rc_rel_angle+0x1fc>
 8004a78:	eeb0 0a67 	vmov.f32	s0, s15
 8004a7c:	f7fe fa4b 	bl	8002f16 <in_out_map>
 8004a80:	ed87 0a02 	vstr	s0, [r7, #8]
 8004a84:	e05e      	b.n	8004b44 <gimbal_update_rc_rel_angle+0x140>
										-0.39*0.16667*PI, 0.391*0.16667*PI);//(-12d, 12d)
	}
	else if(rc_hdlr->control_mode == PC_MODE){
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d159      	bne.n	8004b44 <gimbal_update_rc_rel_angle+0x140>
		//TODO fine tune the precision of the mouse
		/* expotional filter applied here */
		rc_hdlr->pc.mouse.x = ewma_filter(&gbal->ewma_f_x, rc_hdlr->pc.mouse.x);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f103 02dc 	add.w	r2, r3, #220	; 0xdc
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8004a9c:	ee07 3a90 	vmov	s15, r3
 8004aa0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004aa4:	eeb0 0a67 	vmov.f32	s0, s15
 8004aa8:	4610      	mov	r0, r2
 8004aaa:	f7fe fae7 	bl	800307c <ewma_filter>
 8004aae:	eef0 7a40 	vmov.f32	s15, s0
 8004ab2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004ab6:	ee17 3a90 	vmov	r3, s15
 8004aba:	b21a      	sxth	r2, r3
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	819a      	strh	r2, [r3, #12]
//		rc_hdlr->pc.mouse.x = sliding_window_mean_filter(&gbal->swm_f_x, rc_hdlr->pc.mouse.x);
		delta_yaw = in_out_map(rc_hdlr->pc.mouse.x, -MOUSE_MAX_SPEED_VALUE, MOUSE_MAX_SPEED_VALUE,
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8004ac6:	ee07 3a90 	vmov	s15, r3
 8004aca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ace:	ed9f 2a4f 	vldr	s4, [pc, #316]	; 8004c0c <gimbal_update_rc_rel_angle+0x208>
 8004ad2:	eddf 1a4f 	vldr	s3, [pc, #316]	; 8004c10 <gimbal_update_rc_rel_angle+0x20c>
 8004ad6:	ed9f 1a4f 	vldr	s2, [pc, #316]	; 8004c14 <gimbal_update_rc_rel_angle+0x210>
 8004ada:	eddf 0a4f 	vldr	s1, [pc, #316]	; 8004c18 <gimbal_update_rc_rel_angle+0x214>
 8004ade:	eeb0 0a67 	vmov.f32	s0, s15
 8004ae2:	f7fe fa18 	bl	8002f16 <in_out_map>
 8004ae6:	ed87 0a03 	vstr	s0, [r7, #12]
												-30*PI, 30*PI);// 1000 -> 2*pi, old value +-30*PI
		rc_hdlr->pc.mouse.y = ewma_filter(&gbal->ewma_f_y, rc_hdlr->pc.mouse.y);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	f103 02e8 	add.w	r2, r3, #232	; 0xe8
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8004af6:	ee07 3a90 	vmov	s15, r3
 8004afa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004afe:	eeb0 0a67 	vmov.f32	s0, s15
 8004b02:	4610      	mov	r0, r2
 8004b04:	f7fe faba 	bl	800307c <ewma_filter>
 8004b08:	eef0 7a40 	vmov.f32	s15, s0
 8004b0c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004b10:	ee17 3a90 	vmov	r3, s15
 8004b14:	b21a      	sxth	r2, r3
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	81da      	strh	r2, [r3, #14]
//		rc_hdlr->pc.mouse.y = sliding_window_mean_filter(&gbal->swm_f_y, rc_hdlr->pc.mouse.y);
		delta_pitch = in_out_map(rc_hdlr->pc.mouse.y, -MOUSE_MAX_SPEED_VALUE, MOUSE_MAX_SPEED_VALUE,
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8004b20:	ee07 3a90 	vmov	s15, r3
 8004b24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b28:	ed9f 2a38 	vldr	s4, [pc, #224]	; 8004c0c <gimbal_update_rc_rel_angle+0x208>
 8004b2c:	eddf 1a38 	vldr	s3, [pc, #224]	; 8004c10 <gimbal_update_rc_rel_angle+0x20c>
 8004b30:	ed9f 1a38 	vldr	s2, [pc, #224]	; 8004c14 <gimbal_update_rc_rel_angle+0x210>
 8004b34:	eddf 0a38 	vldr	s1, [pc, #224]	; 8004c18 <gimbal_update_rc_rel_angle+0x214>
 8004b38:	eeb0 0a67 	vmov.f32	s0, s15
 8004b3c:	f7fe f9eb 	bl	8002f16 <in_out_map>
 8004b40:	ed87 0a02 	vstr	s0, [r7, #8]
												-30*PI, 30*PI);// 1000 -> 2*pi, old value +-30*PI
	}
	/* get the latest angle position of pitch and yaw motor */
	gimbal_get_ecd_fb_data(&gimbal,
 8004b44:	4a35      	ldr	r2, [pc, #212]	; (8004c1c <gimbal_update_rc_rel_angle+0x218>)
 8004b46:	4936      	ldr	r1, [pc, #216]	; (8004c20 <gimbal_update_rc_rel_angle+0x21c>)
 8004b48:	4836      	ldr	r0, [pc, #216]	; (8004c24 <gimbal_update_rc_rel_angle+0x220>)
 8004b4a:	f7ff fe41 	bl	80047d0 <gimbal_get_ecd_fb_data>
						   &(motor_data[yaw_id].motor_feedback),
						   &(motor_data[pitch_id].motor_feedback));
	/* NOTE: Even if the target was beyond pi, the motor still tracked the same dir bc of spd loop and phase delay,
	 * and right about next time, the feedback of motor would be changed from pi to -pi(or inverse), which will
	 * also update the target into right scale of angle */
	if(gbal->gimbal_motor_mode == GYRO_MODE){
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	f893 3ad0 	ldrb.w	r3, [r3, #2768]	; 0xad0
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d112      	bne.n	8004b7e <gimbal_update_rc_rel_angle+0x17a>
		cur_yaw_target = gbal->yaw_cur_abs_angle - delta_yaw;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	ed93 7a05 	vldr	s14, [r3, #20]
 8004b5e:	edd7 7a03 	vldr	s15, [r7, #12]
 8004b62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b66:	edc7 7a05 	vstr	s15, [r7, #20]
		cur_pitch_target = gbal->pitch_cur_rel_angle + delta_pitch;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004b70:	ed97 7a02 	vldr	s14, [r7, #8]
 8004b74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b78:	edc7 7a04 	vstr	s15, [r7, #16]
 8004b7c:	e011      	b.n	8004ba2 <gimbal_update_rc_rel_angle+0x19e>
	}
	else{
		cur_yaw_target = gbal->yaw_cur_rel_angle - delta_yaw;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	ed93 7a06 	vldr	s14, [r3, #24]
 8004b84:	edd7 7a03 	vldr	s15, [r7, #12]
 8004b88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b8c:	edc7 7a05 	vstr	s15, [r7, #20]
		cur_pitch_target = gbal->pitch_cur_rel_angle + delta_pitch;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004b96:	ed97 7a02 	vldr	s14, [r7, #8]
 8004b9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b9e:	edc7 7a04 	vstr	s15, [r7, #16]
	}
	/* avoid small noise to spin the yaw */
	if(fabs(delta_yaw)> 1.0f*DEGREE2RAD){
 8004ba2:	edd7 7a03 	vldr	s15, [r7, #12]
 8004ba6:	eef0 7ae7 	vabs.f32	s15, s15
 8004baa:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8004c28 <gimbal_update_rc_rel_angle+0x224>
 8004bae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004bb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bb6:	dd02      	ble.n	8004bbe <gimbal_update_rc_rel_angle+0x1ba>
		gbal->yaw_tar_angle = cur_yaw_target;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	697a      	ldr	r2, [r7, #20]
 8004bbc:	611a      	str	r2, [r3, #16]
	}
	if(fabs(delta_pitch)> 1.0f*DEGREE2RAD)
 8004bbe:	edd7 7a02 	vldr	s15, [r7, #8]
 8004bc2:	eef0 7ae7 	vabs.f32	s15, s15
 8004bc6:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8004c28 <gimbal_update_rc_rel_angle+0x224>
 8004bca:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004bce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bd2:	dd02      	ble.n	8004bda <gimbal_update_rc_rel_angle+0x1d6>
		gbal->pitch_tar_angle = cur_pitch_target;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	693a      	ldr	r2, [r7, #16]
 8004bd8:	621a      	str	r2, [r3, #32]
	/* independent mode don't allow set yaw angle */
	if(gbal->gimbal_act_mode == INDPET_MODE)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f893 3ad1 	ldrb.w	r3, [r3, #2769]	; 0xad1
 8004be0:	2b03      	cmp	r3, #3
 8004be2:	d103      	bne.n	8004bec <gimbal_update_rc_rel_angle+0x1e8>
		gbal->yaw_tar_angle = 0;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	f04f 0200 	mov.w	r2, #0
 8004bea:	611a      	str	r2, [r3, #16]
}
 8004bec:	bf00      	nop
 8004bee:	3718      	adds	r7, #24
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}
 8004bf4:	3e860b42 	.word	0x3e860b42
 8004bf8:	be860b42 	.word	0xbe860b42
 8004bfc:	44250000 	.word	0x44250000
 8004c00:	c4250000 	.word	0xc4250000
 8004c04:	3e51a510 	.word	0x3e51a510
 8004c08:	be511bcd 	.word	0xbe511bcd
 8004c0c:	42bc7edd 	.word	0x42bc7edd
 8004c10:	c2bc7edd 	.word	0xc2bc7edd
 8004c14:	46ea6000 	.word	0x46ea6000
 8004c18:	c6ea6000 	.word	0xc6ea6000
 8004c1c:	20005584 	.word	0x20005584
 8004c20:	200054f0 	.word	0x200054f0
 8004c24:	20004740 	.word	0x20004740
 8004c28:	3c8efa39 	.word	0x3c8efa39

08004c2c <gimbal_rc_mode_selection>:
 * @brief     mode selection based on remote controller
 * @param[in] chassis: main chassis handler
 * @param[in] rc: main remote controller handler
 * */

static void gimbal_rc_mode_selection(Gimbal_t* gbal, RemoteControl_t *rc_hdlr){
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b084      	sub	sp, #16
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
 8004c34:	6039      	str	r1, [r7, #0]
#ifndef MANUAL_SET_GIMBAL_MODES
	BoardMode_t    board_mode = IDLE_MODE;
 8004c36:	2304      	movs	r3, #4
 8004c38:	73fb      	strb	r3, [r7, #15]
	BoardActMode_t act_mode   = INDPET_MODE;
 8004c3a:	2303      	movs	r3, #3
 8004c3c:	73bb      	strb	r3, [r7, #14]
	GimbalMotorMode_t motor_mode = ENCODE_MODE;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	737b      	strb	r3, [r7, #13]
	if(rc_hdlr->control_mode == CTRLER_MODE){
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d132      	bne.n	8004cb2 <gimbal_rc_mode_selection+0x86>
		if(rc_hdlr->ctrl.s1 == SW_MID){
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	7a1b      	ldrb	r3, [r3, #8]
 8004c50:	2b03      	cmp	r3, #3
 8004c52:	d102      	bne.n	8004c5a <gimbal_rc_mode_selection+0x2e>
			/* if s1 down, then just shut down everything */
			board_mode = IDLE_MODE;
 8004c54:	2304      	movs	r3, #4
 8004c56:	73fb      	strb	r3, [r7, #15]
 8004c58:	e05a      	b.n	8004d10 <gimbal_rc_mode_selection+0xe4>
		}
		else{
			/* else just set up to patrol mode */
			board_mode = PATROL_MODE;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	73fb      	strb	r3, [r7, #15]
			if(rc_hdlr->ctrl.s1 == SW_UP){
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	7a1b      	ldrb	r3, [r3, #8]
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	d110      	bne.n	8004c88 <gimbal_rc_mode_selection+0x5c>
				/* chassis follow gimbal center while follow yaw axis */
				act_mode = GIMBAL_CENTER;
 8004c66:	2300      	movs	r3, #0
 8004c68:	73bb      	strb	r3, [r7, #14]
				motor_mode = GYRO_MODE;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	737b      	strb	r3, [r7, #13]
				if(rc_hdlr->ctrl.s1 == SW_UP && rc_hdlr->ctrl.s2 == SW_DOWN){
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	7a1b      	ldrb	r3, [r3, #8]
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d14c      	bne.n	8004d10 <gimbal_rc_mode_selection+0xe4>
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	7a5b      	ldrb	r3, [r3, #9]
 8004c7a:	2b02      	cmp	r3, #2
 8004c7c:	d148      	bne.n	8004d10 <gimbal_rc_mode_selection+0xe4>
					/* spinning chassis while follow yaw axis */
					act_mode = SELF_GYRO;
 8004c7e:	2302      	movs	r3, #2
 8004c80:	73bb      	strb	r3, [r7, #14]
					motor_mode = GYRO_MODE;//ENCODE_MODE
 8004c82:	2300      	movs	r3, #0
 8004c84:	737b      	strb	r3, [r7, #13]
 8004c86:	e043      	b.n	8004d10 <gimbal_rc_mode_selection+0xe4>
				}
			}
			else if(rc_hdlr->ctrl.s1 == SW_DOWN){
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	7a1b      	ldrb	r3, [r3, #8]
 8004c8c:	2b02      	cmp	r3, #2
 8004c8e:	d13f      	bne.n	8004d10 <gimbal_rc_mode_selection+0xe4>
				/* chassis only follow yaw axis */
				act_mode = GIMBAL_FOLLOW;
 8004c90:	2301      	movs	r3, #1
 8004c92:	73bb      	strb	r3, [r7, #14]
				motor_mode = ENCODE_MODE;
 8004c94:	2301      	movs	r3, #1
 8004c96:	737b      	strb	r3, [r7, #13]
				if(rc_hdlr->ctrl.s1 == SW_DOWN && rc_hdlr->ctrl.s2 == SW_DOWN){
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	7a1b      	ldrb	r3, [r3, #8]
 8004c9c:	2b02      	cmp	r3, #2
 8004c9e:	d137      	bne.n	8004d10 <gimbal_rc_mode_selection+0xe4>
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	7a5b      	ldrb	r3, [r3, #9]
 8004ca4:	2b02      	cmp	r3, #2
 8004ca6:	d133      	bne.n	8004d10 <gimbal_rc_mode_selection+0xe4>
					/* independent mode */
					act_mode = INDPET_MODE;
 8004ca8:	2303      	movs	r3, #3
 8004caa:	73bb      	strb	r3, [r7, #14]
					motor_mode = ENCODE_MODE;
 8004cac:	2301      	movs	r3, #1
 8004cae:	737b      	strb	r3, [r7, #13]
 8004cb0:	e02e      	b.n	8004d10 <gimbal_rc_mode_selection+0xe4>
			}
		}
	}

	/* pc mode selection */
	else if(rc_hdlr->control_mode == PC_MODE){
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8004cb8:	2b01      	cmp	r3, #1
 8004cba:	d129      	bne.n	8004d10 <gimbal_rc_mode_selection+0xe4>
		/* from comm rc pack to obtain mode */
		board_mode = gbal->gimbal_mode;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	f893 3ad3 	ldrb.w	r3, [r3, #2771]	; 0xad3
 8004cc2:	73fb      	strb	r3, [r7, #15]
		act_mode = gbal->gimbal_act_mode;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	f893 3ad1 	ldrb.w	r3, [r3, #2769]	; 0xad1
 8004cca:	73bb      	strb	r3, [r7, #14]

		/* update motor mode */
		if(rc_hdlr->pc.mouse.right_click.status == PRESSED)
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	7ddb      	ldrb	r3, [r3, #23]
 8004cd0:	2b03      	cmp	r3, #3
 8004cd2:	d102      	bne.n	8004cda <gimbal_rc_mode_selection+0xae>
			board_mode = AUTO_AIM_MODE;
 8004cd4:	2302      	movs	r3, #2
 8004cd6:	73fb      	strb	r3, [r7, #15]
 8004cd8:	e003      	b.n	8004ce2 <gimbal_rc_mode_selection+0xb6>
		else{
			board_mode = gbal->gimbal_mode;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	f893 3ad3 	ldrb.w	r3, [r3, #2771]	; 0xad3
 8004ce0:	73fb      	strb	r3, [r7, #15]
		}

		if(act_mode == GIMBAL_FOLLOW){
 8004ce2:	7bbb      	ldrb	r3, [r7, #14]
 8004ce4:	2b01      	cmp	r3, #1
 8004ce6:	d102      	bne.n	8004cee <gimbal_rc_mode_selection+0xc2>
			motor_mode = ENCODE_MODE;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	737b      	strb	r3, [r7, #13]
 8004cec:	e010      	b.n	8004d10 <gimbal_rc_mode_selection+0xe4>
		}
		else if(act_mode == INDPET_MODE){
 8004cee:	7bbb      	ldrb	r3, [r7, #14]
 8004cf0:	2b03      	cmp	r3, #3
 8004cf2:	d102      	bne.n	8004cfa <gimbal_rc_mode_selection+0xce>
			motor_mode = ENCODE_MODE;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	737b      	strb	r3, [r7, #13]
 8004cf8:	e00a      	b.n	8004d10 <gimbal_rc_mode_selection+0xe4>
		}
		else if(act_mode == GIMBAL_CENTER){
 8004cfa:	7bbb      	ldrb	r3, [r7, #14]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d102      	bne.n	8004d06 <gimbal_rc_mode_selection+0xda>
			motor_mode = GYRO_MODE;
 8004d00:	2300      	movs	r3, #0
 8004d02:	737b      	strb	r3, [r7, #13]
 8004d04:	e004      	b.n	8004d10 <gimbal_rc_mode_selection+0xe4>
		}
		else if(act_mode == SELF_GYRO){
 8004d06:	7bbb      	ldrb	r3, [r7, #14]
 8004d08:	2b02      	cmp	r3, #2
 8004d0a:	d101      	bne.n	8004d10 <gimbal_rc_mode_selection+0xe4>
			motor_mode = GYRO_MODE;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	737b      	strb	r3, [r7, #13]
	GimbalMotorMode_t motor_mode = ENCODE_MODE;
	rc_hdlr->control_mode = PC_MODE;
#endif

	/* set modes */
	gimbal_set_mode(gbal, board_mode);
 8004d10:	7bfb      	ldrb	r3, [r7, #15]
 8004d12:	4619      	mov	r1, r3
 8004d14:	6878      	ldr	r0, [r7, #4]
 8004d16:	f7ff f9ef 	bl	80040f8 <gimbal_set_mode>
	gimbal_set_act_mode(gbal, act_mode);// act mode only works when debuging with rc
 8004d1a:	7bbb      	ldrb	r3, [r7, #14]
 8004d1c:	4619      	mov	r1, r3
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	f7ff f9fa 	bl	8004118 <gimbal_set_act_mode>
	gimbal_set_motor_mode(gbal, motor_mode);
 8004d24:	7b7b      	ldrb	r3, [r7, #13]
 8004d26:	4619      	mov	r1, r3
 8004d28:	6878      	ldr	r0, [r7, #4]
 8004d2a:	f7ff fa09 	bl	8004140 <gimbal_set_motor_mode>
}
 8004d2e:	bf00      	nop
 8004d30:	3710      	adds	r7, #16
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}
	...

08004d38 <gimbal_update_autoaim_rel_angle>:

/******************************** For Comms Above **************************************/
/******************************** For Auto Aiming Below ********************************/
static void gimbal_update_autoaim_rel_angle(Gimbal_t *gbal, RemoteControl_t *rc_hdlr, UC_Auto_Aim_Pack_t *pack){
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b08a      	sub	sp, #40	; 0x28
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	60f8      	str	r0, [r7, #12]
 8004d40:	60b9      	str	r1, [r7, #8]
 8004d42:	607a      	str	r2, [r7, #4]
	float cur_yaw_target = 0.0;
 8004d44:	f04f 0300 	mov.w	r3, #0
 8004d48:	627b      	str	r3, [r7, #36]	; 0x24
	float cur_pitch_target = 0.0;
 8004d4a:	f04f 0300 	mov.w	r3, #0
 8004d4e:	623b      	str	r3, [r7, #32]
	float delta_yaw= 0.0;
 8004d50:	f04f 0300 	mov.w	r3, #0
 8004d54:	61fb      	str	r3, [r7, #28]
	float delta_pitch = 0.0;
 8004d56:	f04f 0300 	mov.w	r3, #0
 8004d5a:	61bb      	str	r3, [r7, #24]

	if(rc_hdlr->control_mode == PC_MODE){
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8004d62:	2b01      	cmp	r3, #1
 8004d64:	d135      	bne.n	8004dd2 <gimbal_update_autoaim_rel_angle+0x9a>
		/* filter applied here, TODO may add kalman filter here, depends on data input */
		float filtered_delta_yaw = ewma_filter(&gbal->ewma_f_aim_yaw, pack->delta_yaw);
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	f603 226c 	addw	r2, r3, #2668	; 0xa6c
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	edd3 7a02 	vldr	s15, [r3, #8]
 8004d72:	eeb0 0a67 	vmov.f32	s0, s15
 8004d76:	4610      	mov	r0, r2
 8004d78:	f7fe f980 	bl	800307c <ewma_filter>
 8004d7c:	ed87 0a05 	vstr	s0, [r7, #20]
//		pack->yaw_data = sliding_window_mean_filter(&gbal->swm_f_aim_yaw, pack->yaw_data);
		delta_yaw = in_out_map(filtered_delta_yaw, -180.0, 180.0, -PI,PI);// 1000 -> 2*pi, old value +-30*PI
 8004d80:	ed9f 2a40 	vldr	s4, [pc, #256]	; 8004e84 <gimbal_update_autoaim_rel_angle+0x14c>
 8004d84:	eddf 1a40 	vldr	s3, [pc, #256]	; 8004e88 <gimbal_update_autoaim_rel_angle+0x150>
 8004d88:	ed9f 1a40 	vldr	s2, [pc, #256]	; 8004e8c <gimbal_update_autoaim_rel_angle+0x154>
 8004d8c:	eddf 0a40 	vldr	s1, [pc, #256]	; 8004e90 <gimbal_update_autoaim_rel_angle+0x158>
 8004d90:	ed97 0a05 	vldr	s0, [r7, #20]
 8004d94:	f7fe f8bf 	bl	8002f16 <in_out_map>
 8004d98:	ed87 0a07 	vstr	s0, [r7, #28]

		float filtered_delta_pitch = ewma_filter(&gbal->ewma_f_aim_pitch, pack->delta_pitch);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	f603 2278 	addw	r2, r3, #2680	; 0xa78
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	edd3 7a03 	vldr	s15, [r3, #12]
 8004da8:	eeb0 0a67 	vmov.f32	s0, s15
 8004dac:	4610      	mov	r0, r2
 8004dae:	f7fe f965 	bl	800307c <ewma_filter>
 8004db2:	ed87 0a04 	vstr	s0, [r7, #16]
//		pack->pitch_data = sliding_window_mean_filter(&gbal->swm_f_aim_pitch, pack->yaw_data);
		delta_pitch = in_out_map(filtered_delta_pitch, -180.0, 180.0, -PI,PI);// 1000 -> 2*pi, old value +-30*PI
 8004db6:	ed9f 2a33 	vldr	s4, [pc, #204]	; 8004e84 <gimbal_update_autoaim_rel_angle+0x14c>
 8004dba:	eddf 1a33 	vldr	s3, [pc, #204]	; 8004e88 <gimbal_update_autoaim_rel_angle+0x150>
 8004dbe:	ed9f 1a33 	vldr	s2, [pc, #204]	; 8004e8c <gimbal_update_autoaim_rel_angle+0x154>
 8004dc2:	eddf 0a33 	vldr	s1, [pc, #204]	; 8004e90 <gimbal_update_autoaim_rel_angle+0x158>
 8004dc6:	ed97 0a04 	vldr	s0, [r7, #16]
 8004dca:	f7fe f8a4 	bl	8002f16 <in_out_map>
 8004dce:	ed87 0a06 	vstr	s0, [r7, #24]
	}
	/* get the latest angle position of pitch and yaw motor */
	gimbal_get_ecd_fb_data(&gimbal,
 8004dd2:	4a30      	ldr	r2, [pc, #192]	; (8004e94 <gimbal_update_autoaim_rel_angle+0x15c>)
 8004dd4:	4930      	ldr	r1, [pc, #192]	; (8004e98 <gimbal_update_autoaim_rel_angle+0x160>)
 8004dd6:	4831      	ldr	r0, [pc, #196]	; (8004e9c <gimbal_update_autoaim_rel_angle+0x164>)
 8004dd8:	f7ff fcfa 	bl	80047d0 <gimbal_get_ecd_fb_data>
						   &(motor_data[yaw_id].motor_feedback),
						   &(motor_data[pitch_id].motor_feedback));
	/* NOTE: Even if the target was beyond pi, the motor still tracked the same dir bc of spd loop and phase delay,
	 * and right about next time, the feedback of motor would be changed from pi to -pi(or inverse), which will
	 * also update the target into right scale of angle */
	if(gbal->gimbal_motor_mode == GYRO_MODE){
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	f893 3ad0 	ldrb.w	r3, [r3, #2768]	; 0xad0
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d112      	bne.n	8004e0c <gimbal_update_autoaim_rel_angle+0xd4>
		cur_yaw_target = gbal->yaw_cur_abs_angle - delta_yaw; // only yaw use abs values
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	ed93 7a05 	vldr	s14, [r3, #20]
 8004dec:	edd7 7a07 	vldr	s15, [r7, #28]
 8004df0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004df4:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		cur_pitch_target = gbal->pitch_cur_rel_angle + delta_pitch;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004dfe:	ed97 7a06 	vldr	s14, [r7, #24]
 8004e02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e06:	edc7 7a08 	vstr	s15, [r7, #32]
 8004e0a:	e011      	b.n	8004e30 <gimbal_update_autoaim_rel_angle+0xf8>
	}
	else{
		cur_yaw_target = gbal->yaw_cur_rel_angle - delta_yaw;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	ed93 7a06 	vldr	s14, [r3, #24]
 8004e12:	edd7 7a07 	vldr	s15, [r7, #28]
 8004e16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e1a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		cur_pitch_target = gbal->pitch_cur_rel_angle + delta_pitch;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004e24:	ed97 7a06 	vldr	s14, [r7, #24]
 8004e28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e2c:	edc7 7a08 	vstr	s15, [r7, #32]
	}
	/* avoid small noise to spin the yaw */
	if(fabs(delta_yaw)>= 1.0f*DEGREE2RAD)
 8004e30:	edd7 7a07 	vldr	s15, [r7, #28]
 8004e34:	eef0 7ae7 	vabs.f32	s15, s15
 8004e38:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8004ea0 <gimbal_update_autoaim_rel_angle+0x168>
 8004e3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004e40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e44:	db02      	blt.n	8004e4c <gimbal_update_autoaim_rel_angle+0x114>
		gbal->yaw_tar_angle = cur_yaw_target;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e4a:	611a      	str	r2, [r3, #16]
	if(fabs(delta_pitch)>= 1.0f*DEGREE2RAD)
 8004e4c:	edd7 7a06 	vldr	s15, [r7, #24]
 8004e50:	eef0 7ae7 	vabs.f32	s15, s15
 8004e54:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8004ea0 <gimbal_update_autoaim_rel_angle+0x168>
 8004e58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004e5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e60:	db02      	blt.n	8004e68 <gimbal_update_autoaim_rel_angle+0x130>
		gbal->pitch_tar_angle = cur_pitch_target;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	6a3a      	ldr	r2, [r7, #32]
 8004e66:	621a      	str	r2, [r3, #32]
	/* independent mode don't allow set yaw angle */
	if(gbal->gimbal_act_mode == INDPET_MODE)
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	f893 3ad1 	ldrb.w	r3, [r3, #2769]	; 0xad1
 8004e6e:	2b03      	cmp	r3, #3
 8004e70:	d103      	bne.n	8004e7a <gimbal_update_autoaim_rel_angle+0x142>
		gbal->yaw_tar_angle = 0;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	f04f 0200 	mov.w	r2, #0
 8004e78:	611a      	str	r2, [r3, #16]
}
 8004e7a:	bf00      	nop
 8004e7c:	3728      	adds	r7, #40	; 0x28
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	40490fdb 	.word	0x40490fdb
 8004e88:	c0490fdb 	.word	0xc0490fdb
 8004e8c:	43340000 	.word	0x43340000
 8004e90:	c3340000 	.word	0xc3340000
 8004e94:	20005584 	.word	0x20005584
 8004e98:	200054f0 	.word	0x200054f0
 8004e9c:	20004740 	.word	0x20004740
 8004ea0:	3c8efa39 	.word	0x3c8efa39

08004ea4 <gimbal_cmd_exec>:
 * @brief     Execute the cmd set by previous gimbal function. Usually the last called func.
 * @param[in] gbal: main gimbal handler
 * @param[in] mode: DUAL_LOOP_PID_CONTROL/SINGLE_LOOP_PID_CONTROL/GIMBAL_STOP
 * retval 	  None
 */
void gimbal_cmd_exec(Gimbal_t *gbal, uint8_t mode){
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b082      	sub	sp, #8
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
 8004eac:	460b      	mov	r3, r1
 8004eae:	70fb      	strb	r3, [r7, #3]
	if(mode == DUAL_LOOP_PID_CONTROL)
 8004eb0:	78fb      	ldrb	r3, [r7, #3]
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d112      	bne.n	8004edc <gimbal_cmd_exec+0x38>
	 /* set motor voltage through cascade pid controller */
		  set_motor_can_volt(gimbal.yaw_tar_angle,
 8004eb6:	4b2f      	ldr	r3, [pc, #188]	; (8004f74 <gimbal_cmd_exec+0xd0>)
 8004eb8:	edd3 7a04 	vldr	s15, [r3, #16]
 8004ebc:	4b2d      	ldr	r3, [pc, #180]	; (8004f74 <gimbal_cmd_exec+0xd0>)
 8004ebe:	ed93 7a08 	vldr	s14, [r3, #32]
 8004ec2:	78fa      	ldrb	r2, [r7, #3]
 8004ec4:	4b2b      	ldr	r3, [pc, #172]	; (8004f74 <gimbal_cmd_exec+0xd0>)
 8004ec6:	f893 3ad0 	ldrb.w	r3, [r3, #2768]	; 0xad0
 8004eca:	2100      	movs	r1, #0
 8004ecc:	2000      	movs	r0, #0
 8004ece:	eef0 0a47 	vmov.f32	s1, s14
 8004ed2:	eeb0 0a67 	vmov.f32	s0, s15
 8004ed6:	f002 f97b 	bl	80071d0 <set_motor_can_volt>
	}
	else{
		motor_data[pitch_id].tx_data = 0;
		motor_data[yaw_id].tx_data = 0;
	}
}
 8004eda:	e047      	b.n	8004f6c <gimbal_cmd_exec+0xc8>
	else if(mode == SINGLE_LOOP_PID_CONTROL){ // only spd control
 8004edc:	78fb      	ldrb	r3, [r7, #3]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d13c      	bne.n	8004f5c <gimbal_cmd_exec+0xb8>
		motor_data[pitch_id].tx_data = pid_single_loop_control(gbal->pitch_tar_spd,
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	f9b3 305a 	ldrsh.w	r3, [r3, #90]	; 0x5a
 8004ee8:	ee07 3a90 	vmov	s15, r3
 8004eec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
														motor_data[pitch_id].motor_feedback.rx_rpm);
 8004ef0:	4b21      	ldr	r3, [pc, #132]	; (8004f78 <gimbal_cmd_exec+0xd4>)
 8004ef2:	f9b3 336e 	ldrsh.w	r3, [r3, #878]	; 0x36e
		motor_data[pitch_id].tx_data = pid_single_loop_control(gbal->pitch_tar_spd,
 8004ef6:	ee07 3a10 	vmov	s14, r3
 8004efa:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004efe:	eef0 0a47 	vmov.f32	s1, s14
 8004f02:	481e      	ldr	r0, [pc, #120]	; (8004f7c <gimbal_cmd_exec+0xd8>)
 8004f04:	eeb0 0a67 	vmov.f32	s0, s15
 8004f08:	f7fd ff30 	bl	8002d6c <pid_single_loop_control>
 8004f0c:	eef0 7a40 	vmov.f32	s15, s0
 8004f10:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004f14:	ee17 2a90 	vmov	r2, s15
 8004f18:	4b17      	ldr	r3, [pc, #92]	; (8004f78 <gimbal_cmd_exec+0xd4>)
 8004f1a:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
		motor_data[yaw_id].tx_data = pid_single_loop_control(gbal->yaw_tar_spd,
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	; 0x58
 8004f24:	ee07 3a90 	vmov	s15, r3
 8004f28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
														motor_data[yaw_id].motor_feedback.rx_rpm);
 8004f2c:	4b12      	ldr	r3, [pc, #72]	; (8004f78 <gimbal_cmd_exec+0xd4>)
 8004f2e:	f9b3 32da 	ldrsh.w	r3, [r3, #730]	; 0x2da
		motor_data[yaw_id].tx_data = pid_single_loop_control(gbal->yaw_tar_spd,
 8004f32:	ee07 3a10 	vmov	s14, r3
 8004f36:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004f3a:	eef0 0a47 	vmov.f32	s1, s14
 8004f3e:	4810      	ldr	r0, [pc, #64]	; (8004f80 <gimbal_cmd_exec+0xdc>)
 8004f40:	eeb0 0a67 	vmov.f32	s0, s15
 8004f44:	f7fd ff12 	bl	8002d6c <pid_single_loop_control>
 8004f48:	eef0 7a40 	vmov.f32	s15, s0
 8004f4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004f50:	ee17 2a90 	vmov	r2, s15
 8004f54:	4b08      	ldr	r3, [pc, #32]	; (8004f78 <gimbal_cmd_exec+0xd4>)
 8004f56:	f8c3 22e0 	str.w	r2, [r3, #736]	; 0x2e0
}
 8004f5a:	e007      	b.n	8004f6c <gimbal_cmd_exec+0xc8>
		motor_data[pitch_id].tx_data = 0;
 8004f5c:	4b06      	ldr	r3, [pc, #24]	; (8004f78 <gimbal_cmd_exec+0xd4>)
 8004f5e:	2200      	movs	r2, #0
 8004f60:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
		motor_data[yaw_id].tx_data = 0;
 8004f64:	4b04      	ldr	r3, [pc, #16]	; (8004f78 <gimbal_cmd_exec+0xd4>)
 8004f66:	2200      	movs	r2, #0
 8004f68:	f8c3 22e0 	str.w	r2, [r3, #736]	; 0x2e0
}
 8004f6c:	bf00      	nop
 8004f6e:	3708      	adds	r7, #8
 8004f70:	46bd      	mov	sp, r7
 8004f72:	bd80      	pop	{r7, pc}
 8004f74:	20004740 	.word	0x20004740
 8004f78:	20005218 	.word	0x20005218
 8004f7c:	2000553c 	.word	0x2000553c
 8004f80:	200054a8 	.word	0x200054a8
 8004f84:	00000000 	.word	0x00000000

08004f88 <Shoot_Task_Func>:
int16_t shoot_counter= 0;
extern TIM_HandleTypeDef htim1;

//FIXME: Once we have referee system, we can limit the motor power
void Shoot_Task_Func(void const * argument)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b084      	sub	sp, #16
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  shoot_task_init(&shoot);
 8004f90:	484f      	ldr	r0, [pc, #316]	; (80050d0 <Shoot_Task_Func+0x148>)
 8004f92:	f000 f8a7 	bl	80050e4 <shoot_task_init>

  /* set task exec period */
  TickType_t xLastWakeTime;
  const TickType_t xFrequency = pdMS_TO_TICKS(1); // task exec period 10ms
 8004f96:	2301      	movs	r3, #1
 8004f98:	60fb      	str	r3, [r7, #12]

  /* init the task ticks */
  xLastWakeTime = xTaskGetTickCount();
 8004f9a:	f00c fc05 	bl	80117a8 <xTaskGetTickCount>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	60bb      	str	r3, [r7, #8]
  for(;;)
  {

	  //FIXME: rc debug needed
//	  if(gimbal.gimbal_mode == DEBUG_MODE)
	  shoot_mode_rc_selection(&shoot, &rc);
 8004fa2:	494c      	ldr	r1, [pc, #304]	; (80050d4 <Shoot_Task_Func+0x14c>)
 8004fa4:	484a      	ldr	r0, [pc, #296]	; (80050d0 <Shoot_Task_Func+0x148>)
 8004fa6:	f000 fb71 	bl	800568c <shoot_mode_rc_selection>

	  /* select lid status */
	  shoot_lid_status_selection(&shoot, &rc);
 8004faa:	494a      	ldr	r1, [pc, #296]	; (80050d4 <Shoot_Task_Func+0x14c>)
 8004fac:	4848      	ldr	r0, [pc, #288]	; (80050d0 <Shoot_Task_Func+0x148>)
 8004fae:	f000 fbba 	bl	8005726 <shoot_lid_status_selection>

	  /* get feedback of the magazine motor */
	  shoot_mag_get_rel_angle(&shoot);
 8004fb2:	4847      	ldr	r0, [pc, #284]	; (80050d0 <Shoot_Task_Func+0x148>)
 8004fb4:	f000 fac0 	bl	8005538 <shoot_mag_get_rel_angle>

	  /* check the magazine status */
	  shoot_detect_mag_status(&shoot);
 8004fb8:	4845      	ldr	r0, [pc, #276]	; (80050d0 <Shoot_Task_Func+0x148>)
 8004fba:	f000 fbd5 	bl	8005768 <shoot_detect_mag_status>

	 /* determine if open lid */
	 if(shoot.lid_status == OPEN){//if sentry, delete this function
 8004fbe:	4b44      	ldr	r3, [pc, #272]	; (80050d0 <Shoot_Task_Func+0x148>)
 8004fc0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	d103      	bne.n	8004fd0 <Shoot_Task_Func+0x48>
		set_servo_value(SERVO_PWM_OPEN_LID);
 8004fc8:	2050      	movs	r0, #80	; 0x50
 8004fca:	f000 f9cd 	bl	8005368 <set_servo_value>
 8004fce:	e007      	b.n	8004fe0 <Shoot_Task_Func+0x58>
	 }
	 else if(shoot.lid_status == CLOSE){
 8004fd0:	4b3f      	ldr	r3, [pc, #252]	; (80050d0 <Shoot_Task_Func+0x148>)
 8004fd2:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004fd6:	2b02      	cmp	r3, #2
 8004fd8:	d102      	bne.n	8004fe0 <Shoot_Task_Func+0x58>
		set_servo_value(SERVO_PWM_CLOSE_LID);
 8004fda:	20f5      	movs	r0, #245	; 0xf5
 8004fdc:	f000 f9c4 	bl	8005368 <set_servo_value>
	 }

	 /* formal shoot task functions begins */
	 if(shoot.shoot_act_mode == SHOOT_CEASE){
 8004fe0:	4b3b      	ldr	r3, [pc, #236]	; (80050d0 <Shoot_Task_Func+0x148>)
 8004fe2:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8004fe6:	2b03      	cmp	r3, #3
 8004fe8:	d106      	bne.n	8004ff8 <Shoot_Task_Func+0x70>
		shoot.mag_turns_counter = 0;//clear magazine turns
 8004fea:	4b39      	ldr	r3, [pc, #228]	; (80050d0 <Shoot_Task_Func+0x148>)
 8004fec:	2200      	movs	r2, #0
 8004fee:	615a      	str	r2, [r3, #20]
		shoot_stop(&shoot);
 8004ff0:	4837      	ldr	r0, [pc, #220]	; (80050d0 <Shoot_Task_Func+0x148>)
 8004ff2:	f000 f9cb 	bl	800538c <shoot_stop>
 8004ff6:	e05d      	b.n	80050b4 <Shoot_Task_Func+0x12c>
//	  		buzzer_stop();
	 }
	 else if(shoot.shoot_act_mode == SHOOT_RESERVE){
 8004ff8:	4b35      	ldr	r3, [pc, #212]	; (80050d0 <Shoot_Task_Func+0x148>)
 8004ffa:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8004ffe:	2b02      	cmp	r3, #2
 8005000:	d128      	bne.n	8005054 <Shoot_Task_Func+0xcc>
		  /* reserve the magazine motor for a while */
		  //FIXME: didn't consider if the reserve spin also stuck
		  shoot_reserve_flag = 1;
 8005002:	4b35      	ldr	r3, [pc, #212]	; (80050d8 <Shoot_Task_Func+0x150>)
 8005004:	2201      	movs	r2, #1
 8005006:	701a      	strb	r2, [r3, #0]
		  while(shoot_reserve_counter<20){//20*100ms = 2s
 8005008:	e019      	b.n	800503e <Shoot_Task_Func+0xb6>
			  set_mag_motor_angle(&shoot, shoot.mag_cur_angle - 0.3*PI);
 800500a:	4b31      	ldr	r3, [pc, #196]	; (80050d0 <Shoot_Task_Func+0x148>)
 800500c:	edd3 7a02 	vldr	s15, [r3, #8]
 8005010:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80050dc <Shoot_Task_Func+0x154>
 8005014:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005018:	eeb0 0a67 	vmov.f32	s0, s15
 800501c:	482c      	ldr	r0, [pc, #176]	; (80050d0 <Shoot_Task_Func+0x148>)
 800501e:	f000 f977 	bl	8005310 <set_mag_motor_angle>
#ifndef USE_CAN_FRIC
			  set_fric_motor_speed(&shoot, LEVEL_ONE_PWM);
#else
			  set_fric_motor_current(&shoot, LEVEL_ONE_CAN_SPD);
 8005022:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8005026:	482a      	ldr	r0, [pc, #168]	; (80050d0 <Shoot_Task_Func+0x148>)
 8005028:	f000 f98d 	bl	8005346 <set_fric_motor_current>
#endif
			  shoot_execute(&shoot);
 800502c:	4828      	ldr	r0, [pc, #160]	; (80050d0 <Shoot_Task_Func+0x148>)
 800502e:	f000 fa0d 	bl	800544c <shoot_execute>
			  vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005032:	f107 0308 	add.w	r3, r7, #8
 8005036:	68f9      	ldr	r1, [r7, #12]
 8005038:	4618      	mov	r0, r3
 800503a:	f00c f9f9 	bl	8011430 <vTaskDelayUntil>
		  while(shoot_reserve_counter<20){//20*100ms = 2s
 800503e:	4b28      	ldr	r3, [pc, #160]	; (80050e0 <Shoot_Task_Func+0x158>)
 8005040:	781b      	ldrb	r3, [r3, #0]
 8005042:	2b13      	cmp	r3, #19
 8005044:	d9e1      	bls.n	800500a <Shoot_Task_Func+0x82>
		  }
		  /* reset timer13 flag and counter */
		  shoot_reserve_flag = 0;
 8005046:	4b24      	ldr	r3, [pc, #144]	; (80050d8 <Shoot_Task_Func+0x150>)
 8005048:	2200      	movs	r2, #0
 800504a:	701a      	strb	r2, [r3, #0]
		  shoot_reserve_counter = 0;
 800504c:	4b24      	ldr	r3, [pc, #144]	; (80050e0 <Shoot_Task_Func+0x158>)
 800504e:	2200      	movs	r2, #0
 8005050:	701a      	strb	r2, [r3, #0]
 8005052:	e02f      	b.n	80050b4 <Shoot_Task_Func+0x12c>
	  }
	  else if(shoot.shoot_act_mode == SHOOT_ONCE){
 8005054:	4b1e      	ldr	r3, [pc, #120]	; (80050d0 <Shoot_Task_Func+0x148>)
 8005056:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 800505a:	2b00      	cmp	r3, #0
 800505c:	d10a      	bne.n	8005074 <Shoot_Task_Func+0xec>
		 /* need referee system to determine shooting spd */
		  set_mag_motor_angle(&shoot, 0.3*PI);
 800505e:	ed9f 0a1f 	vldr	s0, [pc, #124]	; 80050dc <Shoot_Task_Func+0x154>
 8005062:	481b      	ldr	r0, [pc, #108]	; (80050d0 <Shoot_Task_Func+0x148>)
 8005064:	f000 f954 	bl	8005310 <set_mag_motor_angle>
#ifndef USE_CAN_FRIC
		  set_fric_motor_speed(&shoot, LEVEL_ONE_PWM);
#else
		  set_fric_motor_current(&shoot, LEVEL_ONE_CAN_SPD);
 8005068:	f640 31b8 	movw	r1, #3000	; 0xbb8
 800506c:	4818      	ldr	r0, [pc, #96]	; (80050d0 <Shoot_Task_Func+0x148>)
 800506e:	f000 f96a 	bl	8005346 <set_fric_motor_current>
 8005072:	e01f      	b.n	80050b4 <Shoot_Task_Func+0x12c>
#endif
	  }
	  else if(shoot.shoot_act_mode == SHOOT_CONT){
 8005074:	4b16      	ldr	r3, [pc, #88]	; (80050d0 <Shoot_Task_Func+0x148>)
 8005076:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 800507a:	2b01      	cmp	r3, #1
 800507c:	d11a      	bne.n	80050b4 <Shoot_Task_Func+0x12c>
			  /* auto aimming engage */
			  /* Well I guess we don't need this any more since we should control the shooting
			   * at any time during competition due to shooting heat */
		  }
		  /* FIXME need referee system to determine shooting spd */
		  set_mag_motor_angle(&shoot, shoot.mag_cur_angle + SHOOT_CONT_MAG_SPEED);//keep spinning
 800507e:	4b14      	ldr	r3, [pc, #80]	; (80050d0 <Shoot_Task_Func+0x148>)
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	4618      	mov	r0, r3
 8005084:	f7fb fa60 	bl	8000548 <__aeabi_f2d>
 8005088:	a30f      	add	r3, pc, #60	; (adr r3, 80050c8 <Shoot_Task_Func+0x140>)
 800508a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800508e:	f7fb f8fd 	bl	800028c <__adddf3>
 8005092:	4602      	mov	r2, r0
 8005094:	460b      	mov	r3, r1
 8005096:	4610      	mov	r0, r2
 8005098:	4619      	mov	r1, r3
 800509a:	f7fb fd85 	bl	8000ba8 <__aeabi_d2f>
 800509e:	4603      	mov	r3, r0
 80050a0:	ee00 3a10 	vmov	s0, r3
 80050a4:	480a      	ldr	r0, [pc, #40]	; (80050d0 <Shoot_Task_Func+0x148>)
 80050a6:	f000 f933 	bl	8005310 <set_mag_motor_angle>
#ifndef USE_CAN_FRIC
		  set_fric_motor_speed(&shoot, LEVEL_ONE_PWM);
#else
		  set_fric_motor_current(&shoot, LEVEL_ONE_CAN_SPD);
 80050aa:	f640 31b8 	movw	r1, #3000	; 0xbb8
 80050ae:	4808      	ldr	r0, [pc, #32]	; (80050d0 <Shoot_Task_Func+0x148>)
 80050b0:	f000 f949 	bl	8005346 <set_fric_motor_current>
#endif
	  }
	  shoot_execute(&shoot);
 80050b4:	4806      	ldr	r0, [pc, #24]	; (80050d0 <Shoot_Task_Func+0x148>)
 80050b6:	f000 f9c9 	bl	800544c <shoot_execute>

	  /* delay until wake time */
	  vTaskDelayUntil(&xLastWakeTime, xFrequency);
 80050ba:	f107 0308 	add.w	r3, r7, #8
 80050be:	68f9      	ldr	r1, [r7, #12]
 80050c0:	4618      	mov	r0, r3
 80050c2:	f00c f9b5 	bl	8011430 <vTaskDelayUntil>
	  shoot_mode_rc_selection(&shoot, &rc);
 80050c6:	e76c      	b.n	8004fa2 <Shoot_Task_Func+0x1a>
 80050c8:	90000000 	.word	0x90000000
 80050cc:	400197c9 	.word	0x400197c9
 80050d0:	2000d500 	.word	0x2000d500
 80050d4:	2000d578 	.word	0x2000d578
 80050d8:	20000780 	.word	0x20000780
 80050dc:	3f71463a 	.word	0x3f71463a
 80050e0:	20000781 	.word	0x20000781

080050e4 <shoot_task_init>:
/**
  * @brief     shoot task initialization
  * @param[in] shoot main struct
  * @retval    None
  */
void shoot_task_init(Shoot_t *sht){
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b082      	sub	sp, #8
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
	/* init pid of magazine motor */
	// Note this is only for 2006, the pid params need to fine tune with the actual payload
	motor_init(mag_2006_id, max_out_angle_mag_2006,  max_I_out_angle_mag_2006, max_err_angle_mag_2006, //angular loop
 80050ec:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 80050f0:	eddf 4a27 	vldr	s9, [pc, #156]	; 8005190 <shoot_task_init+0xac>
 80050f4:	ed9f 4a27 	vldr	s8, [pc, #156]	; 8005194 <shoot_task_init+0xb0>
 80050f8:	eef0 3a08 	vmov.f32	s7, #8	; 0x40400000  3.0
 80050fc:	ed9f 3a26 	vldr	s6, [pc, #152]	; 8005198 <shoot_task_init+0xb4>
 8005100:	eddf 2a26 	vldr	s5, [pc, #152]	; 800519c <shoot_task_init+0xb8>
 8005104:	f242 720f 	movw	r2, #9999	; 0x270f
 8005108:	ed9f 2a21 	vldr	s4, [pc, #132]	; 8005190 <shoot_task_init+0xac>
 800510c:	eddf 1a20 	vldr	s3, [pc, #128]	; 8005190 <shoot_task_init+0xac>
 8005110:	ed9f 1a23 	vldr	s2, [pc, #140]	; 80051a0 <shoot_task_init+0xbc>
 8005114:	eddf 0a23 	vldr	s1, [pc, #140]	; 80051a4 <shoot_task_init+0xc0>
 8005118:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 8005190 <shoot_task_init+0xac>
 800511c:	f241 3188 	movw	r1, #5000	; 0x1388
 8005120:	2006      	movs	r0, #6
 8005122:	f001 fff7 	bl	8007114 <motor_init>
//							max_out_spd_mag_3508, max_I_out_spd_mag_3508, max_err_spd_mag_3508, //spd loop
//								kp_spd_mag_3508, ki_spd_mag_3508, kd_spd_mag_3508,
//							kf_spd_mag_3508);//spd ff gain

	/* init friction motors */
	shoot_firc_init(&shoot);
 8005126:	4820      	ldr	r0, [pc, #128]	; (80051a8 <shoot_task_init+0xc4>)
 8005128:	f000 f846 	bl	80051b8 <shoot_firc_init>
#ifndef USE_CAN_FRIC
	ramp_init(&shoot.fric_left_ramp, (LEVEL_ONE_PWM-MIN_PWM_ON_TIME));
	ramp_init(&shoot.fric_right_ramp, (LEVEL_ONE_PWM-MIN_PWM_ON_TIME));
#else
	ramp_init(&shoot.fric_left_ramp, FRIC_CAN_RAMP_DELAY);
 800512c:	2114      	movs	r1, #20
 800512e:	481f      	ldr	r0, [pc, #124]	; (80051ac <shoot_task_init+0xc8>)
 8005130:	f7fd fe57 	bl	8002de2 <ramp_init>
	ramp_init(&shoot.fric_right_ramp, FRIC_CAN_RAMP_DELAY);
 8005134:	2114      	movs	r1, #20
 8005136:	481e      	ldr	r0, [pc, #120]	; (80051b0 <shoot_task_init+0xcc>)
 8005138:	f7fd fe53 	bl	8002de2 <ramp_init>
#endif

	/* init servo motor */
	shoot_servo_init();
 800513c:	f000 f8ba 	bl	80052b4 <shoot_servo_init>

	/* init parameters */
	shoot_params_init(sht);
 8005140:	6878      	ldr	r0, [r7, #4]
 8005142:	f000 f883 	bl	800524c <shoot_params_init>

	/* reset feedback value */
	memset(&(sht->mag_fb), 0, sizeof(Motor_Feedback_Data_t));
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	3332      	adds	r3, #50	; 0x32
 800514a:	2208      	movs	r2, #8
 800514c:	2100      	movs	r1, #0
 800514e:	4618      	mov	r0, r3
 8005150:	f00d fc7a 	bl	8012a48 <memset>
	memset(&(sht->left_fric_fb), 0, sizeof(Motor_Feedback_Data_t));
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	333a      	adds	r3, #58	; 0x3a
 8005158:	2208      	movs	r2, #8
 800515a:	2100      	movs	r1, #0
 800515c:	4618      	mov	r0, r3
 800515e:	f00d fc73 	bl	8012a48 <memset>
	memset(&(sht->right_fric_fb), 0, sizeof(Motor_Feedback_Data_t));
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	3342      	adds	r3, #66	; 0x42
 8005166:	2208      	movs	r2, #8
 8005168:	2100      	movs	r1, #0
 800516a:	4618      	mov	r0, r3
 800516c:	f00d fc6c 	bl	8012a48 <memset>

	/* set shoot mode */
	set_shoot_mode(sht, SHOOT_CEASE);
 8005170:	2103      	movs	r1, #3
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f000 f8ac 	bl	80052d0 <set_shoot_mode>
	set_lid_status(sht, STOP);
 8005178:	2100      	movs	r1, #0
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f000 f8b8 	bl	80052f0 <set_lid_status>

	/* set comm packs init target number */
	vision_message.message.vision.target_num = 0;
 8005180:	4b0c      	ldr	r3, [pc, #48]	; (80051b4 <shoot_task_init+0xd0>)
 8005182:	2200      	movs	r2, #0
 8005184:	615a      	str	r2, [r3, #20]
}
 8005186:	bf00      	nop
 8005188:	3708      	adds	r7, #8
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
 800518e:	bf00      	nop
 8005190:	00000000 	.word	0x00000000
 8005194:	3c23d70a 	.word	0x3c23d70a
 8005198:	459c4000 	.word	0x459c4000
 800519c:	43fa0000 	.word	0x43fa0000
 80051a0:	447a0000 	.word	0x447a0000
 80051a4:	426ec2d4 	.word	0x426ec2d4
 80051a8:	2000d500 	.word	0x2000d500
 80051ac:	2000d54c 	.word	0x2000d54c
 80051b0:	2000d560 	.word	0x2000d560
 80051b4:	2000023c 	.word	0x2000023c

080051b8 <shoot_firc_init>:
/**
  * @brief     friction wheel motor init, depends on motors type
  * @param[in] None
  * @retval    None
  */
void shoot_firc_init(Shoot_t *sht){
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b082      	sub	sp, #8
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, MIN_PWM_ON_TIME);
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, MIN_PWM_ON_TIME);
	osDelay(3000);
#else
	/* the pid params need to fine tune with the actual payload */
	motor_init(fric_left_id, max_out_spd_fric,  max_I_out_spd_fric, max_err_spd_fric, kp_spd_fric, ki_spd_fric, kd_spd_fric,
 80051c0:	ed9f 5a1f 	vldr	s10, [pc, #124]	; 8005240 <shoot_firc_init+0x88>
 80051c4:	eddf 4a1e 	vldr	s9, [pc, #120]	; 8005240 <shoot_firc_init+0x88>
 80051c8:	ed9f 4a1d 	vldr	s8, [pc, #116]	; 8005240 <shoot_firc_init+0x88>
 80051cc:	eddf 3a1c 	vldr	s7, [pc, #112]	; 8005240 <shoot_firc_init+0x88>
 80051d0:	ed9f 3a1b 	vldr	s6, [pc, #108]	; 8005240 <shoot_firc_init+0x88>
 80051d4:	eddf 2a1a 	vldr	s5, [pc, #104]	; 8005240 <shoot_firc_init+0x88>
 80051d8:	2200      	movs	r2, #0
 80051da:	eeb6 2a00 	vmov.f32	s4, #96	; 0x3f000000  0.5
 80051de:	eef6 1a00 	vmov.f32	s3, #96	; 0x3f000000  0.5
 80051e2:	eeb2 1a04 	vmov.f32	s2, #36	; 0x41200000  10.0
 80051e6:	eddf 0a17 	vldr	s1, [pc, #92]	; 8005244 <shoot_firc_init+0x8c>
 80051ea:	ed9f 0a17 	vldr	s0, [pc, #92]	; 8005248 <shoot_firc_init+0x90>
 80051ee:	f242 7110 	movw	r1, #10000	; 0x2710
 80051f2:	2000      	movs	r0, #0
 80051f4:	f001 ff8e 	bl	8007114 <motor_init>
							 0, 0, 0, 0, 0, 0,//no second loop
							 0);//spd ff gain
	motor_init(fric_right_id, max_out_spd_fric,  max_I_out_spd_fric, max_err_spd_fric, kp_spd_fric, ki_spd_fric, kd_spd_fric,
 80051f8:	ed9f 5a11 	vldr	s10, [pc, #68]	; 8005240 <shoot_firc_init+0x88>
 80051fc:	eddf 4a10 	vldr	s9, [pc, #64]	; 8005240 <shoot_firc_init+0x88>
 8005200:	ed9f 4a0f 	vldr	s8, [pc, #60]	; 8005240 <shoot_firc_init+0x88>
 8005204:	eddf 3a0e 	vldr	s7, [pc, #56]	; 8005240 <shoot_firc_init+0x88>
 8005208:	ed9f 3a0d 	vldr	s6, [pc, #52]	; 8005240 <shoot_firc_init+0x88>
 800520c:	eddf 2a0c 	vldr	s5, [pc, #48]	; 8005240 <shoot_firc_init+0x88>
 8005210:	2200      	movs	r2, #0
 8005212:	eeb6 2a00 	vmov.f32	s4, #96	; 0x3f000000  0.5
 8005216:	eef6 1a00 	vmov.f32	s3, #96	; 0x3f000000  0.5
 800521a:	eeb2 1a04 	vmov.f32	s2, #36	; 0x41200000  10.0
 800521e:	eddf 0a09 	vldr	s1, [pc, #36]	; 8005244 <shoot_firc_init+0x8c>
 8005222:	ed9f 0a09 	vldr	s0, [pc, #36]	; 8005248 <shoot_firc_init+0x90>
 8005226:	f242 7110 	movw	r1, #10000	; 0x2710
 800522a:	2001      	movs	r0, #1
 800522c:	f001 ff72 	bl	8007114 <motor_init>
							 0, 0, 0, 0, 0, 0,//no second loop
							 0);//spd ff gain
	set_fric_motor_current(sht, 0);
 8005230:	2100      	movs	r1, #0
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f000 f887 	bl	8005346 <set_fric_motor_current>
#endif
}
 8005238:	bf00      	nop
 800523a:	3708      	adds	r7, #8
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}
 8005240:	00000000 	.word	0x00000000
 8005244:	459c4000 	.word	0x459c4000
 8005248:	43fa0000 	.word	0x43fa0000

0800524c <shoot_params_init>:

void shoot_params_init(Shoot_t *sht){
 800524c:	b480      	push	{r7}
 800524e:	b083      	sub	sp, #12
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
	sht->mag_cur_angle = 0;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	f04f 0200 	mov.w	r2, #0
 800525a:	609a      	str	r2, [r3, #8]
	sht->mag_tar_angle = 0;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	f04f 0200 	mov.w	r2, #0
 8005262:	605a      	str	r2, [r3, #4]
	sht->mag_pre_ecd_angle = 0;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	f04f 0200 	mov.w	r2, #0
 800526a:	60da      	str	r2, [r3, #12]
	sht->mag_tar_spd   = 0;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	f04f 0200 	mov.w	r2, #0
 8005272:	601a      	str	r2, [r3, #0]
#ifndef USE_CAN_FRIC
	sht->fric_tar_spd = MIN_PWM_ON_TIME;
#else
	sht->fric_can_tar_spd = 0;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2200      	movs	r2, #0
 8005278:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	sht->mag_turns_counter = 0;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2200      	movs	r2, #0
 800527e:	615a      	str	r2, [r3, #20]
	sht->mag_center_offset = 0;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2200      	movs	r2, #0
 8005284:	821a      	strh	r2, [r3, #16]
	sht->prev_angle_reset = 1;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2201      	movs	r2, #1
 800528a:	769a      	strb	r2, [r3, #26]
	sht->fric_engage_flag = 0;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2200      	movs	r2, #0
 8005290:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	sht->fric_left_cur_spd = 0;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2200      	movs	r2, #0
 8005298:	841a      	strh	r2, [r3, #32]
	sht->fric_right_cur_spd = 0;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2200      	movs	r2, #0
 800529e:	845a      	strh	r2, [r3, #34]	; 0x22
	sht->fric_counter = 0;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2200      	movs	r2, #0
 80052a4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80052a6:	bf00      	nop
 80052a8:	370c      	adds	r7, #12
 80052aa:	46bd      	mov	sp, r7
 80052ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b0:	4770      	bx	lr
	...

080052b4 <shoot_servo_init>:

void shoot_servo_init(void){
 80052b4:	b580      	push	{r7, lr}
 80052b6:	af00      	add	r7, sp, #0
	/* Start PWM */
	HAL_TIM_PWM_Start(&htim8,TIM_CHANNEL_2);
 80052b8:	2104      	movs	r1, #4
 80052ba:	4804      	ldr	r0, [pc, #16]	; (80052cc <shoot_servo_init+0x18>)
 80052bc:	f009 fab0 	bl	800e820 <HAL_TIM_PWM_Start>

	/* adjust to zero degree */
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, SERVO_PWM_STOP_LID);
 80052c0:	4b02      	ldr	r3, [pc, #8]	; (80052cc <shoot_servo_init+0x18>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	2232      	movs	r2, #50	; 0x32
 80052c6:	639a      	str	r2, [r3, #56]	; 0x38
}
 80052c8:	bf00      	nop
 80052ca:	bd80      	pop	{r7, pc}
 80052cc:	2000d9e0 	.word	0x2000d9e0

080052d0 <set_shoot_mode>:
  * @brief     set the shoot action mode
  * @param[in] main struct of shoot task
  * @param[in] mode: shoot act mode
  * @retval    None
  */
void set_shoot_mode(Shoot_t *sht, ShootActMode_t mode){
 80052d0:	b480      	push	{r7}
 80052d2:	b083      	sub	sp, #12
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
 80052d8:	460b      	mov	r3, r1
 80052da:	70fb      	strb	r3, [r7, #3]
	sht->shoot_act_mode = mode;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	78fa      	ldrb	r2, [r7, #3]
 80052e0:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
}
 80052e4:	bf00      	nop
 80052e6:	370c      	adds	r7, #12
 80052e8:	46bd      	mov	sp, r7
 80052ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ee:	4770      	bx	lr

080052f0 <set_lid_status>:

void set_lid_status(Shoot_t *sht, ShootLidStatus_t status){
 80052f0:	b480      	push	{r7}
 80052f2:	b083      	sub	sp, #12
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
 80052f8:	460b      	mov	r3, r1
 80052fa:	70fb      	strb	r3, [r7, #3]
	sht->lid_status = status;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	78fa      	ldrb	r2, [r7, #3]
 8005300:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
}
 8005304:	bf00      	nop
 8005306:	370c      	adds	r7, #12
 8005308:	46bd      	mov	sp, r7
 800530a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530e:	4770      	bx	lr

08005310 <set_mag_motor_angle>:
void set_mag_motor_speed(Shoot_t *sht, float spd){
	sht->mag_tar_spd = spd;
}


void set_mag_motor_angle(Shoot_t *sht, float tar_angle){//-pi, pi
 8005310:	b480      	push	{r7}
 8005312:	b083      	sub	sp, #12
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
 8005318:	ed87 0a00 	vstr	s0, [r7]
	if(sht->shoot_act_mode == SHOOT_ONCE){
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8005322:	2b00      	cmp	r3, #0
 8005324:	d103      	bne.n	800532e <set_mag_motor_angle+0x1e>
		/* for once, the input target is a rel angle of current shaft */
		sht->mag_tar_angle = tar_angle;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	683a      	ldr	r2, [r7, #0]
 800532a:	605a      	str	r2, [r3, #4]
	else{
		/* for burst shooting, just set the input target */
		sht->mag_tar_angle = tar_angle; // (-pi, pi)
		sht->mag_turns_counter = 0;
	}
}
 800532c:	e005      	b.n	800533a <set_mag_motor_angle+0x2a>
		sht->mag_tar_angle = tar_angle; // (-pi, pi)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	683a      	ldr	r2, [r7, #0]
 8005332:	605a      	str	r2, [r3, #4]
		sht->mag_turns_counter = 0;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2200      	movs	r2, #0
 8005338:	615a      	str	r2, [r3, #20]
}
 800533a:	bf00      	nop
 800533c:	370c      	adds	r7, #12
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr

08005346 <set_fric_motor_current>:

void set_fric_motor_speed(Shoot_t *sht, int16_t spd){
	sht->fric_tar_spd = spd;
}

void set_fric_motor_current(Shoot_t *sht, int16_t spd){
 8005346:	b480      	push	{r7}
 8005348:	b083      	sub	sp, #12
 800534a:	af00      	add	r7, sp, #0
 800534c:	6078      	str	r0, [r7, #4]
 800534e:	460b      	mov	r3, r1
 8005350:	807b      	strh	r3, [r7, #2]
	sht->fric_can_tar_spd = spd;
 8005352:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	625a      	str	r2, [r3, #36]	; 0x24
}
 800535a:	bf00      	nop
 800535c:	370c      	adds	r7, #12
 800535e:	46bd      	mov	sp, r7
 8005360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005364:	4770      	bx	lr
	...

08005368 <set_servo_value>:

void set_servo_value(uint16_t pwm_value){
 8005368:	b480      	push	{r7}
 800536a:	b083      	sub	sp, #12
 800536c:	af00      	add	r7, sp, #0
 800536e:	4603      	mov	r3, r0
 8005370:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, pwm_value);
 8005372:	4b05      	ldr	r3, [pc, #20]	; (8005388 <set_servo_value+0x20>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	88fa      	ldrh	r2, [r7, #6]
 8005378:	639a      	str	r2, [r3, #56]	; 0x38
}
 800537a:	bf00      	nop
 800537c:	370c      	adds	r7, #12
 800537e:	46bd      	mov	sp, r7
 8005380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005384:	4770      	bx	lr
 8005386:	bf00      	nop
 8005388:	2000d9e0 	.word	0x2000d9e0

0800538c <shoot_stop>:
/**
  * @brief     shoot cease fire
  * @param[in] shoot main struct
  * @retval    None
  */
void shoot_stop(Shoot_t *sht){
 800538c:	b580      	push	{r7, lr}
 800538e:	b082      	sub	sp, #8
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]

	/* stop magazine motor first */
	set_mag_motor_angle(sht, 0);
 8005394:	ed9f 0a11 	vldr	s0, [pc, #68]	; 80053dc <shoot_stop+0x50>
 8005398:	6878      	ldr	r0, [r7, #4]
 800539a:	f7ff ffb9 	bl	8005310 <set_mag_motor_angle>
	sht->mag_cur_angle = 0;//ensure the err is 0
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	f04f 0200 	mov.w	r2, #0
 80053a4:	609a      	str	r2, [r3, #8]
	sht->fric_right_ramp.count = 0;
	sht->fric_engage_flag = 0;
	sht->fric_left_cur_spd = 0;
	sht->fric_right_cur_spd = 0;
#else
	set_fric_motor_current(sht, 0);
 80053a6:	2100      	movs	r1, #0
 80053a8:	6878      	ldr	r0, [r7, #4]
 80053aa:	f7ff ffcc 	bl	8005346 <set_fric_motor_current>
	sht->fric_engage_flag = 0;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	sht->fric_left_ramp.count = 0;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2200      	movs	r2, #0
 80053ba:	64da      	str	r2, [r3, #76]	; 0x4c
	sht->fric_right_ramp.count = 0;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2200      	movs	r2, #0
 80053c0:	661a      	str	r2, [r3, #96]	; 0x60
	sht->fric_left_cur_spd = 0;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2200      	movs	r2, #0
 80053c6:	841a      	strh	r2, [r3, #32]
	sht->fric_right_cur_spd = 0;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2200      	movs	r2, #0
 80053cc:	845a      	strh	r2, [r3, #34]	; 0x22
	sht->fric_counter = 0;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2200      	movs	r2, #0
 80053d2:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
}
 80053d4:	bf00      	nop
 80053d6:	3708      	adds	r7, #8
 80053d8:	46bd      	mov	sp, r7
 80053da:	bd80      	pop	{r7, pc}
 80053dc:	00000000 	.word	0x00000000

080053e0 <shoot_fric_can_engagement>:
  * @brief     friction engage functions, for can-based motor
  * @param[in] shoot main struct
  * @param[in] target can torque current -> rpm / speed
  * @retval    None
  */
void shoot_fric_can_engagement(Shoot_t *sht, uint16_t target_can){
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b084      	sub	sp, #16
 80053e4:	af02      	add	r7, sp, #8
 80053e6:	6078      	str	r0, [r7, #4]
 80053e8:	460b      	mov	r3, r1
 80053ea:	807b      	strh	r3, [r7, #2]
	/* obtain motor feedback for determining the current rpm */
	shoot_fric_get_feedback(sht);
 80053ec:	6878      	ldr	r0, [r7, #4]
 80053ee:	f000 f877 	bl	80054e0 <shoot_fric_get_feedback>
	sht->fric_left_cur_spd = sht->left_fric_fb.rx_rpm;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80053f8:	b29a      	uxth	r2, r3
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	841a      	strh	r2, [r3, #32]
	sht->fric_right_cur_spd = sht->right_fric_fb.rx_rpm;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 8005404:	b29a      	uxth	r2, r3
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	845a      	strh	r2, [r3, #34]	; 0x22

	if(sht->fric_engage_flag == 0){
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005410:	2b00      	cmp	r3, #0
 8005412:	d108      	bne.n	8005426 <shoot_fric_can_engagement+0x46>
		/* engage fric wheel using ramp funcion */
//		  sht->fric_can_tar_spd  = ramp_calculate(&shoot.fric_left_ramp)  * target_can;
//		  sht->fric_can_tar_spd  = ramp_calculate(&shoot.fric_right_ramp) * target_can;
		/* engage fric wheel without ramp funcion */
		  sht->fric_can_tar_spd = target_can;
 8005414:	887a      	ldrh	r2, [r7, #2]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	625a      	str	r2, [r3, #36]	; 0x24
		  sht->fric_counter++; // delay counter, when counter reaches given value then engage mag
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800541e:	1c5a      	adds	r2, r3, #1
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	62da      	str	r2, [r3, #44]	; 0x2c
 8005424:	e002      	b.n	800542c <shoot_fric_can_engagement+0x4c>
		  	  	  	  	  	   // delay time = fric_counter * ABStaskdelay
		}
	else{
		sht->fric_can_tar_spd = target_can;
 8005426:	887a      	ldrh	r2, [r7, #2]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	/* update send value of CAN */
	set_motor_can_current(-sht->fric_can_tar_spd, // left  fric
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005430:	4258      	negs	r0, r3
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005436:	2300      	movs	r3, #0
 8005438:	9300      	str	r3, [sp, #0]
 800543a:	2300      	movs	r3, #0
 800543c:	2200      	movs	r2, #0
 800543e:	f001 fffb 	bl	8007438 <set_motor_can_current>
						  sht->fric_can_tar_spd,// right fric
						  0,
						  0,
						  SINGLE_LOOP_PID_CONTROL);

}
 8005442:	bf00      	nop
 8005444:	3708      	adds	r7, #8
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}
	...

0800544c <shoot_execute>:
  * @brief     shoot main execute function
  * 			call this to engage fire process
  * @param[in] shoot main struct
  * @retval    None
  */
void shoot_execute(Shoot_t *sht){
 800544c:	b580      	push	{r7, lr}
 800544e:	b084      	sub	sp, #16
 8005450:	af02      	add	r7, sp, #8
 8005452:	6078      	str	r0, [r7, #4]
	}
    else
    	shoot_fric_pwm_engagement(sht, sht->fric_tar_spd);
#else
	/* try single loop first, not considering single shoot using angle loop */
	if(sht->shoot_act_mode == SHOOT_CEASE || sht->shoot_act_mode == SHOOT_RESERVE){
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 800545a:	2b03      	cmp	r3, #3
 800545c:	d004      	beq.n	8005468 <shoot_execute+0x1c>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8005464:	2b02      	cmp	r3, #2
 8005466:	d10b      	bne.n	8005480 <shoot_execute+0x34>
		set_motor_can_current(sht->fric_can_tar_spd, // left  fric
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6a58      	ldr	r0, [r3, #36]	; 0x24
							  -sht->fric_can_tar_spd,// right fric
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
		set_motor_can_current(sht->fric_can_tar_spd, // left  fric
 8005470:	4259      	negs	r1, r3
 8005472:	2300      	movs	r3, #0
 8005474:	9300      	str	r3, [sp, #0]
 8005476:	2300      	movs	r3, #0
 8005478:	2200      	movs	r2, #0
 800547a:	f001 ffdd 	bl	8007438 <set_motor_can_current>
 800547e:	e013      	b.n	80054a8 <shoot_execute+0x5c>
							  0,
							  0,
							  SINGLE_LOOP_PID_CONTROL);
	}else{
		shoot_fric_can_engagement(sht, sht->fric_can_tar_spd);//
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005484:	b29b      	uxth	r3, r3
 8005486:	4619      	mov	r1, r3
 8005488:	6878      	ldr	r0, [r7, #4]
 800548a:	f7ff ffa9 	bl	80053e0 <shoot_fric_can_engagement>
		if(sht->fric_engage_flag == 0 && sht->fric_counter >=FRIC_CAN_RAMP_DELAY){
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005494:	2b00      	cmp	r3, #0
 8005496:	d107      	bne.n	80054a8 <shoot_execute+0x5c>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800549c:	2b13      	cmp	r3, #19
 800549e:	d903      	bls.n	80054a8 <shoot_execute+0x5c>
//			osDelay(500);
			sht->fric_engage_flag = 1;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2201      	movs	r2, #1
 80054a4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
	}
#endif
	/* activate magazine later */
	if(sht->shoot_act_mode == SHOOT_CEASE || sht->shoot_act_mode == SHOOT_RESERVE)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 80054ae:	2b03      	cmp	r3, #3
 80054b0:	d004      	beq.n	80054bc <shoot_execute+0x70>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 80054b8:	2b02      	cmp	r3, #2
 80054ba:	d103      	bne.n	80054c4 <shoot_execute+0x78>
		shoot_mag_dual_loop_control(&shoot);
 80054bc:	4807      	ldr	r0, [pc, #28]	; (80054dc <shoot_execute+0x90>)
 80054be:	f000 f8b7 	bl	8005630 <shoot_mag_dual_loop_control>
	else if(sht->fric_engage_flag == 1) // frictions are engaged
		shoot_mag_dual_loop_control(&shoot);
}
 80054c2:	e007      	b.n	80054d4 <shoot_execute+0x88>
	else if(sht->fric_engage_flag == 1) // frictions are engaged
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	d102      	bne.n	80054d4 <shoot_execute+0x88>
		shoot_mag_dual_loop_control(&shoot);
 80054ce:	4803      	ldr	r0, [pc, #12]	; (80054dc <shoot_execute+0x90>)
 80054d0:	f000 f8ae 	bl	8005630 <shoot_mag_dual_loop_control>
}
 80054d4:	bf00      	nop
 80054d6:	3708      	adds	r7, #8
 80054d8:	46bd      	mov	sp, r7
 80054da:	bd80      	pop	{r7, pc}
 80054dc:	2000d500 	.word	0x2000d500

080054e0 <shoot_fric_get_feedback>:
/**
  * @brief     shoot mode selection based on
  * @param[in] shoot main struct
  * @retval    None
  */
void shoot_fric_get_feedback(Shoot_t *sht){
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b082      	sub	sp, #8
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
	memcpy(&(sht->left_fric_fb), &motor_data[fric_left_id].motor_feedback, sizeof(Motor_Feedback_Data_t));
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	333a      	adds	r3, #58	; 0x3a
 80054ec:	2208      	movs	r2, #8
 80054ee:	4907      	ldr	r1, [pc, #28]	; (800550c <shoot_fric_get_feedback+0x2c>)
 80054f0:	4618      	mov	r0, r3
 80054f2:	f00d fa9b 	bl	8012a2c <memcpy>
	memcpy(&(sht->right_fric_fb), &motor_data[fric_right_id].motor_feedback, sizeof(Motor_Feedback_Data_t));
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	3342      	adds	r3, #66	; 0x42
 80054fa:	2208      	movs	r2, #8
 80054fc:	4904      	ldr	r1, [pc, #16]	; (8005510 <shoot_fric_get_feedback+0x30>)
 80054fe:	4618      	mov	r0, r3
 8005500:	f00d fa94 	bl	8012a2c <memcpy>

}
 8005504:	bf00      	nop
 8005506:	3708      	adds	r7, #8
 8005508:	46bd      	mov	sp, r7
 800550a:	bd80      	pop	{r7, pc}
 800550c:	200052a0 	.word	0x200052a0
 8005510:	20005334 	.word	0x20005334

08005514 <shoot_mag_get_feedback>:
/**
  * @brief     shoot mode selection based on
  * @param[in] shoot main struct
  * @retval    None
  */
void shoot_mag_get_feedback(Shoot_t *sht){
 8005514:	b580      	push	{r7, lr}
 8005516:	b082      	sub	sp, #8
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
	memcpy(&(sht->mag_fb), &motor_data[mag_2006_id].motor_feedback, sizeof(Motor_Feedback_Data_t));
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	3332      	adds	r3, #50	; 0x32
 8005520:	2208      	movs	r2, #8
 8005522:	4904      	ldr	r1, [pc, #16]	; (8005534 <shoot_mag_get_feedback+0x20>)
 8005524:	4618      	mov	r0, r3
 8005526:	f00d fa81 	bl	8012a2c <memcpy>
}
 800552a:	bf00      	nop
 800552c:	3708      	adds	r7, #8
 800552e:	46bd      	mov	sp, r7
 8005530:	bd80      	pop	{r7, pc}
 8005532:	bf00      	nop
 8005534:	20005618 	.word	0x20005618

08005538 <shoot_mag_get_rel_angle>:

void shoot_mag_get_rel_angle(Shoot_t *sht){
 8005538:	b580      	push	{r7, lr}
 800553a:	b082      	sub	sp, #8
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
	/* get latest feedback of mag motor */
	shoot_mag_get_feedback(sht);
 8005540:	6878      	ldr	r0, [r7, #4]
 8005542:	f7ff ffe7 	bl	8005514 <shoot_mag_get_feedback>
	/* update truns */
	shoot_mag_update_turns(sht, sht->mag_fb.rx_angle, sht->mag_pre_ecd_angle);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	f9b3 1032 	ldrsh.w	r1, [r3, #50]	; 0x32
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	edd3 7a03 	vldr	s15, [r3, #12]
 8005552:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005556:	ee17 3a90 	vmov	r3, s15
 800555a:	b21b      	sxth	r3, r3
 800555c:	461a      	mov	r2, r3
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f000 f83c 	bl	80055dc <shoot_mag_update_turns>
	/* calca current mag angle, range is roughly (0, 2pi)*/
	sht->mag_cur_angle = (sht->mag_turns_counter*2*PI / SHOOT_MAG_GEAR_RATIO) + // the angle the turns has been done
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	695b      	ldr	r3, [r3, #20]
 8005568:	005b      	lsls	r3, r3, #1
 800556a:	ee07 3a90 	vmov	s15, r3
 800556e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005572:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80055d4 <shoot_mag_get_rel_angle+0x9c>
 8005576:	ee67 7a87 	vmul.f32	s15, s15, s14
 800557a:	eef3 6a03 	vmov.f32	s13, #51	; 0x41980000  19.0
 800557e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
						 (sht->mag_fb.rx_angle/8192*(2*PI)/SHOOT_MAG_GEAR_RATIO);// the current rx angle
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 8005588:	2b00      	cmp	r3, #0
 800558a:	da02      	bge.n	8005592 <shoot_mag_get_rel_angle+0x5a>
 800558c:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
 8005590:	331f      	adds	r3, #31
 8005592:	135b      	asrs	r3, r3, #13
 8005594:	b21b      	sxth	r3, r3
 8005596:	ee07 3a90 	vmov	s15, r3
 800559a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800559e:	eddf 6a0e 	vldr	s13, [pc, #56]	; 80055d8 <shoot_mag_get_rel_angle+0xa0>
 80055a2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80055a6:	eeb3 6a03 	vmov.f32	s12, #51	; 0x41980000  19.0
 80055aa:	eec6 7a86 	vdiv.f32	s15, s13, s12
	sht->mag_cur_angle = (sht->mag_turns_counter*2*PI / SHOOT_MAG_GEAR_RATIO) + // the angle the turns has been done
 80055ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	edc3 7a02 	vstr	s15, [r3, #8]
	/* mapped from encoder value to (-pi, pi) */
	sht->mag_pre_ecd_angle = sht->mag_fb.rx_angle;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 80055be:	ee07 3a90 	vmov	s15, r3
 80055c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	edc3 7a03 	vstr	s15, [r3, #12]
	/* update turns */
}
 80055cc:	bf00      	nop
 80055ce:	3708      	adds	r7, #8
 80055d0:	46bd      	mov	sp, r7
 80055d2:	bd80      	pop	{r7, pc}
 80055d4:	40490fdb 	.word	0x40490fdb
 80055d8:	40c90fdb 	.word	0x40c90fdb

080055dc <shoot_mag_update_turns>:
 * @brief     Get latest turns of magazine motor from previous ecd angle.
 * @param[in] raw_ecd: abs yaw ecd angle from feedback
 * @param[in] prev_ecd: the center offset of ecd mode
 * */
int16_t shoot_mag_update_turns(Shoot_t *sht, int16_t raw_ecd, int16_t prev_ecd)
{
 80055dc:	b480      	push	{r7}
 80055de:	b083      	sub	sp, #12
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
 80055e4:	460b      	mov	r3, r1
 80055e6:	807b      	strh	r3, [r7, #2]
 80055e8:	4613      	mov	r3, r2
 80055ea:	803b      	strh	r3, [r7, #0]
	//FiXME: this 4096 value actually depends on sampling time of the fedback
	//		 we now assume that the motor would not spin beyond half a cycle between
	//	     two samples.(depends on the rpm and task ticks, use uart to output)
    if (raw_ecd - prev_ecd < -4096)//fine tuning here
 80055ec:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80055f0:	f9b7 3000 	ldrsh.w	r3, [r7]
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	f513 5f80 	cmn.w	r3, #4096	; 0x1000
 80055fa:	da05      	bge.n	8005608 <shoot_mag_update_turns+0x2c>
    	sht->mag_turns_counter++;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	695b      	ldr	r3, [r3, #20]
 8005600:	1c5a      	adds	r2, r3, #1
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	615a      	str	r2, [r3, #20]
 8005606:	e00c      	b.n	8005622 <shoot_mag_update_turns+0x46>
    else if (raw_ecd - prev_ecd > 4096)
 8005608:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800560c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8005610:	1ad3      	subs	r3, r2, r3
 8005612:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005616:	dd04      	ble.n	8005622 <shoot_mag_update_turns+0x46>
        sht->mag_turns_counter--;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	695b      	ldr	r3, [r3, #20]
 800561c:	1e5a      	subs	r2, r3, #1
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	615a      	str	r2, [r3, #20]
    return 0;
 8005622:	2300      	movs	r3, #0
}
 8005624:	4618      	mov	r0, r3
 8005626:	370c      	adds	r7, #12
 8005628:	46bd      	mov	sp, r7
 800562a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562e:	4770      	bx	lr

08005630 <shoot_mag_dual_loop_control>:
/*
 * @brief     angle/spd dual control of magazine motor
 * @param[in] main shoot struct
 * @param[in] prev_ecd: the center offset of ecd mode
 * */
void shoot_mag_dual_loop_control(Shoot_t *sht){
 8005630:	b580      	push	{r7, lr}
 8005632:	b082      	sub	sp, #8
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
	/* This is only for 2006 motor, used for infantry and sentry */
	motor_data[mag_2006_id].tx_data = pid_dual_loop_control(sht->mag_tar_angle,
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	edd3 7a01 	vldr	s15, [r3, #4]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	ed93 7a02 	vldr	s14, [r3, #8]
												 &(motor_data[mag_2006_id].motor_info.f_pid),
												 &(motor_data[mag_2006_id].motor_info.s_pid),
												 sht->mag_cur_angle,
												 sht->mag_fb.rx_rpm);//pid without ff
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	; 0x34
	motor_data[mag_2006_id].tx_data = pid_dual_loop_control(sht->mag_tar_angle,
 800564a:	ee06 3a90 	vmov	s13, r3
 800564e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8005652:	eeb0 1a66 	vmov.f32	s2, s13
 8005656:	eef0 0a47 	vmov.f32	s1, s14
 800565a:	4909      	ldr	r1, [pc, #36]	; (8005680 <shoot_mag_dual_loop_control+0x50>)
 800565c:	4809      	ldr	r0, [pc, #36]	; (8005684 <shoot_mag_dual_loop_control+0x54>)
 800565e:	eeb0 0a67 	vmov.f32	s0, s15
 8005662:	f7fd fb99 	bl	8002d98 <pid_dual_loop_control>
 8005666:	eef0 7a40 	vmov.f32	s15, s0
 800566a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800566e:	ee17 2a90 	vmov	r2, s15
 8005672:	4b05      	ldr	r3, [pc, #20]	; (8005688 <shoot_mag_dual_loop_control+0x58>)
 8005674:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
//	motor_data[mag_3508_id].tx_data = pid_dual_loop_control(sht->mag_tar_angle,
//												 &(motor_data[mag_3508_id].motor_info.f_pid),
//												 &(motor_data[mag_3508_id].motor_info.s_pid),
//												 sht->mag_cur_angle,
//												 sht->mag_fb.rx_rpm);
}
 8005678:	bf00      	nop
 800567a:	3708      	adds	r7, #8
 800567c:	46bd      	mov	sp, r7
 800567e:	bd80      	pop	{r7, pc}
 8005680:	200055d0 	.word	0x200055d0
 8005684:	20005594 	.word	0x20005594
 8005688:	20005218 	.word	0x20005218

0800568c <shoot_mode_rc_selection>:
  * @brief     shoot mode selection based on input rc switch
  * @param[in] shoot main struct
  * @param[in] rc main struct
  * @retval    None
  */
static void shoot_mode_rc_selection(Shoot_t *sht, RemoteControl_t *rc){
 800568c:	b580      	push	{r7, lr}
 800568e:	b084      	sub	sp, #16
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
 8005694:	6039      	str	r1, [r7, #0]
	ShootActMode_t mode;
	if(rc->control_mode == CTRLER_MODE){
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800569c:	2b00      	cmp	r3, #0
 800569e:	d11a      	bne.n	80056d6 <shoot_mode_rc_selection+0x4a>
		/* always judge cease fire first */
		if(rc->ctrl.s2 == SW_MID || rc->ctrl.s1 == SW_MID || rc->ctrl.s2 == SW_DOWN)
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	7a5b      	ldrb	r3, [r3, #9]
 80056a4:	2b03      	cmp	r3, #3
 80056a6:	d007      	beq.n	80056b8 <shoot_mode_rc_selection+0x2c>
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	7a1b      	ldrb	r3, [r3, #8]
 80056ac:	2b03      	cmp	r3, #3
 80056ae:	d003      	beq.n	80056b8 <shoot_mode_rc_selection+0x2c>
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	7a5b      	ldrb	r3, [r3, #9]
 80056b4:	2b02      	cmp	r3, #2
 80056b6:	d102      	bne.n	80056be <shoot_mode_rc_selection+0x32>
			mode = SHOOT_CEASE;
 80056b8:	2303      	movs	r3, #3
 80056ba:	73fb      	strb	r3, [r7, #15]
 80056bc:	e005      	b.n	80056ca <shoot_mode_rc_selection+0x3e>
		else{
			if(rc->ctrl.s2 == SW_UP){
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	7a5b      	ldrb	r3, [r3, #9]
 80056c2:	2b01      	cmp	r3, #1
 80056c4:	d101      	bne.n	80056ca <shoot_mode_rc_selection+0x3e>
				mode = SHOOT_CONT;//SHOOT_CONT;
 80056c6:	2301      	movs	r3, #1
 80056c8:	73fb      	strb	r3, [r7, #15]
			}
		}
		set_shoot_mode(sht, mode);
 80056ca:	7bfb      	ldrb	r3, [r7, #15]
 80056cc:	4619      	mov	r1, r3
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f7ff fdfe 	bl	80052d0 <set_shoot_mode>
			}

		}
		set_shoot_mode(sht, mode);
	}
}
 80056d4:	e023      	b.n	800571e <shoot_mode_rc_selection+0x92>
	else if(rc->control_mode == PC_MODE){
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 80056dc:	2b01      	cmp	r3, #1
 80056de:	d11e      	bne.n	800571e <shoot_mode_rc_selection+0x92>
		if(rc->pc.mouse.left_click.status == RELEASED){
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	7d1b      	ldrb	r3, [r3, #20]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d105      	bne.n	80056f4 <shoot_mode_rc_selection+0x68>
			mode = SHOOT_CEASE;
 80056e8:	2303      	movs	r3, #3
 80056ea:	73fb      	strb	r3, [r7, #15]
			rc->pc.mouse.left_click.pre_status = RELEASED;
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	2200      	movs	r2, #0
 80056f0:	755a      	strb	r2, [r3, #21]
 80056f2:	e00f      	b.n	8005714 <shoot_mode_rc_selection+0x88>
			if(rc->pc.mouse.left_click.status == PRESSED){
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	7d1b      	ldrb	r3, [r3, #20]
 80056f8:	2b03      	cmp	r3, #3
 80056fa:	d105      	bne.n	8005708 <shoot_mode_rc_selection+0x7c>
				mode = SHOOT_CONT;//SHOOT_CONT;
 80056fc:	2301      	movs	r3, #1
 80056fe:	73fb      	strb	r3, [r7, #15]
				rc->pc.mouse.left_click.pre_status = PRESSED;
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	2203      	movs	r2, #3
 8005704:	755a      	strb	r2, [r3, #21]
 8005706:	e005      	b.n	8005714 <shoot_mode_rc_selection+0x88>
			else if(rc->pc.mouse.left_click.status == RELEASED_TO_PRESS){//check rising edge
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	7d1b      	ldrb	r3, [r3, #20]
 800570c:	2b01      	cmp	r3, #1
 800570e:	d101      	bne.n	8005714 <shoot_mode_rc_selection+0x88>
				mode = SHOOT_ONCE;//SHOOT_CONT;
 8005710:	2300      	movs	r3, #0
 8005712:	73fb      	strb	r3, [r7, #15]
		set_shoot_mode(sht, mode);
 8005714:	7bfb      	ldrb	r3, [r7, #15]
 8005716:	4619      	mov	r1, r3
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	f7ff fdd9 	bl	80052d0 <set_shoot_mode>
}
 800571e:	bf00      	nop
 8005720:	3710      	adds	r7, #16
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}

08005726 <shoot_lid_status_selection>:
  * @brief     determine if we need to open/close lid
  * @param[in] shoot main struct
  * @param[in] rc main struct
  * @retval    None
  */
static void shoot_lid_status_selection(Shoot_t *sht, RemoteControl_t *rc){
 8005726:	b580      	push	{r7, lr}
 8005728:	b082      	sub	sp, #8
 800572a:	af00      	add	r7, sp, #0
 800572c:	6078      	str	r0, [r7, #4]
 800572e:	6039      	str	r1, [r7, #0]
	if(rc->pc.key.C.status == RELEASED_TO_PRESS){
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8005736:	2b01      	cmp	r3, #1
 8005738:	d112      	bne.n	8005760 <shoot_lid_status_selection+0x3a>
		if(sht->lid_status != OPEN){
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005740:	2b01      	cmp	r3, #1
 8005742:	d004      	beq.n	800574e <shoot_lid_status_selection+0x28>
			set_lid_status(sht, OPEN);
 8005744:	2101      	movs	r1, #1
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f7ff fdd2 	bl	80052f0 <set_lid_status>
		}
		else if(sht->lid_status == OPEN){
			set_lid_status(sht, CLOSE);
		}
	}
}
 800574c:	e008      	b.n	8005760 <shoot_lid_status_selection+0x3a>
		else if(sht->lid_status == OPEN){
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005754:	2b01      	cmp	r3, #1
 8005756:	d103      	bne.n	8005760 <shoot_lid_status_selection+0x3a>
			set_lid_status(sht, CLOSE);
 8005758:	2102      	movs	r1, #2
 800575a:	6878      	ldr	r0, [r7, #4]
 800575c:	f7ff fdc8 	bl	80052f0 <set_lid_status>
}
 8005760:	bf00      	nop
 8005762:	3708      	adds	r7, #8
 8005764:	46bd      	mov	sp, r7
 8005766:	bd80      	pop	{r7, pc}

08005768 <shoot_detect_mag_status>:
  * @brief     check if we need to reserve the mag motor
  * @param[in] shoot main struct
  * @param[in] rc main struct
  * @retval    None
  */
void shoot_detect_mag_status(Shoot_t *sht){
 8005768:	b580      	push	{r7, lr}
 800576a:	b082      	sub	sp, #8
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
	if(sht->shoot_act_mode != SHOOT_CEASE){
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8005776:	2b03      	cmp	r3, #3
 8005778:	d02a      	beq.n	80057d0 <shoot_detect_mag_status+0x68>
		/* check if the magazine motor stuck */
		if(abs(sht->mag_fb.rx_rpm)<=10)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	; 0x34
 8005780:	2b00      	cmp	r3, #0
 8005782:	bfb8      	it	lt
 8005784:	425b      	neglt	r3, r3
 8005786:	b29b      	uxth	r3, r3
 8005788:	2b0a      	cmp	r3, #10
 800578a:	d803      	bhi.n	8005794 <shoot_detect_mag_status+0x2c>
			/* engage check process */
			shoot_check_flag = 1;
 800578c:	4b12      	ldr	r3, [pc, #72]	; (80057d8 <shoot_detect_mag_status+0x70>)
 800578e:	2201      	movs	r2, #1
 8005790:	701a      	strb	r2, [r3, #0]
 8005792:	e005      	b.n	80057a0 <shoot_detect_mag_status+0x38>
		else{
			/* if not, clear flag and counter*/
			shoot_check_flag = 0;
 8005794:	4b10      	ldr	r3, [pc, #64]	; (80057d8 <shoot_detect_mag_status+0x70>)
 8005796:	2200      	movs	r2, #0
 8005798:	701a      	strb	r2, [r3, #0]
			shoot_check_counter = 0;
 800579a:	4b10      	ldr	r3, [pc, #64]	; (80057dc <shoot_detect_mag_status+0x74>)
 800579c:	2200      	movs	r2, #0
 800579e:	801a      	strh	r2, [r3, #0]
		}

		/* if the flag has been set and count more than 1s */
		//FIXME: Need to test the actual check duration
		if(shoot_check_flag != 1 || (shoot_check_flag == 1 && shoot_check_counter < 10) )
 80057a0:	4b0d      	ldr	r3, [pc, #52]	; (80057d8 <shoot_detect_mag_status+0x70>)
 80057a2:	781b      	ldrb	r3, [r3, #0]
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	d112      	bne.n	80057ce <shoot_detect_mag_status+0x66>
 80057a8:	4b0b      	ldr	r3, [pc, #44]	; (80057d8 <shoot_detect_mag_status+0x70>)
 80057aa:	781b      	ldrb	r3, [r3, #0]
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d103      	bne.n	80057b8 <shoot_detect_mag_status+0x50>
 80057b0:	4b0a      	ldr	r3, [pc, #40]	; (80057dc <shoot_detect_mag_status+0x74>)
 80057b2:	881b      	ldrh	r3, [r3, #0]
 80057b4:	2b09      	cmp	r3, #9
 80057b6:	d90a      	bls.n	80057ce <shoot_detect_mag_status+0x66>
			return;// motor process normally or check time less than 2s
		else{//shoot_check_counter >= 20
			/* set auto reserve process */
			set_shoot_mode(sht, SHOOT_RESERVE);
 80057b8:	2102      	movs	r1, #2
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f7ff fd88 	bl	80052d0 <set_shoot_mode>
			/* clear flags and counter */
			shoot_check_flag = 0;
 80057c0:	4b05      	ldr	r3, [pc, #20]	; (80057d8 <shoot_detect_mag_status+0x70>)
 80057c2:	2200      	movs	r2, #0
 80057c4:	701a      	strb	r2, [r3, #0]
			shoot_check_counter = 0;
 80057c6:	4b05      	ldr	r3, [pc, #20]	; (80057dc <shoot_detect_mag_status+0x74>)
 80057c8:	2200      	movs	r2, #0
 80057ca:	801a      	strh	r2, [r3, #0]
 80057cc:	e000      	b.n	80057d0 <shoot_detect_mag_status+0x68>
			return;// motor process normally or check time less than 2s
 80057ce:	bf00      	nop
		}
	}
}
 80057d0:	3708      	adds	r7, #8
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd80      	pop	{r7, pc}
 80057d6:	bf00      	nop
 80057d8:	20000782 	.word	0x20000782
 80057dc:	20000784 	.word	0x20000784

080057e0 <Comm_Task_Func>:
* @brief Function implementing the Comm_Task thread. Set for the comm task bw upper and lower boards
* @param argument: Not used
* @retval None
*/
void Comm_Task_Func(void const * argument)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b082      	sub	sp, #8
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
	while(1){
		if(USART_COMM == 1){
			usart_comm_process();
		}
		else{
			if(board_status == CHASSIS_BOARD)
 80057e8:	4b07      	ldr	r3, [pc, #28]	; (8005808 <Comm_Task_Func+0x28>)
 80057ea:	781b      	ldrb	r3, [r3, #0]
 80057ec:	2b01      	cmp	r3, #1
 80057ee:	d103      	bne.n	80057f8 <Comm_Task_Func+0x18>
				can_comm_process(&chassis_comm);
 80057f0:	4806      	ldr	r0, [pc, #24]	; (800580c <Comm_Task_Func+0x2c>)
 80057f2:	f000 f89d 	bl	8005930 <can_comm_process>
 80057f6:	e7f7      	b.n	80057e8 <Comm_Task_Func+0x8>
			else if(board_status == GIMBAL_BOARD)
 80057f8:	4b03      	ldr	r3, [pc, #12]	; (8005808 <Comm_Task_Func+0x28>)
 80057fa:	781b      	ldrb	r3, [r3, #0]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d1f3      	bne.n	80057e8 <Comm_Task_Func+0x8>
				can_comm_process(&gimbal_comm);
 8005800:	4803      	ldr	r0, [pc, #12]	; (8005810 <Comm_Task_Func+0x30>)
 8005802:	f000 f895 	bl	8005930 <can_comm_process>
		if(USART_COMM == 1){
 8005806:	e7ef      	b.n	80057e8 <Comm_Task_Func+0x8>
 8005808:	2000469c 	.word	0x2000469c
 800580c:	200046e0 	.word	0x200046e0
 8005810:	200056bc 	.word	0x200056bc

08005814 <can_comm_subscribe_process>:
/**
* @brief CAN commnication message subscription
* @param None
* @retval None
*/
void can_comm_subscribe_process(void){
 8005814:	b580      	push	{r7, lr}
 8005816:	af00      	add	r7, sp, #0
	if(board_status == CHASSIS_BOARD){
 8005818:	4b19      	ldr	r3, [pc, #100]	; (8005880 <can_comm_subscribe_process+0x6c>)
 800581a:	781b      	ldrb	r3, [r3, #0]
 800581c:	2b01      	cmp	r3, #1
 800581e:	d114      	bne.n	800584a <can_comm_subscribe_process+0x36>
		comm_subscribe(&chassis_comm.sub_list, COMM_REMOTE_CONTROL, Transmitter);
 8005820:	2201      	movs	r2, #1
 8005822:	2102      	movs	r1, #2
 8005824:	4817      	ldr	r0, [pc, #92]	; (8005884 <can_comm_subscribe_process+0x70>)
 8005826:	f003 f9eb 	bl	8008c00 <comm_subscribe>
		comm_subscribe(&chassis_comm.sub_list, COMM_PC_CONTROL, Transmitter);
 800582a:	2201      	movs	r2, #1
 800582c:	2104      	movs	r1, #4
 800582e:	4815      	ldr	r0, [pc, #84]	; (8005884 <can_comm_subscribe_process+0x70>)
 8005830:	f003 f9e6 	bl	8008c00 <comm_subscribe>
		comm_subscribe(&chassis_comm.sub_list, COMM_EXT_PC_CONTROL, Transmitter);
 8005834:	2201      	movs	r2, #1
 8005836:	2120      	movs	r1, #32
 8005838:	4812      	ldr	r0, [pc, #72]	; (8005884 <can_comm_subscribe_process+0x70>)
 800583a:	f003 f9e1 	bl	8008c00 <comm_subscribe>
		comm_subscribe(&chassis_comm.sub_list, COMM_GIMBAL_ANGLE, Receiver);
 800583e:	2200      	movs	r2, #0
 8005840:	2101      	movs	r1, #1
 8005842:	4810      	ldr	r0, [pc, #64]	; (8005884 <can_comm_subscribe_process+0x70>)
 8005844:	f003 f9dc 	bl	8008c00 <comm_subscribe>
		comm_subscribe(&gimbal_comm.sub_list, COMM_GIMBAL_ANGLE, Transmitter);
		comm_subscribe(&gimbal_comm.sub_list, COMM_REMOTE_CONTROL, Receiver);
		comm_subscribe(&gimbal_comm.sub_list, COMM_PC_CONTROL, Receiver);
		comm_subscribe(&gimbal_comm.sub_list, COMM_EXT_PC_CONTROL, Receiver);
	}
}
 8005848:	e017      	b.n	800587a <can_comm_subscribe_process+0x66>
	else if(board_status == GIMBAL_BOARD){
 800584a:	4b0d      	ldr	r3, [pc, #52]	; (8005880 <can_comm_subscribe_process+0x6c>)
 800584c:	781b      	ldrb	r3, [r3, #0]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d113      	bne.n	800587a <can_comm_subscribe_process+0x66>
		comm_subscribe(&gimbal_comm.sub_list, COMM_GIMBAL_ANGLE, Transmitter);
 8005852:	2201      	movs	r2, #1
 8005854:	2101      	movs	r1, #1
 8005856:	480c      	ldr	r0, [pc, #48]	; (8005888 <can_comm_subscribe_process+0x74>)
 8005858:	f003 f9d2 	bl	8008c00 <comm_subscribe>
		comm_subscribe(&gimbal_comm.sub_list, COMM_REMOTE_CONTROL, Receiver);
 800585c:	2200      	movs	r2, #0
 800585e:	2102      	movs	r1, #2
 8005860:	4809      	ldr	r0, [pc, #36]	; (8005888 <can_comm_subscribe_process+0x74>)
 8005862:	f003 f9cd 	bl	8008c00 <comm_subscribe>
		comm_subscribe(&gimbal_comm.sub_list, COMM_PC_CONTROL, Receiver);
 8005866:	2200      	movs	r2, #0
 8005868:	2104      	movs	r1, #4
 800586a:	4807      	ldr	r0, [pc, #28]	; (8005888 <can_comm_subscribe_process+0x74>)
 800586c:	f003 f9c8 	bl	8008c00 <comm_subscribe>
		comm_subscribe(&gimbal_comm.sub_list, COMM_EXT_PC_CONTROL, Receiver);
 8005870:	2200      	movs	r2, #0
 8005872:	2120      	movs	r1, #32
 8005874:	4804      	ldr	r0, [pc, #16]	; (8005888 <can_comm_subscribe_process+0x74>)
 8005876:	f003 f9c3 	bl	8008c00 <comm_subscribe>
}
 800587a:	bf00      	nop
 800587c:	bd80      	pop	{r7, pc}
 800587e:	bf00      	nop
 8005880:	2000469c 	.word	0x2000469c
 8005884:	20004734 	.word	0x20004734
 8005888:	20005710 	.word	0x20005710

0800588c <can_comm_reset_config>:
/**
* @brief CAN commnication struct initialization
* @param None
* @retval None
*/
void can_comm_reset_config(BoardComm_t *comm){
 800588c:	b580      	push	{r7, lr}
 800588e:	b084      	sub	sp, #16
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
	comm->comm_mode = CAN_COMM_MODE;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2201      	movs	r2, #1
 8005898:	701a      	strb	r2, [r3, #0]
	comm->can_comm.comm_id = IDLE_COMM_ID;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	f44f 7240 	mov.w	r2, #768	; 0x300
 80058a0:	605a      	str	r2, [r3, #4]
	/* init rx buffer */

	for(int i = 0; i < TOTAL_COMM_ID; i++) {
 80058a2:	2300      	movs	r3, #0
 80058a4:	60fb      	str	r3, [r7, #12]
 80058a6:	e025      	b.n	80058f4 <can_comm_reset_config+0x68>
		if(i<4)
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	2b03      	cmp	r3, #3
 80058ac:	dc06      	bgt.n	80058bc <can_comm_reset_config+0x30>
			comm->can_comm.tx_data[i] = 0;
 80058ae:	687a      	ldr	r2, [r7, #4]
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	3304      	adds	r3, #4
 80058b4:	005b      	lsls	r3, r3, #1
 80058b6:	4413      	add	r3, r2
 80058b8:	2200      	movs	r2, #0
 80058ba:	809a      	strh	r2, [r3, #4]
		comm->can_comm.rx_data[i][0] = 0;
 80058bc:	687a      	ldr	r2, [r7, #4]
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	3302      	adds	r3, #2
 80058c2:	00db      	lsls	r3, r3, #3
 80058c4:	4413      	add	r3, r2
 80058c6:	2200      	movs	r2, #0
 80058c8:	809a      	strh	r2, [r3, #4]
		comm->can_comm.rx_data[i][1] = 0;
 80058ca:	687a      	ldr	r2, [r7, #4]
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	00db      	lsls	r3, r3, #3
 80058d0:	4413      	add	r3, r2
 80058d2:	2200      	movs	r2, #0
 80058d4:	82da      	strh	r2, [r3, #22]
		comm->can_comm.rx_data[i][2] = 0;
 80058d6:	687a      	ldr	r2, [r7, #4]
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	00db      	lsls	r3, r3, #3
 80058dc:	4413      	add	r3, r2
 80058de:	2200      	movs	r2, #0
 80058e0:	831a      	strh	r2, [r3, #24]
		comm->can_comm.rx_data[i][3] = 0;
 80058e2:	687a      	ldr	r2, [r7, #4]
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	00db      	lsls	r3, r3, #3
 80058e8:	4413      	add	r3, r2
 80058ea:	2200      	movs	r2, #0
 80058ec:	835a      	strh	r2, [r3, #26]
	for(int i = 0; i < TOTAL_COMM_ID; i++) {
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	3301      	adds	r3, #1
 80058f2:	60fb      	str	r3, [r7, #12]
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2b06      	cmp	r3, #6
 80058f8:	ddd6      	ble.n	80058a8 <can_comm_reset_config+0x1c>
	}
    comm->can_comm.can_send_comm_data = can_send_comm_data;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	4a09      	ldr	r2, [pc, #36]	; (8005924 <can_comm_reset_config+0x98>)
 80058fe:	64da      	str	r2, [r3, #76]	; 0x4c
    comm->can_comm.can_recv_comm_data = can_recv_comm_data;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	4a09      	ldr	r2, [pc, #36]	; (8005928 <can_comm_reset_config+0x9c>)
 8005904:	651a      	str	r2, [r3, #80]	; 0x50

    /* init subscription list */
    memset(&comm->sub_list, 0, sizeof(CommMessageSublist_t));
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	3354      	adds	r3, #84	; 0x54
 800590a:	2204      	movs	r2, #4
 800590c:	2100      	movs	r1, #0
 800590e:	4618      	mov	r0, r3
 8005910:	f00d f89a 	bl	8012a48 <memset>
	/* init fifo queue */
	queueM_init(&canqm);
 8005914:	4805      	ldr	r0, [pc, #20]	; (800592c <can_comm_reset_config+0xa0>)
 8005916:	f7fd f876 	bl	8002a06 <queueM_init>
}
 800591a:	bf00      	nop
 800591c:	3710      	adds	r7, #16
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}
 8005922:	bf00      	nop
 8005924:	08005cf1 	.word	0x08005cf1
 8005928:	08005db5 	.word	0x08005db5
 800592c:	2000d4a4 	.word	0x2000d4a4

08005930 <can_comm_process>:
* @brief CAN communication process
* @param None
* @retval None
*/
/* Task exec time: 3ms */
void can_comm_process(BoardComm_t *comm){
 8005930:	b580      	push	{r7, lr}
 8005932:	b084      	sub	sp, #16
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]

	TickType_t xLastWakeTime;
	const TickType_t xFrequency = pdMS_TO_TICKS(3); // 200hz make sure this task quicker than rc app
 8005938:	2303      	movs	r3, #3
 800593a:	60fb      	str	r3, [r7, #12]

	/* reset the comm struct configure */
	can_comm_reset_config(comm);
 800593c:	6878      	ldr	r0, [r7, #4]
 800593e:	f7ff ffa5 	bl	800588c <can_comm_reset_config>
	/* subscribe the message before starting comms */
	can_comm_subscribe_process();
 8005942:	f7ff ff67 	bl	8005814 <can_comm_subscribe_process>

	/* init the task ticks */
    xLastWakeTime = xTaskGetTickCount();
 8005946:	f00b ff2f 	bl	80117a8 <xTaskGetTickCount>
 800594a:	4603      	mov	r3, r0
 800594c:	60bb      	str	r3, [r7, #8]

	for(;;){

		/* recv data */
		comm->can_comm.can_recv_comm_data(&hcan2, 8, comm->can_comm.rx_data);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005952:	687a      	ldr	r2, [r7, #4]
 8005954:	3214      	adds	r2, #20
 8005956:	2108      	movs	r1, #8
 8005958:	48a8      	ldr	r0, [pc, #672]	; (8005bfc <can_comm_process+0x2cc>)
 800595a:	4798      	blx	r3
		/* process data */
		if(isSubscribed(&comm->sub_list, COMM_GIMBAL_ANGLE) == SUB_SUCCESS){
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	3354      	adds	r3, #84	; 0x54
 8005960:	2101      	movs	r1, #1
 8005962:	4618      	mov	r0, r3
 8005964:	f003 f9f6 	bl	8008d54 <isSubscribed>
 8005968:	4603      	mov	r3, r0
 800596a:	2b00      	cmp	r3, #0
 800596c:	d138      	bne.n	80059e0 <can_comm_process+0xb0>
			switch(gimbal_angle_message.role){
 800596e:	4ba4      	ldr	r3, [pc, #656]	; (8005c00 <can_comm_process+0x2d0>)
 8005970:	785b      	ldrb	r3, [r3, #1]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d01b      	beq.n	80059ae <can_comm_process+0x7e>
 8005976:	2b01      	cmp	r3, #1
 8005978:	d137      	bne.n	80059ea <can_comm_process+0xba>
			 	 /* need to scale and re-scale angle data in both side */
				case Transmitter:
					if(gimbal_angle_message.message.comm_ga.send_flag == 1){
 800597a:	4ba1      	ldr	r3, [pc, #644]	; (8005c00 <can_comm_process+0x2d0>)
 800597c:	7d1b      	ldrb	r3, [r3, #20]
 800597e:	2b01      	cmp	r3, #1
 8005980:	d130      	bne.n	80059e4 <can_comm_process+0xb4>
						process_tx_data_ftoi16(gimbal_angle_message.message.comm_ga.angle_data, comm->can_comm.tx_data, 4, ANGLE_COMM_SCALE_FACTOR);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	330c      	adds	r3, #12
 8005986:	ed9f 0a9f 	vldr	s0, [pc, #636]	; 8005c04 <can_comm_process+0x2d4>
 800598a:	2204      	movs	r2, #4
 800598c:	4619      	mov	r1, r3
 800598e:	489e      	ldr	r0, [pc, #632]	; (8005c08 <can_comm_process+0x2d8>)
 8005990:	f000 f950 	bl	8005c34 <process_tx_data_ftoi16>
						comm->can_comm.can_send_comm_data(&hcan2, comm->can_comm.tx_data, ANGLE_COMM_ID);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005998:	687a      	ldr	r2, [r7, #4]
 800599a:	f102 010c 	add.w	r1, r2, #12
 800599e:	f240 3201 	movw	r2, #769	; 0x301
 80059a2:	4896      	ldr	r0, [pc, #600]	; (8005bfc <can_comm_process+0x2cc>)
 80059a4:	4798      	blx	r3
						gimbal_angle_message.message.comm_ga.send_flag = 0;//reset flag to avoid message flooding
 80059a6:	4b96      	ldr	r3, [pc, #600]	; (8005c00 <can_comm_process+0x2d0>)
 80059a8:	2200      	movs	r2, #0
 80059aa:	751a      	strb	r2, [r3, #20]
					}
					break;
 80059ac:	e01a      	b.n	80059e4 <can_comm_process+0xb4>
				case Receiver:
					if(can_comm_rx[ANGLE_IDX].comm_id == ANGLE_COMM_ID){
 80059ae:	4b97      	ldr	r3, [pc, #604]	; (8005c0c <can_comm_process+0x2dc>)
 80059b0:	68db      	ldr	r3, [r3, #12]
 80059b2:	f240 3201 	movw	r2, #769	; 0x301
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d116      	bne.n	80059e8 <can_comm_process+0xb8>
						process_rx_data_i16tof(comm, gimbal_angle_message.message.comm_ga.angle_data, ANGLE_COMM_SCALE_FACTOR, ANGLE_IDX);
 80059ba:	2201      	movs	r2, #1
 80059bc:	ed9f 0a91 	vldr	s0, [pc, #580]	; 8005c04 <can_comm_process+0x2d4>
 80059c0:	4991      	ldr	r1, [pc, #580]	; (8005c08 <can_comm_process+0x2d8>)
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f000 f963 	bl	8005c8e <process_rx_data_i16tof>
						chassis.gimbal_yaw_rel_angle = gimbal_angle_message.message.comm_ga.angle_data[0];//can_rx_scale_buffer[ANGLE_IDX][0];
 80059c8:	4b8d      	ldr	r3, [pc, #564]	; (8005c00 <can_comm_process+0x2d0>)
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	4a90      	ldr	r2, [pc, #576]	; (8005c10 <can_comm_process+0x2e0>)
 80059ce:	6193      	str	r3, [r2, #24]
						chassis.gimbal_yaw_abs_angle = gimbal_angle_message.message.comm_ga.angle_data[1];//can_rx_scale_buffer[ANGLE_IDX][1];
 80059d0:	4b8b      	ldr	r3, [pc, #556]	; (8005c00 <can_comm_process+0x2d0>)
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	4a8e      	ldr	r2, [pc, #568]	; (8005c10 <can_comm_process+0x2e0>)
 80059d6:	61d3      	str	r3, [r2, #28]
						can_comm_rx[ANGLE_IDX].comm_id = 0;//reset id to avoid message flooding
 80059d8:	4b8c      	ldr	r3, [pc, #560]	; (8005c0c <can_comm_process+0x2dc>)
 80059da:	2200      	movs	r2, #0
 80059dc:	60da      	str	r2, [r3, #12]
					}
					break;
 80059de:	e003      	b.n	80059e8 <can_comm_process+0xb8>
			}
		}
 80059e0:	bf00      	nop
 80059e2:	e002      	b.n	80059ea <can_comm_process+0xba>
					break;
 80059e4:	bf00      	nop
 80059e6:	e000      	b.n	80059ea <can_comm_process+0xba>
					break;
 80059e8:	bf00      	nop
		if(isSubscribed(&comm->sub_list, COMM_REMOTE_CONTROL) == SUB_SUCCESS){
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	3354      	adds	r3, #84	; 0x54
 80059ee:	2102      	movs	r1, #2
 80059f0:	4618      	mov	r0, r3
 80059f2:	f003 f9af 	bl	8008d54 <isSubscribed>
 80059f6:	4603      	mov	r3, r0
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d15c      	bne.n	8005ab6 <can_comm_process+0x186>
			switch(rc_message.role){
 80059fc:	4b85      	ldr	r3, [pc, #532]	; (8005c14 <can_comm_process+0x2e4>)
 80059fe:	785b      	ldrb	r3, [r3, #1]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d019      	beq.n	8005a38 <can_comm_process+0x108>
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	d15b      	bne.n	8005ac0 <can_comm_process+0x190>
				case Transmitter:
					if(rc_message.message.comm_rc.send_flag == 1){
 8005a08:	4b82      	ldr	r3, [pc, #520]	; (8005c14 <can_comm_process+0x2e4>)
 8005a0a:	7b1b      	ldrb	r3, [r3, #12]
 8005a0c:	2b01      	cmp	r3, #1
 8005a0e:	d154      	bne.n	8005aba <can_comm_process+0x18a>
						memcpy(comm->can_comm.tx_data, &(rc_message.message.comm_rc.rc_data), sizeof(rc_message.message.comm_rc.rc_data));
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	330c      	adds	r3, #12
 8005a14:	2208      	movs	r2, #8
 8005a16:	4980      	ldr	r1, [pc, #512]	; (8005c18 <can_comm_process+0x2e8>)
 8005a18:	4618      	mov	r0, r3
 8005a1a:	f00d f807 	bl	8012a2c <memcpy>
						comm->can_comm.can_send_comm_data(&hcan2, comm->can_comm.tx_data, RC_COMM_ID);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a22:	687a      	ldr	r2, [r7, #4]
 8005a24:	f102 010c 	add.w	r1, r2, #12
 8005a28:	f240 3202 	movw	r2, #770	; 0x302
 8005a2c:	4873      	ldr	r0, [pc, #460]	; (8005bfc <can_comm_process+0x2cc>)
 8005a2e:	4798      	blx	r3
						rc_message.message.comm_rc.send_flag = 0;//reset flag to avoid message flooding
 8005a30:	4b78      	ldr	r3, [pc, #480]	; (8005c14 <can_comm_process+0x2e4>)
 8005a32:	2200      	movs	r2, #0
 8005a34:	731a      	strb	r2, [r3, #12]
					}
					break;
 8005a36:	e040      	b.n	8005aba <can_comm_process+0x18a>
				case Receiver:
					if(can_comm_rx[RC_IDX].comm_id == RC_COMM_ID){
 8005a38:	4b74      	ldr	r3, [pc, #464]	; (8005c0c <can_comm_process+0x2dc>)
 8005a3a:	699b      	ldr	r3, [r3, #24]
 8005a3c:	f240 3202 	movw	r2, #770	; 0x302
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d13c      	bne.n	8005abe <can_comm_process+0x18e>
						rc.ctrl.s1  = comm->can_comm.rx_data[RC_IDX][2];
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 8005a4a:	b2da      	uxtb	r2, r3
 8005a4c:	4b73      	ldr	r3, [pc, #460]	; (8005c1c <can_comm_process+0x2ec>)
 8005a4e:	721a      	strb	r2, [r3, #8]
						rc.ctrl.s2  = comm->can_comm.rx_data[RC_IDX][3];
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 8005a56:	b2da      	uxtb	r2, r3
 8005a58:	4b70      	ldr	r3, [pc, #448]	; (8005c1c <can_comm_process+0x2ec>)
 8005a5a:	725a      	strb	r2, [r3, #9]
						if(rc.ctrl.s1 == SW_MID && rc.ctrl.s2 == SW_DOWN){
 8005a5c:	4b6f      	ldr	r3, [pc, #444]	; (8005c1c <can_comm_process+0x2ec>)
 8005a5e:	7a1b      	ldrb	r3, [r3, #8]
 8005a60:	2b03      	cmp	r3, #3
 8005a62:	d116      	bne.n	8005a92 <can_comm_process+0x162>
 8005a64:	4b6d      	ldr	r3, [pc, #436]	; (8005c1c <can_comm_process+0x2ec>)
 8005a66:	7a5b      	ldrb	r3, [r3, #9]
 8005a68:	2b02      	cmp	r3, #2
 8005a6a:	d112      	bne.n	8005a92 <can_comm_process+0x162>
							rc.control_mode = PC_MODE;
 8005a6c:	4b6b      	ldr	r3, [pc, #428]	; (8005c1c <can_comm_process+0x2ec>)
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
							/* update gimbal mode */
							//FIXME: if have multiple gimbals, we need to change this.
							gimbal.gimbal_mode = comm->can_comm.rx_data[RC_IDX][0];
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8005a7a:	b2da      	uxtb	r2, r3
 8005a7c:	4b68      	ldr	r3, [pc, #416]	; (8005c20 <can_comm_process+0x2f0>)
 8005a7e:	f883 2ad3 	strb.w	r2, [r3, #2771]	; 0xad3
							gimbal.gimbal_act_mode = comm->can_comm.rx_data[RC_IDX][1];
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8005a88:	b2da      	uxtb	r2, r3
 8005a8a:	4b65      	ldr	r3, [pc, #404]	; (8005c20 <can_comm_process+0x2f0>)
 8005a8c:	f883 2ad1 	strb.w	r2, [r3, #2769]	; 0xad1
 8005a90:	e00d      	b.n	8005aae <can_comm_process+0x17e>
						}
						else{
							rc.control_mode = CTRLER_MODE;
 8005a92:	4b62      	ldr	r3, [pc, #392]	; (8005c1c <can_comm_process+0x2ec>)
 8005a94:	2200      	movs	r2, #0
 8005a96:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
							/* get normal controller data*/
							rc.ctrl.ch0 = comm->can_comm.rx_data[RC_IDX][0];
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	f9b3 2024 	ldrsh.w	r2, [r3, #36]	; 0x24
 8005aa0:	4b5e      	ldr	r3, [pc, #376]	; (8005c1c <can_comm_process+0x2ec>)
 8005aa2:	801a      	strh	r2, [r3, #0]
							rc.ctrl.ch1 = comm->can_comm.rx_data[RC_IDX][1];
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	; 0x26
 8005aaa:	4b5c      	ldr	r3, [pc, #368]	; (8005c1c <can_comm_process+0x2ec>)
 8005aac:	805a      	strh	r2, [r3, #2]
						}
						can_comm_rx[RC_IDX].comm_id = 0;//reset id to avoid message flooding
 8005aae:	4b57      	ldr	r3, [pc, #348]	; (8005c0c <can_comm_process+0x2dc>)
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	619a      	str	r2, [r3, #24]
					}

					break;
 8005ab4:	e003      	b.n	8005abe <can_comm_process+0x18e>
			 }
		}
 8005ab6:	bf00      	nop
 8005ab8:	e002      	b.n	8005ac0 <can_comm_process+0x190>
					break;
 8005aba:	bf00      	nop
 8005abc:	e000      	b.n	8005ac0 <can_comm_process+0x190>
					break;
 8005abe:	bf00      	nop
		if(isSubscribed(&comm->sub_list, COMM_PC_CONTROL) == SUB_SUCCESS){
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	3354      	adds	r3, #84	; 0x54
 8005ac4:	2104      	movs	r1, #4
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	f003 f944 	bl	8008d54 <isSubscribed>
 8005acc:	4603      	mov	r3, r0
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d13d      	bne.n	8005b4e <can_comm_process+0x21e>
			switch(pc_message.role){
 8005ad2:	4b54      	ldr	r3, [pc, #336]	; (8005c24 <can_comm_process+0x2f4>)
 8005ad4:	785b      	ldrb	r3, [r3, #1]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d019      	beq.n	8005b0e <can_comm_process+0x1de>
 8005ada:	2b01      	cmp	r3, #1
 8005adc:	d13c      	bne.n	8005b58 <can_comm_process+0x228>
				case Transmitter:
					if(pc_message.message.comm_pc.send_flag == 1){
 8005ade:	4b51      	ldr	r3, [pc, #324]	; (8005c24 <can_comm_process+0x2f4>)
 8005ae0:	7b1b      	ldrb	r3, [r3, #12]
 8005ae2:	2b01      	cmp	r3, #1
 8005ae4:	d135      	bne.n	8005b52 <can_comm_process+0x222>
						memcpy(comm->can_comm.tx_data, &(pc_message.message.comm_pc.pc_data), sizeof(pc_message.message.comm_pc.pc_data));
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	330c      	adds	r3, #12
 8005aea:	2208      	movs	r2, #8
 8005aec:	494e      	ldr	r1, [pc, #312]	; (8005c28 <can_comm_process+0x2f8>)
 8005aee:	4618      	mov	r0, r3
 8005af0:	f00c ff9c 	bl	8012a2c <memcpy>
						comm->can_comm.can_send_comm_data(&hcan2, comm->can_comm.tx_data, PC_COMM_ID);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005af8:	687a      	ldr	r2, [r7, #4]
 8005afa:	f102 010c 	add.w	r1, r2, #12
 8005afe:	f240 3203 	movw	r2, #771	; 0x303
 8005b02:	483e      	ldr	r0, [pc, #248]	; (8005bfc <can_comm_process+0x2cc>)
 8005b04:	4798      	blx	r3
						pc_message.message.comm_pc.send_flag = 0;//reset flag to avoid message flooding
 8005b06:	4b47      	ldr	r3, [pc, #284]	; (8005c24 <can_comm_process+0x2f4>)
 8005b08:	2200      	movs	r2, #0
 8005b0a:	731a      	strb	r2, [r3, #12]
					}
					break;
 8005b0c:	e021      	b.n	8005b52 <can_comm_process+0x222>
				case Receiver:
					if(can_comm_rx[PC_IDX].comm_id == PC_COMM_ID){
 8005b0e:	4b3f      	ldr	r3, [pc, #252]	; (8005c0c <can_comm_process+0x2dc>)
 8005b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b12:	f240 3203 	movw	r2, #771	; 0x303
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d11d      	bne.n	8005b56 <can_comm_process+0x226>
						rc.pc.mouse.x = comm->can_comm.rx_data[PC_IDX][0];
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	f9b3 202c 	ldrsh.w	r2, [r3, #44]	; 0x2c
 8005b20:	4b3e      	ldr	r3, [pc, #248]	; (8005c1c <can_comm_process+0x2ec>)
 8005b22:	819a      	strh	r2, [r3, #12]
						rc.pc.mouse.y = comm->can_comm.rx_data[PC_IDX][1];
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	f9b3 202e 	ldrsh.w	r2, [r3, #46]	; 0x2e
 8005b2a:	4b3c      	ldr	r3, [pc, #240]	; (8005c1c <can_comm_process+0x2ec>)
 8005b2c:	81da      	strh	r2, [r3, #14]
						rc.pc.mouse.left_click.status  = comm->can_comm.rx_data[PC_IDX][2];
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8005b34:	b2da      	uxtb	r2, r3
 8005b36:	4b39      	ldr	r3, [pc, #228]	; (8005c1c <can_comm_process+0x2ec>)
 8005b38:	751a      	strb	r2, [r3, #20]
						rc.pc.mouse.right_click.status  = comm->can_comm.rx_data[PC_IDX][3];
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 8005b40:	b2da      	uxtb	r2, r3
 8005b42:	4b36      	ldr	r3, [pc, #216]	; (8005c1c <can_comm_process+0x2ec>)
 8005b44:	75da      	strb	r2, [r3, #23]
						can_comm_rx[PC_IDX].comm_id = 0;//reset id to avoid message flooding
 8005b46:	4b31      	ldr	r3, [pc, #196]	; (8005c0c <can_comm_process+0x2dc>)
 8005b48:	2200      	movs	r2, #0
 8005b4a:	625a      	str	r2, [r3, #36]	; 0x24
					}
					break;
 8005b4c:	e003      	b.n	8005b56 <can_comm_process+0x226>
			 }
		}
 8005b4e:	bf00      	nop
 8005b50:	e002      	b.n	8005b58 <can_comm_process+0x228>
					break;
 8005b52:	bf00      	nop
 8005b54:	e000      	b.n	8005b58 <can_comm_process+0x228>
					break;
 8005b56:	bf00      	nop

		if(isSubscribed(&comm->sub_list, COMM_EXT_PC_CONTROL) == SUB_SUCCESS){
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	3354      	adds	r3, #84	; 0x54
 8005b5c:	2120      	movs	r1, #32
 8005b5e:	4618      	mov	r0, r3
 8005b60:	f003 f8f8 	bl	8008d54 <isSubscribed>
 8005b64:	4603      	mov	r3, r0
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d13c      	bne.n	8005be4 <can_comm_process+0x2b4>
					switch(pc_ext_message.role){
 8005b6a:	4b30      	ldr	r3, [pc, #192]	; (8005c2c <can_comm_process+0x2fc>)
 8005b6c:	785b      	ldrb	r3, [r3, #1]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d019      	beq.n	8005ba6 <can_comm_process+0x276>
 8005b72:	2b01      	cmp	r3, #1
 8005b74:	d13b      	bne.n	8005bee <can_comm_process+0x2be>
						case Transmitter:
							if(pc_ext_message.message.comm_ext_pc.send_flag == 1){
 8005b76:	4b2d      	ldr	r3, [pc, #180]	; (8005c2c <can_comm_process+0x2fc>)
 8005b78:	7b1b      	ldrb	r3, [r3, #12]
 8005b7a:	2b01      	cmp	r3, #1
 8005b7c:	d134      	bne.n	8005be8 <can_comm_process+0x2b8>
								memcpy(comm->can_comm.tx_data, &(pc_ext_message.message.comm_ext_pc.pc_data), sizeof(pc_ext_message.message.comm_ext_pc.pc_data));
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	330c      	adds	r3, #12
 8005b82:	2208      	movs	r2, #8
 8005b84:	492a      	ldr	r1, [pc, #168]	; (8005c30 <can_comm_process+0x300>)
 8005b86:	4618      	mov	r0, r3
 8005b88:	f00c ff50 	bl	8012a2c <memcpy>
								comm->can_comm.can_send_comm_data(&hcan2, comm->can_comm.tx_data, PC_EXT_KEY_ID);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b90:	687a      	ldr	r2, [r7, #4]
 8005b92:	f102 010c 	add.w	r1, r2, #12
 8005b96:	f240 3206 	movw	r2, #774	; 0x306
 8005b9a:	4818      	ldr	r0, [pc, #96]	; (8005bfc <can_comm_process+0x2cc>)
 8005b9c:	4798      	blx	r3
								pc_ext_message.message.comm_ext_pc.send_flag = 0;//reset flag to avoid message flooding
 8005b9e:	4b23      	ldr	r3, [pc, #140]	; (8005c2c <can_comm_process+0x2fc>)
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	731a      	strb	r2, [r3, #12]
							}
							break;
 8005ba4:	e020      	b.n	8005be8 <can_comm_process+0x2b8>
						case Receiver:
							if(can_comm_rx[PC_EXT_KEY_IDX].comm_id == PC_EXT_KEY_ID){
 8005ba6:	4b19      	ldr	r3, [pc, #100]	; (8005c0c <can_comm_process+0x2dc>)
 8005ba8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005baa:	f240 3206 	movw	r2, #774	; 0x306
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d11c      	bne.n	8005bec <can_comm_process+0x2bc>
								rc.pc.key.C.status = comm->can_comm.rx_data[PC_EXT_KEY_IDX][0];
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 8005bb8:	b2da      	uxtb	r2, r3
 8005bba:	4b18      	ldr	r3, [pc, #96]	; (8005c1c <can_comm_process+0x2ec>)
 8005bbc:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
								rc.pc.key.V.status = comm->can_comm.rx_data[PC_EXT_KEY_IDX][1];
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	; 0x46
 8005bc6:	b2da      	uxtb	r2, r3
 8005bc8:	4b14      	ldr	r3, [pc, #80]	; (8005c1c <can_comm_process+0x2ec>)
 8005bca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
								rc.pc.key.B.status  = comm->can_comm.rx_data[PC_EXT_KEY_IDX][2];
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	; 0x48
 8005bd4:	b2da      	uxtb	r2, r3
 8005bd6:	4b11      	ldr	r3, [pc, #68]	; (8005c1c <can_comm_process+0x2ec>)
 8005bd8:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
//								rc.pc.mouse.right_click.status  = comm->can_comm.rx_data[PC_EXT_KEY_IDX][3];
								can_comm_rx[PC_EXT_KEY_IDX].comm_id = 0;//reset id to avoid message flooding
 8005bdc:	4b0b      	ldr	r3, [pc, #44]	; (8005c0c <can_comm_process+0x2dc>)
 8005bde:	2200      	movs	r2, #0
 8005be0:	649a      	str	r2, [r3, #72]	; 0x48
							}
							break;
 8005be2:	e003      	b.n	8005bec <can_comm_process+0x2bc>
					 }
				}
 8005be4:	bf00      	nop
 8005be6:	e002      	b.n	8005bee <can_comm_process+0x2be>
							break;
 8005be8:	bf00      	nop
 8005bea:	e000      	b.n	8005bee <can_comm_process+0x2be>
							break;
 8005bec:	bf00      	nop

		/* delay until wake time */
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005bee:	f107 0308 	add.w	r3, r7, #8
 8005bf2:	68f9      	ldr	r1, [r7, #12]
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	f00b fc1b 	bl	8011430 <vTaskDelayUntil>
		comm->can_comm.can_recv_comm_data(&hcan2, 8, comm->can_comm.rx_data);
 8005bfa:	e6a8      	b.n	800594e <can_comm_process+0x1e>
 8005bfc:	2000d808 	.word	0x2000d808
 8005c00:	20000084 	.word	0x20000084
 8005c04:	461b283d 	.word	0x461b283d
 8005c08:	20000088 	.word	0x20000088
 8005c0c:	200004d4 	.word	0x200004d4
 8005c10:	2000d414 	.word	0x2000d414
 8005c14:	200000dc 	.word	0x200000dc
 8005c18:	200000e0 	.word	0x200000e0
 8005c1c:	2000d578 	.word	0x2000d578
 8005c20:	20004740 	.word	0x20004740
 8005c24:	20000134 	.word	0x20000134
 8005c28:	20000138 	.word	0x20000138
 8005c2c:	2000018c 	.word	0x2000018c
 8005c30:	20000190 	.word	0x20000190

08005c34 <process_tx_data_ftoi16>:
/**
* @brief CAN commnication send data float to int16
* @param comm: main comm app struct
* 		 scale_factor: corresponding scale_factor
*/
void process_tx_data_ftoi16(float* input_data, int16_t* output_data, int length, float scale_factor){
 8005c34:	b480      	push	{r7}
 8005c36:	b087      	sub	sp, #28
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	60f8      	str	r0, [r7, #12]
 8005c3c:	60b9      	str	r1, [r7, #8]
 8005c3e:	607a      	str	r2, [r7, #4]
 8005c40:	ed87 0a00 	vstr	s0, [r7]
    for (int i = 0; i < length; i++) {
 8005c44:	2300      	movs	r3, #0
 8005c46:	617b      	str	r3, [r7, #20]
 8005c48:	e016      	b.n	8005c78 <process_tx_data_ftoi16+0x44>
        output_data[i] = (int16_t)(input_data[i] * scale_factor);
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	009b      	lsls	r3, r3, #2
 8005c4e:	68fa      	ldr	r2, [r7, #12]
 8005c50:	4413      	add	r3, r2
 8005c52:	ed93 7a00 	vldr	s14, [r3]
 8005c56:	edd7 7a00 	vldr	s15, [r7]
 8005c5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	005b      	lsls	r3, r3, #1
 8005c62:	68ba      	ldr	r2, [r7, #8]
 8005c64:	4413      	add	r3, r2
 8005c66:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005c6a:	ee17 2a90 	vmov	r2, s15
 8005c6e:	b212      	sxth	r2, r2
 8005c70:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < length; i++) {
 8005c72:	697b      	ldr	r3, [r7, #20]
 8005c74:	3301      	adds	r3, #1
 8005c76:	617b      	str	r3, [r7, #20]
 8005c78:	697a      	ldr	r2, [r7, #20]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	429a      	cmp	r2, r3
 8005c7e:	dbe4      	blt.n	8005c4a <process_tx_data_ftoi16+0x16>
    }
}
 8005c80:	bf00      	nop
 8005c82:	bf00      	nop
 8005c84:	371c      	adds	r7, #28
 8005c86:	46bd      	mov	sp, r7
 8005c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8c:	4770      	bx	lr

08005c8e <process_rx_data_i16tof>:
/**
* @brief CAN commnication recving data int16 to float
* @param comm: main comm app struct
* 		 scale_factor: corresponding scale_factor
*/
void process_rx_data_i16tof(BoardComm_t *comm, float *output_buffer, float scale_factor, uint32_t idx) {
 8005c8e:	b480      	push	{r7}
 8005c90:	b087      	sub	sp, #28
 8005c92:	af00      	add	r7, sp, #0
 8005c94:	60f8      	str	r0, [r7, #12]
 8005c96:	60b9      	str	r1, [r7, #8]
 8005c98:	ed87 0a01 	vstr	s0, [r7, #4]
 8005c9c:	603a      	str	r2, [r7, #0]
	/*we cannot set the output buffer as a local variable in this fucntion
	 * since it may cause "dangling pointer" problem */
    for (int i = 0; i < 4; i++) {
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	617b      	str	r3, [r7, #20]
 8005ca2:	e01a      	b.n	8005cda <process_rx_data_i16tof+0x4c>
//        comm->can_comm.rx_data[idx][i] = (comm->can_comm.rx_data[idx][i*2] << 8) | comm->can_comm.rx_data[1][i*2+1];
        output_buffer[i] = (float)comm->can_comm.rx_data[idx][i] / scale_factor;
 8005ca4:	68fa      	ldr	r2, [r7, #12]
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	0099      	lsls	r1, r3, #2
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	440b      	add	r3, r1
 8005cae:	3308      	adds	r3, #8
 8005cb0:	005b      	lsls	r3, r3, #1
 8005cb2:	4413      	add	r3, r2
 8005cb4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005cb8:	ee07 3a90 	vmov	s15, r3
 8005cbc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	009b      	lsls	r3, r3, #2
 8005cc4:	68ba      	ldr	r2, [r7, #8]
 8005cc6:	4413      	add	r3, r2
 8005cc8:	ed97 7a01 	vldr	s14, [r7, #4]
 8005ccc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005cd0:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 4; i++) {
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	3301      	adds	r3, #1
 8005cd8:	617b      	str	r3, [r7, #20]
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	2b03      	cmp	r3, #3
 8005cde:	dde1      	ble.n	8005ca4 <process_rx_data_i16tof+0x16>
    }
}
 8005ce0:	bf00      	nop
 8005ce2:	bf00      	nop
 8005ce4:	371c      	adds	r7, #28
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cec:	4770      	bx	lr
	...

08005cf0 <can_send_comm_data>:
* @param CAN_HandleTypeDef object: hcan pointer refer to a HAL CAN structure
* 		 int32_t* send_data: The data is ready to be sent
* 		 uint32_t comm_id：
* @retval None
*/
void can_send_comm_data(CAN_HandleTypeDef* hcan, int16_t* send_data, uint32_t comm_id){
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b08c      	sub	sp, #48	; 0x30
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	60f8      	str	r0, [r7, #12]
 8005cf8:	60b9      	str	r1, [r7, #8]
 8005cfa:	607a      	str	r2, [r7, #4]
	uint8_t comm_can_send_data[8];
//	uint32_t send_mail_box;
	CAN_TxHeaderTypeDef  comm_tx_message;

	comm_tx_message.IDE = CAN_ID_STD;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	61bb      	str	r3, [r7, #24]
	comm_tx_message.RTR = CAN_RTR_DATA;
 8005d00:	2300      	movs	r3, #0
 8005d02:	61fb      	str	r3, [r7, #28]
	comm_tx_message.DLC = 0x08;
 8005d04:	2308      	movs	r3, #8
 8005d06:	623b      	str	r3, [r7, #32]
	comm_tx_message.StdId = comm_id;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	613b      	str	r3, [r7, #16]

	comm_can_send_data[0] = send_data[0] >> 8;
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d12:	121b      	asrs	r3, r3, #8
 8005d14:	b21b      	sxth	r3, r3
 8005d16:	b2db      	uxtb	r3, r3
 8005d18:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	comm_can_send_data[1] = send_data[0];
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d22:	b2db      	uxtb	r3, r3
 8005d24:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	comm_can_send_data[2] = send_data[1] >> 8;
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	3302      	adds	r3, #2
 8005d2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d30:	121b      	asrs	r3, r3, #8
 8005d32:	b21b      	sxth	r3, r3
 8005d34:	b2db      	uxtb	r3, r3
 8005d36:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	comm_can_send_data[3] = send_data[1];
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	3302      	adds	r3, #2
 8005d3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d42:	b2db      	uxtb	r3, r3
 8005d44:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	comm_can_send_data[4] = send_data[2] >> 8;
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	3304      	adds	r3, #4
 8005d4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d50:	121b      	asrs	r3, r3, #8
 8005d52:	b21b      	sxth	r3, r3
 8005d54:	b2db      	uxtb	r3, r3
 8005d56:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	comm_can_send_data[5] = send_data[2];
 8005d5a:	68bb      	ldr	r3, [r7, #8]
 8005d5c:	3304      	adds	r3, #4
 8005d5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d62:	b2db      	uxtb	r3, r3
 8005d64:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	comm_can_send_data[6] = send_data[3] >> 8;
 8005d68:	68bb      	ldr	r3, [r7, #8]
 8005d6a:	3306      	adds	r3, #6
 8005d6c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d70:	121b      	asrs	r3, r3, #8
 8005d72:	b21b      	sxth	r3, r3
 8005d74:	b2db      	uxtb	r3, r3
 8005d76:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	comm_can_send_data[7] = send_data[3];
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	3306      	adds	r3, #6
 8005d7e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d82:	b2db      	uxtb	r3, r3
 8005d84:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	/* send to fifo queue*/
	enqueueCanMessage(&comm_tx_message, canQueue, &canqm, comm_can_send_data);
 8005d88:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005d8c:	f107 0010 	add.w	r0, r7, #16
 8005d90:	4a06      	ldr	r2, [pc, #24]	; (8005dac <can_send_comm_data+0xbc>)
 8005d92:	4907      	ldr	r1, [pc, #28]	; (8005db0 <can_send_comm_data+0xc0>)
 8005d94:	f7fc fe48 	bl	8002a28 <enqueueCanMessage>

//	if(HAL_CAN_GetTxMailboxesFreeLevel(hcan)>0){
		sendNextCanMessage(hcan, canQueue, &canqm);
 8005d98:	4a04      	ldr	r2, [pc, #16]	; (8005dac <can_send_comm_data+0xbc>)
 8005d9a:	4905      	ldr	r1, [pc, #20]	; (8005db0 <can_send_comm_data+0xc0>)
 8005d9c:	68f8      	ldr	r0, [r7, #12]
 8005d9e:	f7fc fe93 	bl	8002ac8 <sendNextCanMessage>
//		HAL_CAN_AddTxMessage(hcan, &comm_tx_message, comm_can_send_data, (uint32_t *)CAN_TX_MAILBOX0);
//	}
}
 8005da2:	bf00      	nop
 8005da4:	3730      	adds	r7, #48	; 0x30
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bd80      	pop	{r7, pc}
 8005daa:	bf00      	nop
 8005dac:	2000d4a4 	.word	0x2000d4a4
 8005db0:	20005714 	.word	0x20005714

08005db4 <can_recv_comm_data>:
* @brief CAN commnication receiving function, activated for CAN2 comms
* @param CAN_HandleTypeDef object: A can pointer refer to a CAN structure
* 		 int32_t* send_data: The data is ready to be sent
* @retval None
*/
void can_recv_comm_data(CAN_HandleTypeDef* hcan, uint32_t data_len, int16_t (*rx_buffer)[TOTAL_COMM_ID][4]){
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b088      	sub	sp, #32
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	60f8      	str	r0, [r7, #12]
 8005dbc:	60b9      	str	r1, [r7, #8]
 8005dbe:	607a      	str	r2, [r7, #4]
	uint8_t comm_temp_rx_buffer[8];
	for(int i=0;i<TOTAL_COMM_ID;i++){
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	61fb      	str	r3, [r7, #28]
 8005dc4:	e042      	b.n	8005e4c <can_recv_comm_data+0x98>
		memcpy(comm_temp_rx_buffer, can_comm_rx[i].comm_rx_buffer, data_len);
 8005dc6:	69fa      	ldr	r2, [r7, #28]
 8005dc8:	4613      	mov	r3, r2
 8005dca:	005b      	lsls	r3, r3, #1
 8005dcc:	4413      	add	r3, r2
 8005dce:	009b      	lsls	r3, r3, #2
 8005dd0:	4a22      	ldr	r2, [pc, #136]	; (8005e5c <can_recv_comm_data+0xa8>)
 8005dd2:	4413      	add	r3, r2
 8005dd4:	1d19      	adds	r1, r3, #4
 8005dd6:	f107 0314 	add.w	r3, r7, #20
 8005dda:	68ba      	ldr	r2, [r7, #8]
 8005ddc:	4618      	mov	r0, r3
 8005dde:	f00c fe25 	bl	8012a2c <memcpy>
		(*rx_buffer)[i][0] = (int16_t)(comm_temp_rx_buffer[0] << 8 | comm_temp_rx_buffer[1]);
 8005de2:	7d3b      	ldrb	r3, [r7, #20]
 8005de4:	021b      	lsls	r3, r3, #8
 8005de6:	b21a      	sxth	r2, r3
 8005de8:	7d7b      	ldrb	r3, [r7, #21]
 8005dea:	b21b      	sxth	r3, r3
 8005dec:	4313      	orrs	r3, r2
 8005dee:	b219      	sxth	r1, r3
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	69fa      	ldr	r2, [r7, #28]
 8005df4:	f823 1032 	strh.w	r1, [r3, r2, lsl #3]
		(*rx_buffer)[i][1] = (int16_t)(comm_temp_rx_buffer[2] << 8 | comm_temp_rx_buffer[3]);
 8005df8:	7dbb      	ldrb	r3, [r7, #22]
 8005dfa:	021b      	lsls	r3, r3, #8
 8005dfc:	b21a      	sxth	r2, r3
 8005dfe:	7dfb      	ldrb	r3, [r7, #23]
 8005e00:	b21b      	sxth	r3, r3
 8005e02:	4313      	orrs	r3, r2
 8005e04:	b219      	sxth	r1, r3
 8005e06:	687a      	ldr	r2, [r7, #4]
 8005e08:	69fb      	ldr	r3, [r7, #28]
 8005e0a:	00db      	lsls	r3, r3, #3
 8005e0c:	4413      	add	r3, r2
 8005e0e:	460a      	mov	r2, r1
 8005e10:	805a      	strh	r2, [r3, #2]
		(*rx_buffer)[i][2] = (int16_t)(comm_temp_rx_buffer[4] << 8 | comm_temp_rx_buffer[5]);
 8005e12:	7e3b      	ldrb	r3, [r7, #24]
 8005e14:	021b      	lsls	r3, r3, #8
 8005e16:	b21a      	sxth	r2, r3
 8005e18:	7e7b      	ldrb	r3, [r7, #25]
 8005e1a:	b21b      	sxth	r3, r3
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	b219      	sxth	r1, r3
 8005e20:	687a      	ldr	r2, [r7, #4]
 8005e22:	69fb      	ldr	r3, [r7, #28]
 8005e24:	00db      	lsls	r3, r3, #3
 8005e26:	4413      	add	r3, r2
 8005e28:	460a      	mov	r2, r1
 8005e2a:	809a      	strh	r2, [r3, #4]
		(*rx_buffer)[i][3] = (int16_t)(comm_temp_rx_buffer[6] << 8 | comm_temp_rx_buffer[7]);
 8005e2c:	7ebb      	ldrb	r3, [r7, #26]
 8005e2e:	021b      	lsls	r3, r3, #8
 8005e30:	b21a      	sxth	r2, r3
 8005e32:	7efb      	ldrb	r3, [r7, #27]
 8005e34:	b21b      	sxth	r3, r3
 8005e36:	4313      	orrs	r3, r2
 8005e38:	b219      	sxth	r1, r3
 8005e3a:	687a      	ldr	r2, [r7, #4]
 8005e3c:	69fb      	ldr	r3, [r7, #28]
 8005e3e:	00db      	lsls	r3, r3, #3
 8005e40:	4413      	add	r3, r2
 8005e42:	460a      	mov	r2, r1
 8005e44:	80da      	strh	r2, [r3, #6]
	for(int i=0;i<TOTAL_COMM_ID;i++){
 8005e46:	69fb      	ldr	r3, [r7, #28]
 8005e48:	3301      	adds	r3, #1
 8005e4a:	61fb      	str	r3, [r7, #28]
 8005e4c:	69fb      	ldr	r3, [r7, #28]
 8005e4e:	2b06      	cmp	r3, #6
 8005e50:	ddb9      	ble.n	8005dc6 <can_recv_comm_data+0x12>
	}
}
 8005e52:	bf00      	nop
 8005e54:	bf00      	nop
 8005e56:	3720      	adds	r7, #32
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	bd80      	pop	{r7, pc}
 8005e5c:	200004d4 	.word	0x200004d4

08005e60 <RC_Task_Func>:
/**
  * @brief     main remote control task
  * @param[in] None
  * @retval    None
  */
void RC_Task_Func(){
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b082      	sub	sp, #8
 8005e64:	af00      	add	r7, sp, #0

	/* set task exec period */
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = pdMS_TO_TICKS(5); // 100Hz, make sure this task slower than comm app
 8005e66:	2305      	movs	r3, #5
 8005e68:	607b      	str	r3, [r7, #4]

	/* init rc task */
	rc_task_init(&rc);
 8005e6a:	480d      	ldr	r0, [pc, #52]	; (8005ea0 <RC_Task_Func+0x40>)
 8005e6c:	f000 f822 	bl	8005eb4 <rc_task_init>

	/* reset rc test */
	rc_reset(&rc);
 8005e70:	480b      	ldr	r0, [pc, #44]	; (8005ea0 <RC_Task_Func+0x40>)
 8005e72:	f000 fb53 	bl	800651c <rc_reset>

	/* init the task ticks */
	xLastWakeTime = xTaskGetTickCount();
 8005e76:	f00b fc97 	bl	80117a8 <xTaskGetTickCount>
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	603b      	str	r3, [r7, #0]

	for(;;){

		rc_process_rx_data(&rc, rc_rx_buffer);
 8005e7e:	4909      	ldr	r1, [pc, #36]	; (8005ea4 <RC_Task_Func+0x44>)
 8005e80:	4807      	ldr	r0, [pc, #28]	; (8005ea0 <RC_Task_Func+0x40>)
 8005e82:	f000 f8b5 	bl	8005ff0 <rc_process_rx_data>
		rc_update_comm_pack(&rc, &(rc_message.message.comm_rc), &(pc_message.message.comm_pc),&(pc_ext_message.message.comm_ext_pc));
 8005e86:	4b08      	ldr	r3, [pc, #32]	; (8005ea8 <RC_Task_Func+0x48>)
 8005e88:	4a08      	ldr	r2, [pc, #32]	; (8005eac <RC_Task_Func+0x4c>)
 8005e8a:	4909      	ldr	r1, [pc, #36]	; (8005eb0 <RC_Task_Func+0x50>)
 8005e8c:	4804      	ldr	r0, [pc, #16]	; (8005ea0 <RC_Task_Func+0x40>)
 8005e8e:	f000 fac9 	bl	8006424 <rc_update_comm_pack>

		/* delay until wake time */
	    vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005e92:	463b      	mov	r3, r7
 8005e94:	6879      	ldr	r1, [r7, #4]
 8005e96:	4618      	mov	r0, r3
 8005e98:	f00b faca 	bl	8011430 <vTaskDelayUntil>
		rc_process_rx_data(&rc, rc_rx_buffer);
 8005e9c:	e7ef      	b.n	8005e7e <RC_Task_Func+0x1e>
 8005e9e:	bf00      	nop
 8005ea0:	2000d578 	.word	0x2000d578
 8005ea4:	2000d8b4 	.word	0x2000d8b4
 8005ea8:	20000190 	.word	0x20000190
 8005eac:	20000138 	.word	0x20000138
 8005eb0:	200000e0 	.word	0x200000e0

08005eb4 <rc_task_init>:
/**
  * @brief     init all the struct before task begin
  * @param[in] main rc struct
  * @retval    None
  */
void rc_task_init(RemoteControl_t *rc_hdlr){
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b082      	sub	sp, #8
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
	/* controller init */
	rc_hdlr->ctrl.ch0 = 0;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	801a      	strh	r2, [r3, #0]
	rc_hdlr->ctrl.ch1 = 0;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	805a      	strh	r2, [r3, #2]
	rc_hdlr->ctrl.ch2 = 0;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	809a      	strh	r2, [r3, #4]
	rc_hdlr->ctrl.ch3 = 0;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	80da      	strh	r2, [r3, #6]
	rc_hdlr->ctrl.s1 = SW_MID; //idle mode
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2203      	movs	r2, #3
 8005ed8:	721a      	strb	r2, [r3, #8]
	rc_hdlr->ctrl.s2 = SW_MID; //cease fire
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2203      	movs	r2, #3
 8005ede:	725a      	strb	r2, [r3, #9]

	/* pc init */
	rc_hdlr->pc.mouse.x = 0;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	819a      	strh	r2, [r3, #12]
	rc_hdlr->pc.mouse.y = 0;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	81da      	strh	r2, [r3, #14]
	rc_hdlr->pc.mouse.z = 0;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2200      	movs	r2, #0
 8005ef0:	821a      	strh	r2, [r3, #16]
	rc_hdlr->pc.mouse.click_l = 0;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	749a      	strb	r2, [r3, #18]
	rc_hdlr->pc.mouse.click_r = 0;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2200      	movs	r2, #0
 8005efc:	74da      	strb	r2, [r3, #19]

	rc_key_init(&rc_hdlr->pc.key.W);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	333c      	adds	r3, #60	; 0x3c
 8005f02:	4618      	mov	r0, r3
 8005f04:	f000 fb1e 	bl	8006544 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.A);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	333f      	adds	r3, #63	; 0x3f
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	f000 fb19 	bl	8006544 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.S);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	3342      	adds	r3, #66	; 0x42
 8005f16:	4618      	mov	r0, r3
 8005f18:	f000 fb14 	bl	8006544 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.D);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	3345      	adds	r3, #69	; 0x45
 8005f20:	4618      	mov	r0, r3
 8005f22:	f000 fb0f 	bl	8006544 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.Q);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	3348      	adds	r3, #72	; 0x48
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	f000 fb0a 	bl	8006544 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.E);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	334b      	adds	r3, #75	; 0x4b
 8005f34:	4618      	mov	r0, r3
 8005f36:	f000 fb05 	bl	8006544 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.R);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	334e      	adds	r3, #78	; 0x4e
 8005f3e:	4618      	mov	r0, r3
 8005f40:	f000 fb00 	bl	8006544 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.V);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	3351      	adds	r3, #81	; 0x51
 8005f48:	4618      	mov	r0, r3
 8005f4a:	f000 fafb 	bl	8006544 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.Ctrl);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	3354      	adds	r3, #84	; 0x54
 8005f52:	4618      	mov	r0, r3
 8005f54:	f000 faf6 	bl	8006544 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.F);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	3357      	adds	r3, #87	; 0x57
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	f000 faf1 	bl	8006544 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.Shift);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	335a      	adds	r3, #90	; 0x5a
 8005f66:	4618      	mov	r0, r3
 8005f68:	f000 faec 	bl	8006544 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.G);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	335d      	adds	r3, #93	; 0x5d
 8005f70:	4618      	mov	r0, r3
 8005f72:	f000 fae7 	bl	8006544 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.C);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	3360      	adds	r3, #96	; 0x60
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	f000 fae2 	bl	8006544 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.B);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	3363      	adds	r3, #99	; 0x63
 8005f84:	4618      	mov	r0, r3
 8005f86:	f000 fadd 	bl	8006544 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.mouse.left_click);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	3314      	adds	r3, #20
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f000 fad8 	bl	8006544 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.mouse.right_click);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	3317      	adds	r3, #23
 8005f98:	4618      	mov	r0, r3
 8005f9a:	f000 fad3 	bl	8006544 <rc_key_init>


	/* init low pass params */
	rc_hdlr->pc.mouse.x_folp.a = 0.95;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	4a12      	ldr	r2, [pc, #72]	; (8005fec <rc_task_init+0x138>)
 8005fa2:	629a      	str	r2, [r3, #40]	; 0x28
	rc_hdlr->pc.mouse.x_folp.cur_data = 0;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	f04f 0200 	mov.w	r2, #0
 8005faa:	61da      	str	r2, [r3, #28]
	rc_hdlr->pc.mouse.x_folp.last_output_data = 0;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	f04f 0200 	mov.w	r2, #0
 8005fb2:	625a      	str	r2, [r3, #36]	; 0x24
	rc_hdlr->pc.mouse.x_folp.output_data = 0;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	f04f 0200 	mov.w	r2, #0
 8005fba:	621a      	str	r2, [r3, #32]

	rc_hdlr->pc.mouse.y_folp.a = 0.95;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	4a0b      	ldr	r2, [pc, #44]	; (8005fec <rc_task_init+0x138>)
 8005fc0:	639a      	str	r2, [r3, #56]	; 0x38
	rc_hdlr->pc.mouse.y_folp.cur_data = 0;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	f04f 0200 	mov.w	r2, #0
 8005fc8:	62da      	str	r2, [r3, #44]	; 0x2c
	rc_hdlr->pc.mouse.y_folp.last_output_data = 0;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	f04f 0200 	mov.w	r2, #0
 8005fd0:	635a      	str	r2, [r3, #52]	; 0x34
	rc_hdlr->pc.mouse.y_folp.output_data = 0;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	f04f 0200 	mov.w	r2, #0
 8005fd8:	631a      	str	r2, [r3, #48]	; 0x30

	/* apply deflaut mode */
	rc_hdlr->control_mode = CTRLER_MODE;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
}
 8005fe2:	bf00      	nop
 8005fe4:	3708      	adds	r7, #8
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}
 8005fea:	bf00      	nop
 8005fec:	3f733333 	.word	0x3f733333

08005ff0 <rc_process_rx_data>:
/**
  * @brief     rc process recv data from dbus
  * @param[in] main rc struct
  * @retval    None
  */
void rc_process_rx_data(RemoteControl_t *rc_hdlr, uint8_t *rc_rx_buffer){
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b082      	sub	sp, #8
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
 8005ff8:	6039      	str	r1, [r7, #0]
	/* no matter what mode, read switch data */
	rc_hdlr->ctrl.s1   = ((rc_rx_buffer[5] >> 4)& 0x000C) >> 2;
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	3305      	adds	r3, #5
 8005ffe:	781b      	ldrb	r3, [r3, #0]
 8006000:	091b      	lsrs	r3, r3, #4
 8006002:	b2db      	uxtb	r3, r3
 8006004:	109b      	asrs	r3, r3, #2
 8006006:	b2db      	uxtb	r3, r3
 8006008:	f003 0303 	and.w	r3, r3, #3
 800600c:	b2da      	uxtb	r2, r3
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	721a      	strb	r2, [r3, #8]
	rc_hdlr->ctrl.s2   = ((rc_rx_buffer[5] >> 4)& 0x0003);      //may use this as mode swap indicator
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	3305      	adds	r3, #5
 8006016:	781b      	ldrb	r3, [r3, #0]
 8006018:	091b      	lsrs	r3, r3, #4
 800601a:	b2db      	uxtb	r3, r3
 800601c:	f003 0303 	and.w	r3, r3, #3
 8006020:	b2da      	uxtb	r2, r3
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	725a      	strb	r2, [r3, #9]

	/* currently hard coding */
	if(rc_hdlr->ctrl.s1 == SW_MID && rc_hdlr->ctrl.s2 == SW_DOWN)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	7a1b      	ldrb	r3, [r3, #8]
 800602a:	2b03      	cmp	r3, #3
 800602c:	d108      	bne.n	8006040 <rc_process_rx_data+0x50>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	7a5b      	ldrb	r3, [r3, #9]
 8006032:	2b02      	cmp	r3, #2
 8006034:	d104      	bne.n	8006040 <rc_process_rx_data+0x50>
		rc_hdlr->control_mode = PC_MODE;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2201      	movs	r2, #1
 800603a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
 800603e:	e003      	b.n	8006048 <rc_process_rx_data+0x58>
	else
		rc_hdlr->control_mode = CTRLER_MODE;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2200      	movs	r2, #0
 8006044:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

	if(rc_hdlr->control_mode == CTRLER_MODE){
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800604e:	2b00      	cmp	r3, #0
 8006050:	f040 80ab 	bne.w	80061aa <rc_process_rx_data+0x1ba>
		/* remote controller parse process */
		rc_hdlr->ctrl.ch0  = ((rc_rx_buffer[0]| (rc_rx_buffer[1] << 8)) & 0x07ff) - CHANNEL_CENTER;
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	781b      	ldrb	r3, [r3, #0]
 8006058:	b21a      	sxth	r2, r3
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	3301      	adds	r3, #1
 800605e:	781b      	ldrb	r3, [r3, #0]
 8006060:	021b      	lsls	r3, r3, #8
 8006062:	b21b      	sxth	r3, r3
 8006064:	4313      	orrs	r3, r2
 8006066:	b21b      	sxth	r3, r3
 8006068:	b29b      	uxth	r3, r3
 800606a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800606e:	b29b      	uxth	r3, r3
 8006070:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8006074:	b29b      	uxth	r3, r3
 8006076:	b21a      	sxth	r2, r3
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	801a      	strh	r2, [r3, #0]
		rc_hdlr->ctrl.ch1  = (((rc_rx_buffer[1] >> 3) | (rc_rx_buffer[2] << 5)) & 0x07ff) - CHANNEL_CENTER;
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	3301      	adds	r3, #1
 8006080:	781b      	ldrb	r3, [r3, #0]
 8006082:	08db      	lsrs	r3, r3, #3
 8006084:	b2db      	uxtb	r3, r3
 8006086:	b21a      	sxth	r2, r3
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	3302      	adds	r3, #2
 800608c:	781b      	ldrb	r3, [r3, #0]
 800608e:	015b      	lsls	r3, r3, #5
 8006090:	b21b      	sxth	r3, r3
 8006092:	4313      	orrs	r3, r2
 8006094:	b21b      	sxth	r3, r3
 8006096:	b29b      	uxth	r3, r3
 8006098:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800609c:	b29b      	uxth	r3, r3
 800609e:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80060a2:	b29b      	uxth	r3, r3
 80060a4:	b21a      	sxth	r2, r3
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	805a      	strh	r2, [r3, #2]
		rc_hdlr->ctrl.ch2  = (((rc_rx_buffer[2] >> 6) | (rc_rx_buffer[3] << 2) | (rc_rx_buffer[4] << 10)) & 0x07ff) - CHANNEL_CENTER;
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	3302      	adds	r3, #2
 80060ae:	781b      	ldrb	r3, [r3, #0]
 80060b0:	099b      	lsrs	r3, r3, #6
 80060b2:	b2db      	uxtb	r3, r3
 80060b4:	b21a      	sxth	r2, r3
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	3303      	adds	r3, #3
 80060ba:	781b      	ldrb	r3, [r3, #0]
 80060bc:	009b      	lsls	r3, r3, #2
 80060be:	b21b      	sxth	r3, r3
 80060c0:	4313      	orrs	r3, r2
 80060c2:	b21a      	sxth	r2, r3
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	3304      	adds	r3, #4
 80060c8:	781b      	ldrb	r3, [r3, #0]
 80060ca:	029b      	lsls	r3, r3, #10
 80060cc:	b21b      	sxth	r3, r3
 80060ce:	4313      	orrs	r3, r2
 80060d0:	b21b      	sxth	r3, r3
 80060d2:	b29b      	uxth	r3, r3
 80060d4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80060d8:	b29b      	uxth	r3, r3
 80060da:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80060de:	b29b      	uxth	r3, r3
 80060e0:	b21a      	sxth	r2, r3
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	809a      	strh	r2, [r3, #4]
		rc_hdlr->ctrl.ch3  = (((rc_rx_buffer[4] >> 1) | (rc_rx_buffer[5] << 7)) & 0x07ff) - CHANNEL_CENTER;
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	3304      	adds	r3, #4
 80060ea:	781b      	ldrb	r3, [r3, #0]
 80060ec:	085b      	lsrs	r3, r3, #1
 80060ee:	b2db      	uxtb	r3, r3
 80060f0:	b21a      	sxth	r2, r3
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	3305      	adds	r3, #5
 80060f6:	781b      	ldrb	r3, [r3, #0]
 80060f8:	01db      	lsls	r3, r3, #7
 80060fa:	b21b      	sxth	r3, r3
 80060fc:	4313      	orrs	r3, r2
 80060fe:	b21b      	sxth	r3, r3
 8006100:	b29b      	uxth	r3, r3
 8006102:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006106:	b29b      	uxth	r3, r3
 8006108:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800610c:	b29b      	uxth	r3, r3
 800610e:	b21a      	sxth	r2, r3
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	80da      	strh	r2, [r3, #6]
		rc_hdlr->ctrl.wheel = ((rc_rx_buffer[16]|(rc_rx_buffer[17]<<8))&0x07FF) - CHANNEL_CENTER;
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	3310      	adds	r3, #16
 8006118:	781b      	ldrb	r3, [r3, #0]
 800611a:	b21a      	sxth	r2, r3
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	3311      	adds	r3, #17
 8006120:	781b      	ldrb	r3, [r3, #0]
 8006122:	021b      	lsls	r3, r3, #8
 8006124:	b21b      	sxth	r3, r3
 8006126:	4313      	orrs	r3, r2
 8006128:	b21b      	sxth	r3, r3
 800612a:	b29b      	uxth	r3, r3
 800612c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006130:	b29b      	uxth	r3, r3
 8006132:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8006136:	b29b      	uxth	r3, r3
 8006138:	b21a      	sxth	r2, r3
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	815a      	strh	r2, [r3, #10]

		/* calibration process to avoid some unexpected values */
		if ((abs(rc_hdlr->ctrl.ch0)  > CHANNEL_OFFSET_MAX_ABS_VAL) ||(abs(rc_hdlr->ctrl.ch1) > CHANNEL_OFFSET_MAX_ABS_VAL) || \
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006144:	2b00      	cmp	r3, #0
 8006146:	bfb8      	it	lt
 8006148:	425b      	neglt	r3, r3
 800614a:	b29b      	uxth	r3, r3
 800614c:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8006150:	d81e      	bhi.n	8006190 <rc_process_rx_data+0x1a0>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8006158:	2b00      	cmp	r3, #0
 800615a:	bfb8      	it	lt
 800615c:	425b      	neglt	r3, r3
 800615e:	b29b      	uxth	r3, r3
 8006160:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8006164:	d814      	bhi.n	8006190 <rc_process_rx_data+0x1a0>
			 (abs(rc_hdlr->ctrl.ch2) > CHANNEL_OFFSET_MAX_ABS_VAL) ||(abs(rc_hdlr->ctrl.ch3) > CHANNEL_OFFSET_MAX_ABS_VAL))
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800616c:	2b00      	cmp	r3, #0
 800616e:	bfb8      	it	lt
 8006170:	425b      	neglt	r3, r3
 8006172:	b29b      	uxth	r3, r3
		if ((abs(rc_hdlr->ctrl.ch0)  > CHANNEL_OFFSET_MAX_ABS_VAL) ||(abs(rc_hdlr->ctrl.ch1) > CHANNEL_OFFSET_MAX_ABS_VAL) || \
 8006174:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8006178:	d80a      	bhi.n	8006190 <rc_process_rx_data+0x1a0>
			 (abs(rc_hdlr->ctrl.ch2) > CHANNEL_OFFSET_MAX_ABS_VAL) ||(abs(rc_hdlr->ctrl.ch3) > CHANNEL_OFFSET_MAX_ABS_VAL))
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8006180:	2b00      	cmp	r3, #0
 8006182:	bfb8      	it	lt
 8006184:	425b      	neglt	r3, r3
 8006186:	b29b      	uxth	r3, r3
 8006188:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 800618c:	f240 8143 	bls.w	8006416 <rc_process_rx_data+0x426>
		  {
			rc.ctrl.ch0 = 0;
 8006190:	4ba3      	ldr	r3, [pc, #652]	; (8006420 <rc_process_rx_data+0x430>)
 8006192:	2200      	movs	r2, #0
 8006194:	801a      	strh	r2, [r3, #0]
			rc.ctrl.ch1 = 0;
 8006196:	4ba2      	ldr	r3, [pc, #648]	; (8006420 <rc_process_rx_data+0x430>)
 8006198:	2200      	movs	r2, #0
 800619a:	805a      	strh	r2, [r3, #2]
			rc.ctrl.ch2 = 0;
 800619c:	4ba0      	ldr	r3, [pc, #640]	; (8006420 <rc_process_rx_data+0x430>)
 800619e:	2200      	movs	r2, #0
 80061a0:	809a      	strh	r2, [r3, #4]
			rc.ctrl.ch3 = 0;
 80061a2:	4b9f      	ldr	r3, [pc, #636]	; (8006420 <rc_process_rx_data+0x430>)
 80061a4:	2200      	movs	r2, #0
 80061a6:	80da      	strh	r2, [r3, #6]

		rc_key_scan(&rc_hdlr->pc.mouse.left_click, rc_hdlr->pc.mouse.click_l, 0x0001);
		rc_key_scan(&rc_hdlr->pc.mouse.right_click, rc_hdlr->pc.mouse.click_r, 0x0001);

	}
}
 80061a8:	e135      	b.n	8006416 <rc_process_rx_data+0x426>
	else if(rc_hdlr->control_mode == PC_MODE){
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 80061b0:	2b01      	cmp	r3, #1
 80061b2:	f040 8130 	bne.w	8006416 <rc_process_rx_data+0x426>
		rc_hdlr->pc.mouse.x = rc_rx_buffer[6] | (rc_rx_buffer[7] << 8);
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	3306      	adds	r3, #6
 80061ba:	781b      	ldrb	r3, [r3, #0]
 80061bc:	b21a      	sxth	r2, r3
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	3307      	adds	r3, #7
 80061c2:	781b      	ldrb	r3, [r3, #0]
 80061c4:	021b      	lsls	r3, r3, #8
 80061c6:	b21b      	sxth	r3, r3
 80061c8:	4313      	orrs	r3, r2
 80061ca:	b21a      	sxth	r2, r3
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	819a      	strh	r2, [r3, #12]
		rc_hdlr->pc.mouse.y = rc_rx_buffer[8] | (rc_rx_buffer[9] << 8);
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	3308      	adds	r3, #8
 80061d4:	781b      	ldrb	r3, [r3, #0]
 80061d6:	b21a      	sxth	r2, r3
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	3309      	adds	r3, #9
 80061dc:	781b      	ldrb	r3, [r3, #0]
 80061de:	021b      	lsls	r3, r3, #8
 80061e0:	b21b      	sxth	r3, r3
 80061e2:	4313      	orrs	r3, r2
 80061e4:	b21a      	sxth	r2, r3
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	81da      	strh	r2, [r3, #14]
		rc_hdlr->pc.mouse.z = rc_rx_buffer[10] | (rc_rx_buffer[11] << 8);//why the official parse process has z axis??
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	330a      	adds	r3, #10
 80061ee:	781b      	ldrb	r3, [r3, #0]
 80061f0:	b21a      	sxth	r2, r3
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	330b      	adds	r3, #11
 80061f6:	781b      	ldrb	r3, [r3, #0]
 80061f8:	021b      	lsls	r3, r3, #8
 80061fa:	b21b      	sxth	r3, r3
 80061fc:	4313      	orrs	r3, r2
 80061fe:	b21a      	sxth	r2, r3
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	821a      	strh	r2, [r3, #16]
		rc_hdlr->pc.mouse.click_l = rc_rx_buffer[12];
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	7b1a      	ldrb	r2, [r3, #12]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	749a      	strb	r2, [r3, #18]
		rc_hdlr->pc.mouse.click_r = rc_rx_buffer[13];
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	7b5a      	ldrb	r2, [r3, #13]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	74da      	strb	r2, [r3, #19]
		rc_hdlr->pc.key.key_buffer = rc_rx_buffer[14] | (rc_rx_buffer[15] << 8);//multiple keys reading
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	330e      	adds	r3, #14
 8006218:	781b      	ldrb	r3, [r3, #0]
 800621a:	b21a      	sxth	r2, r3
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	330f      	adds	r3, #15
 8006220:	781b      	ldrb	r3, [r3, #0]
 8006222:	021b      	lsls	r3, r3, #8
 8006224:	b21b      	sxth	r3, r3
 8006226:	4313      	orrs	r3, r2
 8006228:	b21b      	sxth	r3, r3
 800622a:	b29a      	uxth	r2, r3
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
		rc_key_scan(&rc_hdlr->pc.key.W, rc_hdlr->pc.key.key_buffer, KEY_BOARD_W);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800623e:	2201      	movs	r2, #1
 8006240:	4619      	mov	r1, r3
 8006242:	f000 f992 	bl	800656a <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.S, rc_hdlr->pc.key.key_buffer, KEY_BOARD_S);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	f103 0042 	add.w	r0, r3, #66	; 0x42
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8006252:	2202      	movs	r2, #2
 8006254:	4619      	mov	r1, r3
 8006256:	f000 f988 	bl	800656a <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.A, rc_hdlr->pc.key.key_buffer, KEY_BOARD_A);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f103 003f 	add.w	r0, r3, #63	; 0x3f
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8006266:	2204      	movs	r2, #4
 8006268:	4619      	mov	r1, r3
 800626a:	f000 f97e 	bl	800656a <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.D, rc_hdlr->pc.key.key_buffer, KEY_BOARD_D);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	f103 0045 	add.w	r0, r3, #69	; 0x45
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800627a:	2208      	movs	r2, #8
 800627c:	4619      	mov	r1, r3
 800627e:	f000 f974 	bl	800656a <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.Shift, rc_hdlr->pc.key.key_buffer, KEY_BOARD_SHIFT);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	f103 005a 	add.w	r0, r3, #90	; 0x5a
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800628e:	2210      	movs	r2, #16
 8006290:	4619      	mov	r1, r3
 8006292:	f000 f96a 	bl	800656a <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.Ctrl, rc_hdlr->pc.key.key_buffer, KEY_BOARD_CTRL);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	f103 0054 	add.w	r0, r3, #84	; 0x54
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80062a2:	2220      	movs	r2, #32
 80062a4:	4619      	mov	r1, r3
 80062a6:	f000 f960 	bl	800656a <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.Q, rc_hdlr->pc.key.key_buffer, KEY_BOARD_Q);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	f103 0048 	add.w	r0, r3, #72	; 0x48
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80062b6:	2240      	movs	r2, #64	; 0x40
 80062b8:	4619      	mov	r1, r3
 80062ba:	f000 f956 	bl	800656a <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.E, rc_hdlr->pc.key.key_buffer, KEY_BOARD_E);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	f103 004b 	add.w	r0, r3, #75	; 0x4b
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80062ca:	2280      	movs	r2, #128	; 0x80
 80062cc:	4619      	mov	r1, r3
 80062ce:	f000 f94c 	bl	800656a <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.R, rc_hdlr->pc.key.key_buffer, KEY_BOARD_R);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	f103 004e 	add.w	r0, r3, #78	; 0x4e
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80062de:	f44f 7280 	mov.w	r2, #256	; 0x100
 80062e2:	4619      	mov	r1, r3
 80062e4:	f000 f941 	bl	800656a <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.F, rc_hdlr->pc.key.key_buffer, KEY_BOARD_F);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	f103 0057 	add.w	r0, r3, #87	; 0x57
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80062f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80062f8:	4619      	mov	r1, r3
 80062fa:	f000 f936 	bl	800656a <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.G, rc_hdlr->pc.key.key_buffer, KEY_BOARD_G);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f103 005d 	add.w	r0, r3, #93	; 0x5d
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800630a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800630e:	4619      	mov	r1, r3
 8006310:	f000 f92b 	bl	800656a <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.C, rc_hdlr->pc.key.key_buffer, KEY_BOARD_C);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	f103 0060 	add.w	r0, r3, #96	; 0x60
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8006320:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006324:	4619      	mov	r1, r3
 8006326:	f000 f920 	bl	800656a <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.V, rc_hdlr->pc.key.key_buffer, KEY_BOARD_V);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	f103 0051 	add.w	r0, r3, #81	; 0x51
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8006336:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800633a:	4619      	mov	r1, r3
 800633c:	f000 f915 	bl	800656a <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.B, rc_hdlr->pc.key.key_buffer, KEY_BOARD_B);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	f103 0063 	add.w	r0, r3, #99	; 0x63
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800634c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006350:	4619      	mov	r1, r3
 8006352:	f000 f90a 	bl	800656a <rc_key_scan>
		rc_hdlr->pc.mouse.x = first_order_low_pass_filter(&rc_hdlr->pc.mouse.x_folp, rc_hdlr->pc.mouse.x);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	f103 021c 	add.w	r2, r3, #28
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8006362:	ee07 3a90 	vmov	s15, r3
 8006366:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800636a:	eeb0 0a67 	vmov.f32	s0, s15
 800636e:	4610      	mov	r0, r2
 8006370:	f7fc fe1a 	bl	8002fa8 <first_order_low_pass_filter>
 8006374:	eef0 7a40 	vmov.f32	s15, s0
 8006378:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800637c:	ee17 3a90 	vmov	r3, s15
 8006380:	b21a      	sxth	r2, r3
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	819a      	strh	r2, [r3, #12]
		rc_hdlr->pc.mouse.y = first_order_low_pass_filter(&rc_hdlr->pc.mouse.y_folp, rc_hdlr->pc.mouse.y);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8006392:	ee07 3a90 	vmov	s15, r3
 8006396:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800639a:	eeb0 0a67 	vmov.f32	s0, s15
 800639e:	4610      	mov	r0, r2
 80063a0:	f7fc fe02 	bl	8002fa8 <first_order_low_pass_filter>
 80063a4:	eef0 7a40 	vmov.f32	s15, s0
 80063a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80063ac:	ee17 3a90 	vmov	r3, s15
 80063b0:	b21a      	sxth	r2, r3
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	81da      	strh	r2, [r3, #14]
		if ((abs(rc_hdlr->pc.mouse.x)  > MOUSE_MAX_SPEED_VALUE) ||(abs(rc_hdlr->pc.mouse.x) > MOUSE_MAX_SPEED_VALUE)){
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	bfb8      	it	lt
 80063c0:	425b      	neglt	r3, r3
 80063c2:	b29b      	uxth	r3, r3
 80063c4:	f247 5230 	movw	r2, #30000	; 0x7530
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d80a      	bhi.n	80063e2 <rc_process_rx_data+0x3f2>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	bfb8      	it	lt
 80063d6:	425b      	neglt	r3, r3
 80063d8:	b29b      	uxth	r3, r3
 80063da:	f247 5230 	movw	r2, #30000	; 0x7530
 80063de:	4293      	cmp	r3, r2
 80063e0:	d905      	bls.n	80063ee <rc_process_rx_data+0x3fe>
			rc_hdlr->pc.mouse.x = 0;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2200      	movs	r2, #0
 80063e6:	819a      	strh	r2, [r3, #12]
			rc_hdlr->pc.mouse.y = 0;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2200      	movs	r2, #0
 80063ec:	81da      	strh	r2, [r3, #14]
		rc_key_scan(&rc_hdlr->pc.mouse.left_click, rc_hdlr->pc.mouse.click_l, 0x0001);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	f103 0014 	add.w	r0, r3, #20
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	7c9b      	ldrb	r3, [r3, #18]
 80063f8:	b29b      	uxth	r3, r3
 80063fa:	2201      	movs	r2, #1
 80063fc:	4619      	mov	r1, r3
 80063fe:	f000 f8b4 	bl	800656a <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.mouse.right_click, rc_hdlr->pc.mouse.click_r, 0x0001);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	f103 0017 	add.w	r0, r3, #23
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	7cdb      	ldrb	r3, [r3, #19]
 800640c:	b29b      	uxth	r3, r3
 800640e:	2201      	movs	r2, #1
 8006410:	4619      	mov	r1, r3
 8006412:	f000 f8aa 	bl	800656a <rc_key_scan>
}
 8006416:	bf00      	nop
 8006418:	3708      	adds	r7, #8
 800641a:	46bd      	mov	sp, r7
 800641c:	bd80      	pop	{r7, pc}
 800641e:	bf00      	nop
 8006420:	2000d578 	.word	0x2000d578

08006424 <rc_update_comm_pack>:
  * @brief     update the remote comm pack
  * @param[in] main rc struct
  * @param[in] comm rc struct
  * @retval    None
  */
static void rc_update_comm_pack(RemoteControl_t *rc_hdlr, CommRemoteControl_t *comm_rc, CommPCControl_t *comm_pc, CommExtPCControl_t *comm_ext_pc){
 8006424:	b480      	push	{r7}
 8006426:	b085      	sub	sp, #20
 8006428:	af00      	add	r7, sp, #0
 800642a:	60f8      	str	r0, [r7, #12]
 800642c:	60b9      	str	r1, [r7, #8]
 800642e:	607a      	str	r2, [r7, #4]
 8006430:	603b      	str	r3, [r7, #0]
	if(rc_hdlr->control_mode == CTRLER_MODE){
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8006438:	2b00      	cmp	r3, #0
 800643a:	d11a      	bne.n	8006472 <rc_update_comm_pack+0x4e>
		comm_rc->rc_data[0] = rc_hdlr->ctrl.ch0;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	801a      	strh	r2, [r3, #0]
		comm_rc->rc_data[1] = rc_hdlr->ctrl.ch1;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	805a      	strh	r2, [r3, #2]
		comm_rc->rc_data[2]  = rc_hdlr->ctrl.s1;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	7a1b      	ldrb	r3, [r3, #8]
 8006454:	b21a      	sxth	r2, r3
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	809a      	strh	r2, [r3, #4]
		comm_rc->rc_data[3]  = rc_hdlr->ctrl.s2;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	7a5b      	ldrb	r3, [r3, #9]
 800645e:	b21a      	sxth	r2, r3
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	80da      	strh	r2, [r3, #6]
		comm_rc->send_flag = 1;
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	2201      	movs	r2, #1
 8006468:	721a      	strb	r2, [r3, #8]

		/* not send pc data */
		comm_pc->send_flag = 0;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2200      	movs	r2, #0
 800646e:	721a      	strb	r2, [r3, #8]
		comm_ext_pc->pc_data[3] = 0;
		comm_ext_pc->send_flag = 1;


	}
}
 8006470:	e04c      	b.n	800650c <rc_update_comm_pack+0xe8>
	else if(rc_hdlr->control_mode == PC_MODE){
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8006478:	2b01      	cmp	r3, #1
 800647a:	d147      	bne.n	800650c <rc_update_comm_pack+0xe8>
		comm_rc->rc_data[0] = chassis.chassis_mode;//board mode
 800647c:	4b26      	ldr	r3, [pc, #152]	; (8006518 <rc_update_comm_pack+0xf4>)
 800647e:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8006482:	b21a      	sxth	r2, r3
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	801a      	strh	r2, [r3, #0]
		comm_rc->rc_data[1] = chassis.chassis_act_mode;//act_mode
 8006488:	4b23      	ldr	r3, [pc, #140]	; (8006518 <rc_update_comm_pack+0xf4>)
 800648a:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 800648e:	b21a      	sxth	r2, r3
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	805a      	strh	r2, [r3, #2]
		comm_rc->rc_data[2]  = rc_hdlr->ctrl.s1;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	7a1b      	ldrb	r3, [r3, #8]
 8006498:	b21a      	sxth	r2, r3
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	809a      	strh	r2, [r3, #4]
		comm_rc->rc_data[3]  = rc_hdlr->ctrl.s2;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	7a5b      	ldrb	r3, [r3, #9]
 80064a2:	b21a      	sxth	r2, r3
 80064a4:	68bb      	ldr	r3, [r7, #8]
 80064a6:	80da      	strh	r2, [r3, #6]
		comm_rc->send_flag = 1;
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	2201      	movs	r2, #1
 80064ac:	721a      	strb	r2, [r3, #8]
		comm_pc->pc_data[0] = rc_hdlr->pc.mouse.x;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	801a      	strh	r2, [r3, #0]
		comm_pc->pc_data[1] = rc_hdlr->pc.mouse.y;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	805a      	strh	r2, [r3, #2]
		comm_pc->pc_data[2]  = rc_hdlr->pc.mouse.left_click.status;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	7d1b      	ldrb	r3, [r3, #20]
 80064c6:	b21a      	sxth	r2, r3
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	809a      	strh	r2, [r3, #4]
		comm_pc->pc_data[3]  = rc_hdlr->pc.mouse.right_click.status;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	7ddb      	ldrb	r3, [r3, #23]
 80064d0:	b21a      	sxth	r2, r3
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	80da      	strh	r2, [r3, #6]
		comm_pc->send_flag = 1;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2201      	movs	r2, #1
 80064da:	721a      	strb	r2, [r3, #8]
		comm_ext_pc->pc_data[0] = rc_hdlr->pc.key.C.status;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 80064e2:	b21a      	sxth	r2, r3
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	801a      	strh	r2, [r3, #0]
		comm_ext_pc->pc_data[1] = rc_hdlr->pc.key.V.status;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80064ee:	b21a      	sxth	r2, r3
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	805a      	strh	r2, [r3, #2]
		comm_ext_pc->pc_data[2] = rc_hdlr->pc.key.B.status;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	f893 3063 	ldrb.w	r3, [r3, #99]	; 0x63
 80064fa:	b21a      	sxth	r2, r3
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	809a      	strh	r2, [r3, #4]
		comm_ext_pc->pc_data[3] = 0;
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	2200      	movs	r2, #0
 8006504:	80da      	strh	r2, [r3, #6]
		comm_ext_pc->send_flag = 1;
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	2201      	movs	r2, #1
 800650a:	721a      	strb	r2, [r3, #8]
}
 800650c:	bf00      	nop
 800650e:	3714      	adds	r7, #20
 8006510:	46bd      	mov	sp, r7
 8006512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006516:	4770      	bx	lr
 8006518:	2000d414 	.word	0x2000d414

0800651c <rc_reset>:
/**
  * @brief     reset everything when error occurs
  * @param[in] main rc struct
  * @retval    None
  */
void rc_reset(RemoteControl_t *rc_hdlr){
 800651c:	b580      	push	{r7, lr}
 800651e:	b082      	sub	sp, #8
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
	/* stop DMA */
	HAL_UART_DMAStop(&huart3);
 8006524:	4805      	ldr	r0, [pc, #20]	; (800653c <rc_reset+0x20>)
 8006526:	f009 f89c 	bl	800f662 <HAL_UART_DMAStop>
	/* try to reconnect to rc */
	HAL_UART_Receive_DMA(&huart3, rc_rx_buffer, DBUS_BUFFER_LEN);
 800652a:	2212      	movs	r2, #18
 800652c:	4904      	ldr	r1, [pc, #16]	; (8006540 <rc_reset+0x24>)
 800652e:	4803      	ldr	r0, [pc, #12]	; (800653c <rc_reset+0x20>)
 8006530:	f009 f867 	bl	800f602 <HAL_UART_Receive_DMA>
}
 8006534:	bf00      	nop
 8006536:	3708      	adds	r7, #8
 8006538:	46bd      	mov	sp, r7
 800653a:	bd80      	pop	{r7, pc}
 800653c:	2000dc08 	.word	0x2000dc08
 8006540:	2000d8b4 	.word	0x2000d8b4

08006544 <rc_key_init>:
/**
  * @brief	   key object initialization
  * @param[in] key object
  * @retval    None
  */
void rc_key_init(KeyObject_t *key){
 8006544:	b480      	push	{r7}
 8006546:	b083      	sub	sp, #12
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
	key->status = RELEASED;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2200      	movs	r2, #0
 8006550:	701a      	strb	r2, [r3, #0]
	key->pre_status = RELEASED;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2200      	movs	r2, #0
 8006556:	705a      	strb	r2, [r3, #1]
	key->status_count = 0;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2200      	movs	r2, #0
 800655c:	709a      	strb	r2, [r3, #2]
}
 800655e:	bf00      	nop
 8006560:	370c      	adds	r7, #12
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr

0800656a <rc_key_scan>:
/**
  * @brief	   key object initialization
  * @param[in] key object
  * @retval    None
  */
void rc_key_scan(KeyObject_t *key_obj, uint16_t key_buffer, uint16_t compare_key){
 800656a:	b580      	push	{r7, lr}
 800656c:	b082      	sub	sp, #8
 800656e:	af00      	add	r7, sp, #0
 8006570:	6078      	str	r0, [r7, #4]
 8006572:	460b      	mov	r3, r1
 8006574:	807b      	strh	r3, [r7, #2]
 8006576:	4613      	mov	r3, r2
 8006578:	803b      	strh	r3, [r7, #0]
	if(key_buffer & compare_key)
 800657a:	887a      	ldrh	r2, [r7, #2]
 800657c:	883b      	ldrh	r3, [r7, #0]
 800657e:	4013      	ands	r3, r2
 8006580:	b29b      	uxth	r3, r3
 8006582:	2b00      	cmp	r3, #0
 8006584:	d006      	beq.n	8006594 <rc_key_scan+0x2a>
		key_obj->status_count++;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	789b      	ldrb	r3, [r3, #2]
 800658a:	3301      	adds	r3, #1
 800658c:	b2da      	uxtb	r2, r3
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	709a      	strb	r2, [r3, #2]
 8006592:	e002      	b.n	800659a <rc_key_scan+0x30>
	else
		key_obj->status_count = 0;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2200      	movs	r2, #0
 8006598:	709a      	strb	r2, [r3, #2]
	rc_get_key_status(key_obj);
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	f000 f804 	bl	80065a8 <rc_get_key_status>
}
 80065a0:	bf00      	nop
 80065a2:	3708      	adds	r7, #8
 80065a4:	46bd      	mov	sp, r7
 80065a6:	bd80      	pop	{r7, pc}

080065a8 <rc_get_key_status>:
/**
  * @brief     get the current key status based on the count
  * @param[in] key object
  * @retval    current key status
  */
KeyStatus_t rc_get_key_status(KeyObject_t *key){
 80065a8:	b480      	push	{r7}
 80065aa:	b083      	sub	sp, #12
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
	key->pre_status = key->status;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	781a      	ldrb	r2, [r3, #0]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	705a      	strb	r2, [r3, #1]
	if(key->status_count > 1){// hold pressed
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	789b      	ldrb	r3, [r3, #2]
 80065bc:	2b01      	cmp	r3, #1
 80065be:	d919      	bls.n	80065f4 <rc_get_key_status+0x4c>
		switch(key->pre_status){
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	785b      	ldrb	r3, [r3, #1]
 80065c4:	2b02      	cmp	r3, #2
 80065c6:	dc02      	bgt.n	80065ce <rc_get_key_status+0x26>
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	da03      	bge.n	80065d4 <rc_get_key_status+0x2c>
 80065cc:	e00a      	b.n	80065e4 <rc_get_key_status+0x3c>
 80065ce:	2b03      	cmp	r3, #3
 80065d0:	d004      	beq.n	80065dc <rc_get_key_status+0x34>
 80065d2:	e007      	b.n	80065e4 <rc_get_key_status+0x3c>
			/* in this case, we have 2 possible pre status */
			case RELEASED:
			case PRESSED_TO_RELEASE:
			case RELEASED_TO_PRESS: key->status = PRESSED;break;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2203      	movs	r2, #3
 80065d8:	701a      	strb	r2, [r3, #0]
 80065da:	e003      	b.n	80065e4 <rc_get_key_status+0x3c>
			case PRESSED: key->status = PRESSED;break;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2203      	movs	r2, #3
 80065e0:	701a      	strb	r2, [r3, #0]
 80065e2:	bf00      	nop
		}
		if(key->status_count > 100)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	789b      	ldrb	r3, [r3, #2]
 80065e8:	2b64      	cmp	r3, #100	; 0x64
 80065ea:	d93c      	bls.n	8006666 <rc_get_key_status+0xbe>
			key->status_count = 100; //avoid infinite addition
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2264      	movs	r2, #100	; 0x64
 80065f0:	709a      	strb	r2, [r3, #2]
 80065f2:	e038      	b.n	8006666 <rc_get_key_status+0xbe>
	}
	else if(key->status_count == 1){ // rising edge triggered
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	789b      	ldrb	r3, [r3, #2]
 80065f8:	2b01      	cmp	r3, #1
 80065fa:	d115      	bne.n	8006628 <rc_get_key_status+0x80>
		switch(key->pre_status){
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	785b      	ldrb	r3, [r3, #1]
 8006600:	2b03      	cmp	r3, #3
 8006602:	d009      	beq.n	8006618 <rc_get_key_status+0x70>
 8006604:	2b03      	cmp	r3, #3
 8006606:	dc2e      	bgt.n	8006666 <rc_get_key_status+0xbe>
 8006608:	2b01      	cmp	r3, #1
 800660a:	dc02      	bgt.n	8006612 <rc_get_key_status+0x6a>
 800660c:	2b00      	cmp	r3, #0
 800660e:	da03      	bge.n	8006618 <rc_get_key_status+0x70>
 8006610:	e029      	b.n	8006666 <rc_get_key_status+0xbe>
 8006612:	2b02      	cmp	r3, #2
 8006614:	d004      	beq.n	8006620 <rc_get_key_status+0x78>
 8006616:	e026      	b.n	8006666 <rc_get_key_status+0xbe>
			/* in this case , we have 2 possible pre status */
			case RELEASED_TO_PRESS:
			case PRESSED:
			case RELEASED: key->status = RELEASED_TO_PRESS;break;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2201      	movs	r2, #1
 800661c:	701a      	strb	r2, [r3, #0]
 800661e:	e022      	b.n	8006666 <rc_get_key_status+0xbe>
			case PRESSED_TO_RELEASE:key->status = RELEASED_TO_PRESS;break;// count not ++, indicate																	 // not pressed
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2201      	movs	r2, #1
 8006624:	701a      	strb	r2, [r3, #0]
 8006626:	e01e      	b.n	8006666 <rc_get_key_status+0xbe>
		}
	}
	else if(key->status_count == 0){ // released
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	789b      	ldrb	r3, [r3, #2]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d119      	bne.n	8006664 <rc_get_key_status+0xbc>
		switch(key->pre_status){
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	785b      	ldrb	r3, [r3, #1]
 8006634:	2b03      	cmp	r3, #3
 8006636:	d00d      	beq.n	8006654 <rc_get_key_status+0xac>
 8006638:	2b03      	cmp	r3, #3
 800663a:	dc14      	bgt.n	8006666 <rc_get_key_status+0xbe>
 800663c:	2b01      	cmp	r3, #1
 800663e:	dc02      	bgt.n	8006646 <rc_get_key_status+0x9e>
 8006640:	2b00      	cmp	r3, #0
 8006642:	da03      	bge.n	800664c <rc_get_key_status+0xa4>
 8006644:	e00f      	b.n	8006666 <rc_get_key_status+0xbe>
 8006646:	2b02      	cmp	r3, #2
 8006648:	d008      	beq.n	800665c <rc_get_key_status+0xb4>
 800664a:	e00c      	b.n	8006666 <rc_get_key_status+0xbe>
			/* in this case , we have 3 possible pre status */
			case RELEASED_TO_PRESS:
			case RELEASED: key->status = RELEASED;break;//release
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2200      	movs	r2, #0
 8006650:	701a      	strb	r2, [r3, #0]
 8006652:	e008      	b.n	8006666 <rc_get_key_status+0xbe>
			case PRESSED: key->status  =  PRESSED_TO_RELEASE;break;//just release, falling edge triggered
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2202      	movs	r2, #2
 8006658:	701a      	strb	r2, [r3, #0]
 800665a:	e004      	b.n	8006666 <rc_get_key_status+0xbe>
			case PRESSED_TO_RELEASE:key->status = RELEASED;break; // release
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2200      	movs	r2, #0
 8006660:	701a      	strb	r2, [r3, #0]
 8006662:	e000      	b.n	8006666 <rc_get_key_status+0xbe>
		}
	}
 8006664:	bf00      	nop
	return key->status;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	781b      	ldrb	r3, [r3, #0]
}
 800666a:	4618      	mov	r0, r3
 800666c:	370c      	adds	r7, #12
 800666e:	46bd      	mov	sp, r7
 8006670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006674:	4770      	bx	lr
	...

08006678 <IMU_Task_Function>:
/**
  * @brief     IMU task main entry function
  * @retval    None
  */
/* Task execution time (per loop): 1 ms */
void IMU_Task_Function(void){
 8006678:	b580      	push	{r7, lr}
 800667a:	b082      	sub	sp, #8
 800667c:	af00      	add	r7, sp, #0

	/* set task exec period */
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = pdMS_TO_TICKS(5); // task exec period 1ms
 800667e:	2305      	movs	r3, #5
 8006680:	607b      	str	r3, [r7, #4]

	/* init the task ticks */
	xLastWakeTime = xTaskGetTickCount();
 8006682:	f00b f891 	bl	80117a8 <xTaskGetTickCount>
 8006686:	4603      	mov	r3, r0
 8006688:	603b      	str	r3, [r7, #0]

	/* main imu task begins */
	for(;;){

		/* set watch point */
		if( imu_init_flag != 1){//gimbal_cali_done_flag == 1 &&
 800668a:	4b1b      	ldr	r3, [pc, #108]	; (80066f8 <IMU_Task_Function+0x80>)
 800668c:	781b      	ldrb	r3, [r3, #0]
 800668e:	2b01      	cmp	r3, #1
 8006690:	d023      	beq.n	80066da <IMU_Task_Function+0x62>

			/* init imu parameters */
			imu_task_init();
 8006692:	f000 f839 	bl	8006708 <imu_task_init>

			while(imu.temp_status != NORMAL){
 8006696:	e00d      	b.n	80066b4 <IMU_Task_Function+0x3c>
				imu.temp = get_BMI088_temperature();
 8006698:	f001 fc6a 	bl	8007f70 <get_BMI088_temperature>
 800669c:	eef0 7a40 	vmov.f32	s15, s0
 80066a0:	4b16      	ldr	r3, [pc, #88]	; (80066fc <IMU_Task_Function+0x84>)
 80066a2:	edc3 7a00 	vstr	s15, [r3]
				imu_temp_pid_control();
 80066a6:	f000 f891 	bl	80067cc <imu_temp_pid_control>
				vTaskDelayUntil(&xLastWakeTime, xFrequency);
 80066aa:	463b      	mov	r3, r7
 80066ac:	6879      	ldr	r1, [r7, #4]
 80066ae:	4618      	mov	r0, r3
 80066b0:	f00a febe 	bl	8011430 <vTaskDelayUntil>
			while(imu.temp_status != NORMAL){
 80066b4:	4b11      	ldr	r3, [pc, #68]	; (80066fc <IMU_Task_Function+0x84>)
 80066b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d1ec      	bne.n	8006698 <IMU_Task_Function+0x20>
			}

			/* set the offset when the temperature reach normal status */
			__HAL_TIM_SET_COMPARE(&IMU_TMP_PWM_HTIM, IMU_TMP_PWM_CHANNEL, 1000);//small current to keep tmp
 80066be:	4b10      	ldr	r3, [pc, #64]	; (8006700 <IMU_Task_Function+0x88>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80066c6:	635a      	str	r2, [r3, #52]	; 0x34
			bmi088_get_offset();
 80066c8:	f001 fea6 	bl	8008418 <bmi088_get_offset>

			/* imu init finished */
			imu_init_flag = 1;
 80066cc:	4b0a      	ldr	r3, [pc, #40]	; (80066f8 <IMU_Task_Function+0x80>)
 80066ce:	2201      	movs	r2, #1
 80066d0:	701a      	strb	r2, [r3, #0]
			buzzer_play_mario(300);
 80066d2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80066d6:	f000 fbeb 	bl	8006eb0 <buzzer_play_mario>
			}

		/* IMU temperature PID control*/
		imu_temp_pid_control();
 80066da:	f000 f877 	bl	80067cc <imu_temp_pid_control>
		/* read the mpu data */
		if(imu_init_flag == 1){
 80066de:	4b06      	ldr	r3, [pc, #24]	; (80066f8 <IMU_Task_Function+0x80>)
 80066e0:	781b      	ldrb	r3, [r3, #0]
 80066e2:	2b01      	cmp	r3, #1
 80066e4:	d102      	bne.n	80066ec <IMU_Task_Function+0x74>
			bmi088_get_data(&imu.ahrs_sensor);
 80066e6:	4807      	ldr	r0, [pc, #28]	; (8006704 <IMU_Task_Function+0x8c>)
 80066e8:	f001 fd74 	bl	80081d4 <bmi088_get_data>
		}

		/* delay utill wake time */
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 80066ec:	463b      	mov	r3, r7
 80066ee:	6879      	ldr	r1, [r7, #4]
 80066f0:	4618      	mov	r0, r3
 80066f2:	f00a fe9d 	bl	8011430 <vTaskDelayUntil>
		if( imu_init_flag != 1){//gimbal_cali_done_flag == 1 &&
 80066f6:	e7c8      	b.n	800668a <IMU_Task_Function+0x12>
 80066f8:	200004ca 	.word	0x200004ca
 80066fc:	200045f4 	.word	0x200045f4
 8006700:	2000da70 	.word	0x2000da70
 8006704:	2000463c 	.word	0x2000463c

08006708 <imu_task_init>:

	}
}

void imu_task_init(void){
 8006708:	b580      	push	{r7, lr}
 800670a:	af00      	add	r7, sp, #0
	/* inint bmi088 */
	bmi088_device_init();
 800670c:	f001 fda8 	bl	8008260 <bmi088_device_init>
	ist8310_init();
 8006710:	f001 ff30 	bl	8008574 <ist8310_init>
	/* init sensor pid */
	pid_param_init(&(imu.tmp_pid), 2000, 1500, 25, 800, 0.15, 0.05);
 8006714:	ed9f 2a16 	vldr	s4, [pc, #88]	; 8006770 <imu_task_init+0x68>
 8006718:	eddf 1a16 	vldr	s3, [pc, #88]	; 8006774 <imu_task_init+0x6c>
 800671c:	ed9f 1a16 	vldr	s2, [pc, #88]	; 8006778 <imu_task_init+0x70>
 8006720:	eef3 0a09 	vmov.f32	s1, #57	; 0x41c80000  25.0
 8006724:	ed9f 0a15 	vldr	s0, [pc, #84]	; 800677c <imu_task_init+0x74>
 8006728:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800672c:	4814      	ldr	r0, [pc, #80]	; (8006780 <imu_task_init+0x78>)
 800672e:	f7fc fa49 	bl	8002bc4 <pid_param_init>
	set_imu_temp_status(&imu, ABNORMAL);
 8006732:	2101      	movs	r1, #1
 8006734:	4813      	ldr	r0, [pc, #76]	; (8006784 <imu_task_init+0x7c>)
 8006736:	f000 f827 	bl	8006788 <set_imu_temp_status>
	imu.imu_mode = GA_MODE; // forbid ist8310
 800673a:	4b12      	ldr	r3, [pc, #72]	; (8006784 <imu_task_init+0x7c>)
 800673c:	2201      	movs	r2, #1
 800673e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    if(imu.imu_mode == GA_MODE){
 8006742:	4b10      	ldr	r3, [pc, #64]	; (8006784 <imu_task_init+0x7c>)
 8006744:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006748:	2b01      	cmp	r3, #1
 800674a:	d10b      	bne.n	8006764 <imu_task_init+0x5c>
    	// no use ist8310
		imu.ahrs_sensor.mx = 0.0f;
 800674c:	4b0d      	ldr	r3, [pc, #52]	; (8006784 <imu_task_init+0x7c>)
 800674e:	f04f 0200 	mov.w	r2, #0
 8006752:	661a      	str	r2, [r3, #96]	; 0x60
		imu.ahrs_sensor.my = 0.0f;
 8006754:	4b0b      	ldr	r3, [pc, #44]	; (8006784 <imu_task_init+0x7c>)
 8006756:	f04f 0200 	mov.w	r2, #0
 800675a:	665a      	str	r2, [r3, #100]	; 0x64
		imu.ahrs_sensor.mz = 0.0f;
 800675c:	4b09      	ldr	r3, [pc, #36]	; (8006784 <imu_task_init+0x7c>)
 800675e:	f04f 0200 	mov.w	r2, #0
 8006762:	669a      	str	r2, [r3, #104]	; 0x68
    }
//	imu.sample_time = DWT_Get();
	imu.temp = 0.0;
 8006764:	4b07      	ldr	r3, [pc, #28]	; (8006784 <imu_task_init+0x7c>)
 8006766:	f04f 0200 	mov.w	r2, #0
 800676a:	601a      	str	r2, [r3, #0]
}
 800676c:	bf00      	nop
 800676e:	bd80      	pop	{r7, pc}
 8006770:	3d4ccccd 	.word	0x3d4ccccd
 8006774:	3e19999a 	.word	0x3e19999a
 8006778:	44480000 	.word	0x44480000
 800677c:	44bb8000 	.word	0x44bb8000
 8006780:	200045fc 	.word	0x200045fc
 8006784:	200045f4 	.word	0x200045f4

08006788 <set_imu_temp_status>:
  * @brief     set IMU temp status
  * @param[in] pimu: main imu sturct
  * @param[in] status: IMU_temp_status enum variable
  * @retval    None
  */
void set_imu_temp_status(IMU_t *pimu, IMU_temp_status status){
 8006788:	b480      	push	{r7}
 800678a:	b083      	sub	sp, #12
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
 8006790:	460b      	mov	r3, r1
 8006792:	70fb      	strb	r3, [r7, #3]
	pimu->temp_status = status;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	78fa      	ldrb	r2, [r7, #3]
 8006798:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
}
 800679c:	bf00      	nop
 800679e:	370c      	adds	r7, #12
 80067a0:	46bd      	mov	sp, r7
 80067a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a6:	4770      	bx	lr

080067a8 <set_imu_pwm>:

void set_imu_pwm(IMU_t *pimu, uint16_t pwm){
 80067a8:	b480      	push	{r7}
 80067aa:	b083      	sub	sp, #12
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
 80067b0:	460b      	mov	r3, r1
 80067b2:	807b      	strh	r3, [r7, #2]
	 __HAL_TIM_SET_COMPARE(&IMU_TMP_PWM_HTIM, IMU_TMP_PWM_CHANNEL, pwm);
 80067b4:	4b04      	ldr	r3, [pc, #16]	; (80067c8 <set_imu_pwm+0x20>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	887a      	ldrh	r2, [r7, #2]
 80067ba:	635a      	str	r2, [r3, #52]	; 0x34
}
 80067bc:	bf00      	nop
 80067be:	370c      	adds	r7, #12
 80067c0:	46bd      	mov	sp, r7
 80067c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c6:	4770      	bx	lr
 80067c8:	2000da70 	.word	0x2000da70

080067cc <imu_temp_pid_control>:
  * @brief  temperature of imu pid control
  * @param[in]: Not used
  * @retval 0
  */
int32_t imu_temp_pid_control(void)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b082      	sub	sp, #8
 80067d0:	af00      	add	r7, sp, #0
  float temp=imu.temp;
 80067d2:	4b37      	ldr	r3, [pc, #220]	; (80068b0 <imu_temp_pid_control+0xe4>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	607b      	str	r3, [r7, #4]
  pid_single_loop_control(DEFAULT_IMU_TEMP, &(imu.tmp_pid), temp); // pid control
 80067d8:	edd7 0a01 	vldr	s1, [r7, #4]
 80067dc:	4835      	ldr	r0, [pc, #212]	; (80068b4 <imu_temp_pid_control+0xe8>)
 80067de:	ed9f 0a36 	vldr	s0, [pc, #216]	; 80068b8 <imu_temp_pid_control+0xec>
 80067e2:	f7fc fac3 	bl	8002d6c <pid_single_loop_control>

  if(temp <= (DEFAULT_IMU_TEMP+0.1f) && temp >= (DEFAULT_IMU_TEMP-0.1f)){
 80067e6:	edd7 7a01 	vldr	s15, [r7, #4]
 80067ea:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80068bc <imu_temp_pid_control+0xf0>
 80067ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80067f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067f6:	d81f      	bhi.n	8006838 <imu_temp_pid_control+0x6c>
 80067f8:	edd7 7a01 	vldr	s15, [r7, #4]
 80067fc:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80068c0 <imu_temp_pid_control+0xf4>
 8006800:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006804:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006808:	db16      	blt.n	8006838 <imu_temp_pid_control+0x6c>
	  HAL_GPIO_WritePin(LED_Red_GPIO_Port, LED_Red_Pin, GPIO_PIN_RESET);
 800680a:	2200      	movs	r2, #0
 800680c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006810:	482c      	ldr	r0, [pc, #176]	; (80068c4 <imu_temp_pid_control+0xf8>)
 8006812:	f005 ffc5 	bl	800c7a0 <HAL_GPIO_WritePin>
	  set_imu_pwm(&imu, imu.tmp_pid.total_out);
 8006816:	4b26      	ldr	r3, [pc, #152]	; (80068b0 <imu_temp_pid_control+0xe4>)
 8006818:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800681c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006820:	ee17 3a90 	vmov	r3, s15
 8006824:	b29b      	uxth	r3, r3
 8006826:	4619      	mov	r1, r3
 8006828:	4821      	ldr	r0, [pc, #132]	; (80068b0 <imu_temp_pid_control+0xe4>)
 800682a:	f7ff ffbd 	bl	80067a8 <set_imu_pwm>
	  set_imu_temp_status(&imu, NORMAL);
 800682e:	2100      	movs	r1, #0
 8006830:	481f      	ldr	r0, [pc, #124]	; (80068b0 <imu_temp_pid_control+0xe4>)
 8006832:	f7ff ffa9 	bl	8006788 <set_imu_temp_status>
 8006836:	e035      	b.n	80068a4 <imu_temp_pid_control+0xd8>
  }
  else if(temp > DEFAULT_IMU_TEMP + 0.1f){
 8006838:	edd7 7a01 	vldr	s15, [r7, #4]
 800683c:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80068bc <imu_temp_pid_control+0xf0>
 8006840:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006848:	dd16      	ble.n	8006878 <imu_temp_pid_control+0xac>
	  HAL_GPIO_WritePin(LED_Red_GPIO_Port, LED_Red_Pin, GPIO_PIN_SET);
 800684a:	2201      	movs	r2, #1
 800684c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006850:	481c      	ldr	r0, [pc, #112]	; (80068c4 <imu_temp_pid_control+0xf8>)
 8006852:	f005 ffa5 	bl	800c7a0 <HAL_GPIO_WritePin>
	  set_imu_pwm(&imu, imu.tmp_pid.total_out);
 8006856:	4b16      	ldr	r3, [pc, #88]	; (80068b0 <imu_temp_pid_control+0xe4>)
 8006858:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800685c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006860:	ee17 3a90 	vmov	r3, s15
 8006864:	b29b      	uxth	r3, r3
 8006866:	4619      	mov	r1, r3
 8006868:	4811      	ldr	r0, [pc, #68]	; (80068b0 <imu_temp_pid_control+0xe4>)
 800686a:	f7ff ff9d 	bl	80067a8 <set_imu_pwm>
	  set_imu_temp_status(&imu, ABNORMAL);
 800686e:	2101      	movs	r1, #1
 8006870:	480f      	ldr	r0, [pc, #60]	; (80068b0 <imu_temp_pid_control+0xe4>)
 8006872:	f7ff ff89 	bl	8006788 <set_imu_temp_status>
 8006876:	e015      	b.n	80068a4 <imu_temp_pid_control+0xd8>
  }
  else{
	  HAL_GPIO_WritePin(LED_Red_GPIO_Port, LED_Red_Pin, GPIO_PIN_SET);
 8006878:	2201      	movs	r2, #1
 800687a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800687e:	4811      	ldr	r0, [pc, #68]	; (80068c4 <imu_temp_pid_control+0xf8>)
 8006880:	f005 ff8e 	bl	800c7a0 <HAL_GPIO_WritePin>
	  set_imu_pwm(&imu, imu.tmp_pid.total_out);
 8006884:	4b0a      	ldr	r3, [pc, #40]	; (80068b0 <imu_temp_pid_control+0xe4>)
 8006886:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800688a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800688e:	ee17 3a90 	vmov	r3, s15
 8006892:	b29b      	uxth	r3, r3
 8006894:	4619      	mov	r1, r3
 8006896:	4806      	ldr	r0, [pc, #24]	; (80068b0 <imu_temp_pid_control+0xe4>)
 8006898:	f7ff ff86 	bl	80067a8 <set_imu_pwm>
	  set_imu_temp_status(&imu, ABNORMAL);
 800689c:	2101      	movs	r1, #1
 800689e:	4804      	ldr	r0, [pc, #16]	; (80068b0 <imu_temp_pid_control+0xe4>)
 80068a0:	f7ff ff72 	bl	8006788 <set_imu_temp_status>
  }
  return 0;
 80068a4:	2300      	movs	r3, #0
}
 80068a6:	4618      	mov	r0, r3
 80068a8:	3708      	adds	r7, #8
 80068aa:	46bd      	mov	sp, r7
 80068ac:	bd80      	pop	{r7, pc}
 80068ae:	bf00      	nop
 80068b0:	200045f4 	.word	0x200045f4
 80068b4:	200045fc 	.word	0x200045fc
 80068b8:	42340000 	.word	0x42340000
 80068bc:	42346666 	.word	0x42346666
 80068c0:	4233999a 	.word	0x4233999a
 80068c4:	40021c00 	.word	0x40021c00

080068c8 <PC_UART_Func>:
#include <PC_UART_App.h>

extern Gimbal_t gimbal;


void PC_UART_Func() {
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b092      	sub	sp, #72	; 0x48
 80068cc:	af00      	add	r7, sp, #0
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = pdMS_TO_TICKS(5); // task exec period 1ms
 80068ce:	2305      	movs	r3, #5
 80068d0:	647b      	str	r3, [r7, #68]	; 0x44

	uint8_t new_pack_buffer[UC_PACK_BUFFER_SIZE];
	uc_auto_aim_pack_init(&uc_rx_pack);
 80068d2:	4826      	ldr	r0, [pc, #152]	; (800696c <PC_UART_Func+0xa4>)
 80068d4:	f001 ff78 	bl	80087c8 <uc_auto_aim_pack_init>
	uc_imu_data_pack_init(&uc_tx_pack);
 80068d8:	4825      	ldr	r0, [pc, #148]	; (8006970 <PC_UART_Func+0xa8>)
 80068da:	f001 ff98 	bl	800880e <uc_imu_data_pack_init>
	uc_pc_command_pack_init(&uc_pc_command_pack);
 80068de:	4825      	ldr	r0, [pc, #148]	; (8006974 <PC_UART_Func+0xac>)
 80068e0:	f001 ffd0 	bl	8008884 <uc_pc_command_pack_init>

	uc_valid_header = 0;
 80068e4:	4b24      	ldr	r3, [pc, #144]	; (8006978 <PC_UART_Func+0xb0>)
 80068e6:	2200      	movs	r2, #0
 80068e8:	701a      	strb	r2, [r3, #0]
	uc_receive_pack();
 80068ea:	f002 f86b 	bl	80089c4 <uc_receive_pack>
	while (1) {
		xLastWakeTime = xTaskGetTickCount();
 80068ee:	f00a ff5b 	bl	80117a8 <xTaskGetTickCount>
 80068f2:	4603      	mov	r3, r0
 80068f4:	643b      	str	r3, [r7, #64]	; 0x40

		while (uxQueueMessagesWaiting(UC_Pack_Queue) > 0) {
 80068f6:	e01e      	b.n	8006936 <PC_UART_Func+0x6e>
			xQueueReceive(UC_Pack_Queue, new_pack_buffer, 0);
 80068f8:	4b20      	ldr	r3, [pc, #128]	; (800697c <PC_UART_Func+0xb4>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4639      	mov	r1, r7
 80068fe:	2200      	movs	r2, #0
 8006900:	4618      	mov	r0, r3
 8006902:	f00a f9ff 	bl	8010d04 <xQueueReceive>
			switch (uc_get_header(new_pack_buffer)) {
 8006906:	463b      	mov	r3, r7
 8006908:	4618      	mov	r0, r3
 800690a:	f002 f84d 	bl	80089a8 <uc_get_header>
 800690e:	4603      	mov	r3, r0
 8006910:	2b22      	cmp	r3, #34	; 0x22
 8006912:	d008      	beq.n	8006926 <PC_UART_Func+0x5e>
 8006914:	2b99      	cmp	r3, #153	; 0x99
 8006916:	d10d      	bne.n	8006934 <PC_UART_Func+0x6c>
			case UC_AUTO_AIM_PACK_HEADER:
				memcpy(&uc_rx_pack, new_pack_buffer, UC_AUTO_AIM_PACK_SIZE);
 8006918:	463b      	mov	r3, r7
 800691a:	2214      	movs	r2, #20
 800691c:	4619      	mov	r1, r3
 800691e:	4813      	ldr	r0, [pc, #76]	; (800696c <PC_UART_Func+0xa4>)
 8006920:	f00c f884 	bl	8012a2c <memcpy>
				break;
 8006924:	e007      	b.n	8006936 <PC_UART_Func+0x6e>
			case UC_PC_COMMAND_PACK_HEADER:
				memcpy(&uc_pc_command_pack_init, new_pack_buffer, UC_PC_COMMAND_PACK_SIZE);
 8006926:	463b      	mov	r3, r7
 8006928:	223c      	movs	r2, #60	; 0x3c
 800692a:	4619      	mov	r1, r3
 800692c:	4814      	ldr	r0, [pc, #80]	; (8006980 <PC_UART_Func+0xb8>)
 800692e:	f00c f87d 	bl	8012a2c <memcpy>
				break;
 8006932:	e000      	b.n	8006936 <PC_UART_Func+0x6e>
			default:
				break;
 8006934:	bf00      	nop
		while (uxQueueMessagesWaiting(UC_Pack_Queue) > 0) {
 8006936:	4b11      	ldr	r3, [pc, #68]	; (800697c <PC_UART_Func+0xb4>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	4618      	mov	r0, r3
 800693c:	f00a fac2 	bl	8010ec4 <uxQueueMessagesWaiting>
 8006940:	4603      	mov	r3, r0
 8006942:	2b00      	cmp	r3, #0
 8006944:	d1d8      	bne.n	80068f8 <PC_UART_Func+0x30>
		}

		// IMU Transmission
		// TODO: Send chassis x and y acceleration, robot color, and wheel RPMs.
		// This requires enabling IMU task for chassis and modifying Comm task.
		uc_tx_pack.pitch = gimbal.pitch_cur_abs_angle;
 8006946:	4b0f      	ldr	r3, [pc, #60]	; (8006984 <PC_UART_Func+0xbc>)
 8006948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800694a:	4a09      	ldr	r2, [pc, #36]	; (8006970 <PC_UART_Func+0xa8>)
 800694c:	6093      	str	r3, [r2, #8]
		uc_tx_pack.yaw = gimbal.yaw_cur_abs_angle;
 800694e:	4b0d      	ldr	r3, [pc, #52]	; (8006984 <PC_UART_Func+0xbc>)
 8006950:	695b      	ldr	r3, [r3, #20]
 8006952:	4a07      	ldr	r2, [pc, #28]	; (8006970 <PC_UART_Func+0xa8>)
 8006954:	60d3      	str	r3, [r2, #12]
		uc_send_pack(&uc_tx_pack, UC_IMU_DATA_PACK_SIZE);
 8006956:	212c      	movs	r1, #44	; 0x2c
 8006958:	4805      	ldr	r0, [pc, #20]	; (8006970 <PC_UART_Func+0xa8>)
 800695a:	f002 f859 	bl	8008a10 <uc_send_pack>

		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 800695e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006962:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006964:	4618      	mov	r0, r3
 8006966:	f00a fd63 	bl	8011430 <vTaskDelayUntil>
		xLastWakeTime = xTaskGetTickCount();
 800696a:	e7c0      	b.n	80068ee <PC_UART_Func+0x26>
 800696c:	2000d5e4 	.word	0x2000d5e4
 8006970:	2000d5f8 	.word	0x2000d5f8
 8006974:	2000d624 	.word	0x2000d624
 8006978:	2000d4bc 	.word	0x2000d4bc
 800697c:	2000d85c 	.word	0x2000d85c
 8006980:	08008885 	.word	0x08008885
 8006984:	20004740 	.word	0x20004740

08006988 <Referee_Task_Func>:
/**
  * @brief     main ref sys task function
  * @param[in] None
  * @retval    None
  */
void Referee_Task_Func(void const * argument){
 8006988:	b580      	push	{r7, lr}
 800698a:	b084      	sub	sp, #16
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
	referee_init(&referee);
 8006990:	4809      	ldr	r0, [pc, #36]	; (80069b8 <Referee_Task_Func+0x30>)
 8006992:	f000 f815 	bl	80069c0 <referee_init>

	/* set task exec period */
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = pdMS_TO_TICKS(10); // task exec period 10ms
 8006996:	230a      	movs	r3, #10
 8006998:	60fb      	str	r3, [r7, #12]

	/* init the task ticks */
	xLastWakeTime = xTaskGetTickCount();
 800699a:	f00a ff05 	bl	80117a8 <xTaskGetTickCount>
 800699e:	4603      	mov	r3, r0
 80069a0:	60bb      	str	r3, [r7, #8]
	for(;;){
		referee_read_data(&referee, ref_rx_frame);
 80069a2:	4906      	ldr	r1, [pc, #24]	; (80069bc <Referee_Task_Func+0x34>)
 80069a4:	4804      	ldr	r0, [pc, #16]	; (80069b8 <Referee_Task_Func+0x30>)
 80069a6:	f000 f855 	bl	8006a54 <referee_read_data>

		/* delay until wake time */
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 80069aa:	f107 0308 	add.w	r3, r7, #8
 80069ae:	68f9      	ldr	r1, [r7, #12]
 80069b0:	4618      	mov	r0, r3
 80069b2:	f00a fd3d 	bl	8011430 <vTaskDelayUntil>
		referee_read_data(&referee, ref_rx_frame);
 80069b6:	e7f4      	b.n	80069a2 <Referee_Task_Func+0x1a>
 80069b8:	2000d660 	.word	0x2000d660
 80069bc:	20000790 	.word	0x20000790

080069c0 <referee_init>:
/**
  * @brief     init ref sys struct
  * @param[in] main ref struct
  * @retval    None
  */
void referee_init(Referee_t *ref){
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b082      	sub	sp, #8
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]

	memset(&(ref->header), 0, sizeof(frame_header_t));
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2205      	movs	r2, #5
 80069cc:	2100      	movs	r1, #0
 80069ce:	4618      	mov	r0, r3
 80069d0:	f00c f83a 	bl	8012a48 <memset>

	memset(&(ref->game_status_data),  0, sizeof(game_status_t));
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	332e      	adds	r3, #46	; 0x2e
 80069d8:	220b      	movs	r2, #11
 80069da:	2100      	movs	r1, #0
 80069dc:	4618      	mov	r0, r3
 80069de:	f00c f833 	bl	8012a48 <memset>
	memset(&(ref->HP_data), 		  0, sizeof(game_robot_HP_t));
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	3339      	adds	r3, #57	; 0x39
 80069e6:	2220      	movs	r2, #32
 80069e8:	2100      	movs	r1, #0
 80069ea:	4618      	mov	r0, r3
 80069ec:	f00c f82c 	bl	8012a48 <memset>
	memset(&(ref->robot_status_data), 0, sizeof(robot_status_t));
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	3359      	adds	r3, #89	; 0x59
 80069f4:	220d      	movs	r2, #13
 80069f6:	2100      	movs	r1, #0
 80069f8:	4618      	mov	r0, r3
 80069fa:	f00c f825 	bl	8012a48 <memset>
	memset(&(ref->power_heat_data),   0, sizeof(power_heat_data_t));
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	3366      	adds	r3, #102	; 0x66
 8006a02:	2210      	movs	r2, #16
 8006a04:	2100      	movs	r1, #0
 8006a06:	4618      	mov	r0, r3
 8006a08:	f00c f81e 	bl	8012a48 <memset>
	memset(&(ref->shoot_data), 		  0, sizeof(shoot_data_t));
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	3376      	adds	r3, #118	; 0x76
 8006a10:	2207      	movs	r2, #7
 8006a12:	2100      	movs	r1, #0
 8006a14:	4618      	mov	r0, r3
 8006a16:	f00c f817 	bl	8012a48 <memset>
	memset(&(ref->ui_intrect_data),   0, sizeof(robot_interaction_data_t));
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	337d      	adds	r3, #125	; 0x7d
 8006a1e:	2277      	movs	r2, #119	; 0x77
 8006a20:	2100      	movs	r1, #0
 8006a22:	4618      	mov	r0, r3
 8006a24:	f00c f810 	bl	8012a48 <memset>
	memset(&(ref->custom_robot_data), 0, sizeof(custom_robot_data_t));
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	33f4      	adds	r3, #244	; 0xf4
 8006a2c:	221e      	movs	r2, #30
 8006a2e:	2100      	movs	r1, #0
 8006a30:	4618      	mov	r0, r3
 8006a32:	f00c f809 	bl	8012a48 <memset>

	ref->robot_status_data.robot_level = 1;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2201      	movs	r2, #1
 8006a3a:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
	ref->ref_cmd_id = IDLE_ID;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2200      	movs	r2, #0
 8006a42:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
 8006a46:	2200      	movs	r2, #0
 8006a48:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
}
 8006a4c:	bf00      	nop
 8006a4e:	3708      	adds	r7, #8
 8006a50:	46bd      	mov	sp, r7
 8006a52:	bd80      	pop	{r7, pc}

08006a54 <referee_read_data>:
  * @brief     init ref sys struct
  * @param[in] main ref struct
  * @param[in] received frame (array) from ref sys // abodoned, directly copy within uart3 dma
  * @retval    None
  */
void referee_read_data(Referee_t *ref, uint8_t *rx_frame){
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b082      	sub	sp, #8
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
 8006a5c:	6039      	str	r1, [r7, #0]

	referee_parsed_flag = 0;
 8006a5e:	4b44      	ldr	r3, [pc, #272]	; (8006b70 <referee_read_data+0x11c>)
 8006a60:	2200      	movs	r2, #0
 8006a62:	801a      	strh	r2, [r3, #0]

	if (rx_frame == NULL) {
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d07d      	beq.n	8006b66 <referee_read_data+0x112>
		// frame is NULL, return
		return;
	}
	/* copy frame header */
	memcpy(&ref->header, rx_frame, HEADER_LEN);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2205      	movs	r2, #5
 8006a6e:	6839      	ldr	r1, [r7, #0]
 8006a70:	4618      	mov	r0, r3
 8006a72:	f00b ffdb 	bl	8012a2c <memcpy>

	/* frame header CRC8 verification */
	// FIXME: We don't know if we still need crc8 verification. if not , probably just update the pointer
	if(ref->header.sof == SOF_ID && Verify_CRC8_Check_Sum(&(ref->header), HEADER_LEN) == 1){
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	781b      	ldrb	r3, [r3, #0]
 8006a7a:	2ba5      	cmp	r3, #165	; 0xa5
 8006a7c:	d10e      	bne.n	8006a9c <referee_read_data+0x48>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2105      	movs	r1, #5
 8006a82:	4618      	mov	r0, r3
 8006a84:	f7fb ff98 	bl	80029b8 <Verify_CRC8_Check_Sum>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	2b01      	cmp	r3, #1
 8006a8c:	d106      	bne.n	8006a9c <referee_read_data+0x48>
		/* successfully verified */
		ref->ref_cmd_id = *(uint16_t *)(rx_frame + HEADER_LEN); //point to the addr of the cmd id
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	f8b3 2005 	ldrh.w	r2, [r3, #5]
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f8a3 2112 	strh.w	r2, [r3, #274]	; 0x112
 8006a9a:	e006      	b.n	8006aaa <referee_read_data+0x56>
	}
	else{
		ref->ref_cmd_id = IDLE_ID;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
	}

	//uint8_t ref_data_index = HEADER_LEN + CMD_LEN;// an index value pointed to current data addr
	memcpy(ref->ref_data, rx_frame + HEADER_LEN + CMD_LEN, sizeof(ref->ref_data));//pointer to the beginning of the data addr
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	1d58      	adds	r0, r3, #5
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	3307      	adds	r3, #7
 8006ab2:	2229      	movs	r2, #41	; 0x29
 8006ab4:	4619      	mov	r1, r3
 8006ab6:	f00b ffb9 	bl	8012a2c <memcpy>


	/* parse the frame and get referee data */
	switch(ref->ref_cmd_id){
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	f8b3 3112 	ldrh.w	r3, [r3, #274]	; 0x112
 8006ac0:	b29b      	uxth	r3, r3
 8006ac2:	f240 2207 	movw	r2, #519	; 0x207
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d03f      	beq.n	8006b4a <referee_read_data+0xf6>
 8006aca:	f5b3 7f02 	cmp.w	r3, #520	; 0x208
 8006ace:	da46      	bge.n	8006b5e <referee_read_data+0x10a>
 8006ad0:	f240 2202 	movw	r2, #514	; 0x202
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d02e      	beq.n	8006b36 <referee_read_data+0xe2>
 8006ad8:	f240 2202 	movw	r2, #514	; 0x202
 8006adc:	4293      	cmp	r3, r2
 8006ade:	dc3e      	bgt.n	8006b5e <referee_read_data+0x10a>
 8006ae0:	f240 2201 	movw	r2, #513	; 0x201
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d01c      	beq.n	8006b22 <referee_read_data+0xce>
 8006ae8:	f240 2201 	movw	r2, #513	; 0x201
 8006aec:	4293      	cmp	r3, r2
 8006aee:	dc36      	bgt.n	8006b5e <referee_read_data+0x10a>
 8006af0:	2b01      	cmp	r3, #1
 8006af2:	d002      	beq.n	8006afa <referee_read_data+0xa6>
 8006af4:	2b03      	cmp	r3, #3
 8006af6:	d00a      	beq.n	8006b0e <referee_read_data+0xba>
 8006af8:	e031      	b.n	8006b5e <referee_read_data+0x10a>
		case GAME_STAT_ID: {
			memcpy(&(ref->game_status_data), ref->ref_data, sizeof(game_status_t));break;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	f103 002e 	add.w	r0, r3, #46	; 0x2e
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	3305      	adds	r3, #5
 8006b04:	220b      	movs	r2, #11
 8006b06:	4619      	mov	r1, r3
 8006b08:	f00b ff90 	bl	8012a2c <memcpy>
 8006b0c:	e027      	b.n	8006b5e <referee_read_data+0x10a>
		}
		case GMAE_HP_ID: {
			memcpy(&(ref->HP_data), ref->ref_data, sizeof(game_robot_HP_t));break;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	f103 0039 	add.w	r0, r3, #57	; 0x39
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	3305      	adds	r3, #5
 8006b18:	2220      	movs	r2, #32
 8006b1a:	4619      	mov	r1, r3
 8006b1c:	f00b ff86 	bl	8012a2c <memcpy>
 8006b20:	e01d      	b.n	8006b5e <referee_read_data+0x10a>
		}
		case ROBOT_STAT_ID: {
			memcpy(&(ref->robot_status_data), ref->ref_data, sizeof(robot_status_t));break;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	f103 0059 	add.w	r0, r3, #89	; 0x59
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	3305      	adds	r3, #5
 8006b2c:	220d      	movs	r2, #13
 8006b2e:	4619      	mov	r1, r3
 8006b30:	f00b ff7c 	bl	8012a2c <memcpy>
 8006b34:	e013      	b.n	8006b5e <referee_read_data+0x10a>
		}
		case POWER_HEAT_ID: {
			memcpy(&(ref->power_heat_data), ref->ref_data, sizeof(power_heat_data_t));break;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	f103 0066 	add.w	r0, r3, #102	; 0x66
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	3305      	adds	r3, #5
 8006b40:	2210      	movs	r2, #16
 8006b42:	4619      	mov	r1, r3
 8006b44:	f00b ff72 	bl	8012a2c <memcpy>
 8006b48:	e009      	b.n	8006b5e <referee_read_data+0x10a>
		}
		case SHOOT_ID: {
			memcpy(&(ref->shoot_data), ref->ref_data, sizeof(shoot_data_t));break;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	f103 0076 	add.w	r0, r3, #118	; 0x76
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	3305      	adds	r3, #5
 8006b54:	2207      	movs	r2, #7
 8006b56:	4619      	mov	r1, r3
 8006b58:	f00b ff68 	bl	8012a2c <memcpy>
 8006b5c:	bf00      	nop
		}

	}

	referee_parsed_flag = 1;
 8006b5e:	4b04      	ldr	r3, [pc, #16]	; (8006b70 <referee_read_data+0x11c>)
 8006b60:	2201      	movs	r2, #1
 8006b62:	801a      	strh	r2, [r3, #0]
 8006b64:	e000      	b.n	8006b68 <referee_read_data+0x114>
		return;
 8006b66:	bf00      	nop
}
 8006b68:	3708      	adds	r7, #8
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd80      	pop	{r7, pc}
 8006b6e:	bf00      	nop
 8006b70:	200004cc 	.word	0x200004cc

08006b74 <Timer_Task_Func>:
* @retval None
*/

/* Task execution time (per loop): 1ms */
//FIXME: this task takes too much time to run, try to optimize it within 2-3ms
void Timer_Task_Func(void const * argument){
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b086      	sub	sp, #24
 8006b78:	af02      	add	r7, sp, #8
 8006b7a:	6078      	str	r0, [r7, #4]

	/* set task exec period */
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = pdMS_TO_TICKS(1); // task exec period 1ms
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	60fb      	str	r3, [r7, #12]

	/* init the task ticks */
	xLastWakeTime = xTaskGetTickCount();
 8006b80:	f00a fe12 	bl	80117a8 <xTaskGetTickCount>
 8006b84:	4603      	mov	r3, r0
 8006b86:	60bb      	str	r3, [r7, #8]

	for (;;){

		//FIXME: may put this read fucntion to can pending callback function
		Motor_Data_Read(&hcan1);
 8006b88:	4824      	ldr	r0, [pc, #144]	; (8006c1c <Timer_Task_Func+0xa8>)
 8006b8a:	f000 fa2f 	bl	8006fec <Motor_Data_Read>
		/* CAN data  */
		if(board_status == CHASSIS_BOARD){
 8006b8e:	4b24      	ldr	r3, [pc, #144]	; (8006c20 <Timer_Task_Func+0xac>)
 8006b90:	781b      	ldrb	r3, [r3, #0]
 8006b92:	2b01      	cmp	r3, #1
 8006b94:	d115      	bne.n	8006bc2 <Timer_Task_Func+0x4e>
			Motor_Data_Send(&hcan1, MOTOR_3508_STDID,
 8006b96:	4b23      	ldr	r3, [pc, #140]	; (8006c24 <Timer_Task_Func+0xb0>)
 8006b98:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8006b9c:	4b21      	ldr	r3, [pc, #132]	; (8006c24 <Timer_Task_Func+0xb0>)
 8006b9e:	f8d3 0124 	ldr.w	r0, [r3, #292]	; 0x124
 8006ba2:	4b20      	ldr	r3, [pc, #128]	; (8006c24 <Timer_Task_Func+0xb0>)
 8006ba4:	f8d3 31b8 	ldr.w	r3, [r3, #440]	; 0x1b8
 8006ba8:	4a1e      	ldr	r2, [pc, #120]	; (8006c24 <Timer_Task_Func+0xb0>)
 8006baa:	f8d2 224c 	ldr.w	r2, [r2, #588]	; 0x24c
 8006bae:	9201      	str	r2, [sp, #4]
 8006bb0:	9300      	str	r3, [sp, #0]
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	460a      	mov	r2, r1
 8006bb6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006bba:	4818      	ldr	r0, [pc, #96]	; (8006c1c <Timer_Task_Func+0xa8>)
 8006bbc:	f000 fa72 	bl	80070a4 <Motor_Data_Send>
 8006bc0:	e024      	b.n	8006c0c <Timer_Task_Func+0x98>
							motor_data[0].tx_data,
							motor_data[1].tx_data,
							motor_data[2].tx_data,
							motor_data[3].tx_data);
		}
		else if(board_status == GIMBAL_BOARD){
 8006bc2:	4b17      	ldr	r3, [pc, #92]	; (8006c20 <Timer_Task_Func+0xac>)
 8006bc4:	781b      	ldrb	r3, [r3, #0]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d120      	bne.n	8006c0c <Timer_Task_Func+0x98>
			Motor_Data_Send(&hcan1, MOTOR_6020_STDID,
 8006bca:	4b16      	ldr	r3, [pc, #88]	; (8006c24 <Timer_Task_Func+0xb0>)
 8006bcc:	f8d3 22e0 	ldr.w	r2, [r3, #736]	; 0x2e0
 8006bd0:	4b14      	ldr	r3, [pc, #80]	; (8006c24 <Timer_Task_Func+0xb0>)
 8006bd2:	f8d3 1374 	ldr.w	r1, [r3, #884]	; 0x374
 8006bd6:	4b13      	ldr	r3, [pc, #76]	; (8006c24 <Timer_Task_Func+0xb0>)
 8006bd8:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8006bdc:	2000      	movs	r0, #0
 8006bde:	9001      	str	r0, [sp, #4]
 8006be0:	9300      	str	r3, [sp, #0]
 8006be2:	460b      	mov	r3, r1
 8006be4:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006be8:	480c      	ldr	r0, [pc, #48]	; (8006c1c <Timer_Task_Func+0xa8>)
 8006bea:	f000 fa5b 	bl	80070a4 <Motor_Data_Send>
							motor_data[4].tx_data,
							motor_data[5].tx_data,
							motor_data[6].tx_data,
							0);
#ifdef USE_CAN_FRIC
			Motor_Data_Send(&hcan1, MOTOR_3508_STDID,
 8006bee:	4b0d      	ldr	r3, [pc, #52]	; (8006c24 <Timer_Task_Func+0xb0>)
 8006bf0:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006bf4:	4b0b      	ldr	r3, [pc, #44]	; (8006c24 <Timer_Task_Func+0xb0>)
 8006bf6:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8006bfa:	2100      	movs	r1, #0
 8006bfc:	9101      	str	r1, [sp, #4]
 8006bfe:	2100      	movs	r1, #0
 8006c00:	9100      	str	r1, [sp, #0]
 8006c02:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006c06:	4805      	ldr	r0, [pc, #20]	; (8006c1c <Timer_Task_Func+0xa8>)
 8006c08:	f000 fa4c 	bl	80070a4 <Motor_Data_Send>
							0);
#endif
		}

		/* delay until wake time */
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8006c0c:	f107 0308 	add.w	r3, r7, #8
 8006c10:	68f9      	ldr	r1, [r7, #12]
 8006c12:	4618      	mov	r0, r3
 8006c14:	f00a fc0c 	bl	8011430 <vTaskDelayUntil>
		Motor_Data_Read(&hcan1);
 8006c18:	e7b6      	b.n	8006b88 <Timer_Task_Func+0x14>
 8006c1a:	bf00      	nop
 8006c1c:	2000d830 	.word	0x2000d830
 8006c20:	2000469c 	.word	0x2000469c
 8006c24:	20005218 	.word	0x20005218

08006c28 <WatchDog_Task_Function>:
/**
  * @brief     watch dog task main entry function
  * @retval    None
  */
/* Task execution time (per loop): 100 ms */
void WatchDog_Task_Function(void){
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b082      	sub	sp, #8
 8006c2c:	af00      	add	r7, sp, #0
	/* define wd global flag */
	static uint8_t wd_daemon_flag = 0;

	/* init the watch dog program */
	wdg_task_init();
 8006c2e:	f000 f81b 	bl	8006c68 <wdg_task_init>

	/* set task exec period */
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = pdMS_TO_TICKS(100); // task exec period 1ms
 8006c32:	2364      	movs	r3, #100	; 0x64
 8006c34:	607b      	str	r3, [r7, #4]

	/* init the task ticks */
	xLastWakeTime = xTaskGetTickCount();
 8006c36:	f00a fdb7 	bl	80117a8 <xTaskGetTickCount>
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	603b      	str	r3, [r7, #0]

	/* main imu task begins */
	for(;;){

		/* self check progress*/
		if(self_check_system() == CHECK_OK)
 8006c3e:	f002 f89f 	bl	8008d80 <self_check_system>
 8006c42:	4603      	mov	r3, r0
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d103      	bne.n	8006c50 <WatchDog_Task_Function+0x28>
			wd_daemon_flag = 0;//pass
 8006c48:	4b06      	ldr	r3, [pc, #24]	; (8006c64 <WatchDog_Task_Function+0x3c>)
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	701a      	strb	r2, [r3, #0]
 8006c4e:	e002      	b.n	8006c56 <WatchDog_Task_Function+0x2e>
		else
			wd_daemon_flag = 1;//fail
 8006c50:	4b04      	ldr	r3, [pc, #16]	; (8006c64 <WatchDog_Task_Function+0x3c>)
 8006c52:	2201      	movs	r2, #1
 8006c54:	701a      	strb	r2, [r3, #0]
		//       but currently just feed dog whatever the check pass or fail
#ifdef USE_IWDG
		wdg_daemon_feed_dog();
#endif
		/* delay utill wake time */
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8006c56:	463b      	mov	r3, r7
 8006c58:	6879      	ldr	r1, [r7, #4]
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	f00a fbe8 	bl	8011430 <vTaskDelayUntil>
		if(self_check_system() == CHECK_OK)
 8006c60:	e7ed      	b.n	8006c3e <WatchDog_Task_Function+0x16>
 8006c62:	bf00      	nop
 8006c64:	200004ce 	.word	0x200004ce

08006c68 <wdg_task_init>:

	}
}

void wdg_task_init(void){
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	af00      	add	r7, sp, #0
	/* set a binary watch dog semaphore */
	wdgSemaphore = xSemaphoreCreateBinary();
 8006c6c:	2203      	movs	r2, #3
 8006c6e:	2100      	movs	r1, #0
 8006c70:	2001      	movs	r0, #1
 8006c72:	f009 ff53 	bl	8010b1c <xQueueGenericCreate>
 8006c76:	4603      	mov	r3, r0
 8006c78:	4a01      	ldr	r2, [pc, #4]	; (8006c80 <wdg_task_init+0x18>)
 8006c7a:	6013      	str	r3, [r2, #0]
}
 8006c7c:	bf00      	nop
 8006c7e:	bd80      	pop	{r7, pc}
 8006c80:	2000d774 	.word	0x2000d774

08006c84 <buzzer_init>:
 * param[in] times want to be buzzed
 * param[in] delay duration
 * retval None
 * author Haoran
 */
void buzzer_init(Buzzer_t *buzz){
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b082      	sub	sp, #8
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
	buzz->buzz_times = 0;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2200      	movs	r2, #0
 8006c90:	721a      	strb	r2, [r3, #8]
	buzz->buzzer_tick = 0;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2200      	movs	r2, #0
 8006c96:	601a      	str	r2, [r3, #0]
	buzz->times_tick  =0;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	605a      	str	r2, [r3, #4]
	HAL_TIM_PWM_Start(&BUZZ_HTIM, BUZZ_PWM_CH);
 8006c9e:	2108      	movs	r1, #8
 8006ca0:	4803      	ldr	r0, [pc, #12]	; (8006cb0 <buzzer_init+0x2c>)
 8006ca2:	f007 fdbd 	bl	800e820 <HAL_TIM_PWM_Start>
}
 8006ca6:	bf00      	nop
 8006ca8:	3708      	adds	r7, #8
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}
 8006cae:	bf00      	nop
 8006cb0:	2000da28 	.word	0x2000da28

08006cb4 <buzzer_set_tune>:

void buzzer_set_tune(uint16_t tune, uint16_t ctrl){
 8006cb4:	b480      	push	{r7}
 8006cb6:	b083      	sub	sp, #12
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	4603      	mov	r3, r0
 8006cbc:	460a      	mov	r2, r1
 8006cbe:	80fb      	strh	r3, [r7, #6]
 8006cc0:	4613      	mov	r3, r2
 8006cc2:	80bb      	strh	r3, [r7, #4]
    /* set Auto-reload value for the timer */
    __HAL_TIM_SET_AUTORELOAD(&BUZZ_HTIM, tune);
 8006cc4:	4b08      	ldr	r3, [pc, #32]	; (8006ce8 <buzzer_set_tune+0x34>)
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	88fa      	ldrh	r2, [r7, #6]
 8006cca:	62da      	str	r2, [r3, #44]	; 0x2c
 8006ccc:	88fb      	ldrh	r3, [r7, #6]
 8006cce:	4a06      	ldr	r2, [pc, #24]	; (8006ce8 <buzzer_set_tune+0x34>)
 8006cd0:	60d3      	str	r3, [r2, #12]
    /* set compare value to control duty cycle */
    __HAL_TIM_SET_COMPARE(&BUZZ_HTIM, BUZZ_PWM_CH, ctrl);
 8006cd2:	4b05      	ldr	r3, [pc, #20]	; (8006ce8 <buzzer_set_tune+0x34>)
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	88ba      	ldrh	r2, [r7, #4]
 8006cd8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8006cda:	bf00      	nop
 8006cdc:	370c      	adds	r7, #12
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce4:	4770      	bx	lr
 8006ce6:	bf00      	nop
 8006ce8:	2000da28 	.word	0x2000da28

08006cec <buzzer_alarm_times>:
 * param[in] times want to be buzzed
 * param[in] delay duration
 * retval None
 * author Haoran
 */
void buzzer_alarm_times(uint8_t times, uint16_t duration, Buzzer_t *buzz){
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b084      	sub	sp, #16
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	603a      	str	r2, [r7, #0]
 8006cf6:	71fb      	strb	r3, [r7, #7]
 8006cf8:	460b      	mov	r3, r1
 8006cfa:	80bb      	strh	r3, [r7, #4]
	/* check if a period of alarm has been called */
	uint32_t cur_ticks = HAL_GetTick();
 8006cfc:	f003 fff6 	bl	800acec <HAL_GetTick>
 8006d00:	60f8      	str	r0, [r7, #12]
    if(cur_ticks - buzz->buzzer_tick > duration){
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	68fa      	ldr	r2, [r7, #12]
 8006d08:	1ad2      	subs	r2, r2, r3
 8006d0a:	88bb      	ldrh	r3, [r7, #4]
 8006d0c:	429a      	cmp	r2, r3
 8006d0e:	d909      	bls.n	8006d24 <buzzer_alarm_times+0x38>
        buzz->buzzer_tick = cur_ticks;
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	68fa      	ldr	r2, [r7, #12]
 8006d14:	601a      	str	r2, [r3, #0]
        buzz->times_tick = cur_ticks;
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	68fa      	ldr	r2, [r7, #12]
 8006d1a:	605a      	str	r2, [r3, #4]
        buzz->buzz_times = times; // Set the number of times buzzer should play
 8006d1c:	683b      	ldr	r3, [r7, #0]
 8006d1e:	79fa      	ldrb	r2, [r7, #7]
 8006d20:	721a      	strb	r2, [r3, #8]
        else{
            buzz->buzz_times--;
            buzz->times_tick = cur_ticks;
        }
    }
}
 8006d22:	e025      	b.n	8006d70 <buzzer_alarm_times+0x84>
    else if(buzz->buzz_times != 0){
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	7a1b      	ldrb	r3, [r3, #8]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d021      	beq.n	8006d70 <buzzer_alarm_times+0x84>
        if(cur_ticks - buzz->times_tick < 200){			     //use Hal_GetTick to use for both
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	685b      	ldr	r3, [r3, #4]
 8006d30:	68fa      	ldr	r2, [r7, #12]
 8006d32:	1ad3      	subs	r3, r2, r3
 8006d34:	2bc7      	cmp	r3, #199	; 0xc7
 8006d36:	d805      	bhi.n	8006d44 <buzzer_alarm_times+0x58>
            buzzer_set_tune(7135, 100); // play the tone c1  //in freertos and normal program
 8006d38:	2164      	movs	r1, #100	; 0x64
 8006d3a:	f641 30df 	movw	r0, #7135	; 0x1bdf
 8006d3e:	f7ff ffb9 	bl	8006cb4 <buzzer_set_tune>
}
 8006d42:	e015      	b.n	8006d70 <buzzer_alarm_times+0x84>
        else if(cur_ticks - buzz->times_tick < 400){
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	68fa      	ldr	r2, [r7, #12]
 8006d4a:	1ad3      	subs	r3, r2, r3
 8006d4c:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8006d50:	d205      	bcs.n	8006d5e <buzzer_alarm_times+0x72>
            buzzer_set_tune(7135, 0);  // silence the buzzer
 8006d52:	2100      	movs	r1, #0
 8006d54:	f641 30df 	movw	r0, #7135	; 0x1bdf
 8006d58:	f7ff ffac 	bl	8006cb4 <buzzer_set_tune>
}
 8006d5c:	e008      	b.n	8006d70 <buzzer_alarm_times+0x84>
            buzz->buzz_times--;
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	7a1b      	ldrb	r3, [r3, #8]
 8006d62:	3b01      	subs	r3, #1
 8006d64:	b2da      	uxtb	r2, r3
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	721a      	strb	r2, [r3, #8]
            buzz->times_tick = cur_ticks;
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	68fa      	ldr	r2, [r7, #12]
 8006d6e:	605a      	str	r2, [r3, #4]
}
 8006d70:	bf00      	nop
 8006d72:	3710      	adds	r7, #16
 8006d74:	46bd      	mov	sp, r7
 8006d76:	bd80      	pop	{r7, pc}

08006d78 <buzzer_play_g0>:


/* below are the buzzer tune play functions, used for imu task and for fun! */
void buzzer_play_g0(int32_t duration){
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b082      	sub	sp, #8
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&BUZZ_HTIM,0);
 8006d80:	4b0e      	ldr	r3, [pc, #56]	; (8006dbc <buzzer_play_g0+0x44>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	2200      	movs	r2, #0
 8006d86:	625a      	str	r2, [r3, #36]	; 0x24
	//__HAL_TIM_PRESCALER(&BUZZ_HTIM, 35);
	__HAL_TIM_SET_AUTORELOAD(&BUZZ_HTIM,9523);
 8006d88:	4b0c      	ldr	r3, [pc, #48]	; (8006dbc <buzzer_play_g0+0x44>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f242 5233 	movw	r2, #9523	; 0x2533
 8006d90:	62da      	str	r2, [r3, #44]	; 0x2c
 8006d92:	4b0a      	ldr	r3, [pc, #40]	; (8006dbc <buzzer_play_g0+0x44>)
 8006d94:	f242 5233 	movw	r2, #9523	; 0x2533
 8006d98:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,100);
 8006d9a:	4b08      	ldr	r3, [pc, #32]	; (8006dbc <buzzer_play_g0+0x44>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	2264      	movs	r2, #100	; 0x64
 8006da0:	63da      	str	r2, [r3, #60]	; 0x3c
	osDelay(duration);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	4618      	mov	r0, r3
 8006da6:	f009 fd88 	bl	80108ba <osDelay>
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,0);
 8006daa:	4b04      	ldr	r3, [pc, #16]	; (8006dbc <buzzer_play_g0+0x44>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	2200      	movs	r2, #0
 8006db0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8006db2:	bf00      	nop
 8006db4:	3708      	adds	r7, #8
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bd80      	pop	{r7, pc}
 8006dba:	bf00      	nop
 8006dbc:	2000da28 	.word	0x2000da28

08006dc0 <buzzer_play_c1>:

void buzzer_play_c1(int32_t duration){
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b082      	sub	sp, #8
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&BUZZ_HTIM,0);
 8006dc8:	4b0e      	ldr	r3, [pc, #56]	; (8006e04 <buzzer_play_c1+0x44>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	625a      	str	r2, [r3, #36]	; 0x24
	//__HAL_TIM_PRESCALER(&BUZZ_HTIM, 35);
	__HAL_TIM_SET_AUTORELOAD(&BUZZ_HTIM,7135);
 8006dd0:	4b0c      	ldr	r3, [pc, #48]	; (8006e04 <buzzer_play_c1+0x44>)
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f641 32df 	movw	r2, #7135	; 0x1bdf
 8006dd8:	62da      	str	r2, [r3, #44]	; 0x2c
 8006dda:	4b0a      	ldr	r3, [pc, #40]	; (8006e04 <buzzer_play_c1+0x44>)
 8006ddc:	f641 32df 	movw	r2, #7135	; 0x1bdf
 8006de0:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,100);
 8006de2:	4b08      	ldr	r3, [pc, #32]	; (8006e04 <buzzer_play_c1+0x44>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	2264      	movs	r2, #100	; 0x64
 8006de8:	63da      	str	r2, [r3, #60]	; 0x3c
	osDelay(duration);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	4618      	mov	r0, r3
 8006dee:	f009 fd64 	bl	80108ba <osDelay>
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,0);
 8006df2:	4b04      	ldr	r3, [pc, #16]	; (8006e04 <buzzer_play_c1+0x44>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	2200      	movs	r2, #0
 8006df8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8006dfa:	bf00      	nop
 8006dfc:	3708      	adds	r7, #8
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}
 8006e02:	bf00      	nop
 8006e04:	2000da28 	.word	0x2000da28

08006e08 <buzzer_play_e1>:
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,100);
	osDelay(duration);
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,0);
}

void buzzer_play_e1(int32_t duration){
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b082      	sub	sp, #8
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
	//__HAL_TIM_PRESCALER(&BUZZ_HTIM, 25);
	__HAL_TIM_SET_COUNTER(&BUZZ_HTIM,0);
 8006e10:	4b0e      	ldr	r3, [pc, #56]	; (8006e4c <buzzer_play_e1+0x44>)
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	2200      	movs	r2, #0
 8006e16:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_AUTORELOAD(&BUZZ_HTIM,5662);
 8006e18:	4b0c      	ldr	r3, [pc, #48]	; (8006e4c <buzzer_play_e1+0x44>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f241 621e 	movw	r2, #5662	; 0x161e
 8006e20:	62da      	str	r2, [r3, #44]	; 0x2c
 8006e22:	4b0a      	ldr	r3, [pc, #40]	; (8006e4c <buzzer_play_e1+0x44>)
 8006e24:	f241 621e 	movw	r2, #5662	; 0x161e
 8006e28:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,100);
 8006e2a:	4b08      	ldr	r3, [pc, #32]	; (8006e4c <buzzer_play_e1+0x44>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	2264      	movs	r2, #100	; 0x64
 8006e30:	63da      	str	r2, [r3, #60]	; 0x3c
	osDelay(duration);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	4618      	mov	r0, r3
 8006e36:	f009 fd40 	bl	80108ba <osDelay>
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,0);
 8006e3a:	4b04      	ldr	r3, [pc, #16]	; (8006e4c <buzzer_play_e1+0x44>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	2200      	movs	r2, #0
 8006e40:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8006e42:	bf00      	nop
 8006e44:	3708      	adds	r7, #8
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}
 8006e4a:	bf00      	nop
 8006e4c:	2000da28 	.word	0x2000da28

08006e50 <buzzer_play_g1>:
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,100);
	osDelay(duration);
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,0);
}

void buzzer_play_g1(int32_t duration){
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b082      	sub	sp, #8
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
	//__HAL_TIM_PRESCALER(&BUZZ_HTIM, 21);
	__HAL_TIM_SET_COUNTER(&BUZZ_HTIM,0);
 8006e58:	4b0e      	ldr	r3, [pc, #56]	; (8006e94 <buzzer_play_g1+0x44>)
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_AUTORELOAD(&BUZZ_HTIM,4761);
 8006e60:	4b0c      	ldr	r3, [pc, #48]	; (8006e94 <buzzer_play_g1+0x44>)
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f241 2299 	movw	r2, #4761	; 0x1299
 8006e68:	62da      	str	r2, [r3, #44]	; 0x2c
 8006e6a:	4b0a      	ldr	r3, [pc, #40]	; (8006e94 <buzzer_play_g1+0x44>)
 8006e6c:	f241 2299 	movw	r2, #4761	; 0x1299
 8006e70:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,100);
 8006e72:	4b08      	ldr	r3, [pc, #32]	; (8006e94 <buzzer_play_g1+0x44>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	2264      	movs	r2, #100	; 0x64
 8006e78:	63da      	str	r2, [r3, #60]	; 0x3c
	osDelay(duration);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	f009 fd1c 	bl	80108ba <osDelay>
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,0);
 8006e82:	4b04      	ldr	r3, [pc, #16]	; (8006e94 <buzzer_play_g1+0x44>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	2200      	movs	r2, #0
 8006e88:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8006e8a:	bf00      	nop
 8006e8c:	3708      	adds	r7, #8
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	bd80      	pop	{r7, pc}
 8006e92:	bf00      	nop
 8006e94:	2000da28 	.word	0x2000da28

08006e98 <buzzer_rest>:
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,100);
	osDelay(duration);
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,0);
}

void buzzer_rest(int32_t duration){
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b082      	sub	sp, #8
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
	osDelay(duration);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f009 fd09 	bl	80108ba <osDelay>
}
 8006ea8:	bf00      	nop
 8006eaa:	3708      	adds	r7, #8
 8006eac:	46bd      	mov	sp, r7
 8006eae:	bd80      	pop	{r7, pc}

08006eb0 <buzzer_play_mario>:
	buzzer_play_b1(duration);
	buzzer_play_c2(duration);
}


void buzzer_play_mario(int32_t bpm){
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b084      	sub	sp, #16
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
	int32_t quarter=(double)60/bpm*1000;
 8006eb8:	6878      	ldr	r0, [r7, #4]
 8006eba:	f7f9 fb33 	bl	8000524 <__aeabi_i2d>
 8006ebe:	4602      	mov	r2, r0
 8006ec0:	460b      	mov	r3, r1
 8006ec2:	f04f 0000 	mov.w	r0, #0
 8006ec6:	492d      	ldr	r1, [pc, #180]	; (8006f7c <buzzer_play_mario+0xcc>)
 8006ec8:	f7f9 fcc0 	bl	800084c <__aeabi_ddiv>
 8006ecc:	4602      	mov	r2, r0
 8006ece:	460b      	mov	r3, r1
 8006ed0:	4610      	mov	r0, r2
 8006ed2:	4619      	mov	r1, r3
 8006ed4:	f04f 0200 	mov.w	r2, #0
 8006ed8:	4b29      	ldr	r3, [pc, #164]	; (8006f80 <buzzer_play_mario+0xd0>)
 8006eda:	f7f9 fb8d 	bl	80005f8 <__aeabi_dmul>
 8006ede:	4602      	mov	r2, r0
 8006ee0:	460b      	mov	r3, r1
 8006ee2:	4610      	mov	r0, r2
 8006ee4:	4619      	mov	r1, r3
 8006ee6:	f7f9 fe37 	bl	8000b58 <__aeabi_d2iz>
 8006eea:	4603      	mov	r3, r0
 8006eec:	60fb      	str	r3, [r7, #12]
	int32_t eighth=(double)60/bpm*1000*0.5;
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f7f9 fb18 	bl	8000524 <__aeabi_i2d>
 8006ef4:	4602      	mov	r2, r0
 8006ef6:	460b      	mov	r3, r1
 8006ef8:	f04f 0000 	mov.w	r0, #0
 8006efc:	491f      	ldr	r1, [pc, #124]	; (8006f7c <buzzer_play_mario+0xcc>)
 8006efe:	f7f9 fca5 	bl	800084c <__aeabi_ddiv>
 8006f02:	4602      	mov	r2, r0
 8006f04:	460b      	mov	r3, r1
 8006f06:	4610      	mov	r0, r2
 8006f08:	4619      	mov	r1, r3
 8006f0a:	f04f 0200 	mov.w	r2, #0
 8006f0e:	4b1c      	ldr	r3, [pc, #112]	; (8006f80 <buzzer_play_mario+0xd0>)
 8006f10:	f7f9 fb72 	bl	80005f8 <__aeabi_dmul>
 8006f14:	4602      	mov	r2, r0
 8006f16:	460b      	mov	r3, r1
 8006f18:	4610      	mov	r0, r2
 8006f1a:	4619      	mov	r1, r3
 8006f1c:	f04f 0200 	mov.w	r2, #0
 8006f20:	4b18      	ldr	r3, [pc, #96]	; (8006f84 <buzzer_play_mario+0xd4>)
 8006f22:	f7f9 fb69 	bl	80005f8 <__aeabi_dmul>
 8006f26:	4602      	mov	r2, r0
 8006f28:	460b      	mov	r3, r1
 8006f2a:	4610      	mov	r0, r2
 8006f2c:	4619      	mov	r1, r3
 8006f2e:	f7f9 fe13 	bl	8000b58 <__aeabi_d2iz>
 8006f32:	4603      	mov	r3, r0
 8006f34:	60bb      	str	r3, [r7, #8]

	buzzer_play_e1(eighth);
 8006f36:	68b8      	ldr	r0, [r7, #8]
 8006f38:	f7ff ff66 	bl	8006e08 <buzzer_play_e1>
	buzzer_play_e1(eighth);
 8006f3c:	68b8      	ldr	r0, [r7, #8]
 8006f3e:	f7ff ff63 	bl	8006e08 <buzzer_play_e1>
	buzzer_rest(eighth);
 8006f42:	68b8      	ldr	r0, [r7, #8]
 8006f44:	f7ff ffa8 	bl	8006e98 <buzzer_rest>
	buzzer_play_e1(eighth);
 8006f48:	68b8      	ldr	r0, [r7, #8]
 8006f4a:	f7ff ff5d 	bl	8006e08 <buzzer_play_e1>
	buzzer_rest(eighth);
 8006f4e:	68b8      	ldr	r0, [r7, #8]
 8006f50:	f7ff ffa2 	bl	8006e98 <buzzer_rest>
	buzzer_play_c1(eighth);
 8006f54:	68b8      	ldr	r0, [r7, #8]
 8006f56:	f7ff ff33 	bl	8006dc0 <buzzer_play_c1>
	buzzer_play_e1(quarter);
 8006f5a:	68f8      	ldr	r0, [r7, #12]
 8006f5c:	f7ff ff54 	bl	8006e08 <buzzer_play_e1>
	buzzer_play_g1(quarter);
 8006f60:	68f8      	ldr	r0, [r7, #12]
 8006f62:	f7ff ff75 	bl	8006e50 <buzzer_play_g1>
	buzzer_rest(quarter);
 8006f66:	68f8      	ldr	r0, [r7, #12]
 8006f68:	f7ff ff96 	bl	8006e98 <buzzer_rest>
	buzzer_play_g0(quarter);
 8006f6c:	68f8      	ldr	r0, [r7, #12]
 8006f6e:	f7ff ff03 	bl	8006d78 <buzzer_play_g0>
}
 8006f72:	bf00      	nop
 8006f74:	3710      	adds	r7, #16
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bd80      	pop	{r7, pc}
 8006f7a:	bf00      	nop
 8006f7c:	404e0000 	.word	0x404e0000
 8006f80:	408f4000 	.word	0x408f4000
 8006f84:	3fe00000 	.word	0x3fe00000

08006f88 <dwt_init>:

/**
  * @brief     DWT init function
  * @retval    None
  */
void dwt_init(void) {
 8006f88:	b480      	push	{r7}
 8006f8a:	af00      	add	r7, sp, #0
    if (!(CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk)) {
 8006f8c:	4b0c      	ldr	r3, [pc, #48]	; (8006fc0 <dwt_init+0x38>)
 8006f8e:	68db      	ldr	r3, [r3, #12]
 8006f90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d10e      	bne.n	8006fb6 <dwt_init+0x2e>
        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // Enable Debug Core
 8006f98:	4b09      	ldr	r3, [pc, #36]	; (8006fc0 <dwt_init+0x38>)
 8006f9a:	68db      	ldr	r3, [r3, #12]
 8006f9c:	4a08      	ldr	r2, [pc, #32]	; (8006fc0 <dwt_init+0x38>)
 8006f9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006fa2:	60d3      	str	r3, [r2, #12]
        DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk; // Enable Cycle Counter
 8006fa4:	4b07      	ldr	r3, [pc, #28]	; (8006fc4 <dwt_init+0x3c>)
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a06      	ldr	r2, [pc, #24]	; (8006fc4 <dwt_init+0x3c>)
 8006faa:	f043 0301 	orr.w	r3, r3, #1
 8006fae:	6013      	str	r3, [r2, #0]
        DWT->CYCCNT = 0; // Reset Cycle Counter Value
 8006fb0:	4b04      	ldr	r3, [pc, #16]	; (8006fc4 <dwt_init+0x3c>)
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	605a      	str	r2, [r3, #4]
    }
}
 8006fb6:	bf00      	nop
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbe:	4770      	bx	lr
 8006fc0:	e000edf0 	.word	0xe000edf0
 8006fc4:	e0001000 	.word	0xe0001000

08006fc8 <dwt_getCnt_us>:
/**
  * @brief    get timestamp from dwt
  * @retval   time count of dwt
  */
uint32_t dwt_getCnt_us(void){
 8006fc8:	b480      	push	{r7}
 8006fca:	af00      	add	r7, sp, #0
    return DWT->CYCCNT / SYSTEM_CORE_FREQ;//unit: usec
 8006fcc:	4b05      	ldr	r3, [pc, #20]	; (8006fe4 <dwt_getCnt_us+0x1c>)
 8006fce:	685b      	ldr	r3, [r3, #4]
 8006fd0:	08db      	lsrs	r3, r3, #3
 8006fd2:	4a05      	ldr	r2, [pc, #20]	; (8006fe8 <dwt_getCnt_us+0x20>)
 8006fd4:	fba2 2303 	umull	r2, r3, r2, r3
 8006fd8:	085b      	lsrs	r3, r3, #1
}
 8006fda:	4618      	mov	r0, r3
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe2:	4770      	bx	lr
 8006fe4:	e0001000 	.word	0xe0001000
 8006fe8:	18618619 	.word	0x18618619

08006fec <Motor_Data_Read>:
/**
  * @brief     Read feedback from the motor sensor
  * @param[in] can1/can2 type header
  * @retval    None
  */
void Motor_Data_Read(CAN_HandleTypeDef* hcan) {
 8006fec:	b480      	push	{r7}
 8006fee:	b087      	sub	sp, #28
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
	uint8_t motorStatus[MOTOR_COUNT];
	for (int i=0; i<MOTOR_COUNT; i++){
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	617b      	str	r3, [r7, #20]
 8006ff8:	e046      	b.n	8007088 <Motor_Data_Read+0x9c>
		memcpy(motorStatus, can_rx_buffer[i], 8);
 8006ffa:	697b      	ldr	r3, [r7, #20]
 8006ffc:	00db      	lsls	r3, r3, #3
 8006ffe:	4a27      	ldr	r2, [pc, #156]	; (800709c <Motor_Data_Read+0xb0>)
 8007000:	441a      	add	r2, r3
 8007002:	f107 030c 	add.w	r3, r7, #12
 8007006:	6810      	ldr	r0, [r2, #0]
 8007008:	6851      	ldr	r1, [r2, #4]
 800700a:	c303      	stmia	r3!, {r0, r1}
		motor_data[i].motor_feedback.rx_angle	=(int16_t)(motorStatus[0] << 8 | motorStatus[1]);
 800700c:	7b3b      	ldrb	r3, [r7, #12]
 800700e:	021b      	lsls	r3, r3, #8
 8007010:	b21a      	sxth	r2, r3
 8007012:	7b7b      	ldrb	r3, [r7, #13]
 8007014:	b21b      	sxth	r3, r3
 8007016:	4313      	orrs	r3, r2
 8007018:	b218      	sxth	r0, r3
 800701a:	4a21      	ldr	r2, [pc, #132]	; (80070a0 <Motor_Data_Read+0xb4>)
 800701c:	697b      	ldr	r3, [r7, #20]
 800701e:	2194      	movs	r1, #148	; 0x94
 8007020:	fb01 f303 	mul.w	r3, r1, r3
 8007024:	4413      	add	r3, r2
 8007026:	3388      	adds	r3, #136	; 0x88
 8007028:	4602      	mov	r2, r0
 800702a:	801a      	strh	r2, [r3, #0]
		motor_data[i].motor_feedback.rx_rpm		=(int16_t)(motorStatus[2] << 8 | motorStatus[3]);
 800702c:	7bbb      	ldrb	r3, [r7, #14]
 800702e:	021b      	lsls	r3, r3, #8
 8007030:	b21a      	sxth	r2, r3
 8007032:	7bfb      	ldrb	r3, [r7, #15]
 8007034:	b21b      	sxth	r3, r3
 8007036:	4313      	orrs	r3, r2
 8007038:	b218      	sxth	r0, r3
 800703a:	4a19      	ldr	r2, [pc, #100]	; (80070a0 <Motor_Data_Read+0xb4>)
 800703c:	697b      	ldr	r3, [r7, #20]
 800703e:	2194      	movs	r1, #148	; 0x94
 8007040:	fb01 f303 	mul.w	r3, r1, r3
 8007044:	4413      	add	r3, r2
 8007046:	338a      	adds	r3, #138	; 0x8a
 8007048:	4602      	mov	r2, r0
 800704a:	801a      	strh	r2, [r3, #0]
		motor_data[i].motor_feedback.rx_current =(int16_t)(motorStatus[4] << 8 | motorStatus[5]);
 800704c:	7c3b      	ldrb	r3, [r7, #16]
 800704e:	021b      	lsls	r3, r3, #8
 8007050:	b21a      	sxth	r2, r3
 8007052:	7c7b      	ldrb	r3, [r7, #17]
 8007054:	b21b      	sxth	r3, r3
 8007056:	4313      	orrs	r3, r2
 8007058:	b218      	sxth	r0, r3
 800705a:	4a11      	ldr	r2, [pc, #68]	; (80070a0 <Motor_Data_Read+0xb4>)
 800705c:	697b      	ldr	r3, [r7, #20]
 800705e:	2194      	movs	r1, #148	; 0x94
 8007060:	fb01 f303 	mul.w	r3, r1, r3
 8007064:	4413      	add	r3, r2
 8007066:	338c      	adds	r3, #140	; 0x8c
 8007068:	4602      	mov	r2, r0
 800706a:	801a      	strh	r2, [r3, #0]
		motor_data[i].motor_feedback.rx_temp	=(int16_t)(motorStatus[6]);
 800706c:	7cbb      	ldrb	r3, [r7, #18]
 800706e:	b218      	sxth	r0, r3
 8007070:	4a0b      	ldr	r2, [pc, #44]	; (80070a0 <Motor_Data_Read+0xb4>)
 8007072:	697b      	ldr	r3, [r7, #20]
 8007074:	2194      	movs	r1, #148	; 0x94
 8007076:	fb01 f303 	mul.w	r3, r1, r3
 800707a:	4413      	add	r3, r2
 800707c:	338e      	adds	r3, #142	; 0x8e
 800707e:	4602      	mov	r2, r0
 8007080:	801a      	strh	r2, [r3, #0]
	for (int i=0; i<MOTOR_COUNT; i++){
 8007082:	697b      	ldr	r3, [r7, #20]
 8007084:	3301      	adds	r3, #1
 8007086:	617b      	str	r3, [r7, #20]
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	2b07      	cmp	r3, #7
 800708c:	ddb5      	ble.n	8006ffa <Motor_Data_Read+0xe>
	}
}
 800708e:	bf00      	nop
 8007090:	bf00      	nop
 8007092:	371c      	adds	r7, #28
 8007094:	46bd      	mov	sp, r7
 8007096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709a:	4770      	bx	lr
 800709c:	200046a0 	.word	0x200046a0
 80070a0:	20005218 	.word	0x20005218

080070a4 <Motor_Data_Send>:
  * @param[in] can1/can2 type header
  * @param[in] Stdid of can device
  * @param[in] data set to different can devices
  * @retval    None
  */
void Motor_Data_Send(CAN_HandleTypeDef* hcan, int32_t id, int32_t d1, int32_t d2, int32_t d3, int32_t d4){
 80070a4:	b580      	push	{r7, lr}
 80070a6:	b08c      	sub	sp, #48	; 0x30
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	60f8      	str	r0, [r7, #12]
 80070ac:	60b9      	str	r1, [r7, #8]
 80070ae:	607a      	str	r2, [r7, #4]
 80070b0:	603b      	str	r3, [r7, #0]
	CAN_TxHeaderTypeDef  tx_header;
	uint8_t				 tx_data[8];

	tx_header.StdId = id;
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	61bb      	str	r3, [r7, #24]
	tx_header.IDE = CAN_ID_STD;
 80070b6:	2300      	movs	r3, #0
 80070b8:	623b      	str	r3, [r7, #32]
	tx_header.RTR = CAN_RTR_DATA;
 80070ba:	2300      	movs	r3, #0
 80070bc:	627b      	str	r3, [r7, #36]	; 0x24
	tx_header.DLC = 0x08;
 80070be:	2308      	movs	r3, #8
 80070c0:	62bb      	str	r3, [r7, #40]	; 0x28

	tx_data[0] = d1 >> 8;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	121b      	asrs	r3, r3, #8
 80070c6:	b2db      	uxtb	r3, r3
 80070c8:	743b      	strb	r3, [r7, #16]
	tx_data[1] = d1;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	b2db      	uxtb	r3, r3
 80070ce:	747b      	strb	r3, [r7, #17]
	tx_data[2] = d2 >> 8;
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	121b      	asrs	r3, r3, #8
 80070d4:	b2db      	uxtb	r3, r3
 80070d6:	74bb      	strb	r3, [r7, #18]
	tx_data[3] = d2;
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	b2db      	uxtb	r3, r3
 80070dc:	74fb      	strb	r3, [r7, #19]
	tx_data[4] = d3 >> 8;
 80070de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070e0:	121b      	asrs	r3, r3, #8
 80070e2:	b2db      	uxtb	r3, r3
 80070e4:	753b      	strb	r3, [r7, #20]
	tx_data[5] = d3;
 80070e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070e8:	b2db      	uxtb	r3, r3
 80070ea:	757b      	strb	r3, [r7, #21]
	tx_data[6] = d4 >> 8;
 80070ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070ee:	121b      	asrs	r3, r3, #8
 80070f0:	b2db      	uxtb	r3, r3
 80070f2:	75bb      	strb	r3, [r7, #22]
	tx_data[7] = d4;
 80070f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070f6:	b2db      	uxtb	r3, r3
 80070f8:	75fb      	strb	r3, [r7, #23]

	HAL_CAN_AddTxMessage(hcan, &tx_header, tx_data, (uint32_t*)CAN_TX_MAILBOX0);
 80070fa:	f107 0210 	add.w	r2, r7, #16
 80070fe:	f107 0118 	add.w	r1, r7, #24
 8007102:	2301      	movs	r3, #1
 8007104:	68f8      	ldr	r0, [r7, #12]
 8007106:	f004 f841 	bl	800b18c <HAL_CAN_AddTxMessage>
}
 800710a:	bf00      	nop
 800710c:	3730      	adds	r7, #48	; 0x30
 800710e:	46bd      	mov	sp, r7
 8007110:	bd80      	pop	{r7, pc}
	...

08007114 <motor_init>:
  * @brief     initialize the motor parameters
  * @retval    None
  */
void motor_init(uint8_t motor_id, int32_t max_out_f, float max_i_out_f, float max_err_f, float kp_f, float ki_f, float kd_f,
								  int32_t max_out_s, float max_i_out_s, float max_err_s, float kp_s, float ki_s, float kd_s,
								  float kf){
 8007114:	b580      	push	{r7, lr}
 8007116:	b08e      	sub	sp, #56	; 0x38
 8007118:	af00      	add	r7, sp, #0
 800711a:	4603      	mov	r3, r0
 800711c:	6339      	str	r1, [r7, #48]	; 0x30
 800711e:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
 8007122:	edc7 0a0a 	vstr	s1, [r7, #40]	; 0x28
 8007126:	ed87 1a09 	vstr	s2, [r7, #36]	; 0x24
 800712a:	edc7 1a08 	vstr	s3, [r7, #32]
 800712e:	ed87 2a07 	vstr	s4, [r7, #28]
 8007132:	61ba      	str	r2, [r7, #24]
 8007134:	edc7 2a05 	vstr	s5, [r7, #20]
 8007138:	ed87 3a04 	vstr	s6, [r7, #16]
 800713c:	edc7 3a03 	vstr	s7, [r7, #12]
 8007140:	ed87 4a02 	vstr	s8, [r7, #8]
 8007144:	edc7 4a01 	vstr	s9, [r7, #4]
 8007148:	ed87 5a00 	vstr	s10, [r7]
 800714c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	pid_param_init(&(motor_data[motor_id].motor_info.f_pid), max_out_f, max_i_out_f, max_err_f, kp_f, ki_f, kd_f);
 8007150:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007154:	2294      	movs	r2, #148	; 0x94
 8007156:	fb02 f303 	mul.w	r3, r2, r3
 800715a:	4a1c      	ldr	r2, [pc, #112]	; (80071cc <motor_init+0xb8>)
 800715c:	4413      	add	r3, r2
 800715e:	3304      	adds	r3, #4
 8007160:	ed97 2a07 	vldr	s4, [r7, #28]
 8007164:	edd7 1a08 	vldr	s3, [r7, #32]
 8007168:	ed97 1a09 	vldr	s2, [r7, #36]	; 0x24
 800716c:	edd7 0a0a 	vldr	s1, [r7, #40]	; 0x28
 8007170:	ed97 0a0b 	vldr	s0, [r7, #44]	; 0x2c
 8007174:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007176:	4618      	mov	r0, r3
 8007178:	f7fb fd24 	bl	8002bc4 <pid_param_init>
	pid_param_init(&(motor_data[motor_id].motor_info.s_pid), max_out_s, max_i_out_s, max_err_s, kp_s, ki_s, kd_s);
 800717c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007180:	2294      	movs	r2, #148	; 0x94
 8007182:	fb02 f303 	mul.w	r3, r2, r3
 8007186:	3340      	adds	r3, #64	; 0x40
 8007188:	4a10      	ldr	r2, [pc, #64]	; (80071cc <motor_init+0xb8>)
 800718a:	4413      	add	r3, r2
 800718c:	ed97 2a01 	vldr	s4, [r7, #4]
 8007190:	edd7 1a02 	vldr	s3, [r7, #8]
 8007194:	ed97 1a03 	vldr	s2, [r7, #12]
 8007198:	edd7 0a04 	vldr	s1, [r7, #16]
 800719c:	ed97 0a05 	vldr	s0, [r7, #20]
 80071a0:	69b9      	ldr	r1, [r7, #24]
 80071a2:	4618      	mov	r0, r3
 80071a4:	f7fb fd0e 	bl	8002bc4 <pid_param_init>
	ff_param_init(&(motor_data[motor_id].motor_info.ff), kf);
 80071a8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80071ac:	2294      	movs	r2, #148	; 0x94
 80071ae:	fb02 f303 	mul.w	r3, r2, r3
 80071b2:	3378      	adds	r3, #120	; 0x78
 80071b4:	4a05      	ldr	r2, [pc, #20]	; (80071cc <motor_init+0xb8>)
 80071b6:	4413      	add	r3, r2
 80071b8:	3304      	adds	r3, #4
 80071ba:	ed97 0a00 	vldr	s0, [r7]
 80071be:	4618      	mov	r0, r3
 80071c0:	f7fb fcc2 	bl	8002b48 <ff_param_init>
}
 80071c4:	bf00      	nop
 80071c6:	3738      	adds	r7, #56	; 0x38
 80071c8:	46bd      	mov	sp, r7
 80071ca:	bd80      	pop	{r7, pc}
 80071cc:	20005218 	.word	0x20005218

080071d0 <set_motor_can_volt>:
  * @param[in] can1/can2 type header
  * @param[in] Stdid of can device
  * @param[in] velocity/angle set to different can devices
  * @retval    None
  */
void set_motor_can_volt(float a1, float a2, int32_t v3, int32_t v4, int32_t control_indicator, GimbalMotorMode_t mode){
 80071d0:	b580      	push	{r7, lr}
 80071d2:	ed2d 8b02 	vpush	{d8}
 80071d6:	b086      	sub	sp, #24
 80071d8:	af00      	add	r7, sp, #0
 80071da:	ed87 0a05 	vstr	s0, [r7, #20]
 80071de:	edc7 0a04 	vstr	s1, [r7, #16]
 80071e2:	60f8      	str	r0, [r7, #12]
 80071e4:	60b9      	str	r1, [r7, #8]
 80071e6:	607a      	str	r2, [r7, #4]
 80071e8:	70fb      	strb	r3, [r7, #3]

	if(control_indicator == DUAL_LOOP_PID_CONTROL && mode == ENCODE_MODE){
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2b01      	cmp	r3, #1
 80071ee:	d17b      	bne.n	80072e8 <set_motor_can_volt+0x118>
 80071f0:	78fb      	ldrb	r3, [r7, #3]
 80071f2:	2b01      	cmp	r3, #1
 80071f4:	d178      	bne.n	80072e8 <set_motor_can_volt+0x118>
			motor_data[yaw_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[yaw_id].motor_info.ff, a1),//pid+ff
 80071f6:	ed97 0a05 	vldr	s0, [r7, #20]
 80071fa:	4882      	ldr	r0, [pc, #520]	; (8007404 <set_motor_can_volt+0x234>)
 80071fc:	f7fb fcbb 	bl	8002b76 <feedforward>
 8007200:	eeb0 8a40 	vmov.f32	s16, s0
														  &(motor_data[yaw_id].motor_info.f_pid),
														  &(motor_data[yaw_id].motor_info.s_pid),
														  in_out_map(gimbal_get_ecd_rel_angle(motor_data[yaw_id].motor_feedback.rx_angle, YAW_ECD_CENTER),
 8007204:	4b80      	ldr	r3, [pc, #512]	; (8007408 <set_motor_can_volt+0x238>)
 8007206:	f9b3 32d8 	ldrsh.w	r3, [r3, #728]	; 0x2d8
 800720a:	f44f 711b 	mov.w	r1, #620	; 0x26c
 800720e:	4618      	mov	r0, r3
 8007210:	f7fd fb17 	bl	8004842 <gimbal_get_ecd_rel_angle>
 8007214:	4603      	mov	r3, r0
 8007216:	ee07 3a90 	vmov	s15, r3
			motor_data[yaw_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[yaw_id].motor_info.ff, a1),//pid+ff
 800721a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800721e:	ed9f 2a7b 	vldr	s4, [pc, #492]	; 800740c <set_motor_can_volt+0x23c>
 8007222:	eddf 1a7b 	vldr	s3, [pc, #492]	; 8007410 <set_motor_can_volt+0x240>
 8007226:	ed9f 1a7b 	vldr	s2, [pc, #492]	; 8007414 <set_motor_can_volt+0x244>
 800722a:	eddf 0a7b 	vldr	s1, [pc, #492]	; 8007418 <set_motor_can_volt+0x248>
 800722e:	eeb0 0a67 	vmov.f32	s0, s15
 8007232:	f7fb fe70 	bl	8002f16 <in_out_map>
 8007236:	eeb0 7a40 	vmov.f32	s14, s0
														  			 -4095,4095,-PI,PI),
														  motor_data[yaw_id].motor_feedback.rx_rpm);
 800723a:	4b73      	ldr	r3, [pc, #460]	; (8007408 <set_motor_can_volt+0x238>)
 800723c:	f9b3 32da 	ldrsh.w	r3, [r3, #730]	; 0x2da
			motor_data[yaw_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[yaw_id].motor_info.ff, a1),//pid+ff
 8007240:	ee07 3a90 	vmov	s15, r3
 8007244:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007248:	eeb0 1a67 	vmov.f32	s2, s15
 800724c:	eef0 0a47 	vmov.f32	s1, s14
 8007250:	4972      	ldr	r1, [pc, #456]	; (800741c <set_motor_can_volt+0x24c>)
 8007252:	4873      	ldr	r0, [pc, #460]	; (8007420 <set_motor_can_volt+0x250>)
 8007254:	eeb0 0a48 	vmov.f32	s0, s16
 8007258:	f7fb fd9e 	bl	8002d98 <pid_dual_loop_control>
 800725c:	eef0 7a40 	vmov.f32	s15, s0
 8007260:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007264:	ee17 2a90 	vmov	r2, s15
 8007268:	4b67      	ldr	r3, [pc, #412]	; (8007408 <set_motor_can_volt+0x238>)
 800726a:	f8c3 22e0 	str.w	r2, [r3, #736]	; 0x2e0
			motor_data[pitch_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[pitch_id].motor_info.ff, a2),//pid+ff
 800726e:	ed97 0a04 	vldr	s0, [r7, #16]
 8007272:	486c      	ldr	r0, [pc, #432]	; (8007424 <set_motor_can_volt+0x254>)
 8007274:	f7fb fc7f 	bl	8002b76 <feedforward>
 8007278:	eeb0 8a40 	vmov.f32	s16, s0
														  &(motor_data[pitch_id].motor_info.f_pid),
														  &(motor_data[pitch_id].motor_info.s_pid),
                                    					  in_out_map(gimbal_get_ecd_rel_angle(motor_data[pitch_id].motor_feedback.rx_angle, PITCH_ECD_CENTER),
 800727c:	4b62      	ldr	r3, [pc, #392]	; (8007408 <set_motor_can_volt+0x238>)
 800727e:	f9b3 336c 	ldrsh.w	r3, [r3, #876]	; 0x36c
 8007282:	f640 51ac 	movw	r1, #3500	; 0xdac
 8007286:	4618      	mov	r0, r3
 8007288:	f7fd fadb 	bl	8004842 <gimbal_get_ecd_rel_angle>
 800728c:	4603      	mov	r3, r0
 800728e:	ee07 3a90 	vmov	s15, r3
			motor_data[pitch_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[pitch_id].motor_info.ff, a2),//pid+ff
 8007292:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007296:	ed9f 2a5d 	vldr	s4, [pc, #372]	; 800740c <set_motor_can_volt+0x23c>
 800729a:	eddf 1a5d 	vldr	s3, [pc, #372]	; 8007410 <set_motor_can_volt+0x240>
 800729e:	ed9f 1a5d 	vldr	s2, [pc, #372]	; 8007414 <set_motor_can_volt+0x244>
 80072a2:	eddf 0a5d 	vldr	s1, [pc, #372]	; 8007418 <set_motor_can_volt+0x248>
 80072a6:	eeb0 0a67 	vmov.f32	s0, s15
 80072aa:	f7fb fe34 	bl	8002f16 <in_out_map>
 80072ae:	eeb0 7a40 	vmov.f32	s14, s0
																     -4095,4095,-PI,PI),
														  motor_data[pitch_id].motor_feedback.rx_rpm);
 80072b2:	4b55      	ldr	r3, [pc, #340]	; (8007408 <set_motor_can_volt+0x238>)
 80072b4:	f9b3 336e 	ldrsh.w	r3, [r3, #878]	; 0x36e
			motor_data[pitch_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[pitch_id].motor_info.ff, a2),//pid+ff
 80072b8:	ee07 3a90 	vmov	s15, r3
 80072bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80072c0:	eeb0 1a67 	vmov.f32	s2, s15
 80072c4:	eef0 0a47 	vmov.f32	s1, s14
 80072c8:	4957      	ldr	r1, [pc, #348]	; (8007428 <set_motor_can_volt+0x258>)
 80072ca:	4858      	ldr	r0, [pc, #352]	; (800742c <set_motor_can_volt+0x25c>)
 80072cc:	eeb0 0a48 	vmov.f32	s0, s16
 80072d0:	f7fb fd62 	bl	8002d98 <pid_dual_loop_control>
 80072d4:	eef0 7a40 	vmov.f32	s15, s0
 80072d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80072dc:	ee17 2a90 	vmov	r2, s15
 80072e0:	4b49      	ldr	r3, [pc, #292]	; (8007408 <set_motor_can_volt+0x238>)
 80072e2:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
 80072e6:	e086      	b.n	80073f6 <set_motor_can_volt+0x226>
		}
	else if(control_indicator == DUAL_LOOP_PID_CONTROL && mode == GYRO_MODE){
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2b01      	cmp	r3, #1
 80072ec:	d163      	bne.n	80073b6 <set_motor_can_volt+0x1e6>
 80072ee:	78fb      	ldrb	r3, [r7, #3]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d160      	bne.n	80073b6 <set_motor_can_volt+0x1e6>
			motor_data[yaw_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[yaw_id].motor_info.ff, a1),//pid+ff
 80072f4:	ed97 0a05 	vldr	s0, [r7, #20]
 80072f8:	4842      	ldr	r0, [pc, #264]	; (8007404 <set_motor_can_volt+0x234>)
 80072fa:	f7fb fc3c 	bl	8002b76 <feedforward>
 80072fe:	eef0 6a40 	vmov.f32	s13, s0
 8007302:	4b4b      	ldr	r3, [pc, #300]	; (8007430 <set_motor_can_volt+0x260>)
 8007304:	edd3 7a05 	vldr	s15, [r3, #20]
														  &(motor_data[yaw_id].motor_info.f_pid),
														  &(motor_data[yaw_id].motor_info.s_pid),
														  gimbal.yaw_cur_abs_angle,
														  motor_data[yaw_id].motor_feedback.rx_rpm);//pid+ff
 8007308:	4b3f      	ldr	r3, [pc, #252]	; (8007408 <set_motor_can_volt+0x238>)
 800730a:	f9b3 32da 	ldrsh.w	r3, [r3, #730]	; 0x2da
			motor_data[yaw_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[yaw_id].motor_info.ff, a1),//pid+ff
 800730e:	ee07 3a10 	vmov	s14, r3
 8007312:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007316:	eeb0 1a47 	vmov.f32	s2, s14
 800731a:	eef0 0a67 	vmov.f32	s1, s15
 800731e:	493f      	ldr	r1, [pc, #252]	; (800741c <set_motor_can_volt+0x24c>)
 8007320:	483f      	ldr	r0, [pc, #252]	; (8007420 <set_motor_can_volt+0x250>)
 8007322:	eeb0 0a66 	vmov.f32	s0, s13
 8007326:	f7fb fd37 	bl	8002d98 <pid_dual_loop_control>
 800732a:	eef0 7a40 	vmov.f32	s15, s0
 800732e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007332:	ee17 2a90 	vmov	r2, s15
 8007336:	4b34      	ldr	r3, [pc, #208]	; (8007408 <set_motor_can_volt+0x238>)
 8007338:	f8c3 22e0 	str.w	r2, [r3, #736]	; 0x2e0
			motor_data[pitch_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[pitch_id].motor_info.ff, a2),//pid+ff, pitch always use rel angle from encoder
 800733c:	ed97 0a04 	vldr	s0, [r7, #16]
 8007340:	4838      	ldr	r0, [pc, #224]	; (8007424 <set_motor_can_volt+0x254>)
 8007342:	f7fb fc18 	bl	8002b76 <feedforward>
 8007346:	eeb0 8a40 	vmov.f32	s16, s0
														  &(motor_data[pitch_id].motor_info.f_pid),
														  &(motor_data[pitch_id].motor_info.s_pid),
														  in_out_map(gimbal_get_ecd_rel_angle(motor_data[pitch_id].motor_feedback.rx_angle, PITCH_ECD_CENTER),
 800734a:	4b2f      	ldr	r3, [pc, #188]	; (8007408 <set_motor_can_volt+0x238>)
 800734c:	f9b3 336c 	ldrsh.w	r3, [r3, #876]	; 0x36c
 8007350:	f640 51ac 	movw	r1, #3500	; 0xdac
 8007354:	4618      	mov	r0, r3
 8007356:	f7fd fa74 	bl	8004842 <gimbal_get_ecd_rel_angle>
 800735a:	4603      	mov	r3, r0
 800735c:	ee07 3a90 	vmov	s15, r3
			motor_data[pitch_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[pitch_id].motor_info.ff, a2),//pid+ff, pitch always use rel angle from encoder
 8007360:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007364:	ed9f 2a29 	vldr	s4, [pc, #164]	; 800740c <set_motor_can_volt+0x23c>
 8007368:	eddf 1a29 	vldr	s3, [pc, #164]	; 8007410 <set_motor_can_volt+0x240>
 800736c:	ed9f 1a29 	vldr	s2, [pc, #164]	; 8007414 <set_motor_can_volt+0x244>
 8007370:	eddf 0a29 	vldr	s1, [pc, #164]	; 8007418 <set_motor_can_volt+0x248>
 8007374:	eeb0 0a67 	vmov.f32	s0, s15
 8007378:	f7fb fdcd 	bl	8002f16 <in_out_map>
 800737c:	eeb0 7a40 	vmov.f32	s14, s0
														  		     -4095,4095,-PI,PI),
//														  gimbal.pitch_cur_abs_angle,
														  motor_data[pitch_id].motor_feedback.rx_rpm);//pid+ff
 8007380:	4b21      	ldr	r3, [pc, #132]	; (8007408 <set_motor_can_volt+0x238>)
 8007382:	f9b3 336e 	ldrsh.w	r3, [r3, #878]	; 0x36e
			motor_data[pitch_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[pitch_id].motor_info.ff, a2),//pid+ff, pitch always use rel angle from encoder
 8007386:	ee07 3a90 	vmov	s15, r3
 800738a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800738e:	eeb0 1a67 	vmov.f32	s2, s15
 8007392:	eef0 0a47 	vmov.f32	s1, s14
 8007396:	4924      	ldr	r1, [pc, #144]	; (8007428 <set_motor_can_volt+0x258>)
 8007398:	4824      	ldr	r0, [pc, #144]	; (800742c <set_motor_can_volt+0x25c>)
 800739a:	eeb0 0a48 	vmov.f32	s0, s16
 800739e:	f7fb fcfb 	bl	8002d98 <pid_dual_loop_control>
 80073a2:	eef0 7a40 	vmov.f32	s15, s0
 80073a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80073aa:	ee17 2a90 	vmov	r2, s15
 80073ae:	4b16      	ldr	r3, [pc, #88]	; (8007408 <set_motor_can_volt+0x238>)
 80073b0:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
 80073b4:	e01f      	b.n	80073f6 <set_motor_can_volt+0x226>


	}
	else if(control_indicator == SINGLE_LOOP_PID_CONTROL){
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d11c      	bne.n	80073f6 <set_motor_can_volt+0x226>
			// only for spd control, dual loop control in the shoot app
			motor_data[mag_2006_id].tx_data = pid_single_loop_control(v3,
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	ee07 3a90 	vmov	s15, r3
 80073c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
															&(motor_data[mag_2006_id].motor_info.s_pid),
														      motor_data[mag_2006_id].motor_feedback.rx_rpm);
 80073c6:	4b10      	ldr	r3, [pc, #64]	; (8007408 <set_motor_can_volt+0x238>)
 80073c8:	f9b3 3402 	ldrsh.w	r3, [r3, #1026]	; 0x402
			motor_data[mag_2006_id].tx_data = pid_single_loop_control(v3,
 80073cc:	ee07 3a10 	vmov	s14, r3
 80073d0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80073d4:	eef0 0a47 	vmov.f32	s1, s14
 80073d8:	4816      	ldr	r0, [pc, #88]	; (8007434 <set_motor_can_volt+0x264>)
 80073da:	eeb0 0a67 	vmov.f32	s0, s15
 80073de:	f7fb fcc5 	bl	8002d6c <pid_single_loop_control>
 80073e2:	eef0 7a40 	vmov.f32	s15, s0
 80073e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80073ea:	ee17 2a90 	vmov	r2, s15
 80073ee:	4b06      	ldr	r3, [pc, #24]	; (8007408 <set_motor_can_volt+0x238>)
 80073f0:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
			/* not applied */
//			motor_data[7].tx_data = pid_single_loop_control(v4,
//															motor_data[7].motor_info.f_pid,
//															motor_data[7].motor_feedback.rx_rpm);
		}
}
 80073f4:	e7ff      	b.n	80073f6 <set_motor_can_volt+0x226>
 80073f6:	bf00      	nop
 80073f8:	3718      	adds	r7, #24
 80073fa:	46bd      	mov	sp, r7
 80073fc:	ecbd 8b02 	vpop	{d8}
 8007400:	bd80      	pop	{r7, pc}
 8007402:	bf00      	nop
 8007404:	200054e4 	.word	0x200054e4
 8007408:	20005218 	.word	0x20005218
 800740c:	40490fdb 	.word	0x40490fdb
 8007410:	c0490fdb 	.word	0xc0490fdb
 8007414:	457ff000 	.word	0x457ff000
 8007418:	c57ff000 	.word	0xc57ff000
 800741c:	200054a8 	.word	0x200054a8
 8007420:	2000546c 	.word	0x2000546c
 8007424:	20005578 	.word	0x20005578
 8007428:	2000553c 	.word	0x2000553c
 800742c:	20005500 	.word	0x20005500
 8007430:	20004740 	.word	0x20004740
 8007434:	200055d0 	.word	0x200055d0

08007438 <set_motor_can_current>:



void set_motor_can_current(int32_t v1, int32_t v2, int32_t v3, int32_t v4, int32_t control_indicator){
 8007438:	b580      	push	{r7, lr}
 800743a:	b084      	sub	sp, #16
 800743c:	af00      	add	r7, sp, #0
 800743e:	60f8      	str	r0, [r7, #12]
 8007440:	60b9      	str	r1, [r7, #8]
 8007442:	607a      	str	r2, [r7, #4]
 8007444:	603b      	str	r3, [r7, #0]
	if(control_indicator == DUAL_LOOP_PID_CONTROL){// only for hero magazine
 8007446:	69bb      	ldr	r3, [r7, #24]
 8007448:	2b01      	cmp	r3, #1
 800744a:	f000 80ac 	beq.w	80075a6 <set_motor_can_current+0x16e>
		/* implemented in shoot app */
	}
	else if(control_indicator == SINGLE_LOOP_SHOOT_CONTROL){
 800744e:	69bb      	ldr	r3, [r7, #24]
 8007450:	2b02      	cmp	r3, #2
 8007452:	d138      	bne.n	80074c6 <set_motor_can_current+0x8e>
		motor_data[fric_left_id].tx_data = pid_single_loop_control(v1,
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	ee07 3a90 	vmov	s15, r3
 800745a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
																&(motor_data[fric_left_id].motor_info.f_pid),
															    motor_data[fric_left_id].motor_feedback.rx_current);
 800745e:	4b54      	ldr	r3, [pc, #336]	; (80075b0 <set_motor_can_current+0x178>)
 8007460:	f9b3 308c 	ldrsh.w	r3, [r3, #140]	; 0x8c
		motor_data[fric_left_id].tx_data = pid_single_loop_control(v1,
 8007464:	ee07 3a10 	vmov	s14, r3
 8007468:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800746c:	eef0 0a47 	vmov.f32	s1, s14
 8007470:	4850      	ldr	r0, [pc, #320]	; (80075b4 <set_motor_can_current+0x17c>)
 8007472:	eeb0 0a67 	vmov.f32	s0, s15
 8007476:	f7fb fc79 	bl	8002d6c <pid_single_loop_control>
 800747a:	eef0 7a40 	vmov.f32	s15, s0
 800747e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007482:	ee17 2a90 	vmov	r2, s15
 8007486:	4b4a      	ldr	r3, [pc, #296]	; (80075b0 <set_motor_can_current+0x178>)
 8007488:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		motor_data[fric_right_id].tx_data = pid_single_loop_control(v2,
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	ee07 3a90 	vmov	s15, r3
 8007492:	eef8 7ae7 	vcvt.f32.s32	s15, s15
																&(motor_data[fric_right_id].motor_info.f_pid),
																motor_data[fric_right_id].motor_feedback.rx_current);
 8007496:	4b46      	ldr	r3, [pc, #280]	; (80075b0 <set_motor_can_current+0x178>)
 8007498:	f9b3 3120 	ldrsh.w	r3, [r3, #288]	; 0x120
		motor_data[fric_right_id].tx_data = pid_single_loop_control(v2,
 800749c:	ee07 3a10 	vmov	s14, r3
 80074a0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80074a4:	eef0 0a47 	vmov.f32	s1, s14
 80074a8:	4843      	ldr	r0, [pc, #268]	; (80075b8 <set_motor_can_current+0x180>)
 80074aa:	eeb0 0a67 	vmov.f32	s0, s15
 80074ae:	f7fb fc5d 	bl	8002d6c <pid_single_loop_control>
 80074b2:	eef0 7a40 	vmov.f32	s15, s0
 80074b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80074ba:	ee17 2a90 	vmov	r2, s15
 80074be:	4b3c      	ldr	r3, [pc, #240]	; (80075b0 <set_motor_can_current+0x178>)
 80074c0:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
													    motor_data[wheel_id3].motor_feedback.rx_rpm);
		motor_data[wheel_id4].tx_data = pid_single_loop_control(v4,
														&(motor_data[wheel_id4].motor_info.f_pid),
													    motor_data[wheel_id4].motor_feedback.rx_rpm);
	}
}
 80074c4:	e06f      	b.n	80075a6 <set_motor_can_current+0x16e>
		motor_data[wheel_id1].tx_data = pid_single_loop_control(v1,
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	ee07 3a90 	vmov	s15, r3
 80074cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
													    motor_data[wheel_id1].motor_feedback.rx_rpm);
 80074d0:	4b37      	ldr	r3, [pc, #220]	; (80075b0 <set_motor_can_current+0x178>)
 80074d2:	f9b3 308a 	ldrsh.w	r3, [r3, #138]	; 0x8a
		motor_data[wheel_id1].tx_data = pid_single_loop_control(v1,
 80074d6:	ee07 3a10 	vmov	s14, r3
 80074da:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80074de:	eef0 0a47 	vmov.f32	s1, s14
 80074e2:	4834      	ldr	r0, [pc, #208]	; (80075b4 <set_motor_can_current+0x17c>)
 80074e4:	eeb0 0a67 	vmov.f32	s0, s15
 80074e8:	f7fb fc40 	bl	8002d6c <pid_single_loop_control>
 80074ec:	eef0 7a40 	vmov.f32	s15, s0
 80074f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80074f4:	ee17 2a90 	vmov	r2, s15
 80074f8:	4b2d      	ldr	r3, [pc, #180]	; (80075b0 <set_motor_can_current+0x178>)
 80074fa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		motor_data[wheel_id2].tx_data = pid_single_loop_control(v2,
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	ee07 3a90 	vmov	s15, r3
 8007504:	eef8 7ae7 	vcvt.f32.s32	s15, s15
													    motor_data[wheel_id2].motor_feedback.rx_rpm);
 8007508:	4b29      	ldr	r3, [pc, #164]	; (80075b0 <set_motor_can_current+0x178>)
 800750a:	f9b3 311e 	ldrsh.w	r3, [r3, #286]	; 0x11e
		motor_data[wheel_id2].tx_data = pid_single_loop_control(v2,
 800750e:	ee07 3a10 	vmov	s14, r3
 8007512:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007516:	eef0 0a47 	vmov.f32	s1, s14
 800751a:	4827      	ldr	r0, [pc, #156]	; (80075b8 <set_motor_can_current+0x180>)
 800751c:	eeb0 0a67 	vmov.f32	s0, s15
 8007520:	f7fb fc24 	bl	8002d6c <pid_single_loop_control>
 8007524:	eef0 7a40 	vmov.f32	s15, s0
 8007528:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800752c:	ee17 2a90 	vmov	r2, s15
 8007530:	4b1f      	ldr	r3, [pc, #124]	; (80075b0 <set_motor_can_current+0x178>)
 8007532:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
		motor_data[wheel_id3].tx_data = pid_single_loop_control(v3,
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	ee07 3a90 	vmov	s15, r3
 800753c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
													    motor_data[wheel_id3].motor_feedback.rx_rpm);
 8007540:	4b1b      	ldr	r3, [pc, #108]	; (80075b0 <set_motor_can_current+0x178>)
 8007542:	f9b3 31b2 	ldrsh.w	r3, [r3, #434]	; 0x1b2
		motor_data[wheel_id3].tx_data = pid_single_loop_control(v3,
 8007546:	ee07 3a10 	vmov	s14, r3
 800754a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800754e:	eef0 0a47 	vmov.f32	s1, s14
 8007552:	481a      	ldr	r0, [pc, #104]	; (80075bc <set_motor_can_current+0x184>)
 8007554:	eeb0 0a67 	vmov.f32	s0, s15
 8007558:	f7fb fc08 	bl	8002d6c <pid_single_loop_control>
 800755c:	eef0 7a40 	vmov.f32	s15, s0
 8007560:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007564:	ee17 2a90 	vmov	r2, s15
 8007568:	4b11      	ldr	r3, [pc, #68]	; (80075b0 <set_motor_can_current+0x178>)
 800756a:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
		motor_data[wheel_id4].tx_data = pid_single_loop_control(v4,
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	ee07 3a90 	vmov	s15, r3
 8007574:	eef8 7ae7 	vcvt.f32.s32	s15, s15
													    motor_data[wheel_id4].motor_feedback.rx_rpm);
 8007578:	4b0d      	ldr	r3, [pc, #52]	; (80075b0 <set_motor_can_current+0x178>)
 800757a:	f9b3 3246 	ldrsh.w	r3, [r3, #582]	; 0x246
		motor_data[wheel_id4].tx_data = pid_single_loop_control(v4,
 800757e:	ee07 3a10 	vmov	s14, r3
 8007582:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007586:	eef0 0a47 	vmov.f32	s1, s14
 800758a:	480d      	ldr	r0, [pc, #52]	; (80075c0 <set_motor_can_current+0x188>)
 800758c:	eeb0 0a67 	vmov.f32	s0, s15
 8007590:	f7fb fbec 	bl	8002d6c <pid_single_loop_control>
 8007594:	eef0 7a40 	vmov.f32	s15, s0
 8007598:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800759c:	ee17 2a90 	vmov	r2, s15
 80075a0:	4b03      	ldr	r3, [pc, #12]	; (80075b0 <set_motor_can_current+0x178>)
 80075a2:	f8c3 224c 	str.w	r2, [r3, #588]	; 0x24c
}
 80075a6:	bf00      	nop
 80075a8:	3710      	adds	r7, #16
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}
 80075ae:	bf00      	nop
 80075b0:	20005218 	.word	0x20005218
 80075b4:	2000521c 	.word	0x2000521c
 80075b8:	200052b0 	.word	0x200052b0
 80075bc:	20005344 	.word	0x20005344
 80075c0:	200053d8 	.word	0x200053d8

080075c4 <BMI088_init>:
    {BMI088_GYRO_INT3_INT4_IO_MAP, BMI088_GYRO_DRDY_IO_INT3, BMI088_GYRO_INT3_INT4_IO_MAP_ERROR}

};

uint8_t BMI088_init(void)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b082      	sub	sp, #8
 80075c8:	af00      	add	r7, sp, #0
    uint8_t ERROR = BMI088_NO_ERROR;
 80075ca:	2300      	movs	r3, #0
 80075cc:	71fb      	strb	r3, [r7, #7]
    // GPIO and SPI  Init .
    BMI088_GPIO_Init();
 80075ce:	f000 fd5b 	bl	8008088 <BMI088_GPIO_Init>
    BMI088_Com_Init();
 80075d2:	f000 fd60 	bl	8008096 <BMI088_Com_Init>

    // self test pass and init
    if (bmi088_accel_self_test() != BMI088_NO_ERROR)
 80075d6:	f000 f975 	bl	80078c4 <bmi088_accel_self_test>
 80075da:	4603      	mov	r3, r0
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d004      	beq.n	80075ea <BMI088_init+0x26>
    {
        ERROR |= BMI088_SELF_TEST_ACCEL_ERROR;
 80075e0:	79fb      	ldrb	r3, [r7, #7]
 80075e2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80075e6:	71fb      	strb	r3, [r7, #7]
 80075e8:	e006      	b.n	80075f8 <BMI088_init+0x34>
    }
    else
    {
        ERROR |= bmi088_accel_init();
 80075ea:	f000 f81b 	bl	8007624 <bmi088_accel_init>
 80075ee:	4603      	mov	r3, r0
 80075f0:	461a      	mov	r2, r3
 80075f2:	79fb      	ldrb	r3, [r7, #7]
 80075f4:	4313      	orrs	r3, r2
 80075f6:	71fb      	strb	r3, [r7, #7]
    }

    if (bmi088_gyro_self_test() != BMI088_NO_ERROR)
 80075f8:	f000 fb38 	bl	8007c6c <bmi088_gyro_self_test>
 80075fc:	4603      	mov	r3, r0
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d004      	beq.n	800760c <BMI088_init+0x48>
    {
        ERROR |= BMI088_SELF_TEST_GYRO_ERROR;
 8007602:	79fb      	ldrb	r3, [r7, #7]
 8007604:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007608:	71fb      	strb	r3, [r7, #7]
 800760a:	e006      	b.n	800761a <BMI088_init+0x56>
    }
    else
    {
        ERROR |= bmi088_gyro_init();
 800760c:	f000 f8c2 	bl	8007794 <bmi088_gyro_init>
 8007610:	4603      	mov	r3, r0
 8007612:	461a      	mov	r2, r3
 8007614:	79fb      	ldrb	r3, [r7, #7]
 8007616:	4313      	orrs	r3, r2
 8007618:	71fb      	strb	r3, [r7, #7]
    }
    return ERROR;
 800761a:	79fb      	ldrb	r3, [r7, #7]
}
 800761c:	4618      	mov	r0, r3
 800761e:	3708      	adds	r7, #8
 8007620:	46bd      	mov	sp, r7
 8007622:	bd80      	pop	{r7, pc}

08007624 <bmi088_accel_init>:

uint8_t bmi088_accel_init(void)
{
 8007624:	b580      	push	{r7, lr}
 8007626:	b082      	sub	sp, #8
 8007628:	af00      	add	r7, sp, #0
    uint8_t res = 0;
 800762a:	2300      	movs	r3, #0
 800762c:	71bb      	strb	r3, [r7, #6]
    uint8_t write_reg_num = 0;
 800762e:	2300      	movs	r3, #0
 8007630:	71fb      	strb	r3, [r7, #7]

    //check commiunication
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 8007632:	f000 fd89 	bl	8008148 <BMI088_ACCEL_NS_L>
 8007636:	2080      	movs	r0, #128	; 0x80
 8007638:	f000 fdb6 	bl	80081a8 <BMI088_Read_Write_Byte>
 800763c:	2055      	movs	r0, #85	; 0x55
 800763e:	f000 fdb3 	bl	80081a8 <BMI088_Read_Write_Byte>
 8007642:	2055      	movs	r0, #85	; 0x55
 8007644:	f000 fdb0 	bl	80081a8 <BMI088_Read_Write_Byte>
 8007648:	4603      	mov	r3, r0
 800764a:	71bb      	strb	r3, [r7, #6]
 800764c:	f000 fd88 	bl	8008160 <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007650:	2096      	movs	r0, #150	; 0x96
 8007652:	f000 fd35 	bl	80080c0 <BMI088_Delay_us>
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 8007656:	f000 fd77 	bl	8008148 <BMI088_ACCEL_NS_L>
 800765a:	2080      	movs	r0, #128	; 0x80
 800765c:	f000 fda4 	bl	80081a8 <BMI088_Read_Write_Byte>
 8007660:	2055      	movs	r0, #85	; 0x55
 8007662:	f000 fda1 	bl	80081a8 <BMI088_Read_Write_Byte>
 8007666:	2055      	movs	r0, #85	; 0x55
 8007668:	f000 fd9e 	bl	80081a8 <BMI088_Read_Write_Byte>
 800766c:	4603      	mov	r3, r0
 800766e:	71bb      	strb	r3, [r7, #6]
 8007670:	f000 fd76 	bl	8008160 <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007674:	2096      	movs	r0, #150	; 0x96
 8007676:	f000 fd23 	bl	80080c0 <BMI088_Delay_us>

    //accel software reset
    BMI088_ACCEL_Write_Single_Reg(BMI088_ACC_SOFTRESET, BMI088_ACC_SOFTRESET_VALUE);
 800767a:	f000 fd65 	bl	8008148 <BMI088_ACCEL_NS_L>
 800767e:	21b6      	movs	r1, #182	; 0xb6
 8007680:	207e      	movs	r0, #126	; 0x7e
 8007682:	f000 fcb0 	bl	8007fe6 <BMI088_Write_Single_Reg>
 8007686:	f000 fd6b 	bl	8008160 <BMI088_ACCEL_NS_H>
    BMI088_Delay_ms(BMI088_LONG_DELAY_TIME);
 800768a:	2050      	movs	r0, #80	; 0x50
 800768c:	f000 fd0a 	bl	80080a4 <BMI088_Delay_ms>

    //check commiunication is normal after reset
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 8007690:	f000 fd5a 	bl	8008148 <BMI088_ACCEL_NS_L>
 8007694:	2080      	movs	r0, #128	; 0x80
 8007696:	f000 fd87 	bl	80081a8 <BMI088_Read_Write_Byte>
 800769a:	2055      	movs	r0, #85	; 0x55
 800769c:	f000 fd84 	bl	80081a8 <BMI088_Read_Write_Byte>
 80076a0:	2055      	movs	r0, #85	; 0x55
 80076a2:	f000 fd81 	bl	80081a8 <BMI088_Read_Write_Byte>
 80076a6:	4603      	mov	r3, r0
 80076a8:	71bb      	strb	r3, [r7, #6]
 80076aa:	f000 fd59 	bl	8008160 <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80076ae:	2096      	movs	r0, #150	; 0x96
 80076b0:	f000 fd06 	bl	80080c0 <BMI088_Delay_us>
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 80076b4:	f000 fd48 	bl	8008148 <BMI088_ACCEL_NS_L>
 80076b8:	2080      	movs	r0, #128	; 0x80
 80076ba:	f000 fd75 	bl	80081a8 <BMI088_Read_Write_Byte>
 80076be:	2055      	movs	r0, #85	; 0x55
 80076c0:	f000 fd72 	bl	80081a8 <BMI088_Read_Write_Byte>
 80076c4:	2055      	movs	r0, #85	; 0x55
 80076c6:	f000 fd6f 	bl	80081a8 <BMI088_Read_Write_Byte>
 80076ca:	4603      	mov	r3, r0
 80076cc:	71bb      	strb	r3, [r7, #6]
 80076ce:	f000 fd47 	bl	8008160 <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80076d2:	2096      	movs	r0, #150	; 0x96
 80076d4:	f000 fcf4 	bl	80080c0 <BMI088_Delay_us>

    // check the "who am I"
    if (res != BMI088_ACC_CHIP_ID_VALUE)
 80076d8:	79bb      	ldrb	r3, [r7, #6]
 80076da:	2b1e      	cmp	r3, #30
 80076dc:	d001      	beq.n	80076e2 <bmi088_accel_init+0xbe>
    {
        return BMI088_NO_SENSOR;
 80076de:	23ff      	movs	r3, #255	; 0xff
 80076e0:	e052      	b.n	8007788 <bmi088_accel_init+0x164>
    }

    //set accel sonsor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_Write_ACCEL_Reg_Num; write_reg_num++)
 80076e2:	2300      	movs	r3, #0
 80076e4:	71fb      	strb	r3, [r7, #7]
 80076e6:	e04b      	b.n	8007780 <bmi088_accel_init+0x15c>
    {

        BMI088_ACCEL_Write_Single_Reg(write_BMI088_ACCEL_Reg_Data_ERROR[write_reg_num][0], write_BMI088_ACCEL_Reg_Data_ERROR[write_reg_num][1]);
 80076e8:	f000 fd2e 	bl	8008148 <BMI088_ACCEL_NS_L>
 80076ec:	79fa      	ldrb	r2, [r7, #7]
 80076ee:	4928      	ldr	r1, [pc, #160]	; (8007790 <bmi088_accel_init+0x16c>)
 80076f0:	4613      	mov	r3, r2
 80076f2:	005b      	lsls	r3, r3, #1
 80076f4:	4413      	add	r3, r2
 80076f6:	440b      	add	r3, r1
 80076f8:	7818      	ldrb	r0, [r3, #0]
 80076fa:	79fa      	ldrb	r2, [r7, #7]
 80076fc:	4924      	ldr	r1, [pc, #144]	; (8007790 <bmi088_accel_init+0x16c>)
 80076fe:	4613      	mov	r3, r2
 8007700:	005b      	lsls	r3, r3, #1
 8007702:	4413      	add	r3, r2
 8007704:	440b      	add	r3, r1
 8007706:	3301      	adds	r3, #1
 8007708:	781b      	ldrb	r3, [r3, #0]
 800770a:	4619      	mov	r1, r3
 800770c:	f000 fc6b 	bl	8007fe6 <BMI088_Write_Single_Reg>
 8007710:	f000 fd26 	bl	8008160 <BMI088_ACCEL_NS_H>
        BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007714:	2096      	movs	r0, #150	; 0x96
 8007716:	f000 fcd3 	bl	80080c0 <BMI088_Delay_us>

        BMI088_ACCEL_Read_Single_Reg(write_BMI088_ACCEL_Reg_Data_ERROR[write_reg_num][0], res);
 800771a:	f000 fd15 	bl	8008148 <BMI088_ACCEL_NS_L>
 800771e:	79fa      	ldrb	r2, [r7, #7]
 8007720:	491b      	ldr	r1, [pc, #108]	; (8007790 <bmi088_accel_init+0x16c>)
 8007722:	4613      	mov	r3, r2
 8007724:	005b      	lsls	r3, r3, #1
 8007726:	4413      	add	r3, r2
 8007728:	440b      	add	r3, r1
 800772a:	781b      	ldrb	r3, [r3, #0]
 800772c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007730:	b2db      	uxtb	r3, r3
 8007732:	4618      	mov	r0, r3
 8007734:	f000 fd38 	bl	80081a8 <BMI088_Read_Write_Byte>
 8007738:	2055      	movs	r0, #85	; 0x55
 800773a:	f000 fd35 	bl	80081a8 <BMI088_Read_Write_Byte>
 800773e:	2055      	movs	r0, #85	; 0x55
 8007740:	f000 fd32 	bl	80081a8 <BMI088_Read_Write_Byte>
 8007744:	4603      	mov	r3, r0
 8007746:	71bb      	strb	r3, [r7, #6]
 8007748:	f000 fd0a 	bl	8008160 <BMI088_ACCEL_NS_H>
        BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800774c:	2096      	movs	r0, #150	; 0x96
 800774e:	f000 fcb7 	bl	80080c0 <BMI088_Delay_us>

        if (res != write_BMI088_ACCEL_Reg_Data_ERROR[write_reg_num][1])
 8007752:	79fa      	ldrb	r2, [r7, #7]
 8007754:	490e      	ldr	r1, [pc, #56]	; (8007790 <bmi088_accel_init+0x16c>)
 8007756:	4613      	mov	r3, r2
 8007758:	005b      	lsls	r3, r3, #1
 800775a:	4413      	add	r3, r2
 800775c:	440b      	add	r3, r1
 800775e:	3301      	adds	r3, #1
 8007760:	781b      	ldrb	r3, [r3, #0]
 8007762:	79ba      	ldrb	r2, [r7, #6]
 8007764:	429a      	cmp	r2, r3
 8007766:	d008      	beq.n	800777a <bmi088_accel_init+0x156>
        {
            return write_BMI088_ACCEL_Reg_Data_ERROR[write_reg_num][2];
 8007768:	79fa      	ldrb	r2, [r7, #7]
 800776a:	4909      	ldr	r1, [pc, #36]	; (8007790 <bmi088_accel_init+0x16c>)
 800776c:	4613      	mov	r3, r2
 800776e:	005b      	lsls	r3, r3, #1
 8007770:	4413      	add	r3, r2
 8007772:	440b      	add	r3, r1
 8007774:	3302      	adds	r3, #2
 8007776:	781b      	ldrb	r3, [r3, #0]
 8007778:	e006      	b.n	8007788 <bmi088_accel_init+0x164>
    for (write_reg_num = 0; write_reg_num < BMI088_Write_ACCEL_Reg_Num; write_reg_num++)
 800777a:	79fb      	ldrb	r3, [r7, #7]
 800777c:	3301      	adds	r3, #1
 800777e:	71fb      	strb	r3, [r7, #7]
 8007780:	79fb      	ldrb	r3, [r7, #7]
 8007782:	2b05      	cmp	r3, #5
 8007784:	d9b0      	bls.n	80076e8 <bmi088_accel_init+0xc4>
        }
    }
    return BMI088_NO_ERROR;
 8007786:	2300      	movs	r3, #0
}
 8007788:	4618      	mov	r0, r3
 800778a:	3708      	adds	r7, #8
 800778c:	46bd      	mov	sp, r7
 800778e:	bd80      	pop	{r7, pc}
 8007790:	20000014 	.word	0x20000014

08007794 <bmi088_gyro_init>:

uint8_t bmi088_gyro_init(void)
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b082      	sub	sp, #8
 8007798:	af00      	add	r7, sp, #0
    uint8_t write_reg_num = 0;
 800779a:	2300      	movs	r3, #0
 800779c:	71fb      	strb	r3, [r7, #7]
    uint8_t res = 0;
 800779e:	2300      	movs	r3, #0
 80077a0:	71bb      	strb	r3, [r7, #6]

    //check commiunication
    BMI088_GYRO_Read_Single_Reg(BMI088_GYRO_CHIP_ID, res);
 80077a2:	f000 fce9 	bl	8008178 <BMI088_GYRO_NS_L>
 80077a6:	1dbb      	adds	r3, r7, #6
 80077a8:	4619      	mov	r1, r3
 80077aa:	2000      	movs	r0, #0
 80077ac:	f000 fc2f 	bl	800800e <BMI088_Read_Single_Reg>
 80077b0:	f000 fcee 	bl	8008190 <BMI088_GYRO_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80077b4:	2096      	movs	r0, #150	; 0x96
 80077b6:	f000 fc83 	bl	80080c0 <BMI088_Delay_us>
    BMI088_GYRO_Read_Single_Reg(BMI088_GYRO_CHIP_ID, res);
 80077ba:	f000 fcdd 	bl	8008178 <BMI088_GYRO_NS_L>
 80077be:	1dbb      	adds	r3, r7, #6
 80077c0:	4619      	mov	r1, r3
 80077c2:	2000      	movs	r0, #0
 80077c4:	f000 fc23 	bl	800800e <BMI088_Read_Single_Reg>
 80077c8:	f000 fce2 	bl	8008190 <BMI088_GYRO_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80077cc:	2096      	movs	r0, #150	; 0x96
 80077ce:	f000 fc77 	bl	80080c0 <BMI088_Delay_us>

    //reset the gyro SENSOR
    BMI088_GYRO_Write_Single_Reg(BMI088_GYRO_SOFTRESET, BMI088_GYRO_SOFTRESET_VALUE);
 80077d2:	f000 fcd1 	bl	8008178 <BMI088_GYRO_NS_L>
 80077d6:	21b6      	movs	r1, #182	; 0xb6
 80077d8:	2014      	movs	r0, #20
 80077da:	f000 fc04 	bl	8007fe6 <BMI088_Write_Single_Reg>
 80077de:	f000 fcd7 	bl	8008190 <BMI088_GYRO_NS_H>
    BMI088_Delay_ms(BMI088_LONG_DELAY_TIME);
 80077e2:	2050      	movs	r0, #80	; 0x50
 80077e4:	f000 fc5e 	bl	80080a4 <BMI088_Delay_ms>
    //check commiunication is normal after reset
    BMI088_GYRO_Read_Single_Reg(BMI088_GYRO_CHIP_ID, res);
 80077e8:	f000 fcc6 	bl	8008178 <BMI088_GYRO_NS_L>
 80077ec:	1dbb      	adds	r3, r7, #6
 80077ee:	4619      	mov	r1, r3
 80077f0:	2000      	movs	r0, #0
 80077f2:	f000 fc0c 	bl	800800e <BMI088_Read_Single_Reg>
 80077f6:	f000 fccb 	bl	8008190 <BMI088_GYRO_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80077fa:	2096      	movs	r0, #150	; 0x96
 80077fc:	f000 fc60 	bl	80080c0 <BMI088_Delay_us>
    BMI088_GYRO_Read_Single_Reg(BMI088_GYRO_CHIP_ID, res);
 8007800:	f000 fcba 	bl	8008178 <BMI088_GYRO_NS_L>
 8007804:	1dbb      	adds	r3, r7, #6
 8007806:	4619      	mov	r1, r3
 8007808:	2000      	movs	r0, #0
 800780a:	f000 fc00 	bl	800800e <BMI088_Read_Single_Reg>
 800780e:	f000 fcbf 	bl	8008190 <BMI088_GYRO_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007812:	2096      	movs	r0, #150	; 0x96
 8007814:	f000 fc54 	bl	80080c0 <BMI088_Delay_us>

    // check the "who am I"
    if (res != BMI088_GYRO_CHIP_ID_VALUE)
 8007818:	79bb      	ldrb	r3, [r7, #6]
 800781a:	2b0f      	cmp	r3, #15
 800781c:	d001      	beq.n	8007822 <bmi088_gyro_init+0x8e>
    {
        return BMI088_NO_SENSOR;
 800781e:	23ff      	movs	r3, #255	; 0xff
 8007820:	e049      	b.n	80078b6 <bmi088_gyro_init+0x122>
    }

    //set gyro sonsor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_Write_GYRO_Reg_Num; write_reg_num++)
 8007822:	2300      	movs	r3, #0
 8007824:	71fb      	strb	r3, [r7, #7]
 8007826:	e042      	b.n	80078ae <bmi088_gyro_init+0x11a>
    {

        BMI088_GYRO_Write_Single_Reg(write_BMI088_GYRO_Reg_Data_ERROR[write_reg_num][0], write_BMI088_GYRO_Reg_Data_ERROR[write_reg_num][1]);
 8007828:	f000 fca6 	bl	8008178 <BMI088_GYRO_NS_L>
 800782c:	79fa      	ldrb	r2, [r7, #7]
 800782e:	4924      	ldr	r1, [pc, #144]	; (80078c0 <bmi088_gyro_init+0x12c>)
 8007830:	4613      	mov	r3, r2
 8007832:	005b      	lsls	r3, r3, #1
 8007834:	4413      	add	r3, r2
 8007836:	440b      	add	r3, r1
 8007838:	7818      	ldrb	r0, [r3, #0]
 800783a:	79fa      	ldrb	r2, [r7, #7]
 800783c:	4920      	ldr	r1, [pc, #128]	; (80078c0 <bmi088_gyro_init+0x12c>)
 800783e:	4613      	mov	r3, r2
 8007840:	005b      	lsls	r3, r3, #1
 8007842:	4413      	add	r3, r2
 8007844:	440b      	add	r3, r1
 8007846:	3301      	adds	r3, #1
 8007848:	781b      	ldrb	r3, [r3, #0]
 800784a:	4619      	mov	r1, r3
 800784c:	f000 fbcb 	bl	8007fe6 <BMI088_Write_Single_Reg>
 8007850:	f000 fc9e 	bl	8008190 <BMI088_GYRO_NS_H>
        BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007854:	2096      	movs	r0, #150	; 0x96
 8007856:	f000 fc33 	bl	80080c0 <BMI088_Delay_us>

        BMI088_GYRO_Read_Single_Reg(write_BMI088_GYRO_Reg_Data_ERROR[write_reg_num][0], res);
 800785a:	f000 fc8d 	bl	8008178 <BMI088_GYRO_NS_L>
 800785e:	79fa      	ldrb	r2, [r7, #7]
 8007860:	4917      	ldr	r1, [pc, #92]	; (80078c0 <bmi088_gyro_init+0x12c>)
 8007862:	4613      	mov	r3, r2
 8007864:	005b      	lsls	r3, r3, #1
 8007866:	4413      	add	r3, r2
 8007868:	440b      	add	r3, r1
 800786a:	781b      	ldrb	r3, [r3, #0]
 800786c:	1dba      	adds	r2, r7, #6
 800786e:	4611      	mov	r1, r2
 8007870:	4618      	mov	r0, r3
 8007872:	f000 fbcc 	bl	800800e <BMI088_Read_Single_Reg>
 8007876:	f000 fc8b 	bl	8008190 <BMI088_GYRO_NS_H>
        BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800787a:	2096      	movs	r0, #150	; 0x96
 800787c:	f000 fc20 	bl	80080c0 <BMI088_Delay_us>

        if (res != write_BMI088_GYRO_Reg_Data_ERROR[write_reg_num][1])
 8007880:	79fa      	ldrb	r2, [r7, #7]
 8007882:	490f      	ldr	r1, [pc, #60]	; (80078c0 <bmi088_gyro_init+0x12c>)
 8007884:	4613      	mov	r3, r2
 8007886:	005b      	lsls	r3, r3, #1
 8007888:	4413      	add	r3, r2
 800788a:	440b      	add	r3, r1
 800788c:	3301      	adds	r3, #1
 800788e:	781a      	ldrb	r2, [r3, #0]
 8007890:	79bb      	ldrb	r3, [r7, #6]
 8007892:	429a      	cmp	r2, r3
 8007894:	d008      	beq.n	80078a8 <bmi088_gyro_init+0x114>
        {
            return write_BMI088_GYRO_Reg_Data_ERROR[write_reg_num][2];
 8007896:	79fa      	ldrb	r2, [r7, #7]
 8007898:	4909      	ldr	r1, [pc, #36]	; (80078c0 <bmi088_gyro_init+0x12c>)
 800789a:	4613      	mov	r3, r2
 800789c:	005b      	lsls	r3, r3, #1
 800789e:	4413      	add	r3, r2
 80078a0:	440b      	add	r3, r1
 80078a2:	3302      	adds	r3, #2
 80078a4:	781b      	ldrb	r3, [r3, #0]
 80078a6:	e006      	b.n	80078b6 <bmi088_gyro_init+0x122>
    for (write_reg_num = 0; write_reg_num < BMI088_Write_GYRO_Reg_Num; write_reg_num++)
 80078a8:	79fb      	ldrb	r3, [r7, #7]
 80078aa:	3301      	adds	r3, #1
 80078ac:	71fb      	strb	r3, [r7, #7]
 80078ae:	79fb      	ldrb	r3, [r7, #7]
 80078b0:	2b05      	cmp	r3, #5
 80078b2:	d9b9      	bls.n	8007828 <bmi088_gyro_init+0x94>
        }
    }

    return BMI088_NO_ERROR;
 80078b4:	2300      	movs	r3, #0
}
 80078b6:	4618      	mov	r0, r3
 80078b8:	3708      	adds	r7, #8
 80078ba:	46bd      	mov	sp, r7
 80078bc:	bd80      	pop	{r7, pc}
 80078be:	bf00      	nop
 80078c0:	20000028 	.word	0x20000028

080078c4 <bmi088_accel_self_test>:

uint8_t bmi088_accel_self_test(void)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b086      	sub	sp, #24
 80078c8:	af00      	add	r7, sp, #0

    int16_t self_test_accel[2][3];

    uint8_t buf[6] = {0, 0, 0, 0, 0, 0};
 80078ca:	4ad1      	ldr	r2, [pc, #836]	; (8007c10 <bmi088_accel_self_test+0x34c>)
 80078cc:	463b      	mov	r3, r7
 80078ce:	e892 0003 	ldmia.w	r2, {r0, r1}
 80078d2:	6018      	str	r0, [r3, #0]
 80078d4:	3304      	adds	r3, #4
 80078d6:	8019      	strh	r1, [r3, #0]
    uint8_t res = 0;
 80078d8:	2300      	movs	r3, #0
 80078da:	75bb      	strb	r3, [r7, #22]

    uint8_t write_reg_num = 0;
 80078dc:	2300      	movs	r3, #0
 80078de:	75fb      	strb	r3, [r7, #23]
        {BMI088_ACC_SELF_TEST, BMI088_ACC_SELF_TEST_POSITIVE_SIGNAL, BMI088_ACC_PWR_CONF_ERROR},
        {BMI088_ACC_SELF_TEST, BMI088_ACC_SELF_TEST_NEGATIVE_SIGNAL, BMI088_ACC_PWR_CONF_ERROR}

    };
    //check commiunication is normal
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 80078e0:	f000 fc32 	bl	8008148 <BMI088_ACCEL_NS_L>
 80078e4:	2080      	movs	r0, #128	; 0x80
 80078e6:	f000 fc5f 	bl	80081a8 <BMI088_Read_Write_Byte>
 80078ea:	2055      	movs	r0, #85	; 0x55
 80078ec:	f000 fc5c 	bl	80081a8 <BMI088_Read_Write_Byte>
 80078f0:	2055      	movs	r0, #85	; 0x55
 80078f2:	f000 fc59 	bl	80081a8 <BMI088_Read_Write_Byte>
 80078f6:	4603      	mov	r3, r0
 80078f8:	75bb      	strb	r3, [r7, #22]
 80078fa:	f000 fc31 	bl	8008160 <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80078fe:	2096      	movs	r0, #150	; 0x96
 8007900:	f000 fbde 	bl	80080c0 <BMI088_Delay_us>
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 8007904:	f000 fc20 	bl	8008148 <BMI088_ACCEL_NS_L>
 8007908:	2080      	movs	r0, #128	; 0x80
 800790a:	f000 fc4d 	bl	80081a8 <BMI088_Read_Write_Byte>
 800790e:	2055      	movs	r0, #85	; 0x55
 8007910:	f000 fc4a 	bl	80081a8 <BMI088_Read_Write_Byte>
 8007914:	2055      	movs	r0, #85	; 0x55
 8007916:	f000 fc47 	bl	80081a8 <BMI088_Read_Write_Byte>
 800791a:	4603      	mov	r3, r0
 800791c:	75bb      	strb	r3, [r7, #22]
 800791e:	f000 fc1f 	bl	8008160 <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007922:	2096      	movs	r0, #150	; 0x96
 8007924:	f000 fbcc 	bl	80080c0 <BMI088_Delay_us>

    // reset  bmi088 accel SENSOR and wait for > 50ms
    BMI088_ACCEL_Write_Single_Reg(BMI088_ACC_SOFTRESET, BMI088_ACC_SOFTRESET_VALUE);
 8007928:	f000 fc0e 	bl	8008148 <BMI088_ACCEL_NS_L>
 800792c:	21b6      	movs	r1, #182	; 0xb6
 800792e:	207e      	movs	r0, #126	; 0x7e
 8007930:	f000 fb59 	bl	8007fe6 <BMI088_Write_Single_Reg>
 8007934:	f000 fc14 	bl	8008160 <BMI088_ACCEL_NS_H>
    BMI088_Delay_ms(BMI088_LONG_DELAY_TIME);
 8007938:	2050      	movs	r0, #80	; 0x50
 800793a:	f000 fbb3 	bl	80080a4 <BMI088_Delay_ms>

    //check commiunication is normal
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 800793e:	f000 fc03 	bl	8008148 <BMI088_ACCEL_NS_L>
 8007942:	2080      	movs	r0, #128	; 0x80
 8007944:	f000 fc30 	bl	80081a8 <BMI088_Read_Write_Byte>
 8007948:	2055      	movs	r0, #85	; 0x55
 800794a:	f000 fc2d 	bl	80081a8 <BMI088_Read_Write_Byte>
 800794e:	2055      	movs	r0, #85	; 0x55
 8007950:	f000 fc2a 	bl	80081a8 <BMI088_Read_Write_Byte>
 8007954:	4603      	mov	r3, r0
 8007956:	75bb      	strb	r3, [r7, #22]
 8007958:	f000 fc02 	bl	8008160 <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800795c:	2096      	movs	r0, #150	; 0x96
 800795e:	f000 fbaf 	bl	80080c0 <BMI088_Delay_us>
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 8007962:	f000 fbf1 	bl	8008148 <BMI088_ACCEL_NS_L>
 8007966:	2080      	movs	r0, #128	; 0x80
 8007968:	f000 fc1e 	bl	80081a8 <BMI088_Read_Write_Byte>
 800796c:	2055      	movs	r0, #85	; 0x55
 800796e:	f000 fc1b 	bl	80081a8 <BMI088_Read_Write_Byte>
 8007972:	2055      	movs	r0, #85	; 0x55
 8007974:	f000 fc18 	bl	80081a8 <BMI088_Read_Write_Byte>
 8007978:	4603      	mov	r3, r0
 800797a:	75bb      	strb	r3, [r7, #22]
 800797c:	f000 fbf0 	bl	8008160 <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007980:	2096      	movs	r0, #150	; 0x96
 8007982:	f000 fb9d 	bl	80080c0 <BMI088_Delay_us>

    if (res != BMI088_ACC_CHIP_ID_VALUE)
 8007986:	7dbb      	ldrb	r3, [r7, #22]
 8007988:	2b1e      	cmp	r3, #30
 800798a:	d001      	beq.n	8007990 <bmi088_accel_self_test+0xcc>
    {
        return BMI088_NO_SENSOR;
 800798c:	23ff      	movs	r3, #255	; 0xff
 800798e:	e168      	b.n	8007c62 <bmi088_accel_self_test+0x39e>
    }

    // set the accel register
    for (write_reg_num = 0; write_reg_num < 4; write_reg_num++)
 8007990:	2300      	movs	r3, #0
 8007992:	75fb      	strb	r3, [r7, #23]
 8007994:	e04e      	b.n	8007a34 <bmi088_accel_self_test+0x170>
    {

        BMI088_ACCEL_Write_Single_Reg(write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num][0], write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num][1]);
 8007996:	f000 fbd7 	bl	8008148 <BMI088_ACCEL_NS_L>
 800799a:	7dfa      	ldrb	r2, [r7, #23]
 800799c:	499d      	ldr	r1, [pc, #628]	; (8007c14 <bmi088_accel_self_test+0x350>)
 800799e:	4613      	mov	r3, r2
 80079a0:	005b      	lsls	r3, r3, #1
 80079a2:	4413      	add	r3, r2
 80079a4:	440b      	add	r3, r1
 80079a6:	7818      	ldrb	r0, [r3, #0]
 80079a8:	7dfa      	ldrb	r2, [r7, #23]
 80079aa:	499a      	ldr	r1, [pc, #616]	; (8007c14 <bmi088_accel_self_test+0x350>)
 80079ac:	4613      	mov	r3, r2
 80079ae:	005b      	lsls	r3, r3, #1
 80079b0:	4413      	add	r3, r2
 80079b2:	440b      	add	r3, r1
 80079b4:	3301      	adds	r3, #1
 80079b6:	781b      	ldrb	r3, [r3, #0]
 80079b8:	4619      	mov	r1, r3
 80079ba:	f000 fb14 	bl	8007fe6 <BMI088_Write_Single_Reg>
 80079be:	f000 fbcf 	bl	8008160 <BMI088_ACCEL_NS_H>
        BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80079c2:	2096      	movs	r0, #150	; 0x96
 80079c4:	f000 fb7c 	bl	80080c0 <BMI088_Delay_us>

        BMI088_ACCEL_Read_Single_Reg(write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num][0], res);
 80079c8:	f000 fbbe 	bl	8008148 <BMI088_ACCEL_NS_L>
 80079cc:	7dfa      	ldrb	r2, [r7, #23]
 80079ce:	4991      	ldr	r1, [pc, #580]	; (8007c14 <bmi088_accel_self_test+0x350>)
 80079d0:	4613      	mov	r3, r2
 80079d2:	005b      	lsls	r3, r3, #1
 80079d4:	4413      	add	r3, r2
 80079d6:	440b      	add	r3, r1
 80079d8:	781b      	ldrb	r3, [r3, #0]
 80079da:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80079de:	b2db      	uxtb	r3, r3
 80079e0:	4618      	mov	r0, r3
 80079e2:	f000 fbe1 	bl	80081a8 <BMI088_Read_Write_Byte>
 80079e6:	2055      	movs	r0, #85	; 0x55
 80079e8:	f000 fbde 	bl	80081a8 <BMI088_Read_Write_Byte>
 80079ec:	2055      	movs	r0, #85	; 0x55
 80079ee:	f000 fbdb 	bl	80081a8 <BMI088_Read_Write_Byte>
 80079f2:	4603      	mov	r3, r0
 80079f4:	75bb      	strb	r3, [r7, #22]
 80079f6:	f000 fbb3 	bl	8008160 <BMI088_ACCEL_NS_H>
        BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80079fa:	2096      	movs	r0, #150	; 0x96
 80079fc:	f000 fb60 	bl	80080c0 <BMI088_Delay_us>

        if (res != write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num][1])
 8007a00:	7dfa      	ldrb	r2, [r7, #23]
 8007a02:	4984      	ldr	r1, [pc, #528]	; (8007c14 <bmi088_accel_self_test+0x350>)
 8007a04:	4613      	mov	r3, r2
 8007a06:	005b      	lsls	r3, r3, #1
 8007a08:	4413      	add	r3, r2
 8007a0a:	440b      	add	r3, r1
 8007a0c:	3301      	adds	r3, #1
 8007a0e:	781b      	ldrb	r3, [r3, #0]
 8007a10:	7dba      	ldrb	r2, [r7, #22]
 8007a12:	429a      	cmp	r2, r3
 8007a14:	d008      	beq.n	8007a28 <bmi088_accel_self_test+0x164>
        {
            return write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num][2];
 8007a16:	7dfa      	ldrb	r2, [r7, #23]
 8007a18:	497e      	ldr	r1, [pc, #504]	; (8007c14 <bmi088_accel_self_test+0x350>)
 8007a1a:	4613      	mov	r3, r2
 8007a1c:	005b      	lsls	r3, r3, #1
 8007a1e:	4413      	add	r3, r2
 8007a20:	440b      	add	r3, r1
 8007a22:	3302      	adds	r3, #2
 8007a24:	781b      	ldrb	r3, [r3, #0]
 8007a26:	e11c      	b.n	8007c62 <bmi088_accel_self_test+0x39e>
        }
        // accel conf and accel range  . the two register set need wait for > 50ms
        BMI088_Delay_ms(BMI088_LONG_DELAY_TIME);
 8007a28:	2050      	movs	r0, #80	; 0x50
 8007a2a:	f000 fb3b 	bl	80080a4 <BMI088_Delay_ms>
    for (write_reg_num = 0; write_reg_num < 4; write_reg_num++)
 8007a2e:	7dfb      	ldrb	r3, [r7, #23]
 8007a30:	3301      	adds	r3, #1
 8007a32:	75fb      	strb	r3, [r7, #23]
 8007a34:	7dfb      	ldrb	r3, [r7, #23]
 8007a36:	2b03      	cmp	r3, #3
 8007a38:	d9ad      	bls.n	8007996 <bmi088_accel_self_test+0xd2>
    }

    // self test include postive and negative
    for (write_reg_num = 0; write_reg_num < 2; write_reg_num++)
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	75fb      	strb	r3, [r7, #23]
 8007a3e:	e096      	b.n	8007b6e <bmi088_accel_self_test+0x2aa>
    {

        BMI088_ACCEL_Write_Single_Reg(write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num + 4][0], write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num + 4][1]);
 8007a40:	f000 fb82 	bl	8008148 <BMI088_ACCEL_NS_L>
 8007a44:	7dfb      	ldrb	r3, [r7, #23]
 8007a46:	1d1a      	adds	r2, r3, #4
 8007a48:	4972      	ldr	r1, [pc, #456]	; (8007c14 <bmi088_accel_self_test+0x350>)
 8007a4a:	4613      	mov	r3, r2
 8007a4c:	005b      	lsls	r3, r3, #1
 8007a4e:	4413      	add	r3, r2
 8007a50:	440b      	add	r3, r1
 8007a52:	7818      	ldrb	r0, [r3, #0]
 8007a54:	7dfb      	ldrb	r3, [r7, #23]
 8007a56:	1d1a      	adds	r2, r3, #4
 8007a58:	496e      	ldr	r1, [pc, #440]	; (8007c14 <bmi088_accel_self_test+0x350>)
 8007a5a:	4613      	mov	r3, r2
 8007a5c:	005b      	lsls	r3, r3, #1
 8007a5e:	4413      	add	r3, r2
 8007a60:	440b      	add	r3, r1
 8007a62:	3301      	adds	r3, #1
 8007a64:	781b      	ldrb	r3, [r3, #0]
 8007a66:	4619      	mov	r1, r3
 8007a68:	f000 fabd 	bl	8007fe6 <BMI088_Write_Single_Reg>
 8007a6c:	f000 fb78 	bl	8008160 <BMI088_ACCEL_NS_H>
        BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007a70:	2096      	movs	r0, #150	; 0x96
 8007a72:	f000 fb25 	bl	80080c0 <BMI088_Delay_us>

        BMI088_ACCEL_Read_Single_Reg(write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num + 4][0], res);
 8007a76:	f000 fb67 	bl	8008148 <BMI088_ACCEL_NS_L>
 8007a7a:	7dfb      	ldrb	r3, [r7, #23]
 8007a7c:	1d1a      	adds	r2, r3, #4
 8007a7e:	4965      	ldr	r1, [pc, #404]	; (8007c14 <bmi088_accel_self_test+0x350>)
 8007a80:	4613      	mov	r3, r2
 8007a82:	005b      	lsls	r3, r3, #1
 8007a84:	4413      	add	r3, r2
 8007a86:	440b      	add	r3, r1
 8007a88:	781b      	ldrb	r3, [r3, #0]
 8007a8a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007a8e:	b2db      	uxtb	r3, r3
 8007a90:	4618      	mov	r0, r3
 8007a92:	f000 fb89 	bl	80081a8 <BMI088_Read_Write_Byte>
 8007a96:	2055      	movs	r0, #85	; 0x55
 8007a98:	f000 fb86 	bl	80081a8 <BMI088_Read_Write_Byte>
 8007a9c:	2055      	movs	r0, #85	; 0x55
 8007a9e:	f000 fb83 	bl	80081a8 <BMI088_Read_Write_Byte>
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	75bb      	strb	r3, [r7, #22]
 8007aa6:	f000 fb5b 	bl	8008160 <BMI088_ACCEL_NS_H>
        BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007aaa:	2096      	movs	r0, #150	; 0x96
 8007aac:	f000 fb08 	bl	80080c0 <BMI088_Delay_us>

        if (res != write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num + 4][1])
 8007ab0:	7dfb      	ldrb	r3, [r7, #23]
 8007ab2:	1d1a      	adds	r2, r3, #4
 8007ab4:	4957      	ldr	r1, [pc, #348]	; (8007c14 <bmi088_accel_self_test+0x350>)
 8007ab6:	4613      	mov	r3, r2
 8007ab8:	005b      	lsls	r3, r3, #1
 8007aba:	4413      	add	r3, r2
 8007abc:	440b      	add	r3, r1
 8007abe:	3301      	adds	r3, #1
 8007ac0:	781b      	ldrb	r3, [r3, #0]
 8007ac2:	7dba      	ldrb	r2, [r7, #22]
 8007ac4:	429a      	cmp	r2, r3
 8007ac6:	d009      	beq.n	8007adc <bmi088_accel_self_test+0x218>
        {
            return write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num + 4][2];
 8007ac8:	7dfb      	ldrb	r3, [r7, #23]
 8007aca:	1d1a      	adds	r2, r3, #4
 8007acc:	4951      	ldr	r1, [pc, #324]	; (8007c14 <bmi088_accel_self_test+0x350>)
 8007ace:	4613      	mov	r3, r2
 8007ad0:	005b      	lsls	r3, r3, #1
 8007ad2:	4413      	add	r3, r2
 8007ad4:	440b      	add	r3, r1
 8007ad6:	3302      	adds	r3, #2
 8007ad8:	781b      	ldrb	r3, [r3, #0]
 8007ada:	e0c2      	b.n	8007c62 <bmi088_accel_self_test+0x39e>
        }
        // accel conf and accel range  . the two register set need wait for > 50ms
        BMI088_Delay_ms(BMI088_LONG_DELAY_TIME);
 8007adc:	2050      	movs	r0, #80	; 0x50
 8007ade:	f000 fae1 	bl	80080a4 <BMI088_Delay_ms>

        // read response accel
        BMI088_ACCEL_Read_Muli_Reg(BMI088_ACCEL_XOUT_L, buf, 6);
 8007ae2:	f000 fb31 	bl	8008148 <BMI088_ACCEL_NS_L>
 8007ae6:	2092      	movs	r0, #146	; 0x92
 8007ae8:	f000 fb5e 	bl	80081a8 <BMI088_Read_Write_Byte>
 8007aec:	463b      	mov	r3, r7
 8007aee:	2206      	movs	r2, #6
 8007af0:	4619      	mov	r1, r3
 8007af2:	2012      	movs	r0, #18
 8007af4:	f000 faa3 	bl	800803e <BMI088_Read_Muli_Reg>
 8007af8:	f000 fb32 	bl	8008160 <BMI088_ACCEL_NS_H>

        self_test_accel[write_reg_num][0] = (int16_t)((buf[1]) << 8) | buf[0];
 8007afc:	787b      	ldrb	r3, [r7, #1]
 8007afe:	021b      	lsls	r3, r3, #8
 8007b00:	b219      	sxth	r1, r3
 8007b02:	783b      	ldrb	r3, [r7, #0]
 8007b04:	b21b      	sxth	r3, r3
 8007b06:	7dfa      	ldrb	r2, [r7, #23]
 8007b08:	430b      	orrs	r3, r1
 8007b0a:	b219      	sxth	r1, r3
 8007b0c:	4613      	mov	r3, r2
 8007b0e:	005b      	lsls	r3, r3, #1
 8007b10:	4413      	add	r3, r2
 8007b12:	005b      	lsls	r3, r3, #1
 8007b14:	f107 0218 	add.w	r2, r7, #24
 8007b18:	4413      	add	r3, r2
 8007b1a:	3b10      	subs	r3, #16
 8007b1c:	460a      	mov	r2, r1
 8007b1e:	801a      	strh	r2, [r3, #0]
        self_test_accel[write_reg_num][1] = (int16_t)((buf[3]) << 8) | buf[2];
 8007b20:	78fb      	ldrb	r3, [r7, #3]
 8007b22:	021b      	lsls	r3, r3, #8
 8007b24:	b219      	sxth	r1, r3
 8007b26:	78bb      	ldrb	r3, [r7, #2]
 8007b28:	b21b      	sxth	r3, r3
 8007b2a:	7dfa      	ldrb	r2, [r7, #23]
 8007b2c:	430b      	orrs	r3, r1
 8007b2e:	b219      	sxth	r1, r3
 8007b30:	4613      	mov	r3, r2
 8007b32:	005b      	lsls	r3, r3, #1
 8007b34:	4413      	add	r3, r2
 8007b36:	005b      	lsls	r3, r3, #1
 8007b38:	f107 0218 	add.w	r2, r7, #24
 8007b3c:	4413      	add	r3, r2
 8007b3e:	3b0e      	subs	r3, #14
 8007b40:	460a      	mov	r2, r1
 8007b42:	801a      	strh	r2, [r3, #0]
        self_test_accel[write_reg_num][2] = (int16_t)((buf[5]) << 8) | buf[4];
 8007b44:	797b      	ldrb	r3, [r7, #5]
 8007b46:	021b      	lsls	r3, r3, #8
 8007b48:	b219      	sxth	r1, r3
 8007b4a:	793b      	ldrb	r3, [r7, #4]
 8007b4c:	b21b      	sxth	r3, r3
 8007b4e:	7dfa      	ldrb	r2, [r7, #23]
 8007b50:	430b      	orrs	r3, r1
 8007b52:	b219      	sxth	r1, r3
 8007b54:	4613      	mov	r3, r2
 8007b56:	005b      	lsls	r3, r3, #1
 8007b58:	4413      	add	r3, r2
 8007b5a:	005b      	lsls	r3, r3, #1
 8007b5c:	f107 0218 	add.w	r2, r7, #24
 8007b60:	4413      	add	r3, r2
 8007b62:	3b0c      	subs	r3, #12
 8007b64:	460a      	mov	r2, r1
 8007b66:	801a      	strh	r2, [r3, #0]
    for (write_reg_num = 0; write_reg_num < 2; write_reg_num++)
 8007b68:	7dfb      	ldrb	r3, [r7, #23]
 8007b6a:	3301      	adds	r3, #1
 8007b6c:	75fb      	strb	r3, [r7, #23]
 8007b6e:	7dfb      	ldrb	r3, [r7, #23]
 8007b70:	2b01      	cmp	r3, #1
 8007b72:	f67f af65 	bls.w	8007a40 <bmi088_accel_self_test+0x17c>
    }

    //set self test off
    BMI088_ACCEL_Write_Single_Reg(BMI088_ACC_SELF_TEST, BMI088_ACC_SELF_TEST_OFF);
 8007b76:	f000 fae7 	bl	8008148 <BMI088_ACCEL_NS_L>
 8007b7a:	2100      	movs	r1, #0
 8007b7c:	206d      	movs	r0, #109	; 0x6d
 8007b7e:	f000 fa32 	bl	8007fe6 <BMI088_Write_Single_Reg>
 8007b82:	f000 faed 	bl	8008160 <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007b86:	2096      	movs	r0, #150	; 0x96
 8007b88:	f000 fa9a 	bl	80080c0 <BMI088_Delay_us>
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_SELF_TEST, res);
 8007b8c:	f000 fadc 	bl	8008148 <BMI088_ACCEL_NS_L>
 8007b90:	20ed      	movs	r0, #237	; 0xed
 8007b92:	f000 fb09 	bl	80081a8 <BMI088_Read_Write_Byte>
 8007b96:	2055      	movs	r0, #85	; 0x55
 8007b98:	f000 fb06 	bl	80081a8 <BMI088_Read_Write_Byte>
 8007b9c:	2055      	movs	r0, #85	; 0x55
 8007b9e:	f000 fb03 	bl	80081a8 <BMI088_Read_Write_Byte>
 8007ba2:	4603      	mov	r3, r0
 8007ba4:	75bb      	strb	r3, [r7, #22]
 8007ba6:	f000 fadb 	bl	8008160 <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007baa:	2096      	movs	r0, #150	; 0x96
 8007bac:	f000 fa88 	bl	80080c0 <BMI088_Delay_us>

    if (res != (BMI088_ACC_SELF_TEST_OFF))
 8007bb0:	7dbb      	ldrb	r3, [r7, #22]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d001      	beq.n	8007bba <bmi088_accel_self_test+0x2f6>
    {
        return BMI088_ACC_SELF_TEST_ERROR;
 8007bb6:	2304      	movs	r3, #4
 8007bb8:	e053      	b.n	8007c62 <bmi088_accel_self_test+0x39e>
    }

    //reset the accel SENSOR
    BMI088_ACCEL_Write_Single_Reg(BMI088_ACC_SOFTRESET, BMI088_ACC_SOFTRESET_VALUE);
 8007bba:	f000 fac5 	bl	8008148 <BMI088_ACCEL_NS_L>
 8007bbe:	21b6      	movs	r1, #182	; 0xb6
 8007bc0:	207e      	movs	r0, #126	; 0x7e
 8007bc2:	f000 fa10 	bl	8007fe6 <BMI088_Write_Single_Reg>
 8007bc6:	f000 facb 	bl	8008160 <BMI088_ACCEL_NS_H>
    BMI088_Delay_ms(BMI088_LONG_DELAY_TIME);
 8007bca:	2050      	movs	r0, #80	; 0x50
 8007bcc:	f000 fa6a 	bl	80080a4 <BMI088_Delay_ms>

    if ((self_test_accel[0][0] - self_test_accel[1][0] < 1365) || (self_test_accel[0][1] - self_test_accel[1][1] < 1365) || (self_test_accel[0][2] - self_test_accel[1][2] < 680))
 8007bd0:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8007bd4:	461a      	mov	r2, r3
 8007bd6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007bda:	1ad3      	subs	r3, r2, r3
 8007bdc:	f240 5254 	movw	r2, #1364	; 0x554
 8007be0:	4293      	cmp	r3, r2
 8007be2:	dd12      	ble.n	8007c0a <bmi088_accel_self_test+0x346>
 8007be4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8007be8:	461a      	mov	r2, r3
 8007bea:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8007bee:	1ad3      	subs	r3, r2, r3
 8007bf0:	f240 5254 	movw	r2, #1364	; 0x554
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	dd08      	ble.n	8007c0a <bmi088_accel_self_test+0x346>
 8007bf8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8007bfc:	461a      	mov	r2, r3
 8007bfe:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007c02:	1ad3      	subs	r3, r2, r3
 8007c04:	f5b3 7f2a 	cmp.w	r3, #680	; 0x2a8
 8007c08:	da06      	bge.n	8007c18 <bmi088_accel_self_test+0x354>
    {
        return BMI088_SELF_TEST_ACCEL_ERROR;
 8007c0a:	2380      	movs	r3, #128	; 0x80
 8007c0c:	e029      	b.n	8007c62 <bmi088_accel_self_test+0x39e>
 8007c0e:	bf00      	nop
 8007c10:	08015f08 	.word	0x08015f08
 8007c14:	080161c8 	.word	0x080161c8
    }

    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 8007c18:	f000 fa96 	bl	8008148 <BMI088_ACCEL_NS_L>
 8007c1c:	2080      	movs	r0, #128	; 0x80
 8007c1e:	f000 fac3 	bl	80081a8 <BMI088_Read_Write_Byte>
 8007c22:	2055      	movs	r0, #85	; 0x55
 8007c24:	f000 fac0 	bl	80081a8 <BMI088_Read_Write_Byte>
 8007c28:	2055      	movs	r0, #85	; 0x55
 8007c2a:	f000 fabd 	bl	80081a8 <BMI088_Read_Write_Byte>
 8007c2e:	4603      	mov	r3, r0
 8007c30:	75bb      	strb	r3, [r7, #22]
 8007c32:	f000 fa95 	bl	8008160 <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007c36:	2096      	movs	r0, #150	; 0x96
 8007c38:	f000 fa42 	bl	80080c0 <BMI088_Delay_us>
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 8007c3c:	f000 fa84 	bl	8008148 <BMI088_ACCEL_NS_L>
 8007c40:	2080      	movs	r0, #128	; 0x80
 8007c42:	f000 fab1 	bl	80081a8 <BMI088_Read_Write_Byte>
 8007c46:	2055      	movs	r0, #85	; 0x55
 8007c48:	f000 faae 	bl	80081a8 <BMI088_Read_Write_Byte>
 8007c4c:	2055      	movs	r0, #85	; 0x55
 8007c4e:	f000 faab 	bl	80081a8 <BMI088_Read_Write_Byte>
 8007c52:	4603      	mov	r3, r0
 8007c54:	75bb      	strb	r3, [r7, #22]
 8007c56:	f000 fa83 	bl	8008160 <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007c5a:	2096      	movs	r0, #150	; 0x96
 8007c5c:	f000 fa30 	bl	80080c0 <BMI088_Delay_us>

    return BMI088_NO_ERROR;
 8007c60:	2300      	movs	r3, #0
}
 8007c62:	4618      	mov	r0, r3
 8007c64:	3718      	adds	r7, #24
 8007c66:	46bd      	mov	sp, r7
 8007c68:	bd80      	pop	{r7, pc}
 8007c6a:	bf00      	nop

08007c6c <bmi088_gyro_self_test>:

uint8_t bmi088_gyro_self_test(void)
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b082      	sub	sp, #8
 8007c70:	af00      	add	r7, sp, #0
    uint8_t res = 0;
 8007c72:	2300      	movs	r3, #0
 8007c74:	71bb      	strb	r3, [r7, #6]
    uint8_t retry = 0;
 8007c76:	2300      	movs	r3, #0
 8007c78:	71fb      	strb	r3, [r7, #7]
    //check commiunication is normal
    BMI088_GYRO_Read_Single_Reg(BMI088_GYRO_CHIP_ID, res);
 8007c7a:	f000 fa7d 	bl	8008178 <BMI088_GYRO_NS_L>
 8007c7e:	1dbb      	adds	r3, r7, #6
 8007c80:	4619      	mov	r1, r3
 8007c82:	2000      	movs	r0, #0
 8007c84:	f000 f9c3 	bl	800800e <BMI088_Read_Single_Reg>
 8007c88:	f000 fa82 	bl	8008190 <BMI088_GYRO_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007c8c:	2096      	movs	r0, #150	; 0x96
 8007c8e:	f000 fa17 	bl	80080c0 <BMI088_Delay_us>
    BMI088_GYRO_Read_Single_Reg(BMI088_GYRO_CHIP_ID, res);
 8007c92:	f000 fa71 	bl	8008178 <BMI088_GYRO_NS_L>
 8007c96:	1dbb      	adds	r3, r7, #6
 8007c98:	4619      	mov	r1, r3
 8007c9a:	2000      	movs	r0, #0
 8007c9c:	f000 f9b7 	bl	800800e <BMI088_Read_Single_Reg>
 8007ca0:	f000 fa76 	bl	8008190 <BMI088_GYRO_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007ca4:	2096      	movs	r0, #150	; 0x96
 8007ca6:	f000 fa0b 	bl	80080c0 <BMI088_Delay_us>
    //reset the gyro SENSOR
    BMI088_GYRO_Write_Single_Reg(BMI088_GYRO_SOFTRESET, BMI088_GYRO_SOFTRESET_VALUE);
 8007caa:	f000 fa65 	bl	8008178 <BMI088_GYRO_NS_L>
 8007cae:	21b6      	movs	r1, #182	; 0xb6
 8007cb0:	2014      	movs	r0, #20
 8007cb2:	f000 f998 	bl	8007fe6 <BMI088_Write_Single_Reg>
 8007cb6:	f000 fa6b 	bl	8008190 <BMI088_GYRO_NS_H>
    BMI088_Delay_ms(BMI088_LONG_DELAY_TIME);
 8007cba:	2050      	movs	r0, #80	; 0x50
 8007cbc:	f000 f9f2 	bl	80080a4 <BMI088_Delay_ms>
    //check commiunication is normal after reset
    BMI088_GYRO_Read_Single_Reg(BMI088_GYRO_CHIP_ID, res);
 8007cc0:	f000 fa5a 	bl	8008178 <BMI088_GYRO_NS_L>
 8007cc4:	1dbb      	adds	r3, r7, #6
 8007cc6:	4619      	mov	r1, r3
 8007cc8:	2000      	movs	r0, #0
 8007cca:	f000 f9a0 	bl	800800e <BMI088_Read_Single_Reg>
 8007cce:	f000 fa5f 	bl	8008190 <BMI088_GYRO_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007cd2:	2096      	movs	r0, #150	; 0x96
 8007cd4:	f000 f9f4 	bl	80080c0 <BMI088_Delay_us>
    BMI088_GYRO_Read_Single_Reg(BMI088_GYRO_CHIP_ID, res);
 8007cd8:	f000 fa4e 	bl	8008178 <BMI088_GYRO_NS_L>
 8007cdc:	1dbb      	adds	r3, r7, #6
 8007cde:	4619      	mov	r1, r3
 8007ce0:	2000      	movs	r0, #0
 8007ce2:	f000 f994 	bl	800800e <BMI088_Read_Single_Reg>
 8007ce6:	f000 fa53 	bl	8008190 <BMI088_GYRO_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007cea:	2096      	movs	r0, #150	; 0x96
 8007cec:	f000 f9e8 	bl	80080c0 <BMI088_Delay_us>

    BMI088_GYRO_Write_Single_Reg(BMI088_GYRO_SELF_TEST, BMI088_GYRO_TRIG_BIST);
 8007cf0:	f000 fa42 	bl	8008178 <BMI088_GYRO_NS_L>
 8007cf4:	2101      	movs	r1, #1
 8007cf6:	203c      	movs	r0, #60	; 0x3c
 8007cf8:	f000 f975 	bl	8007fe6 <BMI088_Write_Single_Reg>
 8007cfc:	f000 fa48 	bl	8008190 <BMI088_GYRO_NS_H>
    BMI088_Delay_ms(BMI088_LONG_DELAY_TIME);
 8007d00:	2050      	movs	r0, #80	; 0x50
 8007d02:	f000 f9cf 	bl	80080a4 <BMI088_Delay_ms>

    do
    {

        BMI088_GYRO_Read_Single_Reg(BMI088_GYRO_SELF_TEST, res);
 8007d06:	f000 fa37 	bl	8008178 <BMI088_GYRO_NS_L>
 8007d0a:	1dbb      	adds	r3, r7, #6
 8007d0c:	4619      	mov	r1, r3
 8007d0e:	203c      	movs	r0, #60	; 0x3c
 8007d10:	f000 f97d 	bl	800800e <BMI088_Read_Single_Reg>
 8007d14:	f000 fa3c 	bl	8008190 <BMI088_GYRO_NS_H>
        BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007d18:	2096      	movs	r0, #150	; 0x96
 8007d1a:	f000 f9d1 	bl	80080c0 <BMI088_Delay_us>
        retry++;
 8007d1e:	79fb      	ldrb	r3, [r7, #7]
 8007d20:	3301      	adds	r3, #1
 8007d22:	71fb      	strb	r3, [r7, #7]
    }
    while (!(res & BMI088_GYRO_BIST_RDY) && retry < 10);
 8007d24:	79bb      	ldrb	r3, [r7, #6]
 8007d26:	f003 0302 	and.w	r3, r3, #2
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d102      	bne.n	8007d34 <bmi088_gyro_self_test+0xc8>
 8007d2e:	79fb      	ldrb	r3, [r7, #7]
 8007d30:	2b09      	cmp	r3, #9
 8007d32:	d9e8      	bls.n	8007d06 <bmi088_gyro_self_test+0x9a>

    if (retry == 10)
 8007d34:	79fb      	ldrb	r3, [r7, #7]
 8007d36:	2b0a      	cmp	r3, #10
 8007d38:	d101      	bne.n	8007d3e <bmi088_gyro_self_test+0xd2>
    {
        return BMI088_SELF_TEST_GYRO_ERROR;
 8007d3a:	2340      	movs	r3, #64	; 0x40
 8007d3c:	e007      	b.n	8007d4e <bmi088_gyro_self_test+0xe2>
    }

    if (res & BMI088_GYRO_BIST_FAIL)
 8007d3e:	79bb      	ldrb	r3, [r7, #6]
 8007d40:	f003 0304 	and.w	r3, r3, #4
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d001      	beq.n	8007d4c <bmi088_gyro_self_test+0xe0>
    {
        return BMI088_SELF_TEST_GYRO_ERROR;
 8007d48:	2340      	movs	r3, #64	; 0x40
 8007d4a:	e000      	b.n	8007d4e <bmi088_gyro_self_test+0xe2>
    }

    return BMI088_NO_ERROR;
 8007d4c:	2300      	movs	r3, #0
}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	3708      	adds	r7, #8
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}
	...

08007d58 <BMI088_Read>:
}

int16_t gyro_x, gyro_y, gyro_z, accel_x, accel_y, accel_z;

void BMI088_Read(float gyro[3], float accel[3], float *temperature)
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b088      	sub	sp, #32
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	60f8      	str	r0, [r7, #12]
 8007d60:	60b9      	str	r1, [r7, #8]
 8007d62:	607a      	str	r2, [r7, #4]
    uint8_t buf[8] = {0, 0, 0, 0, 0, 0};
 8007d64:	4a79      	ldr	r2, [pc, #484]	; (8007f4c <BMI088_Read+0x1f4>)
 8007d66:	f107 0314 	add.w	r3, r7, #20
 8007d6a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007d6e:	6018      	str	r0, [r3, #0]
 8007d70:	3304      	adds	r3, #4
 8007d72:	8019      	strh	r1, [r3, #0]
 8007d74:	3302      	adds	r3, #2
 8007d76:	0c0a      	lsrs	r2, r1, #16
 8007d78:	701a      	strb	r2, [r3, #0]
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	76fb      	strb	r3, [r7, #27]
    int16_t bmi088_raw_temp;

    BMI088_ACCEL_Read_Muli_Reg(BMI088_ACCEL_XOUT_L, buf, 6);
 8007d7e:	f000 f9e3 	bl	8008148 <BMI088_ACCEL_NS_L>
 8007d82:	2092      	movs	r0, #146	; 0x92
 8007d84:	f000 fa10 	bl	80081a8 <BMI088_Read_Write_Byte>
 8007d88:	f107 0314 	add.w	r3, r7, #20
 8007d8c:	2206      	movs	r2, #6
 8007d8e:	4619      	mov	r1, r3
 8007d90:	2012      	movs	r0, #18
 8007d92:	f000 f954 	bl	800803e <BMI088_Read_Muli_Reg>
 8007d96:	f000 f9e3 	bl	8008160 <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[1]) << 8) | buf[0];
 8007d9a:	7d7b      	ldrb	r3, [r7, #21]
 8007d9c:	021b      	lsls	r3, r3, #8
 8007d9e:	b21a      	sxth	r2, r3
 8007da0:	7d3b      	ldrb	r3, [r7, #20]
 8007da2:	b21b      	sxth	r3, r3
 8007da4:	4313      	orrs	r3, r2
 8007da6:	83fb      	strh	r3, [r7, #30]
    accel[0] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 8007da8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8007dac:	ee07 3a90 	vmov	s15, r3
 8007db0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007db4:	4b66      	ldr	r3, [pc, #408]	; (8007f50 <BMI088_Read+0x1f8>)
 8007db6:	edd3 7a00 	vldr	s15, [r3]
 8007dba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007dbe:	68bb      	ldr	r3, [r7, #8]
 8007dc0:	edc3 7a00 	vstr	s15, [r3]
    accel_x = bmi088_raw_temp;
 8007dc4:	4a63      	ldr	r2, [pc, #396]	; (8007f54 <BMI088_Read+0x1fc>)
 8007dc6:	8bfb      	ldrh	r3, [r7, #30]
 8007dc8:	8013      	strh	r3, [r2, #0]
    bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 8007dca:	7dfb      	ldrb	r3, [r7, #23]
 8007dcc:	021b      	lsls	r3, r3, #8
 8007dce:	b21a      	sxth	r2, r3
 8007dd0:	7dbb      	ldrb	r3, [r7, #22]
 8007dd2:	b21b      	sxth	r3, r3
 8007dd4:	4313      	orrs	r3, r2
 8007dd6:	83fb      	strh	r3, [r7, #30]
    accel[1] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 8007dd8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8007ddc:	ee07 3a90 	vmov	s15, r3
 8007de0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007de4:	4b5a      	ldr	r3, [pc, #360]	; (8007f50 <BMI088_Read+0x1f8>)
 8007de6:	edd3 7a00 	vldr	s15, [r3]
 8007dea:	68bb      	ldr	r3, [r7, #8]
 8007dec:	3304      	adds	r3, #4
 8007dee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007df2:	edc3 7a00 	vstr	s15, [r3]
    accel_y = bmi088_raw_temp;
 8007df6:	4a58      	ldr	r2, [pc, #352]	; (8007f58 <BMI088_Read+0x200>)
 8007df8:	8bfb      	ldrh	r3, [r7, #30]
 8007dfa:	8013      	strh	r3, [r2, #0]
    bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 8007dfc:	7e7b      	ldrb	r3, [r7, #25]
 8007dfe:	021b      	lsls	r3, r3, #8
 8007e00:	b21a      	sxth	r2, r3
 8007e02:	7e3b      	ldrb	r3, [r7, #24]
 8007e04:	b21b      	sxth	r3, r3
 8007e06:	4313      	orrs	r3, r2
 8007e08:	83fb      	strh	r3, [r7, #30]
    accel[2] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 8007e0a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8007e0e:	ee07 3a90 	vmov	s15, r3
 8007e12:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007e16:	4b4e      	ldr	r3, [pc, #312]	; (8007f50 <BMI088_Read+0x1f8>)
 8007e18:	edd3 7a00 	vldr	s15, [r3]
 8007e1c:	68bb      	ldr	r3, [r7, #8]
 8007e1e:	3308      	adds	r3, #8
 8007e20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e24:	edc3 7a00 	vstr	s15, [r3]
    accel_z = bmi088_raw_temp;
 8007e28:	4a4c      	ldr	r2, [pc, #304]	; (8007f5c <BMI088_Read+0x204>)
 8007e2a:	8bfb      	ldrh	r3, [r7, #30]
 8007e2c:	8013      	strh	r3, [r2, #0]

    BMI088_GYRO_Read_Muli_Reg(BMI088_GYRO_CHIP_ID, buf, 8);
 8007e2e:	f000 f9a3 	bl	8008178 <BMI088_GYRO_NS_L>
 8007e32:	f107 0314 	add.w	r3, r7, #20
 8007e36:	2208      	movs	r2, #8
 8007e38:	4619      	mov	r1, r3
 8007e3a:	2000      	movs	r0, #0
 8007e3c:	f000 f8ff 	bl	800803e <BMI088_Read_Muli_Reg>
 8007e40:	f000 f9a6 	bl	8008190 <BMI088_GYRO_NS_H>
    if (buf[0] == BMI088_GYRO_CHIP_ID_VALUE)
 8007e44:	7d3b      	ldrb	r3, [r7, #20]
 8007e46:	2b0f      	cmp	r3, #15
 8007e48:	d149      	bne.n	8007ede <BMI088_Read+0x186>
    {
        bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 8007e4a:	7dfb      	ldrb	r3, [r7, #23]
 8007e4c:	021b      	lsls	r3, r3, #8
 8007e4e:	b21a      	sxth	r2, r3
 8007e50:	7dbb      	ldrb	r3, [r7, #22]
 8007e52:	b21b      	sxth	r3, r3
 8007e54:	4313      	orrs	r3, r2
 8007e56:	83fb      	strh	r3, [r7, #30]
        gyro[0] = bmi088_raw_temp * BMI088_GYRO_SEN;
 8007e58:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8007e5c:	ee07 3a90 	vmov	s15, r3
 8007e60:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007e64:	4b3e      	ldr	r3, [pc, #248]	; (8007f60 <BMI088_Read+0x208>)
 8007e66:	edd3 7a00 	vldr	s15, [r3]
 8007e6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	edc3 7a00 	vstr	s15, [r3]
        gyro_x = bmi088_raw_temp;
 8007e74:	4a3b      	ldr	r2, [pc, #236]	; (8007f64 <BMI088_Read+0x20c>)
 8007e76:	8bfb      	ldrh	r3, [r7, #30]
 8007e78:	8013      	strh	r3, [r2, #0]
        bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 8007e7a:	7e7b      	ldrb	r3, [r7, #25]
 8007e7c:	021b      	lsls	r3, r3, #8
 8007e7e:	b21a      	sxth	r2, r3
 8007e80:	7e3b      	ldrb	r3, [r7, #24]
 8007e82:	b21b      	sxth	r3, r3
 8007e84:	4313      	orrs	r3, r2
 8007e86:	83fb      	strh	r3, [r7, #30]
        gyro[1] = bmi088_raw_temp * BMI088_GYRO_SEN;
 8007e88:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8007e8c:	ee07 3a90 	vmov	s15, r3
 8007e90:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007e94:	4b32      	ldr	r3, [pc, #200]	; (8007f60 <BMI088_Read+0x208>)
 8007e96:	edd3 7a00 	vldr	s15, [r3]
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	3304      	adds	r3, #4
 8007e9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ea2:	edc3 7a00 	vstr	s15, [r3]
        gyro_y = bmi088_raw_temp;
 8007ea6:	4a30      	ldr	r2, [pc, #192]	; (8007f68 <BMI088_Read+0x210>)
 8007ea8:	8bfb      	ldrh	r3, [r7, #30]
 8007eaa:	8013      	strh	r3, [r2, #0]
        bmi088_raw_temp = (int16_t)((buf[7]) << 8) | buf[6];
 8007eac:	7efb      	ldrb	r3, [r7, #27]
 8007eae:	021b      	lsls	r3, r3, #8
 8007eb0:	b21a      	sxth	r2, r3
 8007eb2:	7ebb      	ldrb	r3, [r7, #26]
 8007eb4:	b21b      	sxth	r3, r3
 8007eb6:	4313      	orrs	r3, r2
 8007eb8:	83fb      	strh	r3, [r7, #30]
        gyro[2] = bmi088_raw_temp * BMI088_GYRO_SEN;
 8007eba:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8007ebe:	ee07 3a90 	vmov	s15, r3
 8007ec2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007ec6:	4b26      	ldr	r3, [pc, #152]	; (8007f60 <BMI088_Read+0x208>)
 8007ec8:	edd3 7a00 	vldr	s15, [r3]
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	3308      	adds	r3, #8
 8007ed0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ed4:	edc3 7a00 	vstr	s15, [r3]
        gyro_z = bmi088_raw_temp;
 8007ed8:	4a24      	ldr	r2, [pc, #144]	; (8007f6c <BMI088_Read+0x214>)
 8007eda:	8bfb      	ldrh	r3, [r7, #30]
 8007edc:	8013      	strh	r3, [r2, #0]
    }
    BMI088_ACCEL_Read_Muli_Reg(BMI088_TEMP_M, buf, 2);
 8007ede:	f000 f933 	bl	8008148 <BMI088_ACCEL_NS_L>
 8007ee2:	20a2      	movs	r0, #162	; 0xa2
 8007ee4:	f000 f960 	bl	80081a8 <BMI088_Read_Write_Byte>
 8007ee8:	f107 0314 	add.w	r3, r7, #20
 8007eec:	2202      	movs	r2, #2
 8007eee:	4619      	mov	r1, r3
 8007ef0:	2022      	movs	r0, #34	; 0x22
 8007ef2:	f000 f8a4 	bl	800803e <BMI088_Read_Muli_Reg>
 8007ef6:	f000 f933 	bl	8008160 <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[0] << 3) | (buf[1] >> 5));
 8007efa:	7d3b      	ldrb	r3, [r7, #20]
 8007efc:	00db      	lsls	r3, r3, #3
 8007efe:	b21a      	sxth	r2, r3
 8007f00:	7d7b      	ldrb	r3, [r7, #21]
 8007f02:	095b      	lsrs	r3, r3, #5
 8007f04:	b2db      	uxtb	r3, r3
 8007f06:	b21b      	sxth	r3, r3
 8007f08:	4313      	orrs	r3, r2
 8007f0a:	83fb      	strh	r3, [r7, #30]

    if (bmi088_raw_temp > 1023)
 8007f0c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8007f10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f14:	db04      	blt.n	8007f20 <BMI088_Read+0x1c8>
    {
        bmi088_raw_temp -= 2048;
 8007f16:	8bfb      	ldrh	r3, [r7, #30]
 8007f18:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8007f1c:	b29b      	uxth	r3, r3
 8007f1e:	83fb      	strh	r3, [r7, #30]
    }

    *temperature = bmi088_raw_temp * BMI088_TEMP_FACTOR + BMI088_TEMP_OFFSET;
 8007f20:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8007f24:	ee07 3a90 	vmov	s15, r3
 8007f28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007f2c:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 8007f30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007f34:	eeb3 7a07 	vmov.f32	s14, #55	; 0x41b80000  23.0
 8007f38:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	edc3 7a00 	vstr	s15, [r3]
}
 8007f42:	bf00      	nop
 8007f44:	3720      	adds	r7, #32
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bd80      	pop	{r7, pc}
 8007f4a:	bf00      	nop
 8007f4c:	08015f10 	.word	0x08015f10
 8007f50:	2000000c 	.word	0x2000000c
 8007f54:	2000d784 	.word	0x2000d784
 8007f58:	2000d788 	.word	0x2000d788
 8007f5c:	2000d78c 	.word	0x2000d78c
 8007f60:	20000010 	.word	0x20000010
 8007f64:	2000d78a 	.word	0x2000d78a
 8007f68:	2000d786 	.word	0x2000d786
 8007f6c:	2000d78e 	.word	0x2000d78e

08007f70 <get_BMI088_temperature>:

    return SENSOR_time;
}

float get_BMI088_temperature(void)
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b084      	sub	sp, #16
 8007f74:	af00      	add	r7, sp, #0
    uint8_t buf[2];
    float temperature;
    int16_t temperature_raw_temp;
    BMI088_ACCEL_Read_Muli_Reg(BMI088_TEMP_M, buf, 2);
 8007f76:	f000 f8e7 	bl	8008148 <BMI088_ACCEL_NS_L>
 8007f7a:	20a2      	movs	r0, #162	; 0xa2
 8007f7c:	f000 f914 	bl	80081a8 <BMI088_Read_Write_Byte>
 8007f80:	1d3b      	adds	r3, r7, #4
 8007f82:	2202      	movs	r2, #2
 8007f84:	4619      	mov	r1, r3
 8007f86:	2022      	movs	r0, #34	; 0x22
 8007f88:	f000 f859 	bl	800803e <BMI088_Read_Muli_Reg>
 8007f8c:	f000 f8e8 	bl	8008160 <BMI088_ACCEL_NS_H>
    temperature_raw_temp = (int16_t)((buf[0] << 3) | (buf[1] >> 5));
 8007f90:	793b      	ldrb	r3, [r7, #4]
 8007f92:	00db      	lsls	r3, r3, #3
 8007f94:	b21a      	sxth	r2, r3
 8007f96:	797b      	ldrb	r3, [r7, #5]
 8007f98:	095b      	lsrs	r3, r3, #5
 8007f9a:	b2db      	uxtb	r3, r3
 8007f9c:	b21b      	sxth	r3, r3
 8007f9e:	4313      	orrs	r3, r2
 8007fa0:	81fb      	strh	r3, [r7, #14]
    if (temperature_raw_temp > 1023)
 8007fa2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007fa6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007faa:	db04      	blt.n	8007fb6 <get_BMI088_temperature+0x46>
    {
        temperature_raw_temp -= 2048;
 8007fac:	89fb      	ldrh	r3, [r7, #14]
 8007fae:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8007fb2:	b29b      	uxth	r3, r3
 8007fb4:	81fb      	strh	r3, [r7, #14]
    }
    temperature = temperature_raw_temp * BMI088_TEMP_FACTOR + BMI088_TEMP_OFFSET;
 8007fb6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007fba:	ee07 3a90 	vmov	s15, r3
 8007fbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007fc2:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 8007fc6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007fca:	eeb3 7a07 	vmov.f32	s14, #55	; 0x41b80000  23.0
 8007fce:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007fd2:	edc7 7a02 	vstr	s15, [r7, #8]
    return temperature;
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	ee07 3a90 	vmov	s15, r3
}
 8007fdc:	eeb0 0a67 	vmov.f32	s0, s15
 8007fe0:	3710      	adds	r7, #16
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	bd80      	pop	{r7, pc}

08007fe6 <BMI088_Write_Single_Reg>:
    accel[2] = accel_raw_temp * BMI088_ACCEL_SEN;
}

#if defined(BMI088_USE_SPI)
static void BMI088_Write_Single_Reg(uint8_t reg, uint8_t data)
{
 8007fe6:	b580      	push	{r7, lr}
 8007fe8:	b082      	sub	sp, #8
 8007fea:	af00      	add	r7, sp, #0
 8007fec:	4603      	mov	r3, r0
 8007fee:	460a      	mov	r2, r1
 8007ff0:	71fb      	strb	r3, [r7, #7]
 8007ff2:	4613      	mov	r3, r2
 8007ff4:	71bb      	strb	r3, [r7, #6]
    BMI088_Read_Write_Byte(reg);
 8007ff6:	79fb      	ldrb	r3, [r7, #7]
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	f000 f8d5 	bl	80081a8 <BMI088_Read_Write_Byte>
    BMI088_Read_Write_Byte(data);
 8007ffe:	79bb      	ldrb	r3, [r7, #6]
 8008000:	4618      	mov	r0, r3
 8008002:	f000 f8d1 	bl	80081a8 <BMI088_Read_Write_Byte>
}
 8008006:	bf00      	nop
 8008008:	3708      	adds	r7, #8
 800800a:	46bd      	mov	sp, r7
 800800c:	bd80      	pop	{r7, pc}

0800800e <BMI088_Read_Single_Reg>:

static void BMI088_Read_Single_Reg(uint8_t reg, uint8_t *return_data)
{
 800800e:	b580      	push	{r7, lr}
 8008010:	b082      	sub	sp, #8
 8008012:	af00      	add	r7, sp, #0
 8008014:	4603      	mov	r3, r0
 8008016:	6039      	str	r1, [r7, #0]
 8008018:	71fb      	strb	r3, [r7, #7]
    BMI088_Read_Write_Byte(reg | 0x80);
 800801a:	79fb      	ldrb	r3, [r7, #7]
 800801c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008020:	b2db      	uxtb	r3, r3
 8008022:	4618      	mov	r0, r3
 8008024:	f000 f8c0 	bl	80081a8 <BMI088_Read_Write_Byte>
    *return_data = BMI088_Read_Write_Byte(0x55);
 8008028:	2055      	movs	r0, #85	; 0x55
 800802a:	f000 f8bd 	bl	80081a8 <BMI088_Read_Write_Byte>
 800802e:	4603      	mov	r3, r0
 8008030:	461a      	mov	r2, r3
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	701a      	strb	r2, [r3, #0]
}
 8008036:	bf00      	nop
 8008038:	3708      	adds	r7, #8
 800803a:	46bd      	mov	sp, r7
 800803c:	bd80      	pop	{r7, pc}

0800803e <BMI088_Read_Muli_Reg>:

static void BMI088_Read_Muli_Reg(uint8_t reg, uint8_t *buf, uint8_t len)
{
 800803e:	b580      	push	{r7, lr}
 8008040:	b082      	sub	sp, #8
 8008042:	af00      	add	r7, sp, #0
 8008044:	4603      	mov	r3, r0
 8008046:	6039      	str	r1, [r7, #0]
 8008048:	71fb      	strb	r3, [r7, #7]
 800804a:	4613      	mov	r3, r2
 800804c:	71bb      	strb	r3, [r7, #6]
    BMI088_Read_Write_Byte(reg | 0x80);
 800804e:	79fb      	ldrb	r3, [r7, #7]
 8008050:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008054:	b2db      	uxtb	r3, r3
 8008056:	4618      	mov	r0, r3
 8008058:	f000 f8a6 	bl	80081a8 <BMI088_Read_Write_Byte>

    while (len != 0)
 800805c:	e00c      	b.n	8008078 <BMI088_Read_Muli_Reg+0x3a>
    {
        *buf = BMI088_Read_Write_Byte(0x55);
 800805e:	2055      	movs	r0, #85	; 0x55
 8008060:	f000 f8a2 	bl	80081a8 <BMI088_Read_Write_Byte>
 8008064:	4603      	mov	r3, r0
 8008066:	461a      	mov	r2, r3
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	701a      	strb	r2, [r3, #0]
        buf++;
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	3301      	adds	r3, #1
 8008070:	603b      	str	r3, [r7, #0]
        len--;
 8008072:	79bb      	ldrb	r3, [r7, #6]
 8008074:	3b01      	subs	r3, #1
 8008076:	71bb      	strb	r3, [r7, #6]
    while (len != 0)
 8008078:	79bb      	ldrb	r3, [r7, #6]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d1ef      	bne.n	800805e <BMI088_Read_Muli_Reg+0x20>
    }
}
 800807e:	bf00      	nop
 8008080:	bf00      	nop
 8008082:	3708      	adds	r7, #8
 8008084:	46bd      	mov	sp, r7
 8008086:	bd80      	pop	{r7, pc}

08008088 <BMI088_GPIO_Init>:
#include "cmsis_os.h"

extern SPI_HandleTypeDef hspi1;

void BMI088_GPIO_Init(void)
{
 8008088:	b480      	push	{r7}
 800808a:	af00      	add	r7, sp, #0

}
 800808c:	bf00      	nop
 800808e:	46bd      	mov	sp, r7
 8008090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008094:	4770      	bx	lr

08008096 <BMI088_Com_Init>:

void BMI088_Com_Init(void)
{
 8008096:	b480      	push	{r7}
 8008098:	af00      	add	r7, sp, #0


}
 800809a:	bf00      	nop
 800809c:	46bd      	mov	sp, r7
 800809e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a2:	4770      	bx	lr

080080a4 <BMI088_Delay_ms>:

void BMI088_Delay_ms(uint16_t ms)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b082      	sub	sp, #8
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	4603      	mov	r3, r0
 80080ac:	80fb      	strh	r3, [r7, #6]

    osDelay(ms);
 80080ae:	88fb      	ldrh	r3, [r7, #6]
 80080b0:	4618      	mov	r0, r3
 80080b2:	f008 fc02 	bl	80108ba <osDelay>
}
 80080b6:	bf00      	nop
 80080b8:	3708      	adds	r7, #8
 80080ba:	46bd      	mov	sp, r7
 80080bc:	bd80      	pop	{r7, pc}
	...

080080c0 <BMI088_Delay_us>:

void BMI088_Delay_us(uint16_t us)
{
 80080c0:	b480      	push	{r7}
 80080c2:	b089      	sub	sp, #36	; 0x24
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	4603      	mov	r3, r0
 80080c8:	80fb      	strh	r3, [r7, #6]
    uint32_t ticks = 0;
 80080ca:	2300      	movs	r3, #0
 80080cc:	617b      	str	r3, [r7, #20]
    uint32_t told = 0;
 80080ce:	2300      	movs	r3, #0
 80080d0:	61fb      	str	r3, [r7, #28]
    uint32_t tnow = 0;
 80080d2:	2300      	movs	r3, #0
 80080d4:	613b      	str	r3, [r7, #16]
    uint32_t tcnt = 0;
 80080d6:	2300      	movs	r3, #0
 80080d8:	61bb      	str	r3, [r7, #24]
    uint32_t reload = 0;
 80080da:	2300      	movs	r3, #0
 80080dc:	60fb      	str	r3, [r7, #12]
    reload = SysTick->LOAD;
 80080de:	4b19      	ldr	r3, [pc, #100]	; (8008144 <BMI088_Delay_us+0x84>)
 80080e0:	685b      	ldr	r3, [r3, #4]
 80080e2:	60fb      	str	r3, [r7, #12]
    ticks = us * 168;
 80080e4:	88fb      	ldrh	r3, [r7, #6]
 80080e6:	22a8      	movs	r2, #168	; 0xa8
 80080e8:	fb02 f303 	mul.w	r3, r2, r3
 80080ec:	617b      	str	r3, [r7, #20]
    told = SysTick->VAL;
 80080ee:	4b15      	ldr	r3, [pc, #84]	; (8008144 <BMI088_Delay_us+0x84>)
 80080f0:	689b      	ldr	r3, [r3, #8]
 80080f2:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 80080f4:	4b13      	ldr	r3, [pc, #76]	; (8008144 <BMI088_Delay_us+0x84>)
 80080f6:	689b      	ldr	r3, [r3, #8]
 80080f8:	613b      	str	r3, [r7, #16]
        if (tnow != told)
 80080fa:	693a      	ldr	r2, [r7, #16]
 80080fc:	69fb      	ldr	r3, [r7, #28]
 80080fe:	429a      	cmp	r2, r3
 8008100:	d0f8      	beq.n	80080f4 <BMI088_Delay_us+0x34>
        {
            if (tnow < told)
 8008102:	693a      	ldr	r2, [r7, #16]
 8008104:	69fb      	ldr	r3, [r7, #28]
 8008106:	429a      	cmp	r2, r3
 8008108:	d206      	bcs.n	8008118 <BMI088_Delay_us+0x58>
            {
                tcnt += told - tnow;
 800810a:	69fa      	ldr	r2, [r7, #28]
 800810c:	693b      	ldr	r3, [r7, #16]
 800810e:	1ad3      	subs	r3, r2, r3
 8008110:	69ba      	ldr	r2, [r7, #24]
 8008112:	4413      	add	r3, r2
 8008114:	61bb      	str	r3, [r7, #24]
 8008116:	e007      	b.n	8008128 <BMI088_Delay_us+0x68>
            }
            else
            {
                tcnt += reload - tnow + told;
 8008118:	68fa      	ldr	r2, [r7, #12]
 800811a:	693b      	ldr	r3, [r7, #16]
 800811c:	1ad2      	subs	r2, r2, r3
 800811e:	69fb      	ldr	r3, [r7, #28]
 8008120:	4413      	add	r3, r2
 8008122:	69ba      	ldr	r2, [r7, #24]
 8008124:	4413      	add	r3, r2
 8008126:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 8008128:	693b      	ldr	r3, [r7, #16]
 800812a:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks)
 800812c:	69ba      	ldr	r2, [r7, #24]
 800812e:	697b      	ldr	r3, [r7, #20]
 8008130:	429a      	cmp	r2, r3
 8008132:	d200      	bcs.n	8008136 <BMI088_Delay_us+0x76>
        tnow = SysTick->VAL;
 8008134:	e7de      	b.n	80080f4 <BMI088_Delay_us+0x34>
            {
                break;
 8008136:	bf00      	nop
            }
        }
    }


}
 8008138:	bf00      	nop
 800813a:	3724      	adds	r7, #36	; 0x24
 800813c:	46bd      	mov	sp, r7
 800813e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008142:	4770      	bx	lr
 8008144:	e000e010 	.word	0xe000e010

08008148 <BMI088_ACCEL_NS_L>:

void BMI088_ACCEL_NS_L(void)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_ACCEL_GPIO_Port, CS1_ACCEL_Pin, GPIO_PIN_RESET);
 800814c:	2200      	movs	r2, #0
 800814e:	2110      	movs	r1, #16
 8008150:	4802      	ldr	r0, [pc, #8]	; (800815c <BMI088_ACCEL_NS_L+0x14>)
 8008152:	f004 fb25 	bl	800c7a0 <HAL_GPIO_WritePin>
}
 8008156:	bf00      	nop
 8008158:	bd80      	pop	{r7, pc}
 800815a:	bf00      	nop
 800815c:	40020000 	.word	0x40020000

08008160 <BMI088_ACCEL_NS_H>:
void BMI088_ACCEL_NS_H(void)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_ACCEL_GPIO_Port, CS1_ACCEL_Pin, GPIO_PIN_SET);
 8008164:	2201      	movs	r2, #1
 8008166:	2110      	movs	r1, #16
 8008168:	4802      	ldr	r0, [pc, #8]	; (8008174 <BMI088_ACCEL_NS_H+0x14>)
 800816a:	f004 fb19 	bl	800c7a0 <HAL_GPIO_WritePin>
}
 800816e:	bf00      	nop
 8008170:	bd80      	pop	{r7, pc}
 8008172:	bf00      	nop
 8008174:	40020000 	.word	0x40020000

08008178 <BMI088_GYRO_NS_L>:

void BMI088_GYRO_NS_L(void)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_GYRO_GPIO_Port, CS1_GYRO_Pin, GPIO_PIN_RESET);
 800817c:	2200      	movs	r2, #0
 800817e:	2101      	movs	r1, #1
 8008180:	4802      	ldr	r0, [pc, #8]	; (800818c <BMI088_GYRO_NS_L+0x14>)
 8008182:	f004 fb0d 	bl	800c7a0 <HAL_GPIO_WritePin>
}
 8008186:	bf00      	nop
 8008188:	bd80      	pop	{r7, pc}
 800818a:	bf00      	nop
 800818c:	40020400 	.word	0x40020400

08008190 <BMI088_GYRO_NS_H>:
void BMI088_GYRO_NS_H(void)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_GYRO_GPIO_Port, CS1_GYRO_Pin, GPIO_PIN_SET);
 8008194:	2201      	movs	r2, #1
 8008196:	2101      	movs	r1, #1
 8008198:	4802      	ldr	r0, [pc, #8]	; (80081a4 <BMI088_GYRO_NS_H+0x14>)
 800819a:	f004 fb01 	bl	800c7a0 <HAL_GPIO_WritePin>
}
 800819e:	bf00      	nop
 80081a0:	bd80      	pop	{r7, pc}
 80081a2:	bf00      	nop
 80081a4:	40020400 	.word	0x40020400

080081a8 <BMI088_Read_Write_Byte>:

uint8_t BMI088_Read_Write_Byte(uint8_t txdata)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b086      	sub	sp, #24
 80081ac:	af02      	add	r7, sp, #8
 80081ae:	4603      	mov	r3, r0
 80081b0:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&hspi1, &txdata, &rx_data, 1, 1000);
 80081b2:	f107 020f 	add.w	r2, r7, #15
 80081b6:	1df9      	adds	r1, r7, #7
 80081b8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80081bc:	9300      	str	r3, [sp, #0]
 80081be:	2301      	movs	r3, #1
 80081c0:	4803      	ldr	r0, [pc, #12]	; (80081d0 <BMI088_Read_Write_Byte+0x28>)
 80081c2:	f005 ffb0 	bl	800e126 <HAL_SPI_TransmitReceive>
    return rx_data;
 80081c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80081c8:	4618      	mov	r0, r3
 80081ca:	3710      	adds	r7, #16
 80081cc:	46bd      	mov	sp, r7
 80081ce:	bd80      	pop	{r7, pc}
 80081d0:	2000d8c8 	.word	0x2000d8c8

080081d4 <bmi088_get_data>:
//float ins_angle[3];

static void bmi088_cali_slove(float gyro[3], float accel[3], bmi088_real_data_t *bmi088);

void bmi088_get_data(AhrsSensor_t *sensor)
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b082      	sub	sp, #8
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
	/* read bmi088 rawa data */
    BMI088_Read(bmi088_real_data.gyro, bmi088_real_data.accel, &imu.temp);
 80081dc:	4a1a      	ldr	r2, [pc, #104]	; (8008248 <bmi088_get_data+0x74>)
 80081de:	491b      	ldr	r1, [pc, #108]	; (800824c <bmi088_get_data+0x78>)
 80081e0:	481b      	ldr	r0, [pc, #108]	; (8008250 <bmi088_get_data+0x7c>)
 80081e2:	f7ff fdb9 	bl	8007d58 <BMI088_Read>
    /* data fusion with the offset */
    bmi088_cali_slove(gyro, accel, &bmi088_real_data);
 80081e6:	4a1b      	ldr	r2, [pc, #108]	; (8008254 <bmi088_get_data+0x80>)
 80081e8:	491b      	ldr	r1, [pc, #108]	; (8008258 <bmi088_get_data+0x84>)
 80081ea:	481c      	ldr	r0, [pc, #112]	; (800825c <bmi088_get_data+0x88>)
 80081ec:	f000 f926 	bl	800843c <bmi088_cali_slove>

    /* Access the mag */
//    ist8310_read_mag(mag);

    sensor->ax = accel[0];
 80081f0:	4b19      	ldr	r3, [pc, #100]	; (8008258 <bmi088_get_data+0x84>)
 80081f2:	681a      	ldr	r2, [r3, #0]
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	601a      	str	r2, [r3, #0]
    sensor->ay = accel[1];
 80081f8:	4b17      	ldr	r3, [pc, #92]	; (8008258 <bmi088_get_data+0x84>)
 80081fa:	685a      	ldr	r2, [r3, #4]
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	605a      	str	r2, [r3, #4]
    sensor->az = accel[2];
 8008200:	4b15      	ldr	r3, [pc, #84]	; (8008258 <bmi088_get_data+0x84>)
 8008202:	689a      	ldr	r2, [r3, #8]
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	609a      	str	r2, [r3, #8]

    sensor->wx = gyro[0];
 8008208:	4b14      	ldr	r3, [pc, #80]	; (800825c <bmi088_get_data+0x88>)
 800820a:	681a      	ldr	r2, [r3, #0]
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	60da      	str	r2, [r3, #12]
    sensor->wy = gyro[1];
 8008210:	4b12      	ldr	r3, [pc, #72]	; (800825c <bmi088_get_data+0x88>)
 8008212:	685a      	ldr	r2, [r3, #4]
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	611a      	str	r2, [r3, #16]
    sensor->wz = -gyro[2];
 8008218:	4b10      	ldr	r3, [pc, #64]	; (800825c <bmi088_get_data+0x88>)
 800821a:	edd3 7a02 	vldr	s15, [r3, #8]
 800821e:	eef1 7a67 	vneg.f32	s15, s15
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	edc3 7a05 	vstr	s15, [r3, #20]

//    sensor->mx = mag[0];
//    sensor->my = mag[1];
//    sensor->mz = mag[2];

    sensor->mx = 0;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f04f 0200 	mov.w	r2, #0
 800822e:	619a      	str	r2, [r3, #24]
    sensor->my = 0;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	f04f 0200 	mov.w	r2, #0
 8008236:	61da      	str	r2, [r3, #28]
    sensor->mz = 0;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	f04f 0200 	mov.w	r2, #0
 800823e:	621a      	str	r2, [r3, #32]
}
 8008240:	bf00      	nop
 8008242:	3708      	adds	r7, #8
 8008244:	46bd      	mov	sp, r7
 8008246:	bd80      	pop	{r7, pc}
 8008248:	200045f4 	.word	0x200045f4
 800824c:	2000d7dc 	.word	0x2000d7dc
 8008250:	2000d7ec 	.word	0x2000d7ec
 8008254:	2000d7d8 	.word	0x2000d7d8
 8008258:	2000d79c 	.word	0x2000d79c
 800825c:	2000d7b4 	.word	0x2000d7b4

08008260 <bmi088_device_init>:
  * @brief  bmi088 init
  * @param
  * @retval error code
  */
uint8_t bmi088_device_init(void)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	af00      	add	r7, sp, #0
    BMI088_init();
 8008264:	f7ff f9ae 	bl	80075c4 <BMI088_init>
    BMI088_Read(bmi088_real_data.gyro, bmi088_real_data.accel, &temperature);
 8008268:	4a06      	ldr	r2, [pc, #24]	; (8008284 <bmi088_device_init+0x24>)
 800826a:	4907      	ldr	r1, [pc, #28]	; (8008288 <bmi088_device_init+0x28>)
 800826c:	4807      	ldr	r0, [pc, #28]	; (800828c <bmi088_device_init+0x2c>)
 800826e:	f7ff fd73 	bl	8007d58 <BMI088_Read>
    bmi088_cali_slove(gyro, accel, &bmi088_real_data);
 8008272:	4a07      	ldr	r2, [pc, #28]	; (8008290 <bmi088_device_init+0x30>)
 8008274:	4907      	ldr	r1, [pc, #28]	; (8008294 <bmi088_device_init+0x34>)
 8008276:	4808      	ldr	r0, [pc, #32]	; (8008298 <bmi088_device_init+0x38>)
 8008278:	f000 f8e0 	bl	800843c <bmi088_cali_slove>

//    AHRS_init(ins_quat, accel, mag);
//    get_angle(ins_quat, ins_angle, ins_angle + 1, ins_angle + 2);//for ist

    return 0;
 800827c:	2300      	movs	r3, #0
}
 800827e:	4618      	mov	r0, r3
 8008280:	bd80      	pop	{r7, pc}
 8008282:	bf00      	nop
 8008284:	200004d0 	.word	0x200004d0
 8008288:	2000d7dc 	.word	0x2000d7dc
 800828c:	2000d7ec 	.word	0x2000d7ec
 8008290:	2000d7d8 	.word	0x2000d7d8
 8008294:	2000d79c 	.word	0x2000d79c
 8008298:	2000d7b4 	.word	0x2000d7b4

0800829c <bmi088_set_offset>:
  * @brief  bmi088 get gyrp offset
  * @param
  * @retval error code
  */
uint8_t bmi088_set_offset(void)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b088      	sub	sp, #32
 80082a0:	af00      	add	r7, sp, #0

    float gyro[3], accel[3];
    int cali_times = 100;
 80082a2:	2364      	movs	r3, #100	; 0x64
 80082a4:	61bb      	str	r3, [r7, #24]

    for (int i = 0; i < cali_times; i++)
 80082a6:	2300      	movs	r3, #0
 80082a8:	61fb      	str	r3, [r7, #28]
 80082aa:	e048      	b.n	800833e <bmi088_set_offset+0xa2>
    {
        BMI088_Read(gyro, accel, &temperature);
 80082ac:	4639      	mov	r1, r7
 80082ae:	f107 030c 	add.w	r3, r7, #12
 80082b2:	4a56      	ldr	r2, [pc, #344]	; (800840c <bmi088_set_offset+0x170>)
 80082b4:	4618      	mov	r0, r3
 80082b6:	f7ff fd4f 	bl	8007d58 <BMI088_Read>
        gyro_offset[0] += gyro[0];
 80082ba:	4b55      	ldr	r3, [pc, #340]	; (8008410 <bmi088_set_offset+0x174>)
 80082bc:	ed93 7a00 	vldr	s14, [r3]
 80082c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80082c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80082c8:	4b51      	ldr	r3, [pc, #324]	; (8008410 <bmi088_set_offset+0x174>)
 80082ca:	edc3 7a00 	vstr	s15, [r3]
        gyro_offset[1] += gyro[1];
 80082ce:	4b50      	ldr	r3, [pc, #320]	; (8008410 <bmi088_set_offset+0x174>)
 80082d0:	ed93 7a01 	vldr	s14, [r3, #4]
 80082d4:	edd7 7a04 	vldr	s15, [r7, #16]
 80082d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80082dc:	4b4c      	ldr	r3, [pc, #304]	; (8008410 <bmi088_set_offset+0x174>)
 80082de:	edc3 7a01 	vstr	s15, [r3, #4]
        gyro_offset[2] += gyro[2];
 80082e2:	4b4b      	ldr	r3, [pc, #300]	; (8008410 <bmi088_set_offset+0x174>)
 80082e4:	ed93 7a02 	vldr	s14, [r3, #8]
 80082e8:	edd7 7a05 	vldr	s15, [r7, #20]
 80082ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80082f0:	4b47      	ldr	r3, [pc, #284]	; (8008410 <bmi088_set_offset+0x174>)
 80082f2:	edc3 7a02 	vstr	s15, [r3, #8]

        accel_offset[0] += accel[0];
 80082f6:	4b47      	ldr	r3, [pc, #284]	; (8008414 <bmi088_set_offset+0x178>)
 80082f8:	ed93 7a00 	vldr	s14, [r3]
 80082fc:	edd7 7a00 	vldr	s15, [r7]
 8008300:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008304:	4b43      	ldr	r3, [pc, #268]	; (8008414 <bmi088_set_offset+0x178>)
 8008306:	edc3 7a00 	vstr	s15, [r3]
        accel_offset[1] += accel[1];
 800830a:	4b42      	ldr	r3, [pc, #264]	; (8008414 <bmi088_set_offset+0x178>)
 800830c:	ed93 7a01 	vldr	s14, [r3, #4]
 8008310:	edd7 7a01 	vldr	s15, [r7, #4]
 8008314:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008318:	4b3e      	ldr	r3, [pc, #248]	; (8008414 <bmi088_set_offset+0x178>)
 800831a:	edc3 7a01 	vstr	s15, [r3, #4]
        accel_offset[2] += accel[2];
 800831e:	4b3d      	ldr	r3, [pc, #244]	; (8008414 <bmi088_set_offset+0x178>)
 8008320:	ed93 7a02 	vldr	s14, [r3, #8]
 8008324:	edd7 7a02 	vldr	s15, [r7, #8]
 8008328:	ee77 7a27 	vadd.f32	s15, s14, s15
 800832c:	4b39      	ldr	r3, [pc, #228]	; (8008414 <bmi088_set_offset+0x178>)
 800832e:	edc3 7a02 	vstr	s15, [r3, #8]

        /* delay a given period */
        osDelay(3);//3
 8008332:	2003      	movs	r0, #3
 8008334:	f008 fac1 	bl	80108ba <osDelay>
    for (int i = 0; i < cali_times; i++)
 8008338:	69fb      	ldr	r3, [r7, #28]
 800833a:	3301      	adds	r3, #1
 800833c:	61fb      	str	r3, [r7, #28]
 800833e:	69fa      	ldr	r2, [r7, #28]
 8008340:	69bb      	ldr	r3, [r7, #24]
 8008342:	429a      	cmp	r2, r3
 8008344:	dbb2      	blt.n	80082ac <bmi088_set_offset+0x10>
    }

    gyro_offset[0] = gyro_offset[0] / cali_times;
 8008346:	4b32      	ldr	r3, [pc, #200]	; (8008410 <bmi088_set_offset+0x174>)
 8008348:	edd3 6a00 	vldr	s13, [r3]
 800834c:	69bb      	ldr	r3, [r7, #24]
 800834e:	ee07 3a90 	vmov	s15, r3
 8008352:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008356:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800835a:	4b2d      	ldr	r3, [pc, #180]	; (8008410 <bmi088_set_offset+0x174>)
 800835c:	edc3 7a00 	vstr	s15, [r3]
    gyro_offset[1] = gyro_offset[1] / cali_times;
 8008360:	4b2b      	ldr	r3, [pc, #172]	; (8008410 <bmi088_set_offset+0x174>)
 8008362:	edd3 6a01 	vldr	s13, [r3, #4]
 8008366:	69bb      	ldr	r3, [r7, #24]
 8008368:	ee07 3a90 	vmov	s15, r3
 800836c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008370:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008374:	4b26      	ldr	r3, [pc, #152]	; (8008410 <bmi088_set_offset+0x174>)
 8008376:	edc3 7a01 	vstr	s15, [r3, #4]
    gyro_offset[2] = gyro_offset[2] / cali_times;
 800837a:	4b25      	ldr	r3, [pc, #148]	; (8008410 <bmi088_set_offset+0x174>)
 800837c:	edd3 6a02 	vldr	s13, [r3, #8]
 8008380:	69bb      	ldr	r3, [r7, #24]
 8008382:	ee07 3a90 	vmov	s15, r3
 8008386:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800838a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800838e:	4b20      	ldr	r3, [pc, #128]	; (8008410 <bmi088_set_offset+0x174>)
 8008390:	edc3 7a02 	vstr	s15, [r3, #8]

//    accel_offset[0] = accel_offset[0] / 300;
//	accel_offset[1] = accel_offset[1] / 300;
//	accel_offset[2] = accel_offset[2] / 300;

    accel_offset[0] += accel_offset[0] / cali_times;
 8008394:	4b1f      	ldr	r3, [pc, #124]	; (8008414 <bmi088_set_offset+0x178>)
 8008396:	ed93 7a00 	vldr	s14, [r3]
 800839a:	4b1e      	ldr	r3, [pc, #120]	; (8008414 <bmi088_set_offset+0x178>)
 800839c:	ed93 6a00 	vldr	s12, [r3]
 80083a0:	69bb      	ldr	r3, [r7, #24]
 80083a2:	ee07 3a90 	vmov	s15, r3
 80083a6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80083aa:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80083ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80083b2:	4b18      	ldr	r3, [pc, #96]	; (8008414 <bmi088_set_offset+0x178>)
 80083b4:	edc3 7a00 	vstr	s15, [r3]
	accel_offset[1] += accel_offset[1] / cali_times;
 80083b8:	4b16      	ldr	r3, [pc, #88]	; (8008414 <bmi088_set_offset+0x178>)
 80083ba:	ed93 7a01 	vldr	s14, [r3, #4]
 80083be:	4b15      	ldr	r3, [pc, #84]	; (8008414 <bmi088_set_offset+0x178>)
 80083c0:	ed93 6a01 	vldr	s12, [r3, #4]
 80083c4:	69bb      	ldr	r3, [r7, #24]
 80083c6:	ee07 3a90 	vmov	s15, r3
 80083ca:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80083ce:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80083d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80083d6:	4b0f      	ldr	r3, [pc, #60]	; (8008414 <bmi088_set_offset+0x178>)
 80083d8:	edc3 7a01 	vstr	s15, [r3, #4]
	accel_offset[2] += accel_offset[2] / cali_times;
 80083dc:	4b0d      	ldr	r3, [pc, #52]	; (8008414 <bmi088_set_offset+0x178>)
 80083de:	ed93 7a02 	vldr	s14, [r3, #8]
 80083e2:	4b0c      	ldr	r3, [pc, #48]	; (8008414 <bmi088_set_offset+0x178>)
 80083e4:	ed93 6a02 	vldr	s12, [r3, #8]
 80083e8:	69bb      	ldr	r3, [r7, #24]
 80083ea:	ee07 3a90 	vmov	s15, r3
 80083ee:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80083f2:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80083f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80083fa:	4b06      	ldr	r3, [pc, #24]	; (8008414 <bmi088_set_offset+0x178>)
 80083fc:	edc3 7a02 	vstr	s15, [r3, #8]

    return 0;
 8008400:	2300      	movs	r3, #0
}
 8008402:	4618      	mov	r0, r3
 8008404:	3720      	adds	r7, #32
 8008406:	46bd      	mov	sp, r7
 8008408:	bd80      	pop	{r7, pc}
 800840a:	bf00      	nop
 800840c:	200004d0 	.word	0x200004d0
 8008410:	2000d7c0 	.word	0x2000d7c0
 8008414:	2000d790 	.word	0x2000d790

08008418 <bmi088_get_offset>:

uint8_t bmi088_get_offset(void)
{
 8008418:	b580      	push	{r7, lr}
 800841a:	b082      	sub	sp, #8
 800841c:	af00      	add	r7, sp, #0
    size_t read_len = 0;
 800841e:	2300      	movs	r3, #0
 8008420:	607b      	str	r3, [r7, #4]
    if (read_len == sizeof(gyro_offset))
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	2b0c      	cmp	r3, #12
 8008426:	d101      	bne.n	800842c <bmi088_get_offset+0x14>
    {
        /* read ok */
        return 0;
 8008428:	2300      	movs	r3, #0
 800842a:	e002      	b.n	8008432 <bmi088_get_offset+0x1a>
    }
    else
    {
        bmi088_set_offset();
 800842c:	f7ff ff36 	bl	800829c <bmi088_set_offset>
    }

    return 0;
 8008430:	2300      	movs	r3, #0
}
 8008432:	4618      	mov	r0, r3
 8008434:	3708      	adds	r7, #8
 8008436:	46bd      	mov	sp, r7
 8008438:	bd80      	pop	{r7, pc}
	...

0800843c <bmi088_cali_slove>:

static void bmi088_cali_slove(float gyro[3], float accel[3], bmi088_real_data_t *bmi088)
{
 800843c:	b480      	push	{r7}
 800843e:	b087      	sub	sp, #28
 8008440:	af00      	add	r7, sp, #0
 8008442:	60f8      	str	r0, [r7, #12]
 8008444:	60b9      	str	r1, [r7, #8]
 8008446:	607a      	str	r2, [r7, #4]
    for (uint8_t i = 0; i < 3; i++)
 8008448:	2300      	movs	r3, #0
 800844a:	75fb      	strb	r3, [r7, #23]
 800844c:	e07e      	b.n	800854c <bmi088_cali_slove+0x110>
    {
        gyro[i] = bmi088->gyro[0] * gyro_scale_factor[i][0] + bmi088->gyro[1] * gyro_scale_factor[i][1] + bmi088->gyro[2] * gyro_scale_factor[i][2] - gyro_offset[i];
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	ed93 7a05 	vldr	s14, [r3, #20]
 8008454:	7dfa      	ldrb	r2, [r7, #23]
 8008456:	4943      	ldr	r1, [pc, #268]	; (8008564 <bmi088_cali_slove+0x128>)
 8008458:	4613      	mov	r3, r2
 800845a:	005b      	lsls	r3, r3, #1
 800845c:	4413      	add	r3, r2
 800845e:	009b      	lsls	r3, r3, #2
 8008460:	440b      	add	r3, r1
 8008462:	edd3 7a00 	vldr	s15, [r3]
 8008466:	ee27 7a27 	vmul.f32	s14, s14, s15
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	edd3 6a06 	vldr	s13, [r3, #24]
 8008470:	7dfa      	ldrb	r2, [r7, #23]
 8008472:	493c      	ldr	r1, [pc, #240]	; (8008564 <bmi088_cali_slove+0x128>)
 8008474:	4613      	mov	r3, r2
 8008476:	005b      	lsls	r3, r3, #1
 8008478:	4413      	add	r3, r2
 800847a:	009b      	lsls	r3, r3, #2
 800847c:	440b      	add	r3, r1
 800847e:	3304      	adds	r3, #4
 8008480:	edd3 7a00 	vldr	s15, [r3]
 8008484:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008488:	ee37 7a27 	vadd.f32	s14, s14, s15
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	edd3 6a07 	vldr	s13, [r3, #28]
 8008492:	7dfa      	ldrb	r2, [r7, #23]
 8008494:	4933      	ldr	r1, [pc, #204]	; (8008564 <bmi088_cali_slove+0x128>)
 8008496:	4613      	mov	r3, r2
 8008498:	005b      	lsls	r3, r3, #1
 800849a:	4413      	add	r3, r2
 800849c:	009b      	lsls	r3, r3, #2
 800849e:	440b      	add	r3, r1
 80084a0:	3308      	adds	r3, #8
 80084a2:	edd3 7a00 	vldr	s15, [r3]
 80084a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80084aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80084ae:	7dfb      	ldrb	r3, [r7, #23]
 80084b0:	4a2d      	ldr	r2, [pc, #180]	; (8008568 <bmi088_cali_slove+0x12c>)
 80084b2:	009b      	lsls	r3, r3, #2
 80084b4:	4413      	add	r3, r2
 80084b6:	edd3 7a00 	vldr	s15, [r3]
 80084ba:	7dfb      	ldrb	r3, [r7, #23]
 80084bc:	009b      	lsls	r3, r3, #2
 80084be:	68fa      	ldr	r2, [r7, #12]
 80084c0:	4413      	add	r3, r2
 80084c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80084c6:	edc3 7a00 	vstr	s15, [r3]
        accel[i] = bmi088->accel[0] * accel_scale_factor[i][0] + bmi088->accel[1] * accel_scale_factor[i][1] + bmi088->accel[2] * accel_scale_factor[i][2] - accel_offset[i];
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	ed93 7a01 	vldr	s14, [r3, #4]
 80084d0:	7dfa      	ldrb	r2, [r7, #23]
 80084d2:	4926      	ldr	r1, [pc, #152]	; (800856c <bmi088_cali_slove+0x130>)
 80084d4:	4613      	mov	r3, r2
 80084d6:	005b      	lsls	r3, r3, #1
 80084d8:	4413      	add	r3, r2
 80084da:	009b      	lsls	r3, r3, #2
 80084dc:	440b      	add	r3, r1
 80084de:	edd3 7a00 	vldr	s15, [r3]
 80084e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	edd3 6a02 	vldr	s13, [r3, #8]
 80084ec:	7dfa      	ldrb	r2, [r7, #23]
 80084ee:	491f      	ldr	r1, [pc, #124]	; (800856c <bmi088_cali_slove+0x130>)
 80084f0:	4613      	mov	r3, r2
 80084f2:	005b      	lsls	r3, r3, #1
 80084f4:	4413      	add	r3, r2
 80084f6:	009b      	lsls	r3, r3, #2
 80084f8:	440b      	add	r3, r1
 80084fa:	3304      	adds	r3, #4
 80084fc:	edd3 7a00 	vldr	s15, [r3]
 8008500:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008504:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	edd3 6a03 	vldr	s13, [r3, #12]
 800850e:	7dfa      	ldrb	r2, [r7, #23]
 8008510:	4916      	ldr	r1, [pc, #88]	; (800856c <bmi088_cali_slove+0x130>)
 8008512:	4613      	mov	r3, r2
 8008514:	005b      	lsls	r3, r3, #1
 8008516:	4413      	add	r3, r2
 8008518:	009b      	lsls	r3, r3, #2
 800851a:	440b      	add	r3, r1
 800851c:	3308      	adds	r3, #8
 800851e:	edd3 7a00 	vldr	s15, [r3]
 8008522:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008526:	ee37 7a27 	vadd.f32	s14, s14, s15
 800852a:	7dfb      	ldrb	r3, [r7, #23]
 800852c:	4a10      	ldr	r2, [pc, #64]	; (8008570 <bmi088_cali_slove+0x134>)
 800852e:	009b      	lsls	r3, r3, #2
 8008530:	4413      	add	r3, r2
 8008532:	edd3 7a00 	vldr	s15, [r3]
 8008536:	7dfb      	ldrb	r3, [r7, #23]
 8008538:	009b      	lsls	r3, r3, #2
 800853a:	68ba      	ldr	r2, [r7, #8]
 800853c:	4413      	add	r3, r2
 800853e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008542:	edc3 7a00 	vstr	s15, [r3]
    for (uint8_t i = 0; i < 3; i++)
 8008546:	7dfb      	ldrb	r3, [r7, #23]
 8008548:	3301      	adds	r3, #1
 800854a:	75fb      	strb	r3, [r7, #23]
 800854c:	7dfb      	ldrb	r3, [r7, #23]
 800854e:	2b02      	cmp	r3, #2
 8008550:	f67f af7d 	bls.w	800844e <bmi088_cali_slove+0x12>
    }
}
 8008554:	bf00      	nop
 8008556:	bf00      	nop
 8008558:	371c      	adds	r7, #28
 800855a:	46bd      	mov	sp, r7
 800855c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008560:	4770      	bx	lr
 8008562:	bf00      	nop
 8008564:	2000003c 	.word	0x2000003c
 8008568:	2000d7c0 	.word	0x2000d7c0
 800856c:	20000060 	.word	0x20000060
 8008570:	2000d790 	.word	0x2000d790

08008574 <ist8310_init>:
  * @param[in]      none
  * @retval         error value
  */

uint8_t ist8310_init(void)
{
 8008574:	b580      	push	{r7, lr}
 8008576:	b082      	sub	sp, #8
 8008578:	af00      	add	r7, sp, #0
    static const uint8_t wait_time = 150;
    static const uint8_t sleepTime = 50;
    uint8_t res = 0;
 800857a:	2300      	movs	r3, #0
 800857c:	71bb      	strb	r3, [r7, #6]
    uint8_t writeNum = 0;
 800857e:	2300      	movs	r3, #0
 8008580:	71fb      	strb	r3, [r7, #7]

    ist8310_GPIO_init();
 8008582:	f000 f86f 	bl	8008664 <ist8310_GPIO_init>
    ist8310_com_init();
 8008586:	f000 f874 	bl	8008672 <ist8310_com_init>

    ist8310_RST_L();
 800858a:	f000 f911 	bl	80087b0 <ist8310_RST_L>
    ist8310_delay_ms(sleepTime);
 800858e:	4b32      	ldr	r3, [pc, #200]	; (8008658 <ist8310_init+0xe4>)
 8008590:	781b      	ldrb	r3, [r3, #0]
 8008592:	b29b      	uxth	r3, r3
 8008594:	4618      	mov	r0, r3
 8008596:	f000 f8ab 	bl	80086f0 <ist8310_delay_ms>
    ist8310_RST_H();
 800859a:	f000 f8fd 	bl	8008798 <ist8310_RST_H>
    ist8310_delay_ms(sleepTime);
 800859e:	4b2e      	ldr	r3, [pc, #184]	; (8008658 <ist8310_init+0xe4>)
 80085a0:	781b      	ldrb	r3, [r3, #0]
 80085a2:	b29b      	uxth	r3, r3
 80085a4:	4618      	mov	r0, r3
 80085a6:	f000 f8a3 	bl	80086f0 <ist8310_delay_ms>

    res = ist8310_IIC_read_single_reg(IST8310_WHO_AM_I);
 80085aa:	2000      	movs	r0, #0
 80085ac:	f000 f868 	bl	8008680 <ist8310_IIC_read_single_reg>
 80085b0:	4603      	mov	r3, r0
 80085b2:	71bb      	strb	r3, [r7, #6]
    if (res != IST8310_WHO_AM_I_VALUE)
 80085b4:	79bb      	ldrb	r3, [r7, #6]
 80085b6:	2b10      	cmp	r3, #16
 80085b8:	d001      	beq.n	80085be <ist8310_init+0x4a>
    {
        return IST8310_NO_SENSOR;
 80085ba:	2340      	movs	r3, #64	; 0x40
 80085bc:	e047      	b.n	800864e <ist8310_init+0xda>
    }

    //set mpu6500 sonsor config and check
    for (writeNum = 0; writeNum < IST8310_WRITE_REG_NUM; writeNum++)
 80085be:	2300      	movs	r3, #0
 80085c0:	71fb      	strb	r3, [r7, #7]
 80085c2:	e040      	b.n	8008646 <ist8310_init+0xd2>
    {
        ist8310_IIC_write_single_reg(ist8310_write_reg_data_error[writeNum][0], ist8310_write_reg_data_error[writeNum][1]);
 80085c4:	79fa      	ldrb	r2, [r7, #7]
 80085c6:	4925      	ldr	r1, [pc, #148]	; (800865c <ist8310_init+0xe8>)
 80085c8:	4613      	mov	r3, r2
 80085ca:	005b      	lsls	r3, r3, #1
 80085cc:	4413      	add	r3, r2
 80085ce:	440b      	add	r3, r1
 80085d0:	7818      	ldrb	r0, [r3, #0]
 80085d2:	79fa      	ldrb	r2, [r7, #7]
 80085d4:	4921      	ldr	r1, [pc, #132]	; (800865c <ist8310_init+0xe8>)
 80085d6:	4613      	mov	r3, r2
 80085d8:	005b      	lsls	r3, r3, #1
 80085da:	4413      	add	r3, r2
 80085dc:	440b      	add	r3, r1
 80085de:	3301      	adds	r3, #1
 80085e0:	781b      	ldrb	r3, [r3, #0]
 80085e2:	4619      	mov	r1, r3
 80085e4:	f000 f868 	bl	80086b8 <ist8310_IIC_write_single_reg>
        ist8310_delay_us(wait_time);
 80085e8:	4b1d      	ldr	r3, [pc, #116]	; (8008660 <ist8310_init+0xec>)
 80085ea:	781b      	ldrb	r3, [r3, #0]
 80085ec:	b29b      	uxth	r3, r3
 80085ee:	4618      	mov	r0, r3
 80085f0:	f000 f88c 	bl	800870c <ist8310_delay_us>
        res = ist8310_IIC_read_single_reg(ist8310_write_reg_data_error[writeNum][0]);
 80085f4:	79fa      	ldrb	r2, [r7, #7]
 80085f6:	4919      	ldr	r1, [pc, #100]	; (800865c <ist8310_init+0xe8>)
 80085f8:	4613      	mov	r3, r2
 80085fa:	005b      	lsls	r3, r3, #1
 80085fc:	4413      	add	r3, r2
 80085fe:	440b      	add	r3, r1
 8008600:	781b      	ldrb	r3, [r3, #0]
 8008602:	4618      	mov	r0, r3
 8008604:	f000 f83c 	bl	8008680 <ist8310_IIC_read_single_reg>
 8008608:	4603      	mov	r3, r0
 800860a:	71bb      	strb	r3, [r7, #6]
        ist8310_delay_us(wait_time);
 800860c:	4b14      	ldr	r3, [pc, #80]	; (8008660 <ist8310_init+0xec>)
 800860e:	781b      	ldrb	r3, [r3, #0]
 8008610:	b29b      	uxth	r3, r3
 8008612:	4618      	mov	r0, r3
 8008614:	f000 f87a 	bl	800870c <ist8310_delay_us>
        if (res != ist8310_write_reg_data_error[writeNum][1])
 8008618:	79fa      	ldrb	r2, [r7, #7]
 800861a:	4910      	ldr	r1, [pc, #64]	; (800865c <ist8310_init+0xe8>)
 800861c:	4613      	mov	r3, r2
 800861e:	005b      	lsls	r3, r3, #1
 8008620:	4413      	add	r3, r2
 8008622:	440b      	add	r3, r1
 8008624:	3301      	adds	r3, #1
 8008626:	781b      	ldrb	r3, [r3, #0]
 8008628:	79ba      	ldrb	r2, [r7, #6]
 800862a:	429a      	cmp	r2, r3
 800862c:	d008      	beq.n	8008640 <ist8310_init+0xcc>
        {
            return ist8310_write_reg_data_error[writeNum][2];
 800862e:	79fa      	ldrb	r2, [r7, #7]
 8008630:	490a      	ldr	r1, [pc, #40]	; (800865c <ist8310_init+0xe8>)
 8008632:	4613      	mov	r3, r2
 8008634:	005b      	lsls	r3, r3, #1
 8008636:	4413      	add	r3, r2
 8008638:	440b      	add	r3, r1
 800863a:	3302      	adds	r3, #2
 800863c:	781b      	ldrb	r3, [r3, #0]
 800863e:	e006      	b.n	800864e <ist8310_init+0xda>
    for (writeNum = 0; writeNum < IST8310_WRITE_REG_NUM; writeNum++)
 8008640:	79fb      	ldrb	r3, [r7, #7]
 8008642:	3301      	adds	r3, #1
 8008644:	71fb      	strb	r3, [r7, #7]
 8008646:	79fb      	ldrb	r3, [r7, #7]
 8008648:	2b03      	cmp	r3, #3
 800864a:	d9bb      	bls.n	80085c4 <ist8310_init+0x50>
        }
    }
    return IST8310_NO_ERROR;
 800864c:	2300      	movs	r3, #0
}
 800864e:	4618      	mov	r0, r3
 8008650:	3708      	adds	r7, #8
 8008652:	46bd      	mov	sp, r7
 8008654:	bd80      	pop	{r7, pc}
 8008656:	bf00      	nop
 8008658:	080161e8 	.word	0x080161e8
 800865c:	080161dc 	.word	0x080161dc
 8008660:	080161e9 	.word	0x080161e9

08008664 <ist8310_GPIO_init>:
  * @brief          initialize ist8310 gpio.
  * @param[in]      none
  * @retval         none
  */
void ist8310_GPIO_init(void)
{
 8008664:	b480      	push	{r7}
 8008666:	af00      	add	r7, sp, #0

}
 8008668:	bf00      	nop
 800866a:	46bd      	mov	sp, r7
 800866c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008670:	4770      	bx	lr

08008672 <ist8310_com_init>:
  * @brief          initialize ist8310 communication interface
  * @param[in]      none
  * @retval         none
  */
void ist8310_com_init(void)
{
 8008672:	b480      	push	{r7}
 8008674:	af00      	add	r7, sp, #0
}
 8008676:	bf00      	nop
 8008678:	46bd      	mov	sp, r7
 800867a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867e:	4770      	bx	lr

08008680 <ist8310_IIC_read_single_reg>:
  * @brief          read a byte of ist8310 by i2c
  * @param[in]      register address
  * @retval         value of the register
  */
uint8_t ist8310_IIC_read_single_reg(uint8_t reg)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b088      	sub	sp, #32
 8008684:	af04      	add	r7, sp, #16
 8008686:	4603      	mov	r3, r0
 8008688:	71fb      	strb	r3, [r7, #7]
    uint8_t res = 0;
 800868a:	2300      	movs	r3, #0
 800868c:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Read(&hi2c3, IST8310_IIC_ADDRESS <<1, reg,I2C_MEMADD_SIZE_8BIT,&res,1,10);
 800868e:	79fb      	ldrb	r3, [r7, #7]
 8008690:	b29a      	uxth	r2, r3
 8008692:	230a      	movs	r3, #10
 8008694:	9302      	str	r3, [sp, #8]
 8008696:	2301      	movs	r3, #1
 8008698:	9301      	str	r3, [sp, #4]
 800869a:	f107 030f 	add.w	r3, r7, #15
 800869e:	9300      	str	r3, [sp, #0]
 80086a0:	2301      	movs	r3, #1
 80086a2:	211c      	movs	r1, #28
 80086a4:	4803      	ldr	r0, [pc, #12]	; (80086b4 <ist8310_IIC_read_single_reg+0x34>)
 80086a6:	f004 faeb 	bl	800cc80 <HAL_I2C_Mem_Read>
    return res;
 80086aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	3710      	adds	r7, #16
 80086b0:	46bd      	mov	sp, r7
 80086b2:	bd80      	pop	{r7, pc}
 80086b4:	2000d860 	.word	0x2000d860

080086b8 <ist8310_IIC_write_single_reg>:
  * @param[in]      register address
  * @param[in]      write value
  * @retval         value of the register
  */
void ist8310_IIC_write_single_reg(uint8_t reg, uint8_t data)
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b086      	sub	sp, #24
 80086bc:	af04      	add	r7, sp, #16
 80086be:	4603      	mov	r3, r0
 80086c0:	460a      	mov	r2, r1
 80086c2:	71fb      	strb	r3, [r7, #7]
 80086c4:	4613      	mov	r3, r2
 80086c6:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c3, IST8310_IIC_ADDRESS <<1, reg,I2C_MEMADD_SIZE_8BIT,&data,1,10);
 80086c8:	79fb      	ldrb	r3, [r7, #7]
 80086ca:	b29a      	uxth	r2, r3
 80086cc:	230a      	movs	r3, #10
 80086ce:	9302      	str	r3, [sp, #8]
 80086d0:	2301      	movs	r3, #1
 80086d2:	9301      	str	r3, [sp, #4]
 80086d4:	1dbb      	adds	r3, r7, #6
 80086d6:	9300      	str	r3, [sp, #0]
 80086d8:	2301      	movs	r3, #1
 80086da:	211c      	movs	r1, #28
 80086dc:	4803      	ldr	r0, [pc, #12]	; (80086ec <ist8310_IIC_write_single_reg+0x34>)
 80086de:	f004 f9d5 	bl	800ca8c <HAL_I2C_Mem_Write>
}
 80086e2:	bf00      	nop
 80086e4:	3708      	adds	r7, #8
 80086e6:	46bd      	mov	sp, r7
 80086e8:	bd80      	pop	{r7, pc}
 80086ea:	bf00      	nop
 80086ec:	2000d860 	.word	0x2000d860

080086f0 <ist8310_delay_ms>:
  * @param[in]      ms: ms millisecond
  * @retval         none
  */

void ist8310_delay_ms(uint16_t ms)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b082      	sub	sp, #8
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	4603      	mov	r3, r0
 80086f8:	80fb      	strh	r3, [r7, #6]
    HAL_Delay(ms);
 80086fa:	88fb      	ldrh	r3, [r7, #6]
 80086fc:	4618      	mov	r0, r3
 80086fe:	f002 fb01 	bl	800ad04 <HAL_Delay>
}
 8008702:	bf00      	nop
 8008704:	3708      	adds	r7, #8
 8008706:	46bd      	mov	sp, r7
 8008708:	bd80      	pop	{r7, pc}
	...

0800870c <ist8310_delay_us>:
  * @param[in]      us: us microsecond
  * @retval         none
  */

void ist8310_delay_us(uint16_t us)
{
 800870c:	b480      	push	{r7}
 800870e:	b089      	sub	sp, #36	; 0x24
 8008710:	af00      	add	r7, sp, #0
 8008712:	4603      	mov	r3, r0
 8008714:	80fb      	strh	r3, [r7, #6]
    uint32_t ticks = 0;
 8008716:	2300      	movs	r3, #0
 8008718:	617b      	str	r3, [r7, #20]
    uint32_t told = 0, tnow = 0, tcnt = 0;
 800871a:	2300      	movs	r3, #0
 800871c:	61fb      	str	r3, [r7, #28]
 800871e:	2300      	movs	r3, #0
 8008720:	613b      	str	r3, [r7, #16]
 8008722:	2300      	movs	r3, #0
 8008724:	61bb      	str	r3, [r7, #24]
    uint32_t reload = 0;
 8008726:	2300      	movs	r3, #0
 8008728:	60fb      	str	r3, [r7, #12]
    reload = SysTick->LOAD;
 800872a:	4b1a      	ldr	r3, [pc, #104]	; (8008794 <ist8310_delay_us+0x88>)
 800872c:	685b      	ldr	r3, [r3, #4]
 800872e:	60fb      	str	r3, [r7, #12]
    ticks = us * 72;
 8008730:	88fa      	ldrh	r2, [r7, #6]
 8008732:	4613      	mov	r3, r2
 8008734:	00db      	lsls	r3, r3, #3
 8008736:	4413      	add	r3, r2
 8008738:	00db      	lsls	r3, r3, #3
 800873a:	617b      	str	r3, [r7, #20]
    told = SysTick->VAL;
 800873c:	4b15      	ldr	r3, [pc, #84]	; (8008794 <ist8310_delay_us+0x88>)
 800873e:	689b      	ldr	r3, [r3, #8]
 8008740:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 8008742:	4b14      	ldr	r3, [pc, #80]	; (8008794 <ist8310_delay_us+0x88>)
 8008744:	689b      	ldr	r3, [r3, #8]
 8008746:	613b      	str	r3, [r7, #16]
        if (tnow != told)
 8008748:	693a      	ldr	r2, [r7, #16]
 800874a:	69fb      	ldr	r3, [r7, #28]
 800874c:	429a      	cmp	r2, r3
 800874e:	d0f8      	beq.n	8008742 <ist8310_delay_us+0x36>
        {
            if (tnow < told)
 8008750:	693a      	ldr	r2, [r7, #16]
 8008752:	69fb      	ldr	r3, [r7, #28]
 8008754:	429a      	cmp	r2, r3
 8008756:	d206      	bcs.n	8008766 <ist8310_delay_us+0x5a>
            {
                tcnt += told - tnow;
 8008758:	69fa      	ldr	r2, [r7, #28]
 800875a:	693b      	ldr	r3, [r7, #16]
 800875c:	1ad3      	subs	r3, r2, r3
 800875e:	69ba      	ldr	r2, [r7, #24]
 8008760:	4413      	add	r3, r2
 8008762:	61bb      	str	r3, [r7, #24]
 8008764:	e007      	b.n	8008776 <ist8310_delay_us+0x6a>
            }
            else
            {
                tcnt += reload - tnow + told;
 8008766:	68fa      	ldr	r2, [r7, #12]
 8008768:	693b      	ldr	r3, [r7, #16]
 800876a:	1ad2      	subs	r2, r2, r3
 800876c:	69fb      	ldr	r3, [r7, #28]
 800876e:	4413      	add	r3, r2
 8008770:	69ba      	ldr	r2, [r7, #24]
 8008772:	4413      	add	r3, r2
 8008774:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 8008776:	693b      	ldr	r3, [r7, #16]
 8008778:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks)
 800877a:	69ba      	ldr	r2, [r7, #24]
 800877c:	697b      	ldr	r3, [r7, #20]
 800877e:	429a      	cmp	r2, r3
 8008780:	d200      	bcs.n	8008784 <ist8310_delay_us+0x78>
        tnow = SysTick->VAL;
 8008782:	e7de      	b.n	8008742 <ist8310_delay_us+0x36>
            {
                break;
 8008784:	bf00      	nop
            }
        }
    }
}
 8008786:	bf00      	nop
 8008788:	3724      	adds	r7, #36	; 0x24
 800878a:	46bd      	mov	sp, r7
 800878c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008790:	4770      	bx	lr
 8008792:	bf00      	nop
 8008794:	e000e010 	.word	0xe000e010

08008798 <ist8310_RST_H>:
  * @param[in]      none
  * @retval         none
  */

void ist8310_RST_H(void)
{
 8008798:	b580      	push	{r7, lr}
 800879a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_SET);
 800879c:	2201      	movs	r2, #1
 800879e:	2140      	movs	r1, #64	; 0x40
 80087a0:	4802      	ldr	r0, [pc, #8]	; (80087ac <ist8310_RST_H+0x14>)
 80087a2:	f003 fffd 	bl	800c7a0 <HAL_GPIO_WritePin>
}
 80087a6:	bf00      	nop
 80087a8:	bd80      	pop	{r7, pc}
 80087aa:	bf00      	nop
 80087ac:	40021800 	.word	0x40021800

080087b0 <ist8310_RST_L>:
  * @brief          set the RSTN PIN to 0
  * @param[in]      none
  * @retval         none
  */
extern void ist8310_RST_L(void)
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 80087b4:	2200      	movs	r2, #0
 80087b6:	2140      	movs	r1, #64	; 0x40
 80087b8:	4802      	ldr	r0, [pc, #8]	; (80087c4 <ist8310_RST_L+0x14>)
 80087ba:	f003 fff1 	bl	800c7a0 <HAL_GPIO_WritePin>
}
 80087be:	bf00      	nop
 80087c0:	bd80      	pop	{r7, pc}
 80087c2:	bf00      	nop
 80087c4:	40021800 	.word	0x40021800

080087c8 <uc_auto_aim_pack_init>:


#include "auto_aim.h"


void uc_auto_aim_pack_init(UC_Auto_Aim_Pack_t *uc_rx_pack){
 80087c8:	b480      	push	{r7}
 80087ca:	b083      	sub	sp, #12
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	6078      	str	r0, [r7, #4]
	uc_rx_pack->header          = UC_AUTO_AIM_PACK_HEADER;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2299      	movs	r2, #153	; 0x99
 80087d4:	701a      	strb	r2, [r3, #0]
	uc_rx_pack->salt            = -1;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	22ff      	movs	r2, #255	; 0xff
 80087da:	705a      	strb	r2, [r3, #1]
	uc_rx_pack->header_checksum = -1;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80087e2:	805a      	strh	r2, [r3, #2]
	uc_rx_pack->target_num      = 0;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2200      	movs	r2, #0
 80087e8:	711a      	strb	r2, [r3, #4]
	uc_rx_pack->delta_yaw       = 0.0f;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	f04f 0200 	mov.w	r2, #0
 80087f0:	609a      	str	r2, [r3, #8]
	uc_rx_pack->delta_pitch     = 0.0f;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	f04f 0200 	mov.w	r2, #0
 80087f8:	60da      	str	r2, [r3, #12]
	uc_rx_pack->checksum        = -1;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	f04f 32ff 	mov.w	r2, #4294967295
 8008800:	611a      	str	r2, [r3, #16]
}
 8008802:	bf00      	nop
 8008804:	370c      	adds	r7, #12
 8008806:	46bd      	mov	sp, r7
 8008808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880c:	4770      	bx	lr

0800880e <uc_imu_data_pack_init>:


void uc_imu_data_pack_init(UC_IMU_Data_Pack_t *uc_tx_pack){
 800880e:	b480      	push	{r7}
 8008810:	b083      	sub	sp, #12
 8008812:	af00      	add	r7, sp, #0
 8008814:	6078      	str	r0, [r7, #4]
	uc_tx_pack->header          = UC_IMU_DATA_PACK_HEADER;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	225d      	movs	r2, #93	; 0x5d
 800881a:	701a      	strb	r2, [r3, #0]
	uc_tx_pack->salt            = -1;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	22ff      	movs	r2, #255	; 0xff
 8008820:	705a      	strb	r2, [r3, #1]
	uc_tx_pack->header_checksum = -1;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008828:	805a      	strh	r2, [r3, #2]
	uc_tx_pack->robot_color     = 0;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2200      	movs	r2, #0
 800882e:	711a      	strb	r2, [r3, #4]
	uc_tx_pack->yaw             = 0.0f;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	f04f 0200 	mov.w	r2, #0
 8008836:	60da      	str	r2, [r3, #12]
	uc_tx_pack->pitch           = 0.0f;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	f04f 0200 	mov.w	r2, #0
 800883e:	609a      	str	r2, [r3, #8]
	uc_tx_pack->accel_x         = 0;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	f04f 0200 	mov.w	r2, #0
 8008846:	611a      	str	r2, [r3, #16]
	uc_tx_pack->accel_y         = 0;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	f04f 0200 	mov.w	r2, #0
 800884e:	615a      	str	r2, [r3, #20]
	uc_tx_pack->wheel_rpm[0]    = 0.0f;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	f04f 0200 	mov.w	r2, #0
 8008856:	619a      	str	r2, [r3, #24]
	uc_tx_pack->wheel_rpm[1]    = 0.0f;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	f04f 0200 	mov.w	r2, #0
 800885e:	61da      	str	r2, [r3, #28]
	uc_tx_pack->wheel_rpm[2]    = 0.0f;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f04f 0200 	mov.w	r2, #0
 8008866:	621a      	str	r2, [r3, #32]
	uc_tx_pack->wheel_rpm[3]    = 0.0f;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	f04f 0200 	mov.w	r2, #0
 800886e:	625a      	str	r2, [r3, #36]	; 0x24
	uc_tx_pack->checksum        = -1;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	f04f 32ff 	mov.w	r2, #4294967295
 8008876:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008878:	bf00      	nop
 800887a:	370c      	adds	r7, #12
 800887c:	46bd      	mov	sp, r7
 800887e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008882:	4770      	bx	lr

08008884 <uc_pc_command_pack_init>:
	uc_response_pack->response_code   = -1;
	uc_response_pack->checksum        = -1;
}


void uc_pc_command_pack_init(UC_PC_Command_Pack_t *uc_pc_command_pack) {
 8008884:	b480      	push	{r7}
 8008886:	b083      	sub	sp, #12
 8008888:	af00      	add	r7, sp, #0
 800888a:	6078      	str	r0, [r7, #4]
	uc_pc_command_pack->header          = UC_PC_COMMAND_PACK_HEADER;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2222      	movs	r2, #34	; 0x22
 8008890:	701a      	strb	r2, [r3, #0]
	uc_pc_command_pack->salt            = -1;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	22ff      	movs	r2, #255	; 0xff
 8008896:	705a      	strb	r2, [r3, #1]
	uc_pc_command_pack->header_checksum = -1;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800889e:	805a      	strh	r2, [r3, #2]
	uc_pc_command_pack->command_code    = -1;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	22ff      	movs	r2, #255	; 0xff
 80088a4:	711a      	strb	r2, [r3, #4]
	uc_pc_command_pack->data[0]         = 0;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2200      	movs	r2, #0
 80088aa:	609a      	str	r2, [r3, #8]
	uc_pc_command_pack->data[1]         = 0;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2200      	movs	r2, #0
 80088b0:	60da      	str	r2, [r3, #12]
	uc_pc_command_pack->data[2]         = 0;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2200      	movs	r2, #0
 80088b6:	611a      	str	r2, [r3, #16]
	uc_pc_command_pack->data[3]         = 0;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2200      	movs	r2, #0
 80088bc:	615a      	str	r2, [r3, #20]
	uc_pc_command_pack->data[4]         = 0;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	2200      	movs	r2, #0
 80088c2:	619a      	str	r2, [r3, #24]
	uc_pc_command_pack->data[5]         = 0;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2200      	movs	r2, #0
 80088c8:	61da      	str	r2, [r3, #28]
	uc_pc_command_pack->data[6]         = 0;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2200      	movs	r2, #0
 80088ce:	621a      	str	r2, [r3, #32]
	uc_pc_command_pack->data[7]         = 0;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2200      	movs	r2, #0
 80088d4:	625a      	str	r2, [r3, #36]	; 0x24
	uc_pc_command_pack->data[8]         = 0;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2200      	movs	r2, #0
 80088da:	629a      	str	r2, [r3, #40]	; 0x28
	uc_pc_command_pack->data[9]         = 0;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2200      	movs	r2, #0
 80088e0:	62da      	str	r2, [r3, #44]	; 0x2c
	uc_pc_command_pack->data[10]        = 0;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2200      	movs	r2, #0
 80088e6:	631a      	str	r2, [r3, #48]	; 0x30
	uc_pc_command_pack->data[11]        = 0;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2200      	movs	r2, #0
 80088ec:	635a      	str	r2, [r3, #52]	; 0x34
	uc_pc_command_pack->checksum        = -1;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	f04f 32ff 	mov.w	r2, #4294967295
 80088f4:	639a      	str	r2, [r3, #56]	; 0x38
}
 80088f6:	bf00      	nop
 80088f8:	370c      	adds	r7, #12
 80088fa:	46bd      	mov	sp, r7
 80088fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008900:	4770      	bx	lr
	...

08008904 <calculate_checksum>:


uint32_t calculate_checksum(void *buffer_ptr, size_t buffer_size) {
 8008904:	b480      	push	{r7}
 8008906:	b087      	sub	sp, #28
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
 800890c:	6039      	str	r1, [r7, #0]
	 * of 4.
	 *
	 * PARAMETERS:
	 * 	-
	 */
	const uint32_t MOD = 1000000007;
 800890e:	4b17      	ldr	r3, [pc, #92]	; (800896c <calculate_checksum+0x68>)
 8008910:	60fb      	str	r3, [r7, #12]
	uint32_t* data = (uint32_t*) buffer_ptr;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	60bb      	str	r3, [r7, #8]
	uint32_t checksum = 0;
 8008916:	2300      	movs	r3, #0
 8008918:	617b      	str	r3, [r7, #20]

	// Calculate checksum only for data portion of a packet.
	// Assumes that the packet checksum is uint32_t and is the last
	// field of the packet struct.
	for (size_t i = 0; i < buffer_size / 4 - 1; i++){
 800891a:	2300      	movs	r3, #0
 800891c:	613b      	str	r3, [r7, #16]
 800891e:	e018      	b.n	8008952 <calculate_checksum+0x4e>
		checksum = (checksum + (data[i] % MOD)) % MOD;
 8008920:	693b      	ldr	r3, [r7, #16]
 8008922:	009b      	lsls	r3, r3, #2
 8008924:	68ba      	ldr	r2, [r7, #8]
 8008926:	4413      	add	r3, r2
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	68fa      	ldr	r2, [r7, #12]
 800892c:	fbb3 f2f2 	udiv	r2, r3, r2
 8008930:	68f9      	ldr	r1, [r7, #12]
 8008932:	fb01 f202 	mul.w	r2, r1, r2
 8008936:	1a9a      	subs	r2, r3, r2
 8008938:	697b      	ldr	r3, [r7, #20]
 800893a:	4413      	add	r3, r2
 800893c:	68fa      	ldr	r2, [r7, #12]
 800893e:	fbb3 f2f2 	udiv	r2, r3, r2
 8008942:	68f9      	ldr	r1, [r7, #12]
 8008944:	fb01 f202 	mul.w	r2, r1, r2
 8008948:	1a9b      	subs	r3, r3, r2
 800894a:	617b      	str	r3, [r7, #20]
	for (size_t i = 0; i < buffer_size / 4 - 1; i++){
 800894c:	693b      	ldr	r3, [r7, #16]
 800894e:	3301      	adds	r3, #1
 8008950:	613b      	str	r3, [r7, #16]
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	089b      	lsrs	r3, r3, #2
 8008956:	3b01      	subs	r3, #1
 8008958:	693a      	ldr	r2, [r7, #16]
 800895a:	429a      	cmp	r2, r3
 800895c:	d3e0      	bcc.n	8008920 <calculate_checksum+0x1c>
	}
	return checksum;
 800895e:	697b      	ldr	r3, [r7, #20]
}
 8008960:	4618      	mov	r0, r3
 8008962:	371c      	adds	r7, #28
 8008964:	46bd      	mov	sp, r7
 8008966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896a:	4770      	bx	lr
 800896c:	3b9aca07 	.word	0x3b9aca07

08008970 <uc_get_pack_size>:


uint16_t uc_get_pack_size(uint8_t *pack_ptr) {
 8008970:	b580      	push	{r7, lr}
 8008972:	b082      	sub	sp, #8
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
	switch (uc_get_header(pack_ptr)) {
 8008978:	6878      	ldr	r0, [r7, #4]
 800897a:	f000 f815 	bl	80089a8 <uc_get_header>
 800897e:	4603      	mov	r3, r0
 8008980:	2b99      	cmp	r3, #153	; 0x99
 8008982:	d006      	beq.n	8008992 <uc_get_pack_size+0x22>
 8008984:	2b99      	cmp	r3, #153	; 0x99
 8008986:	dc0a      	bgt.n	800899e <uc_get_pack_size+0x2e>
 8008988:	2b11      	cmp	r3, #17
 800898a:	d004      	beq.n	8008996 <uc_get_pack_size+0x26>
 800898c:	2b5d      	cmp	r3, #93	; 0x5d
 800898e:	d004      	beq.n	800899a <uc_get_pack_size+0x2a>
 8008990:	e005      	b.n	800899e <uc_get_pack_size+0x2e>
	case UC_AUTO_AIM_PACK_HEADER: return UC_AUTO_AIM_PACK_SIZE;
 8008992:	2314      	movs	r3, #20
 8008994:	e004      	b.n	80089a0 <uc_get_pack_size+0x30>
	case UC_BOARD_RESPONSE_PACK_HEADER: return UC_BOARD_RESPONSE_PACK_SIZE;
 8008996:	230c      	movs	r3, #12
 8008998:	e002      	b.n	80089a0 <uc_get_pack_size+0x30>
	case UC_IMU_DATA_PACK_HEADER: return UC_IMU_DATA_PACK_SIZE;
 800899a:	232c      	movs	r3, #44	; 0x2c
 800899c:	e000      	b.n	80089a0 <uc_get_pack_size+0x30>
	default:                      return 0;
 800899e:	2300      	movs	r3, #0
	}
}
 80089a0:	4618      	mov	r0, r3
 80089a2:	3708      	adds	r7, #8
 80089a4:	46bd      	mov	sp, r7
 80089a6:	bd80      	pop	{r7, pc}

080089a8 <uc_get_header>:


uint8_t uc_get_header(uint8_t *pack_ptr) {
 80089a8:	b480      	push	{r7}
 80089aa:	b083      	sub	sp, #12
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
	return uc_pack_buffer[0];
 80089b0:	4b03      	ldr	r3, [pc, #12]	; (80089c0 <uc_get_header+0x18>)
 80089b2:	781b      	ldrb	r3, [r3, #0]
}
 80089b4:	4618      	mov	r0, r3
 80089b6:	370c      	adds	r7, #12
 80089b8:	46bd      	mov	sp, r7
 80089ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089be:	4770      	bx	lr
 80089c0:	2000d4c0 	.word	0x2000d4c0

080089c4 <uc_receive_pack>:


void uc_receive_pack() {
 80089c4:	b598      	push	{r3, r4, r7, lr}
 80089c6:	af00      	add	r7, sp, #0
	 * If there are no errors in the received data, then the data
	 * is copied to uc_rx_pack to be used.
	 *
	 * Check uc_on_RxCplt() for error detection.
	 */
	if (uc_valid_header == 1) { // New header received.
 80089c8:	4b0d      	ldr	r3, [pc, #52]	; (8008a00 <uc_receive_pack+0x3c>)
 80089ca:	781b      	ldrb	r3, [r3, #0]
 80089cc:	2b01      	cmp	r3, #1
 80089ce:	d10c      	bne.n	80089ea <uc_receive_pack+0x26>
		// Retrieve pack into buffer.
		HAL_UART_Receive_DMA(&huart1, uc_pack_buffer + UC_HEADER_SIZE, uc_get_pack_size(uc_pack_buffer) - UC_HEADER_SIZE);
 80089d0:	4c0c      	ldr	r4, [pc, #48]	; (8008a04 <uc_receive_pack+0x40>)
 80089d2:	480d      	ldr	r0, [pc, #52]	; (8008a08 <uc_receive_pack+0x44>)
 80089d4:	f7ff ffcc 	bl	8008970 <uc_get_pack_size>
 80089d8:	4603      	mov	r3, r0
 80089da:	3b04      	subs	r3, #4
 80089dc:	b29b      	uxth	r3, r3
 80089de:	461a      	mov	r2, r3
 80089e0:	4621      	mov	r1, r4
 80089e2:	480a      	ldr	r0, [pc, #40]	; (8008a0c <uc_receive_pack+0x48>)
 80089e4:	f006 fe0d 	bl	800f602 <HAL_UART_Receive_DMA>
	} else {
		HAL_UART_Receive_DMA(&huart1, uc_pack_buffer, UC_HEADER_SIZE);
		uc_valid_header = 0;
	}
}
 80089e8:	e007      	b.n	80089fa <uc_receive_pack+0x36>
		HAL_UART_Receive_DMA(&huart1, uc_pack_buffer, UC_HEADER_SIZE);
 80089ea:	2204      	movs	r2, #4
 80089ec:	4906      	ldr	r1, [pc, #24]	; (8008a08 <uc_receive_pack+0x44>)
 80089ee:	4807      	ldr	r0, [pc, #28]	; (8008a0c <uc_receive_pack+0x48>)
 80089f0:	f006 fe07 	bl	800f602 <HAL_UART_Receive_DMA>
		uc_valid_header = 0;
 80089f4:	4b02      	ldr	r3, [pc, #8]	; (8008a00 <uc_receive_pack+0x3c>)
 80089f6:	2200      	movs	r2, #0
 80089f8:	701a      	strb	r2, [r3, #0]
}
 80089fa:	bf00      	nop
 80089fc:	bd98      	pop	{r3, r4, r7, pc}
 80089fe:	bf00      	nop
 8008a00:	2000d4bc 	.word	0x2000d4bc
 8008a04:	2000d4c4 	.word	0x2000d4c4
 8008a08:	2000d4c0 	.word	0x2000d4c0
 8008a0c:	2000dd0c 	.word	0x2000dd0c

08008a10 <uc_send_pack>:


uint8_t uc_send_pack(void* pack, uint16_t pack_size) {
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b084      	sub	sp, #16
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
 8008a18:	460b      	mov	r3, r1
 8008a1a:	807b      	strh	r3, [r7, #2]
	 *  RETURN:
	 * 	  0 -> Transmission was okay.
	 * 	  1 -> Otherwise.
	 */
	// Data is sent in LSB order with top fields bottom fields in UC_Send_Pack_t.
	HAL_StatusTypeDef status = HAL_UART_Transmit(&huart1, pack, pack_size, 100);
 8008a1c:	887a      	ldrh	r2, [r7, #2]
 8008a1e:	2364      	movs	r3, #100	; 0x64
 8008a20:	6879      	ldr	r1, [r7, #4]
 8008a22:	4807      	ldr	r0, [pc, #28]	; (8008a40 <uc_send_pack+0x30>)
 8008a24:	f006 fd5b 	bl	800f4de <HAL_UART_Transmit>
 8008a28:	4603      	mov	r3, r0
 8008a2a:	73fb      	strb	r3, [r7, #15]
	if (status == HAL_OK) {
 8008a2c:	7bfb      	ldrb	r3, [r7, #15]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d101      	bne.n	8008a36 <uc_send_pack+0x26>
		return 0;
 8008a32:	2300      	movs	r3, #0
 8008a34:	e000      	b.n	8008a38 <uc_send_pack+0x28>
	} else {
		return 1;
 8008a36:	2301      	movs	r3, #1
	}
}
 8008a38:	4618      	mov	r0, r3
 8008a3a:	3710      	adds	r7, #16
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	bd80      	pop	{r7, pc}
 8008a40:	2000dd0c 	.word	0x2000dd0c

08008a44 <uc_on_RxCplt>:


void uc_on_RxCplt() {
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b084      	sub	sp, #16
 8008a48:	af00      	add	r7, sp, #0
	 *     If checksums match then copy data in uc_input_buffer to uc_rx_pack.
	 *  2. Send a UC_Response_Pack_t back to mini-PC.
	 *  3. Start reception of another pack.
	 */
	
	if (uc_valid_header == 1) {
 8008a4a:	4b23      	ldr	r3, [pc, #140]	; (8008ad8 <uc_on_RxCplt+0x94>)
 8008a4c:	781b      	ldrb	r3, [r3, #0]
 8008a4e:	2b01      	cmp	r3, #1
 8008a50:	d125      	bne.n	8008a9e <uc_on_RxCplt+0x5a>
		// Check if new pack is valid.
		uint32_t pack_checksum = calculate_checksum(uc_pack_buffer, uc_get_pack_size(uc_pack_buffer));
 8008a52:	4822      	ldr	r0, [pc, #136]	; (8008adc <uc_on_RxCplt+0x98>)
 8008a54:	f7ff ff8c 	bl	8008970 <uc_get_pack_size>
 8008a58:	4603      	mov	r3, r0
 8008a5a:	4619      	mov	r1, r3
 8008a5c:	481f      	ldr	r0, [pc, #124]	; (8008adc <uc_on_RxCplt+0x98>)
 8008a5e:	f7ff ff51 	bl	8008904 <calculate_checksum>
 8008a62:	60b8      	str	r0, [r7, #8]
		uint32_t sent_checksum = *((uint32_t*) uc_pack_buffer + (uc_get_pack_size(uc_pack_buffer) / 4) - 1);
 8008a64:	481d      	ldr	r0, [pc, #116]	; (8008adc <uc_on_RxCplt+0x98>)
 8008a66:	f7ff ff83 	bl	8008970 <uc_get_pack_size>
 8008a6a:	4603      	mov	r3, r0
 8008a6c:	089b      	lsrs	r3, r3, #2
 8008a6e:	b29b      	uxth	r3, r3
 8008a70:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008a74:	3b01      	subs	r3, #1
 8008a76:	009b      	lsls	r3, r3, #2
 8008a78:	4a18      	ldr	r2, [pc, #96]	; (8008adc <uc_on_RxCplt+0x98>)
 8008a7a:	4413      	add	r3, r2
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	607b      	str	r3, [r7, #4]
		if (pack_checksum == sent_checksum) {
 8008a80:	68ba      	ldr	r2, [r7, #8]
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	429a      	cmp	r2, r3
 8008a86:	d106      	bne.n	8008a96 <uc_on_RxCplt+0x52>
			xQueueSendFromISR(UC_Pack_Queue, uc_pack_buffer, NULL);
 8008a88:	4b15      	ldr	r3, [pc, #84]	; (8008ae0 <uc_on_RxCplt+0x9c>)
 8008a8a:	6818      	ldr	r0, [r3, #0]
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	2200      	movs	r2, #0
 8008a90:	4912      	ldr	r1, [pc, #72]	; (8008adc <uc_on_RxCplt+0x98>)
 8008a92:	f008 f89c 	bl	8010bce <xQueueGenericSendFromISR>
		}
		uc_valid_header = 0;
 8008a96:	4b10      	ldr	r3, [pc, #64]	; (8008ad8 <uc_on_RxCplt+0x94>)
 8008a98:	2200      	movs	r2, #0
 8008a9a:	701a      	strb	r2, [r3, #0]
 8008a9c:	e015      	b.n	8008aca <uc_on_RxCplt+0x86>
	} else {
		// Check if new header is valid.
		uint16_t header_checksum = uc_pack_buffer[2] + 256 * uc_pack_buffer[3];
 8008a9e:	4b0f      	ldr	r3, [pc, #60]	; (8008adc <uc_on_RxCplt+0x98>)
 8008aa0:	789b      	ldrb	r3, [r3, #2]
 8008aa2:	b29a      	uxth	r2, r3
 8008aa4:	4b0d      	ldr	r3, [pc, #52]	; (8008adc <uc_on_RxCplt+0x98>)
 8008aa6:	78db      	ldrb	r3, [r3, #3]
 8008aa8:	b29b      	uxth	r3, r3
 8008aaa:	021b      	lsls	r3, r3, #8
 8008aac:	b29b      	uxth	r3, r3
 8008aae:	4413      	add	r3, r2
 8008ab0:	81fb      	strh	r3, [r7, #14]
		if (uc_pack_buffer[0] + uc_pack_buffer[1] == header_checksum) {
 8008ab2:	4b0a      	ldr	r3, [pc, #40]	; (8008adc <uc_on_RxCplt+0x98>)
 8008ab4:	781b      	ldrb	r3, [r3, #0]
 8008ab6:	461a      	mov	r2, r3
 8008ab8:	4b08      	ldr	r3, [pc, #32]	; (8008adc <uc_on_RxCplt+0x98>)
 8008aba:	785b      	ldrb	r3, [r3, #1]
 8008abc:	441a      	add	r2, r3
 8008abe:	89fb      	ldrh	r3, [r7, #14]
 8008ac0:	429a      	cmp	r2, r3
 8008ac2:	d102      	bne.n	8008aca <uc_on_RxCplt+0x86>
			uc_valid_header = 1;
 8008ac4:	4b04      	ldr	r3, [pc, #16]	; (8008ad8 <uc_on_RxCplt+0x94>)
 8008ac6:	2201      	movs	r2, #1
 8008ac8:	701a      	strb	r2, [r3, #0]
		}
	}
	uc_receive_pack();
 8008aca:	f7ff ff7b 	bl	80089c4 <uc_receive_pack>
}
 8008ace:	bf00      	nop
 8008ad0:	3710      	adds	r7, #16
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	bd80      	pop	{r7, pc}
 8008ad6:	bf00      	nop
 8008ad8:	2000d4bc 	.word	0x2000d4bc
 8008adc:	2000d4c0 	.word	0x2000d4c0
 8008ae0:	2000d85c 	.word	0x2000d85c

08008ae4 <gimbal_angle_message_init>:
/* define vars here */
//Comm_t comm_pack;

/* declare all used message */
/* init comm for gimbal angle info */
void gimbal_angle_message_init(CommMessageUnion_t *cmu){
 8008ae4:	b480      	push	{r7}
 8008ae6:	b085      	sub	sp, #20
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
	for(uint8_t i=0;i<4;i++)
 8008aec:	2300      	movs	r3, #0
 8008aee:	73fb      	strb	r3, [r7, #15]
 8008af0:	e009      	b.n	8008b06 <gimbal_angle_message_init+0x22>
		cmu->comm_ga.angle_data[i] = 0.0f;
 8008af2:	7bfb      	ldrb	r3, [r7, #15]
 8008af4:	687a      	ldr	r2, [r7, #4]
 8008af6:	009b      	lsls	r3, r3, #2
 8008af8:	4413      	add	r3, r2
 8008afa:	f04f 0200 	mov.w	r2, #0
 8008afe:	601a      	str	r2, [r3, #0]
	for(uint8_t i=0;i<4;i++)
 8008b00:	7bfb      	ldrb	r3, [r7, #15]
 8008b02:	3301      	adds	r3, #1
 8008b04:	73fb      	strb	r3, [r7, #15]
 8008b06:	7bfb      	ldrb	r3, [r7, #15]
 8008b08:	2b03      	cmp	r3, #3
 8008b0a:	d9f2      	bls.n	8008af2 <gimbal_angle_message_init+0xe>
	cmu->comm_ga.send_flag = 0;//reset flag
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2200      	movs	r2, #0
 8008b10:	741a      	strb	r2, [r3, #16]
}
 8008b12:	bf00      	nop
 8008b14:	3714      	adds	r7, #20
 8008b16:	46bd      	mov	sp, r7
 8008b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1c:	4770      	bx	lr

08008b1e <rc_message_init>:
    .message_type = COMM_GIMBAL_ANGLE,
    .init = gimbal_angle_message_init
};

/* init comm for rc info */
void rc_message_init(CommMessageUnion_t *cmu){
 8008b1e:	b480      	push	{r7}
 8008b20:	b085      	sub	sp, #20
 8008b22:	af00      	add	r7, sp, #0
 8008b24:	6078      	str	r0, [r7, #4]
	for(uint8_t i=0;i<2;i++)
 8008b26:	2300      	movs	r3, #0
 8008b28:	73fb      	strb	r3, [r7, #15]
 8008b2a:	e007      	b.n	8008b3c <rc_message_init+0x1e>
		cmu->comm_rc.rc_data[i] = 0;
 8008b2c:	7bfa      	ldrb	r2, [r7, #15]
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2100      	movs	r1, #0
 8008b32:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(uint8_t i=0;i<2;i++)
 8008b36:	7bfb      	ldrb	r3, [r7, #15]
 8008b38:	3301      	adds	r3, #1
 8008b3a:	73fb      	strb	r3, [r7, #15]
 8008b3c:	7bfb      	ldrb	r3, [r7, #15]
 8008b3e:	2b01      	cmp	r3, #1
 8008b40:	d9f4      	bls.n	8008b2c <rc_message_init+0xe>
	cmu->comm_rc.rc_data[2] = SW_MID;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2203      	movs	r2, #3
 8008b46:	809a      	strh	r2, [r3, #4]
	cmu->comm_rc.rc_data[3] = SW_MID;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2203      	movs	r2, #3
 8008b4c:	80da      	strh	r2, [r3, #6]
	cmu->comm_rc.send_flag = 0;//reset flag
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2200      	movs	r2, #0
 8008b52:	721a      	strb	r2, [r3, #8]
}
 8008b54:	bf00      	nop
 8008b56:	3714      	adds	r7, #20
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5e:	4770      	bx	lr

08008b60 <pc_message_init>:
    .message_type = COMM_REMOTE_CONTROL,
    .init = rc_message_init
};

/* init comm for pc info */
void pc_message_init(CommMessageUnion_t *cmu){
 8008b60:	b480      	push	{r7}
 8008b62:	b085      	sub	sp, #20
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
	for(uint8_t i=0;i<2;i++)
 8008b68:	2300      	movs	r3, #0
 8008b6a:	73fb      	strb	r3, [r7, #15]
 8008b6c:	e007      	b.n	8008b7e <pc_message_init+0x1e>
		cmu->comm_pc.pc_data[i] = 0;
 8008b6e:	7bfa      	ldrb	r2, [r7, #15]
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2100      	movs	r1, #0
 8008b74:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(uint8_t i=0;i<2;i++)
 8008b78:	7bfb      	ldrb	r3, [r7, #15]
 8008b7a:	3301      	adds	r3, #1
 8008b7c:	73fb      	strb	r3, [r7, #15]
 8008b7e:	7bfb      	ldrb	r3, [r7, #15]
 8008b80:	2b01      	cmp	r3, #1
 8008b82:	d9f4      	bls.n	8008b6e <pc_message_init+0xe>
	cmu->comm_pc.pc_data[2] = RELEASED;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2200      	movs	r2, #0
 8008b88:	809a      	strh	r2, [r3, #4]
	cmu->comm_pc.pc_data[3] = RELEASED;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	80da      	strh	r2, [r3, #6]
	cmu->comm_pc.send_flag = 0;//reset flag
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	2200      	movs	r2, #0
 8008b94:	721a      	strb	r2, [r3, #8]
}
 8008b96:	bf00      	nop
 8008b98:	3714      	adds	r7, #20
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba0:	4770      	bx	lr

08008ba2 <pc_ext_message_init>:
CommMessage_t pc_message = {
    .message_type = COMM_PC_CONTROL,
    .init = pc_message_init
};

void pc_ext_message_init(CommMessageUnion_t *cmu){
 8008ba2:	b480      	push	{r7}
 8008ba4:	b085      	sub	sp, #20
 8008ba6:	af00      	add	r7, sp, #0
 8008ba8:	6078      	str	r0, [r7, #4]
	for(uint8_t i = 0;i<4; i++)
 8008baa:	2300      	movs	r3, #0
 8008bac:	73fb      	strb	r3, [r7, #15]
 8008bae:	e007      	b.n	8008bc0 <pc_ext_message_init+0x1e>
		cmu->comm_ext_pc.pc_data[i] = RELEASED;
 8008bb0:	7bfa      	ldrb	r2, [r7, #15]
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2100      	movs	r1, #0
 8008bb6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(uint8_t i = 0;i<4; i++)
 8008bba:	7bfb      	ldrb	r3, [r7, #15]
 8008bbc:	3301      	adds	r3, #1
 8008bbe:	73fb      	strb	r3, [r7, #15]
 8008bc0:	7bfb      	ldrb	r3, [r7, #15]
 8008bc2:	2b03      	cmp	r3, #3
 8008bc4:	d9f4      	bls.n	8008bb0 <pc_ext_message_init+0xe>
	cmu->comm_ext_pc.send_flag = 0;//reset flag
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2200      	movs	r2, #0
 8008bca:	721a      	strb	r2, [r3, #8]
}
 8008bcc:	bf00      	nop
 8008bce:	3714      	adds	r7, #20
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd6:	4770      	bx	lr

08008bd8 <ref_message_init>:
    .init = pc_ext_message_init
};


/* init comm for referee info */
void ref_message_init(CommMessageUnion_t* cmu){
 8008bd8:	b480      	push	{r7}
 8008bda:	b083      	sub	sp, #12
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
	/* not implement yet */
	return;
 8008be0:	bf00      	nop
}
 8008be2:	370c      	adds	r7, #12
 8008be4:	46bd      	mov	sp, r7
 8008be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bea:	4770      	bx	lr

08008bec <vision_message_init>:
    .message_type = COMM_REFEREE,
    .init = ref_message_init
};

/* init comm for computer vision massage info */
void vision_message_init(CommMessageUnion_t* cmu){
 8008bec:	b480      	push	{r7}
 8008bee:	b083      	sub	sp, #12
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
	/* not implement yet */
	return;
 8008bf4:	bf00      	nop
}
 8008bf6:	370c      	adds	r7, #12
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bfe:	4770      	bx	lr

08008c00 <comm_subscribe>:
 * @brief 	  comm message subscribe function
 * @param[in] sub: comm message subscribe list
 * @param[in] msgType: comm message type
 * @retval    None
 */
void comm_subscribe(CommMessageSublist_t *sub, CommMessageType_t msgType, CommRole_t role) {
 8008c00:	b580      	push	{r7, lr}
 8008c02:	b082      	sub	sp, #8
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
 8008c08:	460b      	mov	r3, r1
 8008c0a:	70fb      	strb	r3, [r7, #3]
 8008c0c:	4613      	mov	r3, r2
 8008c0e:	70bb      	strb	r3, [r7, #2]
    /* update subscription list */
    sub->sub_list |= msgType;//use mask to set bit
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	881a      	ldrh	r2, [r3, #0]
 8008c14:	78fb      	ldrb	r3, [r7, #3]
 8008c16:	b29b      	uxth	r3, r3
 8008c18:	4313      	orrs	r3, r2
 8008c1a:	b29a      	uxth	r2, r3
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	801a      	strh	r2, [r3, #0]
    sub->sub_list_num++;			//total num plus one
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	885b      	ldrh	r3, [r3, #2]
 8008c24:	3301      	adds	r3, #1
 8008c26:	b29a      	uxth	r2, r3
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	805a      	strh	r2, [r3, #2]

    /* call the appropriate init function */
    switch (msgType) {
 8008c2c:	78fb      	ldrb	r3, [r7, #3]
 8008c2e:	3b01      	subs	r3, #1
 8008c30:	2b1f      	cmp	r3, #31
 8008c32:	d873      	bhi.n	8008d1c <comm_subscribe+0x11c>
 8008c34:	a201      	add	r2, pc, #4	; (adr r2, 8008c3c <comm_subscribe+0x3c>)
 8008c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c3a:	bf00      	nop
 8008c3c:	08008cbd 	.word	0x08008cbd
 8008c40:	08008ccd 	.word	0x08008ccd
 8008c44:	08008d1d 	.word	0x08008d1d
 8008c48:	08008cdd 	.word	0x08008cdd
 8008c4c:	08008d1d 	.word	0x08008d1d
 8008c50:	08008d1d 	.word	0x08008d1d
 8008c54:	08008d1d 	.word	0x08008d1d
 8008c58:	08008cfd 	.word	0x08008cfd
 8008c5c:	08008d1d 	.word	0x08008d1d
 8008c60:	08008d1d 	.word	0x08008d1d
 8008c64:	08008d1d 	.word	0x08008d1d
 8008c68:	08008d1d 	.word	0x08008d1d
 8008c6c:	08008d1d 	.word	0x08008d1d
 8008c70:	08008d1d 	.word	0x08008d1d
 8008c74:	08008d1d 	.word	0x08008d1d
 8008c78:	08008d0d 	.word	0x08008d0d
 8008c7c:	08008d1d 	.word	0x08008d1d
 8008c80:	08008d1d 	.word	0x08008d1d
 8008c84:	08008d1d 	.word	0x08008d1d
 8008c88:	08008d1d 	.word	0x08008d1d
 8008c8c:	08008d1d 	.word	0x08008d1d
 8008c90:	08008d1d 	.word	0x08008d1d
 8008c94:	08008d1d 	.word	0x08008d1d
 8008c98:	08008d1d 	.word	0x08008d1d
 8008c9c:	08008d1d 	.word	0x08008d1d
 8008ca0:	08008d1d 	.word	0x08008d1d
 8008ca4:	08008d1d 	.word	0x08008d1d
 8008ca8:	08008d1d 	.word	0x08008d1d
 8008cac:	08008d1d 	.word	0x08008d1d
 8008cb0:	08008d1d 	.word	0x08008d1d
 8008cb4:	08008d1d 	.word	0x08008d1d
 8008cb8:	08008ced 	.word	0x08008ced
        case COMM_GIMBAL_ANGLE:
        	gimbal_angle_message.role = role;
 8008cbc:	4a19      	ldr	r2, [pc, #100]	; (8008d24 <comm_subscribe+0x124>)
 8008cbe:	78bb      	ldrb	r3, [r7, #2]
 8008cc0:	7053      	strb	r3, [r2, #1]
            gimbal_angle_message.init(&(gimbal_angle_message.message));
 8008cc2:	4b18      	ldr	r3, [pc, #96]	; (8008d24 <comm_subscribe+0x124>)
 8008cc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cc6:	4818      	ldr	r0, [pc, #96]	; (8008d28 <comm_subscribe+0x128>)
 8008cc8:	4798      	blx	r3
            break;
 8008cca:	e027      	b.n	8008d1c <comm_subscribe+0x11c>
        case COMM_REMOTE_CONTROL:
        	rc_message.role = role;
 8008ccc:	4a17      	ldr	r2, [pc, #92]	; (8008d2c <comm_subscribe+0x12c>)
 8008cce:	78bb      	ldrb	r3, [r7, #2]
 8008cd0:	7053      	strb	r3, [r2, #1]
            rc_message.init(&(rc_message.message));
 8008cd2:	4b16      	ldr	r3, [pc, #88]	; (8008d2c <comm_subscribe+0x12c>)
 8008cd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cd6:	4816      	ldr	r0, [pc, #88]	; (8008d30 <comm_subscribe+0x130>)
 8008cd8:	4798      	blx	r3
            break;
 8008cda:	e01f      	b.n	8008d1c <comm_subscribe+0x11c>
        case COMM_PC_CONTROL:
			pc_message.role = role;
 8008cdc:	4a15      	ldr	r2, [pc, #84]	; (8008d34 <comm_subscribe+0x134>)
 8008cde:	78bb      	ldrb	r3, [r7, #2]
 8008ce0:	7053      	strb	r3, [r2, #1]
			pc_message.init(&(pc_message.message));
 8008ce2:	4b14      	ldr	r3, [pc, #80]	; (8008d34 <comm_subscribe+0x134>)
 8008ce4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ce6:	4814      	ldr	r0, [pc, #80]	; (8008d38 <comm_subscribe+0x138>)
 8008ce8:	4798      	blx	r3
			break;
 8008cea:	e017      	b.n	8008d1c <comm_subscribe+0x11c>
        case COMM_EXT_PC_CONTROL:
        	pc_ext_message.role = role;
 8008cec:	4a13      	ldr	r2, [pc, #76]	; (8008d3c <comm_subscribe+0x13c>)
 8008cee:	78bb      	ldrb	r3, [r7, #2]
 8008cf0:	7053      	strb	r3, [r2, #1]
        	pc_ext_message.init(&(pc_ext_message.message));
 8008cf2:	4b12      	ldr	r3, [pc, #72]	; (8008d3c <comm_subscribe+0x13c>)
 8008cf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cf6:	4812      	ldr	r0, [pc, #72]	; (8008d40 <comm_subscribe+0x140>)
 8008cf8:	4798      	blx	r3
        	break;
 8008cfa:	e00f      	b.n	8008d1c <comm_subscribe+0x11c>
        case COMM_REFEREE:
        	ref_message.role = role;
 8008cfc:	4a11      	ldr	r2, [pc, #68]	; (8008d44 <comm_subscribe+0x144>)
 8008cfe:	78bb      	ldrb	r3, [r7, #2]
 8008d00:	7053      	strb	r3, [r2, #1]
            ref_message.init(&(ref_message.message));
 8008d02:	4b10      	ldr	r3, [pc, #64]	; (8008d44 <comm_subscribe+0x144>)
 8008d04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d06:	4810      	ldr	r0, [pc, #64]	; (8008d48 <comm_subscribe+0x148>)
 8008d08:	4798      	blx	r3
            break;
 8008d0a:	e007      	b.n	8008d1c <comm_subscribe+0x11c>
        case COMM_VISION:
        	vision_message.role = role;
 8008d0c:	4a0f      	ldr	r2, [pc, #60]	; (8008d4c <comm_subscribe+0x14c>)
 8008d0e:	78bb      	ldrb	r3, [r7, #2]
 8008d10:	7053      	strb	r3, [r2, #1]
            vision_message.init(&(vision_message.message));
 8008d12:	4b0e      	ldr	r3, [pc, #56]	; (8008d4c <comm_subscribe+0x14c>)
 8008d14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d16:	480e      	ldr	r0, [pc, #56]	; (8008d50 <comm_subscribe+0x150>)
 8008d18:	4798      	blx	r3
            break;
 8008d1a:	bf00      	nop
    }
}
 8008d1c:	bf00      	nop
 8008d1e:	3708      	adds	r7, #8
 8008d20:	46bd      	mov	sp, r7
 8008d22:	bd80      	pop	{r7, pc}
 8008d24:	20000084 	.word	0x20000084
 8008d28:	20000088 	.word	0x20000088
 8008d2c:	200000dc 	.word	0x200000dc
 8008d30:	200000e0 	.word	0x200000e0
 8008d34:	20000134 	.word	0x20000134
 8008d38:	20000138 	.word	0x20000138
 8008d3c:	2000018c 	.word	0x2000018c
 8008d40:	20000190 	.word	0x20000190
 8008d44:	200001e4 	.word	0x200001e4
 8008d48:	200001e8 	.word	0x200001e8
 8008d4c:	2000023c 	.word	0x2000023c
 8008d50:	20000240 	.word	0x20000240

08008d54 <isSubscribed>:

CommSubscribeStatus_t isSubscribed(CommMessageSublist_t *sub, CommMessageType_t msgType){
 8008d54:	b480      	push	{r7}
 8008d56:	b083      	sub	sp, #12
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
 8008d5c:	460b      	mov	r3, r1
 8008d5e:	70fb      	strb	r3, [r7, #3]
     if((sub->sub_list & msgType) != 0)
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	881b      	ldrh	r3, [r3, #0]
 8008d64:	461a      	mov	r2, r3
 8008d66:	78fb      	ldrb	r3, [r7, #3]
 8008d68:	4013      	ands	r3, r2
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d001      	beq.n	8008d72 <isSubscribed+0x1e>
    	 return SUB_SUCCESS;
 8008d6e:	2300      	movs	r3, #0
 8008d70:	e000      	b.n	8008d74 <isSubscribed+0x20>
     else
    	 return SUB_FAIL;
 8008d72:	2301      	movs	r3, #1
}
 8008d74:	4618      	mov	r0, r3
 8008d76:	370c      	adds	r7, #12
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d7e:	4770      	bx	lr

08008d80 <self_check_system>:
/**
  * @brief    self-check system mian func
  * @param[in] motor id to be checked
  * @retval    SelfCheckStatus_t
  */
SelfCheckStatus_t self_check_system(){
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b084      	sub	sp, #16
 8008d84:	af00      	add	r7, sp, #0
	// Checks motors in motor_ids are giving feedback.
	uint8_t num_of_motors;
	uint8_t motor_ids[8];

	// Set motor_ids of motors controlled by each board.
	if(board_status == CHASSIS_BOARD){
 8008d86:	4b20      	ldr	r3, [pc, #128]	; (8008e08 <self_check_system+0x88>)
 8008d88:	781b      	ldrb	r3, [r3, #0]
 8008d8a:	2b01      	cmp	r3, #1
 8008d8c:	d10a      	bne.n	8008da4 <self_check_system+0x24>
		num_of_motors = 4;
 8008d8e:	2304      	movs	r3, #4
 8008d90:	73fb      	strb	r3, [r7, #15]
		motor_ids[0] = wheel_id1;
 8008d92:	2300      	movs	r3, #0
 8008d94:	703b      	strb	r3, [r7, #0]
		motor_ids[1] = wheel_id2;
 8008d96:	2301      	movs	r3, #1
 8008d98:	707b      	strb	r3, [r7, #1]
		motor_ids[2] = wheel_id3;
 8008d9a:	2302      	movs	r3, #2
 8008d9c:	70bb      	strb	r3, [r7, #2]
		motor_ids[3] = wheel_id4;
 8008d9e:	2303      	movs	r3, #3
 8008da0:	70fb      	strb	r3, [r7, #3]
 8008da2:	e00b      	b.n	8008dbc <self_check_system+0x3c>
	}
	else if(board_status == GIMBAL_BOARD){
 8008da4:	4b18      	ldr	r3, [pc, #96]	; (8008e08 <self_check_system+0x88>)
 8008da6:	781b      	ldrb	r3, [r3, #0]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d107      	bne.n	8008dbc <self_check_system+0x3c>
		num_of_motors = 3;
 8008dac:	2303      	movs	r3, #3
 8008dae:	73fb      	strb	r3, [r7, #15]
		motor_ids[0] = yaw_id;
 8008db0:	2304      	movs	r3, #4
 8008db2:	703b      	strb	r3, [r7, #0]
		motor_ids[1] = pitch_id;
 8008db4:	2305      	movs	r3, #5
 8008db6:	707b      	strb	r3, [r7, #1]
		motor_ids[2] = mag_2006_id;
 8008db8:	2306      	movs	r3, #6
 8008dba:	70bb      	strb	r3, [r7, #2]
	}

	// Check motors in motor_ids.
	for (int i = 0; i < num_of_motors; i++) {
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	60bb      	str	r3, [r7, #8]
 8008dc0:	e018      	b.n	8008df4 <self_check_system+0x74>
		if (self_check_motors(motor_ids[i]) == CHECK_FAIL) {
 8008dc2:	463a      	mov	r2, r7
 8008dc4:	68bb      	ldr	r3, [r7, #8]
 8008dc6:	4413      	add	r3, r2
 8008dc8:	781b      	ldrb	r3, [r3, #0]
 8008dca:	4618      	mov	r0, r3
 8008dcc:	f000 f820 	bl	8008e10 <self_check_motors>
 8008dd0:	4603      	mov	r3, r0
 8008dd2:	2b01      	cmp	r3, #1
 8008dd4:	d10b      	bne.n	8008dee <self_check_system+0x6e>
#ifndef SILENT_SELF_CHECK
			buzzer_alarm_times(i + 1, TWO_SECOND_CNT, &buzzer);
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	b2db      	uxtb	r3, r3
 8008dda:	3301      	adds	r3, #1
 8008ddc:	b2db      	uxtb	r3, r3
 8008dde:	4a0b      	ldr	r2, [pc, #44]	; (8008e0c <self_check_system+0x8c>)
 8008de0:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8008de4:	4618      	mov	r0, r3
 8008de6:	f7fd ff81 	bl	8006cec <buzzer_alarm_times>
#endif
			return CHECK_FAIL;
 8008dea:	2301      	movs	r3, #1
 8008dec:	e007      	b.n	8008dfe <self_check_system+0x7e>
	for (int i = 0; i < num_of_motors; i++) {
 8008dee:	68bb      	ldr	r3, [r7, #8]
 8008df0:	3301      	adds	r3, #1
 8008df2:	60bb      	str	r3, [r7, #8]
 8008df4:	7bfb      	ldrb	r3, [r7, #15]
 8008df6:	68ba      	ldr	r2, [r7, #8]
 8008df8:	429a      	cmp	r2, r3
 8008dfa:	dbe2      	blt.n	8008dc2 <self_check_system+0x42>
		}
	}
	return CHECK_OK;
 8008dfc:	2300      	movs	r3, #0
}
 8008dfe:	4618      	mov	r0, r3
 8008e00:	3710      	adds	r7, #16
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}
 8008e06:	bf00      	nop
 8008e08:	2000469c 	.word	0x2000469c
 8008e0c:	2000d778 	.word	0x2000d778

08008e10 <self_check_motors>:
/**
  * @brief     self check DJI CAN motor status based on feedback
  * @param[in] motor id to be checked
  * @retval    SelfCheckStatus_t
  */
SelfCheckStatus_t self_check_motors(uint8_t motor_id){
 8008e10:	b480      	push	{r7}
 8008e12:	b083      	sub	sp, #12
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	4603      	mov	r3, r0
 8008e18:	71fb      	strb	r3, [r7, #7]
	/* check motor online status */
	if(motor_data[motor_id].motor_feedback.rx_angle > 0){
 8008e1a:	79fb      	ldrb	r3, [r7, #7]
 8008e1c:	4a09      	ldr	r2, [pc, #36]	; (8008e44 <self_check_motors+0x34>)
 8008e1e:	2194      	movs	r1, #148	; 0x94
 8008e20:	fb01 f303 	mul.w	r3, r1, r3
 8008e24:	4413      	add	r3, r2
 8008e26:	3388      	adds	r3, #136	; 0x88
 8008e28:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	dd01      	ble.n	8008e34 <self_check_motors+0x24>
		/* this may have issue when the fb angle exactly equal to 0 (very rare)*/
		return 	CHECK_OK;
 8008e30:	2300      	movs	r3, #0
 8008e32:	e000      	b.n	8008e36 <self_check_motors+0x26>
	}
	return CHECK_FAIL;
 8008e34:	2301      	movs	r3, #1
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	370c      	adds	r7, #12
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e40:	4770      	bx	lr
 8008e42:	bf00      	nop
 8008e44:	20005218 	.word	0x20005218

08008e48 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8008e4c:	4b17      	ldr	r3, [pc, #92]	; (8008eac <MX_CAN1_Init+0x64>)
 8008e4e:	4a18      	ldr	r2, [pc, #96]	; (8008eb0 <MX_CAN1_Init+0x68>)
 8008e50:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8008e52:	4b16      	ldr	r3, [pc, #88]	; (8008eac <MX_CAN1_Init+0x64>)
 8008e54:	2203      	movs	r2, #3
 8008e56:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8008e58:	4b14      	ldr	r3, [pc, #80]	; (8008eac <MX_CAN1_Init+0x64>)
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8008e5e:	4b13      	ldr	r3, [pc, #76]	; (8008eac <MX_CAN1_Init+0x64>)
 8008e60:	2200      	movs	r2, #0
 8008e62:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 8008e64:	4b11      	ldr	r3, [pc, #68]	; (8008eac <MX_CAN1_Init+0x64>)
 8008e66:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 8008e6a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8008e6c:	4b0f      	ldr	r3, [pc, #60]	; (8008eac <MX_CAN1_Init+0x64>)
 8008e6e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8008e72:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8008e74:	4b0d      	ldr	r3, [pc, #52]	; (8008eac <MX_CAN1_Init+0x64>)
 8008e76:	2200      	movs	r2, #0
 8008e78:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8008e7a:	4b0c      	ldr	r3, [pc, #48]	; (8008eac <MX_CAN1_Init+0x64>)
 8008e7c:	2201      	movs	r2, #1
 8008e7e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = ENABLE;
 8008e80:	4b0a      	ldr	r3, [pc, #40]	; (8008eac <MX_CAN1_Init+0x64>)
 8008e82:	2201      	movs	r2, #1
 8008e84:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8008e86:	4b09      	ldr	r3, [pc, #36]	; (8008eac <MX_CAN1_Init+0x64>)
 8008e88:	2201      	movs	r2, #1
 8008e8a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8008e8c:	4b07      	ldr	r3, [pc, #28]	; (8008eac <MX_CAN1_Init+0x64>)
 8008e8e:	2200      	movs	r2, #0
 8008e90:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 8008e92:	4b06      	ldr	r3, [pc, #24]	; (8008eac <MX_CAN1_Init+0x64>)
 8008e94:	2201      	movs	r2, #1
 8008e96:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8008e98:	4804      	ldr	r0, [pc, #16]	; (8008eac <MX_CAN1_Init+0x64>)
 8008e9a:	f001 ff57 	bl	800ad4c <HAL_CAN_Init>
 8008e9e:	4603      	mov	r3, r0
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d001      	beq.n	8008ea8 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8008ea4:	f000 fe8e 	bl	8009bc4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8008ea8:	bf00      	nop
 8008eaa:	bd80      	pop	{r7, pc}
 8008eac:	2000d830 	.word	0x2000d830
 8008eb0:	40006400 	.word	0x40006400

08008eb4 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8008eb8:	4b17      	ldr	r3, [pc, #92]	; (8008f18 <MX_CAN2_Init+0x64>)
 8008eba:	4a18      	ldr	r2, [pc, #96]	; (8008f1c <MX_CAN2_Init+0x68>)
 8008ebc:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 3;
 8008ebe:	4b16      	ldr	r3, [pc, #88]	; (8008f18 <MX_CAN2_Init+0x64>)
 8008ec0:	2203      	movs	r2, #3
 8008ec2:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8008ec4:	4b14      	ldr	r3, [pc, #80]	; (8008f18 <MX_CAN2_Init+0x64>)
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8008eca:	4b13      	ldr	r3, [pc, #76]	; (8008f18 <MX_CAN2_Init+0x64>)
 8008ecc:	2200      	movs	r2, #0
 8008ece:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_10TQ;
 8008ed0:	4b11      	ldr	r3, [pc, #68]	; (8008f18 <MX_CAN2_Init+0x64>)
 8008ed2:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 8008ed6:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 8008ed8:	4b0f      	ldr	r3, [pc, #60]	; (8008f18 <MX_CAN2_Init+0x64>)
 8008eda:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8008ede:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8008ee0:	4b0d      	ldr	r3, [pc, #52]	; (8008f18 <MX_CAN2_Init+0x64>)
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = ENABLE;
 8008ee6:	4b0c      	ldr	r3, [pc, #48]	; (8008f18 <MX_CAN2_Init+0x64>)
 8008ee8:	2201      	movs	r2, #1
 8008eea:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = ENABLE;
 8008eec:	4b0a      	ldr	r3, [pc, #40]	; (8008f18 <MX_CAN2_Init+0x64>)
 8008eee:	2201      	movs	r2, #1
 8008ef0:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = ENABLE;
 8008ef2:	4b09      	ldr	r3, [pc, #36]	; (8008f18 <MX_CAN2_Init+0x64>)
 8008ef4:	2201      	movs	r2, #1
 8008ef6:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8008ef8:	4b07      	ldr	r3, [pc, #28]	; (8008f18 <MX_CAN2_Init+0x64>)
 8008efa:	2200      	movs	r2, #0
 8008efc:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = ENABLE;
 8008efe:	4b06      	ldr	r3, [pc, #24]	; (8008f18 <MX_CAN2_Init+0x64>)
 8008f00:	2201      	movs	r2, #1
 8008f02:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8008f04:	4804      	ldr	r0, [pc, #16]	; (8008f18 <MX_CAN2_Init+0x64>)
 8008f06:	f001 ff21 	bl	800ad4c <HAL_CAN_Init>
 8008f0a:	4603      	mov	r3, r0
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d001      	beq.n	8008f14 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8008f10:	f000 fe58 	bl	8009bc4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8008f14:	bf00      	nop
 8008f16:	bd80      	pop	{r7, pc}
 8008f18:	2000d808 	.word	0x2000d808
 8008f1c:	40006800 	.word	0x40006800

08008f20 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b08c      	sub	sp, #48	; 0x30
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008f28:	f107 031c 	add.w	r3, r7, #28
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	601a      	str	r2, [r3, #0]
 8008f30:	605a      	str	r2, [r3, #4]
 8008f32:	609a      	str	r2, [r3, #8]
 8008f34:	60da      	str	r2, [r3, #12]
 8008f36:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	4a52      	ldr	r2, [pc, #328]	; (8009088 <HAL_CAN_MspInit+0x168>)
 8008f3e:	4293      	cmp	r3, r2
 8008f40:	d145      	bne.n	8008fce <HAL_CAN_MspInit+0xae>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8008f42:	4b52      	ldr	r3, [pc, #328]	; (800908c <HAL_CAN_MspInit+0x16c>)
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	3301      	adds	r3, #1
 8008f48:	4a50      	ldr	r2, [pc, #320]	; (800908c <HAL_CAN_MspInit+0x16c>)
 8008f4a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8008f4c:	4b4f      	ldr	r3, [pc, #316]	; (800908c <HAL_CAN_MspInit+0x16c>)
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	2b01      	cmp	r3, #1
 8008f52:	d10d      	bne.n	8008f70 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8008f54:	2300      	movs	r3, #0
 8008f56:	61bb      	str	r3, [r7, #24]
 8008f58:	4b4d      	ldr	r3, [pc, #308]	; (8009090 <HAL_CAN_MspInit+0x170>)
 8008f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f5c:	4a4c      	ldr	r2, [pc, #304]	; (8009090 <HAL_CAN_MspInit+0x170>)
 8008f5e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008f62:	6413      	str	r3, [r2, #64]	; 0x40
 8008f64:	4b4a      	ldr	r3, [pc, #296]	; (8009090 <HAL_CAN_MspInit+0x170>)
 8008f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008f6c:	61bb      	str	r3, [r7, #24]
 8008f6e:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8008f70:	2300      	movs	r3, #0
 8008f72:	617b      	str	r3, [r7, #20]
 8008f74:	4b46      	ldr	r3, [pc, #280]	; (8009090 <HAL_CAN_MspInit+0x170>)
 8008f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f78:	4a45      	ldr	r2, [pc, #276]	; (8009090 <HAL_CAN_MspInit+0x170>)
 8008f7a:	f043 0308 	orr.w	r3, r3, #8
 8008f7e:	6313      	str	r3, [r2, #48]	; 0x30
 8008f80:	4b43      	ldr	r3, [pc, #268]	; (8009090 <HAL_CAN_MspInit+0x170>)
 8008f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f84:	f003 0308 	and.w	r3, r3, #8
 8008f88:	617b      	str	r3, [r7, #20]
 8008f8a:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8008f8c:	2303      	movs	r3, #3
 8008f8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008f90:	2302      	movs	r3, #2
 8008f92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f94:	2300      	movs	r3, #0
 8008f96:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008f98:	2303      	movs	r3, #3
 8008f9a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8008f9c:	2309      	movs	r3, #9
 8008f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008fa0:	f107 031c 	add.w	r3, r7, #28
 8008fa4:	4619      	mov	r1, r3
 8008fa6:	483b      	ldr	r0, [pc, #236]	; (8009094 <HAL_CAN_MspInit+0x174>)
 8008fa8:	f003 fa46 	bl	800c438 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 8008fac:	2200      	movs	r2, #0
 8008fae:	2105      	movs	r1, #5
 8008fb0:	2013      	movs	r0, #19
 8008fb2:	f002 fe08 	bl	800bbc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8008fb6:	2013      	movs	r0, #19
 8008fb8:	f002 fe21 	bl	800bbfe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	2105      	movs	r1, #5
 8008fc0:	2014      	movs	r0, #20
 8008fc2:	f002 fe00 	bl	800bbc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8008fc6:	2014      	movs	r0, #20
 8008fc8:	f002 fe19 	bl	800bbfe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 8008fcc:	e057      	b.n	800907e <HAL_CAN_MspInit+0x15e>
  else if(canHandle->Instance==CAN2)
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	4a31      	ldr	r2, [pc, #196]	; (8009098 <HAL_CAN_MspInit+0x178>)
 8008fd4:	4293      	cmp	r3, r2
 8008fd6:	d152      	bne.n	800907e <HAL_CAN_MspInit+0x15e>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8008fd8:	2300      	movs	r3, #0
 8008fda:	613b      	str	r3, [r7, #16]
 8008fdc:	4b2c      	ldr	r3, [pc, #176]	; (8009090 <HAL_CAN_MspInit+0x170>)
 8008fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fe0:	4a2b      	ldr	r2, [pc, #172]	; (8009090 <HAL_CAN_MspInit+0x170>)
 8008fe2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008fe6:	6413      	str	r3, [r2, #64]	; 0x40
 8008fe8:	4b29      	ldr	r3, [pc, #164]	; (8009090 <HAL_CAN_MspInit+0x170>)
 8008fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008ff0:	613b      	str	r3, [r7, #16]
 8008ff2:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8008ff4:	4b25      	ldr	r3, [pc, #148]	; (800908c <HAL_CAN_MspInit+0x16c>)
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	3301      	adds	r3, #1
 8008ffa:	4a24      	ldr	r2, [pc, #144]	; (800908c <HAL_CAN_MspInit+0x16c>)
 8008ffc:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8008ffe:	4b23      	ldr	r3, [pc, #140]	; (800908c <HAL_CAN_MspInit+0x16c>)
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	2b01      	cmp	r3, #1
 8009004:	d10d      	bne.n	8009022 <HAL_CAN_MspInit+0x102>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8009006:	2300      	movs	r3, #0
 8009008:	60fb      	str	r3, [r7, #12]
 800900a:	4b21      	ldr	r3, [pc, #132]	; (8009090 <HAL_CAN_MspInit+0x170>)
 800900c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800900e:	4a20      	ldr	r2, [pc, #128]	; (8009090 <HAL_CAN_MspInit+0x170>)
 8009010:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8009014:	6413      	str	r3, [r2, #64]	; 0x40
 8009016:	4b1e      	ldr	r3, [pc, #120]	; (8009090 <HAL_CAN_MspInit+0x170>)
 8009018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800901a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800901e:	60fb      	str	r3, [r7, #12]
 8009020:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009022:	2300      	movs	r3, #0
 8009024:	60bb      	str	r3, [r7, #8]
 8009026:	4b1a      	ldr	r3, [pc, #104]	; (8009090 <HAL_CAN_MspInit+0x170>)
 8009028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800902a:	4a19      	ldr	r2, [pc, #100]	; (8009090 <HAL_CAN_MspInit+0x170>)
 800902c:	f043 0302 	orr.w	r3, r3, #2
 8009030:	6313      	str	r3, [r2, #48]	; 0x30
 8009032:	4b17      	ldr	r3, [pc, #92]	; (8009090 <HAL_CAN_MspInit+0x170>)
 8009034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009036:	f003 0302 	and.w	r3, r3, #2
 800903a:	60bb      	str	r3, [r7, #8]
 800903c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800903e:	2360      	movs	r3, #96	; 0x60
 8009040:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009042:	2302      	movs	r3, #2
 8009044:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009046:	2300      	movs	r3, #0
 8009048:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800904a:	2303      	movs	r3, #3
 800904c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 800904e:	2309      	movs	r3, #9
 8009050:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009052:	f107 031c 	add.w	r3, r7, #28
 8009056:	4619      	mov	r1, r3
 8009058:	4810      	ldr	r0, [pc, #64]	; (800909c <HAL_CAN_MspInit+0x17c>)
 800905a:	f003 f9ed 	bl	800c438 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_TX_IRQn, 5, 0);
 800905e:	2200      	movs	r2, #0
 8009060:	2105      	movs	r1, #5
 8009062:	203f      	movs	r0, #63	; 0x3f
 8009064:	f002 fdaf 	bl	800bbc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 8009068:	203f      	movs	r0, #63	; 0x3f
 800906a:	f002 fdc8 	bl	800bbfe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 5, 0);
 800906e:	2200      	movs	r2, #0
 8009070:	2105      	movs	r1, #5
 8009072:	2040      	movs	r0, #64	; 0x40
 8009074:	f002 fda7 	bl	800bbc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8009078:	2040      	movs	r0, #64	; 0x40
 800907a:	f002 fdc0 	bl	800bbfe <HAL_NVIC_EnableIRQ>
}
 800907e:	bf00      	nop
 8009080:	3730      	adds	r7, #48	; 0x30
 8009082:	46bd      	mov	sp, r7
 8009084:	bd80      	pop	{r7, pc}
 8009086:	bf00      	nop
 8009088:	40006400 	.word	0x40006400
 800908c:	20000528 	.word	0x20000528
 8009090:	40023800 	.word	0x40023800
 8009094:	40020c00 	.word	0x40020c00
 8009098:	40006800 	.word	0x40006800
 800909c:	40020400 	.word	0x40020400

080090a0 <can_filter_enable>:
  /* USER CODE END CAN2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void can_filter_enable(CAN_HandleTypeDef* hcan){
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b08c      	sub	sp, #48	; 0x30
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
	CAN_FilterTypeDef CAN_FilterConfigStructure;

	CAN_FilterConfigStructure.FilterIdHigh = 0x0000;
 80090a8:	2300      	movs	r3, #0
 80090aa:	60bb      	str	r3, [r7, #8]
	CAN_FilterConfigStructure.FilterIdLow = 0x0000;
 80090ac:	2300      	movs	r3, #0
 80090ae:	60fb      	str	r3, [r7, #12]
	CAN_FilterConfigStructure.FilterMaskIdHigh = 0x0000;
 80090b0:	2300      	movs	r3, #0
 80090b2:	613b      	str	r3, [r7, #16]
	CAN_FilterConfigStructure.FilterMaskIdLow = 0x0000;
 80090b4:	2300      	movs	r3, #0
 80090b6:	617b      	str	r3, [r7, #20]
	CAN_FilterConfigStructure.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80090b8:	2300      	movs	r3, #0
 80090ba:	61bb      	str	r3, [r7, #24]
	CAN_FilterConfigStructure.FilterMode = CAN_FILTERMODE_IDMASK;
 80090bc:	2300      	movs	r3, #0
 80090be:	623b      	str	r3, [r7, #32]
	CAN_FilterConfigStructure.FilterScale = CAN_FILTERSCALE_32BIT;
 80090c0:	2301      	movs	r3, #1
 80090c2:	627b      	str	r3, [r7, #36]	; 0x24
	CAN_FilterConfigStructure.FilterActivation = ENABLE;
 80090c4:	2301      	movs	r3, #1
 80090c6:	62bb      	str	r3, [r7, #40]	; 0x28
	if(hcan == &hcan1){
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	4a0e      	ldr	r2, [pc, #56]	; (8009104 <can_filter_enable+0x64>)
 80090cc:	4293      	cmp	r3, r2
 80090ce:	d102      	bne.n	80090d6 <can_filter_enable+0x36>
//		CAN_FilterConfigStructure.SlaveStartFilterBank = 27;
		CAN_FilterConfigStructure.FilterBank = 0;
 80090d0:	2300      	movs	r3, #0
 80090d2:	61fb      	str	r3, [r7, #28]
 80090d4:	e007      	b.n	80090e6 <can_filter_enable+0x46>
	}
	else if(hcan == &hcan2){
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	4a0b      	ldr	r2, [pc, #44]	; (8009108 <can_filter_enable+0x68>)
 80090da:	4293      	cmp	r3, r2
 80090dc:	d103      	bne.n	80090e6 <can_filter_enable+0x46>
		//FIXME: Test current back filter idx
		CAN_FilterConfigStructure.SlaveStartFilterBank = 14;
 80090de:	230e      	movs	r3, #14
 80090e0:	62fb      	str	r3, [r7, #44]	; 0x2c
		CAN_FilterConfigStructure.FilterBank = 14;
 80090e2:	230e      	movs	r3, #14
 80090e4:	61fb      	str	r3, [r7, #28]
	}

	HAL_CAN_ConfigFilter(hcan, &CAN_FilterConfigStructure);
 80090e6:	f107 0308 	add.w	r3, r7, #8
 80090ea:	4619      	mov	r1, r3
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	f001 ff29 	bl	800af44 <HAL_CAN_ConfigFilter>
	// activate the canx msg callback interrupt
	HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 80090f2:	2102      	movs	r1, #2
 80090f4:	6878      	ldr	r0, [r7, #4]
 80090f6:	f002 fa36 	bl	800b566 <HAL_CAN_ActivateNotification>
}
 80090fa:	bf00      	nop
 80090fc:	3730      	adds	r7, #48	; 0x30
 80090fe:	46bd      	mov	sp, r7
 8009100:	bd80      	pop	{r7, pc}
 8009102:	bf00      	nop
 8009104:	2000d830 	.word	0x2000d830
 8009108:	2000d808 	.word	0x2000d808

0800910c <HAL_CAN_RxFifo0MsgPendingCallback>:
/* This function activates whenever the RxFifo receives a message
 * The StdId is obtained from the can message, then it is written into the buffer array (it is an array of arrays)
 * To figure out which motor it is for the read/write functions, we will refer to a table - see notes from March 25, 2021
 * There may be a better table later
*/
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 800910c:	b580      	push	{r7, lr}
 800910e:	b08a      	sub	sp, #40	; 0x28
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef rx_header;
	rx_header.StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[CAN_RX_FIFO0].RIR) >> CAN_TI0R_STID_Pos;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
 800911c:	0d5b      	lsrs	r3, r3, #21
 800911e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009122:	60bb      	str	r3, [r7, #8]
	if(hcan == &hcan1){
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	4a2d      	ldr	r2, [pc, #180]	; (80091dc <HAL_CAN_RxFifo0MsgPendingCallback+0xd0>)
 8009128:	4293      	cmp	r3, r2
 800912a:	d10f      	bne.n	800914c <HAL_CAN_RxFifo0MsgPendingCallback+0x40>
		uint8_t idx=rx_header.StdId-CAN_RX_ID_START;
 800912c:	68bb      	ldr	r3, [r7, #8]
 800912e:	b2db      	uxtb	r3, r3
 8009130:	3b01      	subs	r3, #1
 8009132:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_header, can_rx_buffer[idx]);
 8009136:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800913a:	00db      	lsls	r3, r3, #3
 800913c:	4a28      	ldr	r2, [pc, #160]	; (80091e0 <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 800913e:	4413      	add	r3, r2
 8009140:	f107 0208 	add.w	r2, r7, #8
 8009144:	2100      	movs	r1, #0
 8009146:	6878      	ldr	r0, [r7, #4]
 8009148:	f002 f8fb 	bl	800b342 <HAL_CAN_GetRxMessage>
	}
	if(hcan == &hcan2){
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	4a25      	ldr	r2, [pc, #148]	; (80091e4 <HAL_CAN_RxFifo0MsgPendingCallback+0xd8>)
 8009150:	4293      	cmp	r3, r2
 8009152:	d13f      	bne.n	80091d4 <HAL_CAN_RxFifo0MsgPendingCallback+0xc8>
		if(board_status==CHASSIS_BOARD){
 8009154:	4b24      	ldr	r3, [pc, #144]	; (80091e8 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 8009156:	781b      	ldrb	r3, [r3, #0]
 8009158:	2b01      	cmp	r3, #1
 800915a:	d11b      	bne.n	8009194 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>
			uint8_t idx=rx_header.StdId-IDLE_COMM_ID;
 800915c:	68bb      	ldr	r3, [r7, #8]
 800915e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			can_comm_rx[idx].comm_id = rx_header.StdId;
 8009162:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8009166:	68b9      	ldr	r1, [r7, #8]
 8009168:	4820      	ldr	r0, [pc, #128]	; (80091ec <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 800916a:	4613      	mov	r3, r2
 800916c:	005b      	lsls	r3, r3, #1
 800916e:	4413      	add	r3, r2
 8009170:	009b      	lsls	r3, r3, #2
 8009172:	4403      	add	r3, r0
 8009174:	6019      	str	r1, [r3, #0]
			HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_header, can_comm_rx[idx].comm_rx_buffer);
 8009176:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800917a:	4613      	mov	r3, r2
 800917c:	005b      	lsls	r3, r3, #1
 800917e:	4413      	add	r3, r2
 8009180:	009b      	lsls	r3, r3, #2
 8009182:	4a1a      	ldr	r2, [pc, #104]	; (80091ec <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 8009184:	4413      	add	r3, r2
 8009186:	3304      	adds	r3, #4
 8009188:	f107 0208 	add.w	r2, r7, #8
 800918c:	2100      	movs	r1, #0
 800918e:	6878      	ldr	r0, [r7, #4]
 8009190:	f002 f8d7 	bl	800b342 <HAL_CAN_GetRxMessage>
		}
		if(board_status==GIMBAL_BOARD){
 8009194:	4b14      	ldr	r3, [pc, #80]	; (80091e8 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 8009196:	781b      	ldrb	r3, [r3, #0]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d11b      	bne.n	80091d4 <HAL_CAN_RxFifo0MsgPendingCallback+0xc8>
			uint8_t idx=rx_header.StdId-IDLE_COMM_ID;
 800919c:	68bb      	ldr	r3, [r7, #8]
 800919e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
			can_comm_rx[idx].comm_id = rx_header.StdId;
 80091a2:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80091a6:	68b9      	ldr	r1, [r7, #8]
 80091a8:	4810      	ldr	r0, [pc, #64]	; (80091ec <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 80091aa:	4613      	mov	r3, r2
 80091ac:	005b      	lsls	r3, r3, #1
 80091ae:	4413      	add	r3, r2
 80091b0:	009b      	lsls	r3, r3, #2
 80091b2:	4403      	add	r3, r0
 80091b4:	6019      	str	r1, [r3, #0]
			HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_header, can_comm_rx[idx].comm_rx_buffer);
 80091b6:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80091ba:	4613      	mov	r3, r2
 80091bc:	005b      	lsls	r3, r3, #1
 80091be:	4413      	add	r3, r2
 80091c0:	009b      	lsls	r3, r3, #2
 80091c2:	4a0a      	ldr	r2, [pc, #40]	; (80091ec <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 80091c4:	4413      	add	r3, r2
 80091c6:	3304      	adds	r3, #4
 80091c8:	f107 0208 	add.w	r2, r7, #8
 80091cc:	2100      	movs	r1, #0
 80091ce:	6878      	ldr	r0, [r7, #4]
 80091d0:	f002 f8b7 	bl	800b342 <HAL_CAN_GetRxMessage>
		}
	}
}
 80091d4:	bf00      	nop
 80091d6:	3728      	adds	r7, #40	; 0x28
 80091d8:	46bd      	mov	sp, r7
 80091da:	bd80      	pop	{r7, pc}
 80091dc:	2000d830 	.word	0x2000d830
 80091e0:	200046a0 	.word	0x200046a0
 80091e4:	2000d808 	.word	0x2000d808
 80091e8:	2000469c 	.word	0x2000469c
 80091ec:	200004d4 	.word	0x200004d4

080091f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b082      	sub	sp, #8
 80091f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80091f6:	2300      	movs	r3, #0
 80091f8:	607b      	str	r3, [r7, #4]
 80091fa:	4b27      	ldr	r3, [pc, #156]	; (8009298 <MX_DMA_Init+0xa8>)
 80091fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091fe:	4a26      	ldr	r2, [pc, #152]	; (8009298 <MX_DMA_Init+0xa8>)
 8009200:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009204:	6313      	str	r3, [r2, #48]	; 0x30
 8009206:	4b24      	ldr	r3, [pc, #144]	; (8009298 <MX_DMA_Init+0xa8>)
 8009208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800920a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800920e:	607b      	str	r3, [r7, #4]
 8009210:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8009212:	2300      	movs	r3, #0
 8009214:	603b      	str	r3, [r7, #0]
 8009216:	4b20      	ldr	r3, [pc, #128]	; (8009298 <MX_DMA_Init+0xa8>)
 8009218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800921a:	4a1f      	ldr	r2, [pc, #124]	; (8009298 <MX_DMA_Init+0xa8>)
 800921c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009220:	6313      	str	r3, [r2, #48]	; 0x30
 8009222:	4b1d      	ldr	r3, [pc, #116]	; (8009298 <MX_DMA_Init+0xa8>)
 8009224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009226:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800922a:	603b      	str	r3, [r7, #0]
 800922c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 800922e:	2200      	movs	r2, #0
 8009230:	2105      	movs	r1, #5
 8009232:	200c      	movs	r0, #12
 8009234:	f002 fcc7 	bl	800bbc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8009238:	200c      	movs	r0, #12
 800923a:	f002 fce0 	bl	800bbfe <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 800923e:	2200      	movs	r2, #0
 8009240:	2105      	movs	r1, #5
 8009242:	2010      	movs	r0, #16
 8009244:	f002 fcbf 	bl	800bbc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8009248:	2010      	movs	r0, #16
 800924a:	f002 fcd8 	bl	800bbfe <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 800924e:	2200      	movs	r2, #0
 8009250:	2105      	movs	r1, #5
 8009252:	203a      	movs	r0, #58	; 0x3a
 8009254:	f002 fcb7 	bl	800bbc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8009258:	203a      	movs	r0, #58	; 0x3a
 800925a:	f002 fcd0 	bl	800bbfe <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 800925e:	2200      	movs	r2, #0
 8009260:	2105      	movs	r1, #5
 8009262:	203b      	movs	r0, #59	; 0x3b
 8009264:	f002 fcaf 	bl	800bbc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8009268:	203b      	movs	r0, #59	; 0x3b
 800926a:	f002 fcc8 	bl	800bbfe <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0);
 800926e:	2200      	movs	r2, #0
 8009270:	2105      	movs	r1, #5
 8009272:	2044      	movs	r0, #68	; 0x44
 8009274:	f002 fca7 	bl	800bbc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8009278:	2044      	movs	r0, #68	; 0x44
 800927a:	f002 fcc0 	bl	800bbfe <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 800927e:	2200      	movs	r2, #0
 8009280:	2105      	movs	r1, #5
 8009282:	2046      	movs	r0, #70	; 0x46
 8009284:	f002 fc9f 	bl	800bbc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8009288:	2046      	movs	r0, #70	; 0x46
 800928a:	f002 fcb8 	bl	800bbfe <HAL_NVIC_EnableIRQ>

}
 800928e:	bf00      	nop
 8009290:	3708      	adds	r7, #8
 8009292:	46bd      	mov	sp, r7
 8009294:	bd80      	pop	{r7, pc}
 8009296:	bf00      	nop
 8009298:	40023800 	.word	0x40023800

0800929c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800929c:	b480      	push	{r7}
 800929e:	b085      	sub	sp, #20
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	60f8      	str	r0, [r7, #12]
 80092a4:	60b9      	str	r1, [r7, #8]
 80092a6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	4a07      	ldr	r2, [pc, #28]	; (80092c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80092ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80092ae:	68bb      	ldr	r3, [r7, #8]
 80092b0:	4a06      	ldr	r2, [pc, #24]	; (80092cc <vApplicationGetIdleTaskMemory+0x30>)
 80092b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2280      	movs	r2, #128	; 0x80
 80092b8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80092ba:	bf00      	nop
 80092bc:	3714      	adds	r7, #20
 80092be:	46bd      	mov	sp, r7
 80092c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c4:	4770      	bx	lr
 80092c6:	bf00      	nop
 80092c8:	2000052c 	.word	0x2000052c
 80092cc:	20000580 	.word	0x20000580

080092d0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80092d0:	b5b0      	push	{r4, r5, r7, lr}
 80092d2:	b0d8      	sub	sp, #352	; 0x160
 80092d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  UC_Pack_Queue = xQueueCreate(10, UC_PACK_BUFFER_SIZE);
 80092d6:	2200      	movs	r2, #0
 80092d8:	2140      	movs	r1, #64	; 0x40
 80092da:	200a      	movs	r0, #10
 80092dc:	f007 fc1e 	bl	8010b1c <xQueueGenericCreate>
 80092e0:	4603      	mov	r3, r0
 80092e2:	4a6c      	ldr	r2, [pc, #432]	; (8009494 <MX_FREERTOS_Init+0x1c4>)
 80092e4:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80092e6:	4b6c      	ldr	r3, [pc, #432]	; (8009498 <MX_FREERTOS_Init+0x1c8>)
 80092e8:	f507 748e 	add.w	r4, r7, #284	; 0x11c
 80092ec:	461d      	mov	r5, r3
 80092ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80092f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80092f2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80092f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80092fa:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 80092fe:	2100      	movs	r1, #0
 8009300:	4618      	mov	r0, r3
 8009302:	f007 fa8e 	bl	8010822 <osThreadCreate>
 8009306:	4603      	mov	r3, r0
 8009308:	4a64      	ldr	r2, [pc, #400]	; (800949c <MX_FREERTOS_Init+0x1cc>)
 800930a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  osThreadDef(TimerTask, Timer_Task_Func, osPriorityHigh, 0, 256);
 800930c:	4b64      	ldr	r3, [pc, #400]	; (80094a0 <MX_FREERTOS_Init+0x1d0>)
 800930e:	f507 7480 	add.w	r4, r7, #256	; 0x100
 8009312:	461d      	mov	r5, r3
 8009314:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009316:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009318:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800931c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    TimerTaskHandle = osThreadCreate(osThread(TimerTask), NULL);
 8009320:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8009324:	2100      	movs	r1, #0
 8009326:	4618      	mov	r0, r3
 8009328:	f007 fa7b 	bl	8010822 <osThreadCreate>
 800932c:	f8c7 015c 	str.w	r0, [r7, #348]	; 0x15c

    osThreadDef(CommTask, Comm_Task_Func, osPriorityHigh, 0, 256);
 8009330:	4b5c      	ldr	r3, [pc, #368]	; (80094a4 <MX_FREERTOS_Init+0x1d4>)
 8009332:	f107 04e4 	add.w	r4, r7, #228	; 0xe4
 8009336:	461d      	mov	r5, r3
 8009338:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800933a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800933c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8009340:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    CommTaskHandle = osThreadCreate(osThread(CommTask), NULL);
 8009344:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8009348:	2100      	movs	r1, #0
 800934a:	4618      	mov	r0, r3
 800934c:	f007 fa69 	bl	8010822 <osThreadCreate>
 8009350:	f8c7 0158 	str.w	r0, [r7, #344]	; 0x158

    osThreadDef(WDGTask, WatchDog_Task_Function, osPriorityHigh, 0, 256);
 8009354:	4b54      	ldr	r3, [pc, #336]	; (80094a8 <MX_FREERTOS_Init+0x1d8>)
 8009356:	f107 04c8 	add.w	r4, r7, #200	; 0xc8
 800935a:	461d      	mov	r5, r3
 800935c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800935e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009360:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8009364:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    WDGTaskHandle = osThreadCreate(osThread(WDGTask), NULL);
 8009368:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800936c:	2100      	movs	r1, #0
 800936e:	4618      	mov	r0, r3
 8009370:	f007 fa57 	bl	8010822 <osThreadCreate>
 8009374:	f8c7 0154 	str.w	r0, [r7, #340]	; 0x154


    if(board_status == CHASSIS_BOARD){
 8009378:	4b4c      	ldr	r3, [pc, #304]	; (80094ac <MX_FREERTOS_Init+0x1dc>)
 800937a:	781b      	ldrb	r3, [r3, #0]
 800937c:	2b01      	cmp	r3, #1
 800937e:	d136      	bne.n	80093ee <MX_FREERTOS_Init+0x11e>
    	  osThreadDef(ChassisTask, Chassis_Task_Func, osPriorityRealtime, 0, 256);
 8009380:	4b4b      	ldr	r3, [pc, #300]	; (80094b0 <MX_FREERTOS_Init+0x1e0>)
 8009382:	f107 04ac 	add.w	r4, r7, #172	; 0xac
 8009386:	461d      	mov	r5, r3
 8009388:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800938a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800938c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8009390:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    	  ChassisTaskHandle = osThreadCreate(osThread(ChassisTask), NULL);
 8009394:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8009398:	2100      	movs	r1, #0
 800939a:	4618      	mov	r0, r3
 800939c:	f007 fa41 	bl	8010822 <osThreadCreate>
 80093a0:	f8c7 0140 	str.w	r0, [r7, #320]	; 0x140

    	  osThreadDef(RCTask, RC_Task_Func, osPriorityHigh, 0, 384);
 80093a4:	4b43      	ldr	r3, [pc, #268]	; (80094b4 <MX_FREERTOS_Init+0x1e4>)
 80093a6:	f107 0490 	add.w	r4, r7, #144	; 0x90
 80093aa:	461d      	mov	r5, r3
 80093ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80093ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80093b0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80093b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    	  RCTaskHandle = osThreadCreate(osThread(RCTask), NULL);
 80093b8:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80093bc:	2100      	movs	r1, #0
 80093be:	4618      	mov	r0, r3
 80093c0:	f007 fa2f 	bl	8010822 <osThreadCreate>
 80093c4:	f8c7 013c 	str.w	r0, [r7, #316]	; 0x13c

    	  osThreadDef(RefTask, Referee_Task_Func, osPriorityHigh, 0, 384);
 80093c8:	4b3b      	ldr	r3, [pc, #236]	; (80094b8 <MX_FREERTOS_Init+0x1e8>)
 80093ca:	f107 0474 	add.w	r4, r7, #116	; 0x74
 80093ce:	461d      	mov	r5, r3
 80093d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80093d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80093d4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80093d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    	  RefTaskHandle = osThreadCreate(osThread(RefTask), NULL);
 80093dc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80093e0:	2100      	movs	r1, #0
 80093e2:	4618      	mov	r0, r3
 80093e4:	f007 fa1d 	bl	8010822 <osThreadCreate>
 80093e8:	f8c7 0138 	str.w	r0, [r7, #312]	; 0x138
    	  osThreadDef(PCUARTTask, PC_UART_Func, osPriorityHigh, 0, 256);
    	  PCUARTTaskHandle = osThreadCreate(osThread(PCUARTTask), NULL);
      }
  /* USER CODE END RTOS_THREADS */

}
 80093ec:	e04d      	b.n	800948a <MX_FREERTOS_Init+0x1ba>
    else if(board_status == GIMBAL_BOARD){
 80093ee:	4b2f      	ldr	r3, [pc, #188]	; (80094ac <MX_FREERTOS_Init+0x1dc>)
 80093f0:	781b      	ldrb	r3, [r3, #0]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d149      	bne.n	800948a <MX_FREERTOS_Init+0x1ba>
    	  osThreadDef(GimbalTask, Gimbal_Task_Function, osPriorityRealtime, 0, 512);
 80093f6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80093fa:	4a30      	ldr	r2, [pc, #192]	; (80094bc <MX_FREERTOS_Init+0x1ec>)
 80093fc:	461c      	mov	r4, r3
 80093fe:	4615      	mov	r5, r2
 8009400:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009402:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009404:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8009408:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    	  GimbalTaskHandle = osThreadCreate(osThread(GimbalTask), NULL);
 800940c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8009410:	2100      	movs	r1, #0
 8009412:	4618      	mov	r0, r3
 8009414:	f007 fa05 	bl	8010822 <osThreadCreate>
 8009418:	f8c7 0150 	str.w	r0, [r7, #336]	; 0x150
    	  osThreadDef(ShootTask, Shoot_Task_Func, osPriorityHigh, 0, 256);
 800941c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8009420:	4a27      	ldr	r2, [pc, #156]	; (80094c0 <MX_FREERTOS_Init+0x1f0>)
 8009422:	461c      	mov	r4, r3
 8009424:	4615      	mov	r5, r2
 8009426:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009428:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800942a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800942e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    	  ShootTaskHandle = osThreadCreate(osThread(ShootTask), NULL);
 8009432:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8009436:	2100      	movs	r1, #0
 8009438:	4618      	mov	r0, r3
 800943a:	f007 f9f2 	bl	8010822 <osThreadCreate>
 800943e:	f8c7 014c 	str.w	r0, [r7, #332]	; 0x14c
    	  osThreadDef(IMUTask, IMU_Task_Function, osPriorityHigh, 0, 256);
 8009442:	f107 0320 	add.w	r3, r7, #32
 8009446:	4a1f      	ldr	r2, [pc, #124]	; (80094c4 <MX_FREERTOS_Init+0x1f4>)
 8009448:	461c      	mov	r4, r3
 800944a:	4615      	mov	r5, r2
 800944c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800944e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009450:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8009454:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    	  IMUTaskHandle = osThreadCreate(osThread(IMUTask), NULL);
 8009458:	f107 0320 	add.w	r3, r7, #32
 800945c:	2100      	movs	r1, #0
 800945e:	4618      	mov	r0, r3
 8009460:	f007 f9df 	bl	8010822 <osThreadCreate>
 8009464:	f8c7 0148 	str.w	r0, [r7, #328]	; 0x148
    	  osThreadDef(PCUARTTask, PC_UART_Func, osPriorityHigh, 0, 256);
 8009468:	1d3b      	adds	r3, r7, #4
 800946a:	4a17      	ldr	r2, [pc, #92]	; (80094c8 <MX_FREERTOS_Init+0x1f8>)
 800946c:	461c      	mov	r4, r3
 800946e:	4615      	mov	r5, r2
 8009470:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009472:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009474:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8009478:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    	  PCUARTTaskHandle = osThreadCreate(osThread(PCUARTTask), NULL);
 800947c:	1d3b      	adds	r3, r7, #4
 800947e:	2100      	movs	r1, #0
 8009480:	4618      	mov	r0, r3
 8009482:	f007 f9ce 	bl	8010822 <osThreadCreate>
 8009486:	f8c7 0144 	str.w	r0, [r7, #324]	; 0x144
}
 800948a:	bf00      	nop
 800948c:	f507 77b0 	add.w	r7, r7, #352	; 0x160
 8009490:	46bd      	mov	sp, r7
 8009492:	bdb0      	pop	{r4, r5, r7, pc}
 8009494:	2000d85c 	.word	0x2000d85c
 8009498:	08015f8c 	.word	0x08015f8c
 800949c:	2000d858 	.word	0x2000d858
 80094a0:	08015fa8 	.word	0x08015fa8
 80094a4:	08015fc4 	.word	0x08015fc4
 80094a8:	08015fe0 	.word	0x08015fe0
 80094ac:	2000469c 	.word	0x2000469c
 80094b0:	08015ffc 	.word	0x08015ffc
 80094b4:	08016018 	.word	0x08016018
 80094b8:	08016034 	.word	0x08016034
 80094bc:	08016050 	.word	0x08016050
 80094c0:	0801606c 	.word	0x0801606c
 80094c4:	08016088 	.word	0x08016088
 80094c8:	080160a4 	.word	0x080160a4

080094cc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80094cc:	b580      	push	{r7, lr}
 80094ce:	b082      	sub	sp, #8
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80094d4:	2001      	movs	r0, #1
 80094d6:	f007 f9f0 	bl	80108ba <osDelay>
 80094da:	e7fb      	b.n	80094d4 <StartDefaultTask+0x8>

080094dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80094dc:	b580      	push	{r7, lr}
 80094de:	b08e      	sub	sp, #56	; 0x38
 80094e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80094e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80094e6:	2200      	movs	r2, #0
 80094e8:	601a      	str	r2, [r3, #0]
 80094ea:	605a      	str	r2, [r3, #4]
 80094ec:	609a      	str	r2, [r3, #8]
 80094ee:	60da      	str	r2, [r3, #12]
 80094f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80094f2:	2300      	movs	r3, #0
 80094f4:	623b      	str	r3, [r7, #32]
 80094f6:	4b94      	ldr	r3, [pc, #592]	; (8009748 <MX_GPIO_Init+0x26c>)
 80094f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094fa:	4a93      	ldr	r2, [pc, #588]	; (8009748 <MX_GPIO_Init+0x26c>)
 80094fc:	f043 0302 	orr.w	r3, r3, #2
 8009500:	6313      	str	r3, [r2, #48]	; 0x30
 8009502:	4b91      	ldr	r3, [pc, #580]	; (8009748 <MX_GPIO_Init+0x26c>)
 8009504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009506:	f003 0302 	and.w	r3, r3, #2
 800950a:	623b      	str	r3, [r7, #32]
 800950c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800950e:	2300      	movs	r3, #0
 8009510:	61fb      	str	r3, [r7, #28]
 8009512:	4b8d      	ldr	r3, [pc, #564]	; (8009748 <MX_GPIO_Init+0x26c>)
 8009514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009516:	4a8c      	ldr	r2, [pc, #560]	; (8009748 <MX_GPIO_Init+0x26c>)
 8009518:	f043 0301 	orr.w	r3, r3, #1
 800951c:	6313      	str	r3, [r2, #48]	; 0x30
 800951e:	4b8a      	ldr	r3, [pc, #552]	; (8009748 <MX_GPIO_Init+0x26c>)
 8009520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009522:	f003 0301 	and.w	r3, r3, #1
 8009526:	61fb      	str	r3, [r7, #28]
 8009528:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800952a:	2300      	movs	r3, #0
 800952c:	61bb      	str	r3, [r7, #24]
 800952e:	4b86      	ldr	r3, [pc, #536]	; (8009748 <MX_GPIO_Init+0x26c>)
 8009530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009532:	4a85      	ldr	r2, [pc, #532]	; (8009748 <MX_GPIO_Init+0x26c>)
 8009534:	f043 0308 	orr.w	r3, r3, #8
 8009538:	6313      	str	r3, [r2, #48]	; 0x30
 800953a:	4b83      	ldr	r3, [pc, #524]	; (8009748 <MX_GPIO_Init+0x26c>)
 800953c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800953e:	f003 0308 	and.w	r3, r3, #8
 8009542:	61bb      	str	r3, [r7, #24]
 8009544:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8009546:	2300      	movs	r3, #0
 8009548:	617b      	str	r3, [r7, #20]
 800954a:	4b7f      	ldr	r3, [pc, #508]	; (8009748 <MX_GPIO_Init+0x26c>)
 800954c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800954e:	4a7e      	ldr	r2, [pc, #504]	; (8009748 <MX_GPIO_Init+0x26c>)
 8009550:	f043 0304 	orr.w	r3, r3, #4
 8009554:	6313      	str	r3, [r2, #48]	; 0x30
 8009556:	4b7c      	ldr	r3, [pc, #496]	; (8009748 <MX_GPIO_Init+0x26c>)
 8009558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800955a:	f003 0304 	and.w	r3, r3, #4
 800955e:	617b      	str	r3, [r7, #20]
 8009560:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8009562:	2300      	movs	r3, #0
 8009564:	613b      	str	r3, [r7, #16]
 8009566:	4b78      	ldr	r3, [pc, #480]	; (8009748 <MX_GPIO_Init+0x26c>)
 8009568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800956a:	4a77      	ldr	r2, [pc, #476]	; (8009748 <MX_GPIO_Init+0x26c>)
 800956c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009570:	6313      	str	r3, [r2, #48]	; 0x30
 8009572:	4b75      	ldr	r3, [pc, #468]	; (8009748 <MX_GPIO_Init+0x26c>)
 8009574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009576:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800957a:	613b      	str	r3, [r7, #16]
 800957c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800957e:	2300      	movs	r3, #0
 8009580:	60fb      	str	r3, [r7, #12]
 8009582:	4b71      	ldr	r3, [pc, #452]	; (8009748 <MX_GPIO_Init+0x26c>)
 8009584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009586:	4a70      	ldr	r2, [pc, #448]	; (8009748 <MX_GPIO_Init+0x26c>)
 8009588:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800958c:	6313      	str	r3, [r2, #48]	; 0x30
 800958e:	4b6e      	ldr	r3, [pc, #440]	; (8009748 <MX_GPIO_Init+0x26c>)
 8009590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009592:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009596:	60fb      	str	r3, [r7, #12]
 8009598:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800959a:	2300      	movs	r3, #0
 800959c:	60bb      	str	r3, [r7, #8]
 800959e:	4b6a      	ldr	r3, [pc, #424]	; (8009748 <MX_GPIO_Init+0x26c>)
 80095a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095a2:	4a69      	ldr	r2, [pc, #420]	; (8009748 <MX_GPIO_Init+0x26c>)
 80095a4:	f043 0320 	orr.w	r3, r3, #32
 80095a8:	6313      	str	r3, [r2, #48]	; 0x30
 80095aa:	4b67      	ldr	r3, [pc, #412]	; (8009748 <MX_GPIO_Init+0x26c>)
 80095ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095ae:	f003 0320 	and.w	r3, r3, #32
 80095b2:	60bb      	str	r3, [r7, #8]
 80095b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80095b6:	2300      	movs	r3, #0
 80095b8:	607b      	str	r3, [r7, #4]
 80095ba:	4b63      	ldr	r3, [pc, #396]	; (8009748 <MX_GPIO_Init+0x26c>)
 80095bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095be:	4a62      	ldr	r2, [pc, #392]	; (8009748 <MX_GPIO_Init+0x26c>)
 80095c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80095c4:	6313      	str	r3, [r2, #48]	; 0x30
 80095c6:	4b60      	ldr	r3, [pc, #384]	; (8009748 <MX_GPIO_Init+0x26c>)
 80095c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80095ce:	607b      	str	r3, [r7, #4]
 80095d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 80095d2:	2201      	movs	r2, #1
 80095d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80095d8:	485c      	ldr	r0, [pc, #368]	; (800974c <MX_GPIO_Init+0x270>)
 80095da:	f003 f8e1 	bl	800c7a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RSTN_IST8310_GPIO_Port, RSTN_IST8310_Pin, GPIO_PIN_SET);
 80095de:	2201      	movs	r2, #1
 80095e0:	2140      	movs	r1, #64	; 0x40
 80095e2:	485b      	ldr	r0, [pc, #364]	; (8009750 <MX_GPIO_Init+0x274>)
 80095e4:	f003 f8dc 	bl	800c7a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED_Red_Pin|LED_Green_Pin|LED_Blue_Pin, GPIO_PIN_RESET);
 80095e8:	2200      	movs	r2, #0
 80095ea:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 80095ee:	4859      	ldr	r0, [pc, #356]	; (8009754 <MX_GPIO_Init+0x278>)
 80095f0:	f003 f8d6 	bl	800c7a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS1_ACCEL_GPIO_Port, CS1_ACCEL_Pin, GPIO_PIN_SET);
 80095f4:	2201      	movs	r2, #1
 80095f6:	2110      	movs	r1, #16
 80095f8:	4857      	ldr	r0, [pc, #348]	; (8009758 <MX_GPIO_Init+0x27c>)
 80095fa:	f003 f8d1 	bl	800c7a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS1_GYRO_GPIO_Port, CS1_GYRO_Pin, GPIO_PIN_SET);
 80095fe:	2201      	movs	r2, #1
 8009600:	2101      	movs	r1, #1
 8009602:	4856      	ldr	r0, [pc, #344]	; (800975c <MX_GPIO_Init+0x280>)
 8009604:	f003 f8cc 	bl	800c7a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HIGH_VOLT_GPIO_Port, HIGH_VOLT_Pin, GPIO_PIN_RESET);
 8009608:	2200      	movs	r2, #0
 800960a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800960e:	4853      	ldr	r0, [pc, #332]	; (800975c <MX_GPIO_Init+0x280>)
 8009610:	f003 f8c6 	bl	800c7a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8009614:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009618:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800961a:	2301      	movs	r3, #1
 800961c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800961e:	2300      	movs	r3, #0
 8009620:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009622:	2300      	movs	r3, #0
 8009624:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009626:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800962a:	4619      	mov	r1, r3
 800962c:	4847      	ldr	r0, [pc, #284]	; (800974c <MX_GPIO_Init+0x270>)
 800962e:	f002 ff03 	bl	800c438 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Board_Status_Pin;
 8009632:	2302      	movs	r3, #2
 8009634:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009636:	2300      	movs	r3, #0
 8009638:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800963a:	2301      	movs	r3, #1
 800963c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Board_Status_GPIO_Port, &GPIO_InitStruct);
 800963e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009642:	4619      	mov	r1, r3
 8009644:	4846      	ldr	r0, [pc, #280]	; (8009760 <MX_GPIO_Init+0x284>)
 8009646:	f002 fef7 	bl	800c438 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RSTN_IST8310_Pin;
 800964a:	2340      	movs	r3, #64	; 0x40
 800964c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800964e:	2301      	movs	r3, #1
 8009650:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009652:	2301      	movs	r3, #1
 8009654:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8009656:	2301      	movs	r3, #1
 8009658:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(RSTN_IST8310_GPIO_Port, &GPIO_InitStruct);
 800965a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800965e:	4619      	mov	r1, r3
 8009660:	483b      	ldr	r0, [pc, #236]	; (8009750 <MX_GPIO_Init+0x274>)
 8009662:	f002 fee9 	bl	800c438 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin PHPin */
  GPIO_InitStruct.Pin = LED_Red_Pin|LED_Green_Pin|LED_Blue_Pin;
 8009666:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800966a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800966c:	2301      	movs	r3, #1
 800966e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009670:	2300      	movs	r3, #0
 8009672:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009674:	2300      	movs	r3, #0
 8009676:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8009678:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800967c:	4619      	mov	r1, r3
 800967e:	4835      	ldr	r0, [pc, #212]	; (8009754 <MX_GPIO_Init+0x278>)
 8009680:	f002 feda 	bl	800c438 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = DRDY_IST8310_Pin|SOFTWARE_EXTI_Pin;
 8009684:	2309      	movs	r3, #9
 8009686:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8009688:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800968c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800968e:	2301      	movs	r3, #1
 8009690:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8009692:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009696:	4619      	mov	r1, r3
 8009698:	482d      	ldr	r0, [pc, #180]	; (8009750 <MX_GPIO_Init+0x274>)
 800969a:	f002 fecd 	bl	800c438 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS1_ACCEL_Pin;
 800969e:	2310      	movs	r3, #16
 80096a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80096a2:	2301      	movs	r3, #1
 80096a4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80096a6:	2301      	movs	r3, #1
 80096a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80096aa:	2302      	movs	r3, #2
 80096ac:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(CS1_ACCEL_GPIO_Port, &GPIO_InitStruct);
 80096ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80096b2:	4619      	mov	r1, r3
 80096b4:	4828      	ldr	r0, [pc, #160]	; (8009758 <MX_GPIO_Init+0x27c>)
 80096b6:	f002 febf 	bl	800c438 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INT1_ACCEL_Pin|INT1_GYRO_Pin;
 80096ba:	2330      	movs	r3, #48	; 0x30
 80096bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80096be:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80096c2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80096c4:	2301      	movs	r3, #1
 80096c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80096c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80096cc:	4619      	mov	r1, r3
 80096ce:	481f      	ldr	r0, [pc, #124]	; (800974c <MX_GPIO_Init+0x270>)
 80096d0:	f002 feb2 	bl	800c438 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS1_GYRO_Pin;
 80096d4:	2301      	movs	r3, #1
 80096d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80096d8:	2301      	movs	r3, #1
 80096da:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80096dc:	2301      	movs	r3, #1
 80096de:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80096e0:	2302      	movs	r3, #2
 80096e2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(CS1_GYRO_GPIO_Port, &GPIO_InitStruct);
 80096e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80096e8:	4619      	mov	r1, r3
 80096ea:	481c      	ldr	r0, [pc, #112]	; (800975c <MX_GPIO_Init+0x280>)
 80096ec:	f002 fea4 	bl	800c438 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = HIGH_VOLT_Pin;
 80096f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80096f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80096f6:	2301      	movs	r3, #1
 80096f8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80096fa:	2300      	movs	r3, #0
 80096fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80096fe:	2300      	movs	r3, #0
 8009700:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(HIGH_VOLT_GPIO_Port, &GPIO_InitStruct);
 8009702:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009706:	4619      	mov	r1, r3
 8009708:	4814      	ldr	r0, [pc, #80]	; (800975c <MX_GPIO_Init+0x280>)
 800970a:	f002 fe95 	bl	800c438 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 800970e:	2200      	movs	r2, #0
 8009710:	2105      	movs	r1, #5
 8009712:	2006      	movs	r0, #6
 8009714:	f002 fa57 	bl	800bbc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8009718:	2006      	movs	r0, #6
 800971a:	f002 fa70 	bl	800bbfe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 800971e:	2200      	movs	r2, #0
 8009720:	2105      	movs	r1, #5
 8009722:	200a      	movs	r0, #10
 8009724:	f002 fa4f 	bl	800bbc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8009728:	200a      	movs	r0, #10
 800972a:	f002 fa68 	bl	800bbfe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 800972e:	2200      	movs	r2, #0
 8009730:	2105      	movs	r1, #5
 8009732:	2017      	movs	r0, #23
 8009734:	f002 fa47 	bl	800bbc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8009738:	2017      	movs	r0, #23
 800973a:	f002 fa60 	bl	800bbfe <HAL_NVIC_EnableIRQ>

}
 800973e:	bf00      	nop
 8009740:	3738      	adds	r7, #56	; 0x38
 8009742:	46bd      	mov	sp, r7
 8009744:	bd80      	pop	{r7, pc}
 8009746:	bf00      	nop
 8009748:	40023800 	.word	0x40023800
 800974c:	40020800 	.word	0x40020800
 8009750:	40021800 	.word	0x40021800
 8009754:	40021c00 	.word	0x40021c00
 8009758:	40020000 	.word	0x40020000
 800975c:	40020400 	.word	0x40020400
 8009760:	40021400 	.word	0x40021400

08009764 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8009764:	b480      	push	{r7}
 8009766:	b083      	sub	sp, #12
 8009768:	af00      	add	r7, sp, #0
 800976a:	4603      	mov	r3, r0
 800976c:	80fb      	strh	r3, [r7, #6]
	/* Not Implement Button IT Yet,
	 * may be reserved for gyro calibration */
}
 800976e:	bf00      	nop
 8009770:	370c      	adds	r7, #12
 8009772:	46bd      	mov	sp, r7
 8009774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009778:	4770      	bx	lr
	...

0800977c <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 800977c:	b580      	push	{r7, lr}
 800977e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8009780:	4b12      	ldr	r3, [pc, #72]	; (80097cc <MX_I2C3_Init+0x50>)
 8009782:	4a13      	ldr	r2, [pc, #76]	; (80097d0 <MX_I2C3_Init+0x54>)
 8009784:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 8009786:	4b11      	ldr	r3, [pc, #68]	; (80097cc <MX_I2C3_Init+0x50>)
 8009788:	4a12      	ldr	r2, [pc, #72]	; (80097d4 <MX_I2C3_Init+0x58>)
 800978a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800978c:	4b0f      	ldr	r3, [pc, #60]	; (80097cc <MX_I2C3_Init+0x50>)
 800978e:	2200      	movs	r2, #0
 8009790:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8009792:	4b0e      	ldr	r3, [pc, #56]	; (80097cc <MX_I2C3_Init+0x50>)
 8009794:	2200      	movs	r2, #0
 8009796:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8009798:	4b0c      	ldr	r3, [pc, #48]	; (80097cc <MX_I2C3_Init+0x50>)
 800979a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800979e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80097a0:	4b0a      	ldr	r3, [pc, #40]	; (80097cc <MX_I2C3_Init+0x50>)
 80097a2:	2200      	movs	r2, #0
 80097a4:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80097a6:	4b09      	ldr	r3, [pc, #36]	; (80097cc <MX_I2C3_Init+0x50>)
 80097a8:	2200      	movs	r2, #0
 80097aa:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80097ac:	4b07      	ldr	r3, [pc, #28]	; (80097cc <MX_I2C3_Init+0x50>)
 80097ae:	2200      	movs	r2, #0
 80097b0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80097b2:	4b06      	ldr	r3, [pc, #24]	; (80097cc <MX_I2C3_Init+0x50>)
 80097b4:	2200      	movs	r2, #0
 80097b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80097b8:	4804      	ldr	r0, [pc, #16]	; (80097cc <MX_I2C3_Init+0x50>)
 80097ba:	f003 f823 	bl	800c804 <HAL_I2C_Init>
 80097be:	4603      	mov	r3, r0
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d001      	beq.n	80097c8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80097c4:	f000 f9fe 	bl	8009bc4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80097c8:	bf00      	nop
 80097ca:	bd80      	pop	{r7, pc}
 80097cc:	2000d860 	.word	0x2000d860
 80097d0:	40005c00 	.word	0x40005c00
 80097d4:	00061a80 	.word	0x00061a80

080097d8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80097d8:	b580      	push	{r7, lr}
 80097da:	b08a      	sub	sp, #40	; 0x28
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80097e0:	f107 0314 	add.w	r3, r7, #20
 80097e4:	2200      	movs	r2, #0
 80097e6:	601a      	str	r2, [r3, #0]
 80097e8:	605a      	str	r2, [r3, #4]
 80097ea:	609a      	str	r2, [r3, #8]
 80097ec:	60da      	str	r2, [r3, #12]
 80097ee:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	4a29      	ldr	r2, [pc, #164]	; (800989c <HAL_I2C_MspInit+0xc4>)
 80097f6:	4293      	cmp	r3, r2
 80097f8:	d14b      	bne.n	8009892 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80097fa:	2300      	movs	r3, #0
 80097fc:	613b      	str	r3, [r7, #16]
 80097fe:	4b28      	ldr	r3, [pc, #160]	; (80098a0 <HAL_I2C_MspInit+0xc8>)
 8009800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009802:	4a27      	ldr	r2, [pc, #156]	; (80098a0 <HAL_I2C_MspInit+0xc8>)
 8009804:	f043 0304 	orr.w	r3, r3, #4
 8009808:	6313      	str	r3, [r2, #48]	; 0x30
 800980a:	4b25      	ldr	r3, [pc, #148]	; (80098a0 <HAL_I2C_MspInit+0xc8>)
 800980c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800980e:	f003 0304 	and.w	r3, r3, #4
 8009812:	613b      	str	r3, [r7, #16]
 8009814:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009816:	2300      	movs	r3, #0
 8009818:	60fb      	str	r3, [r7, #12]
 800981a:	4b21      	ldr	r3, [pc, #132]	; (80098a0 <HAL_I2C_MspInit+0xc8>)
 800981c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800981e:	4a20      	ldr	r2, [pc, #128]	; (80098a0 <HAL_I2C_MspInit+0xc8>)
 8009820:	f043 0301 	orr.w	r3, r3, #1
 8009824:	6313      	str	r3, [r2, #48]	; 0x30
 8009826:	4b1e      	ldr	r3, [pc, #120]	; (80098a0 <HAL_I2C_MspInit+0xc8>)
 8009828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800982a:	f003 0301 	and.w	r3, r3, #1
 800982e:	60fb      	str	r3, [r7, #12]
 8009830:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8009832:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009836:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8009838:	2312      	movs	r3, #18
 800983a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800983c:	2301      	movs	r3, #1
 800983e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009840:	2303      	movs	r3, #3
 8009842:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8009844:	2304      	movs	r3, #4
 8009846:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009848:	f107 0314 	add.w	r3, r7, #20
 800984c:	4619      	mov	r1, r3
 800984e:	4815      	ldr	r0, [pc, #84]	; (80098a4 <HAL_I2C_MspInit+0xcc>)
 8009850:	f002 fdf2 	bl	800c438 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8009854:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009858:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800985a:	2312      	movs	r3, #18
 800985c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800985e:	2301      	movs	r3, #1
 8009860:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009862:	2303      	movs	r3, #3
 8009864:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8009866:	2304      	movs	r3, #4
 8009868:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800986a:	f107 0314 	add.w	r3, r7, #20
 800986e:	4619      	mov	r1, r3
 8009870:	480d      	ldr	r0, [pc, #52]	; (80098a8 <HAL_I2C_MspInit+0xd0>)
 8009872:	f002 fde1 	bl	800c438 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8009876:	2300      	movs	r3, #0
 8009878:	60bb      	str	r3, [r7, #8]
 800987a:	4b09      	ldr	r3, [pc, #36]	; (80098a0 <HAL_I2C_MspInit+0xc8>)
 800987c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800987e:	4a08      	ldr	r2, [pc, #32]	; (80098a0 <HAL_I2C_MspInit+0xc8>)
 8009880:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009884:	6413      	str	r3, [r2, #64]	; 0x40
 8009886:	4b06      	ldr	r3, [pc, #24]	; (80098a0 <HAL_I2C_MspInit+0xc8>)
 8009888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800988a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800988e:	60bb      	str	r3, [r7, #8]
 8009890:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8009892:	bf00      	nop
 8009894:	3728      	adds	r7, #40	; 0x28
 8009896:	46bd      	mov	sp, r7
 8009898:	bd80      	pop	{r7, pc}
 800989a:	bf00      	nop
 800989c:	40005c00 	.word	0x40005c00
 80098a0:	40023800 	.word	0x40023800
 80098a4:	40020800 	.word	0x40020800
 80098a8:	40020000 	.word	0x40020000

080098ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
   HAL_Init();
 80098b0:	f001 f9b6 	bl	800ac20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80098b4:	f000 f838 	bl	8009928 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80098b8:	f7ff fe10 	bl	80094dc <MX_GPIO_Init>
  MX_DMA_Init();
 80098bc:	f7ff fc98 	bl	80091f0 <MX_DMA_Init>
  MX_CAN1_Init();
 80098c0:	f7ff fac2 	bl	8008e48 <MX_CAN1_Init>
  MX_CAN2_Init();
 80098c4:	f7ff faf6 	bl	8008eb4 <MX_CAN2_Init>
  MX_TIM4_Init();
 80098c8:	f000 fc36 	bl	800a138 <MX_TIM4_Init>
  MX_TIM8_Init();
 80098cc:	f000 fcfe 	bl	800a2cc <MX_TIM8_Init>
  MX_TIM10_Init();
 80098d0:	f000 fd80 	bl	800a3d4 <MX_TIM10_Init>
  MX_TIM13_Init();
 80098d4:	f000 fdcc 	bl	800a470 <MX_TIM13_Init>
  MX_USART1_UART_Init();
 80098d8:	f000 ff32 	bl	800a740 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80098dc:	f000 ff92 	bl	800a804 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 80098e0:	f000 ff58 	bl	800a794 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80098e4:	f000 f974 	bl	8009bd0 <MX_SPI1_Init>
  MX_I2C3_Init();
 80098e8:	f7ff ff48 	bl	800977c <MX_I2C3_Init>
//  MX_IWDG_Init();
  MX_TIM5_Init();
 80098ec:	f000 fc7e 	bl	800a1ec <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
#ifdef USE_IWDG
/*To deactivate IWDG, go to main.h and comment #define USE_IWDG 1 */
  MX_IWDG_Init();//enable IWDG, period 2s
#endif
	HAL_GPIO_WritePin(LED_Green_GPIO_Port, LED_Green_Pin, GPIO_PIN_RESET);// turn off the green led
 80098f0:	2200      	movs	r2, #0
 80098f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80098f6:	480b      	ldr	r0, [pc, #44]	; (8009924 <main+0x78>)
 80098f8:	f002 ff52 	bl	800c7a0 <HAL_GPIO_WritePin>
	if(firmware_and_system_init() != HAL_OK){
 80098fc:	f000 f87e 	bl	80099fc <firmware_and_system_init>
 8009900:	4603      	mov	r3, r0
 8009902:	2b00      	cmp	r3, #0
 8009904:	d002      	beq.n	800990c <main+0x60>
	  Error_Handler();
 8009906:	f000 f95d 	bl	8009bc4 <Error_Handler>
 800990a:	e005      	b.n	8009918 <main+0x6c>
	}
	else
	  HAL_GPIO_WritePin(LED_Green_GPIO_Port, LED_Green_Pin, GPIO_PIN_SET);// turn on the green led
 800990c:	2201      	movs	r2, #1
 800990e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009912:	4804      	ldr	r0, [pc, #16]	; (8009924 <main+0x78>)
 8009914:	f002 ff44 	bl	800c7a0 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8009918:	f7ff fcda 	bl	80092d0 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 800991c:	f006 ff7a 	bl	8010814 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8009920:	e7fe      	b.n	8009920 <main+0x74>
 8009922:	bf00      	nop
 8009924:	40021c00 	.word	0x40021c00

08009928 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8009928:	b580      	push	{r7, lr}
 800992a:	b094      	sub	sp, #80	; 0x50
 800992c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800992e:	f107 0320 	add.w	r3, r7, #32
 8009932:	2230      	movs	r2, #48	; 0x30
 8009934:	2100      	movs	r1, #0
 8009936:	4618      	mov	r0, r3
 8009938:	f009 f886 	bl	8012a48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800993c:	f107 030c 	add.w	r3, r7, #12
 8009940:	2200      	movs	r2, #0
 8009942:	601a      	str	r2, [r3, #0]
 8009944:	605a      	str	r2, [r3, #4]
 8009946:	609a      	str	r2, [r3, #8]
 8009948:	60da      	str	r2, [r3, #12]
 800994a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800994c:	2300      	movs	r3, #0
 800994e:	60bb      	str	r3, [r7, #8]
 8009950:	4b28      	ldr	r3, [pc, #160]	; (80099f4 <SystemClock_Config+0xcc>)
 8009952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009954:	4a27      	ldr	r2, [pc, #156]	; (80099f4 <SystemClock_Config+0xcc>)
 8009956:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800995a:	6413      	str	r3, [r2, #64]	; 0x40
 800995c:	4b25      	ldr	r3, [pc, #148]	; (80099f4 <SystemClock_Config+0xcc>)
 800995e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009960:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009964:	60bb      	str	r3, [r7, #8]
 8009966:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8009968:	2300      	movs	r3, #0
 800996a:	607b      	str	r3, [r7, #4]
 800996c:	4b22      	ldr	r3, [pc, #136]	; (80099f8 <SystemClock_Config+0xd0>)
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	4a21      	ldr	r2, [pc, #132]	; (80099f8 <SystemClock_Config+0xd0>)
 8009972:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009976:	6013      	str	r3, [r2, #0]
 8009978:	4b1f      	ldr	r3, [pc, #124]	; (80099f8 <SystemClock_Config+0xd0>)
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009980:	607b      	str	r3, [r7, #4]
 8009982:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8009984:	2301      	movs	r3, #1
 8009986:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8009988:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800998c:	627b      	str	r3, [r7, #36]	; 0x24
//  RCC_OscInitStruct.LSIState = RCC_LSI_ON;//RCC_LSI_ON
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800998e:	2302      	movs	r3, #2
 8009990:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8009992:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009996:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8009998:	2306      	movs	r3, #6
 800999a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800999c:	23a8      	movs	r3, #168	; 0xa8
 800999e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80099a0:	2302      	movs	r3, #2
 80099a2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;//4
 80099a4:	2307      	movs	r3, #7
 80099a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80099a8:	f107 0320 	add.w	r3, r7, #32
 80099ac:	4618      	mov	r0, r3
 80099ae:	f003 fee9 	bl	800d784 <HAL_RCC_OscConfig>
 80099b2:	4603      	mov	r3, r0
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d001      	beq.n	80099bc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80099b8:	f000 f904 	bl	8009bc4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80099bc:	230f      	movs	r3, #15
 80099be:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80099c0:	2302      	movs	r3, #2
 80099c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80099c4:	2300      	movs	r3, #0
 80099c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80099c8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80099cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80099ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80099d2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80099d4:	f107 030c 	add.w	r3, r7, #12
 80099d8:	2105      	movs	r1, #5
 80099da:	4618      	mov	r0, r3
 80099dc:	f004 f94a 	bl	800dc74 <HAL_RCC_ClockConfig>
 80099e0:	4603      	mov	r3, r0
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d001      	beq.n	80099ea <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80099e6:	f000 f8ed 	bl	8009bc4 <Error_Handler>
  }
}
 80099ea:	bf00      	nop
 80099ec:	3750      	adds	r7, #80	; 0x50
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bd80      	pop	{r7, pc}
 80099f2:	bf00      	nop
 80099f4:	40023800 	.word	0x40023800
 80099f8:	40007000 	.word	0x40007000

080099fc <firmware_and_system_init>:

/* USER CODE BEGIN 4 */
HAL_StatusTypeDef firmware_and_system_init(void){
 80099fc:	b580      	push	{r7, lr}
 80099fe:	b082      	sub	sp, #8
 8009a00:	af00      	add	r7, sp, #0
 /* CAN1 & CAN2 Init */
 if( HAL_CAN_Start(&hcan1) != HAL_OK){
 8009a02:	482d      	ldr	r0, [pc, #180]	; (8009ab8 <firmware_and_system_init+0xbc>)
 8009a04:	f001 fb7e 	bl	800b104 <HAL_CAN_Start>
 8009a08:	4603      	mov	r3, r0
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d001      	beq.n	8009a12 <firmware_and_system_init+0x16>
	 return HAL_ERROR;
 8009a0e:	2301      	movs	r3, #1
 8009a10:	e04d      	b.n	8009aae <firmware_and_system_init+0xb2>
 }
 if( HAL_CAN_Start(&hcan2) != HAL_OK){
 8009a12:	482a      	ldr	r0, [pc, #168]	; (8009abc <firmware_and_system_init+0xc0>)
 8009a14:	f001 fb76 	bl	800b104 <HAL_CAN_Start>
 8009a18:	4603      	mov	r3, r0
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d001      	beq.n	8009a22 <firmware_and_system_init+0x26>
 	 return HAL_ERROR;
 8009a1e:	2301      	movs	r3, #1
 8009a20:	e045      	b.n	8009aae <firmware_and_system_init+0xb2>
 }
 /* CAN1 & CAN2 filter Init */
 can_filter_enable(&hcan1);
 8009a22:	4825      	ldr	r0, [pc, #148]	; (8009ab8 <firmware_and_system_init+0xbc>)
 8009a24:	f7ff fb3c 	bl	80090a0 <can_filter_enable>
 can_filter_enable(&hcan2);
 8009a28:	4824      	ldr	r0, [pc, #144]	; (8009abc <firmware_and_system_init+0xc0>)
 8009a2a:	f7ff fb39 	bl	80090a0 <can_filter_enable>

 /* Timer 13 IT Init */
 if( HAL_TIM_Base_Start_IT(&htim13) != HAL_OK){
 8009a2e:	4824      	ldr	r0, [pc, #144]	; (8009ac0 <firmware_and_system_init+0xc4>)
 8009a30:	f004 fe36 	bl	800e6a0 <HAL_TIM_Base_Start_IT>
 8009a34:	4603      	mov	r3, r0
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d001      	beq.n	8009a3e <firmware_and_system_init+0x42>
  	 return HAL_ERROR;
 8009a3a:	2301      	movs	r3, #1
 8009a3c:	e037      	b.n	8009aae <firmware_and_system_init+0xb2>
 }
 /* Heat PWM signal Init */
 if( HAL_TIM_PWM_Start(&htim10,TIM_CHANNEL_1) != HAL_OK){
 8009a3e:	2100      	movs	r1, #0
 8009a40:	4820      	ldr	r0, [pc, #128]	; (8009ac4 <firmware_and_system_init+0xc8>)
 8009a42:	f004 feed 	bl	800e820 <HAL_TIM_PWM_Start>
 8009a46:	4603      	mov	r3, r0
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d001      	beq.n	8009a50 <firmware_and_system_init+0x54>
   	 return HAL_ERROR;
 8009a4c:	2301      	movs	r3, #1
 8009a4e:	e02e      	b.n	8009aae <firmware_and_system_init+0xb2>
 }
 /* Read Board Status */
 if(HAL_GPIO_ReadPin(Board_Status_GPIO_Port, Board_Status_Pin) == GPIO_PIN_RESET)
 8009a50:	2102      	movs	r1, #2
 8009a52:	481d      	ldr	r0, [pc, #116]	; (8009ac8 <firmware_and_system_init+0xcc>)
 8009a54:	f002 fe8c 	bl	800c770 <HAL_GPIO_ReadPin>
 8009a58:	4603      	mov	r3, r0
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d103      	bne.n	8009a66 <firmware_and_system_init+0x6a>
	  board_status = CHASSIS_BOARD;
 8009a5e:	4b1b      	ldr	r3, [pc, #108]	; (8009acc <firmware_and_system_init+0xd0>)
 8009a60:	2201      	movs	r2, #1
 8009a62:	701a      	strb	r2, [r3, #0]
 8009a64:	e002      	b.n	8009a6c <firmware_and_system_init+0x70>
 else
	  board_status = GIMBAL_BOARD;
 8009a66:	4b19      	ldr	r3, [pc, #100]	; (8009acc <firmware_and_system_init+0xd0>)
 8009a68:	2200      	movs	r2, #0
 8009a6a:	701a      	strb	r2, [r3, #0]

 /* init fb struct of motors */
 for(int i=0;i<MOTOR_COUNT;i++){
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	607b      	str	r3, [r7, #4]
 8009a70:	e00e      	b.n	8009a90 <firmware_and_system_init+0x94>
	 memset(&(motor_data[i].motor_feedback), 0, sizeof(Motor_Feedback_Data_t));
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	2294      	movs	r2, #148	; 0x94
 8009a76:	fb02 f303 	mul.w	r3, r2, r3
 8009a7a:	3388      	adds	r3, #136	; 0x88
 8009a7c:	4a14      	ldr	r2, [pc, #80]	; (8009ad0 <firmware_and_system_init+0xd4>)
 8009a7e:	4413      	add	r3, r2
 8009a80:	2208      	movs	r2, #8
 8009a82:	2100      	movs	r1, #0
 8009a84:	4618      	mov	r0, r3
 8009a86:	f008 ffdf 	bl	8012a48 <memset>
 for(int i=0;i<MOTOR_COUNT;i++){
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	3301      	adds	r3, #1
 8009a8e:	607b      	str	r3, [r7, #4]
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	2b07      	cmp	r3, #7
 8009a94:	dded      	ble.n	8009a72 <firmware_and_system_init+0x76>
 }
 /* referee system init*/
 referee_init(&referee);
 8009a96:	480f      	ldr	r0, [pc, #60]	; (8009ad4 <firmware_and_system_init+0xd8>)
 8009a98:	f7fc ff92 	bl	80069c0 <referee_init>

 /* init buzzer */
 buzzer_init(&buzzer);
 8009a9c:	480e      	ldr	r0, [pc, #56]	; (8009ad8 <firmware_and_system_init+0xdc>)
 8009a9e:	f7fd f8f1 	bl	8006c84 <buzzer_init>

 /* init vision pack */
 uc_auto_aim_pack_init(&uc_rx_pack);
 8009aa2:	480e      	ldr	r0, [pc, #56]	; (8009adc <firmware_and_system_init+0xe0>)
 8009aa4:	f7fe fe90 	bl	80087c8 <uc_auto_aim_pack_init>

 /* DWT init */
 dwt_init();
 8009aa8:	f7fd fa6e 	bl	8006f88 <dwt_init>

 return HAL_OK;
 8009aac:	2300      	movs	r3, #0
}
 8009aae:	4618      	mov	r0, r3
 8009ab0:	3708      	adds	r7, #8
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	bd80      	pop	{r7, pc}
 8009ab6:	bf00      	nop
 8009ab8:	2000d830 	.word	0x2000d830
 8009abc:	2000d808 	.word	0x2000d808
 8009ac0:	2000db00 	.word	0x2000db00
 8009ac4:	2000da70 	.word	0x2000da70
 8009ac8:	40021400 	.word	0x40021400
 8009acc:	2000469c 	.word	0x2000469c
 8009ad0:	20005218 	.word	0x20005218
 8009ad4:	2000d660 	.word	0x2000d660
 8009ad8:	2000d778 	.word	0x2000d778
 8009adc:	2000d5e4 	.word	0x2000d5e4

08009ae0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b082      	sub	sp, #8
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if(htim->Instance == TIM13)
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	4a15      	ldr	r2, [pc, #84]	; (8009b44 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8009aee:	4293      	cmp	r3, r2
 8009af0:	d11c      	bne.n	8009b2c <HAL_TIM_PeriodElapsedCallback+0x4c>
	{
		if(debugger_signal_flag == 1)
 8009af2:	4b15      	ldr	r3, [pc, #84]	; (8009b48 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	2b01      	cmp	r3, #1
 8009af8:	d104      	bne.n	8009b04 <HAL_TIM_PeriodElapsedCallback+0x24>
			++debugger_signal_counter;
 8009afa:	4b14      	ldr	r3, [pc, #80]	; (8009b4c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	3301      	adds	r3, #1
 8009b00:	4a12      	ldr	r2, [pc, #72]	; (8009b4c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8009b02:	6013      	str	r3, [r2, #0]
		if(shoot_reserve_flag == 1)
 8009b04:	4b12      	ldr	r3, [pc, #72]	; (8009b50 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8009b06:	781b      	ldrb	r3, [r3, #0]
 8009b08:	2b01      	cmp	r3, #1
 8009b0a:	d105      	bne.n	8009b18 <HAL_TIM_PeriodElapsedCallback+0x38>
			++shoot_reserve_counter;
 8009b0c:	4b11      	ldr	r3, [pc, #68]	; (8009b54 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8009b0e:	781b      	ldrb	r3, [r3, #0]
 8009b10:	3301      	adds	r3, #1
 8009b12:	b2da      	uxtb	r2, r3
 8009b14:	4b0f      	ldr	r3, [pc, #60]	; (8009b54 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8009b16:	701a      	strb	r2, [r3, #0]
		if(chassis_gyro_flag ==1)
 8009b18:	4b0f      	ldr	r3, [pc, #60]	; (8009b58 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8009b1a:	781b      	ldrb	r3, [r3, #0]
 8009b1c:	2b01      	cmp	r3, #1
 8009b1e:	d105      	bne.n	8009b2c <HAL_TIM_PeriodElapsedCallback+0x4c>
			++chassis_gyro_counter;
 8009b20:	4b0e      	ldr	r3, [pc, #56]	; (8009b5c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8009b22:	881b      	ldrh	r3, [r3, #0]
 8009b24:	3301      	adds	r3, #1
 8009b26:	b29a      	uxth	r2, r3
 8009b28:	4b0c      	ldr	r3, [pc, #48]	; (8009b5c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8009b2a:	801a      	strh	r2, [r3, #0]
	}
	  /* USER CODE END Callback 0 */
	  if (htim->Instance == TIM5) {
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	4a0b      	ldr	r2, [pc, #44]	; (8009b60 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8009b32:	4293      	cmp	r3, r2
 8009b34:	d101      	bne.n	8009b3a <HAL_TIM_PeriodElapsedCallback+0x5a>
		  HAL_IncTick();
 8009b36:	f001 f8c5 	bl	800acc4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8009b3a:	bf00      	nop
 8009b3c:	3708      	adds	r7, #8
 8009b3e:	46bd      	mov	sp, r7
 8009b40:	bd80      	pop	{r7, pc}
 8009b42:	bf00      	nop
 8009b44:	40001c00 	.word	0x40001c00
 8009b48:	2000078c 	.word	0x2000078c
 8009b4c:	20000788 	.word	0x20000788
 8009b50:	20000780 	.word	0x20000780
 8009b54:	20000781 	.word	0x20000781
 8009b58:	20000892 	.word	0x20000892
 8009b5c:	20000890 	.word	0x20000890
 8009b60:	40000c00 	.word	0x40000c00

08009b64 <HAL_UART_RxCpltCallback>:
 * @note   This function is called when：
 * 			 Referee system recv: UART3_DMA1_Stream1
 * 			 Mini PC recv: 		  UART6_DMA2_Stream1
 *
 * */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8009b64:	b580      	push	{r7, lr}
 8009b66:	b082      	sub	sp, #8
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
  if(huart == &huart2 && board_status == CHASSIS_BOARD){
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	4a10      	ldr	r2, [pc, #64]	; (8009bb0 <HAL_UART_RxCpltCallback+0x4c>)
 8009b70:	4293      	cmp	r3, r2
 8009b72:	d10e      	bne.n	8009b92 <HAL_UART_RxCpltCallback+0x2e>
 8009b74:	4b0f      	ldr	r3, [pc, #60]	; (8009bb4 <HAL_UART_RxCpltCallback+0x50>)
 8009b76:	781b      	ldrb	r3, [r3, #0]
 8009b78:	2b01      	cmp	r3, #1
 8009b7a:	d10a      	bne.n	8009b92 <HAL_UART_RxCpltCallback+0x2e>
	 /*read data*/
	 referee_read_data(&referee, ref_rx_frame);
 8009b7c:	490e      	ldr	r1, [pc, #56]	; (8009bb8 <HAL_UART_RxCpltCallback+0x54>)
 8009b7e:	480f      	ldr	r0, [pc, #60]	; (8009bbc <HAL_UART_RxCpltCallback+0x58>)
 8009b80:	f7fc ff68 	bl	8006a54 <referee_read_data>
	 /* re-activate DMA */
	 HAL_UART_Receive_DMA(&huart2, ref_rx_frame, sizeof(ref_rx_frame));
 8009b84:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009b88:	490b      	ldr	r1, [pc, #44]	; (8009bb8 <HAL_UART_RxCpltCallback+0x54>)
 8009b8a:	4809      	ldr	r0, [pc, #36]	; (8009bb0 <HAL_UART_RxCpltCallback+0x4c>)
 8009b8c:	f005 fd39 	bl	800f602 <HAL_UART_Receive_DMA>
  } else if (huart == &huart1 && board_status == GIMBAL_BOARD) {
		uc_on_RxCplt();
	}
}
 8009b90:	e009      	b.n	8009ba6 <HAL_UART_RxCpltCallback+0x42>
  } else if (huart == &huart1 && board_status == GIMBAL_BOARD) {
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	4a0a      	ldr	r2, [pc, #40]	; (8009bc0 <HAL_UART_RxCpltCallback+0x5c>)
 8009b96:	4293      	cmp	r3, r2
 8009b98:	d105      	bne.n	8009ba6 <HAL_UART_RxCpltCallback+0x42>
 8009b9a:	4b06      	ldr	r3, [pc, #24]	; (8009bb4 <HAL_UART_RxCpltCallback+0x50>)
 8009b9c:	781b      	ldrb	r3, [r3, #0]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d101      	bne.n	8009ba6 <HAL_UART_RxCpltCallback+0x42>
		uc_on_RxCplt();
 8009ba2:	f7fe ff4f 	bl	8008a44 <uc_on_RxCplt>
}
 8009ba6:	bf00      	nop
 8009ba8:	3708      	adds	r7, #8
 8009baa:	46bd      	mov	sp, r7
 8009bac:	bd80      	pop	{r7, pc}
 8009bae:	bf00      	nop
 8009bb0:	2000dd50 	.word	0x2000dd50
 8009bb4:	2000469c 	.word	0x2000469c
 8009bb8:	20000790 	.word	0x20000790
 8009bbc:	2000d660 	.word	0x2000d660
 8009bc0:	2000dd0c 	.word	0x2000dd0c

08009bc4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8009bc4:	b480      	push	{r7}
 8009bc6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8009bc8:	b672      	cpsid	i
}
 8009bca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8009bcc:	e7fe      	b.n	8009bcc <Error_Handler+0x8>
	...

08009bd0 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8009bd4:	4b17      	ldr	r3, [pc, #92]	; (8009c34 <MX_SPI1_Init+0x64>)
 8009bd6:	4a18      	ldr	r2, [pc, #96]	; (8009c38 <MX_SPI1_Init+0x68>)
 8009bd8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8009bda:	4b16      	ldr	r3, [pc, #88]	; (8009c34 <MX_SPI1_Init+0x64>)
 8009bdc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8009be0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8009be2:	4b14      	ldr	r3, [pc, #80]	; (8009c34 <MX_SPI1_Init+0x64>)
 8009be4:	2200      	movs	r2, #0
 8009be6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8009be8:	4b12      	ldr	r3, [pc, #72]	; (8009c34 <MX_SPI1_Init+0x64>)
 8009bea:	2200      	movs	r2, #0
 8009bec:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8009bee:	4b11      	ldr	r3, [pc, #68]	; (8009c34 <MX_SPI1_Init+0x64>)
 8009bf0:	2202      	movs	r2, #2
 8009bf2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8009bf4:	4b0f      	ldr	r3, [pc, #60]	; (8009c34 <MX_SPI1_Init+0x64>)
 8009bf6:	2201      	movs	r2, #1
 8009bf8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8009bfa:	4b0e      	ldr	r3, [pc, #56]	; (8009c34 <MX_SPI1_Init+0x64>)
 8009bfc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009c00:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8009c02:	4b0c      	ldr	r3, [pc, #48]	; (8009c34 <MX_SPI1_Init+0x64>)
 8009c04:	2238      	movs	r2, #56	; 0x38
 8009c06:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8009c08:	4b0a      	ldr	r3, [pc, #40]	; (8009c34 <MX_SPI1_Init+0x64>)
 8009c0a:	2200      	movs	r2, #0
 8009c0c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8009c0e:	4b09      	ldr	r3, [pc, #36]	; (8009c34 <MX_SPI1_Init+0x64>)
 8009c10:	2200      	movs	r2, #0
 8009c12:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009c14:	4b07      	ldr	r3, [pc, #28]	; (8009c34 <MX_SPI1_Init+0x64>)
 8009c16:	2200      	movs	r2, #0
 8009c18:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8009c1a:	4b06      	ldr	r3, [pc, #24]	; (8009c34 <MX_SPI1_Init+0x64>)
 8009c1c:	220a      	movs	r2, #10
 8009c1e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8009c20:	4804      	ldr	r0, [pc, #16]	; (8009c34 <MX_SPI1_Init+0x64>)
 8009c22:	f004 f9f7 	bl	800e014 <HAL_SPI_Init>
 8009c26:	4603      	mov	r3, r0
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d001      	beq.n	8009c30 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8009c2c:	f7ff ffca 	bl	8009bc4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8009c30:	bf00      	nop
 8009c32:	bd80      	pop	{r7, pc}
 8009c34:	2000d8c8 	.word	0x2000d8c8
 8009c38:	40013000 	.word	0x40013000

08009c3c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8009c3c:	b580      	push	{r7, lr}
 8009c3e:	b08a      	sub	sp, #40	; 0x28
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009c44:	f107 0314 	add.w	r3, r7, #20
 8009c48:	2200      	movs	r2, #0
 8009c4a:	601a      	str	r2, [r3, #0]
 8009c4c:	605a      	str	r2, [r3, #4]
 8009c4e:	609a      	str	r2, [r3, #8]
 8009c50:	60da      	str	r2, [r3, #12]
 8009c52:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	4a57      	ldr	r2, [pc, #348]	; (8009db8 <HAL_SPI_MspInit+0x17c>)
 8009c5a:	4293      	cmp	r3, r2
 8009c5c:	f040 80a8 	bne.w	8009db0 <HAL_SPI_MspInit+0x174>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8009c60:	2300      	movs	r3, #0
 8009c62:	613b      	str	r3, [r7, #16]
 8009c64:	4b55      	ldr	r3, [pc, #340]	; (8009dbc <HAL_SPI_MspInit+0x180>)
 8009c66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c68:	4a54      	ldr	r2, [pc, #336]	; (8009dbc <HAL_SPI_MspInit+0x180>)
 8009c6a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009c6e:	6453      	str	r3, [r2, #68]	; 0x44
 8009c70:	4b52      	ldr	r3, [pc, #328]	; (8009dbc <HAL_SPI_MspInit+0x180>)
 8009c72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c74:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009c78:	613b      	str	r3, [r7, #16]
 8009c7a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	60fb      	str	r3, [r7, #12]
 8009c80:	4b4e      	ldr	r3, [pc, #312]	; (8009dbc <HAL_SPI_MspInit+0x180>)
 8009c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c84:	4a4d      	ldr	r2, [pc, #308]	; (8009dbc <HAL_SPI_MspInit+0x180>)
 8009c86:	f043 0302 	orr.w	r3, r3, #2
 8009c8a:	6313      	str	r3, [r2, #48]	; 0x30
 8009c8c:	4b4b      	ldr	r3, [pc, #300]	; (8009dbc <HAL_SPI_MspInit+0x180>)
 8009c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c90:	f003 0302 	and.w	r3, r3, #2
 8009c94:	60fb      	str	r3, [r7, #12]
 8009c96:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009c98:	2300      	movs	r3, #0
 8009c9a:	60bb      	str	r3, [r7, #8]
 8009c9c:	4b47      	ldr	r3, [pc, #284]	; (8009dbc <HAL_SPI_MspInit+0x180>)
 8009c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ca0:	4a46      	ldr	r2, [pc, #280]	; (8009dbc <HAL_SPI_MspInit+0x180>)
 8009ca2:	f043 0301 	orr.w	r3, r3, #1
 8009ca6:	6313      	str	r3, [r2, #48]	; 0x30
 8009ca8:	4b44      	ldr	r3, [pc, #272]	; (8009dbc <HAL_SPI_MspInit+0x180>)
 8009caa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009cac:	f003 0301 	and.w	r3, r3, #1
 8009cb0:	60bb      	str	r3, [r7, #8]
 8009cb2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PB4     ------> SPI1_MISO
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3;
 8009cb4:	2318      	movs	r3, #24
 8009cb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009cb8:	2302      	movs	r3, #2
 8009cba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009cc0:	2303      	movs	r3, #3
 8009cc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8009cc4:	2305      	movs	r3, #5
 8009cc6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009cc8:	f107 0314 	add.w	r3, r7, #20
 8009ccc:	4619      	mov	r1, r3
 8009cce:	483c      	ldr	r0, [pc, #240]	; (8009dc0 <HAL_SPI_MspInit+0x184>)
 8009cd0:	f002 fbb2 	bl	800c438 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8009cd4:	2380      	movs	r3, #128	; 0x80
 8009cd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009cd8:	2302      	movs	r3, #2
 8009cda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009cdc:	2300      	movs	r3, #0
 8009cde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009ce0:	2303      	movs	r3, #3
 8009ce2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8009ce4:	2305      	movs	r3, #5
 8009ce6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009ce8:	f107 0314 	add.w	r3, r7, #20
 8009cec:	4619      	mov	r1, r3
 8009cee:	4835      	ldr	r0, [pc, #212]	; (8009dc4 <HAL_SPI_MspInit+0x188>)
 8009cf0:	f002 fba2 	bl	800c438 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream2;
 8009cf4:	4b34      	ldr	r3, [pc, #208]	; (8009dc8 <HAL_SPI_MspInit+0x18c>)
 8009cf6:	4a35      	ldr	r2, [pc, #212]	; (8009dcc <HAL_SPI_MspInit+0x190>)
 8009cf8:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8009cfa:	4b33      	ldr	r3, [pc, #204]	; (8009dc8 <HAL_SPI_MspInit+0x18c>)
 8009cfc:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8009d00:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8009d02:	4b31      	ldr	r3, [pc, #196]	; (8009dc8 <HAL_SPI_MspInit+0x18c>)
 8009d04:	2200      	movs	r2, #0
 8009d06:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009d08:	4b2f      	ldr	r3, [pc, #188]	; (8009dc8 <HAL_SPI_MspInit+0x18c>)
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8009d0e:	4b2e      	ldr	r3, [pc, #184]	; (8009dc8 <HAL_SPI_MspInit+0x18c>)
 8009d10:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009d14:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009d16:	4b2c      	ldr	r3, [pc, #176]	; (8009dc8 <HAL_SPI_MspInit+0x18c>)
 8009d18:	2200      	movs	r2, #0
 8009d1a:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009d1c:	4b2a      	ldr	r3, [pc, #168]	; (8009dc8 <HAL_SPI_MspInit+0x18c>)
 8009d1e:	2200      	movs	r2, #0
 8009d20:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8009d22:	4b29      	ldr	r3, [pc, #164]	; (8009dc8 <HAL_SPI_MspInit+0x18c>)
 8009d24:	2200      	movs	r2, #0
 8009d26:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8009d28:	4b27      	ldr	r3, [pc, #156]	; (8009dc8 <HAL_SPI_MspInit+0x18c>)
 8009d2a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8009d2e:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8009d30:	4b25      	ldr	r3, [pc, #148]	; (8009dc8 <HAL_SPI_MspInit+0x18c>)
 8009d32:	2200      	movs	r2, #0
 8009d34:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8009d36:	4824      	ldr	r0, [pc, #144]	; (8009dc8 <HAL_SPI_MspInit+0x18c>)
 8009d38:	f001 ff7c 	bl	800bc34 <HAL_DMA_Init>
 8009d3c:	4603      	mov	r3, r0
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d001      	beq.n	8009d46 <HAL_SPI_MspInit+0x10a>
    {
      Error_Handler();
 8009d42:	f7ff ff3f 	bl	8009bc4 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	4a1f      	ldr	r2, [pc, #124]	; (8009dc8 <HAL_SPI_MspInit+0x18c>)
 8009d4a:	64da      	str	r2, [r3, #76]	; 0x4c
 8009d4c:	4a1e      	ldr	r2, [pc, #120]	; (8009dc8 <HAL_SPI_MspInit+0x18c>)
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8009d52:	4b1f      	ldr	r3, [pc, #124]	; (8009dd0 <HAL_SPI_MspInit+0x194>)
 8009d54:	4a1f      	ldr	r2, [pc, #124]	; (8009dd4 <HAL_SPI_MspInit+0x198>)
 8009d56:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8009d58:	4b1d      	ldr	r3, [pc, #116]	; (8009dd0 <HAL_SPI_MspInit+0x194>)
 8009d5a:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8009d5e:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009d60:	4b1b      	ldr	r3, [pc, #108]	; (8009dd0 <HAL_SPI_MspInit+0x194>)
 8009d62:	2240      	movs	r2, #64	; 0x40
 8009d64:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009d66:	4b1a      	ldr	r3, [pc, #104]	; (8009dd0 <HAL_SPI_MspInit+0x194>)
 8009d68:	2200      	movs	r2, #0
 8009d6a:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8009d6c:	4b18      	ldr	r3, [pc, #96]	; (8009dd0 <HAL_SPI_MspInit+0x194>)
 8009d6e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009d72:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009d74:	4b16      	ldr	r3, [pc, #88]	; (8009dd0 <HAL_SPI_MspInit+0x194>)
 8009d76:	2200      	movs	r2, #0
 8009d78:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009d7a:	4b15      	ldr	r3, [pc, #84]	; (8009dd0 <HAL_SPI_MspInit+0x194>)
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8009d80:	4b13      	ldr	r3, [pc, #76]	; (8009dd0 <HAL_SPI_MspInit+0x194>)
 8009d82:	2200      	movs	r2, #0
 8009d84:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8009d86:	4b12      	ldr	r3, [pc, #72]	; (8009dd0 <HAL_SPI_MspInit+0x194>)
 8009d88:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8009d8c:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8009d8e:	4b10      	ldr	r3, [pc, #64]	; (8009dd0 <HAL_SPI_MspInit+0x194>)
 8009d90:	2200      	movs	r2, #0
 8009d92:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8009d94:	480e      	ldr	r0, [pc, #56]	; (8009dd0 <HAL_SPI_MspInit+0x194>)
 8009d96:	f001 ff4d 	bl	800bc34 <HAL_DMA_Init>
 8009d9a:	4603      	mov	r3, r0
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d001      	beq.n	8009da4 <HAL_SPI_MspInit+0x168>
    {
      Error_Handler();
 8009da0:	f7ff ff10 	bl	8009bc4 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	4a0a      	ldr	r2, [pc, #40]	; (8009dd0 <HAL_SPI_MspInit+0x194>)
 8009da8:	649a      	str	r2, [r3, #72]	; 0x48
 8009daa:	4a09      	ldr	r2, [pc, #36]	; (8009dd0 <HAL_SPI_MspInit+0x194>)
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	6393      	str	r3, [r2, #56]	; 0x38
//	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
//    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
//    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8009db0:	bf00      	nop
 8009db2:	3728      	adds	r7, #40	; 0x28
 8009db4:	46bd      	mov	sp, r7
 8009db6:	bd80      	pop	{r7, pc}
 8009db8:	40013000 	.word	0x40013000
 8009dbc:	40023800 	.word	0x40023800
 8009dc0:	40020400 	.word	0x40020400
 8009dc4:	40020000 	.word	0x40020000
 8009dc8:	2000d920 	.word	0x2000d920
 8009dcc:	40026440 	.word	0x40026440
 8009dd0:	2000d980 	.word	0x2000d980
 8009dd4:	40026458 	.word	0x40026458

08009dd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	b082      	sub	sp, #8
 8009ddc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009dde:	2300      	movs	r3, #0
 8009de0:	607b      	str	r3, [r7, #4]
 8009de2:	4b12      	ldr	r3, [pc, #72]	; (8009e2c <HAL_MspInit+0x54>)
 8009de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009de6:	4a11      	ldr	r2, [pc, #68]	; (8009e2c <HAL_MspInit+0x54>)
 8009de8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009dec:	6453      	str	r3, [r2, #68]	; 0x44
 8009dee:	4b0f      	ldr	r3, [pc, #60]	; (8009e2c <HAL_MspInit+0x54>)
 8009df0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009df2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009df6:	607b      	str	r3, [r7, #4]
 8009df8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8009dfa:	2300      	movs	r3, #0
 8009dfc:	603b      	str	r3, [r7, #0]
 8009dfe:	4b0b      	ldr	r3, [pc, #44]	; (8009e2c <HAL_MspInit+0x54>)
 8009e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e02:	4a0a      	ldr	r2, [pc, #40]	; (8009e2c <HAL_MspInit+0x54>)
 8009e04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009e08:	6413      	str	r3, [r2, #64]	; 0x40
 8009e0a:	4b08      	ldr	r3, [pc, #32]	; (8009e2c <HAL_MspInit+0x54>)
 8009e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009e12:	603b      	str	r3, [r7, #0]
 8009e14:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8009e16:	2200      	movs	r2, #0
 8009e18:	210f      	movs	r1, #15
 8009e1a:	f06f 0001 	mvn.w	r0, #1
 8009e1e:	f001 fed2 	bl	800bbc6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8009e22:	bf00      	nop
 8009e24:	3708      	adds	r7, #8
 8009e26:	46bd      	mov	sp, r7
 8009e28:	bd80      	pop	{r7, pc}
 8009e2a:	bf00      	nop
 8009e2c:	40023800 	.word	0x40023800

08009e30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8009e30:	b480      	push	{r7}
 8009e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8009e34:	e7fe      	b.n	8009e34 <NMI_Handler+0x4>

08009e36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8009e36:	b480      	push	{r7}
 8009e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8009e3a:	e7fe      	b.n	8009e3a <HardFault_Handler+0x4>

08009e3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8009e3c:	b480      	push	{r7}
 8009e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8009e40:	e7fe      	b.n	8009e40 <MemManage_Handler+0x4>

08009e42 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8009e42:	b480      	push	{r7}
 8009e44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8009e46:	e7fe      	b.n	8009e46 <BusFault_Handler+0x4>

08009e48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8009e48:	b480      	push	{r7}
 8009e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8009e4c:	e7fe      	b.n	8009e4c <UsageFault_Handler+0x4>

08009e4e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8009e4e:	b480      	push	{r7}
 8009e50:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8009e52:	bf00      	nop
 8009e54:	46bd      	mov	sp, r7
 8009e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5a:	4770      	bx	lr

08009e5c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8009e5c:	b580      	push	{r7, lr}
 8009e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8009e60:	f000 ff30 	bl	800acc4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8009e64:	f007 ffb4 	bl	8011dd0 <xTaskGetSchedulerState>
 8009e68:	4603      	mov	r3, r0
 8009e6a:	2b01      	cmp	r3, #1
 8009e6c:	d001      	beq.n	8009e72 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8009e6e:	f008 fa7b 	bl	8012368 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8009e72:	bf00      	nop
 8009e74:	bd80      	pop	{r7, pc}

08009e76 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8009e76:	b580      	push	{r7, lr}
 8009e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SOFTWARE_EXTI_Pin);
 8009e7a:	2001      	movs	r0, #1
 8009e7c:	f002 fcaa 	bl	800c7d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8009e80:	bf00      	nop
 8009e82:	bd80      	pop	{r7, pc}

08009e84 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8009e84:	b580      	push	{r7, lr}
 8009e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CS1_ACCEL_Pin);
 8009e88:	2010      	movs	r0, #16
 8009e8a:	f002 fca3 	bl	800c7d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8009e8e:	bf00      	nop
 8009e90:	bd80      	pop	{r7, pc}
	...

08009e94 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8009e98:	4802      	ldr	r0, [pc, #8]	; (8009ea4 <DMA1_Stream1_IRQHandler+0x10>)
 8009e9a:	f002 f863 	bl	800bf64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8009e9e:	bf00      	nop
 8009ea0:	bd80      	pop	{r7, pc}
 8009ea2:	bf00      	nop
 8009ea4:	2000dba8 	.word	0x2000dba8

08009ea8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8009ea8:	b580      	push	{r7, lr}
 8009eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8009eac:	4802      	ldr	r0, [pc, #8]	; (8009eb8 <DMA1_Stream5_IRQHandler+0x10>)
 8009eae:	f002 f859 	bl	800bf64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8009eb2:	bf00      	nop
 8009eb4:	bd80      	pop	{r7, pc}
 8009eb6:	bf00      	nop
 8009eb8:	2000db48 	.word	0x2000db48

08009ebc <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8009ebc:	b580      	push	{r7, lr}
 8009ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8009ec0:	4802      	ldr	r0, [pc, #8]	; (8009ecc <CAN1_TX_IRQHandler+0x10>)
 8009ec2:	f001 fb76 	bl	800b5b2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8009ec6:	bf00      	nop
 8009ec8:	bd80      	pop	{r7, pc}
 8009eca:	bf00      	nop
 8009ecc:	2000d830 	.word	0x2000d830

08009ed0 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8009ed0:	b580      	push	{r7, lr}
 8009ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8009ed4:	4802      	ldr	r0, [pc, #8]	; (8009ee0 <CAN1_RX0_IRQHandler+0x10>)
 8009ed6:	f001 fb6c 	bl	800b5b2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8009eda:	bf00      	nop
 8009edc:	bd80      	pop	{r7, pc}
 8009ede:	bf00      	nop
 8009ee0:	2000d830 	.word	0x2000d830

08009ee4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT1_GYRO_Pin);
 8009ee8:	2020      	movs	r0, #32
 8009eea:	f002 fc73 	bl	800c7d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8009eee:	bf00      	nop
 8009ef0:	bd80      	pop	{r7, pc}
	...

08009ef4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8009ef8:	4802      	ldr	r0, [pc, #8]	; (8009f04 <USART1_IRQHandler+0x10>)
 8009efa:	f005 fc31 	bl	800f760 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8009efe:	bf00      	nop
 8009f00:	bd80      	pop	{r7, pc}
 8009f02:	bf00      	nop
 8009f04:	2000dd0c 	.word	0x2000dd0c

08009f08 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8009f08:	b580      	push	{r7, lr}
 8009f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8009f0c:	4802      	ldr	r0, [pc, #8]	; (8009f18 <USART2_IRQHandler+0x10>)
 8009f0e:	f005 fc27 	bl	800f760 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8009f12:	bf00      	nop
 8009f14:	bd80      	pop	{r7, pc}
 8009f16:	bf00      	nop
 8009f18:	2000dd50 	.word	0x2000dd50

08009f1c <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8009f20:	4803      	ldr	r0, [pc, #12]	; (8009f30 <TIM8_UP_TIM13_IRQHandler+0x14>)
 8009f22:	f004 fd45 	bl	800e9b0 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 8009f26:	4803      	ldr	r0, [pc, #12]	; (8009f34 <TIM8_UP_TIM13_IRQHandler+0x18>)
 8009f28:	f004 fd42 	bl	800e9b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8009f2c:	bf00      	nop
 8009f2e:	bd80      	pop	{r7, pc}
 8009f30:	2000d9e0 	.word	0x2000d9e0
 8009f34:	2000db00 	.word	0x2000db00

08009f38 <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupts.
  */
void CAN2_TX_IRQHandler(void)
{
 8009f38:	b580      	push	{r7, lr}
 8009f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8009f3c:	4802      	ldr	r0, [pc, #8]	; (8009f48 <CAN2_TX_IRQHandler+0x10>)
 8009f3e:	f001 fb38 	bl	800b5b2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 8009f42:	bf00      	nop
 8009f44:	bd80      	pop	{r7, pc}
 8009f46:	bf00      	nop
 8009f48:	2000d808 	.word	0x2000d808

08009f4c <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8009f4c:	b580      	push	{r7, lr}
 8009f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8009f50:	4802      	ldr	r0, [pc, #8]	; (8009f5c <CAN2_RX0_IRQHandler+0x10>)
 8009f52:	f001 fb2e 	bl	800b5b2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8009f56:	bf00      	nop
 8009f58:	bd80      	pop	{r7, pc}
 8009f5a:	bf00      	nop
 8009f5c:	2000d808 	.word	0x2000d808

08009f60 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8009f64:	4802      	ldr	r0, [pc, #8]	; (8009f70 <DMA2_Stream5_IRQHandler+0x10>)
 8009f66:	f001 fffd 	bl	800bf64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8009f6a:	bf00      	nop
 8009f6c:	bd80      	pop	{r7, pc}
 8009f6e:	bf00      	nop
 8009f70:	2000dcac 	.word	0x2000dcac

08009f74 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8009f78:	4802      	ldr	r0, [pc, #8]	; (8009f84 <DMA2_Stream7_IRQHandler+0x10>)
 8009f7a:	f001 fff3 	bl	800bf64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8009f7e:	bf00      	nop
 8009f80:	bd80      	pop	{r7, pc}
 8009f82:	bf00      	nop
 8009f84:	2000dc4c 	.word	0x2000dc4c

08009f88 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8009f88:	b480      	push	{r7}
 8009f8a:	af00      	add	r7, sp, #0
	return 1;
 8009f8c:	2301      	movs	r3, #1
}
 8009f8e:	4618      	mov	r0, r3
 8009f90:	46bd      	mov	sp, r7
 8009f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f96:	4770      	bx	lr

08009f98 <_kill>:

int _kill(int pid, int sig)
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b082      	sub	sp, #8
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
 8009fa0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8009fa2:	f008 fd07 	bl	80129b4 <__errno>
 8009fa6:	4603      	mov	r3, r0
 8009fa8:	2216      	movs	r2, #22
 8009faa:	601a      	str	r2, [r3, #0]
	return -1;
 8009fac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009fb0:	4618      	mov	r0, r3
 8009fb2:	3708      	adds	r7, #8
 8009fb4:	46bd      	mov	sp, r7
 8009fb6:	bd80      	pop	{r7, pc}

08009fb8 <_exit>:

void _exit (int status)
{
 8009fb8:	b580      	push	{r7, lr}
 8009fba:	b082      	sub	sp, #8
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8009fc0:	f04f 31ff 	mov.w	r1, #4294967295
 8009fc4:	6878      	ldr	r0, [r7, #4]
 8009fc6:	f7ff ffe7 	bl	8009f98 <_kill>
	while (1) {}		/* Make sure we hang here */
 8009fca:	e7fe      	b.n	8009fca <_exit+0x12>

08009fcc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8009fcc:	b580      	push	{r7, lr}
 8009fce:	b086      	sub	sp, #24
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	60f8      	str	r0, [r7, #12]
 8009fd4:	60b9      	str	r1, [r7, #8]
 8009fd6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009fd8:	2300      	movs	r3, #0
 8009fda:	617b      	str	r3, [r7, #20]
 8009fdc:	e00a      	b.n	8009ff4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8009fde:	f3af 8000 	nop.w
 8009fe2:	4601      	mov	r1, r0
 8009fe4:	68bb      	ldr	r3, [r7, #8]
 8009fe6:	1c5a      	adds	r2, r3, #1
 8009fe8:	60ba      	str	r2, [r7, #8]
 8009fea:	b2ca      	uxtb	r2, r1
 8009fec:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009fee:	697b      	ldr	r3, [r7, #20]
 8009ff0:	3301      	adds	r3, #1
 8009ff2:	617b      	str	r3, [r7, #20]
 8009ff4:	697a      	ldr	r2, [r7, #20]
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	429a      	cmp	r2, r3
 8009ffa:	dbf0      	blt.n	8009fde <_read+0x12>
	}

return len;
 8009ffc:	687b      	ldr	r3, [r7, #4]
}
 8009ffe:	4618      	mov	r0, r3
 800a000:	3718      	adds	r7, #24
 800a002:	46bd      	mov	sp, r7
 800a004:	bd80      	pop	{r7, pc}

0800a006 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800a006:	b580      	push	{r7, lr}
 800a008:	b086      	sub	sp, #24
 800a00a:	af00      	add	r7, sp, #0
 800a00c:	60f8      	str	r0, [r7, #12]
 800a00e:	60b9      	str	r1, [r7, #8]
 800a010:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a012:	2300      	movs	r3, #0
 800a014:	617b      	str	r3, [r7, #20]
 800a016:	e009      	b.n	800a02c <_write+0x26>
	{
		__io_putchar(*ptr++);
 800a018:	68bb      	ldr	r3, [r7, #8]
 800a01a:	1c5a      	adds	r2, r3, #1
 800a01c:	60ba      	str	r2, [r7, #8]
 800a01e:	781b      	ldrb	r3, [r3, #0]
 800a020:	4618      	mov	r0, r3
 800a022:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a026:	697b      	ldr	r3, [r7, #20]
 800a028:	3301      	adds	r3, #1
 800a02a:	617b      	str	r3, [r7, #20]
 800a02c:	697a      	ldr	r2, [r7, #20]
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	429a      	cmp	r2, r3
 800a032:	dbf1      	blt.n	800a018 <_write+0x12>
	}
	return len;
 800a034:	687b      	ldr	r3, [r7, #4]
}
 800a036:	4618      	mov	r0, r3
 800a038:	3718      	adds	r7, #24
 800a03a:	46bd      	mov	sp, r7
 800a03c:	bd80      	pop	{r7, pc}

0800a03e <_close>:

int _close(int file)
{
 800a03e:	b480      	push	{r7}
 800a040:	b083      	sub	sp, #12
 800a042:	af00      	add	r7, sp, #0
 800a044:	6078      	str	r0, [r7, #4]
	return -1;
 800a046:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a04a:	4618      	mov	r0, r3
 800a04c:	370c      	adds	r7, #12
 800a04e:	46bd      	mov	sp, r7
 800a050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a054:	4770      	bx	lr

0800a056 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800a056:	b480      	push	{r7}
 800a058:	b083      	sub	sp, #12
 800a05a:	af00      	add	r7, sp, #0
 800a05c:	6078      	str	r0, [r7, #4]
 800a05e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800a060:	683b      	ldr	r3, [r7, #0]
 800a062:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800a066:	605a      	str	r2, [r3, #4]
	return 0;
 800a068:	2300      	movs	r3, #0
}
 800a06a:	4618      	mov	r0, r3
 800a06c:	370c      	adds	r7, #12
 800a06e:	46bd      	mov	sp, r7
 800a070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a074:	4770      	bx	lr

0800a076 <_isatty>:

int _isatty(int file)
{
 800a076:	b480      	push	{r7}
 800a078:	b083      	sub	sp, #12
 800a07a:	af00      	add	r7, sp, #0
 800a07c:	6078      	str	r0, [r7, #4]
	return 1;
 800a07e:	2301      	movs	r3, #1
}
 800a080:	4618      	mov	r0, r3
 800a082:	370c      	adds	r7, #12
 800a084:	46bd      	mov	sp, r7
 800a086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a08a:	4770      	bx	lr

0800a08c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800a08c:	b480      	push	{r7}
 800a08e:	b085      	sub	sp, #20
 800a090:	af00      	add	r7, sp, #0
 800a092:	60f8      	str	r0, [r7, #12]
 800a094:	60b9      	str	r1, [r7, #8]
 800a096:	607a      	str	r2, [r7, #4]
	return 0;
 800a098:	2300      	movs	r3, #0
}
 800a09a:	4618      	mov	r0, r3
 800a09c:	3714      	adds	r7, #20
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a4:	4770      	bx	lr
	...

0800a0a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800a0a8:	b580      	push	{r7, lr}
 800a0aa:	b086      	sub	sp, #24
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800a0b0:	4a14      	ldr	r2, [pc, #80]	; (800a104 <_sbrk+0x5c>)
 800a0b2:	4b15      	ldr	r3, [pc, #84]	; (800a108 <_sbrk+0x60>)
 800a0b4:	1ad3      	subs	r3, r2, r3
 800a0b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800a0b8:	697b      	ldr	r3, [r7, #20]
 800a0ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800a0bc:	4b13      	ldr	r3, [pc, #76]	; (800a10c <_sbrk+0x64>)
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d102      	bne.n	800a0ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800a0c4:	4b11      	ldr	r3, [pc, #68]	; (800a10c <_sbrk+0x64>)
 800a0c6:	4a12      	ldr	r2, [pc, #72]	; (800a110 <_sbrk+0x68>)
 800a0c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800a0ca:	4b10      	ldr	r3, [pc, #64]	; (800a10c <_sbrk+0x64>)
 800a0cc:	681a      	ldr	r2, [r3, #0]
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	4413      	add	r3, r2
 800a0d2:	693a      	ldr	r2, [r7, #16]
 800a0d4:	429a      	cmp	r2, r3
 800a0d6:	d207      	bcs.n	800a0e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800a0d8:	f008 fc6c 	bl	80129b4 <__errno>
 800a0dc:	4603      	mov	r3, r0
 800a0de:	220c      	movs	r2, #12
 800a0e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800a0e2:	f04f 33ff 	mov.w	r3, #4294967295
 800a0e6:	e009      	b.n	800a0fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800a0e8:	4b08      	ldr	r3, [pc, #32]	; (800a10c <_sbrk+0x64>)
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800a0ee:	4b07      	ldr	r3, [pc, #28]	; (800a10c <_sbrk+0x64>)
 800a0f0:	681a      	ldr	r2, [r3, #0]
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	4413      	add	r3, r2
 800a0f6:	4a05      	ldr	r2, [pc, #20]	; (800a10c <_sbrk+0x64>)
 800a0f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800a0fa:	68fb      	ldr	r3, [r7, #12]
}
 800a0fc:	4618      	mov	r0, r3
 800a0fe:	3718      	adds	r7, #24
 800a100:	46bd      	mov	sp, r7
 800a102:	bd80      	pop	{r7, pc}
 800a104:	20020000 	.word	0x20020000
 800a108:	00000400 	.word	0x00000400
 800a10c:	20000894 	.word	0x20000894
 800a110:	2000dda8 	.word	0x2000dda8

0800a114 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800a114:	b480      	push	{r7}
 800a116:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800a118:	4b06      	ldr	r3, [pc, #24]	; (800a134 <SystemInit+0x20>)
 800a11a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a11e:	4a05      	ldr	r2, [pc, #20]	; (800a134 <SystemInit+0x20>)
 800a120:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a124:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800a128:	bf00      	nop
 800a12a:	46bd      	mov	sp, r7
 800a12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a130:	4770      	bx	lr
 800a132:	bf00      	nop
 800a134:	e000ed00 	.word	0xe000ed00

0800a138 <MX_TIM4_Init>:
TIM_HandleTypeDef htim10;
TIM_HandleTypeDef htim13;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800a138:	b580      	push	{r7, lr}
 800a13a:	b08a      	sub	sp, #40	; 0x28
 800a13c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a13e:	f107 0320 	add.w	r3, r7, #32
 800a142:	2200      	movs	r2, #0
 800a144:	601a      	str	r2, [r3, #0]
 800a146:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a148:	1d3b      	adds	r3, r7, #4
 800a14a:	2200      	movs	r2, #0
 800a14c:	601a      	str	r2, [r3, #0]
 800a14e:	605a      	str	r2, [r3, #4]
 800a150:	609a      	str	r2, [r3, #8]
 800a152:	60da      	str	r2, [r3, #12]
 800a154:	611a      	str	r2, [r3, #16]
 800a156:	615a      	str	r2, [r3, #20]
 800a158:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800a15a:	4b22      	ldr	r3, [pc, #136]	; (800a1e4 <MX_TIM4_Init+0xac>)
 800a15c:	4a22      	ldr	r2, [pc, #136]	; (800a1e8 <MX_TIM4_Init+0xb0>)
 800a15e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 35;
 800a160:	4b20      	ldr	r3, [pc, #128]	; (800a1e4 <MX_TIM4_Init+0xac>)
 800a162:	2223      	movs	r2, #35	; 0x23
 800a164:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a166:	4b1f      	ldr	r3, [pc, #124]	; (800a1e4 <MX_TIM4_Init+0xac>)
 800a168:	2200      	movs	r2, #0
 800a16a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999;
 800a16c:	4b1d      	ldr	r3, [pc, #116]	; (800a1e4 <MX_TIM4_Init+0xac>)
 800a16e:	f242 720f 	movw	r2, #9999	; 0x270f
 800a172:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a174:	4b1b      	ldr	r3, [pc, #108]	; (800a1e4 <MX_TIM4_Init+0xac>)
 800a176:	2200      	movs	r2, #0
 800a178:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a17a:	4b1a      	ldr	r3, [pc, #104]	; (800a1e4 <MX_TIM4_Init+0xac>)
 800a17c:	2200      	movs	r2, #0
 800a17e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800a180:	4818      	ldr	r0, [pc, #96]	; (800a1e4 <MX_TIM4_Init+0xac>)
 800a182:	f004 fafd 	bl	800e780 <HAL_TIM_PWM_Init>
 800a186:	4603      	mov	r3, r0
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d001      	beq.n	800a190 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 800a18c:	f7ff fd1a 	bl	8009bc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a190:	2300      	movs	r3, #0
 800a192:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a194:	2300      	movs	r3, #0
 800a196:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800a198:	f107 0320 	add.w	r3, r7, #32
 800a19c:	4619      	mov	r1, r3
 800a19e:	4811      	ldr	r0, [pc, #68]	; (800a1e4 <MX_TIM4_Init+0xac>)
 800a1a0:	f005 f86e 	bl	800f280 <HAL_TIMEx_MasterConfigSynchronization>
 800a1a4:	4603      	mov	r3, r0
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d001      	beq.n	800a1ae <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800a1aa:	f7ff fd0b 	bl	8009bc4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a1ae:	2360      	movs	r3, #96	; 0x60
 800a1b0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800a1be:	1d3b      	adds	r3, r7, #4
 800a1c0:	2208      	movs	r2, #8
 800a1c2:	4619      	mov	r1, r3
 800a1c4:	4807      	ldr	r0, [pc, #28]	; (800a1e4 <MX_TIM4_Init+0xac>)
 800a1c6:	f004 fcfb 	bl	800ebc0 <HAL_TIM_PWM_ConfigChannel>
 800a1ca:	4603      	mov	r3, r0
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d001      	beq.n	800a1d4 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 800a1d0:	f7ff fcf8 	bl	8009bc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800a1d4:	4803      	ldr	r0, [pc, #12]	; (800a1e4 <MX_TIM4_Init+0xac>)
 800a1d6:	f000 fa01 	bl	800a5dc <HAL_TIM_MspPostInit>

}
 800a1da:	bf00      	nop
 800a1dc:	3728      	adds	r7, #40	; 0x28
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	bd80      	pop	{r7, pc}
 800a1e2:	bf00      	nop
 800a1e4:	2000da28 	.word	0x2000da28
 800a1e8:	40000800 	.word	0x40000800

0800a1ec <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b08a      	sub	sp, #40	; 0x28
 800a1f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a1f2:	f107 0320 	add.w	r3, r7, #32
 800a1f6:	2200      	movs	r2, #0
 800a1f8:	601a      	str	r2, [r3, #0]
 800a1fa:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a1fc:	1d3b      	adds	r3, r7, #4
 800a1fe:	2200      	movs	r2, #0
 800a200:	601a      	str	r2, [r3, #0]
 800a202:	605a      	str	r2, [r3, #4]
 800a204:	609a      	str	r2, [r3, #8]
 800a206:	60da      	str	r2, [r3, #12]
 800a208:	611a      	str	r2, [r3, #16]
 800a20a:	615a      	str	r2, [r3, #20]
 800a20c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800a20e:	4b2d      	ldr	r3, [pc, #180]	; (800a2c4 <MX_TIM5_Init+0xd8>)
 800a210:	4a2d      	ldr	r2, [pc, #180]	; (800a2c8 <MX_TIM5_Init+0xdc>)
 800a212:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800a214:	4b2b      	ldr	r3, [pc, #172]	; (800a2c4 <MX_TIM5_Init+0xd8>)
 800a216:	2200      	movs	r2, #0
 800a218:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a21a:	4b2a      	ldr	r3, [pc, #168]	; (800a2c4 <MX_TIM5_Init+0xd8>)
 800a21c:	2200      	movs	r2, #0
 800a21e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 800a220:	4b28      	ldr	r3, [pc, #160]	; (800a2c4 <MX_TIM5_Init+0xd8>)
 800a222:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a226:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a228:	4b26      	ldr	r3, [pc, #152]	; (800a2c4 <MX_TIM5_Init+0xd8>)
 800a22a:	2200      	movs	r2, #0
 800a22c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a22e:	4b25      	ldr	r3, [pc, #148]	; (800a2c4 <MX_TIM5_Init+0xd8>)
 800a230:	2200      	movs	r2, #0
 800a232:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800a234:	4823      	ldr	r0, [pc, #140]	; (800a2c4 <MX_TIM5_Init+0xd8>)
 800a236:	f004 faa3 	bl	800e780 <HAL_TIM_PWM_Init>
 800a23a:	4603      	mov	r3, r0
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d001      	beq.n	800a244 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 800a240:	f7ff fcc0 	bl	8009bc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a244:	2300      	movs	r3, #0
 800a246:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a248:	2300      	movs	r3, #0
 800a24a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800a24c:	f107 0320 	add.w	r3, r7, #32
 800a250:	4619      	mov	r1, r3
 800a252:	481c      	ldr	r0, [pc, #112]	; (800a2c4 <MX_TIM5_Init+0xd8>)
 800a254:	f005 f814 	bl	800f280 <HAL_TIMEx_MasterConfigSynchronization>
 800a258:	4603      	mov	r3, r0
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d001      	beq.n	800a262 <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 800a25e:	f7ff fcb1 	bl	8009bc4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a262:	2360      	movs	r3, #96	; 0x60
 800a264:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 10000;
 800a266:	f242 7310 	movw	r3, #10000	; 0x2710
 800a26a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a26c:	2300      	movs	r3, #0
 800a26e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a270:	2300      	movs	r3, #0
 800a272:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800a274:	1d3b      	adds	r3, r7, #4
 800a276:	2200      	movs	r2, #0
 800a278:	4619      	mov	r1, r3
 800a27a:	4812      	ldr	r0, [pc, #72]	; (800a2c4 <MX_TIM5_Init+0xd8>)
 800a27c:	f004 fca0 	bl	800ebc0 <HAL_TIM_PWM_ConfigChannel>
 800a280:	4603      	mov	r3, r0
 800a282:	2b00      	cmp	r3, #0
 800a284:	d001      	beq.n	800a28a <MX_TIM5_Init+0x9e>
  {
    Error_Handler();
 800a286:	f7ff fc9d 	bl	8009bc4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800a28a:	1d3b      	adds	r3, r7, #4
 800a28c:	2204      	movs	r2, #4
 800a28e:	4619      	mov	r1, r3
 800a290:	480c      	ldr	r0, [pc, #48]	; (800a2c4 <MX_TIM5_Init+0xd8>)
 800a292:	f004 fc95 	bl	800ebc0 <HAL_TIM_PWM_ConfigChannel>
 800a296:	4603      	mov	r3, r0
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d001      	beq.n	800a2a0 <MX_TIM5_Init+0xb4>
  {
    Error_Handler();
 800a29c:	f7ff fc92 	bl	8009bc4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800a2a0:	1d3b      	adds	r3, r7, #4
 800a2a2:	2208      	movs	r2, #8
 800a2a4:	4619      	mov	r1, r3
 800a2a6:	4807      	ldr	r0, [pc, #28]	; (800a2c4 <MX_TIM5_Init+0xd8>)
 800a2a8:	f004 fc8a 	bl	800ebc0 <HAL_TIM_PWM_ConfigChannel>
 800a2ac:	4603      	mov	r3, r0
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d001      	beq.n	800a2b6 <MX_TIM5_Init+0xca>
  {
    Error_Handler();
 800a2b2:	f7ff fc87 	bl	8009bc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800a2b6:	4803      	ldr	r0, [pc, #12]	; (800a2c4 <MX_TIM5_Init+0xd8>)
 800a2b8:	f000 f990 	bl	800a5dc <HAL_TIM_MspPostInit>

}
 800a2bc:	bf00      	nop
 800a2be:	3728      	adds	r7, #40	; 0x28
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	bd80      	pop	{r7, pc}
 800a2c4:	2000dab8 	.word	0x2000dab8
 800a2c8:	40000c00 	.word	0x40000c00

0800a2cc <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b092      	sub	sp, #72	; 0x48
 800a2d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a2d2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	601a      	str	r2, [r3, #0]
 800a2da:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a2dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a2e0:	2200      	movs	r2, #0
 800a2e2:	601a      	str	r2, [r3, #0]
 800a2e4:	605a      	str	r2, [r3, #4]
 800a2e6:	609a      	str	r2, [r3, #8]
 800a2e8:	60da      	str	r2, [r3, #12]
 800a2ea:	611a      	str	r2, [r3, #16]
 800a2ec:	615a      	str	r2, [r3, #20]
 800a2ee:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800a2f0:	1d3b      	adds	r3, r7, #4
 800a2f2:	2220      	movs	r2, #32
 800a2f4:	2100      	movs	r1, #0
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	f008 fba6 	bl	8012a48 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800a2fc:	4b33      	ldr	r3, [pc, #204]	; (800a3cc <MX_TIM8_Init+0x100>)
 800a2fe:	4a34      	ldr	r2, [pc, #208]	; (800a3d0 <MX_TIM8_Init+0x104>)
 800a300:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 839;
 800a302:	4b32      	ldr	r3, [pc, #200]	; (800a3cc <MX_TIM8_Init+0x100>)
 800a304:	f240 3247 	movw	r2, #839	; 0x347
 800a308:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a30a:	4b30      	ldr	r3, [pc, #192]	; (800a3cc <MX_TIM8_Init+0x100>)
 800a30c:	2200      	movs	r2, #0
 800a30e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1999;
 800a310:	4b2e      	ldr	r3, [pc, #184]	; (800a3cc <MX_TIM8_Init+0x100>)
 800a312:	f240 72cf 	movw	r2, #1999	; 0x7cf
 800a316:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a318:	4b2c      	ldr	r3, [pc, #176]	; (800a3cc <MX_TIM8_Init+0x100>)
 800a31a:	2200      	movs	r2, #0
 800a31c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800a31e:	4b2b      	ldr	r3, [pc, #172]	; (800a3cc <MX_TIM8_Init+0x100>)
 800a320:	2200      	movs	r2, #0
 800a322:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a324:	4b29      	ldr	r3, [pc, #164]	; (800a3cc <MX_TIM8_Init+0x100>)
 800a326:	2200      	movs	r2, #0
 800a328:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800a32a:	4828      	ldr	r0, [pc, #160]	; (800a3cc <MX_TIM8_Init+0x100>)
 800a32c:	f004 fa28 	bl	800e780 <HAL_TIM_PWM_Init>
 800a330:	4603      	mov	r3, r0
 800a332:	2b00      	cmp	r3, #0
 800a334:	d001      	beq.n	800a33a <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 800a336:	f7ff fc45 	bl	8009bc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a33a:	2300      	movs	r3, #0
 800a33c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a33e:	2300      	movs	r3, #0
 800a340:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800a342:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800a346:	4619      	mov	r1, r3
 800a348:	4820      	ldr	r0, [pc, #128]	; (800a3cc <MX_TIM8_Init+0x100>)
 800a34a:	f004 ff99 	bl	800f280 <HAL_TIMEx_MasterConfigSynchronization>
 800a34e:	4603      	mov	r3, r0
 800a350:	2b00      	cmp	r3, #0
 800a352:	d001      	beq.n	800a358 <MX_TIM8_Init+0x8c>
  {
    Error_Handler();
 800a354:	f7ff fc36 	bl	8009bc4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a358:	2360      	movs	r3, #96	; 0x60
 800a35a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800a35c:	2300      	movs	r3, #0
 800a35e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a360:	2300      	movs	r3, #0
 800a362:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800a364:	2300      	movs	r3, #0
 800a366:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a368:	2300      	movs	r3, #0
 800a36a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800a36c:	2300      	movs	r3, #0
 800a36e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800a370:	2300      	movs	r3, #0
 800a372:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800a374:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a378:	2204      	movs	r2, #4
 800a37a:	4619      	mov	r1, r3
 800a37c:	4813      	ldr	r0, [pc, #76]	; (800a3cc <MX_TIM8_Init+0x100>)
 800a37e:	f004 fc1f 	bl	800ebc0 <HAL_TIM_PWM_ConfigChannel>
 800a382:	4603      	mov	r3, r0
 800a384:	2b00      	cmp	r3, #0
 800a386:	d001      	beq.n	800a38c <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 800a388:	f7ff fc1c 	bl	8009bc4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800a38c:	2300      	movs	r3, #0
 800a38e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800a390:	2300      	movs	r3, #0
 800a392:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800a394:	2300      	movs	r3, #0
 800a396:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800a398:	2300      	movs	r3, #0
 800a39a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800a39c:	2300      	movs	r3, #0
 800a39e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800a3a0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a3a4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800a3aa:	1d3b      	adds	r3, r7, #4
 800a3ac:	4619      	mov	r1, r3
 800a3ae:	4807      	ldr	r0, [pc, #28]	; (800a3cc <MX_TIM8_Init+0x100>)
 800a3b0:	f004 ffe2 	bl	800f378 <HAL_TIMEx_ConfigBreakDeadTime>
 800a3b4:	4603      	mov	r3, r0
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d001      	beq.n	800a3be <MX_TIM8_Init+0xf2>
  {
    Error_Handler();
 800a3ba:	f7ff fc03 	bl	8009bc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800a3be:	4803      	ldr	r0, [pc, #12]	; (800a3cc <MX_TIM8_Init+0x100>)
 800a3c0:	f000 f90c 	bl	800a5dc <HAL_TIM_MspPostInit>

}
 800a3c4:	bf00      	nop
 800a3c6:	3748      	adds	r7, #72	; 0x48
 800a3c8:	46bd      	mov	sp, r7
 800a3ca:	bd80      	pop	{r7, pc}
 800a3cc:	2000d9e0 	.word	0x2000d9e0
 800a3d0:	40010400 	.word	0x40010400

0800a3d4 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	b088      	sub	sp, #32
 800a3d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800a3da:	1d3b      	adds	r3, r7, #4
 800a3dc:	2200      	movs	r2, #0
 800a3de:	601a      	str	r2, [r3, #0]
 800a3e0:	605a      	str	r2, [r3, #4]
 800a3e2:	609a      	str	r2, [r3, #8]
 800a3e4:	60da      	str	r2, [r3, #12]
 800a3e6:	611a      	str	r2, [r3, #16]
 800a3e8:	615a      	str	r2, [r3, #20]
 800a3ea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 800a3ec:	4b1e      	ldr	r3, [pc, #120]	; (800a468 <MX_TIM10_Init+0x94>)
 800a3ee:	4a1f      	ldr	r2, [pc, #124]	; (800a46c <MX_TIM10_Init+0x98>)
 800a3f0:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 800a3f2:	4b1d      	ldr	r3, [pc, #116]	; (800a468 <MX_TIM10_Init+0x94>)
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a3f8:	4b1b      	ldr	r3, [pc, #108]	; (800a468 <MX_TIM10_Init+0x94>)
 800a3fa:	2200      	movs	r2, #0
 800a3fc:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 3999;
 800a3fe:	4b1a      	ldr	r3, [pc, #104]	; (800a468 <MX_TIM10_Init+0x94>)
 800a400:	f640 729f 	movw	r2, #3999	; 0xf9f
 800a404:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a406:	4b18      	ldr	r3, [pc, #96]	; (800a468 <MX_TIM10_Init+0x94>)
 800a408:	2200      	movs	r2, #0
 800a40a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a40c:	4b16      	ldr	r3, [pc, #88]	; (800a468 <MX_TIM10_Init+0x94>)
 800a40e:	2200      	movs	r2, #0
 800a410:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800a412:	4815      	ldr	r0, [pc, #84]	; (800a468 <MX_TIM10_Init+0x94>)
 800a414:	f004 f8f4 	bl	800e600 <HAL_TIM_Base_Init>
 800a418:	4603      	mov	r3, r0
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d001      	beq.n	800a422 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 800a41e:	f7ff fbd1 	bl	8009bc4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 800a422:	4811      	ldr	r0, [pc, #68]	; (800a468 <MX_TIM10_Init+0x94>)
 800a424:	f004 f9ac 	bl	800e780 <HAL_TIM_PWM_Init>
 800a428:	4603      	mov	r3, r0
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d001      	beq.n	800a432 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 800a42e:	f7ff fbc9 	bl	8009bc4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a432:	2360      	movs	r3, #96	; 0x60
 800a434:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800a436:	2300      	movs	r3, #0
 800a438:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a43a:	2300      	movs	r3, #0
 800a43c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a43e:	2300      	movs	r3, #0
 800a440:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800a442:	1d3b      	adds	r3, r7, #4
 800a444:	2200      	movs	r2, #0
 800a446:	4619      	mov	r1, r3
 800a448:	4807      	ldr	r0, [pc, #28]	; (800a468 <MX_TIM10_Init+0x94>)
 800a44a:	f004 fbb9 	bl	800ebc0 <HAL_TIM_PWM_ConfigChannel>
 800a44e:	4603      	mov	r3, r0
 800a450:	2b00      	cmp	r3, #0
 800a452:	d001      	beq.n	800a458 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 800a454:	f7ff fbb6 	bl	8009bc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 800a458:	4803      	ldr	r0, [pc, #12]	; (800a468 <MX_TIM10_Init+0x94>)
 800a45a:	f000 f8bf 	bl	800a5dc <HAL_TIM_MspPostInit>

}
 800a45e:	bf00      	nop
 800a460:	3720      	adds	r7, #32
 800a462:	46bd      	mov	sp, r7
 800a464:	bd80      	pop	{r7, pc}
 800a466:	bf00      	nop
 800a468:	2000da70 	.word	0x2000da70
 800a46c:	40014400 	.word	0x40014400

0800a470 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 800a470:	b580      	push	{r7, lr}
 800a472:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 800a474:	4b0e      	ldr	r3, [pc, #56]	; (800a4b0 <MX_TIM13_Init+0x40>)
 800a476:	4a0f      	ldr	r2, [pc, #60]	; (800a4b4 <MX_TIM13_Init+0x44>)
 800a478:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 839;
 800a47a:	4b0d      	ldr	r3, [pc, #52]	; (800a4b0 <MX_TIM13_Init+0x40>)
 800a47c:	f240 3247 	movw	r2, #839	; 0x347
 800a480:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a482:	4b0b      	ldr	r3, [pc, #44]	; (800a4b0 <MX_TIM13_Init+0x40>)
 800a484:	2200      	movs	r2, #0
 800a486:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 9999;
 800a488:	4b09      	ldr	r3, [pc, #36]	; (800a4b0 <MX_TIM13_Init+0x40>)
 800a48a:	f242 720f 	movw	r2, #9999	; 0x270f
 800a48e:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a490:	4b07      	ldr	r3, [pc, #28]	; (800a4b0 <MX_TIM13_Init+0x40>)
 800a492:	2200      	movs	r2, #0
 800a494:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a496:	4b06      	ldr	r3, [pc, #24]	; (800a4b0 <MX_TIM13_Init+0x40>)
 800a498:	2200      	movs	r2, #0
 800a49a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 800a49c:	4804      	ldr	r0, [pc, #16]	; (800a4b0 <MX_TIM13_Init+0x40>)
 800a49e:	f004 f8af 	bl	800e600 <HAL_TIM_Base_Init>
 800a4a2:	4603      	mov	r3, r0
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d001      	beq.n	800a4ac <MX_TIM13_Init+0x3c>
  {
    Error_Handler();
 800a4a8:	f7ff fb8c 	bl	8009bc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 800a4ac:	bf00      	nop
 800a4ae:	bd80      	pop	{r7, pc}
 800a4b0:	2000db00 	.word	0x2000db00
 800a4b4:	40001c00 	.word	0x40001c00

0800a4b8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b086      	sub	sp, #24
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	4a22      	ldr	r2, [pc, #136]	; (800a550 <HAL_TIM_PWM_MspInit+0x98>)
 800a4c6:	4293      	cmp	r3, r2
 800a4c8:	d10e      	bne.n	800a4e8 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	617b      	str	r3, [r7, #20]
 800a4ce:	4b21      	ldr	r3, [pc, #132]	; (800a554 <HAL_TIM_PWM_MspInit+0x9c>)
 800a4d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4d2:	4a20      	ldr	r2, [pc, #128]	; (800a554 <HAL_TIM_PWM_MspInit+0x9c>)
 800a4d4:	f043 0304 	orr.w	r3, r3, #4
 800a4d8:	6413      	str	r3, [r2, #64]	; 0x40
 800a4da:	4b1e      	ldr	r3, [pc, #120]	; (800a554 <HAL_TIM_PWM_MspInit+0x9c>)
 800a4dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4de:	f003 0304 	and.w	r3, r3, #4
 800a4e2:	617b      	str	r3, [r7, #20]
 800a4e4:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 800a4e6:	e02e      	b.n	800a546 <HAL_TIM_PWM_MspInit+0x8e>
  else if(tim_pwmHandle->Instance==TIM5)
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	4a1a      	ldr	r2, [pc, #104]	; (800a558 <HAL_TIM_PWM_MspInit+0xa0>)
 800a4ee:	4293      	cmp	r3, r2
 800a4f0:	d10e      	bne.n	800a510 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800a4f2:	2300      	movs	r3, #0
 800a4f4:	613b      	str	r3, [r7, #16]
 800a4f6:	4b17      	ldr	r3, [pc, #92]	; (800a554 <HAL_TIM_PWM_MspInit+0x9c>)
 800a4f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4fa:	4a16      	ldr	r2, [pc, #88]	; (800a554 <HAL_TIM_PWM_MspInit+0x9c>)
 800a4fc:	f043 0308 	orr.w	r3, r3, #8
 800a500:	6413      	str	r3, [r2, #64]	; 0x40
 800a502:	4b14      	ldr	r3, [pc, #80]	; (800a554 <HAL_TIM_PWM_MspInit+0x9c>)
 800a504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a506:	f003 0308 	and.w	r3, r3, #8
 800a50a:	613b      	str	r3, [r7, #16]
 800a50c:	693b      	ldr	r3, [r7, #16]
}
 800a50e:	e01a      	b.n	800a546 <HAL_TIM_PWM_MspInit+0x8e>
  else if(tim_pwmHandle->Instance==TIM8)
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	4a11      	ldr	r2, [pc, #68]	; (800a55c <HAL_TIM_PWM_MspInit+0xa4>)
 800a516:	4293      	cmp	r3, r2
 800a518:	d115      	bne.n	800a546 <HAL_TIM_PWM_MspInit+0x8e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800a51a:	2300      	movs	r3, #0
 800a51c:	60fb      	str	r3, [r7, #12]
 800a51e:	4b0d      	ldr	r3, [pc, #52]	; (800a554 <HAL_TIM_PWM_MspInit+0x9c>)
 800a520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a522:	4a0c      	ldr	r2, [pc, #48]	; (800a554 <HAL_TIM_PWM_MspInit+0x9c>)
 800a524:	f043 0302 	orr.w	r3, r3, #2
 800a528:	6453      	str	r3, [r2, #68]	; 0x44
 800a52a:	4b0a      	ldr	r3, [pc, #40]	; (800a554 <HAL_TIM_PWM_MspInit+0x9c>)
 800a52c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a52e:	f003 0302 	and.w	r3, r3, #2
 800a532:	60fb      	str	r3, [r7, #12]
 800a534:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 800a536:	2200      	movs	r2, #0
 800a538:	2105      	movs	r1, #5
 800a53a:	202c      	movs	r0, #44	; 0x2c
 800a53c:	f001 fb43 	bl	800bbc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800a540:	202c      	movs	r0, #44	; 0x2c
 800a542:	f001 fb5c 	bl	800bbfe <HAL_NVIC_EnableIRQ>
}
 800a546:	bf00      	nop
 800a548:	3718      	adds	r7, #24
 800a54a:	46bd      	mov	sp, r7
 800a54c:	bd80      	pop	{r7, pc}
 800a54e:	bf00      	nop
 800a550:	40000800 	.word	0x40000800
 800a554:	40023800 	.word	0x40023800
 800a558:	40000c00 	.word	0x40000c00
 800a55c:	40010400 	.word	0x40010400

0800a560 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800a560:	b580      	push	{r7, lr}
 800a562:	b084      	sub	sp, #16
 800a564:	af00      	add	r7, sp, #0
 800a566:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM10)
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	4a18      	ldr	r2, [pc, #96]	; (800a5d0 <HAL_TIM_Base_MspInit+0x70>)
 800a56e:	4293      	cmp	r3, r2
 800a570:	d10e      	bne.n	800a590 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* TIM10 clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 800a572:	2300      	movs	r3, #0
 800a574:	60fb      	str	r3, [r7, #12]
 800a576:	4b17      	ldr	r3, [pc, #92]	; (800a5d4 <HAL_TIM_Base_MspInit+0x74>)
 800a578:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a57a:	4a16      	ldr	r2, [pc, #88]	; (800a5d4 <HAL_TIM_Base_MspInit+0x74>)
 800a57c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a580:	6453      	str	r3, [r2, #68]	; 0x44
 800a582:	4b14      	ldr	r3, [pc, #80]	; (800a5d4 <HAL_TIM_Base_MspInit+0x74>)
 800a584:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a586:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a58a:	60fb      	str	r3, [r7, #12]
 800a58c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 800a58e:	e01a      	b.n	800a5c6 <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM13)
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	4a10      	ldr	r2, [pc, #64]	; (800a5d8 <HAL_TIM_Base_MspInit+0x78>)
 800a596:	4293      	cmp	r3, r2
 800a598:	d115      	bne.n	800a5c6 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM13_CLK_ENABLE();
 800a59a:	2300      	movs	r3, #0
 800a59c:	60bb      	str	r3, [r7, #8]
 800a59e:	4b0d      	ldr	r3, [pc, #52]	; (800a5d4 <HAL_TIM_Base_MspInit+0x74>)
 800a5a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5a2:	4a0c      	ldr	r2, [pc, #48]	; (800a5d4 <HAL_TIM_Base_MspInit+0x74>)
 800a5a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a5a8:	6413      	str	r3, [r2, #64]	; 0x40
 800a5aa:	4b0a      	ldr	r3, [pc, #40]	; (800a5d4 <HAL_TIM_Base_MspInit+0x74>)
 800a5ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a5b2:	60bb      	str	r3, [r7, #8]
 800a5b4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 800a5b6:	2200      	movs	r2, #0
 800a5b8:	2105      	movs	r1, #5
 800a5ba:	202c      	movs	r0, #44	; 0x2c
 800a5bc:	f001 fb03 	bl	800bbc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800a5c0:	202c      	movs	r0, #44	; 0x2c
 800a5c2:	f001 fb1c 	bl	800bbfe <HAL_NVIC_EnableIRQ>
}
 800a5c6:	bf00      	nop
 800a5c8:	3710      	adds	r7, #16
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	bd80      	pop	{r7, pc}
 800a5ce:	bf00      	nop
 800a5d0:	40014400 	.word	0x40014400
 800a5d4:	40023800 	.word	0x40023800
 800a5d8:	40001c00 	.word	0x40001c00

0800a5dc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b08c      	sub	sp, #48	; 0x30
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a5e4:	f107 031c 	add.w	r3, r7, #28
 800a5e8:	2200      	movs	r2, #0
 800a5ea:	601a      	str	r2, [r3, #0]
 800a5ec:	605a      	str	r2, [r3, #4]
 800a5ee:	609a      	str	r2, [r3, #8]
 800a5f0:	60da      	str	r2, [r3, #12]
 800a5f2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	4a48      	ldr	r2, [pc, #288]	; (800a71c <HAL_TIM_MspPostInit+0x140>)
 800a5fa:	4293      	cmp	r3, r2
 800a5fc:	d11f      	bne.n	800a63e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800a5fe:	2300      	movs	r3, #0
 800a600:	61bb      	str	r3, [r7, #24]
 800a602:	4b47      	ldr	r3, [pc, #284]	; (800a720 <HAL_TIM_MspPostInit+0x144>)
 800a604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a606:	4a46      	ldr	r2, [pc, #280]	; (800a720 <HAL_TIM_MspPostInit+0x144>)
 800a608:	f043 0308 	orr.w	r3, r3, #8
 800a60c:	6313      	str	r3, [r2, #48]	; 0x30
 800a60e:	4b44      	ldr	r3, [pc, #272]	; (800a720 <HAL_TIM_MspPostInit+0x144>)
 800a610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a612:	f003 0308 	and.w	r3, r3, #8
 800a616:	61bb      	str	r3, [r7, #24]
 800a618:	69bb      	ldr	r3, [r7, #24]
    /**TIM4 GPIO Configuration
    PD14     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = Buzzer_Pin_Pin;
 800a61a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a61e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a620:	2302      	movs	r3, #2
 800a622:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a624:	2300      	movs	r3, #0
 800a626:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a628:	2300      	movs	r3, #0
 800a62a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800a62c:	2302      	movs	r3, #2
 800a62e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Buzzer_Pin_GPIO_Port, &GPIO_InitStruct);
 800a630:	f107 031c 	add.w	r3, r7, #28
 800a634:	4619      	mov	r1, r3
 800a636:	483b      	ldr	r0, [pc, #236]	; (800a724 <HAL_TIM_MspPostInit+0x148>)
 800a638:	f001 fefe 	bl	800c438 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 800a63c:	e06a      	b.n	800a714 <HAL_TIM_MspPostInit+0x138>
  else if(timHandle->Instance==TIM5)
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	4a39      	ldr	r2, [pc, #228]	; (800a728 <HAL_TIM_MspPostInit+0x14c>)
 800a644:	4293      	cmp	r3, r2
 800a646:	d11e      	bne.n	800a686 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a648:	2300      	movs	r3, #0
 800a64a:	617b      	str	r3, [r7, #20]
 800a64c:	4b34      	ldr	r3, [pc, #208]	; (800a720 <HAL_TIM_MspPostInit+0x144>)
 800a64e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a650:	4a33      	ldr	r2, [pc, #204]	; (800a720 <HAL_TIM_MspPostInit+0x144>)
 800a652:	f043 0301 	orr.w	r3, r3, #1
 800a656:	6313      	str	r3, [r2, #48]	; 0x30
 800a658:	4b31      	ldr	r3, [pc, #196]	; (800a720 <HAL_TIM_MspPostInit+0x144>)
 800a65a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a65c:	f003 0301 	and.w	r3, r3, #1
 800a660:	617b      	str	r3, [r7, #20]
 800a662:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_2;
 800a664:	2307      	movs	r3, #7
 800a666:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a668:	2302      	movs	r3, #2
 800a66a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a66c:	2300      	movs	r3, #0
 800a66e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a670:	2300      	movs	r3, #0
 800a672:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800a674:	2302      	movs	r3, #2
 800a676:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a678:	f107 031c 	add.w	r3, r7, #28
 800a67c:	4619      	mov	r1, r3
 800a67e:	482b      	ldr	r0, [pc, #172]	; (800a72c <HAL_TIM_MspPostInit+0x150>)
 800a680:	f001 feda 	bl	800c438 <HAL_GPIO_Init>
}
 800a684:	e046      	b.n	800a714 <HAL_TIM_MspPostInit+0x138>
  else if(timHandle->Instance==TIM8)
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	4a29      	ldr	r2, [pc, #164]	; (800a730 <HAL_TIM_MspPostInit+0x154>)
 800a68c:	4293      	cmp	r3, r2
 800a68e:	d11e      	bne.n	800a6ce <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800a690:	2300      	movs	r3, #0
 800a692:	613b      	str	r3, [r7, #16]
 800a694:	4b22      	ldr	r3, [pc, #136]	; (800a720 <HAL_TIM_MspPostInit+0x144>)
 800a696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a698:	4a21      	ldr	r2, [pc, #132]	; (800a720 <HAL_TIM_MspPostInit+0x144>)
 800a69a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a69e:	6313      	str	r3, [r2, #48]	; 0x30
 800a6a0:	4b1f      	ldr	r3, [pc, #124]	; (800a720 <HAL_TIM_MspPostInit+0x144>)
 800a6a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a6a8:	613b      	str	r3, [r7, #16]
 800a6aa:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = Servo_Motor_Pin_Pin;
 800a6ac:	2340      	movs	r3, #64	; 0x40
 800a6ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a6b0:	2302      	movs	r3, #2
 800a6b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800a6bc:	2303      	movs	r3, #3
 800a6be:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Servo_Motor_Pin_GPIO_Port, &GPIO_InitStruct);
 800a6c0:	f107 031c 	add.w	r3, r7, #28
 800a6c4:	4619      	mov	r1, r3
 800a6c6:	481b      	ldr	r0, [pc, #108]	; (800a734 <HAL_TIM_MspPostInit+0x158>)
 800a6c8:	f001 feb6 	bl	800c438 <HAL_GPIO_Init>
}
 800a6cc:	e022      	b.n	800a714 <HAL_TIM_MspPostInit+0x138>
  else if(timHandle->Instance==TIM10)
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	4a19      	ldr	r2, [pc, #100]	; (800a738 <HAL_TIM_MspPostInit+0x15c>)
 800a6d4:	4293      	cmp	r3, r2
 800a6d6:	d11d      	bne.n	800a714 <HAL_TIM_MspPostInit+0x138>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800a6d8:	2300      	movs	r3, #0
 800a6da:	60fb      	str	r3, [r7, #12]
 800a6dc:	4b10      	ldr	r3, [pc, #64]	; (800a720 <HAL_TIM_MspPostInit+0x144>)
 800a6de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6e0:	4a0f      	ldr	r2, [pc, #60]	; (800a720 <HAL_TIM_MspPostInit+0x144>)
 800a6e2:	f043 0320 	orr.w	r3, r3, #32
 800a6e6:	6313      	str	r3, [r2, #48]	; 0x30
 800a6e8:	4b0d      	ldr	r3, [pc, #52]	; (800a720 <HAL_TIM_MspPostInit+0x144>)
 800a6ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6ec:	f003 0320 	and.w	r3, r3, #32
 800a6f0:	60fb      	str	r3, [r7, #12]
 800a6f2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IMU_Heat_Pin_Pin;
 800a6f4:	2340      	movs	r3, #64	; 0x40
 800a6f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a6f8:	2302      	movs	r3, #2
 800a6fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a700:	2300      	movs	r3, #0
 800a702:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 800a704:	2303      	movs	r3, #3
 800a706:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(IMU_Heat_Pin_GPIO_Port, &GPIO_InitStruct);
 800a708:	f107 031c 	add.w	r3, r7, #28
 800a70c:	4619      	mov	r1, r3
 800a70e:	480b      	ldr	r0, [pc, #44]	; (800a73c <HAL_TIM_MspPostInit+0x160>)
 800a710:	f001 fe92 	bl	800c438 <HAL_GPIO_Init>
}
 800a714:	bf00      	nop
 800a716:	3730      	adds	r7, #48	; 0x30
 800a718:	46bd      	mov	sp, r7
 800a71a:	bd80      	pop	{r7, pc}
 800a71c:	40000800 	.word	0x40000800
 800a720:	40023800 	.word	0x40023800
 800a724:	40020c00 	.word	0x40020c00
 800a728:	40000c00 	.word	0x40000c00
 800a72c:	40020000 	.word	0x40020000
 800a730:	40010400 	.word	0x40010400
 800a734:	40022000 	.word	0x40022000
 800a738:	40014400 	.word	0x40014400
 800a73c:	40021400 	.word	0x40021400

0800a740 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800a740:	b580      	push	{r7, lr}
 800a742:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800a744:	4b11      	ldr	r3, [pc, #68]	; (800a78c <MX_USART1_UART_Init+0x4c>)
 800a746:	4a12      	ldr	r2, [pc, #72]	; (800a790 <MX_USART1_UART_Init+0x50>)
 800a748:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800a74a:	4b10      	ldr	r3, [pc, #64]	; (800a78c <MX_USART1_UART_Init+0x4c>)
 800a74c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800a750:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800a752:	4b0e      	ldr	r3, [pc, #56]	; (800a78c <MX_USART1_UART_Init+0x4c>)
 800a754:	2200      	movs	r2, #0
 800a756:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800a758:	4b0c      	ldr	r3, [pc, #48]	; (800a78c <MX_USART1_UART_Init+0x4c>)
 800a75a:	2200      	movs	r2, #0
 800a75c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800a75e:	4b0b      	ldr	r3, [pc, #44]	; (800a78c <MX_USART1_UART_Init+0x4c>)
 800a760:	2200      	movs	r2, #0
 800a762:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800a764:	4b09      	ldr	r3, [pc, #36]	; (800a78c <MX_USART1_UART_Init+0x4c>)
 800a766:	220c      	movs	r2, #12
 800a768:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a76a:	4b08      	ldr	r3, [pc, #32]	; (800a78c <MX_USART1_UART_Init+0x4c>)
 800a76c:	2200      	movs	r2, #0
 800a76e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800a770:	4b06      	ldr	r3, [pc, #24]	; (800a78c <MX_USART1_UART_Init+0x4c>)
 800a772:	2200      	movs	r2, #0
 800a774:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800a776:	4805      	ldr	r0, [pc, #20]	; (800a78c <MX_USART1_UART_Init+0x4c>)
 800a778:	f004 fe64 	bl	800f444 <HAL_UART_Init>
 800a77c:	4603      	mov	r3, r0
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d001      	beq.n	800a786 <MX_USART1_UART_Init+0x46>
  {
	  Error_Handler();
 800a782:	f7ff fa1f 	bl	8009bc4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800a786:	bf00      	nop
 800a788:	bd80      	pop	{r7, pc}
 800a78a:	bf00      	nop
 800a78c:	2000dd0c 	.word	0x2000dd0c
 800a790:	40011000 	.word	0x40011000

0800a794 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800a794:	b580      	push	{r7, lr}
 800a796:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800a798:	4b16      	ldr	r3, [pc, #88]	; (800a7f4 <MX_USART2_UART_Init+0x60>)
 800a79a:	4a17      	ldr	r2, [pc, #92]	; (800a7f8 <MX_USART2_UART_Init+0x64>)
 800a79c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800a79e:	4b15      	ldr	r3, [pc, #84]	; (800a7f4 <MX_USART2_UART_Init+0x60>)
 800a7a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800a7a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800a7a6:	4b13      	ldr	r3, [pc, #76]	; (800a7f4 <MX_USART2_UART_Init+0x60>)
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800a7ac:	4b11      	ldr	r3, [pc, #68]	; (800a7f4 <MX_USART2_UART_Init+0x60>)
 800a7ae:	2200      	movs	r2, #0
 800a7b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800a7b2:	4b10      	ldr	r3, [pc, #64]	; (800a7f4 <MX_USART2_UART_Init+0x60>)
 800a7b4:	2200      	movs	r2, #0
 800a7b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800a7b8:	4b0e      	ldr	r3, [pc, #56]	; (800a7f4 <MX_USART2_UART_Init+0x60>)
 800a7ba:	220c      	movs	r2, #12
 800a7bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a7be:	4b0d      	ldr	r3, [pc, #52]	; (800a7f4 <MX_USART2_UART_Init+0x60>)
 800a7c0:	2200      	movs	r2, #0
 800a7c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800a7c4:	4b0b      	ldr	r3, [pc, #44]	; (800a7f4 <MX_USART2_UART_Init+0x60>)
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800a7ca:	480a      	ldr	r0, [pc, #40]	; (800a7f4 <MX_USART2_UART_Init+0x60>)
 800a7cc:	f004 fe3a 	bl	800f444 <HAL_UART_Init>
 800a7d0:	4603      	mov	r3, r0
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d002      	beq.n	800a7dc <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
 800a7d6:	f7ff f9f5 	bl	8009bc4 <Error_Handler>
  else if (board_status == CHASSIS_BOARD) {
 	  HAL_UART_Receive_DMA(&huart2, ref_rx_frame, sizeof(ref_rx_frame));
   }
  /* USER CODE END USART2_Init 2 */

}
 800a7da:	e009      	b.n	800a7f0 <MX_USART2_UART_Init+0x5c>
  else if (board_status == CHASSIS_BOARD) {
 800a7dc:	4b07      	ldr	r3, [pc, #28]	; (800a7fc <MX_USART2_UART_Init+0x68>)
 800a7de:	781b      	ldrb	r3, [r3, #0]
 800a7e0:	2b01      	cmp	r3, #1
 800a7e2:	d105      	bne.n	800a7f0 <MX_USART2_UART_Init+0x5c>
 	  HAL_UART_Receive_DMA(&huart2, ref_rx_frame, sizeof(ref_rx_frame));
 800a7e4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a7e8:	4905      	ldr	r1, [pc, #20]	; (800a800 <MX_USART2_UART_Init+0x6c>)
 800a7ea:	4802      	ldr	r0, [pc, #8]	; (800a7f4 <MX_USART2_UART_Init+0x60>)
 800a7ec:	f004 ff09 	bl	800f602 <HAL_UART_Receive_DMA>
}
 800a7f0:	bf00      	nop
 800a7f2:	bd80      	pop	{r7, pc}
 800a7f4:	2000dd50 	.word	0x2000dd50
 800a7f8:	40004400 	.word	0x40004400
 800a7fc:	2000469c 	.word	0x2000469c
 800a800:	20000790 	.word	0x20000790

0800a804 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800a804:	b580      	push	{r7, lr}
 800a806:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800a808:	4b11      	ldr	r3, [pc, #68]	; (800a850 <MX_USART3_UART_Init+0x4c>)
 800a80a:	4a12      	ldr	r2, [pc, #72]	; (800a854 <MX_USART3_UART_Init+0x50>)
 800a80c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 100000;
 800a80e:	4b10      	ldr	r3, [pc, #64]	; (800a850 <MX_USART3_UART_Init+0x4c>)
 800a810:	4a11      	ldr	r2, [pc, #68]	; (800a858 <MX_USART3_UART_Init+0x54>)
 800a812:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800a814:	4b0e      	ldr	r3, [pc, #56]	; (800a850 <MX_USART3_UART_Init+0x4c>)
 800a816:	2200      	movs	r2, #0
 800a818:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800a81a:	4b0d      	ldr	r3, [pc, #52]	; (800a850 <MX_USART3_UART_Init+0x4c>)
 800a81c:	2200      	movs	r2, #0
 800a81e:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_EVEN;
 800a820:	4b0b      	ldr	r3, [pc, #44]	; (800a850 <MX_USART3_UART_Init+0x4c>)
 800a822:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a826:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800a828:	4b09      	ldr	r3, [pc, #36]	; (800a850 <MX_USART3_UART_Init+0x4c>)
 800a82a:	220c      	movs	r2, #12
 800a82c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a82e:	4b08      	ldr	r3, [pc, #32]	; (800a850 <MX_USART3_UART_Init+0x4c>)
 800a830:	2200      	movs	r2, #0
 800a832:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800a834:	4b06      	ldr	r3, [pc, #24]	; (800a850 <MX_USART3_UART_Init+0x4c>)
 800a836:	2200      	movs	r2, #0
 800a838:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800a83a:	4805      	ldr	r0, [pc, #20]	; (800a850 <MX_USART3_UART_Init+0x4c>)
 800a83c:	f004 fe02 	bl	800f444 <HAL_UART_Init>
 800a840:	4603      	mov	r3, r0
 800a842:	2b00      	cmp	r3, #0
 800a844:	d001      	beq.n	800a84a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800a846:	f7ff f9bd 	bl	8009bc4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
//  HAL_UART_Receive_IT(&huart3, rc_rx_buffer, DBUS_BUFFER_LEN);
  /* USER CODE END USART3_Init 2 */

}
 800a84a:	bf00      	nop
 800a84c:	bd80      	pop	{r7, pc}
 800a84e:	bf00      	nop
 800a850:	2000dc08 	.word	0x2000dc08
 800a854:	40004800 	.word	0x40004800
 800a858:	000186a0 	.word	0x000186a0

0800a85c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800a85c:	b580      	push	{r7, lr}
 800a85e:	b08e      	sub	sp, #56	; 0x38
 800a860:	af00      	add	r7, sp, #0
 800a862:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a864:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a868:	2200      	movs	r2, #0
 800a86a:	601a      	str	r2, [r3, #0]
 800a86c:	605a      	str	r2, [r3, #4]
 800a86e:	609a      	str	r2, [r3, #8]
 800a870:	60da      	str	r2, [r3, #12]
 800a872:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	4a90      	ldr	r2, [pc, #576]	; (800aabc <HAL_UART_MspInit+0x260>)
 800a87a:	4293      	cmp	r3, r2
 800a87c:	f040 80b3 	bne.w	800a9e6 <HAL_UART_MspInit+0x18a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800a880:	2300      	movs	r3, #0
 800a882:	623b      	str	r3, [r7, #32]
 800a884:	4b8e      	ldr	r3, [pc, #568]	; (800aac0 <HAL_UART_MspInit+0x264>)
 800a886:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a888:	4a8d      	ldr	r2, [pc, #564]	; (800aac0 <HAL_UART_MspInit+0x264>)
 800a88a:	f043 0310 	orr.w	r3, r3, #16
 800a88e:	6453      	str	r3, [r2, #68]	; 0x44
 800a890:	4b8b      	ldr	r3, [pc, #556]	; (800aac0 <HAL_UART_MspInit+0x264>)
 800a892:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a894:	f003 0310 	and.w	r3, r3, #16
 800a898:	623b      	str	r3, [r7, #32]
 800a89a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a89c:	2300      	movs	r3, #0
 800a89e:	61fb      	str	r3, [r7, #28]
 800a8a0:	4b87      	ldr	r3, [pc, #540]	; (800aac0 <HAL_UART_MspInit+0x264>)
 800a8a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8a4:	4a86      	ldr	r2, [pc, #536]	; (800aac0 <HAL_UART_MspInit+0x264>)
 800a8a6:	f043 0302 	orr.w	r3, r3, #2
 800a8aa:	6313      	str	r3, [r2, #48]	; 0x30
 800a8ac:	4b84      	ldr	r3, [pc, #528]	; (800aac0 <HAL_UART_MspInit+0x264>)
 800a8ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8b0:	f003 0302 	and.w	r3, r3, #2
 800a8b4:	61fb      	str	r3, [r7, #28]
 800a8b6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a8b8:	2300      	movs	r3, #0
 800a8ba:	61bb      	str	r3, [r7, #24]
 800a8bc:	4b80      	ldr	r3, [pc, #512]	; (800aac0 <HAL_UART_MspInit+0x264>)
 800a8be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8c0:	4a7f      	ldr	r2, [pc, #508]	; (800aac0 <HAL_UART_MspInit+0x264>)
 800a8c2:	f043 0301 	orr.w	r3, r3, #1
 800a8c6:	6313      	str	r3, [r2, #48]	; 0x30
 800a8c8:	4b7d      	ldr	r3, [pc, #500]	; (800aac0 <HAL_UART_MspInit+0x264>)
 800a8ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8cc:	f003 0301 	and.w	r3, r3, #1
 800a8d0:	61bb      	str	r3, [r7, #24]
 800a8d2:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800a8d4:	2380      	movs	r3, #128	; 0x80
 800a8d6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a8d8:	2302      	movs	r3, #2
 800a8da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a8dc:	2300      	movs	r3, #0
 800a8de:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a8e0:	2303      	movs	r3, #3
 800a8e2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800a8e4:	2307      	movs	r3, #7
 800a8e6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a8e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a8ec:	4619      	mov	r1, r3
 800a8ee:	4875      	ldr	r0, [pc, #468]	; (800aac4 <HAL_UART_MspInit+0x268>)
 800a8f0:	f001 fda2 	bl	800c438 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800a8f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a8f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a8fa:	2302      	movs	r3, #2
 800a8fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a8fe:	2300      	movs	r3, #0
 800a900:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a902:	2303      	movs	r3, #3
 800a904:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800a906:	2307      	movs	r3, #7
 800a908:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a90a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a90e:	4619      	mov	r1, r3
 800a910:	486d      	ldr	r0, [pc, #436]	; (800aac8 <HAL_UART_MspInit+0x26c>)
 800a912:	f001 fd91 	bl	800c438 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream5;
 800a916:	4b6d      	ldr	r3, [pc, #436]	; (800aacc <HAL_UART_MspInit+0x270>)
 800a918:	4a6d      	ldr	r2, [pc, #436]	; (800aad0 <HAL_UART_MspInit+0x274>)
 800a91a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800a91c:	4b6b      	ldr	r3, [pc, #428]	; (800aacc <HAL_UART_MspInit+0x270>)
 800a91e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a922:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a924:	4b69      	ldr	r3, [pc, #420]	; (800aacc <HAL_UART_MspInit+0x270>)
 800a926:	2200      	movs	r2, #0
 800a928:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a92a:	4b68      	ldr	r3, [pc, #416]	; (800aacc <HAL_UART_MspInit+0x270>)
 800a92c:	2200      	movs	r2, #0
 800a92e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800a930:	4b66      	ldr	r3, [pc, #408]	; (800aacc <HAL_UART_MspInit+0x270>)
 800a932:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a936:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a938:	4b64      	ldr	r3, [pc, #400]	; (800aacc <HAL_UART_MspInit+0x270>)
 800a93a:	2200      	movs	r2, #0
 800a93c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a93e:	4b63      	ldr	r3, [pc, #396]	; (800aacc <HAL_UART_MspInit+0x270>)
 800a940:	2200      	movs	r2, #0
 800a942:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800a944:	4b61      	ldr	r3, [pc, #388]	; (800aacc <HAL_UART_MspInit+0x270>)
 800a946:	2200      	movs	r2, #0
 800a948:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800a94a:	4b60      	ldr	r3, [pc, #384]	; (800aacc <HAL_UART_MspInit+0x270>)
 800a94c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800a950:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a952:	4b5e      	ldr	r3, [pc, #376]	; (800aacc <HAL_UART_MspInit+0x270>)
 800a954:	2200      	movs	r2, #0
 800a956:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800a958:	485c      	ldr	r0, [pc, #368]	; (800aacc <HAL_UART_MspInit+0x270>)
 800a95a:	f001 f96b 	bl	800bc34 <HAL_DMA_Init>
 800a95e:	4603      	mov	r3, r0
 800a960:	2b00      	cmp	r3, #0
 800a962:	d001      	beq.n	800a968 <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 800a964:	f7ff f92e 	bl	8009bc4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	4a58      	ldr	r2, [pc, #352]	; (800aacc <HAL_UART_MspInit+0x270>)
 800a96c:	639a      	str	r2, [r3, #56]	; 0x38
 800a96e:	4a57      	ldr	r2, [pc, #348]	; (800aacc <HAL_UART_MspInit+0x270>)
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 800a974:	4b57      	ldr	r3, [pc, #348]	; (800aad4 <HAL_UART_MspInit+0x278>)
 800a976:	4a58      	ldr	r2, [pc, #352]	; (800aad8 <HAL_UART_MspInit+0x27c>)
 800a978:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 800a97a:	4b56      	ldr	r3, [pc, #344]	; (800aad4 <HAL_UART_MspInit+0x278>)
 800a97c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a980:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800a982:	4b54      	ldr	r3, [pc, #336]	; (800aad4 <HAL_UART_MspInit+0x278>)
 800a984:	2240      	movs	r2, #64	; 0x40
 800a986:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a988:	4b52      	ldr	r3, [pc, #328]	; (800aad4 <HAL_UART_MspInit+0x278>)
 800a98a:	2200      	movs	r2, #0
 800a98c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800a98e:	4b51      	ldr	r3, [pc, #324]	; (800aad4 <HAL_UART_MspInit+0x278>)
 800a990:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a994:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a996:	4b4f      	ldr	r3, [pc, #316]	; (800aad4 <HAL_UART_MspInit+0x278>)
 800a998:	2200      	movs	r2, #0
 800a99a:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a99c:	4b4d      	ldr	r3, [pc, #308]	; (800aad4 <HAL_UART_MspInit+0x278>)
 800a99e:	2200      	movs	r2, #0
 800a9a0:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 800a9a2:	4b4c      	ldr	r3, [pc, #304]	; (800aad4 <HAL_UART_MspInit+0x278>)
 800a9a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a9a8:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800a9aa:	4b4a      	ldr	r3, [pc, #296]	; (800aad4 <HAL_UART_MspInit+0x278>)
 800a9ac:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800a9b0:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a9b2:	4b48      	ldr	r3, [pc, #288]	; (800aad4 <HAL_UART_MspInit+0x278>)
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800a9b8:	4846      	ldr	r0, [pc, #280]	; (800aad4 <HAL_UART_MspInit+0x278>)
 800a9ba:	f001 f93b 	bl	800bc34 <HAL_DMA_Init>
 800a9be:	4603      	mov	r3, r0
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d001      	beq.n	800a9c8 <HAL_UART_MspInit+0x16c>
    {
      Error_Handler();
 800a9c4:	f7ff f8fe 	bl	8009bc4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	4a42      	ldr	r2, [pc, #264]	; (800aad4 <HAL_UART_MspInit+0x278>)
 800a9cc:	635a      	str	r2, [r3, #52]	; 0x34
 800a9ce:	4a41      	ldr	r2, [pc, #260]	; (800aad4 <HAL_UART_MspInit+0x278>)
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800a9d4:	2200      	movs	r2, #0
 800a9d6:	2105      	movs	r1, #5
 800a9d8:	2025      	movs	r0, #37	; 0x25
 800a9da:	f001 f8f4 	bl	800bbc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800a9de:	2025      	movs	r0, #37	; 0x25
 800a9e0:	f001 f90d 	bl	800bbfe <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800a9e4:	e0e4      	b.n	800abb0 <HAL_UART_MspInit+0x354>
  else if(uartHandle->Instance==USART2)
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	4a3c      	ldr	r2, [pc, #240]	; (800aadc <HAL_UART_MspInit+0x280>)
 800a9ec:	4293      	cmp	r3, r2
 800a9ee:	d17d      	bne.n	800aaec <HAL_UART_MspInit+0x290>
    __HAL_RCC_USART2_CLK_ENABLE();
 800a9f0:	2300      	movs	r3, #0
 800a9f2:	617b      	str	r3, [r7, #20]
 800a9f4:	4b32      	ldr	r3, [pc, #200]	; (800aac0 <HAL_UART_MspInit+0x264>)
 800a9f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9f8:	4a31      	ldr	r2, [pc, #196]	; (800aac0 <HAL_UART_MspInit+0x264>)
 800a9fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a9fe:	6413      	str	r3, [r2, #64]	; 0x40
 800aa00:	4b2f      	ldr	r3, [pc, #188]	; (800aac0 <HAL_UART_MspInit+0x264>)
 800aa02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aa08:	617b      	str	r3, [r7, #20]
 800aa0a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	613b      	str	r3, [r7, #16]
 800aa10:	4b2b      	ldr	r3, [pc, #172]	; (800aac0 <HAL_UART_MspInit+0x264>)
 800aa12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa14:	4a2a      	ldr	r2, [pc, #168]	; (800aac0 <HAL_UART_MspInit+0x264>)
 800aa16:	f043 0308 	orr.w	r3, r3, #8
 800aa1a:	6313      	str	r3, [r2, #48]	; 0x30
 800aa1c:	4b28      	ldr	r3, [pc, #160]	; (800aac0 <HAL_UART_MspInit+0x264>)
 800aa1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa20:	f003 0308 	and.w	r3, r3, #8
 800aa24:	613b      	str	r3, [r7, #16]
 800aa26:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5;
 800aa28:	2360      	movs	r3, #96	; 0x60
 800aa2a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aa2c:	2302      	movs	r3, #2
 800aa2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aa30:	2300      	movs	r3, #0
 800aa32:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aa34:	2303      	movs	r3, #3
 800aa36:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800aa38:	2307      	movs	r3, #7
 800aa3a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800aa3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800aa40:	4619      	mov	r1, r3
 800aa42:	4827      	ldr	r0, [pc, #156]	; (800aae0 <HAL_UART_MspInit+0x284>)
 800aa44:	f001 fcf8 	bl	800c438 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800aa48:	4b26      	ldr	r3, [pc, #152]	; (800aae4 <HAL_UART_MspInit+0x288>)
 800aa4a:	4a27      	ldr	r2, [pc, #156]	; (800aae8 <HAL_UART_MspInit+0x28c>)
 800aa4c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800aa4e:	4b25      	ldr	r3, [pc, #148]	; (800aae4 <HAL_UART_MspInit+0x288>)
 800aa50:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800aa54:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800aa56:	4b23      	ldr	r3, [pc, #140]	; (800aae4 <HAL_UART_MspInit+0x288>)
 800aa58:	2200      	movs	r2, #0
 800aa5a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800aa5c:	4b21      	ldr	r3, [pc, #132]	; (800aae4 <HAL_UART_MspInit+0x288>)
 800aa5e:	2200      	movs	r2, #0
 800aa60:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800aa62:	4b20      	ldr	r3, [pc, #128]	; (800aae4 <HAL_UART_MspInit+0x288>)
 800aa64:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800aa68:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800aa6a:	4b1e      	ldr	r3, [pc, #120]	; (800aae4 <HAL_UART_MspInit+0x288>)
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800aa70:	4b1c      	ldr	r3, [pc, #112]	; (800aae4 <HAL_UART_MspInit+0x288>)
 800aa72:	2200      	movs	r2, #0
 800aa74:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800aa76:	4b1b      	ldr	r3, [pc, #108]	; (800aae4 <HAL_UART_MspInit+0x288>)
 800aa78:	f44f 7280 	mov.w	r2, #256	; 0x100
 800aa7c:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800aa7e:	4b19      	ldr	r3, [pc, #100]	; (800aae4 <HAL_UART_MspInit+0x288>)
 800aa80:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800aa84:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800aa86:	4b17      	ldr	r3, [pc, #92]	; (800aae4 <HAL_UART_MspInit+0x288>)
 800aa88:	2200      	movs	r2, #0
 800aa8a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800aa8c:	4815      	ldr	r0, [pc, #84]	; (800aae4 <HAL_UART_MspInit+0x288>)
 800aa8e:	f001 f8d1 	bl	800bc34 <HAL_DMA_Init>
 800aa92:	4603      	mov	r3, r0
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d001      	beq.n	800aa9c <HAL_UART_MspInit+0x240>
      Error_Handler();
 800aa98:	f7ff f894 	bl	8009bc4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	4a11      	ldr	r2, [pc, #68]	; (800aae4 <HAL_UART_MspInit+0x288>)
 800aaa0:	639a      	str	r2, [r3, #56]	; 0x38
 800aaa2:	4a10      	ldr	r2, [pc, #64]	; (800aae4 <HAL_UART_MspInit+0x288>)
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800aaa8:	2200      	movs	r2, #0
 800aaaa:	2105      	movs	r1, #5
 800aaac:	2026      	movs	r0, #38	; 0x26
 800aaae:	f001 f88a 	bl	800bbc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800aab2:	2026      	movs	r0, #38	; 0x26
 800aab4:	f001 f8a3 	bl	800bbfe <HAL_NVIC_EnableIRQ>
}
 800aab8:	e07a      	b.n	800abb0 <HAL_UART_MspInit+0x354>
 800aaba:	bf00      	nop
 800aabc:	40011000 	.word	0x40011000
 800aac0:	40023800 	.word	0x40023800
 800aac4:	40020400 	.word	0x40020400
 800aac8:	40020000 	.word	0x40020000
 800aacc:	2000dcac 	.word	0x2000dcac
 800aad0:	40026488 	.word	0x40026488
 800aad4:	2000dc4c 	.word	0x2000dc4c
 800aad8:	400264b8 	.word	0x400264b8
 800aadc:	40004400 	.word	0x40004400
 800aae0:	40020c00 	.word	0x40020c00
 800aae4:	2000db48 	.word	0x2000db48
 800aae8:	40026088 	.word	0x40026088
  else if(uartHandle->Instance==USART3)
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	4a31      	ldr	r2, [pc, #196]	; (800abb8 <HAL_UART_MspInit+0x35c>)
 800aaf2:	4293      	cmp	r3, r2
 800aaf4:	d15c      	bne.n	800abb0 <HAL_UART_MspInit+0x354>
    __HAL_RCC_USART3_CLK_ENABLE();
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	60fb      	str	r3, [r7, #12]
 800aafa:	4b30      	ldr	r3, [pc, #192]	; (800abbc <HAL_UART_MspInit+0x360>)
 800aafc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aafe:	4a2f      	ldr	r2, [pc, #188]	; (800abbc <HAL_UART_MspInit+0x360>)
 800ab00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ab04:	6413      	str	r3, [r2, #64]	; 0x40
 800ab06:	4b2d      	ldr	r3, [pc, #180]	; (800abbc <HAL_UART_MspInit+0x360>)
 800ab08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ab0e:	60fb      	str	r3, [r7, #12]
 800ab10:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ab12:	2300      	movs	r3, #0
 800ab14:	60bb      	str	r3, [r7, #8]
 800ab16:	4b29      	ldr	r3, [pc, #164]	; (800abbc <HAL_UART_MspInit+0x360>)
 800ab18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab1a:	4a28      	ldr	r2, [pc, #160]	; (800abbc <HAL_UART_MspInit+0x360>)
 800ab1c:	f043 0304 	orr.w	r3, r3, #4
 800ab20:	6313      	str	r3, [r2, #48]	; 0x30
 800ab22:	4b26      	ldr	r3, [pc, #152]	; (800abbc <HAL_UART_MspInit+0x360>)
 800ab24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab26:	f003 0304 	and.w	r3, r3, #4
 800ab2a:	60bb      	str	r3, [r7, #8]
 800ab2c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 800ab2e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800ab32:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ab34:	2302      	movs	r3, #2
 800ab36:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ab38:	2300      	movs	r3, #0
 800ab3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ab3c:	2303      	movs	r3, #3
 800ab3e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800ab40:	2307      	movs	r3, #7
 800ab42:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ab44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ab48:	4619      	mov	r1, r3
 800ab4a:	481d      	ldr	r0, [pc, #116]	; (800abc0 <HAL_UART_MspInit+0x364>)
 800ab4c:	f001 fc74 	bl	800c438 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 800ab50:	4b1c      	ldr	r3, [pc, #112]	; (800abc4 <HAL_UART_MspInit+0x368>)
 800ab52:	4a1d      	ldr	r2, [pc, #116]	; (800abc8 <HAL_UART_MspInit+0x36c>)
 800ab54:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800ab56:	4b1b      	ldr	r3, [pc, #108]	; (800abc4 <HAL_UART_MspInit+0x368>)
 800ab58:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800ab5c:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800ab5e:	4b19      	ldr	r3, [pc, #100]	; (800abc4 <HAL_UART_MspInit+0x368>)
 800ab60:	2200      	movs	r2, #0
 800ab62:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800ab64:	4b17      	ldr	r3, [pc, #92]	; (800abc4 <HAL_UART_MspInit+0x368>)
 800ab66:	2200      	movs	r2, #0
 800ab68:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800ab6a:	4b16      	ldr	r3, [pc, #88]	; (800abc4 <HAL_UART_MspInit+0x368>)
 800ab6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ab70:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800ab72:	4b14      	ldr	r3, [pc, #80]	; (800abc4 <HAL_UART_MspInit+0x368>)
 800ab74:	2200      	movs	r2, #0
 800ab76:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800ab78:	4b12      	ldr	r3, [pc, #72]	; (800abc4 <HAL_UART_MspInit+0x368>)
 800ab7a:	2200      	movs	r2, #0
 800ab7c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800ab7e:	4b11      	ldr	r3, [pc, #68]	; (800abc4 <HAL_UART_MspInit+0x368>)
 800ab80:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ab84:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800ab86:	4b0f      	ldr	r3, [pc, #60]	; (800abc4 <HAL_UART_MspInit+0x368>)
 800ab88:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800ab8c:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800ab8e:	4b0d      	ldr	r3, [pc, #52]	; (800abc4 <HAL_UART_MspInit+0x368>)
 800ab90:	2200      	movs	r2, #0
 800ab92:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800ab94:	480b      	ldr	r0, [pc, #44]	; (800abc4 <HAL_UART_MspInit+0x368>)
 800ab96:	f001 f84d 	bl	800bc34 <HAL_DMA_Init>
 800ab9a:	4603      	mov	r3, r0
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d001      	beq.n	800aba4 <HAL_UART_MspInit+0x348>
      Error_Handler();
 800aba0:	f7ff f810 	bl	8009bc4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	4a07      	ldr	r2, [pc, #28]	; (800abc4 <HAL_UART_MspInit+0x368>)
 800aba8:	639a      	str	r2, [r3, #56]	; 0x38
 800abaa:	4a06      	ldr	r2, [pc, #24]	; (800abc4 <HAL_UART_MspInit+0x368>)
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	6393      	str	r3, [r2, #56]	; 0x38
}
 800abb0:	bf00      	nop
 800abb2:	3738      	adds	r7, #56	; 0x38
 800abb4:	46bd      	mov	sp, r7
 800abb6:	bd80      	pop	{r7, pc}
 800abb8:	40004800 	.word	0x40004800
 800abbc:	40023800 	.word	0x40023800
 800abc0:	40020800 	.word	0x40020800
 800abc4:	2000dba8 	.word	0x2000dba8
 800abc8:	40026028 	.word	0x40026028

0800abcc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800abcc:	f8df d034 	ldr.w	sp, [pc, #52]	; 800ac04 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800abd0:	480d      	ldr	r0, [pc, #52]	; (800ac08 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800abd2:	490e      	ldr	r1, [pc, #56]	; (800ac0c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800abd4:	4a0e      	ldr	r2, [pc, #56]	; (800ac10 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800abd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800abd8:	e002      	b.n	800abe0 <LoopCopyDataInit>

0800abda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800abda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800abdc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800abde:	3304      	adds	r3, #4

0800abe0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800abe0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800abe2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800abe4:	d3f9      	bcc.n	800abda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800abe6:	4a0b      	ldr	r2, [pc, #44]	; (800ac14 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800abe8:	4c0b      	ldr	r4, [pc, #44]	; (800ac18 <LoopFillZerobss+0x26>)
  movs r3, #0
 800abea:	2300      	movs	r3, #0
  b LoopFillZerobss
 800abec:	e001      	b.n	800abf2 <LoopFillZerobss>

0800abee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800abee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800abf0:	3204      	adds	r2, #4

0800abf2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800abf2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800abf4:	d3fb      	bcc.n	800abee <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800abf6:	f7ff fa8d 	bl	800a114 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800abfa:	f007 fef3 	bl	80129e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800abfe:	f7fe fe55 	bl	80098ac <main>
  bx  lr    
 800ac02:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800ac04:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800ac08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800ac0c:	20000478 	.word	0x20000478
  ldr r2, =_sidata
 800ac10:	08016e78 	.word	0x08016e78
  ldr r2, =_sbss
 800ac14:	20000478 	.word	0x20000478
  ldr r4, =_ebss
 800ac18:	2000dda8 	.word	0x2000dda8

0800ac1c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800ac1c:	e7fe      	b.n	800ac1c <ADC_IRQHandler>
	...

0800ac20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800ac20:	b580      	push	{r7, lr}
 800ac22:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800ac24:	4b0e      	ldr	r3, [pc, #56]	; (800ac60 <HAL_Init+0x40>)
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	4a0d      	ldr	r2, [pc, #52]	; (800ac60 <HAL_Init+0x40>)
 800ac2a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ac2e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800ac30:	4b0b      	ldr	r3, [pc, #44]	; (800ac60 <HAL_Init+0x40>)
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	4a0a      	ldr	r2, [pc, #40]	; (800ac60 <HAL_Init+0x40>)
 800ac36:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800ac3a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800ac3c:	4b08      	ldr	r3, [pc, #32]	; (800ac60 <HAL_Init+0x40>)
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	4a07      	ldr	r2, [pc, #28]	; (800ac60 <HAL_Init+0x40>)
 800ac42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ac46:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800ac48:	2003      	movs	r0, #3
 800ac4a:	f000 ffb1 	bl	800bbb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800ac4e:	200f      	movs	r0, #15
 800ac50:	f000 f808 	bl	800ac64 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800ac54:	f7ff f8c0 	bl	8009dd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800ac58:	2300      	movs	r3, #0
}
 800ac5a:	4618      	mov	r0, r3
 800ac5c:	bd80      	pop	{r7, pc}
 800ac5e:	bf00      	nop
 800ac60:	40023c00 	.word	0x40023c00

0800ac64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800ac64:	b580      	push	{r7, lr}
 800ac66:	b082      	sub	sp, #8
 800ac68:	af00      	add	r7, sp, #0
 800ac6a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800ac6c:	4b12      	ldr	r3, [pc, #72]	; (800acb8 <HAL_InitTick+0x54>)
 800ac6e:	681a      	ldr	r2, [r3, #0]
 800ac70:	4b12      	ldr	r3, [pc, #72]	; (800acbc <HAL_InitTick+0x58>)
 800ac72:	781b      	ldrb	r3, [r3, #0]
 800ac74:	4619      	mov	r1, r3
 800ac76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ac7a:	fbb3 f3f1 	udiv	r3, r3, r1
 800ac7e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac82:	4618      	mov	r0, r3
 800ac84:	f000 ffc9 	bl	800bc1a <HAL_SYSTICK_Config>
 800ac88:	4603      	mov	r3, r0
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d001      	beq.n	800ac92 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800ac8e:	2301      	movs	r3, #1
 800ac90:	e00e      	b.n	800acb0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	2b0f      	cmp	r3, #15
 800ac96:	d80a      	bhi.n	800acae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800ac98:	2200      	movs	r2, #0
 800ac9a:	6879      	ldr	r1, [r7, #4]
 800ac9c:	f04f 30ff 	mov.w	r0, #4294967295
 800aca0:	f000 ff91 	bl	800bbc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800aca4:	4a06      	ldr	r2, [pc, #24]	; (800acc0 <HAL_InitTick+0x5c>)
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800acaa:	2300      	movs	r3, #0
 800acac:	e000      	b.n	800acb0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800acae:	2301      	movs	r3, #1
}
 800acb0:	4618      	mov	r0, r3
 800acb2:	3708      	adds	r7, #8
 800acb4:	46bd      	mov	sp, r7
 800acb6:	bd80      	pop	{r7, pc}
 800acb8:	20000294 	.word	0x20000294
 800acbc:	2000029c 	.word	0x2000029c
 800acc0:	20000298 	.word	0x20000298

0800acc4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800acc4:	b480      	push	{r7}
 800acc6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800acc8:	4b06      	ldr	r3, [pc, #24]	; (800ace4 <HAL_IncTick+0x20>)
 800acca:	781b      	ldrb	r3, [r3, #0]
 800accc:	461a      	mov	r2, r3
 800acce:	4b06      	ldr	r3, [pc, #24]	; (800ace8 <HAL_IncTick+0x24>)
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	4413      	add	r3, r2
 800acd4:	4a04      	ldr	r2, [pc, #16]	; (800ace8 <HAL_IncTick+0x24>)
 800acd6:	6013      	str	r3, [r2, #0]
}
 800acd8:	bf00      	nop
 800acda:	46bd      	mov	sp, r7
 800acdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace0:	4770      	bx	lr
 800ace2:	bf00      	nop
 800ace4:	2000029c 	.word	0x2000029c
 800ace8:	2000dd94 	.word	0x2000dd94

0800acec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800acec:	b480      	push	{r7}
 800acee:	af00      	add	r7, sp, #0
  return uwTick;
 800acf0:	4b03      	ldr	r3, [pc, #12]	; (800ad00 <HAL_GetTick+0x14>)
 800acf2:	681b      	ldr	r3, [r3, #0]
}
 800acf4:	4618      	mov	r0, r3
 800acf6:	46bd      	mov	sp, r7
 800acf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acfc:	4770      	bx	lr
 800acfe:	bf00      	nop
 800ad00:	2000dd94 	.word	0x2000dd94

0800ad04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800ad04:	b580      	push	{r7, lr}
 800ad06:	b084      	sub	sp, #16
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800ad0c:	f7ff ffee 	bl	800acec <HAL_GetTick>
 800ad10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad1c:	d005      	beq.n	800ad2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800ad1e:	4b0a      	ldr	r3, [pc, #40]	; (800ad48 <HAL_Delay+0x44>)
 800ad20:	781b      	ldrb	r3, [r3, #0]
 800ad22:	461a      	mov	r2, r3
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	4413      	add	r3, r2
 800ad28:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800ad2a:	bf00      	nop
 800ad2c:	f7ff ffde 	bl	800acec <HAL_GetTick>
 800ad30:	4602      	mov	r2, r0
 800ad32:	68bb      	ldr	r3, [r7, #8]
 800ad34:	1ad3      	subs	r3, r2, r3
 800ad36:	68fa      	ldr	r2, [r7, #12]
 800ad38:	429a      	cmp	r2, r3
 800ad3a:	d8f7      	bhi.n	800ad2c <HAL_Delay+0x28>
  {
  }
}
 800ad3c:	bf00      	nop
 800ad3e:	bf00      	nop
 800ad40:	3710      	adds	r7, #16
 800ad42:	46bd      	mov	sp, r7
 800ad44:	bd80      	pop	{r7, pc}
 800ad46:	bf00      	nop
 800ad48:	2000029c 	.word	0x2000029c

0800ad4c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b084      	sub	sp, #16
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d101      	bne.n	800ad5e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800ad5a:	2301      	movs	r3, #1
 800ad5c:	e0ed      	b.n	800af3a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ad64:	b2db      	uxtb	r3, r3
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d102      	bne.n	800ad70 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800ad6a:	6878      	ldr	r0, [r7, #4]
 800ad6c:	f7fe f8d8 	bl	8008f20 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	681a      	ldr	r2, [r3, #0]
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	f042 0201 	orr.w	r2, r2, #1
 800ad7e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ad80:	f7ff ffb4 	bl	800acec <HAL_GetTick>
 800ad84:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800ad86:	e012      	b.n	800adae <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800ad88:	f7ff ffb0 	bl	800acec <HAL_GetTick>
 800ad8c:	4602      	mov	r2, r0
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	1ad3      	subs	r3, r2, r3
 800ad92:	2b0a      	cmp	r3, #10
 800ad94:	d90b      	bls.n	800adae <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad9a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	2205      	movs	r2, #5
 800ada6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800adaa:	2301      	movs	r3, #1
 800adac:	e0c5      	b.n	800af3a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	685b      	ldr	r3, [r3, #4]
 800adb4:	f003 0301 	and.w	r3, r3, #1
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d0e5      	beq.n	800ad88 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	681a      	ldr	r2, [r3, #0]
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	f022 0202 	bic.w	r2, r2, #2
 800adca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800adcc:	f7ff ff8e 	bl	800acec <HAL_GetTick>
 800add0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800add2:	e012      	b.n	800adfa <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800add4:	f7ff ff8a 	bl	800acec <HAL_GetTick>
 800add8:	4602      	mov	r2, r0
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	1ad3      	subs	r3, r2, r3
 800adde:	2b0a      	cmp	r3, #10
 800ade0:	d90b      	bls.n	800adfa <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ade6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	2205      	movs	r2, #5
 800adf2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800adf6:	2301      	movs	r3, #1
 800adf8:	e09f      	b.n	800af3a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	685b      	ldr	r3, [r3, #4]
 800ae00:	f003 0302 	and.w	r3, r3, #2
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d1e5      	bne.n	800add4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	7e1b      	ldrb	r3, [r3, #24]
 800ae0c:	2b01      	cmp	r3, #1
 800ae0e:	d108      	bne.n	800ae22 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	681a      	ldr	r2, [r3, #0]
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800ae1e:	601a      	str	r2, [r3, #0]
 800ae20:	e007      	b.n	800ae32 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	681a      	ldr	r2, [r3, #0]
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ae30:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	7e5b      	ldrb	r3, [r3, #25]
 800ae36:	2b01      	cmp	r3, #1
 800ae38:	d108      	bne.n	800ae4c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	681a      	ldr	r2, [r3, #0]
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ae48:	601a      	str	r2, [r3, #0]
 800ae4a:	e007      	b.n	800ae5c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	681a      	ldr	r2, [r3, #0]
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ae5a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	7e9b      	ldrb	r3, [r3, #26]
 800ae60:	2b01      	cmp	r3, #1
 800ae62:	d108      	bne.n	800ae76 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	681a      	ldr	r2, [r3, #0]
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	f042 0220 	orr.w	r2, r2, #32
 800ae72:	601a      	str	r2, [r3, #0]
 800ae74:	e007      	b.n	800ae86 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	681a      	ldr	r2, [r3, #0]
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	f022 0220 	bic.w	r2, r2, #32
 800ae84:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	7edb      	ldrb	r3, [r3, #27]
 800ae8a:	2b01      	cmp	r3, #1
 800ae8c:	d108      	bne.n	800aea0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	681a      	ldr	r2, [r3, #0]
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	f022 0210 	bic.w	r2, r2, #16
 800ae9c:	601a      	str	r2, [r3, #0]
 800ae9e:	e007      	b.n	800aeb0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	681a      	ldr	r2, [r3, #0]
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	f042 0210 	orr.w	r2, r2, #16
 800aeae:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	7f1b      	ldrb	r3, [r3, #28]
 800aeb4:	2b01      	cmp	r3, #1
 800aeb6:	d108      	bne.n	800aeca <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	681a      	ldr	r2, [r3, #0]
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	f042 0208 	orr.w	r2, r2, #8
 800aec6:	601a      	str	r2, [r3, #0]
 800aec8:	e007      	b.n	800aeda <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	681a      	ldr	r2, [r3, #0]
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	f022 0208 	bic.w	r2, r2, #8
 800aed8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	7f5b      	ldrb	r3, [r3, #29]
 800aede:	2b01      	cmp	r3, #1
 800aee0:	d108      	bne.n	800aef4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	681a      	ldr	r2, [r3, #0]
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	f042 0204 	orr.w	r2, r2, #4
 800aef0:	601a      	str	r2, [r3, #0]
 800aef2:	e007      	b.n	800af04 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	681a      	ldr	r2, [r3, #0]
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	f022 0204 	bic.w	r2, r2, #4
 800af02:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	689a      	ldr	r2, [r3, #8]
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	68db      	ldr	r3, [r3, #12]
 800af0c:	431a      	orrs	r2, r3
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	691b      	ldr	r3, [r3, #16]
 800af12:	431a      	orrs	r2, r3
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	695b      	ldr	r3, [r3, #20]
 800af18:	ea42 0103 	orr.w	r1, r2, r3
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	685b      	ldr	r3, [r3, #4]
 800af20:	1e5a      	subs	r2, r3, #1
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	430a      	orrs	r2, r1
 800af28:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	2200      	movs	r2, #0
 800af2e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	2201      	movs	r2, #1
 800af34:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800af38:	2300      	movs	r3, #0
}
 800af3a:	4618      	mov	r0, r3
 800af3c:	3710      	adds	r7, #16
 800af3e:	46bd      	mov	sp, r7
 800af40:	bd80      	pop	{r7, pc}
	...

0800af44 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800af44:	b480      	push	{r7}
 800af46:	b087      	sub	sp, #28
 800af48:	af00      	add	r7, sp, #0
 800af4a:	6078      	str	r0, [r7, #4]
 800af4c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	f893 3020 	ldrb.w	r3, [r3, #32]
 800af5a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800af5c:	7cfb      	ldrb	r3, [r7, #19]
 800af5e:	2b01      	cmp	r3, #1
 800af60:	d003      	beq.n	800af6a <HAL_CAN_ConfigFilter+0x26>
 800af62:	7cfb      	ldrb	r3, [r7, #19]
 800af64:	2b02      	cmp	r3, #2
 800af66:	f040 80be 	bne.w	800b0e6 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800af6a:	4b65      	ldr	r3, [pc, #404]	; (800b100 <HAL_CAN_ConfigFilter+0x1bc>)
 800af6c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800af6e:	697b      	ldr	r3, [r7, #20]
 800af70:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800af74:	f043 0201 	orr.w	r2, r3, #1
 800af78:	697b      	ldr	r3, [r7, #20]
 800af7a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800af7e:	697b      	ldr	r3, [r7, #20]
 800af80:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800af84:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800af88:	697b      	ldr	r3, [r7, #20]
 800af8a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800af8e:	697b      	ldr	r3, [r7, #20]
 800af90:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800af94:	683b      	ldr	r3, [r7, #0]
 800af96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af98:	021b      	lsls	r3, r3, #8
 800af9a:	431a      	orrs	r2, r3
 800af9c:	697b      	ldr	r3, [r7, #20]
 800af9e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800afa2:	683b      	ldr	r3, [r7, #0]
 800afa4:	695b      	ldr	r3, [r3, #20]
 800afa6:	f003 031f 	and.w	r3, r3, #31
 800afaa:	2201      	movs	r2, #1
 800afac:	fa02 f303 	lsl.w	r3, r2, r3
 800afb0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800afb2:	697b      	ldr	r3, [r7, #20]
 800afb4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	43db      	mvns	r3, r3
 800afbc:	401a      	ands	r2, r3
 800afbe:	697b      	ldr	r3, [r7, #20]
 800afc0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800afc4:	683b      	ldr	r3, [r7, #0]
 800afc6:	69db      	ldr	r3, [r3, #28]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d123      	bne.n	800b014 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800afcc:	697b      	ldr	r3, [r7, #20]
 800afce:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	43db      	mvns	r3, r3
 800afd6:	401a      	ands	r2, r3
 800afd8:	697b      	ldr	r3, [r7, #20]
 800afda:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800afde:	683b      	ldr	r3, [r7, #0]
 800afe0:	68db      	ldr	r3, [r3, #12]
 800afe2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	685b      	ldr	r3, [r3, #4]
 800afe8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800afea:	683a      	ldr	r2, [r7, #0]
 800afec:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800afee:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800aff0:	697b      	ldr	r3, [r7, #20]
 800aff2:	3248      	adds	r2, #72	; 0x48
 800aff4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800aff8:	683b      	ldr	r3, [r7, #0]
 800affa:	689b      	ldr	r3, [r3, #8]
 800affc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800affe:	683b      	ldr	r3, [r7, #0]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800b004:	683b      	ldr	r3, [r7, #0]
 800b006:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800b008:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800b00a:	6979      	ldr	r1, [r7, #20]
 800b00c:	3348      	adds	r3, #72	; 0x48
 800b00e:	00db      	lsls	r3, r3, #3
 800b010:	440b      	add	r3, r1
 800b012:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800b014:	683b      	ldr	r3, [r7, #0]
 800b016:	69db      	ldr	r3, [r3, #28]
 800b018:	2b01      	cmp	r3, #1
 800b01a:	d122      	bne.n	800b062 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800b01c:	697b      	ldr	r3, [r7, #20]
 800b01e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	431a      	orrs	r2, r3
 800b026:	697b      	ldr	r3, [r7, #20]
 800b028:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800b02c:	683b      	ldr	r3, [r7, #0]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800b032:	683b      	ldr	r3, [r7, #0]
 800b034:	685b      	ldr	r3, [r3, #4]
 800b036:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800b038:	683a      	ldr	r2, [r7, #0]
 800b03a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800b03c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800b03e:	697b      	ldr	r3, [r7, #20]
 800b040:	3248      	adds	r2, #72	; 0x48
 800b042:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800b046:	683b      	ldr	r3, [r7, #0]
 800b048:	689b      	ldr	r3, [r3, #8]
 800b04a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800b04c:	683b      	ldr	r3, [r7, #0]
 800b04e:	68db      	ldr	r3, [r3, #12]
 800b050:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800b052:	683b      	ldr	r3, [r7, #0]
 800b054:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800b056:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800b058:	6979      	ldr	r1, [r7, #20]
 800b05a:	3348      	adds	r3, #72	; 0x48
 800b05c:	00db      	lsls	r3, r3, #3
 800b05e:	440b      	add	r3, r1
 800b060:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800b062:	683b      	ldr	r3, [r7, #0]
 800b064:	699b      	ldr	r3, [r3, #24]
 800b066:	2b00      	cmp	r3, #0
 800b068:	d109      	bne.n	800b07e <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800b06a:	697b      	ldr	r3, [r7, #20]
 800b06c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	43db      	mvns	r3, r3
 800b074:	401a      	ands	r2, r3
 800b076:	697b      	ldr	r3, [r7, #20]
 800b078:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800b07c:	e007      	b.n	800b08e <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800b07e:	697b      	ldr	r3, [r7, #20]
 800b080:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	431a      	orrs	r2, r3
 800b088:	697b      	ldr	r3, [r7, #20]
 800b08a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800b08e:	683b      	ldr	r3, [r7, #0]
 800b090:	691b      	ldr	r3, [r3, #16]
 800b092:	2b00      	cmp	r3, #0
 800b094:	d109      	bne.n	800b0aa <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800b096:	697b      	ldr	r3, [r7, #20]
 800b098:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	43db      	mvns	r3, r3
 800b0a0:	401a      	ands	r2, r3
 800b0a2:	697b      	ldr	r3, [r7, #20]
 800b0a4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800b0a8:	e007      	b.n	800b0ba <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800b0aa:	697b      	ldr	r3, [r7, #20]
 800b0ac:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	431a      	orrs	r2, r3
 800b0b4:	697b      	ldr	r3, [r7, #20]
 800b0b6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800b0ba:	683b      	ldr	r3, [r7, #0]
 800b0bc:	6a1b      	ldr	r3, [r3, #32]
 800b0be:	2b01      	cmp	r3, #1
 800b0c0:	d107      	bne.n	800b0d2 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800b0c2:	697b      	ldr	r3, [r7, #20]
 800b0c4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	431a      	orrs	r2, r3
 800b0cc:	697b      	ldr	r3, [r7, #20]
 800b0ce:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800b0d2:	697b      	ldr	r3, [r7, #20]
 800b0d4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b0d8:	f023 0201 	bic.w	r2, r3, #1
 800b0dc:	697b      	ldr	r3, [r7, #20]
 800b0de:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800b0e2:	2300      	movs	r3, #0
 800b0e4:	e006      	b.n	800b0f4 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0ea:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800b0f2:	2301      	movs	r3, #1
  }
}
 800b0f4:	4618      	mov	r0, r3
 800b0f6:	371c      	adds	r7, #28
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fe:	4770      	bx	lr
 800b100:	40006400 	.word	0x40006400

0800b104 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800b104:	b580      	push	{r7, lr}
 800b106:	b084      	sub	sp, #16
 800b108:	af00      	add	r7, sp, #0
 800b10a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b112:	b2db      	uxtb	r3, r3
 800b114:	2b01      	cmp	r3, #1
 800b116:	d12e      	bne.n	800b176 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	2202      	movs	r2, #2
 800b11c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	681a      	ldr	r2, [r3, #0]
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	f022 0201 	bic.w	r2, r2, #1
 800b12e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b130:	f7ff fddc 	bl	800acec <HAL_GetTick>
 800b134:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800b136:	e012      	b.n	800b15e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800b138:	f7ff fdd8 	bl	800acec <HAL_GetTick>
 800b13c:	4602      	mov	r2, r0
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	1ad3      	subs	r3, r2, r3
 800b142:	2b0a      	cmp	r3, #10
 800b144:	d90b      	bls.n	800b15e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b14a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	2205      	movs	r2, #5
 800b156:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800b15a:	2301      	movs	r3, #1
 800b15c:	e012      	b.n	800b184 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	685b      	ldr	r3, [r3, #4]
 800b164:	f003 0301 	and.w	r3, r3, #1
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d1e5      	bne.n	800b138 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	2200      	movs	r2, #0
 800b170:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800b172:	2300      	movs	r3, #0
 800b174:	e006      	b.n	800b184 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b17a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800b182:	2301      	movs	r3, #1
  }
}
 800b184:	4618      	mov	r0, r3
 800b186:	3710      	adds	r7, #16
 800b188:	46bd      	mov	sp, r7
 800b18a:	bd80      	pop	{r7, pc}

0800b18c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800b18c:	b480      	push	{r7}
 800b18e:	b089      	sub	sp, #36	; 0x24
 800b190:	af00      	add	r7, sp, #0
 800b192:	60f8      	str	r0, [r7, #12]
 800b194:	60b9      	str	r1, [r7, #8]
 800b196:	607a      	str	r2, [r7, #4]
 800b198:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b1a0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	689b      	ldr	r3, [r3, #8]
 800b1a8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800b1aa:	7ffb      	ldrb	r3, [r7, #31]
 800b1ac:	2b01      	cmp	r3, #1
 800b1ae:	d003      	beq.n	800b1b8 <HAL_CAN_AddTxMessage+0x2c>
 800b1b0:	7ffb      	ldrb	r3, [r7, #31]
 800b1b2:	2b02      	cmp	r3, #2
 800b1b4:	f040 80b8 	bne.w	800b328 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800b1b8:	69bb      	ldr	r3, [r7, #24]
 800b1ba:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d10a      	bne.n	800b1d8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800b1c2:	69bb      	ldr	r3, [r7, #24]
 800b1c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d105      	bne.n	800b1d8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800b1cc:	69bb      	ldr	r3, [r7, #24]
 800b1ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	f000 80a0 	beq.w	800b318 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800b1d8:	69bb      	ldr	r3, [r7, #24]
 800b1da:	0e1b      	lsrs	r3, r3, #24
 800b1dc:	f003 0303 	and.w	r3, r3, #3
 800b1e0:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800b1e2:	697b      	ldr	r3, [r7, #20]
 800b1e4:	2b02      	cmp	r3, #2
 800b1e6:	d907      	bls.n	800b1f8 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1ec:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800b1f4:	2301      	movs	r3, #1
 800b1f6:	e09e      	b.n	800b336 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800b1f8:	2201      	movs	r2, #1
 800b1fa:	697b      	ldr	r3, [r7, #20]
 800b1fc:	409a      	lsls	r2, r3
 800b1fe:	683b      	ldr	r3, [r7, #0]
 800b200:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800b202:	68bb      	ldr	r3, [r7, #8]
 800b204:	689b      	ldr	r3, [r3, #8]
 800b206:	2b00      	cmp	r3, #0
 800b208:	d10d      	bne.n	800b226 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800b20a:	68bb      	ldr	r3, [r7, #8]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800b210:	68bb      	ldr	r3, [r7, #8]
 800b212:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800b214:	68f9      	ldr	r1, [r7, #12]
 800b216:	6809      	ldr	r1, [r1, #0]
 800b218:	431a      	orrs	r2, r3
 800b21a:	697b      	ldr	r3, [r7, #20]
 800b21c:	3318      	adds	r3, #24
 800b21e:	011b      	lsls	r3, r3, #4
 800b220:	440b      	add	r3, r1
 800b222:	601a      	str	r2, [r3, #0]
 800b224:	e00f      	b.n	800b246 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800b226:	68bb      	ldr	r3, [r7, #8]
 800b228:	685b      	ldr	r3, [r3, #4]
 800b22a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800b22c:	68bb      	ldr	r3, [r7, #8]
 800b22e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800b230:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800b232:	68bb      	ldr	r3, [r7, #8]
 800b234:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800b236:	68f9      	ldr	r1, [r7, #12]
 800b238:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800b23a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800b23c:	697b      	ldr	r3, [r7, #20]
 800b23e:	3318      	adds	r3, #24
 800b240:	011b      	lsls	r3, r3, #4
 800b242:	440b      	add	r3, r1
 800b244:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	6819      	ldr	r1, [r3, #0]
 800b24a:	68bb      	ldr	r3, [r7, #8]
 800b24c:	691a      	ldr	r2, [r3, #16]
 800b24e:	697b      	ldr	r3, [r7, #20]
 800b250:	3318      	adds	r3, #24
 800b252:	011b      	lsls	r3, r3, #4
 800b254:	440b      	add	r3, r1
 800b256:	3304      	adds	r3, #4
 800b258:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800b25a:	68bb      	ldr	r3, [r7, #8]
 800b25c:	7d1b      	ldrb	r3, [r3, #20]
 800b25e:	2b01      	cmp	r3, #1
 800b260:	d111      	bne.n	800b286 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	681a      	ldr	r2, [r3, #0]
 800b266:	697b      	ldr	r3, [r7, #20]
 800b268:	3318      	adds	r3, #24
 800b26a:	011b      	lsls	r3, r3, #4
 800b26c:	4413      	add	r3, r2
 800b26e:	3304      	adds	r3, #4
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	68fa      	ldr	r2, [r7, #12]
 800b274:	6811      	ldr	r1, [r2, #0]
 800b276:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800b27a:	697b      	ldr	r3, [r7, #20]
 800b27c:	3318      	adds	r3, #24
 800b27e:	011b      	lsls	r3, r3, #4
 800b280:	440b      	add	r3, r1
 800b282:	3304      	adds	r3, #4
 800b284:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	3307      	adds	r3, #7
 800b28a:	781b      	ldrb	r3, [r3, #0]
 800b28c:	061a      	lsls	r2, r3, #24
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	3306      	adds	r3, #6
 800b292:	781b      	ldrb	r3, [r3, #0]
 800b294:	041b      	lsls	r3, r3, #16
 800b296:	431a      	orrs	r2, r3
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	3305      	adds	r3, #5
 800b29c:	781b      	ldrb	r3, [r3, #0]
 800b29e:	021b      	lsls	r3, r3, #8
 800b2a0:	4313      	orrs	r3, r2
 800b2a2:	687a      	ldr	r2, [r7, #4]
 800b2a4:	3204      	adds	r2, #4
 800b2a6:	7812      	ldrb	r2, [r2, #0]
 800b2a8:	4610      	mov	r0, r2
 800b2aa:	68fa      	ldr	r2, [r7, #12]
 800b2ac:	6811      	ldr	r1, [r2, #0]
 800b2ae:	ea43 0200 	orr.w	r2, r3, r0
 800b2b2:	697b      	ldr	r3, [r7, #20]
 800b2b4:	011b      	lsls	r3, r3, #4
 800b2b6:	440b      	add	r3, r1
 800b2b8:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800b2bc:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	3303      	adds	r3, #3
 800b2c2:	781b      	ldrb	r3, [r3, #0]
 800b2c4:	061a      	lsls	r2, r3, #24
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	3302      	adds	r3, #2
 800b2ca:	781b      	ldrb	r3, [r3, #0]
 800b2cc:	041b      	lsls	r3, r3, #16
 800b2ce:	431a      	orrs	r2, r3
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	3301      	adds	r3, #1
 800b2d4:	781b      	ldrb	r3, [r3, #0]
 800b2d6:	021b      	lsls	r3, r3, #8
 800b2d8:	4313      	orrs	r3, r2
 800b2da:	687a      	ldr	r2, [r7, #4]
 800b2dc:	7812      	ldrb	r2, [r2, #0]
 800b2de:	4610      	mov	r0, r2
 800b2e0:	68fa      	ldr	r2, [r7, #12]
 800b2e2:	6811      	ldr	r1, [r2, #0]
 800b2e4:	ea43 0200 	orr.w	r2, r3, r0
 800b2e8:	697b      	ldr	r3, [r7, #20]
 800b2ea:	011b      	lsls	r3, r3, #4
 800b2ec:	440b      	add	r3, r1
 800b2ee:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800b2f2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	681a      	ldr	r2, [r3, #0]
 800b2f8:	697b      	ldr	r3, [r7, #20]
 800b2fa:	3318      	adds	r3, #24
 800b2fc:	011b      	lsls	r3, r3, #4
 800b2fe:	4413      	add	r3, r2
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	68fa      	ldr	r2, [r7, #12]
 800b304:	6811      	ldr	r1, [r2, #0]
 800b306:	f043 0201 	orr.w	r2, r3, #1
 800b30a:	697b      	ldr	r3, [r7, #20]
 800b30c:	3318      	adds	r3, #24
 800b30e:	011b      	lsls	r3, r3, #4
 800b310:	440b      	add	r3, r1
 800b312:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800b314:	2300      	movs	r3, #0
 800b316:	e00e      	b.n	800b336 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b31c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800b324:	2301      	movs	r3, #1
 800b326:	e006      	b.n	800b336 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b32c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800b334:	2301      	movs	r3, #1
  }
}
 800b336:	4618      	mov	r0, r3
 800b338:	3724      	adds	r7, #36	; 0x24
 800b33a:	46bd      	mov	sp, r7
 800b33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b340:	4770      	bx	lr

0800b342 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800b342:	b480      	push	{r7}
 800b344:	b087      	sub	sp, #28
 800b346:	af00      	add	r7, sp, #0
 800b348:	60f8      	str	r0, [r7, #12]
 800b34a:	60b9      	str	r1, [r7, #8]
 800b34c:	607a      	str	r2, [r7, #4]
 800b34e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b356:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800b358:	7dfb      	ldrb	r3, [r7, #23]
 800b35a:	2b01      	cmp	r3, #1
 800b35c:	d003      	beq.n	800b366 <HAL_CAN_GetRxMessage+0x24>
 800b35e:	7dfb      	ldrb	r3, [r7, #23]
 800b360:	2b02      	cmp	r3, #2
 800b362:	f040 80f3 	bne.w	800b54c <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800b366:	68bb      	ldr	r3, [r7, #8]
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d10e      	bne.n	800b38a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	68db      	ldr	r3, [r3, #12]
 800b372:	f003 0303 	and.w	r3, r3, #3
 800b376:	2b00      	cmp	r3, #0
 800b378:	d116      	bne.n	800b3a8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b37e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800b386:	2301      	movs	r3, #1
 800b388:	e0e7      	b.n	800b55a <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	691b      	ldr	r3, [r3, #16]
 800b390:	f003 0303 	and.w	r3, r3, #3
 800b394:	2b00      	cmp	r3, #0
 800b396:	d107      	bne.n	800b3a8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b39c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800b3a4:	2301      	movs	r3, #1
 800b3a6:	e0d8      	b.n	800b55a <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	681a      	ldr	r2, [r3, #0]
 800b3ac:	68bb      	ldr	r3, [r7, #8]
 800b3ae:	331b      	adds	r3, #27
 800b3b0:	011b      	lsls	r3, r3, #4
 800b3b2:	4413      	add	r3, r2
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	f003 0204 	and.w	r2, r3, #4
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	689b      	ldr	r3, [r3, #8]
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d10c      	bne.n	800b3e0 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	681a      	ldr	r2, [r3, #0]
 800b3ca:	68bb      	ldr	r3, [r7, #8]
 800b3cc:	331b      	adds	r3, #27
 800b3ce:	011b      	lsls	r3, r3, #4
 800b3d0:	4413      	add	r3, r2
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	0d5b      	lsrs	r3, r3, #21
 800b3d6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	601a      	str	r2, [r3, #0]
 800b3de:	e00b      	b.n	800b3f8 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	681a      	ldr	r2, [r3, #0]
 800b3e4:	68bb      	ldr	r3, [r7, #8]
 800b3e6:	331b      	adds	r3, #27
 800b3e8:	011b      	lsls	r3, r3, #4
 800b3ea:	4413      	add	r3, r2
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	08db      	lsrs	r3, r3, #3
 800b3f0:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	681a      	ldr	r2, [r3, #0]
 800b3fc:	68bb      	ldr	r3, [r7, #8]
 800b3fe:	331b      	adds	r3, #27
 800b400:	011b      	lsls	r3, r3, #4
 800b402:	4413      	add	r3, r2
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	f003 0202 	and.w	r2, r3, #2
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	681a      	ldr	r2, [r3, #0]
 800b412:	68bb      	ldr	r3, [r7, #8]
 800b414:	331b      	adds	r3, #27
 800b416:	011b      	lsls	r3, r3, #4
 800b418:	4413      	add	r3, r2
 800b41a:	3304      	adds	r3, #4
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	f003 020f 	and.w	r2, r3, #15
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	681a      	ldr	r2, [r3, #0]
 800b42a:	68bb      	ldr	r3, [r7, #8]
 800b42c:	331b      	adds	r3, #27
 800b42e:	011b      	lsls	r3, r3, #4
 800b430:	4413      	add	r3, r2
 800b432:	3304      	adds	r3, #4
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	0a1b      	lsrs	r3, r3, #8
 800b438:	b2da      	uxtb	r2, r3
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	681a      	ldr	r2, [r3, #0]
 800b442:	68bb      	ldr	r3, [r7, #8]
 800b444:	331b      	adds	r3, #27
 800b446:	011b      	lsls	r3, r3, #4
 800b448:	4413      	add	r3, r2
 800b44a:	3304      	adds	r3, #4
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	0c1b      	lsrs	r3, r3, #16
 800b450:	b29a      	uxth	r2, r3
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	681a      	ldr	r2, [r3, #0]
 800b45a:	68bb      	ldr	r3, [r7, #8]
 800b45c:	011b      	lsls	r3, r3, #4
 800b45e:	4413      	add	r3, r2
 800b460:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	b2da      	uxtb	r2, r3
 800b468:	683b      	ldr	r3, [r7, #0]
 800b46a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	681a      	ldr	r2, [r3, #0]
 800b470:	68bb      	ldr	r3, [r7, #8]
 800b472:	011b      	lsls	r3, r3, #4
 800b474:	4413      	add	r3, r2
 800b476:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	0a1a      	lsrs	r2, r3, #8
 800b47e:	683b      	ldr	r3, [r7, #0]
 800b480:	3301      	adds	r3, #1
 800b482:	b2d2      	uxtb	r2, r2
 800b484:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	681a      	ldr	r2, [r3, #0]
 800b48a:	68bb      	ldr	r3, [r7, #8]
 800b48c:	011b      	lsls	r3, r3, #4
 800b48e:	4413      	add	r3, r2
 800b490:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	0c1a      	lsrs	r2, r3, #16
 800b498:	683b      	ldr	r3, [r7, #0]
 800b49a:	3302      	adds	r3, #2
 800b49c:	b2d2      	uxtb	r2, r2
 800b49e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	681a      	ldr	r2, [r3, #0]
 800b4a4:	68bb      	ldr	r3, [r7, #8]
 800b4a6:	011b      	lsls	r3, r3, #4
 800b4a8:	4413      	add	r3, r2
 800b4aa:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	0e1a      	lsrs	r2, r3, #24
 800b4b2:	683b      	ldr	r3, [r7, #0]
 800b4b4:	3303      	adds	r3, #3
 800b4b6:	b2d2      	uxtb	r2, r2
 800b4b8:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	681a      	ldr	r2, [r3, #0]
 800b4be:	68bb      	ldr	r3, [r7, #8]
 800b4c0:	011b      	lsls	r3, r3, #4
 800b4c2:	4413      	add	r3, r2
 800b4c4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800b4c8:	681a      	ldr	r2, [r3, #0]
 800b4ca:	683b      	ldr	r3, [r7, #0]
 800b4cc:	3304      	adds	r3, #4
 800b4ce:	b2d2      	uxtb	r2, r2
 800b4d0:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	681a      	ldr	r2, [r3, #0]
 800b4d6:	68bb      	ldr	r3, [r7, #8]
 800b4d8:	011b      	lsls	r3, r3, #4
 800b4da:	4413      	add	r3, r2
 800b4dc:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	0a1a      	lsrs	r2, r3, #8
 800b4e4:	683b      	ldr	r3, [r7, #0]
 800b4e6:	3305      	adds	r3, #5
 800b4e8:	b2d2      	uxtb	r2, r2
 800b4ea:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	681a      	ldr	r2, [r3, #0]
 800b4f0:	68bb      	ldr	r3, [r7, #8]
 800b4f2:	011b      	lsls	r3, r3, #4
 800b4f4:	4413      	add	r3, r2
 800b4f6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	0c1a      	lsrs	r2, r3, #16
 800b4fe:	683b      	ldr	r3, [r7, #0]
 800b500:	3306      	adds	r3, #6
 800b502:	b2d2      	uxtb	r2, r2
 800b504:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	681a      	ldr	r2, [r3, #0]
 800b50a:	68bb      	ldr	r3, [r7, #8]
 800b50c:	011b      	lsls	r3, r3, #4
 800b50e:	4413      	add	r3, r2
 800b510:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	0e1a      	lsrs	r2, r3, #24
 800b518:	683b      	ldr	r3, [r7, #0]
 800b51a:	3307      	adds	r3, #7
 800b51c:	b2d2      	uxtb	r2, r2
 800b51e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800b520:	68bb      	ldr	r3, [r7, #8]
 800b522:	2b00      	cmp	r3, #0
 800b524:	d108      	bne.n	800b538 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	68da      	ldr	r2, [r3, #12]
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	f042 0220 	orr.w	r2, r2, #32
 800b534:	60da      	str	r2, [r3, #12]
 800b536:	e007      	b.n	800b548 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	691a      	ldr	r2, [r3, #16]
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	f042 0220 	orr.w	r2, r2, #32
 800b546:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800b548:	2300      	movs	r3, #0
 800b54a:	e006      	b.n	800b55a <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b550:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800b558:	2301      	movs	r3, #1
  }
}
 800b55a:	4618      	mov	r0, r3
 800b55c:	371c      	adds	r7, #28
 800b55e:	46bd      	mov	sp, r7
 800b560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b564:	4770      	bx	lr

0800b566 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800b566:	b480      	push	{r7}
 800b568:	b085      	sub	sp, #20
 800b56a:	af00      	add	r7, sp, #0
 800b56c:	6078      	str	r0, [r7, #4]
 800b56e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b576:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800b578:	7bfb      	ldrb	r3, [r7, #15]
 800b57a:	2b01      	cmp	r3, #1
 800b57c:	d002      	beq.n	800b584 <HAL_CAN_ActivateNotification+0x1e>
 800b57e:	7bfb      	ldrb	r3, [r7, #15]
 800b580:	2b02      	cmp	r3, #2
 800b582:	d109      	bne.n	800b598 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	6959      	ldr	r1, [r3, #20]
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	683a      	ldr	r2, [r7, #0]
 800b590:	430a      	orrs	r2, r1
 800b592:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800b594:	2300      	movs	r3, #0
 800b596:	e006      	b.n	800b5a6 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b59c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800b5a4:	2301      	movs	r3, #1
  }
}
 800b5a6:	4618      	mov	r0, r3
 800b5a8:	3714      	adds	r7, #20
 800b5aa:	46bd      	mov	sp, r7
 800b5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b0:	4770      	bx	lr

0800b5b2 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800b5b2:	b580      	push	{r7, lr}
 800b5b4:	b08a      	sub	sp, #40	; 0x28
 800b5b6:	af00      	add	r7, sp, #0
 800b5b8:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	695b      	ldr	r3, [r3, #20]
 800b5c4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	685b      	ldr	r3, [r3, #4]
 800b5cc:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	689b      	ldr	r3, [r3, #8]
 800b5d4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	68db      	ldr	r3, [r3, #12]
 800b5dc:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	691b      	ldr	r3, [r3, #16]
 800b5e4:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	699b      	ldr	r3, [r3, #24]
 800b5ec:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800b5ee:	6a3b      	ldr	r3, [r7, #32]
 800b5f0:	f003 0301 	and.w	r3, r3, #1
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d07c      	beq.n	800b6f2 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800b5f8:	69bb      	ldr	r3, [r7, #24]
 800b5fa:	f003 0301 	and.w	r3, r3, #1
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d023      	beq.n	800b64a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	2201      	movs	r2, #1
 800b608:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800b60a:	69bb      	ldr	r3, [r7, #24]
 800b60c:	f003 0302 	and.w	r3, r3, #2
 800b610:	2b00      	cmp	r3, #0
 800b612:	d003      	beq.n	800b61c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800b614:	6878      	ldr	r0, [r7, #4]
 800b616:	f000 f983 	bl	800b920 <HAL_CAN_TxMailbox0CompleteCallback>
 800b61a:	e016      	b.n	800b64a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800b61c:	69bb      	ldr	r3, [r7, #24]
 800b61e:	f003 0304 	and.w	r3, r3, #4
 800b622:	2b00      	cmp	r3, #0
 800b624:	d004      	beq.n	800b630 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800b626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b628:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800b62c:	627b      	str	r3, [r7, #36]	; 0x24
 800b62e:	e00c      	b.n	800b64a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800b630:	69bb      	ldr	r3, [r7, #24]
 800b632:	f003 0308 	and.w	r3, r3, #8
 800b636:	2b00      	cmp	r3, #0
 800b638:	d004      	beq.n	800b644 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800b63a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b63c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b640:	627b      	str	r3, [r7, #36]	; 0x24
 800b642:	e002      	b.n	800b64a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800b644:	6878      	ldr	r0, [r7, #4]
 800b646:	f000 f989 	bl	800b95c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800b64a:	69bb      	ldr	r3, [r7, #24]
 800b64c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b650:	2b00      	cmp	r3, #0
 800b652:	d024      	beq.n	800b69e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b65c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800b65e:	69bb      	ldr	r3, [r7, #24]
 800b660:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b664:	2b00      	cmp	r3, #0
 800b666:	d003      	beq.n	800b670 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800b668:	6878      	ldr	r0, [r7, #4]
 800b66a:	f000 f963 	bl	800b934 <HAL_CAN_TxMailbox1CompleteCallback>
 800b66e:	e016      	b.n	800b69e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800b670:	69bb      	ldr	r3, [r7, #24]
 800b672:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b676:	2b00      	cmp	r3, #0
 800b678:	d004      	beq.n	800b684 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800b67a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b67c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b680:	627b      	str	r3, [r7, #36]	; 0x24
 800b682:	e00c      	b.n	800b69e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800b684:	69bb      	ldr	r3, [r7, #24]
 800b686:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d004      	beq.n	800b698 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800b68e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b690:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b694:	627b      	str	r3, [r7, #36]	; 0x24
 800b696:	e002      	b.n	800b69e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800b698:	6878      	ldr	r0, [r7, #4]
 800b69a:	f000 f969 	bl	800b970 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800b69e:	69bb      	ldr	r3, [r7, #24]
 800b6a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d024      	beq.n	800b6f2 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800b6b0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800b6b2:	69bb      	ldr	r3, [r7, #24]
 800b6b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d003      	beq.n	800b6c4 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800b6bc:	6878      	ldr	r0, [r7, #4]
 800b6be:	f000 f943 	bl	800b948 <HAL_CAN_TxMailbox2CompleteCallback>
 800b6c2:	e016      	b.n	800b6f2 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800b6c4:	69bb      	ldr	r3, [r7, #24]
 800b6c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d004      	beq.n	800b6d8 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800b6ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b6d4:	627b      	str	r3, [r7, #36]	; 0x24
 800b6d6:	e00c      	b.n	800b6f2 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800b6d8:	69bb      	ldr	r3, [r7, #24]
 800b6da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d004      	beq.n	800b6ec <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800b6e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b6e8:	627b      	str	r3, [r7, #36]	; 0x24
 800b6ea:	e002      	b.n	800b6f2 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800b6ec:	6878      	ldr	r0, [r7, #4]
 800b6ee:	f000 f949 	bl	800b984 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800b6f2:	6a3b      	ldr	r3, [r7, #32]
 800b6f4:	f003 0308 	and.w	r3, r3, #8
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d00c      	beq.n	800b716 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800b6fc:	697b      	ldr	r3, [r7, #20]
 800b6fe:	f003 0310 	and.w	r3, r3, #16
 800b702:	2b00      	cmp	r3, #0
 800b704:	d007      	beq.n	800b716 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800b706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b708:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b70c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	2210      	movs	r2, #16
 800b714:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800b716:	6a3b      	ldr	r3, [r7, #32]
 800b718:	f003 0304 	and.w	r3, r3, #4
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d00b      	beq.n	800b738 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800b720:	697b      	ldr	r3, [r7, #20]
 800b722:	f003 0308 	and.w	r3, r3, #8
 800b726:	2b00      	cmp	r3, #0
 800b728:	d006      	beq.n	800b738 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	2208      	movs	r2, #8
 800b730:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800b732:	6878      	ldr	r0, [r7, #4]
 800b734:	f000 f930 	bl	800b998 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800b738:	6a3b      	ldr	r3, [r7, #32]
 800b73a:	f003 0302 	and.w	r3, r3, #2
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d009      	beq.n	800b756 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	68db      	ldr	r3, [r3, #12]
 800b748:	f003 0303 	and.w	r3, r3, #3
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d002      	beq.n	800b756 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800b750:	6878      	ldr	r0, [r7, #4]
 800b752:	f7fd fcdb 	bl	800910c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800b756:	6a3b      	ldr	r3, [r7, #32]
 800b758:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d00c      	beq.n	800b77a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800b760:	693b      	ldr	r3, [r7, #16]
 800b762:	f003 0310 	and.w	r3, r3, #16
 800b766:	2b00      	cmp	r3, #0
 800b768:	d007      	beq.n	800b77a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800b76a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b76c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b770:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	2210      	movs	r2, #16
 800b778:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800b77a:	6a3b      	ldr	r3, [r7, #32]
 800b77c:	f003 0320 	and.w	r3, r3, #32
 800b780:	2b00      	cmp	r3, #0
 800b782:	d00b      	beq.n	800b79c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800b784:	693b      	ldr	r3, [r7, #16]
 800b786:	f003 0308 	and.w	r3, r3, #8
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d006      	beq.n	800b79c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	2208      	movs	r2, #8
 800b794:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800b796:	6878      	ldr	r0, [r7, #4]
 800b798:	f000 f912 	bl	800b9c0 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800b79c:	6a3b      	ldr	r3, [r7, #32]
 800b79e:	f003 0310 	and.w	r3, r3, #16
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d009      	beq.n	800b7ba <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	691b      	ldr	r3, [r3, #16]
 800b7ac:	f003 0303 	and.w	r3, r3, #3
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d002      	beq.n	800b7ba <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800b7b4:	6878      	ldr	r0, [r7, #4]
 800b7b6:	f000 f8f9 	bl	800b9ac <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800b7ba:	6a3b      	ldr	r3, [r7, #32]
 800b7bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d00b      	beq.n	800b7dc <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800b7c4:	69fb      	ldr	r3, [r7, #28]
 800b7c6:	f003 0310 	and.w	r3, r3, #16
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d006      	beq.n	800b7dc <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	2210      	movs	r2, #16
 800b7d4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800b7d6:	6878      	ldr	r0, [r7, #4]
 800b7d8:	f000 f8fc 	bl	800b9d4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800b7dc:	6a3b      	ldr	r3, [r7, #32]
 800b7de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d00b      	beq.n	800b7fe <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800b7e6:	69fb      	ldr	r3, [r7, #28]
 800b7e8:	f003 0308 	and.w	r3, r3, #8
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d006      	beq.n	800b7fe <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	2208      	movs	r2, #8
 800b7f6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800b7f8:	6878      	ldr	r0, [r7, #4]
 800b7fa:	f000 f8f5 	bl	800b9e8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800b7fe:	6a3b      	ldr	r3, [r7, #32]
 800b800:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b804:	2b00      	cmp	r3, #0
 800b806:	d07b      	beq.n	800b900 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800b808:	69fb      	ldr	r3, [r7, #28]
 800b80a:	f003 0304 	and.w	r3, r3, #4
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d072      	beq.n	800b8f8 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800b812:	6a3b      	ldr	r3, [r7, #32]
 800b814:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d008      	beq.n	800b82e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800b822:	2b00      	cmp	r3, #0
 800b824:	d003      	beq.n	800b82e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800b826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b828:	f043 0301 	orr.w	r3, r3, #1
 800b82c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800b82e:	6a3b      	ldr	r3, [r7, #32]
 800b830:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b834:	2b00      	cmp	r3, #0
 800b836:	d008      	beq.n	800b84a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d003      	beq.n	800b84a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800b842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b844:	f043 0302 	orr.w	r3, r3, #2
 800b848:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800b84a:	6a3b      	ldr	r3, [r7, #32]
 800b84c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b850:	2b00      	cmp	r3, #0
 800b852:	d008      	beq.n	800b866 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d003      	beq.n	800b866 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800b85e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b860:	f043 0304 	orr.w	r3, r3, #4
 800b864:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800b866:	6a3b      	ldr	r3, [r7, #32]
 800b868:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d043      	beq.n	800b8f8 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800b876:	2b00      	cmp	r3, #0
 800b878:	d03e      	beq.n	800b8f8 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b880:	2b60      	cmp	r3, #96	; 0x60
 800b882:	d02b      	beq.n	800b8dc <HAL_CAN_IRQHandler+0x32a>
 800b884:	2b60      	cmp	r3, #96	; 0x60
 800b886:	d82e      	bhi.n	800b8e6 <HAL_CAN_IRQHandler+0x334>
 800b888:	2b50      	cmp	r3, #80	; 0x50
 800b88a:	d022      	beq.n	800b8d2 <HAL_CAN_IRQHandler+0x320>
 800b88c:	2b50      	cmp	r3, #80	; 0x50
 800b88e:	d82a      	bhi.n	800b8e6 <HAL_CAN_IRQHandler+0x334>
 800b890:	2b40      	cmp	r3, #64	; 0x40
 800b892:	d019      	beq.n	800b8c8 <HAL_CAN_IRQHandler+0x316>
 800b894:	2b40      	cmp	r3, #64	; 0x40
 800b896:	d826      	bhi.n	800b8e6 <HAL_CAN_IRQHandler+0x334>
 800b898:	2b30      	cmp	r3, #48	; 0x30
 800b89a:	d010      	beq.n	800b8be <HAL_CAN_IRQHandler+0x30c>
 800b89c:	2b30      	cmp	r3, #48	; 0x30
 800b89e:	d822      	bhi.n	800b8e6 <HAL_CAN_IRQHandler+0x334>
 800b8a0:	2b10      	cmp	r3, #16
 800b8a2:	d002      	beq.n	800b8aa <HAL_CAN_IRQHandler+0x2f8>
 800b8a4:	2b20      	cmp	r3, #32
 800b8a6:	d005      	beq.n	800b8b4 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800b8a8:	e01d      	b.n	800b8e6 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800b8aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8ac:	f043 0308 	orr.w	r3, r3, #8
 800b8b0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800b8b2:	e019      	b.n	800b8e8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800b8b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8b6:	f043 0310 	orr.w	r3, r3, #16
 800b8ba:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800b8bc:	e014      	b.n	800b8e8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800b8be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8c0:	f043 0320 	orr.w	r3, r3, #32
 800b8c4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800b8c6:	e00f      	b.n	800b8e8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800b8c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b8ce:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800b8d0:	e00a      	b.n	800b8e8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800b8d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b8d8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800b8da:	e005      	b.n	800b8e8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800b8dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b8e2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800b8e4:	e000      	b.n	800b8e8 <HAL_CAN_IRQHandler+0x336>
            break;
 800b8e6:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	699a      	ldr	r2, [r3, #24]
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800b8f6:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	2204      	movs	r2, #4
 800b8fe:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800b900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b902:	2b00      	cmp	r3, #0
 800b904:	d008      	beq.n	800b918 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b90a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b90c:	431a      	orrs	r2, r3
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800b912:	6878      	ldr	r0, [r7, #4]
 800b914:	f000 f872 	bl	800b9fc <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800b918:	bf00      	nop
 800b91a:	3728      	adds	r7, #40	; 0x28
 800b91c:	46bd      	mov	sp, r7
 800b91e:	bd80      	pop	{r7, pc}

0800b920 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800b920:	b480      	push	{r7}
 800b922:	b083      	sub	sp, #12
 800b924:	af00      	add	r7, sp, #0
 800b926:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800b928:	bf00      	nop
 800b92a:	370c      	adds	r7, #12
 800b92c:	46bd      	mov	sp, r7
 800b92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b932:	4770      	bx	lr

0800b934 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800b934:	b480      	push	{r7}
 800b936:	b083      	sub	sp, #12
 800b938:	af00      	add	r7, sp, #0
 800b93a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800b93c:	bf00      	nop
 800b93e:	370c      	adds	r7, #12
 800b940:	46bd      	mov	sp, r7
 800b942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b946:	4770      	bx	lr

0800b948 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800b948:	b480      	push	{r7}
 800b94a:	b083      	sub	sp, #12
 800b94c:	af00      	add	r7, sp, #0
 800b94e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800b950:	bf00      	nop
 800b952:	370c      	adds	r7, #12
 800b954:	46bd      	mov	sp, r7
 800b956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b95a:	4770      	bx	lr

0800b95c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800b95c:	b480      	push	{r7}
 800b95e:	b083      	sub	sp, #12
 800b960:	af00      	add	r7, sp, #0
 800b962:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800b964:	bf00      	nop
 800b966:	370c      	adds	r7, #12
 800b968:	46bd      	mov	sp, r7
 800b96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b96e:	4770      	bx	lr

0800b970 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800b970:	b480      	push	{r7}
 800b972:	b083      	sub	sp, #12
 800b974:	af00      	add	r7, sp, #0
 800b976:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800b978:	bf00      	nop
 800b97a:	370c      	adds	r7, #12
 800b97c:	46bd      	mov	sp, r7
 800b97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b982:	4770      	bx	lr

0800b984 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800b984:	b480      	push	{r7}
 800b986:	b083      	sub	sp, #12
 800b988:	af00      	add	r7, sp, #0
 800b98a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800b98c:	bf00      	nop
 800b98e:	370c      	adds	r7, #12
 800b990:	46bd      	mov	sp, r7
 800b992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b996:	4770      	bx	lr

0800b998 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800b998:	b480      	push	{r7}
 800b99a:	b083      	sub	sp, #12
 800b99c:	af00      	add	r7, sp, #0
 800b99e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800b9a0:	bf00      	nop
 800b9a2:	370c      	adds	r7, #12
 800b9a4:	46bd      	mov	sp, r7
 800b9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9aa:	4770      	bx	lr

0800b9ac <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800b9ac:	b480      	push	{r7}
 800b9ae:	b083      	sub	sp, #12
 800b9b0:	af00      	add	r7, sp, #0
 800b9b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800b9b4:	bf00      	nop
 800b9b6:	370c      	adds	r7, #12
 800b9b8:	46bd      	mov	sp, r7
 800b9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9be:	4770      	bx	lr

0800b9c0 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800b9c0:	b480      	push	{r7}
 800b9c2:	b083      	sub	sp, #12
 800b9c4:	af00      	add	r7, sp, #0
 800b9c6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800b9c8:	bf00      	nop
 800b9ca:	370c      	adds	r7, #12
 800b9cc:	46bd      	mov	sp, r7
 800b9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d2:	4770      	bx	lr

0800b9d4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800b9d4:	b480      	push	{r7}
 800b9d6:	b083      	sub	sp, #12
 800b9d8:	af00      	add	r7, sp, #0
 800b9da:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800b9dc:	bf00      	nop
 800b9de:	370c      	adds	r7, #12
 800b9e0:	46bd      	mov	sp, r7
 800b9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e6:	4770      	bx	lr

0800b9e8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800b9e8:	b480      	push	{r7}
 800b9ea:	b083      	sub	sp, #12
 800b9ec:	af00      	add	r7, sp, #0
 800b9ee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800b9f0:	bf00      	nop
 800b9f2:	370c      	adds	r7, #12
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9fa:	4770      	bx	lr

0800b9fc <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800b9fc:	b480      	push	{r7}
 800b9fe:	b083      	sub	sp, #12
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800ba04:	bf00      	nop
 800ba06:	370c      	adds	r7, #12
 800ba08:	46bd      	mov	sp, r7
 800ba0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba0e:	4770      	bx	lr

0800ba10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800ba10:	b480      	push	{r7}
 800ba12:	b085      	sub	sp, #20
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	f003 0307 	and.w	r3, r3, #7
 800ba1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800ba20:	4b0c      	ldr	r3, [pc, #48]	; (800ba54 <__NVIC_SetPriorityGrouping+0x44>)
 800ba22:	68db      	ldr	r3, [r3, #12]
 800ba24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800ba26:	68ba      	ldr	r2, [r7, #8]
 800ba28:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800ba2c:	4013      	ands	r3, r2
 800ba2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800ba34:	68bb      	ldr	r3, [r7, #8]
 800ba36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800ba38:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800ba3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ba40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800ba42:	4a04      	ldr	r2, [pc, #16]	; (800ba54 <__NVIC_SetPriorityGrouping+0x44>)
 800ba44:	68bb      	ldr	r3, [r7, #8]
 800ba46:	60d3      	str	r3, [r2, #12]
}
 800ba48:	bf00      	nop
 800ba4a:	3714      	adds	r7, #20
 800ba4c:	46bd      	mov	sp, r7
 800ba4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba52:	4770      	bx	lr
 800ba54:	e000ed00 	.word	0xe000ed00

0800ba58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800ba58:	b480      	push	{r7}
 800ba5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800ba5c:	4b04      	ldr	r3, [pc, #16]	; (800ba70 <__NVIC_GetPriorityGrouping+0x18>)
 800ba5e:	68db      	ldr	r3, [r3, #12]
 800ba60:	0a1b      	lsrs	r3, r3, #8
 800ba62:	f003 0307 	and.w	r3, r3, #7
}
 800ba66:	4618      	mov	r0, r3
 800ba68:	46bd      	mov	sp, r7
 800ba6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba6e:	4770      	bx	lr
 800ba70:	e000ed00 	.word	0xe000ed00

0800ba74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800ba74:	b480      	push	{r7}
 800ba76:	b083      	sub	sp, #12
 800ba78:	af00      	add	r7, sp, #0
 800ba7a:	4603      	mov	r3, r0
 800ba7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ba7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	db0b      	blt.n	800ba9e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800ba86:	79fb      	ldrb	r3, [r7, #7]
 800ba88:	f003 021f 	and.w	r2, r3, #31
 800ba8c:	4907      	ldr	r1, [pc, #28]	; (800baac <__NVIC_EnableIRQ+0x38>)
 800ba8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ba92:	095b      	lsrs	r3, r3, #5
 800ba94:	2001      	movs	r0, #1
 800ba96:	fa00 f202 	lsl.w	r2, r0, r2
 800ba9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800ba9e:	bf00      	nop
 800baa0:	370c      	adds	r7, #12
 800baa2:	46bd      	mov	sp, r7
 800baa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baa8:	4770      	bx	lr
 800baaa:	bf00      	nop
 800baac:	e000e100 	.word	0xe000e100

0800bab0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800bab0:	b480      	push	{r7}
 800bab2:	b083      	sub	sp, #12
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	4603      	mov	r3, r0
 800bab8:	6039      	str	r1, [r7, #0]
 800baba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800babc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	db0a      	blt.n	800bada <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800bac4:	683b      	ldr	r3, [r7, #0]
 800bac6:	b2da      	uxtb	r2, r3
 800bac8:	490c      	ldr	r1, [pc, #48]	; (800bafc <__NVIC_SetPriority+0x4c>)
 800baca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bace:	0112      	lsls	r2, r2, #4
 800bad0:	b2d2      	uxtb	r2, r2
 800bad2:	440b      	add	r3, r1
 800bad4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800bad8:	e00a      	b.n	800baf0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800bada:	683b      	ldr	r3, [r7, #0]
 800badc:	b2da      	uxtb	r2, r3
 800bade:	4908      	ldr	r1, [pc, #32]	; (800bb00 <__NVIC_SetPriority+0x50>)
 800bae0:	79fb      	ldrb	r3, [r7, #7]
 800bae2:	f003 030f 	and.w	r3, r3, #15
 800bae6:	3b04      	subs	r3, #4
 800bae8:	0112      	lsls	r2, r2, #4
 800baea:	b2d2      	uxtb	r2, r2
 800baec:	440b      	add	r3, r1
 800baee:	761a      	strb	r2, [r3, #24]
}
 800baf0:	bf00      	nop
 800baf2:	370c      	adds	r7, #12
 800baf4:	46bd      	mov	sp, r7
 800baf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bafa:	4770      	bx	lr
 800bafc:	e000e100 	.word	0xe000e100
 800bb00:	e000ed00 	.word	0xe000ed00

0800bb04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800bb04:	b480      	push	{r7}
 800bb06:	b089      	sub	sp, #36	; 0x24
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	60f8      	str	r0, [r7, #12]
 800bb0c:	60b9      	str	r1, [r7, #8]
 800bb0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	f003 0307 	and.w	r3, r3, #7
 800bb16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800bb18:	69fb      	ldr	r3, [r7, #28]
 800bb1a:	f1c3 0307 	rsb	r3, r3, #7
 800bb1e:	2b04      	cmp	r3, #4
 800bb20:	bf28      	it	cs
 800bb22:	2304      	movcs	r3, #4
 800bb24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800bb26:	69fb      	ldr	r3, [r7, #28]
 800bb28:	3304      	adds	r3, #4
 800bb2a:	2b06      	cmp	r3, #6
 800bb2c:	d902      	bls.n	800bb34 <NVIC_EncodePriority+0x30>
 800bb2e:	69fb      	ldr	r3, [r7, #28]
 800bb30:	3b03      	subs	r3, #3
 800bb32:	e000      	b.n	800bb36 <NVIC_EncodePriority+0x32>
 800bb34:	2300      	movs	r3, #0
 800bb36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800bb38:	f04f 32ff 	mov.w	r2, #4294967295
 800bb3c:	69bb      	ldr	r3, [r7, #24]
 800bb3e:	fa02 f303 	lsl.w	r3, r2, r3
 800bb42:	43da      	mvns	r2, r3
 800bb44:	68bb      	ldr	r3, [r7, #8]
 800bb46:	401a      	ands	r2, r3
 800bb48:	697b      	ldr	r3, [r7, #20]
 800bb4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800bb4c:	f04f 31ff 	mov.w	r1, #4294967295
 800bb50:	697b      	ldr	r3, [r7, #20]
 800bb52:	fa01 f303 	lsl.w	r3, r1, r3
 800bb56:	43d9      	mvns	r1, r3
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800bb5c:	4313      	orrs	r3, r2
         );
}
 800bb5e:	4618      	mov	r0, r3
 800bb60:	3724      	adds	r7, #36	; 0x24
 800bb62:	46bd      	mov	sp, r7
 800bb64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb68:	4770      	bx	lr
	...

0800bb6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800bb6c:	b580      	push	{r7, lr}
 800bb6e:	b082      	sub	sp, #8
 800bb70:	af00      	add	r7, sp, #0
 800bb72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	3b01      	subs	r3, #1
 800bb78:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800bb7c:	d301      	bcc.n	800bb82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800bb7e:	2301      	movs	r3, #1
 800bb80:	e00f      	b.n	800bba2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800bb82:	4a0a      	ldr	r2, [pc, #40]	; (800bbac <SysTick_Config+0x40>)
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	3b01      	subs	r3, #1
 800bb88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800bb8a:	210f      	movs	r1, #15
 800bb8c:	f04f 30ff 	mov.w	r0, #4294967295
 800bb90:	f7ff ff8e 	bl	800bab0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800bb94:	4b05      	ldr	r3, [pc, #20]	; (800bbac <SysTick_Config+0x40>)
 800bb96:	2200      	movs	r2, #0
 800bb98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800bb9a:	4b04      	ldr	r3, [pc, #16]	; (800bbac <SysTick_Config+0x40>)
 800bb9c:	2207      	movs	r2, #7
 800bb9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800bba0:	2300      	movs	r3, #0
}
 800bba2:	4618      	mov	r0, r3
 800bba4:	3708      	adds	r7, #8
 800bba6:	46bd      	mov	sp, r7
 800bba8:	bd80      	pop	{r7, pc}
 800bbaa:	bf00      	nop
 800bbac:	e000e010 	.word	0xe000e010

0800bbb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800bbb0:	b580      	push	{r7, lr}
 800bbb2:	b082      	sub	sp, #8
 800bbb4:	af00      	add	r7, sp, #0
 800bbb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800bbb8:	6878      	ldr	r0, [r7, #4]
 800bbba:	f7ff ff29 	bl	800ba10 <__NVIC_SetPriorityGrouping>
}
 800bbbe:	bf00      	nop
 800bbc0:	3708      	adds	r7, #8
 800bbc2:	46bd      	mov	sp, r7
 800bbc4:	bd80      	pop	{r7, pc}

0800bbc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800bbc6:	b580      	push	{r7, lr}
 800bbc8:	b086      	sub	sp, #24
 800bbca:	af00      	add	r7, sp, #0
 800bbcc:	4603      	mov	r3, r0
 800bbce:	60b9      	str	r1, [r7, #8]
 800bbd0:	607a      	str	r2, [r7, #4]
 800bbd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800bbd4:	2300      	movs	r3, #0
 800bbd6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800bbd8:	f7ff ff3e 	bl	800ba58 <__NVIC_GetPriorityGrouping>
 800bbdc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800bbde:	687a      	ldr	r2, [r7, #4]
 800bbe0:	68b9      	ldr	r1, [r7, #8]
 800bbe2:	6978      	ldr	r0, [r7, #20]
 800bbe4:	f7ff ff8e 	bl	800bb04 <NVIC_EncodePriority>
 800bbe8:	4602      	mov	r2, r0
 800bbea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bbee:	4611      	mov	r1, r2
 800bbf0:	4618      	mov	r0, r3
 800bbf2:	f7ff ff5d 	bl	800bab0 <__NVIC_SetPriority>
}
 800bbf6:	bf00      	nop
 800bbf8:	3718      	adds	r7, #24
 800bbfa:	46bd      	mov	sp, r7
 800bbfc:	bd80      	pop	{r7, pc}

0800bbfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800bbfe:	b580      	push	{r7, lr}
 800bc00:	b082      	sub	sp, #8
 800bc02:	af00      	add	r7, sp, #0
 800bc04:	4603      	mov	r3, r0
 800bc06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800bc08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bc0c:	4618      	mov	r0, r3
 800bc0e:	f7ff ff31 	bl	800ba74 <__NVIC_EnableIRQ>
}
 800bc12:	bf00      	nop
 800bc14:	3708      	adds	r7, #8
 800bc16:	46bd      	mov	sp, r7
 800bc18:	bd80      	pop	{r7, pc}

0800bc1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800bc1a:	b580      	push	{r7, lr}
 800bc1c:	b082      	sub	sp, #8
 800bc1e:	af00      	add	r7, sp, #0
 800bc20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800bc22:	6878      	ldr	r0, [r7, #4]
 800bc24:	f7ff ffa2 	bl	800bb6c <SysTick_Config>
 800bc28:	4603      	mov	r3, r0
}
 800bc2a:	4618      	mov	r0, r3
 800bc2c:	3708      	adds	r7, #8
 800bc2e:	46bd      	mov	sp, r7
 800bc30:	bd80      	pop	{r7, pc}
	...

0800bc34 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800bc34:	b580      	push	{r7, lr}
 800bc36:	b086      	sub	sp, #24
 800bc38:	af00      	add	r7, sp, #0
 800bc3a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800bc3c:	2300      	movs	r3, #0
 800bc3e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800bc40:	f7ff f854 	bl	800acec <HAL_GetTick>
 800bc44:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d101      	bne.n	800bc50 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800bc4c:	2301      	movs	r3, #1
 800bc4e:	e099      	b.n	800bd84 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	2202      	movs	r2, #2
 800bc54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	2200      	movs	r2, #0
 800bc5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	681a      	ldr	r2, [r3, #0]
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	f022 0201 	bic.w	r2, r2, #1
 800bc6e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800bc70:	e00f      	b.n	800bc92 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800bc72:	f7ff f83b 	bl	800acec <HAL_GetTick>
 800bc76:	4602      	mov	r2, r0
 800bc78:	693b      	ldr	r3, [r7, #16]
 800bc7a:	1ad3      	subs	r3, r2, r3
 800bc7c:	2b05      	cmp	r3, #5
 800bc7e:	d908      	bls.n	800bc92 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	2220      	movs	r2, #32
 800bc84:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	2203      	movs	r2, #3
 800bc8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800bc8e:	2303      	movs	r3, #3
 800bc90:	e078      	b.n	800bd84 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	f003 0301 	and.w	r3, r3, #1
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d1e8      	bne.n	800bc72 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800bca8:	697a      	ldr	r2, [r7, #20]
 800bcaa:	4b38      	ldr	r3, [pc, #224]	; (800bd8c <HAL_DMA_Init+0x158>)
 800bcac:	4013      	ands	r3, r2
 800bcae:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	685a      	ldr	r2, [r3, #4]
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	689b      	ldr	r3, [r3, #8]
 800bcb8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800bcbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	691b      	ldr	r3, [r3, #16]
 800bcc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800bcca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	699b      	ldr	r3, [r3, #24]
 800bcd0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800bcd6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	6a1b      	ldr	r3, [r3, #32]
 800bcdc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800bcde:	697a      	ldr	r2, [r7, #20]
 800bce0:	4313      	orrs	r3, r2
 800bce2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bce8:	2b04      	cmp	r3, #4
 800bcea:	d107      	bne.n	800bcfc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bcf4:	4313      	orrs	r3, r2
 800bcf6:	697a      	ldr	r2, [r7, #20]
 800bcf8:	4313      	orrs	r3, r2
 800bcfa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	697a      	ldr	r2, [r7, #20]
 800bd02:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	695b      	ldr	r3, [r3, #20]
 800bd0a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800bd0c:	697b      	ldr	r3, [r7, #20]
 800bd0e:	f023 0307 	bic.w	r3, r3, #7
 800bd12:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd18:	697a      	ldr	r2, [r7, #20]
 800bd1a:	4313      	orrs	r3, r2
 800bd1c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd22:	2b04      	cmp	r3, #4
 800bd24:	d117      	bne.n	800bd56 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd2a:	697a      	ldr	r2, [r7, #20]
 800bd2c:	4313      	orrs	r3, r2
 800bd2e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d00e      	beq.n	800bd56 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800bd38:	6878      	ldr	r0, [r7, #4]
 800bd3a:	f000 fb01 	bl	800c340 <DMA_CheckFifoParam>
 800bd3e:	4603      	mov	r3, r0
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d008      	beq.n	800bd56 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	2240      	movs	r2, #64	; 0x40
 800bd48:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	2201      	movs	r2, #1
 800bd4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800bd52:	2301      	movs	r3, #1
 800bd54:	e016      	b.n	800bd84 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	697a      	ldr	r2, [r7, #20]
 800bd5c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800bd5e:	6878      	ldr	r0, [r7, #4]
 800bd60:	f000 fab8 	bl	800c2d4 <DMA_CalcBaseAndBitshift>
 800bd64:	4603      	mov	r3, r0
 800bd66:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bd6c:	223f      	movs	r2, #63	; 0x3f
 800bd6e:	409a      	lsls	r2, r3
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	2200      	movs	r2, #0
 800bd78:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	2201      	movs	r2, #1
 800bd7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800bd82:	2300      	movs	r3, #0
}
 800bd84:	4618      	mov	r0, r3
 800bd86:	3718      	adds	r7, #24
 800bd88:	46bd      	mov	sp, r7
 800bd8a:	bd80      	pop	{r7, pc}
 800bd8c:	f010803f 	.word	0xf010803f

0800bd90 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800bd90:	b580      	push	{r7, lr}
 800bd92:	b086      	sub	sp, #24
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	60f8      	str	r0, [r7, #12]
 800bd98:	60b9      	str	r1, [r7, #8]
 800bd9a:	607a      	str	r2, [r7, #4]
 800bd9c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bd9e:	2300      	movs	r3, #0
 800bda0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bda6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800bdae:	2b01      	cmp	r3, #1
 800bdb0:	d101      	bne.n	800bdb6 <HAL_DMA_Start_IT+0x26>
 800bdb2:	2302      	movs	r3, #2
 800bdb4:	e040      	b.n	800be38 <HAL_DMA_Start_IT+0xa8>
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	2201      	movs	r2, #1
 800bdba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800bdc4:	b2db      	uxtb	r3, r3
 800bdc6:	2b01      	cmp	r3, #1
 800bdc8:	d12f      	bne.n	800be2a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	2202      	movs	r2, #2
 800bdce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	2200      	movs	r2, #0
 800bdd6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800bdd8:	683b      	ldr	r3, [r7, #0]
 800bdda:	687a      	ldr	r2, [r7, #4]
 800bddc:	68b9      	ldr	r1, [r7, #8]
 800bdde:	68f8      	ldr	r0, [r7, #12]
 800bde0:	f000 fa4a 	bl	800c278 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bde8:	223f      	movs	r2, #63	; 0x3f
 800bdea:	409a      	lsls	r2, r3
 800bdec:	693b      	ldr	r3, [r7, #16]
 800bdee:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	681a      	ldr	r2, [r3, #0]
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	f042 0216 	orr.w	r2, r2, #22
 800bdfe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be04:	2b00      	cmp	r3, #0
 800be06:	d007      	beq.n	800be18 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	681a      	ldr	r2, [r3, #0]
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	f042 0208 	orr.w	r2, r2, #8
 800be16:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	681a      	ldr	r2, [r3, #0]
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	f042 0201 	orr.w	r2, r2, #1
 800be26:	601a      	str	r2, [r3, #0]
 800be28:	e005      	b.n	800be36 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	2200      	movs	r2, #0
 800be2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800be32:	2302      	movs	r3, #2
 800be34:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800be36:	7dfb      	ldrb	r3, [r7, #23]
}
 800be38:	4618      	mov	r0, r3
 800be3a:	3718      	adds	r7, #24
 800be3c:	46bd      	mov	sp, r7
 800be3e:	bd80      	pop	{r7, pc}

0800be40 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800be40:	b580      	push	{r7, lr}
 800be42:	b084      	sub	sp, #16
 800be44:	af00      	add	r7, sp, #0
 800be46:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be4c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800be4e:	f7fe ff4d 	bl	800acec <HAL_GetTick>
 800be52:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800be5a:	b2db      	uxtb	r3, r3
 800be5c:	2b02      	cmp	r3, #2
 800be5e:	d008      	beq.n	800be72 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	2280      	movs	r2, #128	; 0x80
 800be64:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	2200      	movs	r2, #0
 800be6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800be6e:	2301      	movs	r3, #1
 800be70:	e052      	b.n	800bf18 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	681a      	ldr	r2, [r3, #0]
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	f022 0216 	bic.w	r2, r2, #22
 800be80:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	695a      	ldr	r2, [r3, #20]
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800be90:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be96:	2b00      	cmp	r3, #0
 800be98:	d103      	bne.n	800bea2 <HAL_DMA_Abort+0x62>
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d007      	beq.n	800beb2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	681a      	ldr	r2, [r3, #0]
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	f022 0208 	bic.w	r2, r2, #8
 800beb0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	681a      	ldr	r2, [r3, #0]
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	f022 0201 	bic.w	r2, r2, #1
 800bec0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800bec2:	e013      	b.n	800beec <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800bec4:	f7fe ff12 	bl	800acec <HAL_GetTick>
 800bec8:	4602      	mov	r2, r0
 800beca:	68bb      	ldr	r3, [r7, #8]
 800becc:	1ad3      	subs	r3, r2, r3
 800bece:	2b05      	cmp	r3, #5
 800bed0:	d90c      	bls.n	800beec <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	2220      	movs	r2, #32
 800bed6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	2203      	movs	r2, #3
 800bedc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	2200      	movs	r2, #0
 800bee4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800bee8:	2303      	movs	r3, #3
 800beea:	e015      	b.n	800bf18 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	f003 0301 	and.w	r3, r3, #1
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d1e4      	bne.n	800bec4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800befe:	223f      	movs	r2, #63	; 0x3f
 800bf00:	409a      	lsls	r2, r3
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	2201      	movs	r2, #1
 800bf0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	2200      	movs	r2, #0
 800bf12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800bf16:	2300      	movs	r3, #0
}
 800bf18:	4618      	mov	r0, r3
 800bf1a:	3710      	adds	r7, #16
 800bf1c:	46bd      	mov	sp, r7
 800bf1e:	bd80      	pop	{r7, pc}

0800bf20 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800bf20:	b480      	push	{r7}
 800bf22:	b083      	sub	sp, #12
 800bf24:	af00      	add	r7, sp, #0
 800bf26:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800bf2e:	b2db      	uxtb	r3, r3
 800bf30:	2b02      	cmp	r3, #2
 800bf32:	d004      	beq.n	800bf3e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	2280      	movs	r2, #128	; 0x80
 800bf38:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800bf3a:	2301      	movs	r3, #1
 800bf3c:	e00c      	b.n	800bf58 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	2205      	movs	r2, #5
 800bf42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	681a      	ldr	r2, [r3, #0]
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	f022 0201 	bic.w	r2, r2, #1
 800bf54:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800bf56:	2300      	movs	r3, #0
}
 800bf58:	4618      	mov	r0, r3
 800bf5a:	370c      	adds	r7, #12
 800bf5c:	46bd      	mov	sp, r7
 800bf5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf62:	4770      	bx	lr

0800bf64 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800bf64:	b580      	push	{r7, lr}
 800bf66:	b086      	sub	sp, #24
 800bf68:	af00      	add	r7, sp, #0
 800bf6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800bf70:	4b92      	ldr	r3, [pc, #584]	; (800c1bc <HAL_DMA_IRQHandler+0x258>)
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	4a92      	ldr	r2, [pc, #584]	; (800c1c0 <HAL_DMA_IRQHandler+0x25c>)
 800bf76:	fba2 2303 	umull	r2, r3, r2, r3
 800bf7a:	0a9b      	lsrs	r3, r3, #10
 800bf7c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bf82:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800bf84:	693b      	ldr	r3, [r7, #16]
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bf8e:	2208      	movs	r2, #8
 800bf90:	409a      	lsls	r2, r3
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	4013      	ands	r3, r2
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d01a      	beq.n	800bfd0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	f003 0304 	and.w	r3, r3, #4
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d013      	beq.n	800bfd0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	681a      	ldr	r2, [r3, #0]
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	f022 0204 	bic.w	r2, r2, #4
 800bfb6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bfbc:	2208      	movs	r2, #8
 800bfbe:	409a      	lsls	r2, r3
 800bfc0:	693b      	ldr	r3, [r7, #16]
 800bfc2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bfc8:	f043 0201 	orr.w	r2, r3, #1
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bfd4:	2201      	movs	r2, #1
 800bfd6:	409a      	lsls	r2, r3
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	4013      	ands	r3, r2
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d012      	beq.n	800c006 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	695b      	ldr	r3, [r3, #20]
 800bfe6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d00b      	beq.n	800c006 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bff2:	2201      	movs	r2, #1
 800bff4:	409a      	lsls	r2, r3
 800bff6:	693b      	ldr	r3, [r7, #16]
 800bff8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bffe:	f043 0202 	orr.w	r2, r3, #2
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c00a:	2204      	movs	r2, #4
 800c00c:	409a      	lsls	r2, r3
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	4013      	ands	r3, r2
 800c012:	2b00      	cmp	r3, #0
 800c014:	d012      	beq.n	800c03c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	f003 0302 	and.w	r3, r3, #2
 800c020:	2b00      	cmp	r3, #0
 800c022:	d00b      	beq.n	800c03c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c028:	2204      	movs	r2, #4
 800c02a:	409a      	lsls	r2, r3
 800c02c:	693b      	ldr	r3, [r7, #16]
 800c02e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c034:	f043 0204 	orr.w	r2, r3, #4
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c040:	2210      	movs	r2, #16
 800c042:	409a      	lsls	r2, r3
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	4013      	ands	r3, r2
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d043      	beq.n	800c0d4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	f003 0308 	and.w	r3, r3, #8
 800c056:	2b00      	cmp	r3, #0
 800c058:	d03c      	beq.n	800c0d4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c05e:	2210      	movs	r2, #16
 800c060:	409a      	lsls	r2, r3
 800c062:	693b      	ldr	r3, [r7, #16]
 800c064:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c070:	2b00      	cmp	r3, #0
 800c072:	d018      	beq.n	800c0a6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d108      	bne.n	800c094 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c086:	2b00      	cmp	r3, #0
 800c088:	d024      	beq.n	800c0d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c08e:	6878      	ldr	r0, [r7, #4]
 800c090:	4798      	blx	r3
 800c092:	e01f      	b.n	800c0d4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d01b      	beq.n	800c0d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c0a0:	6878      	ldr	r0, [r7, #4]
 800c0a2:	4798      	blx	r3
 800c0a4:	e016      	b.n	800c0d4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d107      	bne.n	800c0c4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	681a      	ldr	r2, [r3, #0]
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	f022 0208 	bic.w	r2, r2, #8
 800c0c2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d003      	beq.n	800c0d4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0d0:	6878      	ldr	r0, [r7, #4]
 800c0d2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c0d8:	2220      	movs	r2, #32
 800c0da:	409a      	lsls	r2, r3
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	4013      	ands	r3, r2
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	f000 808e 	beq.w	800c202 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	f003 0310 	and.w	r3, r3, #16
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	f000 8086 	beq.w	800c202 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c0fa:	2220      	movs	r2, #32
 800c0fc:	409a      	lsls	r2, r3
 800c0fe:	693b      	ldr	r3, [r7, #16]
 800c100:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800c108:	b2db      	uxtb	r3, r3
 800c10a:	2b05      	cmp	r3, #5
 800c10c:	d136      	bne.n	800c17c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	681a      	ldr	r2, [r3, #0]
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	f022 0216 	bic.w	r2, r2, #22
 800c11c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	695a      	ldr	r2, [r3, #20]
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c12c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c132:	2b00      	cmp	r3, #0
 800c134:	d103      	bne.n	800c13e <HAL_DMA_IRQHandler+0x1da>
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d007      	beq.n	800c14e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	681a      	ldr	r2, [r3, #0]
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	f022 0208 	bic.w	r2, r2, #8
 800c14c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c152:	223f      	movs	r2, #63	; 0x3f
 800c154:	409a      	lsls	r2, r3
 800c156:	693b      	ldr	r3, [r7, #16]
 800c158:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	2201      	movs	r2, #1
 800c15e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	2200      	movs	r2, #0
 800c166:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d07d      	beq.n	800c26e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c176:	6878      	ldr	r0, [r7, #4]
 800c178:	4798      	blx	r3
        }
        return;
 800c17a:	e078      	b.n	800c26e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c186:	2b00      	cmp	r3, #0
 800c188:	d01c      	beq.n	800c1c4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c194:	2b00      	cmp	r3, #0
 800c196:	d108      	bne.n	800c1aa <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d030      	beq.n	800c202 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c1a4:	6878      	ldr	r0, [r7, #4]
 800c1a6:	4798      	blx	r3
 800c1a8:	e02b      	b.n	800c202 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d027      	beq.n	800c202 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c1b6:	6878      	ldr	r0, [r7, #4]
 800c1b8:	4798      	blx	r3
 800c1ba:	e022      	b.n	800c202 <HAL_DMA_IRQHandler+0x29e>
 800c1bc:	20000294 	.word	0x20000294
 800c1c0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d10f      	bne.n	800c1f2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	681a      	ldr	r2, [r3, #0]
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	f022 0210 	bic.w	r2, r2, #16
 800c1e0:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	2201      	movs	r2, #1
 800c1e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	2200      	movs	r2, #0
 800c1ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d003      	beq.n	800c202 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c1fe:	6878      	ldr	r0, [r7, #4]
 800c200:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c206:	2b00      	cmp	r3, #0
 800c208:	d032      	beq.n	800c270 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c20e:	f003 0301 	and.w	r3, r3, #1
 800c212:	2b00      	cmp	r3, #0
 800c214:	d022      	beq.n	800c25c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	2205      	movs	r2, #5
 800c21a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	681a      	ldr	r2, [r3, #0]
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	f022 0201 	bic.w	r2, r2, #1
 800c22c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800c22e:	68bb      	ldr	r3, [r7, #8]
 800c230:	3301      	adds	r3, #1
 800c232:	60bb      	str	r3, [r7, #8]
 800c234:	697a      	ldr	r2, [r7, #20]
 800c236:	429a      	cmp	r2, r3
 800c238:	d307      	bcc.n	800c24a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	f003 0301 	and.w	r3, r3, #1
 800c244:	2b00      	cmp	r3, #0
 800c246:	d1f2      	bne.n	800c22e <HAL_DMA_IRQHandler+0x2ca>
 800c248:	e000      	b.n	800c24c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800c24a:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	2201      	movs	r2, #1
 800c250:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	2200      	movs	r2, #0
 800c258:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c260:	2b00      	cmp	r3, #0
 800c262:	d005      	beq.n	800c270 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c268:	6878      	ldr	r0, [r7, #4]
 800c26a:	4798      	blx	r3
 800c26c:	e000      	b.n	800c270 <HAL_DMA_IRQHandler+0x30c>
        return;
 800c26e:	bf00      	nop
    }
  }
}
 800c270:	3718      	adds	r7, #24
 800c272:	46bd      	mov	sp, r7
 800c274:	bd80      	pop	{r7, pc}
 800c276:	bf00      	nop

0800c278 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800c278:	b480      	push	{r7}
 800c27a:	b085      	sub	sp, #20
 800c27c:	af00      	add	r7, sp, #0
 800c27e:	60f8      	str	r0, [r7, #12]
 800c280:	60b9      	str	r1, [r7, #8]
 800c282:	607a      	str	r2, [r7, #4]
 800c284:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	681a      	ldr	r2, [r3, #0]
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800c294:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	683a      	ldr	r2, [r7, #0]
 800c29c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	689b      	ldr	r3, [r3, #8]
 800c2a2:	2b40      	cmp	r3, #64	; 0x40
 800c2a4:	d108      	bne.n	800c2b8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	687a      	ldr	r2, [r7, #4]
 800c2ac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	68ba      	ldr	r2, [r7, #8]
 800c2b4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800c2b6:	e007      	b.n	800c2c8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	68ba      	ldr	r2, [r7, #8]
 800c2be:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	687a      	ldr	r2, [r7, #4]
 800c2c6:	60da      	str	r2, [r3, #12]
}
 800c2c8:	bf00      	nop
 800c2ca:	3714      	adds	r7, #20
 800c2cc:	46bd      	mov	sp, r7
 800c2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d2:	4770      	bx	lr

0800c2d4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800c2d4:	b480      	push	{r7}
 800c2d6:	b085      	sub	sp, #20
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	b2db      	uxtb	r3, r3
 800c2e2:	3b10      	subs	r3, #16
 800c2e4:	4a14      	ldr	r2, [pc, #80]	; (800c338 <DMA_CalcBaseAndBitshift+0x64>)
 800c2e6:	fba2 2303 	umull	r2, r3, r2, r3
 800c2ea:	091b      	lsrs	r3, r3, #4
 800c2ec:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800c2ee:	4a13      	ldr	r2, [pc, #76]	; (800c33c <DMA_CalcBaseAndBitshift+0x68>)
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	4413      	add	r3, r2
 800c2f4:	781b      	ldrb	r3, [r3, #0]
 800c2f6:	461a      	mov	r2, r3
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	2b03      	cmp	r3, #3
 800c300:	d909      	bls.n	800c316 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800c30a:	f023 0303 	bic.w	r3, r3, #3
 800c30e:	1d1a      	adds	r2, r3, #4
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	659a      	str	r2, [r3, #88]	; 0x58
 800c314:	e007      	b.n	800c326 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800c31e:	f023 0303 	bic.w	r3, r3, #3
 800c322:	687a      	ldr	r2, [r7, #4]
 800c324:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800c32a:	4618      	mov	r0, r3
 800c32c:	3714      	adds	r7, #20
 800c32e:	46bd      	mov	sp, r7
 800c330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c334:	4770      	bx	lr
 800c336:	bf00      	nop
 800c338:	aaaaaaab 	.word	0xaaaaaaab
 800c33c:	08016204 	.word	0x08016204

0800c340 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800c340:	b480      	push	{r7}
 800c342:	b085      	sub	sp, #20
 800c344:	af00      	add	r7, sp, #0
 800c346:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c348:	2300      	movs	r3, #0
 800c34a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c350:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	699b      	ldr	r3, [r3, #24]
 800c356:	2b00      	cmp	r3, #0
 800c358:	d11f      	bne.n	800c39a <DMA_CheckFifoParam+0x5a>
 800c35a:	68bb      	ldr	r3, [r7, #8]
 800c35c:	2b03      	cmp	r3, #3
 800c35e:	d856      	bhi.n	800c40e <DMA_CheckFifoParam+0xce>
 800c360:	a201      	add	r2, pc, #4	; (adr r2, 800c368 <DMA_CheckFifoParam+0x28>)
 800c362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c366:	bf00      	nop
 800c368:	0800c379 	.word	0x0800c379
 800c36c:	0800c38b 	.word	0x0800c38b
 800c370:	0800c379 	.word	0x0800c379
 800c374:	0800c40f 	.word	0x0800c40f
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c37c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c380:	2b00      	cmp	r3, #0
 800c382:	d046      	beq.n	800c412 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800c384:	2301      	movs	r3, #1
 800c386:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c388:	e043      	b.n	800c412 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c38e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800c392:	d140      	bne.n	800c416 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800c394:	2301      	movs	r3, #1
 800c396:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c398:	e03d      	b.n	800c416 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	699b      	ldr	r3, [r3, #24]
 800c39e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c3a2:	d121      	bne.n	800c3e8 <DMA_CheckFifoParam+0xa8>
 800c3a4:	68bb      	ldr	r3, [r7, #8]
 800c3a6:	2b03      	cmp	r3, #3
 800c3a8:	d837      	bhi.n	800c41a <DMA_CheckFifoParam+0xda>
 800c3aa:	a201      	add	r2, pc, #4	; (adr r2, 800c3b0 <DMA_CheckFifoParam+0x70>)
 800c3ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3b0:	0800c3c1 	.word	0x0800c3c1
 800c3b4:	0800c3c7 	.word	0x0800c3c7
 800c3b8:	0800c3c1 	.word	0x0800c3c1
 800c3bc:	0800c3d9 	.word	0x0800c3d9
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800c3c0:	2301      	movs	r3, #1
 800c3c2:	73fb      	strb	r3, [r7, #15]
      break;
 800c3c4:	e030      	b.n	800c428 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3ca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d025      	beq.n	800c41e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800c3d2:	2301      	movs	r3, #1
 800c3d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c3d6:	e022      	b.n	800c41e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3dc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800c3e0:	d11f      	bne.n	800c422 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800c3e2:	2301      	movs	r3, #1
 800c3e4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800c3e6:	e01c      	b.n	800c422 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800c3e8:	68bb      	ldr	r3, [r7, #8]
 800c3ea:	2b02      	cmp	r3, #2
 800c3ec:	d903      	bls.n	800c3f6 <DMA_CheckFifoParam+0xb6>
 800c3ee:	68bb      	ldr	r3, [r7, #8]
 800c3f0:	2b03      	cmp	r3, #3
 800c3f2:	d003      	beq.n	800c3fc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800c3f4:	e018      	b.n	800c428 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800c3f6:	2301      	movs	r3, #1
 800c3f8:	73fb      	strb	r3, [r7, #15]
      break;
 800c3fa:	e015      	b.n	800c428 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c400:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c404:	2b00      	cmp	r3, #0
 800c406:	d00e      	beq.n	800c426 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800c408:	2301      	movs	r3, #1
 800c40a:	73fb      	strb	r3, [r7, #15]
      break;
 800c40c:	e00b      	b.n	800c426 <DMA_CheckFifoParam+0xe6>
      break;
 800c40e:	bf00      	nop
 800c410:	e00a      	b.n	800c428 <DMA_CheckFifoParam+0xe8>
      break;
 800c412:	bf00      	nop
 800c414:	e008      	b.n	800c428 <DMA_CheckFifoParam+0xe8>
      break;
 800c416:	bf00      	nop
 800c418:	e006      	b.n	800c428 <DMA_CheckFifoParam+0xe8>
      break;
 800c41a:	bf00      	nop
 800c41c:	e004      	b.n	800c428 <DMA_CheckFifoParam+0xe8>
      break;
 800c41e:	bf00      	nop
 800c420:	e002      	b.n	800c428 <DMA_CheckFifoParam+0xe8>
      break;   
 800c422:	bf00      	nop
 800c424:	e000      	b.n	800c428 <DMA_CheckFifoParam+0xe8>
      break;
 800c426:	bf00      	nop
    }
  } 
  
  return status; 
 800c428:	7bfb      	ldrb	r3, [r7, #15]
}
 800c42a:	4618      	mov	r0, r3
 800c42c:	3714      	adds	r7, #20
 800c42e:	46bd      	mov	sp, r7
 800c430:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c434:	4770      	bx	lr
 800c436:	bf00      	nop

0800c438 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800c438:	b480      	push	{r7}
 800c43a:	b089      	sub	sp, #36	; 0x24
 800c43c:	af00      	add	r7, sp, #0
 800c43e:	6078      	str	r0, [r7, #4]
 800c440:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800c442:	2300      	movs	r3, #0
 800c444:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800c446:	2300      	movs	r3, #0
 800c448:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800c44a:	2300      	movs	r3, #0
 800c44c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800c44e:	2300      	movs	r3, #0
 800c450:	61fb      	str	r3, [r7, #28]
 800c452:	e16b      	b.n	800c72c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800c454:	2201      	movs	r2, #1
 800c456:	69fb      	ldr	r3, [r7, #28]
 800c458:	fa02 f303 	lsl.w	r3, r2, r3
 800c45c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800c45e:	683b      	ldr	r3, [r7, #0]
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	697a      	ldr	r2, [r7, #20]
 800c464:	4013      	ands	r3, r2
 800c466:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800c468:	693a      	ldr	r2, [r7, #16]
 800c46a:	697b      	ldr	r3, [r7, #20]
 800c46c:	429a      	cmp	r2, r3
 800c46e:	f040 815a 	bne.w	800c726 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800c472:	683b      	ldr	r3, [r7, #0]
 800c474:	685b      	ldr	r3, [r3, #4]
 800c476:	f003 0303 	and.w	r3, r3, #3
 800c47a:	2b01      	cmp	r3, #1
 800c47c:	d005      	beq.n	800c48a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800c47e:	683b      	ldr	r3, [r7, #0]
 800c480:	685b      	ldr	r3, [r3, #4]
 800c482:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800c486:	2b02      	cmp	r3, #2
 800c488:	d130      	bne.n	800c4ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	689b      	ldr	r3, [r3, #8]
 800c48e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800c490:	69fb      	ldr	r3, [r7, #28]
 800c492:	005b      	lsls	r3, r3, #1
 800c494:	2203      	movs	r2, #3
 800c496:	fa02 f303 	lsl.w	r3, r2, r3
 800c49a:	43db      	mvns	r3, r3
 800c49c:	69ba      	ldr	r2, [r7, #24]
 800c49e:	4013      	ands	r3, r2
 800c4a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800c4a2:	683b      	ldr	r3, [r7, #0]
 800c4a4:	68da      	ldr	r2, [r3, #12]
 800c4a6:	69fb      	ldr	r3, [r7, #28]
 800c4a8:	005b      	lsls	r3, r3, #1
 800c4aa:	fa02 f303 	lsl.w	r3, r2, r3
 800c4ae:	69ba      	ldr	r2, [r7, #24]
 800c4b0:	4313      	orrs	r3, r2
 800c4b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	69ba      	ldr	r2, [r7, #24]
 800c4b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	685b      	ldr	r3, [r3, #4]
 800c4be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800c4c0:	2201      	movs	r2, #1
 800c4c2:	69fb      	ldr	r3, [r7, #28]
 800c4c4:	fa02 f303 	lsl.w	r3, r2, r3
 800c4c8:	43db      	mvns	r3, r3
 800c4ca:	69ba      	ldr	r2, [r7, #24]
 800c4cc:	4013      	ands	r3, r2
 800c4ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800c4d0:	683b      	ldr	r3, [r7, #0]
 800c4d2:	685b      	ldr	r3, [r3, #4]
 800c4d4:	091b      	lsrs	r3, r3, #4
 800c4d6:	f003 0201 	and.w	r2, r3, #1
 800c4da:	69fb      	ldr	r3, [r7, #28]
 800c4dc:	fa02 f303 	lsl.w	r3, r2, r3
 800c4e0:	69ba      	ldr	r2, [r7, #24]
 800c4e2:	4313      	orrs	r3, r2
 800c4e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	69ba      	ldr	r2, [r7, #24]
 800c4ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800c4ec:	683b      	ldr	r3, [r7, #0]
 800c4ee:	685b      	ldr	r3, [r3, #4]
 800c4f0:	f003 0303 	and.w	r3, r3, #3
 800c4f4:	2b03      	cmp	r3, #3
 800c4f6:	d017      	beq.n	800c528 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	68db      	ldr	r3, [r3, #12]
 800c4fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800c4fe:	69fb      	ldr	r3, [r7, #28]
 800c500:	005b      	lsls	r3, r3, #1
 800c502:	2203      	movs	r2, #3
 800c504:	fa02 f303 	lsl.w	r3, r2, r3
 800c508:	43db      	mvns	r3, r3
 800c50a:	69ba      	ldr	r2, [r7, #24]
 800c50c:	4013      	ands	r3, r2
 800c50e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800c510:	683b      	ldr	r3, [r7, #0]
 800c512:	689a      	ldr	r2, [r3, #8]
 800c514:	69fb      	ldr	r3, [r7, #28]
 800c516:	005b      	lsls	r3, r3, #1
 800c518:	fa02 f303 	lsl.w	r3, r2, r3
 800c51c:	69ba      	ldr	r2, [r7, #24]
 800c51e:	4313      	orrs	r3, r2
 800c520:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	69ba      	ldr	r2, [r7, #24]
 800c526:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800c528:	683b      	ldr	r3, [r7, #0]
 800c52a:	685b      	ldr	r3, [r3, #4]
 800c52c:	f003 0303 	and.w	r3, r3, #3
 800c530:	2b02      	cmp	r3, #2
 800c532:	d123      	bne.n	800c57c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800c534:	69fb      	ldr	r3, [r7, #28]
 800c536:	08da      	lsrs	r2, r3, #3
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	3208      	adds	r2, #8
 800c53c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c540:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800c542:	69fb      	ldr	r3, [r7, #28]
 800c544:	f003 0307 	and.w	r3, r3, #7
 800c548:	009b      	lsls	r3, r3, #2
 800c54a:	220f      	movs	r2, #15
 800c54c:	fa02 f303 	lsl.w	r3, r2, r3
 800c550:	43db      	mvns	r3, r3
 800c552:	69ba      	ldr	r2, [r7, #24]
 800c554:	4013      	ands	r3, r2
 800c556:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800c558:	683b      	ldr	r3, [r7, #0]
 800c55a:	691a      	ldr	r2, [r3, #16]
 800c55c:	69fb      	ldr	r3, [r7, #28]
 800c55e:	f003 0307 	and.w	r3, r3, #7
 800c562:	009b      	lsls	r3, r3, #2
 800c564:	fa02 f303 	lsl.w	r3, r2, r3
 800c568:	69ba      	ldr	r2, [r7, #24]
 800c56a:	4313      	orrs	r3, r2
 800c56c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800c56e:	69fb      	ldr	r3, [r7, #28]
 800c570:	08da      	lsrs	r2, r3, #3
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	3208      	adds	r2, #8
 800c576:	69b9      	ldr	r1, [r7, #24]
 800c578:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800c582:	69fb      	ldr	r3, [r7, #28]
 800c584:	005b      	lsls	r3, r3, #1
 800c586:	2203      	movs	r2, #3
 800c588:	fa02 f303 	lsl.w	r3, r2, r3
 800c58c:	43db      	mvns	r3, r3
 800c58e:	69ba      	ldr	r2, [r7, #24]
 800c590:	4013      	ands	r3, r2
 800c592:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800c594:	683b      	ldr	r3, [r7, #0]
 800c596:	685b      	ldr	r3, [r3, #4]
 800c598:	f003 0203 	and.w	r2, r3, #3
 800c59c:	69fb      	ldr	r3, [r7, #28]
 800c59e:	005b      	lsls	r3, r3, #1
 800c5a0:	fa02 f303 	lsl.w	r3, r2, r3
 800c5a4:	69ba      	ldr	r2, [r7, #24]
 800c5a6:	4313      	orrs	r3, r2
 800c5a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	69ba      	ldr	r2, [r7, #24]
 800c5ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800c5b0:	683b      	ldr	r3, [r7, #0]
 800c5b2:	685b      	ldr	r3, [r3, #4]
 800c5b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	f000 80b4 	beq.w	800c726 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c5be:	2300      	movs	r3, #0
 800c5c0:	60fb      	str	r3, [r7, #12]
 800c5c2:	4b60      	ldr	r3, [pc, #384]	; (800c744 <HAL_GPIO_Init+0x30c>)
 800c5c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c5c6:	4a5f      	ldr	r2, [pc, #380]	; (800c744 <HAL_GPIO_Init+0x30c>)
 800c5c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c5cc:	6453      	str	r3, [r2, #68]	; 0x44
 800c5ce:	4b5d      	ldr	r3, [pc, #372]	; (800c744 <HAL_GPIO_Init+0x30c>)
 800c5d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c5d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c5d6:	60fb      	str	r3, [r7, #12]
 800c5d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800c5da:	4a5b      	ldr	r2, [pc, #364]	; (800c748 <HAL_GPIO_Init+0x310>)
 800c5dc:	69fb      	ldr	r3, [r7, #28]
 800c5de:	089b      	lsrs	r3, r3, #2
 800c5e0:	3302      	adds	r3, #2
 800c5e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c5e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800c5e8:	69fb      	ldr	r3, [r7, #28]
 800c5ea:	f003 0303 	and.w	r3, r3, #3
 800c5ee:	009b      	lsls	r3, r3, #2
 800c5f0:	220f      	movs	r2, #15
 800c5f2:	fa02 f303 	lsl.w	r3, r2, r3
 800c5f6:	43db      	mvns	r3, r3
 800c5f8:	69ba      	ldr	r2, [r7, #24]
 800c5fa:	4013      	ands	r3, r2
 800c5fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	4a52      	ldr	r2, [pc, #328]	; (800c74c <HAL_GPIO_Init+0x314>)
 800c602:	4293      	cmp	r3, r2
 800c604:	d02b      	beq.n	800c65e <HAL_GPIO_Init+0x226>
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	4a51      	ldr	r2, [pc, #324]	; (800c750 <HAL_GPIO_Init+0x318>)
 800c60a:	4293      	cmp	r3, r2
 800c60c:	d025      	beq.n	800c65a <HAL_GPIO_Init+0x222>
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	4a50      	ldr	r2, [pc, #320]	; (800c754 <HAL_GPIO_Init+0x31c>)
 800c612:	4293      	cmp	r3, r2
 800c614:	d01f      	beq.n	800c656 <HAL_GPIO_Init+0x21e>
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	4a4f      	ldr	r2, [pc, #316]	; (800c758 <HAL_GPIO_Init+0x320>)
 800c61a:	4293      	cmp	r3, r2
 800c61c:	d019      	beq.n	800c652 <HAL_GPIO_Init+0x21a>
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	4a4e      	ldr	r2, [pc, #312]	; (800c75c <HAL_GPIO_Init+0x324>)
 800c622:	4293      	cmp	r3, r2
 800c624:	d013      	beq.n	800c64e <HAL_GPIO_Init+0x216>
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	4a4d      	ldr	r2, [pc, #308]	; (800c760 <HAL_GPIO_Init+0x328>)
 800c62a:	4293      	cmp	r3, r2
 800c62c:	d00d      	beq.n	800c64a <HAL_GPIO_Init+0x212>
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	4a4c      	ldr	r2, [pc, #304]	; (800c764 <HAL_GPIO_Init+0x32c>)
 800c632:	4293      	cmp	r3, r2
 800c634:	d007      	beq.n	800c646 <HAL_GPIO_Init+0x20e>
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	4a4b      	ldr	r2, [pc, #300]	; (800c768 <HAL_GPIO_Init+0x330>)
 800c63a:	4293      	cmp	r3, r2
 800c63c:	d101      	bne.n	800c642 <HAL_GPIO_Init+0x20a>
 800c63e:	2307      	movs	r3, #7
 800c640:	e00e      	b.n	800c660 <HAL_GPIO_Init+0x228>
 800c642:	2308      	movs	r3, #8
 800c644:	e00c      	b.n	800c660 <HAL_GPIO_Init+0x228>
 800c646:	2306      	movs	r3, #6
 800c648:	e00a      	b.n	800c660 <HAL_GPIO_Init+0x228>
 800c64a:	2305      	movs	r3, #5
 800c64c:	e008      	b.n	800c660 <HAL_GPIO_Init+0x228>
 800c64e:	2304      	movs	r3, #4
 800c650:	e006      	b.n	800c660 <HAL_GPIO_Init+0x228>
 800c652:	2303      	movs	r3, #3
 800c654:	e004      	b.n	800c660 <HAL_GPIO_Init+0x228>
 800c656:	2302      	movs	r3, #2
 800c658:	e002      	b.n	800c660 <HAL_GPIO_Init+0x228>
 800c65a:	2301      	movs	r3, #1
 800c65c:	e000      	b.n	800c660 <HAL_GPIO_Init+0x228>
 800c65e:	2300      	movs	r3, #0
 800c660:	69fa      	ldr	r2, [r7, #28]
 800c662:	f002 0203 	and.w	r2, r2, #3
 800c666:	0092      	lsls	r2, r2, #2
 800c668:	4093      	lsls	r3, r2
 800c66a:	69ba      	ldr	r2, [r7, #24]
 800c66c:	4313      	orrs	r3, r2
 800c66e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800c670:	4935      	ldr	r1, [pc, #212]	; (800c748 <HAL_GPIO_Init+0x310>)
 800c672:	69fb      	ldr	r3, [r7, #28]
 800c674:	089b      	lsrs	r3, r3, #2
 800c676:	3302      	adds	r3, #2
 800c678:	69ba      	ldr	r2, [r7, #24]
 800c67a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800c67e:	4b3b      	ldr	r3, [pc, #236]	; (800c76c <HAL_GPIO_Init+0x334>)
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c684:	693b      	ldr	r3, [r7, #16]
 800c686:	43db      	mvns	r3, r3
 800c688:	69ba      	ldr	r2, [r7, #24]
 800c68a:	4013      	ands	r3, r2
 800c68c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800c68e:	683b      	ldr	r3, [r7, #0]
 800c690:	685b      	ldr	r3, [r3, #4]
 800c692:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c696:	2b00      	cmp	r3, #0
 800c698:	d003      	beq.n	800c6a2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800c69a:	69ba      	ldr	r2, [r7, #24]
 800c69c:	693b      	ldr	r3, [r7, #16]
 800c69e:	4313      	orrs	r3, r2
 800c6a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800c6a2:	4a32      	ldr	r2, [pc, #200]	; (800c76c <HAL_GPIO_Init+0x334>)
 800c6a4:	69bb      	ldr	r3, [r7, #24]
 800c6a6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800c6a8:	4b30      	ldr	r3, [pc, #192]	; (800c76c <HAL_GPIO_Init+0x334>)
 800c6aa:	685b      	ldr	r3, [r3, #4]
 800c6ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c6ae:	693b      	ldr	r3, [r7, #16]
 800c6b0:	43db      	mvns	r3, r3
 800c6b2:	69ba      	ldr	r2, [r7, #24]
 800c6b4:	4013      	ands	r3, r2
 800c6b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800c6b8:	683b      	ldr	r3, [r7, #0]
 800c6ba:	685b      	ldr	r3, [r3, #4]
 800c6bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d003      	beq.n	800c6cc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800c6c4:	69ba      	ldr	r2, [r7, #24]
 800c6c6:	693b      	ldr	r3, [r7, #16]
 800c6c8:	4313      	orrs	r3, r2
 800c6ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800c6cc:	4a27      	ldr	r2, [pc, #156]	; (800c76c <HAL_GPIO_Init+0x334>)
 800c6ce:	69bb      	ldr	r3, [r7, #24]
 800c6d0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800c6d2:	4b26      	ldr	r3, [pc, #152]	; (800c76c <HAL_GPIO_Init+0x334>)
 800c6d4:	689b      	ldr	r3, [r3, #8]
 800c6d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c6d8:	693b      	ldr	r3, [r7, #16]
 800c6da:	43db      	mvns	r3, r3
 800c6dc:	69ba      	ldr	r2, [r7, #24]
 800c6de:	4013      	ands	r3, r2
 800c6e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800c6e2:	683b      	ldr	r3, [r7, #0]
 800c6e4:	685b      	ldr	r3, [r3, #4]
 800c6e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d003      	beq.n	800c6f6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800c6ee:	69ba      	ldr	r2, [r7, #24]
 800c6f0:	693b      	ldr	r3, [r7, #16]
 800c6f2:	4313      	orrs	r3, r2
 800c6f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800c6f6:	4a1d      	ldr	r2, [pc, #116]	; (800c76c <HAL_GPIO_Init+0x334>)
 800c6f8:	69bb      	ldr	r3, [r7, #24]
 800c6fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800c6fc:	4b1b      	ldr	r3, [pc, #108]	; (800c76c <HAL_GPIO_Init+0x334>)
 800c6fe:	68db      	ldr	r3, [r3, #12]
 800c700:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c702:	693b      	ldr	r3, [r7, #16]
 800c704:	43db      	mvns	r3, r3
 800c706:	69ba      	ldr	r2, [r7, #24]
 800c708:	4013      	ands	r3, r2
 800c70a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800c70c:	683b      	ldr	r3, [r7, #0]
 800c70e:	685b      	ldr	r3, [r3, #4]
 800c710:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c714:	2b00      	cmp	r3, #0
 800c716:	d003      	beq.n	800c720 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800c718:	69ba      	ldr	r2, [r7, #24]
 800c71a:	693b      	ldr	r3, [r7, #16]
 800c71c:	4313      	orrs	r3, r2
 800c71e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800c720:	4a12      	ldr	r2, [pc, #72]	; (800c76c <HAL_GPIO_Init+0x334>)
 800c722:	69bb      	ldr	r3, [r7, #24]
 800c724:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800c726:	69fb      	ldr	r3, [r7, #28]
 800c728:	3301      	adds	r3, #1
 800c72a:	61fb      	str	r3, [r7, #28]
 800c72c:	69fb      	ldr	r3, [r7, #28]
 800c72e:	2b0f      	cmp	r3, #15
 800c730:	f67f ae90 	bls.w	800c454 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800c734:	bf00      	nop
 800c736:	bf00      	nop
 800c738:	3724      	adds	r7, #36	; 0x24
 800c73a:	46bd      	mov	sp, r7
 800c73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c740:	4770      	bx	lr
 800c742:	bf00      	nop
 800c744:	40023800 	.word	0x40023800
 800c748:	40013800 	.word	0x40013800
 800c74c:	40020000 	.word	0x40020000
 800c750:	40020400 	.word	0x40020400
 800c754:	40020800 	.word	0x40020800
 800c758:	40020c00 	.word	0x40020c00
 800c75c:	40021000 	.word	0x40021000
 800c760:	40021400 	.word	0x40021400
 800c764:	40021800 	.word	0x40021800
 800c768:	40021c00 	.word	0x40021c00
 800c76c:	40013c00 	.word	0x40013c00

0800c770 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800c770:	b480      	push	{r7}
 800c772:	b085      	sub	sp, #20
 800c774:	af00      	add	r7, sp, #0
 800c776:	6078      	str	r0, [r7, #4]
 800c778:	460b      	mov	r3, r1
 800c77a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	691a      	ldr	r2, [r3, #16]
 800c780:	887b      	ldrh	r3, [r7, #2]
 800c782:	4013      	ands	r3, r2
 800c784:	2b00      	cmp	r3, #0
 800c786:	d002      	beq.n	800c78e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800c788:	2301      	movs	r3, #1
 800c78a:	73fb      	strb	r3, [r7, #15]
 800c78c:	e001      	b.n	800c792 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800c78e:	2300      	movs	r3, #0
 800c790:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800c792:	7bfb      	ldrb	r3, [r7, #15]
}
 800c794:	4618      	mov	r0, r3
 800c796:	3714      	adds	r7, #20
 800c798:	46bd      	mov	sp, r7
 800c79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c79e:	4770      	bx	lr

0800c7a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800c7a0:	b480      	push	{r7}
 800c7a2:	b083      	sub	sp, #12
 800c7a4:	af00      	add	r7, sp, #0
 800c7a6:	6078      	str	r0, [r7, #4]
 800c7a8:	460b      	mov	r3, r1
 800c7aa:	807b      	strh	r3, [r7, #2]
 800c7ac:	4613      	mov	r3, r2
 800c7ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800c7b0:	787b      	ldrb	r3, [r7, #1]
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d003      	beq.n	800c7be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800c7b6:	887a      	ldrh	r2, [r7, #2]
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800c7bc:	e003      	b.n	800c7c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800c7be:	887b      	ldrh	r3, [r7, #2]
 800c7c0:	041a      	lsls	r2, r3, #16
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	619a      	str	r2, [r3, #24]
}
 800c7c6:	bf00      	nop
 800c7c8:	370c      	adds	r7, #12
 800c7ca:	46bd      	mov	sp, r7
 800c7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7d0:	4770      	bx	lr
	...

0800c7d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800c7d4:	b580      	push	{r7, lr}
 800c7d6:	b082      	sub	sp, #8
 800c7d8:	af00      	add	r7, sp, #0
 800c7da:	4603      	mov	r3, r0
 800c7dc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800c7de:	4b08      	ldr	r3, [pc, #32]	; (800c800 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800c7e0:	695a      	ldr	r2, [r3, #20]
 800c7e2:	88fb      	ldrh	r3, [r7, #6]
 800c7e4:	4013      	ands	r3, r2
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d006      	beq.n	800c7f8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800c7ea:	4a05      	ldr	r2, [pc, #20]	; (800c800 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800c7ec:	88fb      	ldrh	r3, [r7, #6]
 800c7ee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800c7f0:	88fb      	ldrh	r3, [r7, #6]
 800c7f2:	4618      	mov	r0, r3
 800c7f4:	f7fc ffb6 	bl	8009764 <HAL_GPIO_EXTI_Callback>
  }
}
 800c7f8:	bf00      	nop
 800c7fa:	3708      	adds	r7, #8
 800c7fc:	46bd      	mov	sp, r7
 800c7fe:	bd80      	pop	{r7, pc}
 800c800:	40013c00 	.word	0x40013c00

0800c804 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800c804:	b580      	push	{r7, lr}
 800c806:	b084      	sub	sp, #16
 800c808:	af00      	add	r7, sp, #0
 800c80a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d101      	bne.n	800c816 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800c812:	2301      	movs	r3, #1
 800c814:	e12b      	b.n	800ca6e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c81c:	b2db      	uxtb	r3, r3
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d106      	bne.n	800c830 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	2200      	movs	r2, #0
 800c826:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800c82a:	6878      	ldr	r0, [r7, #4]
 800c82c:	f7fc ffd4 	bl	80097d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	2224      	movs	r2, #36	; 0x24
 800c834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	681a      	ldr	r2, [r3, #0]
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	f022 0201 	bic.w	r2, r2, #1
 800c846:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	681a      	ldr	r2, [r3, #0]
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c856:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	681a      	ldr	r2, [r3, #0]
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800c866:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800c868:	f001 fbac 	bl	800dfc4 <HAL_RCC_GetPCLK1Freq>
 800c86c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	685b      	ldr	r3, [r3, #4]
 800c872:	4a81      	ldr	r2, [pc, #516]	; (800ca78 <HAL_I2C_Init+0x274>)
 800c874:	4293      	cmp	r3, r2
 800c876:	d807      	bhi.n	800c888 <HAL_I2C_Init+0x84>
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	4a80      	ldr	r2, [pc, #512]	; (800ca7c <HAL_I2C_Init+0x278>)
 800c87c:	4293      	cmp	r3, r2
 800c87e:	bf94      	ite	ls
 800c880:	2301      	movls	r3, #1
 800c882:	2300      	movhi	r3, #0
 800c884:	b2db      	uxtb	r3, r3
 800c886:	e006      	b.n	800c896 <HAL_I2C_Init+0x92>
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	4a7d      	ldr	r2, [pc, #500]	; (800ca80 <HAL_I2C_Init+0x27c>)
 800c88c:	4293      	cmp	r3, r2
 800c88e:	bf94      	ite	ls
 800c890:	2301      	movls	r3, #1
 800c892:	2300      	movhi	r3, #0
 800c894:	b2db      	uxtb	r3, r3
 800c896:	2b00      	cmp	r3, #0
 800c898:	d001      	beq.n	800c89e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800c89a:	2301      	movs	r3, #1
 800c89c:	e0e7      	b.n	800ca6e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	4a78      	ldr	r2, [pc, #480]	; (800ca84 <HAL_I2C_Init+0x280>)
 800c8a2:	fba2 2303 	umull	r2, r3, r2, r3
 800c8a6:	0c9b      	lsrs	r3, r3, #18
 800c8a8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	685b      	ldr	r3, [r3, #4]
 800c8b0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	68ba      	ldr	r2, [r7, #8]
 800c8ba:	430a      	orrs	r2, r1
 800c8bc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	6a1b      	ldr	r3, [r3, #32]
 800c8c4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	685b      	ldr	r3, [r3, #4]
 800c8cc:	4a6a      	ldr	r2, [pc, #424]	; (800ca78 <HAL_I2C_Init+0x274>)
 800c8ce:	4293      	cmp	r3, r2
 800c8d0:	d802      	bhi.n	800c8d8 <HAL_I2C_Init+0xd4>
 800c8d2:	68bb      	ldr	r3, [r7, #8]
 800c8d4:	3301      	adds	r3, #1
 800c8d6:	e009      	b.n	800c8ec <HAL_I2C_Init+0xe8>
 800c8d8:	68bb      	ldr	r3, [r7, #8]
 800c8da:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800c8de:	fb02 f303 	mul.w	r3, r2, r3
 800c8e2:	4a69      	ldr	r2, [pc, #420]	; (800ca88 <HAL_I2C_Init+0x284>)
 800c8e4:	fba2 2303 	umull	r2, r3, r2, r3
 800c8e8:	099b      	lsrs	r3, r3, #6
 800c8ea:	3301      	adds	r3, #1
 800c8ec:	687a      	ldr	r2, [r7, #4]
 800c8ee:	6812      	ldr	r2, [r2, #0]
 800c8f0:	430b      	orrs	r3, r1
 800c8f2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	69db      	ldr	r3, [r3, #28]
 800c8fa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800c8fe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	685b      	ldr	r3, [r3, #4]
 800c906:	495c      	ldr	r1, [pc, #368]	; (800ca78 <HAL_I2C_Init+0x274>)
 800c908:	428b      	cmp	r3, r1
 800c90a:	d819      	bhi.n	800c940 <HAL_I2C_Init+0x13c>
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	1e59      	subs	r1, r3, #1
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	685b      	ldr	r3, [r3, #4]
 800c914:	005b      	lsls	r3, r3, #1
 800c916:	fbb1 f3f3 	udiv	r3, r1, r3
 800c91a:	1c59      	adds	r1, r3, #1
 800c91c:	f640 73fc 	movw	r3, #4092	; 0xffc
 800c920:	400b      	ands	r3, r1
 800c922:	2b00      	cmp	r3, #0
 800c924:	d00a      	beq.n	800c93c <HAL_I2C_Init+0x138>
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	1e59      	subs	r1, r3, #1
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	685b      	ldr	r3, [r3, #4]
 800c92e:	005b      	lsls	r3, r3, #1
 800c930:	fbb1 f3f3 	udiv	r3, r1, r3
 800c934:	3301      	adds	r3, #1
 800c936:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c93a:	e051      	b.n	800c9e0 <HAL_I2C_Init+0x1dc>
 800c93c:	2304      	movs	r3, #4
 800c93e:	e04f      	b.n	800c9e0 <HAL_I2C_Init+0x1dc>
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	689b      	ldr	r3, [r3, #8]
 800c944:	2b00      	cmp	r3, #0
 800c946:	d111      	bne.n	800c96c <HAL_I2C_Init+0x168>
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	1e58      	subs	r0, r3, #1
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	6859      	ldr	r1, [r3, #4]
 800c950:	460b      	mov	r3, r1
 800c952:	005b      	lsls	r3, r3, #1
 800c954:	440b      	add	r3, r1
 800c956:	fbb0 f3f3 	udiv	r3, r0, r3
 800c95a:	3301      	adds	r3, #1
 800c95c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c960:	2b00      	cmp	r3, #0
 800c962:	bf0c      	ite	eq
 800c964:	2301      	moveq	r3, #1
 800c966:	2300      	movne	r3, #0
 800c968:	b2db      	uxtb	r3, r3
 800c96a:	e012      	b.n	800c992 <HAL_I2C_Init+0x18e>
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	1e58      	subs	r0, r3, #1
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	6859      	ldr	r1, [r3, #4]
 800c974:	460b      	mov	r3, r1
 800c976:	009b      	lsls	r3, r3, #2
 800c978:	440b      	add	r3, r1
 800c97a:	0099      	lsls	r1, r3, #2
 800c97c:	440b      	add	r3, r1
 800c97e:	fbb0 f3f3 	udiv	r3, r0, r3
 800c982:	3301      	adds	r3, #1
 800c984:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c988:	2b00      	cmp	r3, #0
 800c98a:	bf0c      	ite	eq
 800c98c:	2301      	moveq	r3, #1
 800c98e:	2300      	movne	r3, #0
 800c990:	b2db      	uxtb	r3, r3
 800c992:	2b00      	cmp	r3, #0
 800c994:	d001      	beq.n	800c99a <HAL_I2C_Init+0x196>
 800c996:	2301      	movs	r3, #1
 800c998:	e022      	b.n	800c9e0 <HAL_I2C_Init+0x1dc>
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	689b      	ldr	r3, [r3, #8]
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d10e      	bne.n	800c9c0 <HAL_I2C_Init+0x1bc>
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	1e58      	subs	r0, r3, #1
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	6859      	ldr	r1, [r3, #4]
 800c9aa:	460b      	mov	r3, r1
 800c9ac:	005b      	lsls	r3, r3, #1
 800c9ae:	440b      	add	r3, r1
 800c9b0:	fbb0 f3f3 	udiv	r3, r0, r3
 800c9b4:	3301      	adds	r3, #1
 800c9b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c9ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c9be:	e00f      	b.n	800c9e0 <HAL_I2C_Init+0x1dc>
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	1e58      	subs	r0, r3, #1
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	6859      	ldr	r1, [r3, #4]
 800c9c8:	460b      	mov	r3, r1
 800c9ca:	009b      	lsls	r3, r3, #2
 800c9cc:	440b      	add	r3, r1
 800c9ce:	0099      	lsls	r1, r3, #2
 800c9d0:	440b      	add	r3, r1
 800c9d2:	fbb0 f3f3 	udiv	r3, r0, r3
 800c9d6:	3301      	adds	r3, #1
 800c9d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c9dc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c9e0:	6879      	ldr	r1, [r7, #4]
 800c9e2:	6809      	ldr	r1, [r1, #0]
 800c9e4:	4313      	orrs	r3, r2
 800c9e6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	69da      	ldr	r2, [r3, #28]
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	6a1b      	ldr	r3, [r3, #32]
 800c9fa:	431a      	orrs	r2, r3
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	430a      	orrs	r2, r1
 800ca02:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	689b      	ldr	r3, [r3, #8]
 800ca0a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800ca0e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800ca12:	687a      	ldr	r2, [r7, #4]
 800ca14:	6911      	ldr	r1, [r2, #16]
 800ca16:	687a      	ldr	r2, [r7, #4]
 800ca18:	68d2      	ldr	r2, [r2, #12]
 800ca1a:	4311      	orrs	r1, r2
 800ca1c:	687a      	ldr	r2, [r7, #4]
 800ca1e:	6812      	ldr	r2, [r2, #0]
 800ca20:	430b      	orrs	r3, r1
 800ca22:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	68db      	ldr	r3, [r3, #12]
 800ca2a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	695a      	ldr	r2, [r3, #20]
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	699b      	ldr	r3, [r3, #24]
 800ca36:	431a      	orrs	r2, r3
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	430a      	orrs	r2, r1
 800ca3e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	681a      	ldr	r2, [r3, #0]
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	f042 0201 	orr.w	r2, r2, #1
 800ca4e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	2200      	movs	r2, #0
 800ca54:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	2220      	movs	r2, #32
 800ca5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	2200      	movs	r2, #0
 800ca62:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	2200      	movs	r2, #0
 800ca68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800ca6c:	2300      	movs	r3, #0
}
 800ca6e:	4618      	mov	r0, r3
 800ca70:	3710      	adds	r7, #16
 800ca72:	46bd      	mov	sp, r7
 800ca74:	bd80      	pop	{r7, pc}
 800ca76:	bf00      	nop
 800ca78:	000186a0 	.word	0x000186a0
 800ca7c:	001e847f 	.word	0x001e847f
 800ca80:	003d08ff 	.word	0x003d08ff
 800ca84:	431bde83 	.word	0x431bde83
 800ca88:	10624dd3 	.word	0x10624dd3

0800ca8c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ca8c:	b580      	push	{r7, lr}
 800ca8e:	b088      	sub	sp, #32
 800ca90:	af02      	add	r7, sp, #8
 800ca92:	60f8      	str	r0, [r7, #12]
 800ca94:	4608      	mov	r0, r1
 800ca96:	4611      	mov	r1, r2
 800ca98:	461a      	mov	r2, r3
 800ca9a:	4603      	mov	r3, r0
 800ca9c:	817b      	strh	r3, [r7, #10]
 800ca9e:	460b      	mov	r3, r1
 800caa0:	813b      	strh	r3, [r7, #8]
 800caa2:	4613      	mov	r3, r2
 800caa4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800caa6:	f7fe f921 	bl	800acec <HAL_GetTick>
 800caaa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cab2:	b2db      	uxtb	r3, r3
 800cab4:	2b20      	cmp	r3, #32
 800cab6:	f040 80d9 	bne.w	800cc6c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800caba:	697b      	ldr	r3, [r7, #20]
 800cabc:	9300      	str	r3, [sp, #0]
 800cabe:	2319      	movs	r3, #25
 800cac0:	2201      	movs	r2, #1
 800cac2:	496d      	ldr	r1, [pc, #436]	; (800cc78 <HAL_I2C_Mem_Write+0x1ec>)
 800cac4:	68f8      	ldr	r0, [r7, #12]
 800cac6:	f000 fc7f 	bl	800d3c8 <I2C_WaitOnFlagUntilTimeout>
 800caca:	4603      	mov	r3, r0
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d001      	beq.n	800cad4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800cad0:	2302      	movs	r3, #2
 800cad2:	e0cc      	b.n	800cc6e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cada:	2b01      	cmp	r3, #1
 800cadc:	d101      	bne.n	800cae2 <HAL_I2C_Mem_Write+0x56>
 800cade:	2302      	movs	r3, #2
 800cae0:	e0c5      	b.n	800cc6e <HAL_I2C_Mem_Write+0x1e2>
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	2201      	movs	r2, #1
 800cae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	681b      	ldr	r3, [r3, #0]
 800caf0:	f003 0301 	and.w	r3, r3, #1
 800caf4:	2b01      	cmp	r3, #1
 800caf6:	d007      	beq.n	800cb08 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	681a      	ldr	r2, [r3, #0]
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	f042 0201 	orr.w	r2, r2, #1
 800cb06:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	681a      	ldr	r2, [r3, #0]
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800cb16:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	2221      	movs	r2, #33	; 0x21
 800cb1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	2240      	movs	r2, #64	; 0x40
 800cb24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	2200      	movs	r2, #0
 800cb2c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	6a3a      	ldr	r2, [r7, #32]
 800cb32:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800cb38:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cb3e:	b29a      	uxth	r2, r3
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	4a4d      	ldr	r2, [pc, #308]	; (800cc7c <HAL_I2C_Mem_Write+0x1f0>)
 800cb48:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800cb4a:	88f8      	ldrh	r0, [r7, #6]
 800cb4c:	893a      	ldrh	r2, [r7, #8]
 800cb4e:	8979      	ldrh	r1, [r7, #10]
 800cb50:	697b      	ldr	r3, [r7, #20]
 800cb52:	9301      	str	r3, [sp, #4]
 800cb54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb56:	9300      	str	r3, [sp, #0]
 800cb58:	4603      	mov	r3, r0
 800cb5a:	68f8      	ldr	r0, [r7, #12]
 800cb5c:	f000 fab6 	bl	800d0cc <I2C_RequestMemoryWrite>
 800cb60:	4603      	mov	r3, r0
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d052      	beq.n	800cc0c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800cb66:	2301      	movs	r3, #1
 800cb68:	e081      	b.n	800cc6e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800cb6a:	697a      	ldr	r2, [r7, #20]
 800cb6c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800cb6e:	68f8      	ldr	r0, [r7, #12]
 800cb70:	f000 fd00 	bl	800d574 <I2C_WaitOnTXEFlagUntilTimeout>
 800cb74:	4603      	mov	r3, r0
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d00d      	beq.n	800cb96 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb7e:	2b04      	cmp	r3, #4
 800cb80:	d107      	bne.n	800cb92 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	681a      	ldr	r2, [r3, #0]
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cb90:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800cb92:	2301      	movs	r3, #1
 800cb94:	e06b      	b.n	800cc6e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb9a:	781a      	ldrb	r2, [r3, #0]
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cba6:	1c5a      	adds	r2, r3, #1
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cbb0:	3b01      	subs	r3, #1
 800cbb2:	b29a      	uxth	r2, r3
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cbbc:	b29b      	uxth	r3, r3
 800cbbe:	3b01      	subs	r3, #1
 800cbc0:	b29a      	uxth	r2, r3
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	681b      	ldr	r3, [r3, #0]
 800cbca:	695b      	ldr	r3, [r3, #20]
 800cbcc:	f003 0304 	and.w	r3, r3, #4
 800cbd0:	2b04      	cmp	r3, #4
 800cbd2:	d11b      	bne.n	800cc0c <HAL_I2C_Mem_Write+0x180>
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d017      	beq.n	800cc0c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbe0:	781a      	ldrb	r2, [r3, #0]
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbec:	1c5a      	adds	r2, r3, #1
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cbf6:	3b01      	subs	r3, #1
 800cbf8:	b29a      	uxth	r2, r3
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cc02:	b29b      	uxth	r3, r3
 800cc04:	3b01      	subs	r3, #1
 800cc06:	b29a      	uxth	r2, r3
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d1aa      	bne.n	800cb6a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800cc14:	697a      	ldr	r2, [r7, #20]
 800cc16:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800cc18:	68f8      	ldr	r0, [r7, #12]
 800cc1a:	f000 fcec 	bl	800d5f6 <I2C_WaitOnBTFFlagUntilTimeout>
 800cc1e:	4603      	mov	r3, r0
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d00d      	beq.n	800cc40 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc28:	2b04      	cmp	r3, #4
 800cc2a:	d107      	bne.n	800cc3c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	681a      	ldr	r2, [r3, #0]
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	681b      	ldr	r3, [r3, #0]
 800cc36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cc3a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800cc3c:	2301      	movs	r3, #1
 800cc3e:	e016      	b.n	800cc6e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	681a      	ldr	r2, [r3, #0]
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cc4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	2220      	movs	r2, #32
 800cc54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	2200      	movs	r2, #0
 800cc5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cc60:	68fb      	ldr	r3, [r7, #12]
 800cc62:	2200      	movs	r2, #0
 800cc64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800cc68:	2300      	movs	r3, #0
 800cc6a:	e000      	b.n	800cc6e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800cc6c:	2302      	movs	r3, #2
  }
}
 800cc6e:	4618      	mov	r0, r3
 800cc70:	3718      	adds	r7, #24
 800cc72:	46bd      	mov	sp, r7
 800cc74:	bd80      	pop	{r7, pc}
 800cc76:	bf00      	nop
 800cc78:	00100002 	.word	0x00100002
 800cc7c:	ffff0000 	.word	0xffff0000

0800cc80 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cc80:	b580      	push	{r7, lr}
 800cc82:	b08c      	sub	sp, #48	; 0x30
 800cc84:	af02      	add	r7, sp, #8
 800cc86:	60f8      	str	r0, [r7, #12]
 800cc88:	4608      	mov	r0, r1
 800cc8a:	4611      	mov	r1, r2
 800cc8c:	461a      	mov	r2, r3
 800cc8e:	4603      	mov	r3, r0
 800cc90:	817b      	strh	r3, [r7, #10]
 800cc92:	460b      	mov	r3, r1
 800cc94:	813b      	strh	r3, [r7, #8]
 800cc96:	4613      	mov	r3, r2
 800cc98:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800cc9a:	f7fe f827 	bl	800acec <HAL_GetTick>
 800cc9e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cca6:	b2db      	uxtb	r3, r3
 800cca8:	2b20      	cmp	r3, #32
 800ccaa:	f040 8208 	bne.w	800d0be <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800ccae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ccb0:	9300      	str	r3, [sp, #0]
 800ccb2:	2319      	movs	r3, #25
 800ccb4:	2201      	movs	r2, #1
 800ccb6:	497b      	ldr	r1, [pc, #492]	; (800cea4 <HAL_I2C_Mem_Read+0x224>)
 800ccb8:	68f8      	ldr	r0, [r7, #12]
 800ccba:	f000 fb85 	bl	800d3c8 <I2C_WaitOnFlagUntilTimeout>
 800ccbe:	4603      	mov	r3, r0
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d001      	beq.n	800ccc8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800ccc4:	2302      	movs	r3, #2
 800ccc6:	e1fb      	b.n	800d0c0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ccce:	2b01      	cmp	r3, #1
 800ccd0:	d101      	bne.n	800ccd6 <HAL_I2C_Mem_Read+0x56>
 800ccd2:	2302      	movs	r3, #2
 800ccd4:	e1f4      	b.n	800d0c0 <HAL_I2C_Mem_Read+0x440>
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	2201      	movs	r2, #1
 800ccda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	f003 0301 	and.w	r3, r3, #1
 800cce8:	2b01      	cmp	r3, #1
 800ccea:	d007      	beq.n	800ccfc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	681a      	ldr	r2, [r3, #0]
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	f042 0201 	orr.w	r2, r2, #1
 800ccfa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	681b      	ldr	r3, [r3, #0]
 800cd00:	681a      	ldr	r2, [r3, #0]
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800cd0a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	2222      	movs	r2, #34	; 0x22
 800cd10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	2240      	movs	r2, #64	; 0x40
 800cd18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	2200      	movs	r2, #0
 800cd20:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800cd22:	68fb      	ldr	r3, [r7, #12]
 800cd24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cd26:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800cd2c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cd32:	b29a      	uxth	r2, r3
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	4a5b      	ldr	r2, [pc, #364]	; (800cea8 <HAL_I2C_Mem_Read+0x228>)
 800cd3c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800cd3e:	88f8      	ldrh	r0, [r7, #6]
 800cd40:	893a      	ldrh	r2, [r7, #8]
 800cd42:	8979      	ldrh	r1, [r7, #10]
 800cd44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd46:	9301      	str	r3, [sp, #4]
 800cd48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd4a:	9300      	str	r3, [sp, #0]
 800cd4c:	4603      	mov	r3, r0
 800cd4e:	68f8      	ldr	r0, [r7, #12]
 800cd50:	f000 fa52 	bl	800d1f8 <I2C_RequestMemoryRead>
 800cd54:	4603      	mov	r3, r0
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d001      	beq.n	800cd5e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800cd5a:	2301      	movs	r3, #1
 800cd5c:	e1b0      	b.n	800d0c0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d113      	bne.n	800cd8e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800cd66:	2300      	movs	r3, #0
 800cd68:	623b      	str	r3, [r7, #32]
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	695b      	ldr	r3, [r3, #20]
 800cd70:	623b      	str	r3, [r7, #32]
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	699b      	ldr	r3, [r3, #24]
 800cd78:	623b      	str	r3, [r7, #32]
 800cd7a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	681a      	ldr	r2, [r3, #0]
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	681b      	ldr	r3, [r3, #0]
 800cd86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cd8a:	601a      	str	r2, [r3, #0]
 800cd8c:	e184      	b.n	800d098 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cd92:	2b01      	cmp	r3, #1
 800cd94:	d11b      	bne.n	800cdce <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	681a      	ldr	r2, [r3, #0]
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cda4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800cda6:	2300      	movs	r3, #0
 800cda8:	61fb      	str	r3, [r7, #28]
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	695b      	ldr	r3, [r3, #20]
 800cdb0:	61fb      	str	r3, [r7, #28]
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	699b      	ldr	r3, [r3, #24]
 800cdb8:	61fb      	str	r3, [r7, #28]
 800cdba:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	681b      	ldr	r3, [r3, #0]
 800cdc0:	681a      	ldr	r2, [r3, #0]
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cdca:	601a      	str	r2, [r3, #0]
 800cdcc:	e164      	b.n	800d098 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cdd2:	2b02      	cmp	r3, #2
 800cdd4:	d11b      	bne.n	800ce0e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	681a      	ldr	r2, [r3, #0]
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cde4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	681a      	ldr	r2, [r3, #0]
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800cdf4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800cdf6:	2300      	movs	r3, #0
 800cdf8:	61bb      	str	r3, [r7, #24]
 800cdfa:	68fb      	ldr	r3, [r7, #12]
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	695b      	ldr	r3, [r3, #20]
 800ce00:	61bb      	str	r3, [r7, #24]
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	699b      	ldr	r3, [r3, #24]
 800ce08:	61bb      	str	r3, [r7, #24]
 800ce0a:	69bb      	ldr	r3, [r7, #24]
 800ce0c:	e144      	b.n	800d098 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ce0e:	2300      	movs	r3, #0
 800ce10:	617b      	str	r3, [r7, #20]
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	695b      	ldr	r3, [r3, #20]
 800ce18:	617b      	str	r3, [r7, #20]
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	699b      	ldr	r3, [r3, #24]
 800ce20:	617b      	str	r3, [r7, #20]
 800ce22:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800ce24:	e138      	b.n	800d098 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ce2a:	2b03      	cmp	r3, #3
 800ce2c:	f200 80f1 	bhi.w	800d012 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ce34:	2b01      	cmp	r3, #1
 800ce36:	d123      	bne.n	800ce80 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ce38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ce3a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ce3c:	68f8      	ldr	r0, [r7, #12]
 800ce3e:	f000 fc1b 	bl	800d678 <I2C_WaitOnRXNEFlagUntilTimeout>
 800ce42:	4603      	mov	r3, r0
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d001      	beq.n	800ce4c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800ce48:	2301      	movs	r3, #1
 800ce4a:	e139      	b.n	800d0c0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	691a      	ldr	r2, [r3, #16]
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ce56:	b2d2      	uxtb	r2, r2
 800ce58:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ce5e:	1c5a      	adds	r2, r3, #1
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ce68:	3b01      	subs	r3, #1
 800ce6a:	b29a      	uxth	r2, r3
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800ce70:	68fb      	ldr	r3, [r7, #12]
 800ce72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ce74:	b29b      	uxth	r3, r3
 800ce76:	3b01      	subs	r3, #1
 800ce78:	b29a      	uxth	r2, r3
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800ce7e:	e10b      	b.n	800d098 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800ce80:	68fb      	ldr	r3, [r7, #12]
 800ce82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ce84:	2b02      	cmp	r3, #2
 800ce86:	d14e      	bne.n	800cf26 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800ce88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce8a:	9300      	str	r3, [sp, #0]
 800ce8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce8e:	2200      	movs	r2, #0
 800ce90:	4906      	ldr	r1, [pc, #24]	; (800ceac <HAL_I2C_Mem_Read+0x22c>)
 800ce92:	68f8      	ldr	r0, [r7, #12]
 800ce94:	f000 fa98 	bl	800d3c8 <I2C_WaitOnFlagUntilTimeout>
 800ce98:	4603      	mov	r3, r0
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d008      	beq.n	800ceb0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800ce9e:	2301      	movs	r3, #1
 800cea0:	e10e      	b.n	800d0c0 <HAL_I2C_Mem_Read+0x440>
 800cea2:	bf00      	nop
 800cea4:	00100002 	.word	0x00100002
 800cea8:	ffff0000 	.word	0xffff0000
 800ceac:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	681a      	ldr	r2, [r3, #0]
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cebe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	691a      	ldr	r2, [r3, #16]
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ceca:	b2d2      	uxtb	r2, r2
 800cecc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ced2:	1c5a      	adds	r2, r3, #1
 800ced4:	68fb      	ldr	r3, [r7, #12]
 800ced6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cedc:	3b01      	subs	r3, #1
 800cede:	b29a      	uxth	r2, r3
 800cee0:	68fb      	ldr	r3, [r7, #12]
 800cee2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cee8:	b29b      	uxth	r3, r3
 800ceea:	3b01      	subs	r3, #1
 800ceec:	b29a      	uxth	r2, r3
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	691a      	ldr	r2, [r3, #16]
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cefc:	b2d2      	uxtb	r2, r2
 800cefe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800cf00:	68fb      	ldr	r3, [r7, #12]
 800cf02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf04:	1c5a      	adds	r2, r3, #1
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800cf0a:	68fb      	ldr	r3, [r7, #12]
 800cf0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cf0e:	3b01      	subs	r3, #1
 800cf10:	b29a      	uxth	r2, r3
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cf1a:	b29b      	uxth	r3, r3
 800cf1c:	3b01      	subs	r3, #1
 800cf1e:	b29a      	uxth	r2, r3
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	855a      	strh	r2, [r3, #42]	; 0x2a
 800cf24:	e0b8      	b.n	800d098 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800cf26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf28:	9300      	str	r3, [sp, #0]
 800cf2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf2c:	2200      	movs	r2, #0
 800cf2e:	4966      	ldr	r1, [pc, #408]	; (800d0c8 <HAL_I2C_Mem_Read+0x448>)
 800cf30:	68f8      	ldr	r0, [r7, #12]
 800cf32:	f000 fa49 	bl	800d3c8 <I2C_WaitOnFlagUntilTimeout>
 800cf36:	4603      	mov	r3, r0
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d001      	beq.n	800cf40 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800cf3c:	2301      	movs	r3, #1
 800cf3e:	e0bf      	b.n	800d0c0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	681a      	ldr	r2, [r3, #0]
 800cf46:	68fb      	ldr	r3, [r7, #12]
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cf4e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	691a      	ldr	r2, [r3, #16]
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf5a:	b2d2      	uxtb	r2, r2
 800cf5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf62:	1c5a      	adds	r2, r3, #1
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800cf68:	68fb      	ldr	r3, [r7, #12]
 800cf6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cf6c:	3b01      	subs	r3, #1
 800cf6e:	b29a      	uxth	r2, r3
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cf78:	b29b      	uxth	r3, r3
 800cf7a:	3b01      	subs	r3, #1
 800cf7c:	b29a      	uxth	r2, r3
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800cf82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf84:	9300      	str	r3, [sp, #0]
 800cf86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf88:	2200      	movs	r2, #0
 800cf8a:	494f      	ldr	r1, [pc, #316]	; (800d0c8 <HAL_I2C_Mem_Read+0x448>)
 800cf8c:	68f8      	ldr	r0, [r7, #12]
 800cf8e:	f000 fa1b 	bl	800d3c8 <I2C_WaitOnFlagUntilTimeout>
 800cf92:	4603      	mov	r3, r0
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	d001      	beq.n	800cf9c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800cf98:	2301      	movs	r3, #1
 800cf9a:	e091      	b.n	800d0c0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	681a      	ldr	r2, [r3, #0]
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	681b      	ldr	r3, [r3, #0]
 800cfa6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cfaa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	691a      	ldr	r2, [r3, #16]
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cfb6:	b2d2      	uxtb	r2, r2
 800cfb8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800cfba:	68fb      	ldr	r3, [r7, #12]
 800cfbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cfbe:	1c5a      	adds	r2, r3, #1
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800cfc4:	68fb      	ldr	r3, [r7, #12]
 800cfc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cfc8:	3b01      	subs	r3, #1
 800cfca:	b29a      	uxth	r2, r3
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cfd4:	b29b      	uxth	r3, r3
 800cfd6:	3b01      	subs	r3, #1
 800cfd8:	b29a      	uxth	r2, r3
 800cfda:	68fb      	ldr	r3, [r7, #12]
 800cfdc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	691a      	ldr	r2, [r3, #16]
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cfe8:	b2d2      	uxtb	r2, r2
 800cfea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cff0:	1c5a      	adds	r2, r3, #1
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cffa:	3b01      	subs	r3, #1
 800cffc:	b29a      	uxth	r2, r3
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d006:	b29b      	uxth	r3, r3
 800d008:	3b01      	subs	r3, #1
 800d00a:	b29a      	uxth	r2, r3
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	855a      	strh	r2, [r3, #42]	; 0x2a
 800d010:	e042      	b.n	800d098 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d012:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d014:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d016:	68f8      	ldr	r0, [r7, #12]
 800d018:	f000 fb2e 	bl	800d678 <I2C_WaitOnRXNEFlagUntilTimeout>
 800d01c:	4603      	mov	r3, r0
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d001      	beq.n	800d026 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800d022:	2301      	movs	r3, #1
 800d024:	e04c      	b.n	800d0c0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800d026:	68fb      	ldr	r3, [r7, #12]
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	691a      	ldr	r2, [r3, #16]
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d030:	b2d2      	uxtb	r2, r2
 800d032:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d038:	1c5a      	adds	r2, r3, #1
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800d03e:	68fb      	ldr	r3, [r7, #12]
 800d040:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d042:	3b01      	subs	r3, #1
 800d044:	b29a      	uxth	r2, r3
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800d04a:	68fb      	ldr	r3, [r7, #12]
 800d04c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d04e:	b29b      	uxth	r3, r3
 800d050:	3b01      	subs	r3, #1
 800d052:	b29a      	uxth	r2, r3
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	695b      	ldr	r3, [r3, #20]
 800d05e:	f003 0304 	and.w	r3, r3, #4
 800d062:	2b04      	cmp	r3, #4
 800d064:	d118      	bne.n	800d098 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800d066:	68fb      	ldr	r3, [r7, #12]
 800d068:	681b      	ldr	r3, [r3, #0]
 800d06a:	691a      	ldr	r2, [r3, #16]
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d070:	b2d2      	uxtb	r2, r2
 800d072:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d078:	1c5a      	adds	r2, r3, #1
 800d07a:	68fb      	ldr	r3, [r7, #12]
 800d07c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800d07e:	68fb      	ldr	r3, [r7, #12]
 800d080:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d082:	3b01      	subs	r3, #1
 800d084:	b29a      	uxth	r2, r3
 800d086:	68fb      	ldr	r3, [r7, #12]
 800d088:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d08e:	b29b      	uxth	r3, r3
 800d090:	3b01      	subs	r3, #1
 800d092:	b29a      	uxth	r2, r3
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	f47f aec2 	bne.w	800ce26 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	2220      	movs	r2, #32
 800d0a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	2200      	movs	r2, #0
 800d0ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	2200      	movs	r2, #0
 800d0b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800d0ba:	2300      	movs	r3, #0
 800d0bc:	e000      	b.n	800d0c0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800d0be:	2302      	movs	r3, #2
  }
}
 800d0c0:	4618      	mov	r0, r3
 800d0c2:	3728      	adds	r7, #40	; 0x28
 800d0c4:	46bd      	mov	sp, r7
 800d0c6:	bd80      	pop	{r7, pc}
 800d0c8:	00010004 	.word	0x00010004

0800d0cc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800d0cc:	b580      	push	{r7, lr}
 800d0ce:	b088      	sub	sp, #32
 800d0d0:	af02      	add	r7, sp, #8
 800d0d2:	60f8      	str	r0, [r7, #12]
 800d0d4:	4608      	mov	r0, r1
 800d0d6:	4611      	mov	r1, r2
 800d0d8:	461a      	mov	r2, r3
 800d0da:	4603      	mov	r3, r0
 800d0dc:	817b      	strh	r3, [r7, #10]
 800d0de:	460b      	mov	r3, r1
 800d0e0:	813b      	strh	r3, [r7, #8]
 800d0e2:	4613      	mov	r3, r2
 800d0e4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	681a      	ldr	r2, [r3, #0]
 800d0ec:	68fb      	ldr	r3, [r7, #12]
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d0f4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800d0f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0f8:	9300      	str	r3, [sp, #0]
 800d0fa:	6a3b      	ldr	r3, [r7, #32]
 800d0fc:	2200      	movs	r2, #0
 800d0fe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800d102:	68f8      	ldr	r0, [r7, #12]
 800d104:	f000 f960 	bl	800d3c8 <I2C_WaitOnFlagUntilTimeout>
 800d108:	4603      	mov	r3, r0
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d00d      	beq.n	800d12a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d118:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d11c:	d103      	bne.n	800d126 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800d11e:	68fb      	ldr	r3, [r7, #12]
 800d120:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d124:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800d126:	2303      	movs	r3, #3
 800d128:	e05f      	b.n	800d1ea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800d12a:	897b      	ldrh	r3, [r7, #10]
 800d12c:	b2db      	uxtb	r3, r3
 800d12e:	461a      	mov	r2, r3
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800d138:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800d13a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d13c:	6a3a      	ldr	r2, [r7, #32]
 800d13e:	492d      	ldr	r1, [pc, #180]	; (800d1f4 <I2C_RequestMemoryWrite+0x128>)
 800d140:	68f8      	ldr	r0, [r7, #12]
 800d142:	f000 f998 	bl	800d476 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800d146:	4603      	mov	r3, r0
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d001      	beq.n	800d150 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800d14c:	2301      	movs	r3, #1
 800d14e:	e04c      	b.n	800d1ea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800d150:	2300      	movs	r3, #0
 800d152:	617b      	str	r3, [r7, #20]
 800d154:	68fb      	ldr	r3, [r7, #12]
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	695b      	ldr	r3, [r3, #20]
 800d15a:	617b      	str	r3, [r7, #20]
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	699b      	ldr	r3, [r3, #24]
 800d162:	617b      	str	r3, [r7, #20]
 800d164:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800d166:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d168:	6a39      	ldr	r1, [r7, #32]
 800d16a:	68f8      	ldr	r0, [r7, #12]
 800d16c:	f000 fa02 	bl	800d574 <I2C_WaitOnTXEFlagUntilTimeout>
 800d170:	4603      	mov	r3, r0
 800d172:	2b00      	cmp	r3, #0
 800d174:	d00d      	beq.n	800d192 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d17a:	2b04      	cmp	r3, #4
 800d17c:	d107      	bne.n	800d18e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	681a      	ldr	r2, [r3, #0]
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d18c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800d18e:	2301      	movs	r3, #1
 800d190:	e02b      	b.n	800d1ea <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800d192:	88fb      	ldrh	r3, [r7, #6]
 800d194:	2b01      	cmp	r3, #1
 800d196:	d105      	bne.n	800d1a4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800d198:	893b      	ldrh	r3, [r7, #8]
 800d19a:	b2da      	uxtb	r2, r3
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	611a      	str	r2, [r3, #16]
 800d1a2:	e021      	b.n	800d1e8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800d1a4:	893b      	ldrh	r3, [r7, #8]
 800d1a6:	0a1b      	lsrs	r3, r3, #8
 800d1a8:	b29b      	uxth	r3, r3
 800d1aa:	b2da      	uxtb	r2, r3
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800d1b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d1b4:	6a39      	ldr	r1, [r7, #32]
 800d1b6:	68f8      	ldr	r0, [r7, #12]
 800d1b8:	f000 f9dc 	bl	800d574 <I2C_WaitOnTXEFlagUntilTimeout>
 800d1bc:	4603      	mov	r3, r0
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d00d      	beq.n	800d1de <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d1c6:	2b04      	cmp	r3, #4
 800d1c8:	d107      	bne.n	800d1da <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	681b      	ldr	r3, [r3, #0]
 800d1ce:	681a      	ldr	r2, [r3, #0]
 800d1d0:	68fb      	ldr	r3, [r7, #12]
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d1d8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800d1da:	2301      	movs	r3, #1
 800d1dc:	e005      	b.n	800d1ea <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800d1de:	893b      	ldrh	r3, [r7, #8]
 800d1e0:	b2da      	uxtb	r2, r3
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800d1e8:	2300      	movs	r3, #0
}
 800d1ea:	4618      	mov	r0, r3
 800d1ec:	3718      	adds	r7, #24
 800d1ee:	46bd      	mov	sp, r7
 800d1f0:	bd80      	pop	{r7, pc}
 800d1f2:	bf00      	nop
 800d1f4:	00010002 	.word	0x00010002

0800d1f8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800d1f8:	b580      	push	{r7, lr}
 800d1fa:	b088      	sub	sp, #32
 800d1fc:	af02      	add	r7, sp, #8
 800d1fe:	60f8      	str	r0, [r7, #12]
 800d200:	4608      	mov	r0, r1
 800d202:	4611      	mov	r1, r2
 800d204:	461a      	mov	r2, r3
 800d206:	4603      	mov	r3, r0
 800d208:	817b      	strh	r3, [r7, #10]
 800d20a:	460b      	mov	r3, r1
 800d20c:	813b      	strh	r3, [r7, #8]
 800d20e:	4613      	mov	r3, r2
 800d210:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800d212:	68fb      	ldr	r3, [r7, #12]
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	681a      	ldr	r2, [r3, #0]
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800d220:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	681a      	ldr	r2, [r3, #0]
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d230:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800d232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d234:	9300      	str	r3, [sp, #0]
 800d236:	6a3b      	ldr	r3, [r7, #32]
 800d238:	2200      	movs	r2, #0
 800d23a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800d23e:	68f8      	ldr	r0, [r7, #12]
 800d240:	f000 f8c2 	bl	800d3c8 <I2C_WaitOnFlagUntilTimeout>
 800d244:	4603      	mov	r3, r0
 800d246:	2b00      	cmp	r3, #0
 800d248:	d00d      	beq.n	800d266 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d254:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d258:	d103      	bne.n	800d262 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d260:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800d262:	2303      	movs	r3, #3
 800d264:	e0aa      	b.n	800d3bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800d266:	897b      	ldrh	r3, [r7, #10]
 800d268:	b2db      	uxtb	r3, r3
 800d26a:	461a      	mov	r2, r3
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	681b      	ldr	r3, [r3, #0]
 800d270:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800d274:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800d276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d278:	6a3a      	ldr	r2, [r7, #32]
 800d27a:	4952      	ldr	r1, [pc, #328]	; (800d3c4 <I2C_RequestMemoryRead+0x1cc>)
 800d27c:	68f8      	ldr	r0, [r7, #12]
 800d27e:	f000 f8fa 	bl	800d476 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800d282:	4603      	mov	r3, r0
 800d284:	2b00      	cmp	r3, #0
 800d286:	d001      	beq.n	800d28c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800d288:	2301      	movs	r3, #1
 800d28a:	e097      	b.n	800d3bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800d28c:	2300      	movs	r3, #0
 800d28e:	617b      	str	r3, [r7, #20]
 800d290:	68fb      	ldr	r3, [r7, #12]
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	695b      	ldr	r3, [r3, #20]
 800d296:	617b      	str	r3, [r7, #20]
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	699b      	ldr	r3, [r3, #24]
 800d29e:	617b      	str	r3, [r7, #20]
 800d2a0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800d2a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d2a4:	6a39      	ldr	r1, [r7, #32]
 800d2a6:	68f8      	ldr	r0, [r7, #12]
 800d2a8:	f000 f964 	bl	800d574 <I2C_WaitOnTXEFlagUntilTimeout>
 800d2ac:	4603      	mov	r3, r0
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d00d      	beq.n	800d2ce <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d2b6:	2b04      	cmp	r3, #4
 800d2b8:	d107      	bne.n	800d2ca <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	681a      	ldr	r2, [r3, #0]
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d2c8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800d2ca:	2301      	movs	r3, #1
 800d2cc:	e076      	b.n	800d3bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800d2ce:	88fb      	ldrh	r3, [r7, #6]
 800d2d0:	2b01      	cmp	r3, #1
 800d2d2:	d105      	bne.n	800d2e0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800d2d4:	893b      	ldrh	r3, [r7, #8]
 800d2d6:	b2da      	uxtb	r2, r3
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	611a      	str	r2, [r3, #16]
 800d2de:	e021      	b.n	800d324 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800d2e0:	893b      	ldrh	r3, [r7, #8]
 800d2e2:	0a1b      	lsrs	r3, r3, #8
 800d2e4:	b29b      	uxth	r3, r3
 800d2e6:	b2da      	uxtb	r2, r3
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800d2ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d2f0:	6a39      	ldr	r1, [r7, #32]
 800d2f2:	68f8      	ldr	r0, [r7, #12]
 800d2f4:	f000 f93e 	bl	800d574 <I2C_WaitOnTXEFlagUntilTimeout>
 800d2f8:	4603      	mov	r3, r0
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	d00d      	beq.n	800d31a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d302:	2b04      	cmp	r3, #4
 800d304:	d107      	bne.n	800d316 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	681a      	ldr	r2, [r3, #0]
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d314:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800d316:	2301      	movs	r3, #1
 800d318:	e050      	b.n	800d3bc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800d31a:	893b      	ldrh	r3, [r7, #8]
 800d31c:	b2da      	uxtb	r2, r3
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800d324:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d326:	6a39      	ldr	r1, [r7, #32]
 800d328:	68f8      	ldr	r0, [r7, #12]
 800d32a:	f000 f923 	bl	800d574 <I2C_WaitOnTXEFlagUntilTimeout>
 800d32e:	4603      	mov	r3, r0
 800d330:	2b00      	cmp	r3, #0
 800d332:	d00d      	beq.n	800d350 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d338:	2b04      	cmp	r3, #4
 800d33a:	d107      	bne.n	800d34c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	681a      	ldr	r2, [r3, #0]
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d34a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800d34c:	2301      	movs	r3, #1
 800d34e:	e035      	b.n	800d3bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800d350:	68fb      	ldr	r3, [r7, #12]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	681a      	ldr	r2, [r3, #0]
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d35e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800d360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d362:	9300      	str	r3, [sp, #0]
 800d364:	6a3b      	ldr	r3, [r7, #32]
 800d366:	2200      	movs	r2, #0
 800d368:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800d36c:	68f8      	ldr	r0, [r7, #12]
 800d36e:	f000 f82b 	bl	800d3c8 <I2C_WaitOnFlagUntilTimeout>
 800d372:	4603      	mov	r3, r0
 800d374:	2b00      	cmp	r3, #0
 800d376:	d00d      	beq.n	800d394 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d382:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d386:	d103      	bne.n	800d390 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d38e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800d390:	2303      	movs	r3, #3
 800d392:	e013      	b.n	800d3bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800d394:	897b      	ldrh	r3, [r7, #10]
 800d396:	b2db      	uxtb	r3, r3
 800d398:	f043 0301 	orr.w	r3, r3, #1
 800d39c:	b2da      	uxtb	r2, r3
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	681b      	ldr	r3, [r3, #0]
 800d3a2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800d3a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3a6:	6a3a      	ldr	r2, [r7, #32]
 800d3a8:	4906      	ldr	r1, [pc, #24]	; (800d3c4 <I2C_RequestMemoryRead+0x1cc>)
 800d3aa:	68f8      	ldr	r0, [r7, #12]
 800d3ac:	f000 f863 	bl	800d476 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800d3b0:	4603      	mov	r3, r0
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d001      	beq.n	800d3ba <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800d3b6:	2301      	movs	r3, #1
 800d3b8:	e000      	b.n	800d3bc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800d3ba:	2300      	movs	r3, #0
}
 800d3bc:	4618      	mov	r0, r3
 800d3be:	3718      	adds	r7, #24
 800d3c0:	46bd      	mov	sp, r7
 800d3c2:	bd80      	pop	{r7, pc}
 800d3c4:	00010002 	.word	0x00010002

0800d3c8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800d3c8:	b580      	push	{r7, lr}
 800d3ca:	b084      	sub	sp, #16
 800d3cc:	af00      	add	r7, sp, #0
 800d3ce:	60f8      	str	r0, [r7, #12]
 800d3d0:	60b9      	str	r1, [r7, #8]
 800d3d2:	603b      	str	r3, [r7, #0]
 800d3d4:	4613      	mov	r3, r2
 800d3d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d3d8:	e025      	b.n	800d426 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d3da:	683b      	ldr	r3, [r7, #0]
 800d3dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d3e0:	d021      	beq.n	800d426 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d3e2:	f7fd fc83 	bl	800acec <HAL_GetTick>
 800d3e6:	4602      	mov	r2, r0
 800d3e8:	69bb      	ldr	r3, [r7, #24]
 800d3ea:	1ad3      	subs	r3, r2, r3
 800d3ec:	683a      	ldr	r2, [r7, #0]
 800d3ee:	429a      	cmp	r2, r3
 800d3f0:	d302      	bcc.n	800d3f8 <I2C_WaitOnFlagUntilTimeout+0x30>
 800d3f2:	683b      	ldr	r3, [r7, #0]
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	d116      	bne.n	800d426 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	2200      	movs	r2, #0
 800d3fc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	2220      	movs	r2, #32
 800d402:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	2200      	movs	r2, #0
 800d40a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800d40e:	68fb      	ldr	r3, [r7, #12]
 800d410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d412:	f043 0220 	orr.w	r2, r3, #32
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	2200      	movs	r2, #0
 800d41e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800d422:	2301      	movs	r3, #1
 800d424:	e023      	b.n	800d46e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d426:	68bb      	ldr	r3, [r7, #8]
 800d428:	0c1b      	lsrs	r3, r3, #16
 800d42a:	b2db      	uxtb	r3, r3
 800d42c:	2b01      	cmp	r3, #1
 800d42e:	d10d      	bne.n	800d44c <I2C_WaitOnFlagUntilTimeout+0x84>
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	695b      	ldr	r3, [r3, #20]
 800d436:	43da      	mvns	r2, r3
 800d438:	68bb      	ldr	r3, [r7, #8]
 800d43a:	4013      	ands	r3, r2
 800d43c:	b29b      	uxth	r3, r3
 800d43e:	2b00      	cmp	r3, #0
 800d440:	bf0c      	ite	eq
 800d442:	2301      	moveq	r3, #1
 800d444:	2300      	movne	r3, #0
 800d446:	b2db      	uxtb	r3, r3
 800d448:	461a      	mov	r2, r3
 800d44a:	e00c      	b.n	800d466 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	699b      	ldr	r3, [r3, #24]
 800d452:	43da      	mvns	r2, r3
 800d454:	68bb      	ldr	r3, [r7, #8]
 800d456:	4013      	ands	r3, r2
 800d458:	b29b      	uxth	r3, r3
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	bf0c      	ite	eq
 800d45e:	2301      	moveq	r3, #1
 800d460:	2300      	movne	r3, #0
 800d462:	b2db      	uxtb	r3, r3
 800d464:	461a      	mov	r2, r3
 800d466:	79fb      	ldrb	r3, [r7, #7]
 800d468:	429a      	cmp	r2, r3
 800d46a:	d0b6      	beq.n	800d3da <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800d46c:	2300      	movs	r3, #0
}
 800d46e:	4618      	mov	r0, r3
 800d470:	3710      	adds	r7, #16
 800d472:	46bd      	mov	sp, r7
 800d474:	bd80      	pop	{r7, pc}

0800d476 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800d476:	b580      	push	{r7, lr}
 800d478:	b084      	sub	sp, #16
 800d47a:	af00      	add	r7, sp, #0
 800d47c:	60f8      	str	r0, [r7, #12]
 800d47e:	60b9      	str	r1, [r7, #8]
 800d480:	607a      	str	r2, [r7, #4]
 800d482:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800d484:	e051      	b.n	800d52a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800d486:	68fb      	ldr	r3, [r7, #12]
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	695b      	ldr	r3, [r3, #20]
 800d48c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d490:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d494:	d123      	bne.n	800d4de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d496:	68fb      	ldr	r3, [r7, #12]
 800d498:	681b      	ldr	r3, [r3, #0]
 800d49a:	681a      	ldr	r2, [r3, #0]
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d4a4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800d4ae:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	2200      	movs	r2, #0
 800d4b4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800d4b6:	68fb      	ldr	r3, [r7, #12]
 800d4b8:	2220      	movs	r2, #32
 800d4ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	2200      	movs	r2, #0
 800d4c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d4ca:	f043 0204 	orr.w	r2, r3, #4
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	2200      	movs	r2, #0
 800d4d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800d4da:	2301      	movs	r3, #1
 800d4dc:	e046      	b.n	800d56c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d4e4:	d021      	beq.n	800d52a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d4e6:	f7fd fc01 	bl	800acec <HAL_GetTick>
 800d4ea:	4602      	mov	r2, r0
 800d4ec:	683b      	ldr	r3, [r7, #0]
 800d4ee:	1ad3      	subs	r3, r2, r3
 800d4f0:	687a      	ldr	r2, [r7, #4]
 800d4f2:	429a      	cmp	r2, r3
 800d4f4:	d302      	bcc.n	800d4fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d116      	bne.n	800d52a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	2200      	movs	r2, #0
 800d500:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	2220      	movs	r2, #32
 800d506:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	2200      	movs	r2, #0
 800d50e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d516:	f043 0220 	orr.w	r2, r3, #32
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	2200      	movs	r2, #0
 800d522:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800d526:	2301      	movs	r3, #1
 800d528:	e020      	b.n	800d56c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800d52a:	68bb      	ldr	r3, [r7, #8]
 800d52c:	0c1b      	lsrs	r3, r3, #16
 800d52e:	b2db      	uxtb	r3, r3
 800d530:	2b01      	cmp	r3, #1
 800d532:	d10c      	bne.n	800d54e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	681b      	ldr	r3, [r3, #0]
 800d538:	695b      	ldr	r3, [r3, #20]
 800d53a:	43da      	mvns	r2, r3
 800d53c:	68bb      	ldr	r3, [r7, #8]
 800d53e:	4013      	ands	r3, r2
 800d540:	b29b      	uxth	r3, r3
 800d542:	2b00      	cmp	r3, #0
 800d544:	bf14      	ite	ne
 800d546:	2301      	movne	r3, #1
 800d548:	2300      	moveq	r3, #0
 800d54a:	b2db      	uxtb	r3, r3
 800d54c:	e00b      	b.n	800d566 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	699b      	ldr	r3, [r3, #24]
 800d554:	43da      	mvns	r2, r3
 800d556:	68bb      	ldr	r3, [r7, #8]
 800d558:	4013      	ands	r3, r2
 800d55a:	b29b      	uxth	r3, r3
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	bf14      	ite	ne
 800d560:	2301      	movne	r3, #1
 800d562:	2300      	moveq	r3, #0
 800d564:	b2db      	uxtb	r3, r3
 800d566:	2b00      	cmp	r3, #0
 800d568:	d18d      	bne.n	800d486 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800d56a:	2300      	movs	r3, #0
}
 800d56c:	4618      	mov	r0, r3
 800d56e:	3710      	adds	r7, #16
 800d570:	46bd      	mov	sp, r7
 800d572:	bd80      	pop	{r7, pc}

0800d574 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800d574:	b580      	push	{r7, lr}
 800d576:	b084      	sub	sp, #16
 800d578:	af00      	add	r7, sp, #0
 800d57a:	60f8      	str	r0, [r7, #12]
 800d57c:	60b9      	str	r1, [r7, #8]
 800d57e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800d580:	e02d      	b.n	800d5de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800d582:	68f8      	ldr	r0, [r7, #12]
 800d584:	f000 f8ce 	bl	800d724 <I2C_IsAcknowledgeFailed>
 800d588:	4603      	mov	r3, r0
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d001      	beq.n	800d592 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800d58e:	2301      	movs	r3, #1
 800d590:	e02d      	b.n	800d5ee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d592:	68bb      	ldr	r3, [r7, #8]
 800d594:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d598:	d021      	beq.n	800d5de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d59a:	f7fd fba7 	bl	800acec <HAL_GetTick>
 800d59e:	4602      	mov	r2, r0
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	1ad3      	subs	r3, r2, r3
 800d5a4:	68ba      	ldr	r2, [r7, #8]
 800d5a6:	429a      	cmp	r2, r3
 800d5a8:	d302      	bcc.n	800d5b0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800d5aa:	68bb      	ldr	r3, [r7, #8]
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d116      	bne.n	800d5de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800d5b0:	68fb      	ldr	r3, [r7, #12]
 800d5b2:	2200      	movs	r2, #0
 800d5b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	2220      	movs	r2, #32
 800d5ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	2200      	movs	r2, #0
 800d5c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800d5c6:	68fb      	ldr	r3, [r7, #12]
 800d5c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5ca:	f043 0220 	orr.w	r2, r3, #32
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	2200      	movs	r2, #0
 800d5d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800d5da:	2301      	movs	r3, #1
 800d5dc:	e007      	b.n	800d5ee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	695b      	ldr	r3, [r3, #20]
 800d5e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d5e8:	2b80      	cmp	r3, #128	; 0x80
 800d5ea:	d1ca      	bne.n	800d582 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800d5ec:	2300      	movs	r3, #0
}
 800d5ee:	4618      	mov	r0, r3
 800d5f0:	3710      	adds	r7, #16
 800d5f2:	46bd      	mov	sp, r7
 800d5f4:	bd80      	pop	{r7, pc}

0800d5f6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800d5f6:	b580      	push	{r7, lr}
 800d5f8:	b084      	sub	sp, #16
 800d5fa:	af00      	add	r7, sp, #0
 800d5fc:	60f8      	str	r0, [r7, #12]
 800d5fe:	60b9      	str	r1, [r7, #8]
 800d600:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800d602:	e02d      	b.n	800d660 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800d604:	68f8      	ldr	r0, [r7, #12]
 800d606:	f000 f88d 	bl	800d724 <I2C_IsAcknowledgeFailed>
 800d60a:	4603      	mov	r3, r0
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	d001      	beq.n	800d614 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800d610:	2301      	movs	r3, #1
 800d612:	e02d      	b.n	800d670 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d614:	68bb      	ldr	r3, [r7, #8]
 800d616:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d61a:	d021      	beq.n	800d660 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d61c:	f7fd fb66 	bl	800acec <HAL_GetTick>
 800d620:	4602      	mov	r2, r0
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	1ad3      	subs	r3, r2, r3
 800d626:	68ba      	ldr	r2, [r7, #8]
 800d628:	429a      	cmp	r2, r3
 800d62a:	d302      	bcc.n	800d632 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800d62c:	68bb      	ldr	r3, [r7, #8]
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d116      	bne.n	800d660 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	2200      	movs	r2, #0
 800d636:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800d638:	68fb      	ldr	r3, [r7, #12]
 800d63a:	2220      	movs	r2, #32
 800d63c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	2200      	movs	r2, #0
 800d644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d64c:	f043 0220 	orr.w	r2, r3, #32
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	2200      	movs	r2, #0
 800d658:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800d65c:	2301      	movs	r3, #1
 800d65e:	e007      	b.n	800d670 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	695b      	ldr	r3, [r3, #20]
 800d666:	f003 0304 	and.w	r3, r3, #4
 800d66a:	2b04      	cmp	r3, #4
 800d66c:	d1ca      	bne.n	800d604 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800d66e:	2300      	movs	r3, #0
}
 800d670:	4618      	mov	r0, r3
 800d672:	3710      	adds	r7, #16
 800d674:	46bd      	mov	sp, r7
 800d676:	bd80      	pop	{r7, pc}

0800d678 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800d678:	b580      	push	{r7, lr}
 800d67a:	b084      	sub	sp, #16
 800d67c:	af00      	add	r7, sp, #0
 800d67e:	60f8      	str	r0, [r7, #12]
 800d680:	60b9      	str	r1, [r7, #8]
 800d682:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800d684:	e042      	b.n	800d70c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	695b      	ldr	r3, [r3, #20]
 800d68c:	f003 0310 	and.w	r3, r3, #16
 800d690:	2b10      	cmp	r3, #16
 800d692:	d119      	bne.n	800d6c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	f06f 0210 	mvn.w	r2, #16
 800d69c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	2200      	movs	r2, #0
 800d6a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	2220      	movs	r2, #32
 800d6a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d6ac:	68fb      	ldr	r3, [r7, #12]
 800d6ae:	2200      	movs	r2, #0
 800d6b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800d6b8:	68fb      	ldr	r3, [r7, #12]
 800d6ba:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	2200      	movs	r2, #0
 800d6c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800d6c4:	2301      	movs	r3, #1
 800d6c6:	e029      	b.n	800d71c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d6c8:	f7fd fb10 	bl	800acec <HAL_GetTick>
 800d6cc:	4602      	mov	r2, r0
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	1ad3      	subs	r3, r2, r3
 800d6d2:	68ba      	ldr	r2, [r7, #8]
 800d6d4:	429a      	cmp	r2, r3
 800d6d6:	d302      	bcc.n	800d6de <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800d6d8:	68bb      	ldr	r3, [r7, #8]
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d116      	bne.n	800d70c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	2200      	movs	r2, #0
 800d6e2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	2220      	movs	r2, #32
 800d6e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	2200      	movs	r2, #0
 800d6f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d6f8:	f043 0220 	orr.w	r2, r3, #32
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d700:	68fb      	ldr	r3, [r7, #12]
 800d702:	2200      	movs	r2, #0
 800d704:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800d708:	2301      	movs	r3, #1
 800d70a:	e007      	b.n	800d71c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	695b      	ldr	r3, [r3, #20]
 800d712:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d716:	2b40      	cmp	r3, #64	; 0x40
 800d718:	d1b5      	bne.n	800d686 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800d71a:	2300      	movs	r3, #0
}
 800d71c:	4618      	mov	r0, r3
 800d71e:	3710      	adds	r7, #16
 800d720:	46bd      	mov	sp, r7
 800d722:	bd80      	pop	{r7, pc}

0800d724 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800d724:	b480      	push	{r7}
 800d726:	b083      	sub	sp, #12
 800d728:	af00      	add	r7, sp, #0
 800d72a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	695b      	ldr	r3, [r3, #20]
 800d732:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d736:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d73a:	d11b      	bne.n	800d774 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800d744:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	2200      	movs	r2, #0
 800d74a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	2220      	movs	r2, #32
 800d750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	2200      	movs	r2, #0
 800d758:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d760:	f043 0204 	orr.w	r2, r3, #4
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	2200      	movs	r2, #0
 800d76c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800d770:	2301      	movs	r3, #1
 800d772:	e000      	b.n	800d776 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800d774:	2300      	movs	r3, #0
}
 800d776:	4618      	mov	r0, r3
 800d778:	370c      	adds	r7, #12
 800d77a:	46bd      	mov	sp, r7
 800d77c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d780:	4770      	bx	lr
	...

0800d784 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d784:	b580      	push	{r7, lr}
 800d786:	b086      	sub	sp, #24
 800d788:	af00      	add	r7, sp, #0
 800d78a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	2b00      	cmp	r3, #0
 800d790:	d101      	bne.n	800d796 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d792:	2301      	movs	r3, #1
 800d794:	e264      	b.n	800dc60 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	f003 0301 	and.w	r3, r3, #1
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d075      	beq.n	800d88e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800d7a2:	4ba3      	ldr	r3, [pc, #652]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d7a4:	689b      	ldr	r3, [r3, #8]
 800d7a6:	f003 030c 	and.w	r3, r3, #12
 800d7aa:	2b04      	cmp	r3, #4
 800d7ac:	d00c      	beq.n	800d7c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800d7ae:	4ba0      	ldr	r3, [pc, #640]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d7b0:	689b      	ldr	r3, [r3, #8]
 800d7b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800d7b6:	2b08      	cmp	r3, #8
 800d7b8:	d112      	bne.n	800d7e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800d7ba:	4b9d      	ldr	r3, [pc, #628]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d7bc:	685b      	ldr	r3, [r3, #4]
 800d7be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d7c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d7c6:	d10b      	bne.n	800d7e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d7c8:	4b99      	ldr	r3, [pc, #612]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d05b      	beq.n	800d88c <HAL_RCC_OscConfig+0x108>
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	685b      	ldr	r3, [r3, #4]
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d157      	bne.n	800d88c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d7dc:	2301      	movs	r3, #1
 800d7de:	e23f      	b.n	800dc60 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	685b      	ldr	r3, [r3, #4]
 800d7e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d7e8:	d106      	bne.n	800d7f8 <HAL_RCC_OscConfig+0x74>
 800d7ea:	4b91      	ldr	r3, [pc, #580]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	4a90      	ldr	r2, [pc, #576]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d7f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d7f4:	6013      	str	r3, [r2, #0]
 800d7f6:	e01d      	b.n	800d834 <HAL_RCC_OscConfig+0xb0>
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	685b      	ldr	r3, [r3, #4]
 800d7fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800d800:	d10c      	bne.n	800d81c <HAL_RCC_OscConfig+0x98>
 800d802:	4b8b      	ldr	r3, [pc, #556]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	4a8a      	ldr	r2, [pc, #552]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d808:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800d80c:	6013      	str	r3, [r2, #0]
 800d80e:	4b88      	ldr	r3, [pc, #544]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	4a87      	ldr	r2, [pc, #540]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d814:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d818:	6013      	str	r3, [r2, #0]
 800d81a:	e00b      	b.n	800d834 <HAL_RCC_OscConfig+0xb0>
 800d81c:	4b84      	ldr	r3, [pc, #528]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	4a83      	ldr	r2, [pc, #524]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d822:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d826:	6013      	str	r3, [r2, #0]
 800d828:	4b81      	ldr	r3, [pc, #516]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	4a80      	ldr	r2, [pc, #512]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d82e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d832:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	685b      	ldr	r3, [r3, #4]
 800d838:	2b00      	cmp	r3, #0
 800d83a:	d013      	beq.n	800d864 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d83c:	f7fd fa56 	bl	800acec <HAL_GetTick>
 800d840:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d842:	e008      	b.n	800d856 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800d844:	f7fd fa52 	bl	800acec <HAL_GetTick>
 800d848:	4602      	mov	r2, r0
 800d84a:	693b      	ldr	r3, [r7, #16]
 800d84c:	1ad3      	subs	r3, r2, r3
 800d84e:	2b64      	cmp	r3, #100	; 0x64
 800d850:	d901      	bls.n	800d856 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d852:	2303      	movs	r3, #3
 800d854:	e204      	b.n	800dc60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d856:	4b76      	ldr	r3, [pc, #472]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d0f0      	beq.n	800d844 <HAL_RCC_OscConfig+0xc0>
 800d862:	e014      	b.n	800d88e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d864:	f7fd fa42 	bl	800acec <HAL_GetTick>
 800d868:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d86a:	e008      	b.n	800d87e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800d86c:	f7fd fa3e 	bl	800acec <HAL_GetTick>
 800d870:	4602      	mov	r2, r0
 800d872:	693b      	ldr	r3, [r7, #16]
 800d874:	1ad3      	subs	r3, r2, r3
 800d876:	2b64      	cmp	r3, #100	; 0x64
 800d878:	d901      	bls.n	800d87e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d87a:	2303      	movs	r3, #3
 800d87c:	e1f0      	b.n	800dc60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d87e:	4b6c      	ldr	r3, [pc, #432]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d886:	2b00      	cmp	r3, #0
 800d888:	d1f0      	bne.n	800d86c <HAL_RCC_OscConfig+0xe8>
 800d88a:	e000      	b.n	800d88e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d88c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	f003 0302 	and.w	r3, r3, #2
 800d896:	2b00      	cmp	r3, #0
 800d898:	d063      	beq.n	800d962 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800d89a:	4b65      	ldr	r3, [pc, #404]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d89c:	689b      	ldr	r3, [r3, #8]
 800d89e:	f003 030c 	and.w	r3, r3, #12
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d00b      	beq.n	800d8be <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d8a6:	4b62      	ldr	r3, [pc, #392]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d8a8:	689b      	ldr	r3, [r3, #8]
 800d8aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800d8ae:	2b08      	cmp	r3, #8
 800d8b0:	d11c      	bne.n	800d8ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d8b2:	4b5f      	ldr	r3, [pc, #380]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d8b4:	685b      	ldr	r3, [r3, #4]
 800d8b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d116      	bne.n	800d8ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d8be:	4b5c      	ldr	r3, [pc, #368]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	f003 0302 	and.w	r3, r3, #2
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d005      	beq.n	800d8d6 <HAL_RCC_OscConfig+0x152>
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	68db      	ldr	r3, [r3, #12]
 800d8ce:	2b01      	cmp	r3, #1
 800d8d0:	d001      	beq.n	800d8d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800d8d2:	2301      	movs	r3, #1
 800d8d4:	e1c4      	b.n	800dc60 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d8d6:	4b56      	ldr	r3, [pc, #344]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	691b      	ldr	r3, [r3, #16]
 800d8e2:	00db      	lsls	r3, r3, #3
 800d8e4:	4952      	ldr	r1, [pc, #328]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d8e6:	4313      	orrs	r3, r2
 800d8e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d8ea:	e03a      	b.n	800d962 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	68db      	ldr	r3, [r3, #12]
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d020      	beq.n	800d936 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d8f4:	4b4f      	ldr	r3, [pc, #316]	; (800da34 <HAL_RCC_OscConfig+0x2b0>)
 800d8f6:	2201      	movs	r2, #1
 800d8f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d8fa:	f7fd f9f7 	bl	800acec <HAL_GetTick>
 800d8fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d900:	e008      	b.n	800d914 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800d902:	f7fd f9f3 	bl	800acec <HAL_GetTick>
 800d906:	4602      	mov	r2, r0
 800d908:	693b      	ldr	r3, [r7, #16]
 800d90a:	1ad3      	subs	r3, r2, r3
 800d90c:	2b02      	cmp	r3, #2
 800d90e:	d901      	bls.n	800d914 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800d910:	2303      	movs	r3, #3
 800d912:	e1a5      	b.n	800dc60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d914:	4b46      	ldr	r3, [pc, #280]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d916:	681b      	ldr	r3, [r3, #0]
 800d918:	f003 0302 	and.w	r3, r3, #2
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d0f0      	beq.n	800d902 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d920:	4b43      	ldr	r3, [pc, #268]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	691b      	ldr	r3, [r3, #16]
 800d92c:	00db      	lsls	r3, r3, #3
 800d92e:	4940      	ldr	r1, [pc, #256]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d930:	4313      	orrs	r3, r2
 800d932:	600b      	str	r3, [r1, #0]
 800d934:	e015      	b.n	800d962 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d936:	4b3f      	ldr	r3, [pc, #252]	; (800da34 <HAL_RCC_OscConfig+0x2b0>)
 800d938:	2200      	movs	r2, #0
 800d93a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d93c:	f7fd f9d6 	bl	800acec <HAL_GetTick>
 800d940:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d942:	e008      	b.n	800d956 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800d944:	f7fd f9d2 	bl	800acec <HAL_GetTick>
 800d948:	4602      	mov	r2, r0
 800d94a:	693b      	ldr	r3, [r7, #16]
 800d94c:	1ad3      	subs	r3, r2, r3
 800d94e:	2b02      	cmp	r3, #2
 800d950:	d901      	bls.n	800d956 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800d952:	2303      	movs	r3, #3
 800d954:	e184      	b.n	800dc60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d956:	4b36      	ldr	r3, [pc, #216]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	f003 0302 	and.w	r3, r3, #2
 800d95e:	2b00      	cmp	r3, #0
 800d960:	d1f0      	bne.n	800d944 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	f003 0308 	and.w	r3, r3, #8
 800d96a:	2b00      	cmp	r3, #0
 800d96c:	d030      	beq.n	800d9d0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	695b      	ldr	r3, [r3, #20]
 800d972:	2b00      	cmp	r3, #0
 800d974:	d016      	beq.n	800d9a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d976:	4b30      	ldr	r3, [pc, #192]	; (800da38 <HAL_RCC_OscConfig+0x2b4>)
 800d978:	2201      	movs	r2, #1
 800d97a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d97c:	f7fd f9b6 	bl	800acec <HAL_GetTick>
 800d980:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d982:	e008      	b.n	800d996 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800d984:	f7fd f9b2 	bl	800acec <HAL_GetTick>
 800d988:	4602      	mov	r2, r0
 800d98a:	693b      	ldr	r3, [r7, #16]
 800d98c:	1ad3      	subs	r3, r2, r3
 800d98e:	2b02      	cmp	r3, #2
 800d990:	d901      	bls.n	800d996 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800d992:	2303      	movs	r3, #3
 800d994:	e164      	b.n	800dc60 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d996:	4b26      	ldr	r3, [pc, #152]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d998:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d99a:	f003 0302 	and.w	r3, r3, #2
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d0f0      	beq.n	800d984 <HAL_RCC_OscConfig+0x200>
 800d9a2:	e015      	b.n	800d9d0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d9a4:	4b24      	ldr	r3, [pc, #144]	; (800da38 <HAL_RCC_OscConfig+0x2b4>)
 800d9a6:	2200      	movs	r2, #0
 800d9a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800d9aa:	f7fd f99f 	bl	800acec <HAL_GetTick>
 800d9ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d9b0:	e008      	b.n	800d9c4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800d9b2:	f7fd f99b 	bl	800acec <HAL_GetTick>
 800d9b6:	4602      	mov	r2, r0
 800d9b8:	693b      	ldr	r3, [r7, #16]
 800d9ba:	1ad3      	subs	r3, r2, r3
 800d9bc:	2b02      	cmp	r3, #2
 800d9be:	d901      	bls.n	800d9c4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800d9c0:	2303      	movs	r3, #3
 800d9c2:	e14d      	b.n	800dc60 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d9c4:	4b1a      	ldr	r3, [pc, #104]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d9c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d9c8:	f003 0302 	and.w	r3, r3, #2
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d1f0      	bne.n	800d9b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	681b      	ldr	r3, [r3, #0]
 800d9d4:	f003 0304 	and.w	r3, r3, #4
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	f000 80a0 	beq.w	800db1e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d9de:	2300      	movs	r3, #0
 800d9e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d9e2:	4b13      	ldr	r3, [pc, #76]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d9e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d9e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d10f      	bne.n	800da0e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d9ee:	2300      	movs	r3, #0
 800d9f0:	60bb      	str	r3, [r7, #8]
 800d9f2:	4b0f      	ldr	r3, [pc, #60]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d9f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d9f6:	4a0e      	ldr	r2, [pc, #56]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800d9f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d9fc:	6413      	str	r3, [r2, #64]	; 0x40
 800d9fe:	4b0c      	ldr	r3, [pc, #48]	; (800da30 <HAL_RCC_OscConfig+0x2ac>)
 800da00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800da06:	60bb      	str	r3, [r7, #8]
 800da08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800da0a:	2301      	movs	r3, #1
 800da0c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800da0e:	4b0b      	ldr	r3, [pc, #44]	; (800da3c <HAL_RCC_OscConfig+0x2b8>)
 800da10:	681b      	ldr	r3, [r3, #0]
 800da12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800da16:	2b00      	cmp	r3, #0
 800da18:	d121      	bne.n	800da5e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800da1a:	4b08      	ldr	r3, [pc, #32]	; (800da3c <HAL_RCC_OscConfig+0x2b8>)
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	4a07      	ldr	r2, [pc, #28]	; (800da3c <HAL_RCC_OscConfig+0x2b8>)
 800da20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800da24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800da26:	f7fd f961 	bl	800acec <HAL_GetTick>
 800da2a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800da2c:	e011      	b.n	800da52 <HAL_RCC_OscConfig+0x2ce>
 800da2e:	bf00      	nop
 800da30:	40023800 	.word	0x40023800
 800da34:	42470000 	.word	0x42470000
 800da38:	42470e80 	.word	0x42470e80
 800da3c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800da40:	f7fd f954 	bl	800acec <HAL_GetTick>
 800da44:	4602      	mov	r2, r0
 800da46:	693b      	ldr	r3, [r7, #16]
 800da48:	1ad3      	subs	r3, r2, r3
 800da4a:	2b02      	cmp	r3, #2
 800da4c:	d901      	bls.n	800da52 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800da4e:	2303      	movs	r3, #3
 800da50:	e106      	b.n	800dc60 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800da52:	4b85      	ldr	r3, [pc, #532]	; (800dc68 <HAL_RCC_OscConfig+0x4e4>)
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d0f0      	beq.n	800da40 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	689b      	ldr	r3, [r3, #8]
 800da62:	2b01      	cmp	r3, #1
 800da64:	d106      	bne.n	800da74 <HAL_RCC_OscConfig+0x2f0>
 800da66:	4b81      	ldr	r3, [pc, #516]	; (800dc6c <HAL_RCC_OscConfig+0x4e8>)
 800da68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800da6a:	4a80      	ldr	r2, [pc, #512]	; (800dc6c <HAL_RCC_OscConfig+0x4e8>)
 800da6c:	f043 0301 	orr.w	r3, r3, #1
 800da70:	6713      	str	r3, [r2, #112]	; 0x70
 800da72:	e01c      	b.n	800daae <HAL_RCC_OscConfig+0x32a>
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	689b      	ldr	r3, [r3, #8]
 800da78:	2b05      	cmp	r3, #5
 800da7a:	d10c      	bne.n	800da96 <HAL_RCC_OscConfig+0x312>
 800da7c:	4b7b      	ldr	r3, [pc, #492]	; (800dc6c <HAL_RCC_OscConfig+0x4e8>)
 800da7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800da80:	4a7a      	ldr	r2, [pc, #488]	; (800dc6c <HAL_RCC_OscConfig+0x4e8>)
 800da82:	f043 0304 	orr.w	r3, r3, #4
 800da86:	6713      	str	r3, [r2, #112]	; 0x70
 800da88:	4b78      	ldr	r3, [pc, #480]	; (800dc6c <HAL_RCC_OscConfig+0x4e8>)
 800da8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800da8c:	4a77      	ldr	r2, [pc, #476]	; (800dc6c <HAL_RCC_OscConfig+0x4e8>)
 800da8e:	f043 0301 	orr.w	r3, r3, #1
 800da92:	6713      	str	r3, [r2, #112]	; 0x70
 800da94:	e00b      	b.n	800daae <HAL_RCC_OscConfig+0x32a>
 800da96:	4b75      	ldr	r3, [pc, #468]	; (800dc6c <HAL_RCC_OscConfig+0x4e8>)
 800da98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800da9a:	4a74      	ldr	r2, [pc, #464]	; (800dc6c <HAL_RCC_OscConfig+0x4e8>)
 800da9c:	f023 0301 	bic.w	r3, r3, #1
 800daa0:	6713      	str	r3, [r2, #112]	; 0x70
 800daa2:	4b72      	ldr	r3, [pc, #456]	; (800dc6c <HAL_RCC_OscConfig+0x4e8>)
 800daa4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800daa6:	4a71      	ldr	r2, [pc, #452]	; (800dc6c <HAL_RCC_OscConfig+0x4e8>)
 800daa8:	f023 0304 	bic.w	r3, r3, #4
 800daac:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	689b      	ldr	r3, [r3, #8]
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	d015      	beq.n	800dae2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dab6:	f7fd f919 	bl	800acec <HAL_GetTick>
 800daba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800dabc:	e00a      	b.n	800dad4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800dabe:	f7fd f915 	bl	800acec <HAL_GetTick>
 800dac2:	4602      	mov	r2, r0
 800dac4:	693b      	ldr	r3, [r7, #16]
 800dac6:	1ad3      	subs	r3, r2, r3
 800dac8:	f241 3288 	movw	r2, #5000	; 0x1388
 800dacc:	4293      	cmp	r3, r2
 800dace:	d901      	bls.n	800dad4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800dad0:	2303      	movs	r3, #3
 800dad2:	e0c5      	b.n	800dc60 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800dad4:	4b65      	ldr	r3, [pc, #404]	; (800dc6c <HAL_RCC_OscConfig+0x4e8>)
 800dad6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dad8:	f003 0302 	and.w	r3, r3, #2
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d0ee      	beq.n	800dabe <HAL_RCC_OscConfig+0x33a>
 800dae0:	e014      	b.n	800db0c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800dae2:	f7fd f903 	bl	800acec <HAL_GetTick>
 800dae6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800dae8:	e00a      	b.n	800db00 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800daea:	f7fd f8ff 	bl	800acec <HAL_GetTick>
 800daee:	4602      	mov	r2, r0
 800daf0:	693b      	ldr	r3, [r7, #16]
 800daf2:	1ad3      	subs	r3, r2, r3
 800daf4:	f241 3288 	movw	r2, #5000	; 0x1388
 800daf8:	4293      	cmp	r3, r2
 800dafa:	d901      	bls.n	800db00 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800dafc:	2303      	movs	r3, #3
 800dafe:	e0af      	b.n	800dc60 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800db00:	4b5a      	ldr	r3, [pc, #360]	; (800dc6c <HAL_RCC_OscConfig+0x4e8>)
 800db02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db04:	f003 0302 	and.w	r3, r3, #2
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d1ee      	bne.n	800daea <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800db0c:	7dfb      	ldrb	r3, [r7, #23]
 800db0e:	2b01      	cmp	r3, #1
 800db10:	d105      	bne.n	800db1e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800db12:	4b56      	ldr	r3, [pc, #344]	; (800dc6c <HAL_RCC_OscConfig+0x4e8>)
 800db14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db16:	4a55      	ldr	r2, [pc, #340]	; (800dc6c <HAL_RCC_OscConfig+0x4e8>)
 800db18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800db1c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	699b      	ldr	r3, [r3, #24]
 800db22:	2b00      	cmp	r3, #0
 800db24:	f000 809b 	beq.w	800dc5e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800db28:	4b50      	ldr	r3, [pc, #320]	; (800dc6c <HAL_RCC_OscConfig+0x4e8>)
 800db2a:	689b      	ldr	r3, [r3, #8]
 800db2c:	f003 030c 	and.w	r3, r3, #12
 800db30:	2b08      	cmp	r3, #8
 800db32:	d05c      	beq.n	800dbee <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	699b      	ldr	r3, [r3, #24]
 800db38:	2b02      	cmp	r3, #2
 800db3a:	d141      	bne.n	800dbc0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800db3c:	4b4c      	ldr	r3, [pc, #304]	; (800dc70 <HAL_RCC_OscConfig+0x4ec>)
 800db3e:	2200      	movs	r2, #0
 800db40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800db42:	f7fd f8d3 	bl	800acec <HAL_GetTick>
 800db46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800db48:	e008      	b.n	800db5c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800db4a:	f7fd f8cf 	bl	800acec <HAL_GetTick>
 800db4e:	4602      	mov	r2, r0
 800db50:	693b      	ldr	r3, [r7, #16]
 800db52:	1ad3      	subs	r3, r2, r3
 800db54:	2b02      	cmp	r3, #2
 800db56:	d901      	bls.n	800db5c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800db58:	2303      	movs	r3, #3
 800db5a:	e081      	b.n	800dc60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800db5c:	4b43      	ldr	r3, [pc, #268]	; (800dc6c <HAL_RCC_OscConfig+0x4e8>)
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800db64:	2b00      	cmp	r3, #0
 800db66:	d1f0      	bne.n	800db4a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	69da      	ldr	r2, [r3, #28]
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	6a1b      	ldr	r3, [r3, #32]
 800db70:	431a      	orrs	r2, r3
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db76:	019b      	lsls	r3, r3, #6
 800db78:	431a      	orrs	r2, r3
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db7e:	085b      	lsrs	r3, r3, #1
 800db80:	3b01      	subs	r3, #1
 800db82:	041b      	lsls	r3, r3, #16
 800db84:	431a      	orrs	r2, r3
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db8a:	061b      	lsls	r3, r3, #24
 800db8c:	4937      	ldr	r1, [pc, #220]	; (800dc6c <HAL_RCC_OscConfig+0x4e8>)
 800db8e:	4313      	orrs	r3, r2
 800db90:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800db92:	4b37      	ldr	r3, [pc, #220]	; (800dc70 <HAL_RCC_OscConfig+0x4ec>)
 800db94:	2201      	movs	r2, #1
 800db96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800db98:	f7fd f8a8 	bl	800acec <HAL_GetTick>
 800db9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800db9e:	e008      	b.n	800dbb2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800dba0:	f7fd f8a4 	bl	800acec <HAL_GetTick>
 800dba4:	4602      	mov	r2, r0
 800dba6:	693b      	ldr	r3, [r7, #16]
 800dba8:	1ad3      	subs	r3, r2, r3
 800dbaa:	2b02      	cmp	r3, #2
 800dbac:	d901      	bls.n	800dbb2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800dbae:	2303      	movs	r3, #3
 800dbb0:	e056      	b.n	800dc60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800dbb2:	4b2e      	ldr	r3, [pc, #184]	; (800dc6c <HAL_RCC_OscConfig+0x4e8>)
 800dbb4:	681b      	ldr	r3, [r3, #0]
 800dbb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d0f0      	beq.n	800dba0 <HAL_RCC_OscConfig+0x41c>
 800dbbe:	e04e      	b.n	800dc5e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800dbc0:	4b2b      	ldr	r3, [pc, #172]	; (800dc70 <HAL_RCC_OscConfig+0x4ec>)
 800dbc2:	2200      	movs	r2, #0
 800dbc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800dbc6:	f7fd f891 	bl	800acec <HAL_GetTick>
 800dbca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800dbcc:	e008      	b.n	800dbe0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800dbce:	f7fd f88d 	bl	800acec <HAL_GetTick>
 800dbd2:	4602      	mov	r2, r0
 800dbd4:	693b      	ldr	r3, [r7, #16]
 800dbd6:	1ad3      	subs	r3, r2, r3
 800dbd8:	2b02      	cmp	r3, #2
 800dbda:	d901      	bls.n	800dbe0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800dbdc:	2303      	movs	r3, #3
 800dbde:	e03f      	b.n	800dc60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800dbe0:	4b22      	ldr	r3, [pc, #136]	; (800dc6c <HAL_RCC_OscConfig+0x4e8>)
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d1f0      	bne.n	800dbce <HAL_RCC_OscConfig+0x44a>
 800dbec:	e037      	b.n	800dc5e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	699b      	ldr	r3, [r3, #24]
 800dbf2:	2b01      	cmp	r3, #1
 800dbf4:	d101      	bne.n	800dbfa <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800dbf6:	2301      	movs	r3, #1
 800dbf8:	e032      	b.n	800dc60 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800dbfa:	4b1c      	ldr	r3, [pc, #112]	; (800dc6c <HAL_RCC_OscConfig+0x4e8>)
 800dbfc:	685b      	ldr	r3, [r3, #4]
 800dbfe:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	699b      	ldr	r3, [r3, #24]
 800dc04:	2b01      	cmp	r3, #1
 800dc06:	d028      	beq.n	800dc5a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800dc12:	429a      	cmp	r2, r3
 800dc14:	d121      	bne.n	800dc5a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800dc16:	68fb      	ldr	r3, [r7, #12]
 800dc18:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800dc20:	429a      	cmp	r2, r3
 800dc22:	d11a      	bne.n	800dc5a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800dc24:	68fa      	ldr	r2, [r7, #12]
 800dc26:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800dc2a:	4013      	ands	r3, r2
 800dc2c:	687a      	ldr	r2, [r7, #4]
 800dc2e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800dc30:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800dc32:	4293      	cmp	r3, r2
 800dc34:	d111      	bne.n	800dc5a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800dc36:	68fb      	ldr	r3, [r7, #12]
 800dc38:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dc40:	085b      	lsrs	r3, r3, #1
 800dc42:	3b01      	subs	r3, #1
 800dc44:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800dc46:	429a      	cmp	r2, r3
 800dc48:	d107      	bne.n	800dc5a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc54:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800dc56:	429a      	cmp	r2, r3
 800dc58:	d001      	beq.n	800dc5e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800dc5a:	2301      	movs	r3, #1
 800dc5c:	e000      	b.n	800dc60 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800dc5e:	2300      	movs	r3, #0
}
 800dc60:	4618      	mov	r0, r3
 800dc62:	3718      	adds	r7, #24
 800dc64:	46bd      	mov	sp, r7
 800dc66:	bd80      	pop	{r7, pc}
 800dc68:	40007000 	.word	0x40007000
 800dc6c:	40023800 	.word	0x40023800
 800dc70:	42470060 	.word	0x42470060

0800dc74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800dc74:	b580      	push	{r7, lr}
 800dc76:	b084      	sub	sp, #16
 800dc78:	af00      	add	r7, sp, #0
 800dc7a:	6078      	str	r0, [r7, #4]
 800dc7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d101      	bne.n	800dc88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800dc84:	2301      	movs	r3, #1
 800dc86:	e0cc      	b.n	800de22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800dc88:	4b68      	ldr	r3, [pc, #416]	; (800de2c <HAL_RCC_ClockConfig+0x1b8>)
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	f003 0307 	and.w	r3, r3, #7
 800dc90:	683a      	ldr	r2, [r7, #0]
 800dc92:	429a      	cmp	r2, r3
 800dc94:	d90c      	bls.n	800dcb0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800dc96:	4b65      	ldr	r3, [pc, #404]	; (800de2c <HAL_RCC_ClockConfig+0x1b8>)
 800dc98:	683a      	ldr	r2, [r7, #0]
 800dc9a:	b2d2      	uxtb	r2, r2
 800dc9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800dc9e:	4b63      	ldr	r3, [pc, #396]	; (800de2c <HAL_RCC_ClockConfig+0x1b8>)
 800dca0:	681b      	ldr	r3, [r3, #0]
 800dca2:	f003 0307 	and.w	r3, r3, #7
 800dca6:	683a      	ldr	r2, [r7, #0]
 800dca8:	429a      	cmp	r2, r3
 800dcaa:	d001      	beq.n	800dcb0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800dcac:	2301      	movs	r3, #1
 800dcae:	e0b8      	b.n	800de22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	f003 0302 	and.w	r3, r3, #2
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d020      	beq.n	800dcfe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	681b      	ldr	r3, [r3, #0]
 800dcc0:	f003 0304 	and.w	r3, r3, #4
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d005      	beq.n	800dcd4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800dcc8:	4b59      	ldr	r3, [pc, #356]	; (800de30 <HAL_RCC_ClockConfig+0x1bc>)
 800dcca:	689b      	ldr	r3, [r3, #8]
 800dccc:	4a58      	ldr	r2, [pc, #352]	; (800de30 <HAL_RCC_ClockConfig+0x1bc>)
 800dcce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800dcd2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	681b      	ldr	r3, [r3, #0]
 800dcd8:	f003 0308 	and.w	r3, r3, #8
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d005      	beq.n	800dcec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800dce0:	4b53      	ldr	r3, [pc, #332]	; (800de30 <HAL_RCC_ClockConfig+0x1bc>)
 800dce2:	689b      	ldr	r3, [r3, #8]
 800dce4:	4a52      	ldr	r2, [pc, #328]	; (800de30 <HAL_RCC_ClockConfig+0x1bc>)
 800dce6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800dcea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800dcec:	4b50      	ldr	r3, [pc, #320]	; (800de30 <HAL_RCC_ClockConfig+0x1bc>)
 800dcee:	689b      	ldr	r3, [r3, #8]
 800dcf0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	689b      	ldr	r3, [r3, #8]
 800dcf8:	494d      	ldr	r1, [pc, #308]	; (800de30 <HAL_RCC_ClockConfig+0x1bc>)
 800dcfa:	4313      	orrs	r3, r2
 800dcfc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	f003 0301 	and.w	r3, r3, #1
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d044      	beq.n	800dd94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	685b      	ldr	r3, [r3, #4]
 800dd0e:	2b01      	cmp	r3, #1
 800dd10:	d107      	bne.n	800dd22 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800dd12:	4b47      	ldr	r3, [pc, #284]	; (800de30 <HAL_RCC_ClockConfig+0x1bc>)
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	d119      	bne.n	800dd52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800dd1e:	2301      	movs	r3, #1
 800dd20:	e07f      	b.n	800de22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	685b      	ldr	r3, [r3, #4]
 800dd26:	2b02      	cmp	r3, #2
 800dd28:	d003      	beq.n	800dd32 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800dd2e:	2b03      	cmp	r3, #3
 800dd30:	d107      	bne.n	800dd42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800dd32:	4b3f      	ldr	r3, [pc, #252]	; (800de30 <HAL_RCC_ClockConfig+0x1bc>)
 800dd34:	681b      	ldr	r3, [r3, #0]
 800dd36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d109      	bne.n	800dd52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800dd3e:	2301      	movs	r3, #1
 800dd40:	e06f      	b.n	800de22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800dd42:	4b3b      	ldr	r3, [pc, #236]	; (800de30 <HAL_RCC_ClockConfig+0x1bc>)
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	f003 0302 	and.w	r3, r3, #2
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d101      	bne.n	800dd52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800dd4e:	2301      	movs	r3, #1
 800dd50:	e067      	b.n	800de22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800dd52:	4b37      	ldr	r3, [pc, #220]	; (800de30 <HAL_RCC_ClockConfig+0x1bc>)
 800dd54:	689b      	ldr	r3, [r3, #8]
 800dd56:	f023 0203 	bic.w	r2, r3, #3
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	685b      	ldr	r3, [r3, #4]
 800dd5e:	4934      	ldr	r1, [pc, #208]	; (800de30 <HAL_RCC_ClockConfig+0x1bc>)
 800dd60:	4313      	orrs	r3, r2
 800dd62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800dd64:	f7fc ffc2 	bl	800acec <HAL_GetTick>
 800dd68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800dd6a:	e00a      	b.n	800dd82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800dd6c:	f7fc ffbe 	bl	800acec <HAL_GetTick>
 800dd70:	4602      	mov	r2, r0
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	1ad3      	subs	r3, r2, r3
 800dd76:	f241 3288 	movw	r2, #5000	; 0x1388
 800dd7a:	4293      	cmp	r3, r2
 800dd7c:	d901      	bls.n	800dd82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800dd7e:	2303      	movs	r3, #3
 800dd80:	e04f      	b.n	800de22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800dd82:	4b2b      	ldr	r3, [pc, #172]	; (800de30 <HAL_RCC_ClockConfig+0x1bc>)
 800dd84:	689b      	ldr	r3, [r3, #8]
 800dd86:	f003 020c 	and.w	r2, r3, #12
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	685b      	ldr	r3, [r3, #4]
 800dd8e:	009b      	lsls	r3, r3, #2
 800dd90:	429a      	cmp	r2, r3
 800dd92:	d1eb      	bne.n	800dd6c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800dd94:	4b25      	ldr	r3, [pc, #148]	; (800de2c <HAL_RCC_ClockConfig+0x1b8>)
 800dd96:	681b      	ldr	r3, [r3, #0]
 800dd98:	f003 0307 	and.w	r3, r3, #7
 800dd9c:	683a      	ldr	r2, [r7, #0]
 800dd9e:	429a      	cmp	r2, r3
 800dda0:	d20c      	bcs.n	800ddbc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800dda2:	4b22      	ldr	r3, [pc, #136]	; (800de2c <HAL_RCC_ClockConfig+0x1b8>)
 800dda4:	683a      	ldr	r2, [r7, #0]
 800dda6:	b2d2      	uxtb	r2, r2
 800dda8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ddaa:	4b20      	ldr	r3, [pc, #128]	; (800de2c <HAL_RCC_ClockConfig+0x1b8>)
 800ddac:	681b      	ldr	r3, [r3, #0]
 800ddae:	f003 0307 	and.w	r3, r3, #7
 800ddb2:	683a      	ldr	r2, [r7, #0]
 800ddb4:	429a      	cmp	r2, r3
 800ddb6:	d001      	beq.n	800ddbc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800ddb8:	2301      	movs	r3, #1
 800ddba:	e032      	b.n	800de22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	f003 0304 	and.w	r3, r3, #4
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d008      	beq.n	800ddda <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800ddc8:	4b19      	ldr	r3, [pc, #100]	; (800de30 <HAL_RCC_ClockConfig+0x1bc>)
 800ddca:	689b      	ldr	r3, [r3, #8]
 800ddcc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	68db      	ldr	r3, [r3, #12]
 800ddd4:	4916      	ldr	r1, [pc, #88]	; (800de30 <HAL_RCC_ClockConfig+0x1bc>)
 800ddd6:	4313      	orrs	r3, r2
 800ddd8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	681b      	ldr	r3, [r3, #0]
 800ddde:	f003 0308 	and.w	r3, r3, #8
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d009      	beq.n	800ddfa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800dde6:	4b12      	ldr	r3, [pc, #72]	; (800de30 <HAL_RCC_ClockConfig+0x1bc>)
 800dde8:	689b      	ldr	r3, [r3, #8]
 800ddea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	691b      	ldr	r3, [r3, #16]
 800ddf2:	00db      	lsls	r3, r3, #3
 800ddf4:	490e      	ldr	r1, [pc, #56]	; (800de30 <HAL_RCC_ClockConfig+0x1bc>)
 800ddf6:	4313      	orrs	r3, r2
 800ddf8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800ddfa:	f000 f821 	bl	800de40 <HAL_RCC_GetSysClockFreq>
 800ddfe:	4602      	mov	r2, r0
 800de00:	4b0b      	ldr	r3, [pc, #44]	; (800de30 <HAL_RCC_ClockConfig+0x1bc>)
 800de02:	689b      	ldr	r3, [r3, #8]
 800de04:	091b      	lsrs	r3, r3, #4
 800de06:	f003 030f 	and.w	r3, r3, #15
 800de0a:	490a      	ldr	r1, [pc, #40]	; (800de34 <HAL_RCC_ClockConfig+0x1c0>)
 800de0c:	5ccb      	ldrb	r3, [r1, r3]
 800de0e:	fa22 f303 	lsr.w	r3, r2, r3
 800de12:	4a09      	ldr	r2, [pc, #36]	; (800de38 <HAL_RCC_ClockConfig+0x1c4>)
 800de14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800de16:	4b09      	ldr	r3, [pc, #36]	; (800de3c <HAL_RCC_ClockConfig+0x1c8>)
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	4618      	mov	r0, r3
 800de1c:	f7fc ff22 	bl	800ac64 <HAL_InitTick>

  return HAL_OK;
 800de20:	2300      	movs	r3, #0
}
 800de22:	4618      	mov	r0, r3
 800de24:	3710      	adds	r7, #16
 800de26:	46bd      	mov	sp, r7
 800de28:	bd80      	pop	{r7, pc}
 800de2a:	bf00      	nop
 800de2c:	40023c00 	.word	0x40023c00
 800de30:	40023800 	.word	0x40023800
 800de34:	080161ec 	.word	0x080161ec
 800de38:	20000294 	.word	0x20000294
 800de3c:	20000298 	.word	0x20000298

0800de40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800de40:	b5b0      	push	{r4, r5, r7, lr}
 800de42:	b084      	sub	sp, #16
 800de44:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800de46:	2100      	movs	r1, #0
 800de48:	6079      	str	r1, [r7, #4]
 800de4a:	2100      	movs	r1, #0
 800de4c:	60f9      	str	r1, [r7, #12]
 800de4e:	2100      	movs	r1, #0
 800de50:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800de52:	2100      	movs	r1, #0
 800de54:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800de56:	4952      	ldr	r1, [pc, #328]	; (800dfa0 <HAL_RCC_GetSysClockFreq+0x160>)
 800de58:	6889      	ldr	r1, [r1, #8]
 800de5a:	f001 010c 	and.w	r1, r1, #12
 800de5e:	2908      	cmp	r1, #8
 800de60:	d00d      	beq.n	800de7e <HAL_RCC_GetSysClockFreq+0x3e>
 800de62:	2908      	cmp	r1, #8
 800de64:	f200 8094 	bhi.w	800df90 <HAL_RCC_GetSysClockFreq+0x150>
 800de68:	2900      	cmp	r1, #0
 800de6a:	d002      	beq.n	800de72 <HAL_RCC_GetSysClockFreq+0x32>
 800de6c:	2904      	cmp	r1, #4
 800de6e:	d003      	beq.n	800de78 <HAL_RCC_GetSysClockFreq+0x38>
 800de70:	e08e      	b.n	800df90 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800de72:	4b4c      	ldr	r3, [pc, #304]	; (800dfa4 <HAL_RCC_GetSysClockFreq+0x164>)
 800de74:	60bb      	str	r3, [r7, #8]
       break;
 800de76:	e08e      	b.n	800df96 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800de78:	4b4b      	ldr	r3, [pc, #300]	; (800dfa8 <HAL_RCC_GetSysClockFreq+0x168>)
 800de7a:	60bb      	str	r3, [r7, #8]
      break;
 800de7c:	e08b      	b.n	800df96 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800de7e:	4948      	ldr	r1, [pc, #288]	; (800dfa0 <HAL_RCC_GetSysClockFreq+0x160>)
 800de80:	6849      	ldr	r1, [r1, #4]
 800de82:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800de86:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800de88:	4945      	ldr	r1, [pc, #276]	; (800dfa0 <HAL_RCC_GetSysClockFreq+0x160>)
 800de8a:	6849      	ldr	r1, [r1, #4]
 800de8c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 800de90:	2900      	cmp	r1, #0
 800de92:	d024      	beq.n	800dede <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800de94:	4942      	ldr	r1, [pc, #264]	; (800dfa0 <HAL_RCC_GetSysClockFreq+0x160>)
 800de96:	6849      	ldr	r1, [r1, #4]
 800de98:	0989      	lsrs	r1, r1, #6
 800de9a:	4608      	mov	r0, r1
 800de9c:	f04f 0100 	mov.w	r1, #0
 800dea0:	f240 14ff 	movw	r4, #511	; 0x1ff
 800dea4:	f04f 0500 	mov.w	r5, #0
 800dea8:	ea00 0204 	and.w	r2, r0, r4
 800deac:	ea01 0305 	and.w	r3, r1, r5
 800deb0:	493d      	ldr	r1, [pc, #244]	; (800dfa8 <HAL_RCC_GetSysClockFreq+0x168>)
 800deb2:	fb01 f003 	mul.w	r0, r1, r3
 800deb6:	2100      	movs	r1, #0
 800deb8:	fb01 f102 	mul.w	r1, r1, r2
 800debc:	1844      	adds	r4, r0, r1
 800debe:	493a      	ldr	r1, [pc, #232]	; (800dfa8 <HAL_RCC_GetSysClockFreq+0x168>)
 800dec0:	fba2 0101 	umull	r0, r1, r2, r1
 800dec4:	1863      	adds	r3, r4, r1
 800dec6:	4619      	mov	r1, r3
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	461a      	mov	r2, r3
 800decc:	f04f 0300 	mov.w	r3, #0
 800ded0:	f7f2 feba 	bl	8000c48 <__aeabi_uldivmod>
 800ded4:	4602      	mov	r2, r0
 800ded6:	460b      	mov	r3, r1
 800ded8:	4613      	mov	r3, r2
 800deda:	60fb      	str	r3, [r7, #12]
 800dedc:	e04a      	b.n	800df74 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800dede:	4b30      	ldr	r3, [pc, #192]	; (800dfa0 <HAL_RCC_GetSysClockFreq+0x160>)
 800dee0:	685b      	ldr	r3, [r3, #4]
 800dee2:	099b      	lsrs	r3, r3, #6
 800dee4:	461a      	mov	r2, r3
 800dee6:	f04f 0300 	mov.w	r3, #0
 800deea:	f240 10ff 	movw	r0, #511	; 0x1ff
 800deee:	f04f 0100 	mov.w	r1, #0
 800def2:	ea02 0400 	and.w	r4, r2, r0
 800def6:	ea03 0501 	and.w	r5, r3, r1
 800defa:	4620      	mov	r0, r4
 800defc:	4629      	mov	r1, r5
 800defe:	f04f 0200 	mov.w	r2, #0
 800df02:	f04f 0300 	mov.w	r3, #0
 800df06:	014b      	lsls	r3, r1, #5
 800df08:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800df0c:	0142      	lsls	r2, r0, #5
 800df0e:	4610      	mov	r0, r2
 800df10:	4619      	mov	r1, r3
 800df12:	1b00      	subs	r0, r0, r4
 800df14:	eb61 0105 	sbc.w	r1, r1, r5
 800df18:	f04f 0200 	mov.w	r2, #0
 800df1c:	f04f 0300 	mov.w	r3, #0
 800df20:	018b      	lsls	r3, r1, #6
 800df22:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800df26:	0182      	lsls	r2, r0, #6
 800df28:	1a12      	subs	r2, r2, r0
 800df2a:	eb63 0301 	sbc.w	r3, r3, r1
 800df2e:	f04f 0000 	mov.w	r0, #0
 800df32:	f04f 0100 	mov.w	r1, #0
 800df36:	00d9      	lsls	r1, r3, #3
 800df38:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800df3c:	00d0      	lsls	r0, r2, #3
 800df3e:	4602      	mov	r2, r0
 800df40:	460b      	mov	r3, r1
 800df42:	1912      	adds	r2, r2, r4
 800df44:	eb45 0303 	adc.w	r3, r5, r3
 800df48:	f04f 0000 	mov.w	r0, #0
 800df4c:	f04f 0100 	mov.w	r1, #0
 800df50:	0299      	lsls	r1, r3, #10
 800df52:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800df56:	0290      	lsls	r0, r2, #10
 800df58:	4602      	mov	r2, r0
 800df5a:	460b      	mov	r3, r1
 800df5c:	4610      	mov	r0, r2
 800df5e:	4619      	mov	r1, r3
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	461a      	mov	r2, r3
 800df64:	f04f 0300 	mov.w	r3, #0
 800df68:	f7f2 fe6e 	bl	8000c48 <__aeabi_uldivmod>
 800df6c:	4602      	mov	r2, r0
 800df6e:	460b      	mov	r3, r1
 800df70:	4613      	mov	r3, r2
 800df72:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800df74:	4b0a      	ldr	r3, [pc, #40]	; (800dfa0 <HAL_RCC_GetSysClockFreq+0x160>)
 800df76:	685b      	ldr	r3, [r3, #4]
 800df78:	0c1b      	lsrs	r3, r3, #16
 800df7a:	f003 0303 	and.w	r3, r3, #3
 800df7e:	3301      	adds	r3, #1
 800df80:	005b      	lsls	r3, r3, #1
 800df82:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800df84:	68fa      	ldr	r2, [r7, #12]
 800df86:	683b      	ldr	r3, [r7, #0]
 800df88:	fbb2 f3f3 	udiv	r3, r2, r3
 800df8c:	60bb      	str	r3, [r7, #8]
      break;
 800df8e:	e002      	b.n	800df96 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800df90:	4b04      	ldr	r3, [pc, #16]	; (800dfa4 <HAL_RCC_GetSysClockFreq+0x164>)
 800df92:	60bb      	str	r3, [r7, #8]
      break;
 800df94:	bf00      	nop
    }
  }
  return sysclockfreq;
 800df96:	68bb      	ldr	r3, [r7, #8]
}
 800df98:	4618      	mov	r0, r3
 800df9a:	3710      	adds	r7, #16
 800df9c:	46bd      	mov	sp, r7
 800df9e:	bdb0      	pop	{r4, r5, r7, pc}
 800dfa0:	40023800 	.word	0x40023800
 800dfa4:	00f42400 	.word	0x00f42400
 800dfa8:	00b71b00 	.word	0x00b71b00

0800dfac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800dfac:	b480      	push	{r7}
 800dfae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800dfb0:	4b03      	ldr	r3, [pc, #12]	; (800dfc0 <HAL_RCC_GetHCLKFreq+0x14>)
 800dfb2:	681b      	ldr	r3, [r3, #0]
}
 800dfb4:	4618      	mov	r0, r3
 800dfb6:	46bd      	mov	sp, r7
 800dfb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfbc:	4770      	bx	lr
 800dfbe:	bf00      	nop
 800dfc0:	20000294 	.word	0x20000294

0800dfc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800dfc4:	b580      	push	{r7, lr}
 800dfc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800dfc8:	f7ff fff0 	bl	800dfac <HAL_RCC_GetHCLKFreq>
 800dfcc:	4602      	mov	r2, r0
 800dfce:	4b05      	ldr	r3, [pc, #20]	; (800dfe4 <HAL_RCC_GetPCLK1Freq+0x20>)
 800dfd0:	689b      	ldr	r3, [r3, #8]
 800dfd2:	0a9b      	lsrs	r3, r3, #10
 800dfd4:	f003 0307 	and.w	r3, r3, #7
 800dfd8:	4903      	ldr	r1, [pc, #12]	; (800dfe8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800dfda:	5ccb      	ldrb	r3, [r1, r3]
 800dfdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800dfe0:	4618      	mov	r0, r3
 800dfe2:	bd80      	pop	{r7, pc}
 800dfe4:	40023800 	.word	0x40023800
 800dfe8:	080161fc 	.word	0x080161fc

0800dfec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800dfec:	b580      	push	{r7, lr}
 800dfee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800dff0:	f7ff ffdc 	bl	800dfac <HAL_RCC_GetHCLKFreq>
 800dff4:	4602      	mov	r2, r0
 800dff6:	4b05      	ldr	r3, [pc, #20]	; (800e00c <HAL_RCC_GetPCLK2Freq+0x20>)
 800dff8:	689b      	ldr	r3, [r3, #8]
 800dffa:	0b5b      	lsrs	r3, r3, #13
 800dffc:	f003 0307 	and.w	r3, r3, #7
 800e000:	4903      	ldr	r1, [pc, #12]	; (800e010 <HAL_RCC_GetPCLK2Freq+0x24>)
 800e002:	5ccb      	ldrb	r3, [r1, r3]
 800e004:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e008:	4618      	mov	r0, r3
 800e00a:	bd80      	pop	{r7, pc}
 800e00c:	40023800 	.word	0x40023800
 800e010:	080161fc 	.word	0x080161fc

0800e014 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e014:	b580      	push	{r7, lr}
 800e016:	b082      	sub	sp, #8
 800e018:	af00      	add	r7, sp, #0
 800e01a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d101      	bne.n	800e026 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e022:	2301      	movs	r3, #1
 800e024:	e07b      	b.n	800e11e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d108      	bne.n	800e040 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	685b      	ldr	r3, [r3, #4]
 800e032:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e036:	d009      	beq.n	800e04c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	2200      	movs	r2, #0
 800e03c:	61da      	str	r2, [r3, #28]
 800e03e:	e005      	b.n	800e04c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	2200      	movs	r2, #0
 800e044:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	2200      	movs	r2, #0
 800e04a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	2200      	movs	r2, #0
 800e050:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e058:	b2db      	uxtb	r3, r3
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d106      	bne.n	800e06c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	2200      	movs	r2, #0
 800e062:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e066:	6878      	ldr	r0, [r7, #4]
 800e068:	f7fb fde8 	bl	8009c3c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	2202      	movs	r2, #2
 800e070:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	681b      	ldr	r3, [r3, #0]
 800e078:	681a      	ldr	r2, [r3, #0]
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e082:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	685b      	ldr	r3, [r3, #4]
 800e088:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	689b      	ldr	r3, [r3, #8]
 800e090:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800e094:	431a      	orrs	r2, r3
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	68db      	ldr	r3, [r3, #12]
 800e09a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e09e:	431a      	orrs	r2, r3
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	691b      	ldr	r3, [r3, #16]
 800e0a4:	f003 0302 	and.w	r3, r3, #2
 800e0a8:	431a      	orrs	r2, r3
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	695b      	ldr	r3, [r3, #20]
 800e0ae:	f003 0301 	and.w	r3, r3, #1
 800e0b2:	431a      	orrs	r2, r3
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	699b      	ldr	r3, [r3, #24]
 800e0b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e0bc:	431a      	orrs	r2, r3
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	69db      	ldr	r3, [r3, #28]
 800e0c2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e0c6:	431a      	orrs	r2, r3
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	6a1b      	ldr	r3, [r3, #32]
 800e0cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e0d0:	ea42 0103 	orr.w	r1, r2, r3
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e0d8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	681b      	ldr	r3, [r3, #0]
 800e0e0:	430a      	orrs	r2, r1
 800e0e2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	699b      	ldr	r3, [r3, #24]
 800e0e8:	0c1b      	lsrs	r3, r3, #16
 800e0ea:	f003 0104 	and.w	r1, r3, #4
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e0f2:	f003 0210 	and.w	r2, r3, #16
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	681b      	ldr	r3, [r3, #0]
 800e0fa:	430a      	orrs	r2, r1
 800e0fc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	69da      	ldr	r2, [r3, #28]
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	681b      	ldr	r3, [r3, #0]
 800e108:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e10c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	2200      	movs	r2, #0
 800e112:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	2201      	movs	r2, #1
 800e118:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800e11c:	2300      	movs	r3, #0
}
 800e11e:	4618      	mov	r0, r3
 800e120:	3708      	adds	r7, #8
 800e122:	46bd      	mov	sp, r7
 800e124:	bd80      	pop	{r7, pc}

0800e126 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800e126:	b580      	push	{r7, lr}
 800e128:	b08c      	sub	sp, #48	; 0x30
 800e12a:	af00      	add	r7, sp, #0
 800e12c:	60f8      	str	r0, [r7, #12]
 800e12e:	60b9      	str	r1, [r7, #8]
 800e130:	607a      	str	r2, [r7, #4]
 800e132:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800e134:	2301      	movs	r3, #1
 800e136:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800e138:	2300      	movs	r3, #0
 800e13a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e13e:	68fb      	ldr	r3, [r7, #12]
 800e140:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e144:	2b01      	cmp	r3, #1
 800e146:	d101      	bne.n	800e14c <HAL_SPI_TransmitReceive+0x26>
 800e148:	2302      	movs	r3, #2
 800e14a:	e18a      	b.n	800e462 <HAL_SPI_TransmitReceive+0x33c>
 800e14c:	68fb      	ldr	r3, [r7, #12]
 800e14e:	2201      	movs	r2, #1
 800e150:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e154:	f7fc fdca 	bl	800acec <HAL_GetTick>
 800e158:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800e15a:	68fb      	ldr	r3, [r7, #12]
 800e15c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e160:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	685b      	ldr	r3, [r3, #4]
 800e168:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800e16a:	887b      	ldrh	r3, [r7, #2]
 800e16c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800e16e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e172:	2b01      	cmp	r3, #1
 800e174:	d00f      	beq.n	800e196 <HAL_SPI_TransmitReceive+0x70>
 800e176:	69fb      	ldr	r3, [r7, #28]
 800e178:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e17c:	d107      	bne.n	800e18e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800e17e:	68fb      	ldr	r3, [r7, #12]
 800e180:	689b      	ldr	r3, [r3, #8]
 800e182:	2b00      	cmp	r3, #0
 800e184:	d103      	bne.n	800e18e <HAL_SPI_TransmitReceive+0x68>
 800e186:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e18a:	2b04      	cmp	r3, #4
 800e18c:	d003      	beq.n	800e196 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800e18e:	2302      	movs	r3, #2
 800e190:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800e194:	e15b      	b.n	800e44e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800e196:	68bb      	ldr	r3, [r7, #8]
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d005      	beq.n	800e1a8 <HAL_SPI_TransmitReceive+0x82>
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	d002      	beq.n	800e1a8 <HAL_SPI_TransmitReceive+0x82>
 800e1a2:	887b      	ldrh	r3, [r7, #2]
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d103      	bne.n	800e1b0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800e1a8:	2301      	movs	r3, #1
 800e1aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800e1ae:	e14e      	b.n	800e44e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e1b0:	68fb      	ldr	r3, [r7, #12]
 800e1b2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e1b6:	b2db      	uxtb	r3, r3
 800e1b8:	2b04      	cmp	r3, #4
 800e1ba:	d003      	beq.n	800e1c4 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	2205      	movs	r2, #5
 800e1c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	2200      	movs	r2, #0
 800e1c8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e1ca:	68fb      	ldr	r3, [r7, #12]
 800e1cc:	687a      	ldr	r2, [r7, #4]
 800e1ce:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	887a      	ldrh	r2, [r7, #2]
 800e1d4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	887a      	ldrh	r2, [r7, #2]
 800e1da:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800e1dc:	68fb      	ldr	r3, [r7, #12]
 800e1de:	68ba      	ldr	r2, [r7, #8]
 800e1e0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	887a      	ldrh	r2, [r7, #2]
 800e1e6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	887a      	ldrh	r2, [r7, #2]
 800e1ec:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	2200      	movs	r2, #0
 800e1f2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	2200      	movs	r2, #0
 800e1f8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	681b      	ldr	r3, [r3, #0]
 800e1fe:	681b      	ldr	r3, [r3, #0]
 800e200:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e204:	2b40      	cmp	r3, #64	; 0x40
 800e206:	d007      	beq.n	800e218 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e208:	68fb      	ldr	r3, [r7, #12]
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	681a      	ldr	r2, [r3, #0]
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e216:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800e218:	68fb      	ldr	r3, [r7, #12]
 800e21a:	68db      	ldr	r3, [r3, #12]
 800e21c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e220:	d178      	bne.n	800e314 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e222:	68fb      	ldr	r3, [r7, #12]
 800e224:	685b      	ldr	r3, [r3, #4]
 800e226:	2b00      	cmp	r3, #0
 800e228:	d002      	beq.n	800e230 <HAL_SPI_TransmitReceive+0x10a>
 800e22a:	8b7b      	ldrh	r3, [r7, #26]
 800e22c:	2b01      	cmp	r3, #1
 800e22e:	d166      	bne.n	800e2fe <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e234:	881a      	ldrh	r2, [r3, #0]
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	681b      	ldr	r3, [r3, #0]
 800e23a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e240:	1c9a      	adds	r2, r3, #2
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800e246:	68fb      	ldr	r3, [r7, #12]
 800e248:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e24a:	b29b      	uxth	r3, r3
 800e24c:	3b01      	subs	r3, #1
 800e24e:	b29a      	uxth	r2, r3
 800e250:	68fb      	ldr	r3, [r7, #12]
 800e252:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e254:	e053      	b.n	800e2fe <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	681b      	ldr	r3, [r3, #0]
 800e25a:	689b      	ldr	r3, [r3, #8]
 800e25c:	f003 0302 	and.w	r3, r3, #2
 800e260:	2b02      	cmp	r3, #2
 800e262:	d11b      	bne.n	800e29c <HAL_SPI_TransmitReceive+0x176>
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e268:	b29b      	uxth	r3, r3
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d016      	beq.n	800e29c <HAL_SPI_TransmitReceive+0x176>
 800e26e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e270:	2b01      	cmp	r3, #1
 800e272:	d113      	bne.n	800e29c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e274:	68fb      	ldr	r3, [r7, #12]
 800e276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e278:	881a      	ldrh	r2, [r3, #0]
 800e27a:	68fb      	ldr	r3, [r7, #12]
 800e27c:	681b      	ldr	r3, [r3, #0]
 800e27e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e280:	68fb      	ldr	r3, [r7, #12]
 800e282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e284:	1c9a      	adds	r2, r3, #2
 800e286:	68fb      	ldr	r3, [r7, #12]
 800e288:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800e28a:	68fb      	ldr	r3, [r7, #12]
 800e28c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e28e:	b29b      	uxth	r3, r3
 800e290:	3b01      	subs	r3, #1
 800e292:	b29a      	uxth	r2, r3
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e298:	2300      	movs	r3, #0
 800e29a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	681b      	ldr	r3, [r3, #0]
 800e2a0:	689b      	ldr	r3, [r3, #8]
 800e2a2:	f003 0301 	and.w	r3, r3, #1
 800e2a6:	2b01      	cmp	r3, #1
 800e2a8:	d119      	bne.n	800e2de <HAL_SPI_TransmitReceive+0x1b8>
 800e2aa:	68fb      	ldr	r3, [r7, #12]
 800e2ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e2ae:	b29b      	uxth	r3, r3
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d014      	beq.n	800e2de <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e2b4:	68fb      	ldr	r3, [r7, #12]
 800e2b6:	681b      	ldr	r3, [r3, #0]
 800e2b8:	68da      	ldr	r2, [r3, #12]
 800e2ba:	68fb      	ldr	r3, [r7, #12]
 800e2bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e2be:	b292      	uxth	r2, r2
 800e2c0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e2c2:	68fb      	ldr	r3, [r7, #12]
 800e2c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e2c6:	1c9a      	adds	r2, r3, #2
 800e2c8:	68fb      	ldr	r3, [r7, #12]
 800e2ca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800e2cc:	68fb      	ldr	r3, [r7, #12]
 800e2ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e2d0:	b29b      	uxth	r3, r3
 800e2d2:	3b01      	subs	r3, #1
 800e2d4:	b29a      	uxth	r2, r3
 800e2d6:	68fb      	ldr	r3, [r7, #12]
 800e2d8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e2da:	2301      	movs	r3, #1
 800e2dc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800e2de:	f7fc fd05 	bl	800acec <HAL_GetTick>
 800e2e2:	4602      	mov	r2, r0
 800e2e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2e6:	1ad3      	subs	r3, r2, r3
 800e2e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e2ea:	429a      	cmp	r2, r3
 800e2ec:	d807      	bhi.n	800e2fe <HAL_SPI_TransmitReceive+0x1d8>
 800e2ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e2f4:	d003      	beq.n	800e2fe <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800e2f6:	2303      	movs	r3, #3
 800e2f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800e2fc:	e0a7      	b.n	800e44e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e2fe:	68fb      	ldr	r3, [r7, #12]
 800e300:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e302:	b29b      	uxth	r3, r3
 800e304:	2b00      	cmp	r3, #0
 800e306:	d1a6      	bne.n	800e256 <HAL_SPI_TransmitReceive+0x130>
 800e308:	68fb      	ldr	r3, [r7, #12]
 800e30a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e30c:	b29b      	uxth	r3, r3
 800e30e:	2b00      	cmp	r3, #0
 800e310:	d1a1      	bne.n	800e256 <HAL_SPI_TransmitReceive+0x130>
 800e312:	e07c      	b.n	800e40e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e314:	68fb      	ldr	r3, [r7, #12]
 800e316:	685b      	ldr	r3, [r3, #4]
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d002      	beq.n	800e322 <HAL_SPI_TransmitReceive+0x1fc>
 800e31c:	8b7b      	ldrh	r3, [r7, #26]
 800e31e:	2b01      	cmp	r3, #1
 800e320:	d16b      	bne.n	800e3fa <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e322:	68fb      	ldr	r3, [r7, #12]
 800e324:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	681b      	ldr	r3, [r3, #0]
 800e32a:	330c      	adds	r3, #12
 800e32c:	7812      	ldrb	r2, [r2, #0]
 800e32e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e334:	1c5a      	adds	r2, r3, #1
 800e336:	68fb      	ldr	r3, [r7, #12]
 800e338:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800e33a:	68fb      	ldr	r3, [r7, #12]
 800e33c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e33e:	b29b      	uxth	r3, r3
 800e340:	3b01      	subs	r3, #1
 800e342:	b29a      	uxth	r2, r3
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e348:	e057      	b.n	800e3fa <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e34a:	68fb      	ldr	r3, [r7, #12]
 800e34c:	681b      	ldr	r3, [r3, #0]
 800e34e:	689b      	ldr	r3, [r3, #8]
 800e350:	f003 0302 	and.w	r3, r3, #2
 800e354:	2b02      	cmp	r3, #2
 800e356:	d11c      	bne.n	800e392 <HAL_SPI_TransmitReceive+0x26c>
 800e358:	68fb      	ldr	r3, [r7, #12]
 800e35a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e35c:	b29b      	uxth	r3, r3
 800e35e:	2b00      	cmp	r3, #0
 800e360:	d017      	beq.n	800e392 <HAL_SPI_TransmitReceive+0x26c>
 800e362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e364:	2b01      	cmp	r3, #1
 800e366:	d114      	bne.n	800e392 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e36c:	68fb      	ldr	r3, [r7, #12]
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	330c      	adds	r3, #12
 800e372:	7812      	ldrb	r2, [r2, #0]
 800e374:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800e376:	68fb      	ldr	r3, [r7, #12]
 800e378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e37a:	1c5a      	adds	r2, r3, #1
 800e37c:	68fb      	ldr	r3, [r7, #12]
 800e37e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800e380:	68fb      	ldr	r3, [r7, #12]
 800e382:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e384:	b29b      	uxth	r3, r3
 800e386:	3b01      	subs	r3, #1
 800e388:	b29a      	uxth	r2, r3
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e38e:	2300      	movs	r3, #0
 800e390:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e392:	68fb      	ldr	r3, [r7, #12]
 800e394:	681b      	ldr	r3, [r3, #0]
 800e396:	689b      	ldr	r3, [r3, #8]
 800e398:	f003 0301 	and.w	r3, r3, #1
 800e39c:	2b01      	cmp	r3, #1
 800e39e:	d119      	bne.n	800e3d4 <HAL_SPI_TransmitReceive+0x2ae>
 800e3a0:	68fb      	ldr	r3, [r7, #12]
 800e3a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e3a4:	b29b      	uxth	r3, r3
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d014      	beq.n	800e3d4 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	681b      	ldr	r3, [r3, #0]
 800e3ae:	68da      	ldr	r2, [r3, #12]
 800e3b0:	68fb      	ldr	r3, [r7, #12]
 800e3b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e3b4:	b2d2      	uxtb	r2, r2
 800e3b6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800e3b8:	68fb      	ldr	r3, [r7, #12]
 800e3ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e3bc:	1c5a      	adds	r2, r3, #1
 800e3be:	68fb      	ldr	r3, [r7, #12]
 800e3c0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800e3c2:	68fb      	ldr	r3, [r7, #12]
 800e3c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e3c6:	b29b      	uxth	r3, r3
 800e3c8:	3b01      	subs	r3, #1
 800e3ca:	b29a      	uxth	r2, r3
 800e3cc:	68fb      	ldr	r3, [r7, #12]
 800e3ce:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e3d0:	2301      	movs	r3, #1
 800e3d2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800e3d4:	f7fc fc8a 	bl	800acec <HAL_GetTick>
 800e3d8:	4602      	mov	r2, r0
 800e3da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3dc:	1ad3      	subs	r3, r2, r3
 800e3de:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e3e0:	429a      	cmp	r2, r3
 800e3e2:	d803      	bhi.n	800e3ec <HAL_SPI_TransmitReceive+0x2c6>
 800e3e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e3e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3ea:	d102      	bne.n	800e3f2 <HAL_SPI_TransmitReceive+0x2cc>
 800e3ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d103      	bne.n	800e3fa <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800e3f2:	2303      	movs	r3, #3
 800e3f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800e3f8:	e029      	b.n	800e44e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e3fe:	b29b      	uxth	r3, r3
 800e400:	2b00      	cmp	r3, #0
 800e402:	d1a2      	bne.n	800e34a <HAL_SPI_TransmitReceive+0x224>
 800e404:	68fb      	ldr	r3, [r7, #12]
 800e406:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e408:	b29b      	uxth	r3, r3
 800e40a:	2b00      	cmp	r3, #0
 800e40c:	d19d      	bne.n	800e34a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e40e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e410:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e412:	68f8      	ldr	r0, [r7, #12]
 800e414:	f000 f8b2 	bl	800e57c <SPI_EndRxTxTransaction>
 800e418:	4603      	mov	r3, r0
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d006      	beq.n	800e42c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800e41e:	2301      	movs	r3, #1
 800e420:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e424:	68fb      	ldr	r3, [r7, #12]
 800e426:	2220      	movs	r2, #32
 800e428:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800e42a:	e010      	b.n	800e44e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e42c:	68fb      	ldr	r3, [r7, #12]
 800e42e:	689b      	ldr	r3, [r3, #8]
 800e430:	2b00      	cmp	r3, #0
 800e432:	d10b      	bne.n	800e44c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e434:	2300      	movs	r3, #0
 800e436:	617b      	str	r3, [r7, #20]
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	681b      	ldr	r3, [r3, #0]
 800e43c:	68db      	ldr	r3, [r3, #12]
 800e43e:	617b      	str	r3, [r7, #20]
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	689b      	ldr	r3, [r3, #8]
 800e446:	617b      	str	r3, [r7, #20]
 800e448:	697b      	ldr	r3, [r7, #20]
 800e44a:	e000      	b.n	800e44e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800e44c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	2201      	movs	r2, #1
 800e452:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	2200      	movs	r2, #0
 800e45a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800e45e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800e462:	4618      	mov	r0, r3
 800e464:	3730      	adds	r7, #48	; 0x30
 800e466:	46bd      	mov	sp, r7
 800e468:	bd80      	pop	{r7, pc}
	...

0800e46c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800e46c:	b580      	push	{r7, lr}
 800e46e:	b088      	sub	sp, #32
 800e470:	af00      	add	r7, sp, #0
 800e472:	60f8      	str	r0, [r7, #12]
 800e474:	60b9      	str	r1, [r7, #8]
 800e476:	603b      	str	r3, [r7, #0]
 800e478:	4613      	mov	r3, r2
 800e47a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800e47c:	f7fc fc36 	bl	800acec <HAL_GetTick>
 800e480:	4602      	mov	r2, r0
 800e482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e484:	1a9b      	subs	r3, r3, r2
 800e486:	683a      	ldr	r2, [r7, #0]
 800e488:	4413      	add	r3, r2
 800e48a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800e48c:	f7fc fc2e 	bl	800acec <HAL_GetTick>
 800e490:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800e492:	4b39      	ldr	r3, [pc, #228]	; (800e578 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	015b      	lsls	r3, r3, #5
 800e498:	0d1b      	lsrs	r3, r3, #20
 800e49a:	69fa      	ldr	r2, [r7, #28]
 800e49c:	fb02 f303 	mul.w	r3, r2, r3
 800e4a0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e4a2:	e054      	b.n	800e54e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800e4a4:	683b      	ldr	r3, [r7, #0]
 800e4a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4aa:	d050      	beq.n	800e54e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800e4ac:	f7fc fc1e 	bl	800acec <HAL_GetTick>
 800e4b0:	4602      	mov	r2, r0
 800e4b2:	69bb      	ldr	r3, [r7, #24]
 800e4b4:	1ad3      	subs	r3, r2, r3
 800e4b6:	69fa      	ldr	r2, [r7, #28]
 800e4b8:	429a      	cmp	r2, r3
 800e4ba:	d902      	bls.n	800e4c2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800e4bc:	69fb      	ldr	r3, [r7, #28]
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	d13d      	bne.n	800e53e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e4c2:	68fb      	ldr	r3, [r7, #12]
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	685a      	ldr	r2, [r3, #4]
 800e4c8:	68fb      	ldr	r3, [r7, #12]
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800e4d0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e4d2:	68fb      	ldr	r3, [r7, #12]
 800e4d4:	685b      	ldr	r3, [r3, #4]
 800e4d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e4da:	d111      	bne.n	800e500 <SPI_WaitFlagStateUntilTimeout+0x94>
 800e4dc:	68fb      	ldr	r3, [r7, #12]
 800e4de:	689b      	ldr	r3, [r3, #8]
 800e4e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e4e4:	d004      	beq.n	800e4f0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e4e6:	68fb      	ldr	r3, [r7, #12]
 800e4e8:	689b      	ldr	r3, [r3, #8]
 800e4ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e4ee:	d107      	bne.n	800e500 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800e4f0:	68fb      	ldr	r3, [r7, #12]
 800e4f2:	681b      	ldr	r3, [r3, #0]
 800e4f4:	681a      	ldr	r2, [r3, #0]
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e4fe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e504:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e508:	d10f      	bne.n	800e52a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800e50a:	68fb      	ldr	r3, [r7, #12]
 800e50c:	681b      	ldr	r3, [r3, #0]
 800e50e:	681a      	ldr	r2, [r3, #0]
 800e510:	68fb      	ldr	r3, [r7, #12]
 800e512:	681b      	ldr	r3, [r3, #0]
 800e514:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e518:	601a      	str	r2, [r3, #0]
 800e51a:	68fb      	ldr	r3, [r7, #12]
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	681a      	ldr	r2, [r3, #0]
 800e520:	68fb      	ldr	r3, [r7, #12]
 800e522:	681b      	ldr	r3, [r3, #0]
 800e524:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e528:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800e52a:	68fb      	ldr	r3, [r7, #12]
 800e52c:	2201      	movs	r2, #1
 800e52e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e532:	68fb      	ldr	r3, [r7, #12]
 800e534:	2200      	movs	r2, #0
 800e536:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800e53a:	2303      	movs	r3, #3
 800e53c:	e017      	b.n	800e56e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800e53e:	697b      	ldr	r3, [r7, #20]
 800e540:	2b00      	cmp	r3, #0
 800e542:	d101      	bne.n	800e548 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800e544:	2300      	movs	r3, #0
 800e546:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800e548:	697b      	ldr	r3, [r7, #20]
 800e54a:	3b01      	subs	r3, #1
 800e54c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e54e:	68fb      	ldr	r3, [r7, #12]
 800e550:	681b      	ldr	r3, [r3, #0]
 800e552:	689a      	ldr	r2, [r3, #8]
 800e554:	68bb      	ldr	r3, [r7, #8]
 800e556:	4013      	ands	r3, r2
 800e558:	68ba      	ldr	r2, [r7, #8]
 800e55a:	429a      	cmp	r2, r3
 800e55c:	bf0c      	ite	eq
 800e55e:	2301      	moveq	r3, #1
 800e560:	2300      	movne	r3, #0
 800e562:	b2db      	uxtb	r3, r3
 800e564:	461a      	mov	r2, r3
 800e566:	79fb      	ldrb	r3, [r7, #7]
 800e568:	429a      	cmp	r2, r3
 800e56a:	d19b      	bne.n	800e4a4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800e56c:	2300      	movs	r3, #0
}
 800e56e:	4618      	mov	r0, r3
 800e570:	3720      	adds	r7, #32
 800e572:	46bd      	mov	sp, r7
 800e574:	bd80      	pop	{r7, pc}
 800e576:	bf00      	nop
 800e578:	20000294 	.word	0x20000294

0800e57c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800e57c:	b580      	push	{r7, lr}
 800e57e:	b088      	sub	sp, #32
 800e580:	af02      	add	r7, sp, #8
 800e582:	60f8      	str	r0, [r7, #12]
 800e584:	60b9      	str	r1, [r7, #8]
 800e586:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800e588:	4b1b      	ldr	r3, [pc, #108]	; (800e5f8 <SPI_EndRxTxTransaction+0x7c>)
 800e58a:	681b      	ldr	r3, [r3, #0]
 800e58c:	4a1b      	ldr	r2, [pc, #108]	; (800e5fc <SPI_EndRxTxTransaction+0x80>)
 800e58e:	fba2 2303 	umull	r2, r3, r2, r3
 800e592:	0d5b      	lsrs	r3, r3, #21
 800e594:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800e598:	fb02 f303 	mul.w	r3, r2, r3
 800e59c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	685b      	ldr	r3, [r3, #4]
 800e5a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e5a6:	d112      	bne.n	800e5ce <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	9300      	str	r3, [sp, #0]
 800e5ac:	68bb      	ldr	r3, [r7, #8]
 800e5ae:	2200      	movs	r2, #0
 800e5b0:	2180      	movs	r1, #128	; 0x80
 800e5b2:	68f8      	ldr	r0, [r7, #12]
 800e5b4:	f7ff ff5a 	bl	800e46c <SPI_WaitFlagStateUntilTimeout>
 800e5b8:	4603      	mov	r3, r0
 800e5ba:	2b00      	cmp	r3, #0
 800e5bc:	d016      	beq.n	800e5ec <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e5be:	68fb      	ldr	r3, [r7, #12]
 800e5c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e5c2:	f043 0220 	orr.w	r2, r3, #32
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800e5ca:	2303      	movs	r3, #3
 800e5cc:	e00f      	b.n	800e5ee <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800e5ce:	697b      	ldr	r3, [r7, #20]
 800e5d0:	2b00      	cmp	r3, #0
 800e5d2:	d00a      	beq.n	800e5ea <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800e5d4:	697b      	ldr	r3, [r7, #20]
 800e5d6:	3b01      	subs	r3, #1
 800e5d8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	689b      	ldr	r3, [r3, #8]
 800e5e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e5e4:	2b80      	cmp	r3, #128	; 0x80
 800e5e6:	d0f2      	beq.n	800e5ce <SPI_EndRxTxTransaction+0x52>
 800e5e8:	e000      	b.n	800e5ec <SPI_EndRxTxTransaction+0x70>
        break;
 800e5ea:	bf00      	nop
  }

  return HAL_OK;
 800e5ec:	2300      	movs	r3, #0
}
 800e5ee:	4618      	mov	r0, r3
 800e5f0:	3718      	adds	r7, #24
 800e5f2:	46bd      	mov	sp, r7
 800e5f4:	bd80      	pop	{r7, pc}
 800e5f6:	bf00      	nop
 800e5f8:	20000294 	.word	0x20000294
 800e5fc:	165e9f81 	.word	0x165e9f81

0800e600 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e600:	b580      	push	{r7, lr}
 800e602:	b082      	sub	sp, #8
 800e604:	af00      	add	r7, sp, #0
 800e606:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d101      	bne.n	800e612 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e60e:	2301      	movs	r3, #1
 800e610:	e041      	b.n	800e696 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e618:	b2db      	uxtb	r3, r3
 800e61a:	2b00      	cmp	r3, #0
 800e61c:	d106      	bne.n	800e62c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	2200      	movs	r2, #0
 800e622:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800e626:	6878      	ldr	r0, [r7, #4]
 800e628:	f7fb ff9a 	bl	800a560 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	2202      	movs	r2, #2
 800e630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	681a      	ldr	r2, [r3, #0]
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	3304      	adds	r3, #4
 800e63c:	4619      	mov	r1, r3
 800e63e:	4610      	mov	r0, r2
 800e640:	f000 fba8 	bl	800ed94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	2201      	movs	r2, #1
 800e648:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	2201      	movs	r2, #1
 800e650:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	2201      	movs	r2, #1
 800e658:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	2201      	movs	r2, #1
 800e660:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	2201      	movs	r2, #1
 800e668:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	2201      	movs	r2, #1
 800e670:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	2201      	movs	r2, #1
 800e678:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	2201      	movs	r2, #1
 800e680:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	2201      	movs	r2, #1
 800e688:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	2201      	movs	r2, #1
 800e690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e694:	2300      	movs	r3, #0
}
 800e696:	4618      	mov	r0, r3
 800e698:	3708      	adds	r7, #8
 800e69a:	46bd      	mov	sp, r7
 800e69c:	bd80      	pop	{r7, pc}
	...

0800e6a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e6a0:	b480      	push	{r7}
 800e6a2:	b085      	sub	sp, #20
 800e6a4:	af00      	add	r7, sp, #0
 800e6a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e6ae:	b2db      	uxtb	r3, r3
 800e6b0:	2b01      	cmp	r3, #1
 800e6b2:	d001      	beq.n	800e6b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800e6b4:	2301      	movs	r3, #1
 800e6b6:	e04e      	b.n	800e756 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	2202      	movs	r2, #2
 800e6bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	681b      	ldr	r3, [r3, #0]
 800e6c4:	68da      	ldr	r2, [r3, #12]
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	681b      	ldr	r3, [r3, #0]
 800e6ca:	f042 0201 	orr.w	r2, r2, #1
 800e6ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	4a23      	ldr	r2, [pc, #140]	; (800e764 <HAL_TIM_Base_Start_IT+0xc4>)
 800e6d6:	4293      	cmp	r3, r2
 800e6d8:	d022      	beq.n	800e720 <HAL_TIM_Base_Start_IT+0x80>
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e6e2:	d01d      	beq.n	800e720 <HAL_TIM_Base_Start_IT+0x80>
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	4a1f      	ldr	r2, [pc, #124]	; (800e768 <HAL_TIM_Base_Start_IT+0xc8>)
 800e6ea:	4293      	cmp	r3, r2
 800e6ec:	d018      	beq.n	800e720 <HAL_TIM_Base_Start_IT+0x80>
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	681b      	ldr	r3, [r3, #0]
 800e6f2:	4a1e      	ldr	r2, [pc, #120]	; (800e76c <HAL_TIM_Base_Start_IT+0xcc>)
 800e6f4:	4293      	cmp	r3, r2
 800e6f6:	d013      	beq.n	800e720 <HAL_TIM_Base_Start_IT+0x80>
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	4a1c      	ldr	r2, [pc, #112]	; (800e770 <HAL_TIM_Base_Start_IT+0xd0>)
 800e6fe:	4293      	cmp	r3, r2
 800e700:	d00e      	beq.n	800e720 <HAL_TIM_Base_Start_IT+0x80>
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	4a1b      	ldr	r2, [pc, #108]	; (800e774 <HAL_TIM_Base_Start_IT+0xd4>)
 800e708:	4293      	cmp	r3, r2
 800e70a:	d009      	beq.n	800e720 <HAL_TIM_Base_Start_IT+0x80>
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	4a19      	ldr	r2, [pc, #100]	; (800e778 <HAL_TIM_Base_Start_IT+0xd8>)
 800e712:	4293      	cmp	r3, r2
 800e714:	d004      	beq.n	800e720 <HAL_TIM_Base_Start_IT+0x80>
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	4a18      	ldr	r2, [pc, #96]	; (800e77c <HAL_TIM_Base_Start_IT+0xdc>)
 800e71c:	4293      	cmp	r3, r2
 800e71e:	d111      	bne.n	800e744 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	681b      	ldr	r3, [r3, #0]
 800e724:	689b      	ldr	r3, [r3, #8]
 800e726:	f003 0307 	and.w	r3, r3, #7
 800e72a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e72c:	68fb      	ldr	r3, [r7, #12]
 800e72e:	2b06      	cmp	r3, #6
 800e730:	d010      	beq.n	800e754 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	681b      	ldr	r3, [r3, #0]
 800e736:	681a      	ldr	r2, [r3, #0]
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	f042 0201 	orr.w	r2, r2, #1
 800e740:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e742:	e007      	b.n	800e754 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	681a      	ldr	r2, [r3, #0]
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	f042 0201 	orr.w	r2, r2, #1
 800e752:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800e754:	2300      	movs	r3, #0
}
 800e756:	4618      	mov	r0, r3
 800e758:	3714      	adds	r7, #20
 800e75a:	46bd      	mov	sp, r7
 800e75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e760:	4770      	bx	lr
 800e762:	bf00      	nop
 800e764:	40010000 	.word	0x40010000
 800e768:	40000400 	.word	0x40000400
 800e76c:	40000800 	.word	0x40000800
 800e770:	40000c00 	.word	0x40000c00
 800e774:	40010400 	.word	0x40010400
 800e778:	40014000 	.word	0x40014000
 800e77c:	40001800 	.word	0x40001800

0800e780 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800e780:	b580      	push	{r7, lr}
 800e782:	b082      	sub	sp, #8
 800e784:	af00      	add	r7, sp, #0
 800e786:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	d101      	bne.n	800e792 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800e78e:	2301      	movs	r3, #1
 800e790:	e041      	b.n	800e816 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e798:	b2db      	uxtb	r3, r3
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	d106      	bne.n	800e7ac <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	2200      	movs	r2, #0
 800e7a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800e7a6:	6878      	ldr	r0, [r7, #4]
 800e7a8:	f7fb fe86 	bl	800a4b8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	2202      	movs	r2, #2
 800e7b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	681a      	ldr	r2, [r3, #0]
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	3304      	adds	r3, #4
 800e7bc:	4619      	mov	r1, r3
 800e7be:	4610      	mov	r0, r2
 800e7c0:	f000 fae8 	bl	800ed94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	2201      	movs	r2, #1
 800e7c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	2201      	movs	r2, #1
 800e7d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	2201      	movs	r2, #1
 800e7d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	2201      	movs	r2, #1
 800e7e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	2201      	movs	r2, #1
 800e7e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	2201      	movs	r2, #1
 800e7f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	2201      	movs	r2, #1
 800e7f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	2201      	movs	r2, #1
 800e800:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	2201      	movs	r2, #1
 800e808:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	2201      	movs	r2, #1
 800e810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e814:	2300      	movs	r3, #0
}
 800e816:	4618      	mov	r0, r3
 800e818:	3708      	adds	r7, #8
 800e81a:	46bd      	mov	sp, r7
 800e81c:	bd80      	pop	{r7, pc}
	...

0800e820 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e820:	b580      	push	{r7, lr}
 800e822:	b084      	sub	sp, #16
 800e824:	af00      	add	r7, sp, #0
 800e826:	6078      	str	r0, [r7, #4]
 800e828:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800e82a:	683b      	ldr	r3, [r7, #0]
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d109      	bne.n	800e844 <HAL_TIM_PWM_Start+0x24>
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800e836:	b2db      	uxtb	r3, r3
 800e838:	2b01      	cmp	r3, #1
 800e83a:	bf14      	ite	ne
 800e83c:	2301      	movne	r3, #1
 800e83e:	2300      	moveq	r3, #0
 800e840:	b2db      	uxtb	r3, r3
 800e842:	e022      	b.n	800e88a <HAL_TIM_PWM_Start+0x6a>
 800e844:	683b      	ldr	r3, [r7, #0]
 800e846:	2b04      	cmp	r3, #4
 800e848:	d109      	bne.n	800e85e <HAL_TIM_PWM_Start+0x3e>
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800e850:	b2db      	uxtb	r3, r3
 800e852:	2b01      	cmp	r3, #1
 800e854:	bf14      	ite	ne
 800e856:	2301      	movne	r3, #1
 800e858:	2300      	moveq	r3, #0
 800e85a:	b2db      	uxtb	r3, r3
 800e85c:	e015      	b.n	800e88a <HAL_TIM_PWM_Start+0x6a>
 800e85e:	683b      	ldr	r3, [r7, #0]
 800e860:	2b08      	cmp	r3, #8
 800e862:	d109      	bne.n	800e878 <HAL_TIM_PWM_Start+0x58>
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800e86a:	b2db      	uxtb	r3, r3
 800e86c:	2b01      	cmp	r3, #1
 800e86e:	bf14      	ite	ne
 800e870:	2301      	movne	r3, #1
 800e872:	2300      	moveq	r3, #0
 800e874:	b2db      	uxtb	r3, r3
 800e876:	e008      	b.n	800e88a <HAL_TIM_PWM_Start+0x6a>
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800e87e:	b2db      	uxtb	r3, r3
 800e880:	2b01      	cmp	r3, #1
 800e882:	bf14      	ite	ne
 800e884:	2301      	movne	r3, #1
 800e886:	2300      	moveq	r3, #0
 800e888:	b2db      	uxtb	r3, r3
 800e88a:	2b00      	cmp	r3, #0
 800e88c:	d001      	beq.n	800e892 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800e88e:	2301      	movs	r3, #1
 800e890:	e07c      	b.n	800e98c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e892:	683b      	ldr	r3, [r7, #0]
 800e894:	2b00      	cmp	r3, #0
 800e896:	d104      	bne.n	800e8a2 <HAL_TIM_PWM_Start+0x82>
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	2202      	movs	r2, #2
 800e89c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e8a0:	e013      	b.n	800e8ca <HAL_TIM_PWM_Start+0xaa>
 800e8a2:	683b      	ldr	r3, [r7, #0]
 800e8a4:	2b04      	cmp	r3, #4
 800e8a6:	d104      	bne.n	800e8b2 <HAL_TIM_PWM_Start+0x92>
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	2202      	movs	r2, #2
 800e8ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e8b0:	e00b      	b.n	800e8ca <HAL_TIM_PWM_Start+0xaa>
 800e8b2:	683b      	ldr	r3, [r7, #0]
 800e8b4:	2b08      	cmp	r3, #8
 800e8b6:	d104      	bne.n	800e8c2 <HAL_TIM_PWM_Start+0xa2>
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	2202      	movs	r2, #2
 800e8bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e8c0:	e003      	b.n	800e8ca <HAL_TIM_PWM_Start+0xaa>
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	2202      	movs	r2, #2
 800e8c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	2201      	movs	r2, #1
 800e8d0:	6839      	ldr	r1, [r7, #0]
 800e8d2:	4618      	mov	r0, r3
 800e8d4:	f000 fcae 	bl	800f234 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	4a2d      	ldr	r2, [pc, #180]	; (800e994 <HAL_TIM_PWM_Start+0x174>)
 800e8de:	4293      	cmp	r3, r2
 800e8e0:	d004      	beq.n	800e8ec <HAL_TIM_PWM_Start+0xcc>
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	681b      	ldr	r3, [r3, #0]
 800e8e6:	4a2c      	ldr	r2, [pc, #176]	; (800e998 <HAL_TIM_PWM_Start+0x178>)
 800e8e8:	4293      	cmp	r3, r2
 800e8ea:	d101      	bne.n	800e8f0 <HAL_TIM_PWM_Start+0xd0>
 800e8ec:	2301      	movs	r3, #1
 800e8ee:	e000      	b.n	800e8f2 <HAL_TIM_PWM_Start+0xd2>
 800e8f0:	2300      	movs	r3, #0
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	d007      	beq.n	800e906 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	681b      	ldr	r3, [r3, #0]
 800e8fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	681b      	ldr	r3, [r3, #0]
 800e900:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800e904:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	681b      	ldr	r3, [r3, #0]
 800e90a:	4a22      	ldr	r2, [pc, #136]	; (800e994 <HAL_TIM_PWM_Start+0x174>)
 800e90c:	4293      	cmp	r3, r2
 800e90e:	d022      	beq.n	800e956 <HAL_TIM_PWM_Start+0x136>
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	681b      	ldr	r3, [r3, #0]
 800e914:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e918:	d01d      	beq.n	800e956 <HAL_TIM_PWM_Start+0x136>
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	681b      	ldr	r3, [r3, #0]
 800e91e:	4a1f      	ldr	r2, [pc, #124]	; (800e99c <HAL_TIM_PWM_Start+0x17c>)
 800e920:	4293      	cmp	r3, r2
 800e922:	d018      	beq.n	800e956 <HAL_TIM_PWM_Start+0x136>
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	681b      	ldr	r3, [r3, #0]
 800e928:	4a1d      	ldr	r2, [pc, #116]	; (800e9a0 <HAL_TIM_PWM_Start+0x180>)
 800e92a:	4293      	cmp	r3, r2
 800e92c:	d013      	beq.n	800e956 <HAL_TIM_PWM_Start+0x136>
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	681b      	ldr	r3, [r3, #0]
 800e932:	4a1c      	ldr	r2, [pc, #112]	; (800e9a4 <HAL_TIM_PWM_Start+0x184>)
 800e934:	4293      	cmp	r3, r2
 800e936:	d00e      	beq.n	800e956 <HAL_TIM_PWM_Start+0x136>
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	681b      	ldr	r3, [r3, #0]
 800e93c:	4a16      	ldr	r2, [pc, #88]	; (800e998 <HAL_TIM_PWM_Start+0x178>)
 800e93e:	4293      	cmp	r3, r2
 800e940:	d009      	beq.n	800e956 <HAL_TIM_PWM_Start+0x136>
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	681b      	ldr	r3, [r3, #0]
 800e946:	4a18      	ldr	r2, [pc, #96]	; (800e9a8 <HAL_TIM_PWM_Start+0x188>)
 800e948:	4293      	cmp	r3, r2
 800e94a:	d004      	beq.n	800e956 <HAL_TIM_PWM_Start+0x136>
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	681b      	ldr	r3, [r3, #0]
 800e950:	4a16      	ldr	r2, [pc, #88]	; (800e9ac <HAL_TIM_PWM_Start+0x18c>)
 800e952:	4293      	cmp	r3, r2
 800e954:	d111      	bne.n	800e97a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	681b      	ldr	r3, [r3, #0]
 800e95a:	689b      	ldr	r3, [r3, #8]
 800e95c:	f003 0307 	and.w	r3, r3, #7
 800e960:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e962:	68fb      	ldr	r3, [r7, #12]
 800e964:	2b06      	cmp	r3, #6
 800e966:	d010      	beq.n	800e98a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	681a      	ldr	r2, [r3, #0]
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	681b      	ldr	r3, [r3, #0]
 800e972:	f042 0201 	orr.w	r2, r2, #1
 800e976:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e978:	e007      	b.n	800e98a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	681b      	ldr	r3, [r3, #0]
 800e97e:	681a      	ldr	r2, [r3, #0]
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	f042 0201 	orr.w	r2, r2, #1
 800e988:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800e98a:	2300      	movs	r3, #0
}
 800e98c:	4618      	mov	r0, r3
 800e98e:	3710      	adds	r7, #16
 800e990:	46bd      	mov	sp, r7
 800e992:	bd80      	pop	{r7, pc}
 800e994:	40010000 	.word	0x40010000
 800e998:	40010400 	.word	0x40010400
 800e99c:	40000400 	.word	0x40000400
 800e9a0:	40000800 	.word	0x40000800
 800e9a4:	40000c00 	.word	0x40000c00
 800e9a8:	40014000 	.word	0x40014000
 800e9ac:	40001800 	.word	0x40001800

0800e9b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e9b0:	b580      	push	{r7, lr}
 800e9b2:	b082      	sub	sp, #8
 800e9b4:	af00      	add	r7, sp, #0
 800e9b6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	681b      	ldr	r3, [r3, #0]
 800e9bc:	691b      	ldr	r3, [r3, #16]
 800e9be:	f003 0302 	and.w	r3, r3, #2
 800e9c2:	2b02      	cmp	r3, #2
 800e9c4:	d122      	bne.n	800ea0c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	68db      	ldr	r3, [r3, #12]
 800e9cc:	f003 0302 	and.w	r3, r3, #2
 800e9d0:	2b02      	cmp	r3, #2
 800e9d2:	d11b      	bne.n	800ea0c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	681b      	ldr	r3, [r3, #0]
 800e9d8:	f06f 0202 	mvn.w	r2, #2
 800e9dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	2201      	movs	r2, #1
 800e9e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	681b      	ldr	r3, [r3, #0]
 800e9e8:	699b      	ldr	r3, [r3, #24]
 800e9ea:	f003 0303 	and.w	r3, r3, #3
 800e9ee:	2b00      	cmp	r3, #0
 800e9f0:	d003      	beq.n	800e9fa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e9f2:	6878      	ldr	r0, [r7, #4]
 800e9f4:	f000 f9b0 	bl	800ed58 <HAL_TIM_IC_CaptureCallback>
 800e9f8:	e005      	b.n	800ea06 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e9fa:	6878      	ldr	r0, [r7, #4]
 800e9fc:	f000 f9a2 	bl	800ed44 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ea00:	6878      	ldr	r0, [r7, #4]
 800ea02:	f000 f9b3 	bl	800ed6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	2200      	movs	r2, #0
 800ea0a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	691b      	ldr	r3, [r3, #16]
 800ea12:	f003 0304 	and.w	r3, r3, #4
 800ea16:	2b04      	cmp	r3, #4
 800ea18:	d122      	bne.n	800ea60 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	681b      	ldr	r3, [r3, #0]
 800ea1e:	68db      	ldr	r3, [r3, #12]
 800ea20:	f003 0304 	and.w	r3, r3, #4
 800ea24:	2b04      	cmp	r3, #4
 800ea26:	d11b      	bne.n	800ea60 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	681b      	ldr	r3, [r3, #0]
 800ea2c:	f06f 0204 	mvn.w	r2, #4
 800ea30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	2202      	movs	r2, #2
 800ea36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	681b      	ldr	r3, [r3, #0]
 800ea3c:	699b      	ldr	r3, [r3, #24]
 800ea3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	d003      	beq.n	800ea4e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ea46:	6878      	ldr	r0, [r7, #4]
 800ea48:	f000 f986 	bl	800ed58 <HAL_TIM_IC_CaptureCallback>
 800ea4c:	e005      	b.n	800ea5a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ea4e:	6878      	ldr	r0, [r7, #4]
 800ea50:	f000 f978 	bl	800ed44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ea54:	6878      	ldr	r0, [r7, #4]
 800ea56:	f000 f989 	bl	800ed6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	2200      	movs	r2, #0
 800ea5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	681b      	ldr	r3, [r3, #0]
 800ea64:	691b      	ldr	r3, [r3, #16]
 800ea66:	f003 0308 	and.w	r3, r3, #8
 800ea6a:	2b08      	cmp	r3, #8
 800ea6c:	d122      	bne.n	800eab4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	681b      	ldr	r3, [r3, #0]
 800ea72:	68db      	ldr	r3, [r3, #12]
 800ea74:	f003 0308 	and.w	r3, r3, #8
 800ea78:	2b08      	cmp	r3, #8
 800ea7a:	d11b      	bne.n	800eab4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	681b      	ldr	r3, [r3, #0]
 800ea80:	f06f 0208 	mvn.w	r2, #8
 800ea84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	2204      	movs	r2, #4
 800ea8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	69db      	ldr	r3, [r3, #28]
 800ea92:	f003 0303 	and.w	r3, r3, #3
 800ea96:	2b00      	cmp	r3, #0
 800ea98:	d003      	beq.n	800eaa2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ea9a:	6878      	ldr	r0, [r7, #4]
 800ea9c:	f000 f95c 	bl	800ed58 <HAL_TIM_IC_CaptureCallback>
 800eaa0:	e005      	b.n	800eaae <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800eaa2:	6878      	ldr	r0, [r7, #4]
 800eaa4:	f000 f94e 	bl	800ed44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800eaa8:	6878      	ldr	r0, [r7, #4]
 800eaaa:	f000 f95f 	bl	800ed6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	2200      	movs	r2, #0
 800eab2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	681b      	ldr	r3, [r3, #0]
 800eab8:	691b      	ldr	r3, [r3, #16]
 800eaba:	f003 0310 	and.w	r3, r3, #16
 800eabe:	2b10      	cmp	r3, #16
 800eac0:	d122      	bne.n	800eb08 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	681b      	ldr	r3, [r3, #0]
 800eac6:	68db      	ldr	r3, [r3, #12]
 800eac8:	f003 0310 	and.w	r3, r3, #16
 800eacc:	2b10      	cmp	r3, #16
 800eace:	d11b      	bne.n	800eb08 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	681b      	ldr	r3, [r3, #0]
 800ead4:	f06f 0210 	mvn.w	r2, #16
 800ead8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	2208      	movs	r2, #8
 800eade:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	681b      	ldr	r3, [r3, #0]
 800eae4:	69db      	ldr	r3, [r3, #28]
 800eae6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800eaea:	2b00      	cmp	r3, #0
 800eaec:	d003      	beq.n	800eaf6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800eaee:	6878      	ldr	r0, [r7, #4]
 800eaf0:	f000 f932 	bl	800ed58 <HAL_TIM_IC_CaptureCallback>
 800eaf4:	e005      	b.n	800eb02 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800eaf6:	6878      	ldr	r0, [r7, #4]
 800eaf8:	f000 f924 	bl	800ed44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800eafc:	6878      	ldr	r0, [r7, #4]
 800eafe:	f000 f935 	bl	800ed6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	2200      	movs	r2, #0
 800eb06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	681b      	ldr	r3, [r3, #0]
 800eb0c:	691b      	ldr	r3, [r3, #16]
 800eb0e:	f003 0301 	and.w	r3, r3, #1
 800eb12:	2b01      	cmp	r3, #1
 800eb14:	d10e      	bne.n	800eb34 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	681b      	ldr	r3, [r3, #0]
 800eb1a:	68db      	ldr	r3, [r3, #12]
 800eb1c:	f003 0301 	and.w	r3, r3, #1
 800eb20:	2b01      	cmp	r3, #1
 800eb22:	d107      	bne.n	800eb34 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	681b      	ldr	r3, [r3, #0]
 800eb28:	f06f 0201 	mvn.w	r2, #1
 800eb2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800eb2e:	6878      	ldr	r0, [r7, #4]
 800eb30:	f7fa ffd6 	bl	8009ae0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	681b      	ldr	r3, [r3, #0]
 800eb38:	691b      	ldr	r3, [r3, #16]
 800eb3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800eb3e:	2b80      	cmp	r3, #128	; 0x80
 800eb40:	d10e      	bne.n	800eb60 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	681b      	ldr	r3, [r3, #0]
 800eb46:	68db      	ldr	r3, [r3, #12]
 800eb48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800eb4c:	2b80      	cmp	r3, #128	; 0x80
 800eb4e:	d107      	bne.n	800eb60 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	681b      	ldr	r3, [r3, #0]
 800eb54:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800eb58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800eb5a:	6878      	ldr	r0, [r7, #4]
 800eb5c:	f000 fc68 	bl	800f430 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	681b      	ldr	r3, [r3, #0]
 800eb64:	691b      	ldr	r3, [r3, #16]
 800eb66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eb6a:	2b40      	cmp	r3, #64	; 0x40
 800eb6c:	d10e      	bne.n	800eb8c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	681b      	ldr	r3, [r3, #0]
 800eb72:	68db      	ldr	r3, [r3, #12]
 800eb74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eb78:	2b40      	cmp	r3, #64	; 0x40
 800eb7a:	d107      	bne.n	800eb8c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	681b      	ldr	r3, [r3, #0]
 800eb80:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800eb84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800eb86:	6878      	ldr	r0, [r7, #4]
 800eb88:	f000 f8fa 	bl	800ed80 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	681b      	ldr	r3, [r3, #0]
 800eb90:	691b      	ldr	r3, [r3, #16]
 800eb92:	f003 0320 	and.w	r3, r3, #32
 800eb96:	2b20      	cmp	r3, #32
 800eb98:	d10e      	bne.n	800ebb8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	68db      	ldr	r3, [r3, #12]
 800eba0:	f003 0320 	and.w	r3, r3, #32
 800eba4:	2b20      	cmp	r3, #32
 800eba6:	d107      	bne.n	800ebb8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	681b      	ldr	r3, [r3, #0]
 800ebac:	f06f 0220 	mvn.w	r2, #32
 800ebb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ebb2:	6878      	ldr	r0, [r7, #4]
 800ebb4:	f000 fc32 	bl	800f41c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ebb8:	bf00      	nop
 800ebba:	3708      	adds	r7, #8
 800ebbc:	46bd      	mov	sp, r7
 800ebbe:	bd80      	pop	{r7, pc}

0800ebc0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ebc0:	b580      	push	{r7, lr}
 800ebc2:	b086      	sub	sp, #24
 800ebc4:	af00      	add	r7, sp, #0
 800ebc6:	60f8      	str	r0, [r7, #12]
 800ebc8:	60b9      	str	r1, [r7, #8]
 800ebca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ebcc:	2300      	movs	r3, #0
 800ebce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ebd6:	2b01      	cmp	r3, #1
 800ebd8:	d101      	bne.n	800ebde <HAL_TIM_PWM_ConfigChannel+0x1e>
 800ebda:	2302      	movs	r3, #2
 800ebdc:	e0ae      	b.n	800ed3c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800ebde:	68fb      	ldr	r3, [r7, #12]
 800ebe0:	2201      	movs	r2, #1
 800ebe2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	2b0c      	cmp	r3, #12
 800ebea:	f200 809f 	bhi.w	800ed2c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800ebee:	a201      	add	r2, pc, #4	; (adr r2, 800ebf4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ebf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebf4:	0800ec29 	.word	0x0800ec29
 800ebf8:	0800ed2d 	.word	0x0800ed2d
 800ebfc:	0800ed2d 	.word	0x0800ed2d
 800ec00:	0800ed2d 	.word	0x0800ed2d
 800ec04:	0800ec69 	.word	0x0800ec69
 800ec08:	0800ed2d 	.word	0x0800ed2d
 800ec0c:	0800ed2d 	.word	0x0800ed2d
 800ec10:	0800ed2d 	.word	0x0800ed2d
 800ec14:	0800ecab 	.word	0x0800ecab
 800ec18:	0800ed2d 	.word	0x0800ed2d
 800ec1c:	0800ed2d 	.word	0x0800ed2d
 800ec20:	0800ed2d 	.word	0x0800ed2d
 800ec24:	0800eceb 	.word	0x0800eceb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ec28:	68fb      	ldr	r3, [r7, #12]
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	68b9      	ldr	r1, [r7, #8]
 800ec2e:	4618      	mov	r0, r3
 800ec30:	f000 f950 	bl	800eed4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	681b      	ldr	r3, [r3, #0]
 800ec38:	699a      	ldr	r2, [r3, #24]
 800ec3a:	68fb      	ldr	r3, [r7, #12]
 800ec3c:	681b      	ldr	r3, [r3, #0]
 800ec3e:	f042 0208 	orr.w	r2, r2, #8
 800ec42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ec44:	68fb      	ldr	r3, [r7, #12]
 800ec46:	681b      	ldr	r3, [r3, #0]
 800ec48:	699a      	ldr	r2, [r3, #24]
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	681b      	ldr	r3, [r3, #0]
 800ec4e:	f022 0204 	bic.w	r2, r2, #4
 800ec52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ec54:	68fb      	ldr	r3, [r7, #12]
 800ec56:	681b      	ldr	r3, [r3, #0]
 800ec58:	6999      	ldr	r1, [r3, #24]
 800ec5a:	68bb      	ldr	r3, [r7, #8]
 800ec5c:	691a      	ldr	r2, [r3, #16]
 800ec5e:	68fb      	ldr	r3, [r7, #12]
 800ec60:	681b      	ldr	r3, [r3, #0]
 800ec62:	430a      	orrs	r2, r1
 800ec64:	619a      	str	r2, [r3, #24]
      break;
 800ec66:	e064      	b.n	800ed32 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ec68:	68fb      	ldr	r3, [r7, #12]
 800ec6a:	681b      	ldr	r3, [r3, #0]
 800ec6c:	68b9      	ldr	r1, [r7, #8]
 800ec6e:	4618      	mov	r0, r3
 800ec70:	f000 f9a0 	bl	800efb4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ec74:	68fb      	ldr	r3, [r7, #12]
 800ec76:	681b      	ldr	r3, [r3, #0]
 800ec78:	699a      	ldr	r2, [r3, #24]
 800ec7a:	68fb      	ldr	r3, [r7, #12]
 800ec7c:	681b      	ldr	r3, [r3, #0]
 800ec7e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ec82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ec84:	68fb      	ldr	r3, [r7, #12]
 800ec86:	681b      	ldr	r3, [r3, #0]
 800ec88:	699a      	ldr	r2, [r3, #24]
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	681b      	ldr	r3, [r3, #0]
 800ec8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ec92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ec94:	68fb      	ldr	r3, [r7, #12]
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	6999      	ldr	r1, [r3, #24]
 800ec9a:	68bb      	ldr	r3, [r7, #8]
 800ec9c:	691b      	ldr	r3, [r3, #16]
 800ec9e:	021a      	lsls	r2, r3, #8
 800eca0:	68fb      	ldr	r3, [r7, #12]
 800eca2:	681b      	ldr	r3, [r3, #0]
 800eca4:	430a      	orrs	r2, r1
 800eca6:	619a      	str	r2, [r3, #24]
      break;
 800eca8:	e043      	b.n	800ed32 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ecaa:	68fb      	ldr	r3, [r7, #12]
 800ecac:	681b      	ldr	r3, [r3, #0]
 800ecae:	68b9      	ldr	r1, [r7, #8]
 800ecb0:	4618      	mov	r0, r3
 800ecb2:	f000 f9f5 	bl	800f0a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ecb6:	68fb      	ldr	r3, [r7, #12]
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	69da      	ldr	r2, [r3, #28]
 800ecbc:	68fb      	ldr	r3, [r7, #12]
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	f042 0208 	orr.w	r2, r2, #8
 800ecc4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ecc6:	68fb      	ldr	r3, [r7, #12]
 800ecc8:	681b      	ldr	r3, [r3, #0]
 800ecca:	69da      	ldr	r2, [r3, #28]
 800eccc:	68fb      	ldr	r3, [r7, #12]
 800ecce:	681b      	ldr	r3, [r3, #0]
 800ecd0:	f022 0204 	bic.w	r2, r2, #4
 800ecd4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ecd6:	68fb      	ldr	r3, [r7, #12]
 800ecd8:	681b      	ldr	r3, [r3, #0]
 800ecda:	69d9      	ldr	r1, [r3, #28]
 800ecdc:	68bb      	ldr	r3, [r7, #8]
 800ecde:	691a      	ldr	r2, [r3, #16]
 800ece0:	68fb      	ldr	r3, [r7, #12]
 800ece2:	681b      	ldr	r3, [r3, #0]
 800ece4:	430a      	orrs	r2, r1
 800ece6:	61da      	str	r2, [r3, #28]
      break;
 800ece8:	e023      	b.n	800ed32 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ecea:	68fb      	ldr	r3, [r7, #12]
 800ecec:	681b      	ldr	r3, [r3, #0]
 800ecee:	68b9      	ldr	r1, [r7, #8]
 800ecf0:	4618      	mov	r0, r3
 800ecf2:	f000 fa49 	bl	800f188 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ecf6:	68fb      	ldr	r3, [r7, #12]
 800ecf8:	681b      	ldr	r3, [r3, #0]
 800ecfa:	69da      	ldr	r2, [r3, #28]
 800ecfc:	68fb      	ldr	r3, [r7, #12]
 800ecfe:	681b      	ldr	r3, [r3, #0]
 800ed00:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ed04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ed06:	68fb      	ldr	r3, [r7, #12]
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	69da      	ldr	r2, [r3, #28]
 800ed0c:	68fb      	ldr	r3, [r7, #12]
 800ed0e:	681b      	ldr	r3, [r3, #0]
 800ed10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ed14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ed16:	68fb      	ldr	r3, [r7, #12]
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	69d9      	ldr	r1, [r3, #28]
 800ed1c:	68bb      	ldr	r3, [r7, #8]
 800ed1e:	691b      	ldr	r3, [r3, #16]
 800ed20:	021a      	lsls	r2, r3, #8
 800ed22:	68fb      	ldr	r3, [r7, #12]
 800ed24:	681b      	ldr	r3, [r3, #0]
 800ed26:	430a      	orrs	r2, r1
 800ed28:	61da      	str	r2, [r3, #28]
      break;
 800ed2a:	e002      	b.n	800ed32 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800ed2c:	2301      	movs	r3, #1
 800ed2e:	75fb      	strb	r3, [r7, #23]
      break;
 800ed30:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ed32:	68fb      	ldr	r3, [r7, #12]
 800ed34:	2200      	movs	r2, #0
 800ed36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800ed3a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ed3c:	4618      	mov	r0, r3
 800ed3e:	3718      	adds	r7, #24
 800ed40:	46bd      	mov	sp, r7
 800ed42:	bd80      	pop	{r7, pc}

0800ed44 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ed44:	b480      	push	{r7}
 800ed46:	b083      	sub	sp, #12
 800ed48:	af00      	add	r7, sp, #0
 800ed4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ed4c:	bf00      	nop
 800ed4e:	370c      	adds	r7, #12
 800ed50:	46bd      	mov	sp, r7
 800ed52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed56:	4770      	bx	lr

0800ed58 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ed58:	b480      	push	{r7}
 800ed5a:	b083      	sub	sp, #12
 800ed5c:	af00      	add	r7, sp, #0
 800ed5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ed60:	bf00      	nop
 800ed62:	370c      	adds	r7, #12
 800ed64:	46bd      	mov	sp, r7
 800ed66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed6a:	4770      	bx	lr

0800ed6c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ed6c:	b480      	push	{r7}
 800ed6e:	b083      	sub	sp, #12
 800ed70:	af00      	add	r7, sp, #0
 800ed72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ed74:	bf00      	nop
 800ed76:	370c      	adds	r7, #12
 800ed78:	46bd      	mov	sp, r7
 800ed7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed7e:	4770      	bx	lr

0800ed80 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ed80:	b480      	push	{r7}
 800ed82:	b083      	sub	sp, #12
 800ed84:	af00      	add	r7, sp, #0
 800ed86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ed88:	bf00      	nop
 800ed8a:	370c      	adds	r7, #12
 800ed8c:	46bd      	mov	sp, r7
 800ed8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed92:	4770      	bx	lr

0800ed94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ed94:	b480      	push	{r7}
 800ed96:	b085      	sub	sp, #20
 800ed98:	af00      	add	r7, sp, #0
 800ed9a:	6078      	str	r0, [r7, #4]
 800ed9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	681b      	ldr	r3, [r3, #0]
 800eda2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	4a40      	ldr	r2, [pc, #256]	; (800eea8 <TIM_Base_SetConfig+0x114>)
 800eda8:	4293      	cmp	r3, r2
 800edaa:	d013      	beq.n	800edd4 <TIM_Base_SetConfig+0x40>
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800edb2:	d00f      	beq.n	800edd4 <TIM_Base_SetConfig+0x40>
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	4a3d      	ldr	r2, [pc, #244]	; (800eeac <TIM_Base_SetConfig+0x118>)
 800edb8:	4293      	cmp	r3, r2
 800edba:	d00b      	beq.n	800edd4 <TIM_Base_SetConfig+0x40>
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	4a3c      	ldr	r2, [pc, #240]	; (800eeb0 <TIM_Base_SetConfig+0x11c>)
 800edc0:	4293      	cmp	r3, r2
 800edc2:	d007      	beq.n	800edd4 <TIM_Base_SetConfig+0x40>
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	4a3b      	ldr	r2, [pc, #236]	; (800eeb4 <TIM_Base_SetConfig+0x120>)
 800edc8:	4293      	cmp	r3, r2
 800edca:	d003      	beq.n	800edd4 <TIM_Base_SetConfig+0x40>
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	4a3a      	ldr	r2, [pc, #232]	; (800eeb8 <TIM_Base_SetConfig+0x124>)
 800edd0:	4293      	cmp	r3, r2
 800edd2:	d108      	bne.n	800ede6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800edd4:	68fb      	ldr	r3, [r7, #12]
 800edd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800edda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800eddc:	683b      	ldr	r3, [r7, #0]
 800edde:	685b      	ldr	r3, [r3, #4]
 800ede0:	68fa      	ldr	r2, [r7, #12]
 800ede2:	4313      	orrs	r3, r2
 800ede4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	4a2f      	ldr	r2, [pc, #188]	; (800eea8 <TIM_Base_SetConfig+0x114>)
 800edea:	4293      	cmp	r3, r2
 800edec:	d02b      	beq.n	800ee46 <TIM_Base_SetConfig+0xb2>
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800edf4:	d027      	beq.n	800ee46 <TIM_Base_SetConfig+0xb2>
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	4a2c      	ldr	r2, [pc, #176]	; (800eeac <TIM_Base_SetConfig+0x118>)
 800edfa:	4293      	cmp	r3, r2
 800edfc:	d023      	beq.n	800ee46 <TIM_Base_SetConfig+0xb2>
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	4a2b      	ldr	r2, [pc, #172]	; (800eeb0 <TIM_Base_SetConfig+0x11c>)
 800ee02:	4293      	cmp	r3, r2
 800ee04:	d01f      	beq.n	800ee46 <TIM_Base_SetConfig+0xb2>
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	4a2a      	ldr	r2, [pc, #168]	; (800eeb4 <TIM_Base_SetConfig+0x120>)
 800ee0a:	4293      	cmp	r3, r2
 800ee0c:	d01b      	beq.n	800ee46 <TIM_Base_SetConfig+0xb2>
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	4a29      	ldr	r2, [pc, #164]	; (800eeb8 <TIM_Base_SetConfig+0x124>)
 800ee12:	4293      	cmp	r3, r2
 800ee14:	d017      	beq.n	800ee46 <TIM_Base_SetConfig+0xb2>
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	4a28      	ldr	r2, [pc, #160]	; (800eebc <TIM_Base_SetConfig+0x128>)
 800ee1a:	4293      	cmp	r3, r2
 800ee1c:	d013      	beq.n	800ee46 <TIM_Base_SetConfig+0xb2>
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	4a27      	ldr	r2, [pc, #156]	; (800eec0 <TIM_Base_SetConfig+0x12c>)
 800ee22:	4293      	cmp	r3, r2
 800ee24:	d00f      	beq.n	800ee46 <TIM_Base_SetConfig+0xb2>
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	4a26      	ldr	r2, [pc, #152]	; (800eec4 <TIM_Base_SetConfig+0x130>)
 800ee2a:	4293      	cmp	r3, r2
 800ee2c:	d00b      	beq.n	800ee46 <TIM_Base_SetConfig+0xb2>
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	4a25      	ldr	r2, [pc, #148]	; (800eec8 <TIM_Base_SetConfig+0x134>)
 800ee32:	4293      	cmp	r3, r2
 800ee34:	d007      	beq.n	800ee46 <TIM_Base_SetConfig+0xb2>
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	4a24      	ldr	r2, [pc, #144]	; (800eecc <TIM_Base_SetConfig+0x138>)
 800ee3a:	4293      	cmp	r3, r2
 800ee3c:	d003      	beq.n	800ee46 <TIM_Base_SetConfig+0xb2>
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	4a23      	ldr	r2, [pc, #140]	; (800eed0 <TIM_Base_SetConfig+0x13c>)
 800ee42:	4293      	cmp	r3, r2
 800ee44:	d108      	bne.n	800ee58 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ee46:	68fb      	ldr	r3, [r7, #12]
 800ee48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ee4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ee4e:	683b      	ldr	r3, [r7, #0]
 800ee50:	68db      	ldr	r3, [r3, #12]
 800ee52:	68fa      	ldr	r2, [r7, #12]
 800ee54:	4313      	orrs	r3, r2
 800ee56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ee5e:	683b      	ldr	r3, [r7, #0]
 800ee60:	695b      	ldr	r3, [r3, #20]
 800ee62:	4313      	orrs	r3, r2
 800ee64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	68fa      	ldr	r2, [r7, #12]
 800ee6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ee6c:	683b      	ldr	r3, [r7, #0]
 800ee6e:	689a      	ldr	r2, [r3, #8]
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ee74:	683b      	ldr	r3, [r7, #0]
 800ee76:	681a      	ldr	r2, [r3, #0]
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	4a0a      	ldr	r2, [pc, #40]	; (800eea8 <TIM_Base_SetConfig+0x114>)
 800ee80:	4293      	cmp	r3, r2
 800ee82:	d003      	beq.n	800ee8c <TIM_Base_SetConfig+0xf8>
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	4a0c      	ldr	r2, [pc, #48]	; (800eeb8 <TIM_Base_SetConfig+0x124>)
 800ee88:	4293      	cmp	r3, r2
 800ee8a:	d103      	bne.n	800ee94 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ee8c:	683b      	ldr	r3, [r7, #0]
 800ee8e:	691a      	ldr	r2, [r3, #16]
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	2201      	movs	r2, #1
 800ee98:	615a      	str	r2, [r3, #20]
}
 800ee9a:	bf00      	nop
 800ee9c:	3714      	adds	r7, #20
 800ee9e:	46bd      	mov	sp, r7
 800eea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eea4:	4770      	bx	lr
 800eea6:	bf00      	nop
 800eea8:	40010000 	.word	0x40010000
 800eeac:	40000400 	.word	0x40000400
 800eeb0:	40000800 	.word	0x40000800
 800eeb4:	40000c00 	.word	0x40000c00
 800eeb8:	40010400 	.word	0x40010400
 800eebc:	40014000 	.word	0x40014000
 800eec0:	40014400 	.word	0x40014400
 800eec4:	40014800 	.word	0x40014800
 800eec8:	40001800 	.word	0x40001800
 800eecc:	40001c00 	.word	0x40001c00
 800eed0:	40002000 	.word	0x40002000

0800eed4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800eed4:	b480      	push	{r7}
 800eed6:	b087      	sub	sp, #28
 800eed8:	af00      	add	r7, sp, #0
 800eeda:	6078      	str	r0, [r7, #4]
 800eedc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	6a1b      	ldr	r3, [r3, #32]
 800eee2:	f023 0201 	bic.w	r2, r3, #1
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	6a1b      	ldr	r3, [r3, #32]
 800eeee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	685b      	ldr	r3, [r3, #4]
 800eef4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	699b      	ldr	r3, [r3, #24]
 800eefa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ef02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ef04:	68fb      	ldr	r3, [r7, #12]
 800ef06:	f023 0303 	bic.w	r3, r3, #3
 800ef0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ef0c:	683b      	ldr	r3, [r7, #0]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	68fa      	ldr	r2, [r7, #12]
 800ef12:	4313      	orrs	r3, r2
 800ef14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ef16:	697b      	ldr	r3, [r7, #20]
 800ef18:	f023 0302 	bic.w	r3, r3, #2
 800ef1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ef1e:	683b      	ldr	r3, [r7, #0]
 800ef20:	689b      	ldr	r3, [r3, #8]
 800ef22:	697a      	ldr	r2, [r7, #20]
 800ef24:	4313      	orrs	r3, r2
 800ef26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	4a20      	ldr	r2, [pc, #128]	; (800efac <TIM_OC1_SetConfig+0xd8>)
 800ef2c:	4293      	cmp	r3, r2
 800ef2e:	d003      	beq.n	800ef38 <TIM_OC1_SetConfig+0x64>
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	4a1f      	ldr	r2, [pc, #124]	; (800efb0 <TIM_OC1_SetConfig+0xdc>)
 800ef34:	4293      	cmp	r3, r2
 800ef36:	d10c      	bne.n	800ef52 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ef38:	697b      	ldr	r3, [r7, #20]
 800ef3a:	f023 0308 	bic.w	r3, r3, #8
 800ef3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ef40:	683b      	ldr	r3, [r7, #0]
 800ef42:	68db      	ldr	r3, [r3, #12]
 800ef44:	697a      	ldr	r2, [r7, #20]
 800ef46:	4313      	orrs	r3, r2
 800ef48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ef4a:	697b      	ldr	r3, [r7, #20]
 800ef4c:	f023 0304 	bic.w	r3, r3, #4
 800ef50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	4a15      	ldr	r2, [pc, #84]	; (800efac <TIM_OC1_SetConfig+0xd8>)
 800ef56:	4293      	cmp	r3, r2
 800ef58:	d003      	beq.n	800ef62 <TIM_OC1_SetConfig+0x8e>
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	4a14      	ldr	r2, [pc, #80]	; (800efb0 <TIM_OC1_SetConfig+0xdc>)
 800ef5e:	4293      	cmp	r3, r2
 800ef60:	d111      	bne.n	800ef86 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ef62:	693b      	ldr	r3, [r7, #16]
 800ef64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ef68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ef6a:	693b      	ldr	r3, [r7, #16]
 800ef6c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ef70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ef72:	683b      	ldr	r3, [r7, #0]
 800ef74:	695b      	ldr	r3, [r3, #20]
 800ef76:	693a      	ldr	r2, [r7, #16]
 800ef78:	4313      	orrs	r3, r2
 800ef7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ef7c:	683b      	ldr	r3, [r7, #0]
 800ef7e:	699b      	ldr	r3, [r3, #24]
 800ef80:	693a      	ldr	r2, [r7, #16]
 800ef82:	4313      	orrs	r3, r2
 800ef84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	693a      	ldr	r2, [r7, #16]
 800ef8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	68fa      	ldr	r2, [r7, #12]
 800ef90:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ef92:	683b      	ldr	r3, [r7, #0]
 800ef94:	685a      	ldr	r2, [r3, #4]
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	697a      	ldr	r2, [r7, #20]
 800ef9e:	621a      	str	r2, [r3, #32]
}
 800efa0:	bf00      	nop
 800efa2:	371c      	adds	r7, #28
 800efa4:	46bd      	mov	sp, r7
 800efa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efaa:	4770      	bx	lr
 800efac:	40010000 	.word	0x40010000
 800efb0:	40010400 	.word	0x40010400

0800efb4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800efb4:	b480      	push	{r7}
 800efb6:	b087      	sub	sp, #28
 800efb8:	af00      	add	r7, sp, #0
 800efba:	6078      	str	r0, [r7, #4]
 800efbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	6a1b      	ldr	r3, [r3, #32]
 800efc2:	f023 0210 	bic.w	r2, r3, #16
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800efca:	687b      	ldr	r3, [r7, #4]
 800efcc:	6a1b      	ldr	r3, [r3, #32]
 800efce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	685b      	ldr	r3, [r3, #4]
 800efd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	699b      	ldr	r3, [r3, #24]
 800efda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800efdc:	68fb      	ldr	r3, [r7, #12]
 800efde:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800efe2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800efe4:	68fb      	ldr	r3, [r7, #12]
 800efe6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800efea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800efec:	683b      	ldr	r3, [r7, #0]
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	021b      	lsls	r3, r3, #8
 800eff2:	68fa      	ldr	r2, [r7, #12]
 800eff4:	4313      	orrs	r3, r2
 800eff6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800eff8:	697b      	ldr	r3, [r7, #20]
 800effa:	f023 0320 	bic.w	r3, r3, #32
 800effe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f000:	683b      	ldr	r3, [r7, #0]
 800f002:	689b      	ldr	r3, [r3, #8]
 800f004:	011b      	lsls	r3, r3, #4
 800f006:	697a      	ldr	r2, [r7, #20]
 800f008:	4313      	orrs	r3, r2
 800f00a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	4a22      	ldr	r2, [pc, #136]	; (800f098 <TIM_OC2_SetConfig+0xe4>)
 800f010:	4293      	cmp	r3, r2
 800f012:	d003      	beq.n	800f01c <TIM_OC2_SetConfig+0x68>
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	4a21      	ldr	r2, [pc, #132]	; (800f09c <TIM_OC2_SetConfig+0xe8>)
 800f018:	4293      	cmp	r3, r2
 800f01a:	d10d      	bne.n	800f038 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f01c:	697b      	ldr	r3, [r7, #20]
 800f01e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f022:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f024:	683b      	ldr	r3, [r7, #0]
 800f026:	68db      	ldr	r3, [r3, #12]
 800f028:	011b      	lsls	r3, r3, #4
 800f02a:	697a      	ldr	r2, [r7, #20]
 800f02c:	4313      	orrs	r3, r2
 800f02e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f030:	697b      	ldr	r3, [r7, #20]
 800f032:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f036:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	4a17      	ldr	r2, [pc, #92]	; (800f098 <TIM_OC2_SetConfig+0xe4>)
 800f03c:	4293      	cmp	r3, r2
 800f03e:	d003      	beq.n	800f048 <TIM_OC2_SetConfig+0x94>
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	4a16      	ldr	r2, [pc, #88]	; (800f09c <TIM_OC2_SetConfig+0xe8>)
 800f044:	4293      	cmp	r3, r2
 800f046:	d113      	bne.n	800f070 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f048:	693b      	ldr	r3, [r7, #16]
 800f04a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f04e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f050:	693b      	ldr	r3, [r7, #16]
 800f052:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f056:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f058:	683b      	ldr	r3, [r7, #0]
 800f05a:	695b      	ldr	r3, [r3, #20]
 800f05c:	009b      	lsls	r3, r3, #2
 800f05e:	693a      	ldr	r2, [r7, #16]
 800f060:	4313      	orrs	r3, r2
 800f062:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f064:	683b      	ldr	r3, [r7, #0]
 800f066:	699b      	ldr	r3, [r3, #24]
 800f068:	009b      	lsls	r3, r3, #2
 800f06a:	693a      	ldr	r2, [r7, #16]
 800f06c:	4313      	orrs	r3, r2
 800f06e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	693a      	ldr	r2, [r7, #16]
 800f074:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	68fa      	ldr	r2, [r7, #12]
 800f07a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f07c:	683b      	ldr	r3, [r7, #0]
 800f07e:	685a      	ldr	r2, [r3, #4]
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	697a      	ldr	r2, [r7, #20]
 800f088:	621a      	str	r2, [r3, #32]
}
 800f08a:	bf00      	nop
 800f08c:	371c      	adds	r7, #28
 800f08e:	46bd      	mov	sp, r7
 800f090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f094:	4770      	bx	lr
 800f096:	bf00      	nop
 800f098:	40010000 	.word	0x40010000
 800f09c:	40010400 	.word	0x40010400

0800f0a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f0a0:	b480      	push	{r7}
 800f0a2:	b087      	sub	sp, #28
 800f0a4:	af00      	add	r7, sp, #0
 800f0a6:	6078      	str	r0, [r7, #4]
 800f0a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	6a1b      	ldr	r3, [r3, #32]
 800f0ae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	6a1b      	ldr	r3, [r3, #32]
 800f0ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	685b      	ldr	r3, [r3, #4]
 800f0c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	69db      	ldr	r3, [r3, #28]
 800f0c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f0c8:	68fb      	ldr	r3, [r7, #12]
 800f0ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f0ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f0d0:	68fb      	ldr	r3, [r7, #12]
 800f0d2:	f023 0303 	bic.w	r3, r3, #3
 800f0d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f0d8:	683b      	ldr	r3, [r7, #0]
 800f0da:	681b      	ldr	r3, [r3, #0]
 800f0dc:	68fa      	ldr	r2, [r7, #12]
 800f0de:	4313      	orrs	r3, r2
 800f0e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f0e2:	697b      	ldr	r3, [r7, #20]
 800f0e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f0e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f0ea:	683b      	ldr	r3, [r7, #0]
 800f0ec:	689b      	ldr	r3, [r3, #8]
 800f0ee:	021b      	lsls	r3, r3, #8
 800f0f0:	697a      	ldr	r2, [r7, #20]
 800f0f2:	4313      	orrs	r3, r2
 800f0f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	4a21      	ldr	r2, [pc, #132]	; (800f180 <TIM_OC3_SetConfig+0xe0>)
 800f0fa:	4293      	cmp	r3, r2
 800f0fc:	d003      	beq.n	800f106 <TIM_OC3_SetConfig+0x66>
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	4a20      	ldr	r2, [pc, #128]	; (800f184 <TIM_OC3_SetConfig+0xe4>)
 800f102:	4293      	cmp	r3, r2
 800f104:	d10d      	bne.n	800f122 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f106:	697b      	ldr	r3, [r7, #20]
 800f108:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f10c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f10e:	683b      	ldr	r3, [r7, #0]
 800f110:	68db      	ldr	r3, [r3, #12]
 800f112:	021b      	lsls	r3, r3, #8
 800f114:	697a      	ldr	r2, [r7, #20]
 800f116:	4313      	orrs	r3, r2
 800f118:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f11a:	697b      	ldr	r3, [r7, #20]
 800f11c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f120:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	4a16      	ldr	r2, [pc, #88]	; (800f180 <TIM_OC3_SetConfig+0xe0>)
 800f126:	4293      	cmp	r3, r2
 800f128:	d003      	beq.n	800f132 <TIM_OC3_SetConfig+0x92>
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	4a15      	ldr	r2, [pc, #84]	; (800f184 <TIM_OC3_SetConfig+0xe4>)
 800f12e:	4293      	cmp	r3, r2
 800f130:	d113      	bne.n	800f15a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f132:	693b      	ldr	r3, [r7, #16]
 800f134:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f138:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f13a:	693b      	ldr	r3, [r7, #16]
 800f13c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f140:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f142:	683b      	ldr	r3, [r7, #0]
 800f144:	695b      	ldr	r3, [r3, #20]
 800f146:	011b      	lsls	r3, r3, #4
 800f148:	693a      	ldr	r2, [r7, #16]
 800f14a:	4313      	orrs	r3, r2
 800f14c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f14e:	683b      	ldr	r3, [r7, #0]
 800f150:	699b      	ldr	r3, [r3, #24]
 800f152:	011b      	lsls	r3, r3, #4
 800f154:	693a      	ldr	r2, [r7, #16]
 800f156:	4313      	orrs	r3, r2
 800f158:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	693a      	ldr	r2, [r7, #16]
 800f15e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	68fa      	ldr	r2, [r7, #12]
 800f164:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f166:	683b      	ldr	r3, [r7, #0]
 800f168:	685a      	ldr	r2, [r3, #4]
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	697a      	ldr	r2, [r7, #20]
 800f172:	621a      	str	r2, [r3, #32]
}
 800f174:	bf00      	nop
 800f176:	371c      	adds	r7, #28
 800f178:	46bd      	mov	sp, r7
 800f17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f17e:	4770      	bx	lr
 800f180:	40010000 	.word	0x40010000
 800f184:	40010400 	.word	0x40010400

0800f188 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f188:	b480      	push	{r7}
 800f18a:	b087      	sub	sp, #28
 800f18c:	af00      	add	r7, sp, #0
 800f18e:	6078      	str	r0, [r7, #4]
 800f190:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	6a1b      	ldr	r3, [r3, #32]
 800f196:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	6a1b      	ldr	r3, [r3, #32]
 800f1a2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	685b      	ldr	r3, [r3, #4]
 800f1a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	69db      	ldr	r3, [r3, #28]
 800f1ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f1b0:	68fb      	ldr	r3, [r7, #12]
 800f1b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f1b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f1be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f1c0:	683b      	ldr	r3, [r7, #0]
 800f1c2:	681b      	ldr	r3, [r3, #0]
 800f1c4:	021b      	lsls	r3, r3, #8
 800f1c6:	68fa      	ldr	r2, [r7, #12]
 800f1c8:	4313      	orrs	r3, r2
 800f1ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f1cc:	693b      	ldr	r3, [r7, #16]
 800f1ce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f1d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f1d4:	683b      	ldr	r3, [r7, #0]
 800f1d6:	689b      	ldr	r3, [r3, #8]
 800f1d8:	031b      	lsls	r3, r3, #12
 800f1da:	693a      	ldr	r2, [r7, #16]
 800f1dc:	4313      	orrs	r3, r2
 800f1de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	4a12      	ldr	r2, [pc, #72]	; (800f22c <TIM_OC4_SetConfig+0xa4>)
 800f1e4:	4293      	cmp	r3, r2
 800f1e6:	d003      	beq.n	800f1f0 <TIM_OC4_SetConfig+0x68>
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	4a11      	ldr	r2, [pc, #68]	; (800f230 <TIM_OC4_SetConfig+0xa8>)
 800f1ec:	4293      	cmp	r3, r2
 800f1ee:	d109      	bne.n	800f204 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f1f0:	697b      	ldr	r3, [r7, #20]
 800f1f2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f1f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f1f8:	683b      	ldr	r3, [r7, #0]
 800f1fa:	695b      	ldr	r3, [r3, #20]
 800f1fc:	019b      	lsls	r3, r3, #6
 800f1fe:	697a      	ldr	r2, [r7, #20]
 800f200:	4313      	orrs	r3, r2
 800f202:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	697a      	ldr	r2, [r7, #20]
 800f208:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	68fa      	ldr	r2, [r7, #12]
 800f20e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f210:	683b      	ldr	r3, [r7, #0]
 800f212:	685a      	ldr	r2, [r3, #4]
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	693a      	ldr	r2, [r7, #16]
 800f21c:	621a      	str	r2, [r3, #32]
}
 800f21e:	bf00      	nop
 800f220:	371c      	adds	r7, #28
 800f222:	46bd      	mov	sp, r7
 800f224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f228:	4770      	bx	lr
 800f22a:	bf00      	nop
 800f22c:	40010000 	.word	0x40010000
 800f230:	40010400 	.word	0x40010400

0800f234 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800f234:	b480      	push	{r7}
 800f236:	b087      	sub	sp, #28
 800f238:	af00      	add	r7, sp, #0
 800f23a:	60f8      	str	r0, [r7, #12]
 800f23c:	60b9      	str	r1, [r7, #8]
 800f23e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800f240:	68bb      	ldr	r3, [r7, #8]
 800f242:	f003 031f 	and.w	r3, r3, #31
 800f246:	2201      	movs	r2, #1
 800f248:	fa02 f303 	lsl.w	r3, r2, r3
 800f24c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800f24e:	68fb      	ldr	r3, [r7, #12]
 800f250:	6a1a      	ldr	r2, [r3, #32]
 800f252:	697b      	ldr	r3, [r7, #20]
 800f254:	43db      	mvns	r3, r3
 800f256:	401a      	ands	r2, r3
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800f25c:	68fb      	ldr	r3, [r7, #12]
 800f25e:	6a1a      	ldr	r2, [r3, #32]
 800f260:	68bb      	ldr	r3, [r7, #8]
 800f262:	f003 031f 	and.w	r3, r3, #31
 800f266:	6879      	ldr	r1, [r7, #4]
 800f268:	fa01 f303 	lsl.w	r3, r1, r3
 800f26c:	431a      	orrs	r2, r3
 800f26e:	68fb      	ldr	r3, [r7, #12]
 800f270:	621a      	str	r2, [r3, #32]
}
 800f272:	bf00      	nop
 800f274:	371c      	adds	r7, #28
 800f276:	46bd      	mov	sp, r7
 800f278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f27c:	4770      	bx	lr
	...

0800f280 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f280:	b480      	push	{r7}
 800f282:	b085      	sub	sp, #20
 800f284:	af00      	add	r7, sp, #0
 800f286:	6078      	str	r0, [r7, #4]
 800f288:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f290:	2b01      	cmp	r3, #1
 800f292:	d101      	bne.n	800f298 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f294:	2302      	movs	r3, #2
 800f296:	e05a      	b.n	800f34e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	2201      	movs	r2, #1
 800f29c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	2202      	movs	r2, #2
 800f2a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	681b      	ldr	r3, [r3, #0]
 800f2ac:	685b      	ldr	r3, [r3, #4]
 800f2ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	681b      	ldr	r3, [r3, #0]
 800f2b4:	689b      	ldr	r3, [r3, #8]
 800f2b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f2b8:	68fb      	ldr	r3, [r7, #12]
 800f2ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f2be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f2c0:	683b      	ldr	r3, [r7, #0]
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	68fa      	ldr	r2, [r7, #12]
 800f2c6:	4313      	orrs	r3, r2
 800f2c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	681b      	ldr	r3, [r3, #0]
 800f2ce:	68fa      	ldr	r2, [r7, #12]
 800f2d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	681b      	ldr	r3, [r3, #0]
 800f2d6:	4a21      	ldr	r2, [pc, #132]	; (800f35c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800f2d8:	4293      	cmp	r3, r2
 800f2da:	d022      	beq.n	800f322 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	681b      	ldr	r3, [r3, #0]
 800f2e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f2e4:	d01d      	beq.n	800f322 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	681b      	ldr	r3, [r3, #0]
 800f2ea:	4a1d      	ldr	r2, [pc, #116]	; (800f360 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800f2ec:	4293      	cmp	r3, r2
 800f2ee:	d018      	beq.n	800f322 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	681b      	ldr	r3, [r3, #0]
 800f2f4:	4a1b      	ldr	r2, [pc, #108]	; (800f364 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800f2f6:	4293      	cmp	r3, r2
 800f2f8:	d013      	beq.n	800f322 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	681b      	ldr	r3, [r3, #0]
 800f2fe:	4a1a      	ldr	r2, [pc, #104]	; (800f368 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800f300:	4293      	cmp	r3, r2
 800f302:	d00e      	beq.n	800f322 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	681b      	ldr	r3, [r3, #0]
 800f308:	4a18      	ldr	r2, [pc, #96]	; (800f36c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800f30a:	4293      	cmp	r3, r2
 800f30c:	d009      	beq.n	800f322 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	681b      	ldr	r3, [r3, #0]
 800f312:	4a17      	ldr	r2, [pc, #92]	; (800f370 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800f314:	4293      	cmp	r3, r2
 800f316:	d004      	beq.n	800f322 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	681b      	ldr	r3, [r3, #0]
 800f31c:	4a15      	ldr	r2, [pc, #84]	; (800f374 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800f31e:	4293      	cmp	r3, r2
 800f320:	d10c      	bne.n	800f33c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f322:	68bb      	ldr	r3, [r7, #8]
 800f324:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f328:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f32a:	683b      	ldr	r3, [r7, #0]
 800f32c:	685b      	ldr	r3, [r3, #4]
 800f32e:	68ba      	ldr	r2, [r7, #8]
 800f330:	4313      	orrs	r3, r2
 800f332:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	68ba      	ldr	r2, [r7, #8]
 800f33a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	2201      	movs	r2, #1
 800f340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	2200      	movs	r2, #0
 800f348:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f34c:	2300      	movs	r3, #0
}
 800f34e:	4618      	mov	r0, r3
 800f350:	3714      	adds	r7, #20
 800f352:	46bd      	mov	sp, r7
 800f354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f358:	4770      	bx	lr
 800f35a:	bf00      	nop
 800f35c:	40010000 	.word	0x40010000
 800f360:	40000400 	.word	0x40000400
 800f364:	40000800 	.word	0x40000800
 800f368:	40000c00 	.word	0x40000c00
 800f36c:	40010400 	.word	0x40010400
 800f370:	40014000 	.word	0x40014000
 800f374:	40001800 	.word	0x40001800

0800f378 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800f378:	b480      	push	{r7}
 800f37a:	b085      	sub	sp, #20
 800f37c:	af00      	add	r7, sp, #0
 800f37e:	6078      	str	r0, [r7, #4]
 800f380:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800f382:	2300      	movs	r3, #0
 800f384:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f38c:	2b01      	cmp	r3, #1
 800f38e:	d101      	bne.n	800f394 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800f390:	2302      	movs	r3, #2
 800f392:	e03d      	b.n	800f410 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	2201      	movs	r2, #1
 800f398:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800f39c:	68fb      	ldr	r3, [r7, #12]
 800f39e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800f3a2:	683b      	ldr	r3, [r7, #0]
 800f3a4:	68db      	ldr	r3, [r3, #12]
 800f3a6:	4313      	orrs	r3, r2
 800f3a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800f3aa:	68fb      	ldr	r3, [r7, #12]
 800f3ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800f3b0:	683b      	ldr	r3, [r7, #0]
 800f3b2:	689b      	ldr	r3, [r3, #8]
 800f3b4:	4313      	orrs	r3, r2
 800f3b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800f3b8:	68fb      	ldr	r3, [r7, #12]
 800f3ba:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800f3be:	683b      	ldr	r3, [r7, #0]
 800f3c0:	685b      	ldr	r3, [r3, #4]
 800f3c2:	4313      	orrs	r3, r2
 800f3c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800f3c6:	68fb      	ldr	r3, [r7, #12]
 800f3c8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800f3cc:	683b      	ldr	r3, [r7, #0]
 800f3ce:	681b      	ldr	r3, [r3, #0]
 800f3d0:	4313      	orrs	r3, r2
 800f3d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800f3d4:	68fb      	ldr	r3, [r7, #12]
 800f3d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800f3da:	683b      	ldr	r3, [r7, #0]
 800f3dc:	691b      	ldr	r3, [r3, #16]
 800f3de:	4313      	orrs	r3, r2
 800f3e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800f3e2:	68fb      	ldr	r3, [r7, #12]
 800f3e4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800f3e8:	683b      	ldr	r3, [r7, #0]
 800f3ea:	695b      	ldr	r3, [r3, #20]
 800f3ec:	4313      	orrs	r3, r2
 800f3ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800f3f0:	68fb      	ldr	r3, [r7, #12]
 800f3f2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800f3f6:	683b      	ldr	r3, [r7, #0]
 800f3f8:	69db      	ldr	r3, [r3, #28]
 800f3fa:	4313      	orrs	r3, r2
 800f3fc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	68fa      	ldr	r2, [r7, #12]
 800f404:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	2200      	movs	r2, #0
 800f40a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f40e:	2300      	movs	r3, #0
}
 800f410:	4618      	mov	r0, r3
 800f412:	3714      	adds	r7, #20
 800f414:	46bd      	mov	sp, r7
 800f416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f41a:	4770      	bx	lr

0800f41c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f41c:	b480      	push	{r7}
 800f41e:	b083      	sub	sp, #12
 800f420:	af00      	add	r7, sp, #0
 800f422:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f424:	bf00      	nop
 800f426:	370c      	adds	r7, #12
 800f428:	46bd      	mov	sp, r7
 800f42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f42e:	4770      	bx	lr

0800f430 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f430:	b480      	push	{r7}
 800f432:	b083      	sub	sp, #12
 800f434:	af00      	add	r7, sp, #0
 800f436:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f438:	bf00      	nop
 800f43a:	370c      	adds	r7, #12
 800f43c:	46bd      	mov	sp, r7
 800f43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f442:	4770      	bx	lr

0800f444 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f444:	b580      	push	{r7, lr}
 800f446:	b082      	sub	sp, #8
 800f448:	af00      	add	r7, sp, #0
 800f44a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	2b00      	cmp	r3, #0
 800f450:	d101      	bne.n	800f456 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f452:	2301      	movs	r3, #1
 800f454:	e03f      	b.n	800f4d6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f45c:	b2db      	uxtb	r3, r3
 800f45e:	2b00      	cmp	r3, #0
 800f460:	d106      	bne.n	800f470 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	2200      	movs	r2, #0
 800f466:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f46a:	6878      	ldr	r0, [r7, #4]
 800f46c:	f7fb f9f6 	bl	800a85c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	2224      	movs	r2, #36	; 0x24
 800f474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	681b      	ldr	r3, [r3, #0]
 800f47c:	68da      	ldr	r2, [r3, #12]
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	681b      	ldr	r3, [r3, #0]
 800f482:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800f486:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800f488:	6878      	ldr	r0, [r7, #4]
 800f48a:	f000 ffe3 	bl	8010454 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	681b      	ldr	r3, [r3, #0]
 800f492:	691a      	ldr	r2, [r3, #16]
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	681b      	ldr	r3, [r3, #0]
 800f498:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800f49c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	681b      	ldr	r3, [r3, #0]
 800f4a2:	695a      	ldr	r2, [r3, #20]
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	681b      	ldr	r3, [r3, #0]
 800f4a8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800f4ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	681b      	ldr	r3, [r3, #0]
 800f4b2:	68da      	ldr	r2, [r3, #12]
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	681b      	ldr	r3, [r3, #0]
 800f4b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800f4bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	2200      	movs	r2, #0
 800f4c2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	2220      	movs	r2, #32
 800f4c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	2220      	movs	r2, #32
 800f4d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800f4d4:	2300      	movs	r3, #0
}
 800f4d6:	4618      	mov	r0, r3
 800f4d8:	3708      	adds	r7, #8
 800f4da:	46bd      	mov	sp, r7
 800f4dc:	bd80      	pop	{r7, pc}

0800f4de <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f4de:	b580      	push	{r7, lr}
 800f4e0:	b08a      	sub	sp, #40	; 0x28
 800f4e2:	af02      	add	r7, sp, #8
 800f4e4:	60f8      	str	r0, [r7, #12]
 800f4e6:	60b9      	str	r1, [r7, #8]
 800f4e8:	603b      	str	r3, [r7, #0]
 800f4ea:	4613      	mov	r3, r2
 800f4ec:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800f4ee:	2300      	movs	r3, #0
 800f4f0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f4f2:	68fb      	ldr	r3, [r7, #12]
 800f4f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f4f8:	b2db      	uxtb	r3, r3
 800f4fa:	2b20      	cmp	r3, #32
 800f4fc:	d17c      	bne.n	800f5f8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800f4fe:	68bb      	ldr	r3, [r7, #8]
 800f500:	2b00      	cmp	r3, #0
 800f502:	d002      	beq.n	800f50a <HAL_UART_Transmit+0x2c>
 800f504:	88fb      	ldrh	r3, [r7, #6]
 800f506:	2b00      	cmp	r3, #0
 800f508:	d101      	bne.n	800f50e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800f50a:	2301      	movs	r3, #1
 800f50c:	e075      	b.n	800f5fa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800f50e:	68fb      	ldr	r3, [r7, #12]
 800f510:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f514:	2b01      	cmp	r3, #1
 800f516:	d101      	bne.n	800f51c <HAL_UART_Transmit+0x3e>
 800f518:	2302      	movs	r3, #2
 800f51a:	e06e      	b.n	800f5fa <HAL_UART_Transmit+0x11c>
 800f51c:	68fb      	ldr	r3, [r7, #12]
 800f51e:	2201      	movs	r2, #1
 800f520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f524:	68fb      	ldr	r3, [r7, #12]
 800f526:	2200      	movs	r2, #0
 800f528:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f52a:	68fb      	ldr	r3, [r7, #12]
 800f52c:	2221      	movs	r2, #33	; 0x21
 800f52e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800f532:	f7fb fbdb 	bl	800acec <HAL_GetTick>
 800f536:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800f538:	68fb      	ldr	r3, [r7, #12]
 800f53a:	88fa      	ldrh	r2, [r7, #6]
 800f53c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800f53e:	68fb      	ldr	r3, [r7, #12]
 800f540:	88fa      	ldrh	r2, [r7, #6]
 800f542:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f544:	68fb      	ldr	r3, [r7, #12]
 800f546:	689b      	ldr	r3, [r3, #8]
 800f548:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f54c:	d108      	bne.n	800f560 <HAL_UART_Transmit+0x82>
 800f54e:	68fb      	ldr	r3, [r7, #12]
 800f550:	691b      	ldr	r3, [r3, #16]
 800f552:	2b00      	cmp	r3, #0
 800f554:	d104      	bne.n	800f560 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800f556:	2300      	movs	r3, #0
 800f558:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800f55a:	68bb      	ldr	r3, [r7, #8]
 800f55c:	61bb      	str	r3, [r7, #24]
 800f55e:	e003      	b.n	800f568 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800f560:	68bb      	ldr	r3, [r7, #8]
 800f562:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f564:	2300      	movs	r3, #0
 800f566:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800f568:	68fb      	ldr	r3, [r7, #12]
 800f56a:	2200      	movs	r2, #0
 800f56c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800f570:	e02a      	b.n	800f5c8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800f572:	683b      	ldr	r3, [r7, #0]
 800f574:	9300      	str	r3, [sp, #0]
 800f576:	697b      	ldr	r3, [r7, #20]
 800f578:	2200      	movs	r2, #0
 800f57a:	2180      	movs	r1, #128	; 0x80
 800f57c:	68f8      	ldr	r0, [r7, #12]
 800f57e:	f000 fc9f 	bl	800fec0 <UART_WaitOnFlagUntilTimeout>
 800f582:	4603      	mov	r3, r0
 800f584:	2b00      	cmp	r3, #0
 800f586:	d001      	beq.n	800f58c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800f588:	2303      	movs	r3, #3
 800f58a:	e036      	b.n	800f5fa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800f58c:	69fb      	ldr	r3, [r7, #28]
 800f58e:	2b00      	cmp	r3, #0
 800f590:	d10b      	bne.n	800f5aa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800f592:	69bb      	ldr	r3, [r7, #24]
 800f594:	881b      	ldrh	r3, [r3, #0]
 800f596:	461a      	mov	r2, r3
 800f598:	68fb      	ldr	r3, [r7, #12]
 800f59a:	681b      	ldr	r3, [r3, #0]
 800f59c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f5a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800f5a2:	69bb      	ldr	r3, [r7, #24]
 800f5a4:	3302      	adds	r3, #2
 800f5a6:	61bb      	str	r3, [r7, #24]
 800f5a8:	e007      	b.n	800f5ba <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800f5aa:	69fb      	ldr	r3, [r7, #28]
 800f5ac:	781a      	ldrb	r2, [r3, #0]
 800f5ae:	68fb      	ldr	r3, [r7, #12]
 800f5b0:	681b      	ldr	r3, [r3, #0]
 800f5b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800f5b4:	69fb      	ldr	r3, [r7, #28]
 800f5b6:	3301      	adds	r3, #1
 800f5b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800f5ba:	68fb      	ldr	r3, [r7, #12]
 800f5bc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800f5be:	b29b      	uxth	r3, r3
 800f5c0:	3b01      	subs	r3, #1
 800f5c2:	b29a      	uxth	r2, r3
 800f5c4:	68fb      	ldr	r3, [r7, #12]
 800f5c6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800f5c8:	68fb      	ldr	r3, [r7, #12]
 800f5ca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800f5cc:	b29b      	uxth	r3, r3
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d1cf      	bne.n	800f572 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800f5d2:	683b      	ldr	r3, [r7, #0]
 800f5d4:	9300      	str	r3, [sp, #0]
 800f5d6:	697b      	ldr	r3, [r7, #20]
 800f5d8:	2200      	movs	r2, #0
 800f5da:	2140      	movs	r1, #64	; 0x40
 800f5dc:	68f8      	ldr	r0, [r7, #12]
 800f5de:	f000 fc6f 	bl	800fec0 <UART_WaitOnFlagUntilTimeout>
 800f5e2:	4603      	mov	r3, r0
 800f5e4:	2b00      	cmp	r3, #0
 800f5e6:	d001      	beq.n	800f5ec <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800f5e8:	2303      	movs	r3, #3
 800f5ea:	e006      	b.n	800f5fa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800f5ec:	68fb      	ldr	r3, [r7, #12]
 800f5ee:	2220      	movs	r2, #32
 800f5f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800f5f4:	2300      	movs	r3, #0
 800f5f6:	e000      	b.n	800f5fa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800f5f8:	2302      	movs	r3, #2
  }
}
 800f5fa:	4618      	mov	r0, r3
 800f5fc:	3720      	adds	r7, #32
 800f5fe:	46bd      	mov	sp, r7
 800f600:	bd80      	pop	{r7, pc}

0800f602 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f602:	b580      	push	{r7, lr}
 800f604:	b084      	sub	sp, #16
 800f606:	af00      	add	r7, sp, #0
 800f608:	60f8      	str	r0, [r7, #12]
 800f60a:	60b9      	str	r1, [r7, #8]
 800f60c:	4613      	mov	r3, r2
 800f60e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f610:	68fb      	ldr	r3, [r7, #12]
 800f612:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f616:	b2db      	uxtb	r3, r3
 800f618:	2b20      	cmp	r3, #32
 800f61a:	d11d      	bne.n	800f658 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800f61c:	68bb      	ldr	r3, [r7, #8]
 800f61e:	2b00      	cmp	r3, #0
 800f620:	d002      	beq.n	800f628 <HAL_UART_Receive_DMA+0x26>
 800f622:	88fb      	ldrh	r3, [r7, #6]
 800f624:	2b00      	cmp	r3, #0
 800f626:	d101      	bne.n	800f62c <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800f628:	2301      	movs	r3, #1
 800f62a:	e016      	b.n	800f65a <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800f62c:	68fb      	ldr	r3, [r7, #12]
 800f62e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f632:	2b01      	cmp	r3, #1
 800f634:	d101      	bne.n	800f63a <HAL_UART_Receive_DMA+0x38>
 800f636:	2302      	movs	r3, #2
 800f638:	e00f      	b.n	800f65a <HAL_UART_Receive_DMA+0x58>
 800f63a:	68fb      	ldr	r3, [r7, #12]
 800f63c:	2201      	movs	r2, #1
 800f63e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f642:	68fb      	ldr	r3, [r7, #12]
 800f644:	2200      	movs	r2, #0
 800f646:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800f648:	88fb      	ldrh	r3, [r7, #6]
 800f64a:	461a      	mov	r2, r3
 800f64c:	68b9      	ldr	r1, [r7, #8]
 800f64e:	68f8      	ldr	r0, [r7, #12]
 800f650:	f000 fca4 	bl	800ff9c <UART_Start_Receive_DMA>
 800f654:	4603      	mov	r3, r0
 800f656:	e000      	b.n	800f65a <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800f658:	2302      	movs	r3, #2
  }
}
 800f65a:	4618      	mov	r0, r3
 800f65c:	3710      	adds	r7, #16
 800f65e:	46bd      	mov	sp, r7
 800f660:	bd80      	pop	{r7, pc}

0800f662 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800f662:	b580      	push	{r7, lr}
 800f664:	b090      	sub	sp, #64	; 0x40
 800f666:	af00      	add	r7, sp, #0
 800f668:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800f66a:	2300      	movs	r3, #0
 800f66c:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	681b      	ldr	r3, [r3, #0]
 800f672:	695b      	ldr	r3, [r3, #20]
 800f674:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f678:	2b80      	cmp	r3, #128	; 0x80
 800f67a:	bf0c      	ite	eq
 800f67c:	2301      	moveq	r3, #1
 800f67e:	2300      	movne	r3, #0
 800f680:	b2db      	uxtb	r3, r3
 800f682:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f68a:	b2db      	uxtb	r3, r3
 800f68c:	2b21      	cmp	r3, #33	; 0x21
 800f68e:	d128      	bne.n	800f6e2 <HAL_UART_DMAStop+0x80>
 800f690:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f692:	2b00      	cmp	r3, #0
 800f694:	d025      	beq.n	800f6e2 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	681b      	ldr	r3, [r3, #0]
 800f69a:	3314      	adds	r3, #20
 800f69c:	627b      	str	r3, [r7, #36]	; 0x24
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f69e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6a0:	e853 3f00 	ldrex	r3, [r3]
 800f6a4:	623b      	str	r3, [r7, #32]
   return(result);
 800f6a6:	6a3b      	ldr	r3, [r7, #32]
 800f6a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f6ac:	63bb      	str	r3, [r7, #56]	; 0x38
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	681b      	ldr	r3, [r3, #0]
 800f6b2:	3314      	adds	r3, #20
 800f6b4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f6b6:	633a      	str	r2, [r7, #48]	; 0x30
 800f6b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6ba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f6bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f6be:	e841 2300 	strex	r3, r2, [r1]
 800f6c2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f6c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	d1e5      	bne.n	800f696 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f6ce:	2b00      	cmp	r3, #0
 800f6d0:	d004      	beq.n	800f6dc <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f6d6:	4618      	mov	r0, r3
 800f6d8:	f7fc fbb2 	bl	800be40 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 800f6dc:	6878      	ldr	r0, [r7, #4]
 800f6de:	f000 fcf7 	bl	80100d0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	681b      	ldr	r3, [r3, #0]
 800f6e6:	695b      	ldr	r3, [r3, #20]
 800f6e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f6ec:	2b40      	cmp	r3, #64	; 0x40
 800f6ee:	bf0c      	ite	eq
 800f6f0:	2301      	moveq	r3, #1
 800f6f2:	2300      	movne	r3, #0
 800f6f4:	b2db      	uxtb	r3, r3
 800f6f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f6fe:	b2db      	uxtb	r3, r3
 800f700:	2b22      	cmp	r3, #34	; 0x22
 800f702:	d128      	bne.n	800f756 <HAL_UART_DMAStop+0xf4>
 800f704:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f706:	2b00      	cmp	r3, #0
 800f708:	d025      	beq.n	800f756 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	681b      	ldr	r3, [r3, #0]
 800f70e:	3314      	adds	r3, #20
 800f710:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f712:	693b      	ldr	r3, [r7, #16]
 800f714:	e853 3f00 	ldrex	r3, [r3]
 800f718:	60fb      	str	r3, [r7, #12]
   return(result);
 800f71a:	68fb      	ldr	r3, [r7, #12]
 800f71c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f720:	637b      	str	r3, [r7, #52]	; 0x34
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	681b      	ldr	r3, [r3, #0]
 800f726:	3314      	adds	r3, #20
 800f728:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f72a:	61fa      	str	r2, [r7, #28]
 800f72c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f72e:	69b9      	ldr	r1, [r7, #24]
 800f730:	69fa      	ldr	r2, [r7, #28]
 800f732:	e841 2300 	strex	r3, r2, [r1]
 800f736:	617b      	str	r3, [r7, #20]
   return(result);
 800f738:	697b      	ldr	r3, [r7, #20]
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d1e5      	bne.n	800f70a <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f742:	2b00      	cmp	r3, #0
 800f744:	d004      	beq.n	800f750 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f74a:	4618      	mov	r0, r3
 800f74c:	f7fc fb78 	bl	800be40 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 800f750:	6878      	ldr	r0, [r7, #4]
 800f752:	f000 fce5 	bl	8010120 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800f756:	2300      	movs	r3, #0
}
 800f758:	4618      	mov	r0, r3
 800f75a:	3740      	adds	r7, #64	; 0x40
 800f75c:	46bd      	mov	sp, r7
 800f75e:	bd80      	pop	{r7, pc}

0800f760 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f760:	b580      	push	{r7, lr}
 800f762:	b0ba      	sub	sp, #232	; 0xe8
 800f764:	af00      	add	r7, sp, #0
 800f766:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	681b      	ldr	r3, [r3, #0]
 800f76c:	681b      	ldr	r3, [r3, #0]
 800f76e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	681b      	ldr	r3, [r3, #0]
 800f776:	68db      	ldr	r3, [r3, #12]
 800f778:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	681b      	ldr	r3, [r3, #0]
 800f780:	695b      	ldr	r3, [r3, #20]
 800f782:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800f786:	2300      	movs	r3, #0
 800f788:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800f78c:	2300      	movs	r3, #0
 800f78e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800f792:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f796:	f003 030f 	and.w	r3, r3, #15
 800f79a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800f79e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d10f      	bne.n	800f7c6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800f7a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f7aa:	f003 0320 	and.w	r3, r3, #32
 800f7ae:	2b00      	cmp	r3, #0
 800f7b0:	d009      	beq.n	800f7c6 <HAL_UART_IRQHandler+0x66>
 800f7b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f7b6:	f003 0320 	and.w	r3, r3, #32
 800f7ba:	2b00      	cmp	r3, #0
 800f7bc:	d003      	beq.n	800f7c6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800f7be:	6878      	ldr	r0, [r7, #4]
 800f7c0:	f000 fd8d 	bl	80102de <UART_Receive_IT>
      return;
 800f7c4:	e256      	b.n	800fc74 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800f7c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800f7ca:	2b00      	cmp	r3, #0
 800f7cc:	f000 80de 	beq.w	800f98c <HAL_UART_IRQHandler+0x22c>
 800f7d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f7d4:	f003 0301 	and.w	r3, r3, #1
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	d106      	bne.n	800f7ea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800f7dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f7e0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800f7e4:	2b00      	cmp	r3, #0
 800f7e6:	f000 80d1 	beq.w	800f98c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800f7ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f7ee:	f003 0301 	and.w	r3, r3, #1
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	d00b      	beq.n	800f80e <HAL_UART_IRQHandler+0xae>
 800f7f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f7fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f7fe:	2b00      	cmp	r3, #0
 800f800:	d005      	beq.n	800f80e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f806:	f043 0201 	orr.w	r2, r3, #1
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800f80e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f812:	f003 0304 	and.w	r3, r3, #4
 800f816:	2b00      	cmp	r3, #0
 800f818:	d00b      	beq.n	800f832 <HAL_UART_IRQHandler+0xd2>
 800f81a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f81e:	f003 0301 	and.w	r3, r3, #1
 800f822:	2b00      	cmp	r3, #0
 800f824:	d005      	beq.n	800f832 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f82a:	f043 0202 	orr.w	r2, r3, #2
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800f832:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f836:	f003 0302 	and.w	r3, r3, #2
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d00b      	beq.n	800f856 <HAL_UART_IRQHandler+0xf6>
 800f83e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f842:	f003 0301 	and.w	r3, r3, #1
 800f846:	2b00      	cmp	r3, #0
 800f848:	d005      	beq.n	800f856 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f84e:	f043 0204 	orr.w	r2, r3, #4
 800f852:	687b      	ldr	r3, [r7, #4]
 800f854:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800f856:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f85a:	f003 0308 	and.w	r3, r3, #8
 800f85e:	2b00      	cmp	r3, #0
 800f860:	d011      	beq.n	800f886 <HAL_UART_IRQHandler+0x126>
 800f862:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f866:	f003 0320 	and.w	r3, r3, #32
 800f86a:	2b00      	cmp	r3, #0
 800f86c:	d105      	bne.n	800f87a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800f86e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f872:	f003 0301 	and.w	r3, r3, #1
 800f876:	2b00      	cmp	r3, #0
 800f878:	d005      	beq.n	800f886 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f87e:	f043 0208 	orr.w	r2, r3, #8
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f88a:	2b00      	cmp	r3, #0
 800f88c:	f000 81ed 	beq.w	800fc6a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800f890:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f894:	f003 0320 	and.w	r3, r3, #32
 800f898:	2b00      	cmp	r3, #0
 800f89a:	d008      	beq.n	800f8ae <HAL_UART_IRQHandler+0x14e>
 800f89c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f8a0:	f003 0320 	and.w	r3, r3, #32
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	d002      	beq.n	800f8ae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800f8a8:	6878      	ldr	r0, [r7, #4]
 800f8aa:	f000 fd18 	bl	80102de <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	681b      	ldr	r3, [r3, #0]
 800f8b2:	695b      	ldr	r3, [r3, #20]
 800f8b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f8b8:	2b40      	cmp	r3, #64	; 0x40
 800f8ba:	bf0c      	ite	eq
 800f8bc:	2301      	moveq	r3, #1
 800f8be:	2300      	movne	r3, #0
 800f8c0:	b2db      	uxtb	r3, r3
 800f8c2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f8ca:	f003 0308 	and.w	r3, r3, #8
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	d103      	bne.n	800f8da <HAL_UART_IRQHandler+0x17a>
 800f8d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d04f      	beq.n	800f97a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f8da:	6878      	ldr	r0, [r7, #4]
 800f8dc:	f000 fc20 	bl	8010120 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	681b      	ldr	r3, [r3, #0]
 800f8e4:	695b      	ldr	r3, [r3, #20]
 800f8e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f8ea:	2b40      	cmp	r3, #64	; 0x40
 800f8ec:	d141      	bne.n	800f972 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	681b      	ldr	r3, [r3, #0]
 800f8f2:	3314      	adds	r3, #20
 800f8f4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800f8fc:	e853 3f00 	ldrex	r3, [r3]
 800f900:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800f904:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f908:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f90c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	681b      	ldr	r3, [r3, #0]
 800f914:	3314      	adds	r3, #20
 800f916:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800f91a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800f91e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f922:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800f926:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800f92a:	e841 2300 	strex	r3, r2, [r1]
 800f92e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800f932:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800f936:	2b00      	cmp	r3, #0
 800f938:	d1d9      	bne.n	800f8ee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f93e:	2b00      	cmp	r3, #0
 800f940:	d013      	beq.n	800f96a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f946:	4a7d      	ldr	r2, [pc, #500]	; (800fb3c <HAL_UART_IRQHandler+0x3dc>)
 800f948:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f94e:	4618      	mov	r0, r3
 800f950:	f7fc fae6 	bl	800bf20 <HAL_DMA_Abort_IT>
 800f954:	4603      	mov	r3, r0
 800f956:	2b00      	cmp	r3, #0
 800f958:	d016      	beq.n	800f988 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f95e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f960:	687a      	ldr	r2, [r7, #4]
 800f962:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800f964:	4610      	mov	r0, r2
 800f966:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f968:	e00e      	b.n	800f988 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f96a:	6878      	ldr	r0, [r7, #4]
 800f96c:	f000 f99a 	bl	800fca4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f970:	e00a      	b.n	800f988 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f972:	6878      	ldr	r0, [r7, #4]
 800f974:	f000 f996 	bl	800fca4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f978:	e006      	b.n	800f988 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f97a:	6878      	ldr	r0, [r7, #4]
 800f97c:	f000 f992 	bl	800fca4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	2200      	movs	r2, #0
 800f984:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800f986:	e170      	b.n	800fc6a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f988:	bf00      	nop
    return;
 800f98a:	e16e      	b.n	800fc6a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f990:	2b01      	cmp	r3, #1
 800f992:	f040 814a 	bne.w	800fc2a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800f996:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f99a:	f003 0310 	and.w	r3, r3, #16
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	f000 8143 	beq.w	800fc2a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800f9a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f9a8:	f003 0310 	and.w	r3, r3, #16
 800f9ac:	2b00      	cmp	r3, #0
 800f9ae:	f000 813c 	beq.w	800fc2a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800f9b2:	2300      	movs	r3, #0
 800f9b4:	60bb      	str	r3, [r7, #8]
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	681b      	ldr	r3, [r3, #0]
 800f9ba:	681b      	ldr	r3, [r3, #0]
 800f9bc:	60bb      	str	r3, [r7, #8]
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	681b      	ldr	r3, [r3, #0]
 800f9c2:	685b      	ldr	r3, [r3, #4]
 800f9c4:	60bb      	str	r3, [r7, #8]
 800f9c6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f9c8:	687b      	ldr	r3, [r7, #4]
 800f9ca:	681b      	ldr	r3, [r3, #0]
 800f9cc:	695b      	ldr	r3, [r3, #20]
 800f9ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f9d2:	2b40      	cmp	r3, #64	; 0x40
 800f9d4:	f040 80b4 	bne.w	800fb40 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f9dc:	681b      	ldr	r3, [r3, #0]
 800f9de:	685b      	ldr	r3, [r3, #4]
 800f9e0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f9e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800f9e8:	2b00      	cmp	r3, #0
 800f9ea:	f000 8140 	beq.w	800fc6e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800f9f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800f9f6:	429a      	cmp	r2, r3
 800f9f8:	f080 8139 	bcs.w	800fc6e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800fa02:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fa08:	69db      	ldr	r3, [r3, #28]
 800fa0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fa0e:	f000 8088 	beq.w	800fb22 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	681b      	ldr	r3, [r3, #0]
 800fa16:	330c      	adds	r3, #12
 800fa18:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800fa20:	e853 3f00 	ldrex	r3, [r3]
 800fa24:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800fa28:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800fa2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800fa30:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	681b      	ldr	r3, [r3, #0]
 800fa38:	330c      	adds	r3, #12
 800fa3a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800fa3e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800fa42:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa46:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800fa4a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800fa4e:	e841 2300 	strex	r3, r2, [r1]
 800fa52:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800fa56:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	d1d9      	bne.n	800fa12 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	681b      	ldr	r3, [r3, #0]
 800fa62:	3314      	adds	r3, #20
 800fa64:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa66:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800fa68:	e853 3f00 	ldrex	r3, [r3]
 800fa6c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800fa6e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800fa70:	f023 0301 	bic.w	r3, r3, #1
 800fa74:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	681b      	ldr	r3, [r3, #0]
 800fa7c:	3314      	adds	r3, #20
 800fa7e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800fa82:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800fa86:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa88:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800fa8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800fa8e:	e841 2300 	strex	r3, r2, [r1]
 800fa92:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800fa94:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800fa96:	2b00      	cmp	r3, #0
 800fa98:	d1e1      	bne.n	800fa5e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	681b      	ldr	r3, [r3, #0]
 800fa9e:	3314      	adds	r3, #20
 800faa0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800faa2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800faa4:	e853 3f00 	ldrex	r3, [r3]
 800faa8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800faaa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800faac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fab0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	3314      	adds	r3, #20
 800faba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800fabe:	66fa      	str	r2, [r7, #108]	; 0x6c
 800fac0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fac2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800fac4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800fac6:	e841 2300 	strex	r3, r2, [r1]
 800faca:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800facc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800face:	2b00      	cmp	r3, #0
 800fad0:	d1e3      	bne.n	800fa9a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	2220      	movs	r2, #32
 800fad6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fada:	687b      	ldr	r3, [r7, #4]
 800fadc:	2200      	movs	r2, #0
 800fade:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	681b      	ldr	r3, [r3, #0]
 800fae4:	330c      	adds	r3, #12
 800fae6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fae8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800faea:	e853 3f00 	ldrex	r3, [r3]
 800faee:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800faf0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800faf2:	f023 0310 	bic.w	r3, r3, #16
 800faf6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	681b      	ldr	r3, [r3, #0]
 800fafe:	330c      	adds	r3, #12
 800fb00:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800fb04:	65ba      	str	r2, [r7, #88]	; 0x58
 800fb06:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb08:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800fb0a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800fb0c:	e841 2300 	strex	r3, r2, [r1]
 800fb10:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800fb12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fb14:	2b00      	cmp	r3, #0
 800fb16:	d1e3      	bne.n	800fae0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fb1c:	4618      	mov	r0, r3
 800fb1e:	f7fc f98f 	bl	800be40 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800fb2a:	b29b      	uxth	r3, r3
 800fb2c:	1ad3      	subs	r3, r2, r3
 800fb2e:	b29b      	uxth	r3, r3
 800fb30:	4619      	mov	r1, r3
 800fb32:	6878      	ldr	r0, [r7, #4]
 800fb34:	f000 f8c0 	bl	800fcb8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800fb38:	e099      	b.n	800fc6e <HAL_UART_IRQHandler+0x50e>
 800fb3a:	bf00      	nop
 800fb3c:	080101e7 	.word	0x080101e7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800fb48:	b29b      	uxth	r3, r3
 800fb4a:	1ad3      	subs	r3, r2, r3
 800fb4c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800fb54:	b29b      	uxth	r3, r3
 800fb56:	2b00      	cmp	r3, #0
 800fb58:	f000 808b 	beq.w	800fc72 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800fb5c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800fb60:	2b00      	cmp	r3, #0
 800fb62:	f000 8086 	beq.w	800fc72 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	681b      	ldr	r3, [r3, #0]
 800fb6a:	330c      	adds	r3, #12
 800fb6c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb70:	e853 3f00 	ldrex	r3, [r3]
 800fb74:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800fb76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fb78:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800fb7c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	681b      	ldr	r3, [r3, #0]
 800fb84:	330c      	adds	r3, #12
 800fb86:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800fb8a:	647a      	str	r2, [r7, #68]	; 0x44
 800fb8c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb8e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800fb90:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fb92:	e841 2300 	strex	r3, r2, [r1]
 800fb96:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800fb98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fb9a:	2b00      	cmp	r3, #0
 800fb9c:	d1e3      	bne.n	800fb66 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	681b      	ldr	r3, [r3, #0]
 800fba2:	3314      	adds	r3, #20
 800fba4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fba8:	e853 3f00 	ldrex	r3, [r3]
 800fbac:	623b      	str	r3, [r7, #32]
   return(result);
 800fbae:	6a3b      	ldr	r3, [r7, #32]
 800fbb0:	f023 0301 	bic.w	r3, r3, #1
 800fbb4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	681b      	ldr	r3, [r3, #0]
 800fbbc:	3314      	adds	r3, #20
 800fbbe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800fbc2:	633a      	str	r2, [r7, #48]	; 0x30
 800fbc4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbc6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800fbc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fbca:	e841 2300 	strex	r3, r2, [r1]
 800fbce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800fbd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	d1e3      	bne.n	800fb9e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	2220      	movs	r2, #32
 800fbda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	2200      	movs	r2, #0
 800fbe2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	681b      	ldr	r3, [r3, #0]
 800fbe8:	330c      	adds	r3, #12
 800fbea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbec:	693b      	ldr	r3, [r7, #16]
 800fbee:	e853 3f00 	ldrex	r3, [r3]
 800fbf2:	60fb      	str	r3, [r7, #12]
   return(result);
 800fbf4:	68fb      	ldr	r3, [r7, #12]
 800fbf6:	f023 0310 	bic.w	r3, r3, #16
 800fbfa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	681b      	ldr	r3, [r3, #0]
 800fc02:	330c      	adds	r3, #12
 800fc04:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800fc08:	61fa      	str	r2, [r7, #28]
 800fc0a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc0c:	69b9      	ldr	r1, [r7, #24]
 800fc0e:	69fa      	ldr	r2, [r7, #28]
 800fc10:	e841 2300 	strex	r3, r2, [r1]
 800fc14:	617b      	str	r3, [r7, #20]
   return(result);
 800fc16:	697b      	ldr	r3, [r7, #20]
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d1e3      	bne.n	800fbe4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800fc1c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800fc20:	4619      	mov	r1, r3
 800fc22:	6878      	ldr	r0, [r7, #4]
 800fc24:	f000 f848 	bl	800fcb8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800fc28:	e023      	b.n	800fc72 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800fc2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800fc2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fc32:	2b00      	cmp	r3, #0
 800fc34:	d009      	beq.n	800fc4a <HAL_UART_IRQHandler+0x4ea>
 800fc36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800fc3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fc3e:	2b00      	cmp	r3, #0
 800fc40:	d003      	beq.n	800fc4a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800fc42:	6878      	ldr	r0, [r7, #4]
 800fc44:	f000 fae3 	bl	801020e <UART_Transmit_IT>
    return;
 800fc48:	e014      	b.n	800fc74 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800fc4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800fc4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d00e      	beq.n	800fc74 <HAL_UART_IRQHandler+0x514>
 800fc56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800fc5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fc5e:	2b00      	cmp	r3, #0
 800fc60:	d008      	beq.n	800fc74 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800fc62:	6878      	ldr	r0, [r7, #4]
 800fc64:	f000 fb23 	bl	80102ae <UART_EndTransmit_IT>
    return;
 800fc68:	e004      	b.n	800fc74 <HAL_UART_IRQHandler+0x514>
    return;
 800fc6a:	bf00      	nop
 800fc6c:	e002      	b.n	800fc74 <HAL_UART_IRQHandler+0x514>
      return;
 800fc6e:	bf00      	nop
 800fc70:	e000      	b.n	800fc74 <HAL_UART_IRQHandler+0x514>
      return;
 800fc72:	bf00      	nop
  }
}
 800fc74:	37e8      	adds	r7, #232	; 0xe8
 800fc76:	46bd      	mov	sp, r7
 800fc78:	bd80      	pop	{r7, pc}
 800fc7a:	bf00      	nop

0800fc7c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800fc7c:	b480      	push	{r7}
 800fc7e:	b083      	sub	sp, #12
 800fc80:	af00      	add	r7, sp, #0
 800fc82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800fc84:	bf00      	nop
 800fc86:	370c      	adds	r7, #12
 800fc88:	46bd      	mov	sp, r7
 800fc8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc8e:	4770      	bx	lr

0800fc90 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800fc90:	b480      	push	{r7}
 800fc92:	b083      	sub	sp, #12
 800fc94:	af00      	add	r7, sp, #0
 800fc96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800fc98:	bf00      	nop
 800fc9a:	370c      	adds	r7, #12
 800fc9c:	46bd      	mov	sp, r7
 800fc9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fca2:	4770      	bx	lr

0800fca4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800fca4:	b480      	push	{r7}
 800fca6:	b083      	sub	sp, #12
 800fca8:	af00      	add	r7, sp, #0
 800fcaa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800fcac:	bf00      	nop
 800fcae:	370c      	adds	r7, #12
 800fcb0:	46bd      	mov	sp, r7
 800fcb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcb6:	4770      	bx	lr

0800fcb8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800fcb8:	b480      	push	{r7}
 800fcba:	b083      	sub	sp, #12
 800fcbc:	af00      	add	r7, sp, #0
 800fcbe:	6078      	str	r0, [r7, #4]
 800fcc0:	460b      	mov	r3, r1
 800fcc2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800fcc4:	bf00      	nop
 800fcc6:	370c      	adds	r7, #12
 800fcc8:	46bd      	mov	sp, r7
 800fcca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcce:	4770      	bx	lr

0800fcd0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800fcd0:	b580      	push	{r7, lr}
 800fcd2:	b09c      	sub	sp, #112	; 0x70
 800fcd4:	af00      	add	r7, sp, #0
 800fcd6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fcdc:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	681b      	ldr	r3, [r3, #0]
 800fce2:	681b      	ldr	r3, [r3, #0]
 800fce4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fce8:	2b00      	cmp	r3, #0
 800fcea:	d172      	bne.n	800fdd2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800fcec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fcee:	2200      	movs	r2, #0
 800fcf0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fcf2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fcf4:	681b      	ldr	r3, [r3, #0]
 800fcf6:	330c      	adds	r3, #12
 800fcf8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcfa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fcfc:	e853 3f00 	ldrex	r3, [r3]
 800fd00:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800fd02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fd04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800fd08:	66bb      	str	r3, [r7, #104]	; 0x68
 800fd0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fd0c:	681b      	ldr	r3, [r3, #0]
 800fd0e:	330c      	adds	r3, #12
 800fd10:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800fd12:	65ba      	str	r2, [r7, #88]	; 0x58
 800fd14:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd16:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800fd18:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800fd1a:	e841 2300 	strex	r3, r2, [r1]
 800fd1e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800fd20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fd22:	2b00      	cmp	r3, #0
 800fd24:	d1e5      	bne.n	800fcf2 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fd26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fd28:	681b      	ldr	r3, [r3, #0]
 800fd2a:	3314      	adds	r3, #20
 800fd2c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd30:	e853 3f00 	ldrex	r3, [r3]
 800fd34:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800fd36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd38:	f023 0301 	bic.w	r3, r3, #1
 800fd3c:	667b      	str	r3, [r7, #100]	; 0x64
 800fd3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fd40:	681b      	ldr	r3, [r3, #0]
 800fd42:	3314      	adds	r3, #20
 800fd44:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800fd46:	647a      	str	r2, [r7, #68]	; 0x44
 800fd48:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd4a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800fd4c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fd4e:	e841 2300 	strex	r3, r2, [r1]
 800fd52:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800fd54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fd56:	2b00      	cmp	r3, #0
 800fd58:	d1e5      	bne.n	800fd26 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fd5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fd5c:	681b      	ldr	r3, [r3, #0]
 800fd5e:	3314      	adds	r3, #20
 800fd60:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd64:	e853 3f00 	ldrex	r3, [r3]
 800fd68:	623b      	str	r3, [r7, #32]
   return(result);
 800fd6a:	6a3b      	ldr	r3, [r7, #32]
 800fd6c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fd70:	663b      	str	r3, [r7, #96]	; 0x60
 800fd72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fd74:	681b      	ldr	r3, [r3, #0]
 800fd76:	3314      	adds	r3, #20
 800fd78:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800fd7a:	633a      	str	r2, [r7, #48]	; 0x30
 800fd7c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd7e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800fd80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fd82:	e841 2300 	strex	r3, r2, [r1]
 800fd86:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800fd88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd8a:	2b00      	cmp	r3, #0
 800fd8c:	d1e5      	bne.n	800fd5a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800fd8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fd90:	2220      	movs	r2, #32
 800fd92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fd96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fd98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fd9a:	2b01      	cmp	r3, #1
 800fd9c:	d119      	bne.n	800fdd2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fd9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fda0:	681b      	ldr	r3, [r3, #0]
 800fda2:	330c      	adds	r3, #12
 800fda4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fda6:	693b      	ldr	r3, [r7, #16]
 800fda8:	e853 3f00 	ldrex	r3, [r3]
 800fdac:	60fb      	str	r3, [r7, #12]
   return(result);
 800fdae:	68fb      	ldr	r3, [r7, #12]
 800fdb0:	f023 0310 	bic.w	r3, r3, #16
 800fdb4:	65fb      	str	r3, [r7, #92]	; 0x5c
 800fdb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	330c      	adds	r3, #12
 800fdbc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800fdbe:	61fa      	str	r2, [r7, #28]
 800fdc0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fdc2:	69b9      	ldr	r1, [r7, #24]
 800fdc4:	69fa      	ldr	r2, [r7, #28]
 800fdc6:	e841 2300 	strex	r3, r2, [r1]
 800fdca:	617b      	str	r3, [r7, #20]
   return(result);
 800fdcc:	697b      	ldr	r3, [r7, #20]
 800fdce:	2b00      	cmp	r3, #0
 800fdd0:	d1e5      	bne.n	800fd9e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fdd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fdd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fdd6:	2b01      	cmp	r3, #1
 800fdd8:	d106      	bne.n	800fde8 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fdda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fddc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800fdde:	4619      	mov	r1, r3
 800fde0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800fde2:	f7ff ff69 	bl	800fcb8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800fde6:	e002      	b.n	800fdee <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800fde8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800fdea:	f7f9 febb 	bl	8009b64 <HAL_UART_RxCpltCallback>
}
 800fdee:	bf00      	nop
 800fdf0:	3770      	adds	r7, #112	; 0x70
 800fdf2:	46bd      	mov	sp, r7
 800fdf4:	bd80      	pop	{r7, pc}

0800fdf6 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800fdf6:	b580      	push	{r7, lr}
 800fdf8:	b084      	sub	sp, #16
 800fdfa:	af00      	add	r7, sp, #0
 800fdfc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fe02:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fe04:	68fb      	ldr	r3, [r7, #12]
 800fe06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fe08:	2b01      	cmp	r3, #1
 800fe0a:	d108      	bne.n	800fe1e <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800fe0c:	68fb      	ldr	r3, [r7, #12]
 800fe0e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800fe10:	085b      	lsrs	r3, r3, #1
 800fe12:	b29b      	uxth	r3, r3
 800fe14:	4619      	mov	r1, r3
 800fe16:	68f8      	ldr	r0, [r7, #12]
 800fe18:	f7ff ff4e 	bl	800fcb8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800fe1c:	e002      	b.n	800fe24 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800fe1e:	68f8      	ldr	r0, [r7, #12]
 800fe20:	f7ff ff36 	bl	800fc90 <HAL_UART_RxHalfCpltCallback>
}
 800fe24:	bf00      	nop
 800fe26:	3710      	adds	r7, #16
 800fe28:	46bd      	mov	sp, r7
 800fe2a:	bd80      	pop	{r7, pc}

0800fe2c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800fe2c:	b580      	push	{r7, lr}
 800fe2e:	b084      	sub	sp, #16
 800fe30:	af00      	add	r7, sp, #0
 800fe32:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800fe34:	2300      	movs	r3, #0
 800fe36:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fe3c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800fe3e:	68bb      	ldr	r3, [r7, #8]
 800fe40:	681b      	ldr	r3, [r3, #0]
 800fe42:	695b      	ldr	r3, [r3, #20]
 800fe44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fe48:	2b80      	cmp	r3, #128	; 0x80
 800fe4a:	bf0c      	ite	eq
 800fe4c:	2301      	moveq	r3, #1
 800fe4e:	2300      	movne	r3, #0
 800fe50:	b2db      	uxtb	r3, r3
 800fe52:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800fe54:	68bb      	ldr	r3, [r7, #8]
 800fe56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800fe5a:	b2db      	uxtb	r3, r3
 800fe5c:	2b21      	cmp	r3, #33	; 0x21
 800fe5e:	d108      	bne.n	800fe72 <UART_DMAError+0x46>
 800fe60:	68fb      	ldr	r3, [r7, #12]
 800fe62:	2b00      	cmp	r3, #0
 800fe64:	d005      	beq.n	800fe72 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800fe66:	68bb      	ldr	r3, [r7, #8]
 800fe68:	2200      	movs	r2, #0
 800fe6a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800fe6c:	68b8      	ldr	r0, [r7, #8]
 800fe6e:	f000 f92f 	bl	80100d0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800fe72:	68bb      	ldr	r3, [r7, #8]
 800fe74:	681b      	ldr	r3, [r3, #0]
 800fe76:	695b      	ldr	r3, [r3, #20]
 800fe78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fe7c:	2b40      	cmp	r3, #64	; 0x40
 800fe7e:	bf0c      	ite	eq
 800fe80:	2301      	moveq	r3, #1
 800fe82:	2300      	movne	r3, #0
 800fe84:	b2db      	uxtb	r3, r3
 800fe86:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800fe88:	68bb      	ldr	r3, [r7, #8]
 800fe8a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800fe8e:	b2db      	uxtb	r3, r3
 800fe90:	2b22      	cmp	r3, #34	; 0x22
 800fe92:	d108      	bne.n	800fea6 <UART_DMAError+0x7a>
 800fe94:	68fb      	ldr	r3, [r7, #12]
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	d005      	beq.n	800fea6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800fe9a:	68bb      	ldr	r3, [r7, #8]
 800fe9c:	2200      	movs	r2, #0
 800fe9e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800fea0:	68b8      	ldr	r0, [r7, #8]
 800fea2:	f000 f93d 	bl	8010120 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800fea6:	68bb      	ldr	r3, [r7, #8]
 800fea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800feaa:	f043 0210 	orr.w	r2, r3, #16
 800feae:	68bb      	ldr	r3, [r7, #8]
 800feb0:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800feb2:	68b8      	ldr	r0, [r7, #8]
 800feb4:	f7ff fef6 	bl	800fca4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800feb8:	bf00      	nop
 800feba:	3710      	adds	r7, #16
 800febc:	46bd      	mov	sp, r7
 800febe:	bd80      	pop	{r7, pc}

0800fec0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800fec0:	b580      	push	{r7, lr}
 800fec2:	b090      	sub	sp, #64	; 0x40
 800fec4:	af00      	add	r7, sp, #0
 800fec6:	60f8      	str	r0, [r7, #12]
 800fec8:	60b9      	str	r1, [r7, #8]
 800feca:	603b      	str	r3, [r7, #0]
 800fecc:	4613      	mov	r3, r2
 800fece:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fed0:	e050      	b.n	800ff74 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800fed2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fed8:	d04c      	beq.n	800ff74 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800feda:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fedc:	2b00      	cmp	r3, #0
 800fede:	d007      	beq.n	800fef0 <UART_WaitOnFlagUntilTimeout+0x30>
 800fee0:	f7fa ff04 	bl	800acec <HAL_GetTick>
 800fee4:	4602      	mov	r2, r0
 800fee6:	683b      	ldr	r3, [r7, #0]
 800fee8:	1ad3      	subs	r3, r2, r3
 800feea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800feec:	429a      	cmp	r2, r3
 800feee:	d241      	bcs.n	800ff74 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800fef0:	68fb      	ldr	r3, [r7, #12]
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	330c      	adds	r3, #12
 800fef6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fefa:	e853 3f00 	ldrex	r3, [r3]
 800fefe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ff00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff02:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800ff06:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ff08:	68fb      	ldr	r3, [r7, #12]
 800ff0a:	681b      	ldr	r3, [r3, #0]
 800ff0c:	330c      	adds	r3, #12
 800ff0e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ff10:	637a      	str	r2, [r7, #52]	; 0x34
 800ff12:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff14:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ff16:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ff18:	e841 2300 	strex	r3, r2, [r1]
 800ff1c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800ff1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff20:	2b00      	cmp	r3, #0
 800ff22:	d1e5      	bne.n	800fef0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ff24:	68fb      	ldr	r3, [r7, #12]
 800ff26:	681b      	ldr	r3, [r3, #0]
 800ff28:	3314      	adds	r3, #20
 800ff2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff2c:	697b      	ldr	r3, [r7, #20]
 800ff2e:	e853 3f00 	ldrex	r3, [r3]
 800ff32:	613b      	str	r3, [r7, #16]
   return(result);
 800ff34:	693b      	ldr	r3, [r7, #16]
 800ff36:	f023 0301 	bic.w	r3, r3, #1
 800ff3a:	63bb      	str	r3, [r7, #56]	; 0x38
 800ff3c:	68fb      	ldr	r3, [r7, #12]
 800ff3e:	681b      	ldr	r3, [r3, #0]
 800ff40:	3314      	adds	r3, #20
 800ff42:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ff44:	623a      	str	r2, [r7, #32]
 800ff46:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff48:	69f9      	ldr	r1, [r7, #28]
 800ff4a:	6a3a      	ldr	r2, [r7, #32]
 800ff4c:	e841 2300 	strex	r3, r2, [r1]
 800ff50:	61bb      	str	r3, [r7, #24]
   return(result);
 800ff52:	69bb      	ldr	r3, [r7, #24]
 800ff54:	2b00      	cmp	r3, #0
 800ff56:	d1e5      	bne.n	800ff24 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800ff58:	68fb      	ldr	r3, [r7, #12]
 800ff5a:	2220      	movs	r2, #32
 800ff5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	2220      	movs	r2, #32
 800ff64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800ff68:	68fb      	ldr	r3, [r7, #12]
 800ff6a:	2200      	movs	r2, #0
 800ff6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800ff70:	2303      	movs	r3, #3
 800ff72:	e00f      	b.n	800ff94 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ff74:	68fb      	ldr	r3, [r7, #12]
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	681a      	ldr	r2, [r3, #0]
 800ff7a:	68bb      	ldr	r3, [r7, #8]
 800ff7c:	4013      	ands	r3, r2
 800ff7e:	68ba      	ldr	r2, [r7, #8]
 800ff80:	429a      	cmp	r2, r3
 800ff82:	bf0c      	ite	eq
 800ff84:	2301      	moveq	r3, #1
 800ff86:	2300      	movne	r3, #0
 800ff88:	b2db      	uxtb	r3, r3
 800ff8a:	461a      	mov	r2, r3
 800ff8c:	79fb      	ldrb	r3, [r7, #7]
 800ff8e:	429a      	cmp	r2, r3
 800ff90:	d09f      	beq.n	800fed2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800ff92:	2300      	movs	r3, #0
}
 800ff94:	4618      	mov	r0, r3
 800ff96:	3740      	adds	r7, #64	; 0x40
 800ff98:	46bd      	mov	sp, r7
 800ff9a:	bd80      	pop	{r7, pc}

0800ff9c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ff9c:	b580      	push	{r7, lr}
 800ff9e:	b098      	sub	sp, #96	; 0x60
 800ffa0:	af00      	add	r7, sp, #0
 800ffa2:	60f8      	str	r0, [r7, #12]
 800ffa4:	60b9      	str	r1, [r7, #8]
 800ffa6:	4613      	mov	r3, r2
 800ffa8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800ffaa:	68ba      	ldr	r2, [r7, #8]
 800ffac:	68fb      	ldr	r3, [r7, #12]
 800ffae:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800ffb0:	68fb      	ldr	r3, [r7, #12]
 800ffb2:	88fa      	ldrh	r2, [r7, #6]
 800ffb4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ffb6:	68fb      	ldr	r3, [r7, #12]
 800ffb8:	2200      	movs	r2, #0
 800ffba:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ffbc:	68fb      	ldr	r3, [r7, #12]
 800ffbe:	2222      	movs	r2, #34	; 0x22
 800ffc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800ffc4:	68fb      	ldr	r3, [r7, #12]
 800ffc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ffc8:	4a3e      	ldr	r2, [pc, #248]	; (80100c4 <UART_Start_Receive_DMA+0x128>)
 800ffca:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800ffcc:	68fb      	ldr	r3, [r7, #12]
 800ffce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ffd0:	4a3d      	ldr	r2, [pc, #244]	; (80100c8 <UART_Start_Receive_DMA+0x12c>)
 800ffd2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800ffd4:	68fb      	ldr	r3, [r7, #12]
 800ffd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ffd8:	4a3c      	ldr	r2, [pc, #240]	; (80100cc <UART_Start_Receive_DMA+0x130>)
 800ffda:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800ffdc:	68fb      	ldr	r3, [r7, #12]
 800ffde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ffe0:	2200      	movs	r2, #0
 800ffe2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800ffe4:	f107 0308 	add.w	r3, r7, #8
 800ffe8:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800ffea:	68fb      	ldr	r3, [r7, #12]
 800ffec:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800ffee:	68fb      	ldr	r3, [r7, #12]
 800fff0:	681b      	ldr	r3, [r3, #0]
 800fff2:	3304      	adds	r3, #4
 800fff4:	4619      	mov	r1, r3
 800fff6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fff8:	681a      	ldr	r2, [r3, #0]
 800fffa:	88fb      	ldrh	r3, [r7, #6]
 800fffc:	f7fb fec8 	bl	800bd90 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8010000:	2300      	movs	r3, #0
 8010002:	613b      	str	r3, [r7, #16]
 8010004:	68fb      	ldr	r3, [r7, #12]
 8010006:	681b      	ldr	r3, [r3, #0]
 8010008:	681b      	ldr	r3, [r3, #0]
 801000a:	613b      	str	r3, [r7, #16]
 801000c:	68fb      	ldr	r3, [r7, #12]
 801000e:	681b      	ldr	r3, [r3, #0]
 8010010:	685b      	ldr	r3, [r3, #4]
 8010012:	613b      	str	r3, [r7, #16]
 8010014:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010016:	68fb      	ldr	r3, [r7, #12]
 8010018:	2200      	movs	r2, #0
 801001a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801001e:	68fb      	ldr	r3, [r7, #12]
 8010020:	681b      	ldr	r3, [r3, #0]
 8010022:	330c      	adds	r3, #12
 8010024:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010026:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010028:	e853 3f00 	ldrex	r3, [r3]
 801002c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 801002e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010030:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010034:	65bb      	str	r3, [r7, #88]	; 0x58
 8010036:	68fb      	ldr	r3, [r7, #12]
 8010038:	681b      	ldr	r3, [r3, #0]
 801003a:	330c      	adds	r3, #12
 801003c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801003e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8010040:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010042:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8010044:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010046:	e841 2300 	strex	r3, r2, [r1]
 801004a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 801004c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801004e:	2b00      	cmp	r3, #0
 8010050:	d1e5      	bne.n	801001e <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010052:	68fb      	ldr	r3, [r7, #12]
 8010054:	681b      	ldr	r3, [r3, #0]
 8010056:	3314      	adds	r3, #20
 8010058:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801005a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801005c:	e853 3f00 	ldrex	r3, [r3]
 8010060:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8010062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010064:	f043 0301 	orr.w	r3, r3, #1
 8010068:	657b      	str	r3, [r7, #84]	; 0x54
 801006a:	68fb      	ldr	r3, [r7, #12]
 801006c:	681b      	ldr	r3, [r3, #0]
 801006e:	3314      	adds	r3, #20
 8010070:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010072:	63ba      	str	r2, [r7, #56]	; 0x38
 8010074:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010076:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8010078:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801007a:	e841 2300 	strex	r3, r2, [r1]
 801007e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8010080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010082:	2b00      	cmp	r3, #0
 8010084:	d1e5      	bne.n	8010052 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010086:	68fb      	ldr	r3, [r7, #12]
 8010088:	681b      	ldr	r3, [r3, #0]
 801008a:	3314      	adds	r3, #20
 801008c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801008e:	69bb      	ldr	r3, [r7, #24]
 8010090:	e853 3f00 	ldrex	r3, [r3]
 8010094:	617b      	str	r3, [r7, #20]
   return(result);
 8010096:	697b      	ldr	r3, [r7, #20]
 8010098:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801009c:	653b      	str	r3, [r7, #80]	; 0x50
 801009e:	68fb      	ldr	r3, [r7, #12]
 80100a0:	681b      	ldr	r3, [r3, #0]
 80100a2:	3314      	adds	r3, #20
 80100a4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80100a6:	627a      	str	r2, [r7, #36]	; 0x24
 80100a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80100aa:	6a39      	ldr	r1, [r7, #32]
 80100ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80100ae:	e841 2300 	strex	r3, r2, [r1]
 80100b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80100b4:	69fb      	ldr	r3, [r7, #28]
 80100b6:	2b00      	cmp	r3, #0
 80100b8:	d1e5      	bne.n	8010086 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80100ba:	2300      	movs	r3, #0
}
 80100bc:	4618      	mov	r0, r3
 80100be:	3760      	adds	r7, #96	; 0x60
 80100c0:	46bd      	mov	sp, r7
 80100c2:	bd80      	pop	{r7, pc}
 80100c4:	0800fcd1 	.word	0x0800fcd1
 80100c8:	0800fdf7 	.word	0x0800fdf7
 80100cc:	0800fe2d 	.word	0x0800fe2d

080100d0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80100d0:	b480      	push	{r7}
 80100d2:	b089      	sub	sp, #36	; 0x24
 80100d4:	af00      	add	r7, sp, #0
 80100d6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	681b      	ldr	r3, [r3, #0]
 80100dc:	330c      	adds	r3, #12
 80100de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80100e0:	68fb      	ldr	r3, [r7, #12]
 80100e2:	e853 3f00 	ldrex	r3, [r3]
 80100e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80100e8:	68bb      	ldr	r3, [r7, #8]
 80100ea:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80100ee:	61fb      	str	r3, [r7, #28]
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	681b      	ldr	r3, [r3, #0]
 80100f4:	330c      	adds	r3, #12
 80100f6:	69fa      	ldr	r2, [r7, #28]
 80100f8:	61ba      	str	r2, [r7, #24]
 80100fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80100fc:	6979      	ldr	r1, [r7, #20]
 80100fe:	69ba      	ldr	r2, [r7, #24]
 8010100:	e841 2300 	strex	r3, r2, [r1]
 8010104:	613b      	str	r3, [r7, #16]
   return(result);
 8010106:	693b      	ldr	r3, [r7, #16]
 8010108:	2b00      	cmp	r3, #0
 801010a:	d1e5      	bne.n	80100d8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801010c:	687b      	ldr	r3, [r7, #4]
 801010e:	2220      	movs	r2, #32
 8010110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8010114:	bf00      	nop
 8010116:	3724      	adds	r7, #36	; 0x24
 8010118:	46bd      	mov	sp, r7
 801011a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801011e:	4770      	bx	lr

08010120 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010120:	b480      	push	{r7}
 8010122:	b095      	sub	sp, #84	; 0x54
 8010124:	af00      	add	r7, sp, #0
 8010126:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010128:	687b      	ldr	r3, [r7, #4]
 801012a:	681b      	ldr	r3, [r3, #0]
 801012c:	330c      	adds	r3, #12
 801012e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010130:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010132:	e853 3f00 	ldrex	r3, [r3]
 8010136:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8010138:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801013a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 801013e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	681b      	ldr	r3, [r3, #0]
 8010144:	330c      	adds	r3, #12
 8010146:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010148:	643a      	str	r2, [r7, #64]	; 0x40
 801014a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801014c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801014e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8010150:	e841 2300 	strex	r3, r2, [r1]
 8010154:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8010156:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010158:	2b00      	cmp	r3, #0
 801015a:	d1e5      	bne.n	8010128 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	3314      	adds	r3, #20
 8010162:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010164:	6a3b      	ldr	r3, [r7, #32]
 8010166:	e853 3f00 	ldrex	r3, [r3]
 801016a:	61fb      	str	r3, [r7, #28]
   return(result);
 801016c:	69fb      	ldr	r3, [r7, #28]
 801016e:	f023 0301 	bic.w	r3, r3, #1
 8010172:	64bb      	str	r3, [r7, #72]	; 0x48
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	681b      	ldr	r3, [r3, #0]
 8010178:	3314      	adds	r3, #20
 801017a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801017c:	62fa      	str	r2, [r7, #44]	; 0x2c
 801017e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010180:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8010182:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010184:	e841 2300 	strex	r3, r2, [r1]
 8010188:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801018a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801018c:	2b00      	cmp	r3, #0
 801018e:	d1e5      	bne.n	801015c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010194:	2b01      	cmp	r3, #1
 8010196:	d119      	bne.n	80101cc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	681b      	ldr	r3, [r3, #0]
 801019c:	330c      	adds	r3, #12
 801019e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101a0:	68fb      	ldr	r3, [r7, #12]
 80101a2:	e853 3f00 	ldrex	r3, [r3]
 80101a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80101a8:	68bb      	ldr	r3, [r7, #8]
 80101aa:	f023 0310 	bic.w	r3, r3, #16
 80101ae:	647b      	str	r3, [r7, #68]	; 0x44
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	681b      	ldr	r3, [r3, #0]
 80101b4:	330c      	adds	r3, #12
 80101b6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80101b8:	61ba      	str	r2, [r7, #24]
 80101ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101bc:	6979      	ldr	r1, [r7, #20]
 80101be:	69ba      	ldr	r2, [r7, #24]
 80101c0:	e841 2300 	strex	r3, r2, [r1]
 80101c4:	613b      	str	r3, [r7, #16]
   return(result);
 80101c6:	693b      	ldr	r3, [r7, #16]
 80101c8:	2b00      	cmp	r3, #0
 80101ca:	d1e5      	bne.n	8010198 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	2220      	movs	r2, #32
 80101d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	2200      	movs	r2, #0
 80101d8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80101da:	bf00      	nop
 80101dc:	3754      	adds	r7, #84	; 0x54
 80101de:	46bd      	mov	sp, r7
 80101e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101e4:	4770      	bx	lr

080101e6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80101e6:	b580      	push	{r7, lr}
 80101e8:	b084      	sub	sp, #16
 80101ea:	af00      	add	r7, sp, #0
 80101ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80101f2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80101f4:	68fb      	ldr	r3, [r7, #12]
 80101f6:	2200      	movs	r2, #0
 80101f8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80101fa:	68fb      	ldr	r3, [r7, #12]
 80101fc:	2200      	movs	r2, #0
 80101fe:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010200:	68f8      	ldr	r0, [r7, #12]
 8010202:	f7ff fd4f 	bl	800fca4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010206:	bf00      	nop
 8010208:	3710      	adds	r7, #16
 801020a:	46bd      	mov	sp, r7
 801020c:	bd80      	pop	{r7, pc}

0801020e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 801020e:	b480      	push	{r7}
 8010210:	b085      	sub	sp, #20
 8010212:	af00      	add	r7, sp, #0
 8010214:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8010216:	687b      	ldr	r3, [r7, #4]
 8010218:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801021c:	b2db      	uxtb	r3, r3
 801021e:	2b21      	cmp	r3, #33	; 0x21
 8010220:	d13e      	bne.n	80102a0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010222:	687b      	ldr	r3, [r7, #4]
 8010224:	689b      	ldr	r3, [r3, #8]
 8010226:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801022a:	d114      	bne.n	8010256 <UART_Transmit_IT+0x48>
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	691b      	ldr	r3, [r3, #16]
 8010230:	2b00      	cmp	r3, #0
 8010232:	d110      	bne.n	8010256 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	6a1b      	ldr	r3, [r3, #32]
 8010238:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 801023a:	68fb      	ldr	r3, [r7, #12]
 801023c:	881b      	ldrh	r3, [r3, #0]
 801023e:	461a      	mov	r2, r3
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	681b      	ldr	r3, [r3, #0]
 8010244:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8010248:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	6a1b      	ldr	r3, [r3, #32]
 801024e:	1c9a      	adds	r2, r3, #2
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	621a      	str	r2, [r3, #32]
 8010254:	e008      	b.n	8010268 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	6a1b      	ldr	r3, [r3, #32]
 801025a:	1c59      	adds	r1, r3, #1
 801025c:	687a      	ldr	r2, [r7, #4]
 801025e:	6211      	str	r1, [r2, #32]
 8010260:	781a      	ldrb	r2, [r3, #0]
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	681b      	ldr	r3, [r3, #0]
 8010266:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801026c:	b29b      	uxth	r3, r3
 801026e:	3b01      	subs	r3, #1
 8010270:	b29b      	uxth	r3, r3
 8010272:	687a      	ldr	r2, [r7, #4]
 8010274:	4619      	mov	r1, r3
 8010276:	84d1      	strh	r1, [r2, #38]	; 0x26
 8010278:	2b00      	cmp	r3, #0
 801027a:	d10f      	bne.n	801029c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	681b      	ldr	r3, [r3, #0]
 8010280:	68da      	ldr	r2, [r3, #12]
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	681b      	ldr	r3, [r3, #0]
 8010286:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801028a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	681b      	ldr	r3, [r3, #0]
 8010290:	68da      	ldr	r2, [r3, #12]
 8010292:	687b      	ldr	r3, [r7, #4]
 8010294:	681b      	ldr	r3, [r3, #0]
 8010296:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801029a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 801029c:	2300      	movs	r3, #0
 801029e:	e000      	b.n	80102a2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80102a0:	2302      	movs	r3, #2
  }
}
 80102a2:	4618      	mov	r0, r3
 80102a4:	3714      	adds	r7, #20
 80102a6:	46bd      	mov	sp, r7
 80102a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102ac:	4770      	bx	lr

080102ae <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80102ae:	b580      	push	{r7, lr}
 80102b0:	b082      	sub	sp, #8
 80102b2:	af00      	add	r7, sp, #0
 80102b4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	681b      	ldr	r3, [r3, #0]
 80102ba:	68da      	ldr	r2, [r3, #12]
 80102bc:	687b      	ldr	r3, [r7, #4]
 80102be:	681b      	ldr	r3, [r3, #0]
 80102c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80102c4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	2220      	movs	r2, #32
 80102ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80102ce:	6878      	ldr	r0, [r7, #4]
 80102d0:	f7ff fcd4 	bl	800fc7c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80102d4:	2300      	movs	r3, #0
}
 80102d6:	4618      	mov	r0, r3
 80102d8:	3708      	adds	r7, #8
 80102da:	46bd      	mov	sp, r7
 80102dc:	bd80      	pop	{r7, pc}

080102de <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80102de:	b580      	push	{r7, lr}
 80102e0:	b08c      	sub	sp, #48	; 0x30
 80102e2:	af00      	add	r7, sp, #0
 80102e4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80102ec:	b2db      	uxtb	r3, r3
 80102ee:	2b22      	cmp	r3, #34	; 0x22
 80102f0:	f040 80ab 	bne.w	801044a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	689b      	ldr	r3, [r3, #8]
 80102f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80102fc:	d117      	bne.n	801032e <UART_Receive_IT+0x50>
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	691b      	ldr	r3, [r3, #16]
 8010302:	2b00      	cmp	r3, #0
 8010304:	d113      	bne.n	801032e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8010306:	2300      	movs	r3, #0
 8010308:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801030e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	681b      	ldr	r3, [r3, #0]
 8010314:	685b      	ldr	r3, [r3, #4]
 8010316:	b29b      	uxth	r3, r3
 8010318:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801031c:	b29a      	uxth	r2, r3
 801031e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010320:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8010322:	687b      	ldr	r3, [r7, #4]
 8010324:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010326:	1c9a      	adds	r2, r3, #2
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	629a      	str	r2, [r3, #40]	; 0x28
 801032c:	e026      	b.n	801037c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010332:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8010334:	2300      	movs	r3, #0
 8010336:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	689b      	ldr	r3, [r3, #8]
 801033c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010340:	d007      	beq.n	8010352 <UART_Receive_IT+0x74>
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	689b      	ldr	r3, [r3, #8]
 8010346:	2b00      	cmp	r3, #0
 8010348:	d10a      	bne.n	8010360 <UART_Receive_IT+0x82>
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	691b      	ldr	r3, [r3, #16]
 801034e:	2b00      	cmp	r3, #0
 8010350:	d106      	bne.n	8010360 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	681b      	ldr	r3, [r3, #0]
 8010356:	685b      	ldr	r3, [r3, #4]
 8010358:	b2da      	uxtb	r2, r3
 801035a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801035c:	701a      	strb	r2, [r3, #0]
 801035e:	e008      	b.n	8010372 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	681b      	ldr	r3, [r3, #0]
 8010364:	685b      	ldr	r3, [r3, #4]
 8010366:	b2db      	uxtb	r3, r3
 8010368:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801036c:	b2da      	uxtb	r2, r3
 801036e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010370:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010376:	1c5a      	adds	r2, r3, #1
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8010380:	b29b      	uxth	r3, r3
 8010382:	3b01      	subs	r3, #1
 8010384:	b29b      	uxth	r3, r3
 8010386:	687a      	ldr	r2, [r7, #4]
 8010388:	4619      	mov	r1, r3
 801038a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 801038c:	2b00      	cmp	r3, #0
 801038e:	d15a      	bne.n	8010446 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	681b      	ldr	r3, [r3, #0]
 8010394:	68da      	ldr	r2, [r3, #12]
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	681b      	ldr	r3, [r3, #0]
 801039a:	f022 0220 	bic.w	r2, r2, #32
 801039e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	681b      	ldr	r3, [r3, #0]
 80103a4:	68da      	ldr	r2, [r3, #12]
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	681b      	ldr	r3, [r3, #0]
 80103aa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80103ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	681b      	ldr	r3, [r3, #0]
 80103b4:	695a      	ldr	r2, [r3, #20]
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	681b      	ldr	r3, [r3, #0]
 80103ba:	f022 0201 	bic.w	r2, r2, #1
 80103be:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	2220      	movs	r2, #32
 80103c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80103cc:	2b01      	cmp	r3, #1
 80103ce:	d135      	bne.n	801043c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	2200      	movs	r2, #0
 80103d4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	681b      	ldr	r3, [r3, #0]
 80103da:	330c      	adds	r3, #12
 80103dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80103de:	697b      	ldr	r3, [r7, #20]
 80103e0:	e853 3f00 	ldrex	r3, [r3]
 80103e4:	613b      	str	r3, [r7, #16]
   return(result);
 80103e6:	693b      	ldr	r3, [r7, #16]
 80103e8:	f023 0310 	bic.w	r3, r3, #16
 80103ec:	627b      	str	r3, [r7, #36]	; 0x24
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	681b      	ldr	r3, [r3, #0]
 80103f2:	330c      	adds	r3, #12
 80103f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80103f6:	623a      	str	r2, [r7, #32]
 80103f8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80103fa:	69f9      	ldr	r1, [r7, #28]
 80103fc:	6a3a      	ldr	r2, [r7, #32]
 80103fe:	e841 2300 	strex	r3, r2, [r1]
 8010402:	61bb      	str	r3, [r7, #24]
   return(result);
 8010404:	69bb      	ldr	r3, [r7, #24]
 8010406:	2b00      	cmp	r3, #0
 8010408:	d1e5      	bne.n	80103d6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	681b      	ldr	r3, [r3, #0]
 801040e:	681b      	ldr	r3, [r3, #0]
 8010410:	f003 0310 	and.w	r3, r3, #16
 8010414:	2b10      	cmp	r3, #16
 8010416:	d10a      	bne.n	801042e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8010418:	2300      	movs	r3, #0
 801041a:	60fb      	str	r3, [r7, #12]
 801041c:	687b      	ldr	r3, [r7, #4]
 801041e:	681b      	ldr	r3, [r3, #0]
 8010420:	681b      	ldr	r3, [r3, #0]
 8010422:	60fb      	str	r3, [r7, #12]
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	681b      	ldr	r3, [r3, #0]
 8010428:	685b      	ldr	r3, [r3, #4]
 801042a:	60fb      	str	r3, [r7, #12]
 801042c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8010432:	4619      	mov	r1, r3
 8010434:	6878      	ldr	r0, [r7, #4]
 8010436:	f7ff fc3f 	bl	800fcb8 <HAL_UARTEx_RxEventCallback>
 801043a:	e002      	b.n	8010442 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 801043c:	6878      	ldr	r0, [r7, #4]
 801043e:	f7f9 fb91 	bl	8009b64 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8010442:	2300      	movs	r3, #0
 8010444:	e002      	b.n	801044c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8010446:	2300      	movs	r3, #0
 8010448:	e000      	b.n	801044c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 801044a:	2302      	movs	r3, #2
  }
}
 801044c:	4618      	mov	r0, r3
 801044e:	3730      	adds	r7, #48	; 0x30
 8010450:	46bd      	mov	sp, r7
 8010452:	bd80      	pop	{r7, pc}

08010454 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010458:	b09f      	sub	sp, #124	; 0x7c
 801045a:	af00      	add	r7, sp, #0
 801045c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801045e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010460:	681b      	ldr	r3, [r3, #0]
 8010462:	691b      	ldr	r3, [r3, #16]
 8010464:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8010468:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801046a:	68d9      	ldr	r1, [r3, #12]
 801046c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801046e:	681a      	ldr	r2, [r3, #0]
 8010470:	ea40 0301 	orr.w	r3, r0, r1
 8010474:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8010476:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010478:	689a      	ldr	r2, [r3, #8]
 801047a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801047c:	691b      	ldr	r3, [r3, #16]
 801047e:	431a      	orrs	r2, r3
 8010480:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010482:	695b      	ldr	r3, [r3, #20]
 8010484:	431a      	orrs	r2, r3
 8010486:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010488:	69db      	ldr	r3, [r3, #28]
 801048a:	4313      	orrs	r3, r2
 801048c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 801048e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010490:	681b      	ldr	r3, [r3, #0]
 8010492:	68db      	ldr	r3, [r3, #12]
 8010494:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8010498:	f021 010c 	bic.w	r1, r1, #12
 801049c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801049e:	681a      	ldr	r2, [r3, #0]
 80104a0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80104a2:	430b      	orrs	r3, r1
 80104a4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80104a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80104a8:	681b      	ldr	r3, [r3, #0]
 80104aa:	695b      	ldr	r3, [r3, #20]
 80104ac:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80104b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80104b2:	6999      	ldr	r1, [r3, #24]
 80104b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80104b6:	681a      	ldr	r2, [r3, #0]
 80104b8:	ea40 0301 	orr.w	r3, r0, r1
 80104bc:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80104be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80104c0:	681a      	ldr	r2, [r3, #0]
 80104c2:	4bc5      	ldr	r3, [pc, #788]	; (80107d8 <UART_SetConfig+0x384>)
 80104c4:	429a      	cmp	r2, r3
 80104c6:	d004      	beq.n	80104d2 <UART_SetConfig+0x7e>
 80104c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80104ca:	681a      	ldr	r2, [r3, #0]
 80104cc:	4bc3      	ldr	r3, [pc, #780]	; (80107dc <UART_SetConfig+0x388>)
 80104ce:	429a      	cmp	r2, r3
 80104d0:	d103      	bne.n	80104da <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80104d2:	f7fd fd8b 	bl	800dfec <HAL_RCC_GetPCLK2Freq>
 80104d6:	6778      	str	r0, [r7, #116]	; 0x74
 80104d8:	e002      	b.n	80104e0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80104da:	f7fd fd73 	bl	800dfc4 <HAL_RCC_GetPCLK1Freq>
 80104de:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80104e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80104e2:	69db      	ldr	r3, [r3, #28]
 80104e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80104e8:	f040 80b6 	bne.w	8010658 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80104ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80104ee:	461c      	mov	r4, r3
 80104f0:	f04f 0500 	mov.w	r5, #0
 80104f4:	4622      	mov	r2, r4
 80104f6:	462b      	mov	r3, r5
 80104f8:	1891      	adds	r1, r2, r2
 80104fa:	6439      	str	r1, [r7, #64]	; 0x40
 80104fc:	415b      	adcs	r3, r3
 80104fe:	647b      	str	r3, [r7, #68]	; 0x44
 8010500:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8010504:	1912      	adds	r2, r2, r4
 8010506:	eb45 0303 	adc.w	r3, r5, r3
 801050a:	f04f 0000 	mov.w	r0, #0
 801050e:	f04f 0100 	mov.w	r1, #0
 8010512:	00d9      	lsls	r1, r3, #3
 8010514:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8010518:	00d0      	lsls	r0, r2, #3
 801051a:	4602      	mov	r2, r0
 801051c:	460b      	mov	r3, r1
 801051e:	1911      	adds	r1, r2, r4
 8010520:	6639      	str	r1, [r7, #96]	; 0x60
 8010522:	416b      	adcs	r3, r5
 8010524:	667b      	str	r3, [r7, #100]	; 0x64
 8010526:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010528:	685b      	ldr	r3, [r3, #4]
 801052a:	461a      	mov	r2, r3
 801052c:	f04f 0300 	mov.w	r3, #0
 8010530:	1891      	adds	r1, r2, r2
 8010532:	63b9      	str	r1, [r7, #56]	; 0x38
 8010534:	415b      	adcs	r3, r3
 8010536:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010538:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 801053c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8010540:	f7f0 fb82 	bl	8000c48 <__aeabi_uldivmod>
 8010544:	4602      	mov	r2, r0
 8010546:	460b      	mov	r3, r1
 8010548:	4ba5      	ldr	r3, [pc, #660]	; (80107e0 <UART_SetConfig+0x38c>)
 801054a:	fba3 2302 	umull	r2, r3, r3, r2
 801054e:	095b      	lsrs	r3, r3, #5
 8010550:	011e      	lsls	r6, r3, #4
 8010552:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8010554:	461c      	mov	r4, r3
 8010556:	f04f 0500 	mov.w	r5, #0
 801055a:	4622      	mov	r2, r4
 801055c:	462b      	mov	r3, r5
 801055e:	1891      	adds	r1, r2, r2
 8010560:	6339      	str	r1, [r7, #48]	; 0x30
 8010562:	415b      	adcs	r3, r3
 8010564:	637b      	str	r3, [r7, #52]	; 0x34
 8010566:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 801056a:	1912      	adds	r2, r2, r4
 801056c:	eb45 0303 	adc.w	r3, r5, r3
 8010570:	f04f 0000 	mov.w	r0, #0
 8010574:	f04f 0100 	mov.w	r1, #0
 8010578:	00d9      	lsls	r1, r3, #3
 801057a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 801057e:	00d0      	lsls	r0, r2, #3
 8010580:	4602      	mov	r2, r0
 8010582:	460b      	mov	r3, r1
 8010584:	1911      	adds	r1, r2, r4
 8010586:	65b9      	str	r1, [r7, #88]	; 0x58
 8010588:	416b      	adcs	r3, r5
 801058a:	65fb      	str	r3, [r7, #92]	; 0x5c
 801058c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801058e:	685b      	ldr	r3, [r3, #4]
 8010590:	461a      	mov	r2, r3
 8010592:	f04f 0300 	mov.w	r3, #0
 8010596:	1891      	adds	r1, r2, r2
 8010598:	62b9      	str	r1, [r7, #40]	; 0x28
 801059a:	415b      	adcs	r3, r3
 801059c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801059e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80105a2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80105a6:	f7f0 fb4f 	bl	8000c48 <__aeabi_uldivmod>
 80105aa:	4602      	mov	r2, r0
 80105ac:	460b      	mov	r3, r1
 80105ae:	4b8c      	ldr	r3, [pc, #560]	; (80107e0 <UART_SetConfig+0x38c>)
 80105b0:	fba3 1302 	umull	r1, r3, r3, r2
 80105b4:	095b      	lsrs	r3, r3, #5
 80105b6:	2164      	movs	r1, #100	; 0x64
 80105b8:	fb01 f303 	mul.w	r3, r1, r3
 80105bc:	1ad3      	subs	r3, r2, r3
 80105be:	00db      	lsls	r3, r3, #3
 80105c0:	3332      	adds	r3, #50	; 0x32
 80105c2:	4a87      	ldr	r2, [pc, #540]	; (80107e0 <UART_SetConfig+0x38c>)
 80105c4:	fba2 2303 	umull	r2, r3, r2, r3
 80105c8:	095b      	lsrs	r3, r3, #5
 80105ca:	005b      	lsls	r3, r3, #1
 80105cc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80105d0:	441e      	add	r6, r3
 80105d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80105d4:	4618      	mov	r0, r3
 80105d6:	f04f 0100 	mov.w	r1, #0
 80105da:	4602      	mov	r2, r0
 80105dc:	460b      	mov	r3, r1
 80105de:	1894      	adds	r4, r2, r2
 80105e0:	623c      	str	r4, [r7, #32]
 80105e2:	415b      	adcs	r3, r3
 80105e4:	627b      	str	r3, [r7, #36]	; 0x24
 80105e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80105ea:	1812      	adds	r2, r2, r0
 80105ec:	eb41 0303 	adc.w	r3, r1, r3
 80105f0:	f04f 0400 	mov.w	r4, #0
 80105f4:	f04f 0500 	mov.w	r5, #0
 80105f8:	00dd      	lsls	r5, r3, #3
 80105fa:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80105fe:	00d4      	lsls	r4, r2, #3
 8010600:	4622      	mov	r2, r4
 8010602:	462b      	mov	r3, r5
 8010604:	1814      	adds	r4, r2, r0
 8010606:	653c      	str	r4, [r7, #80]	; 0x50
 8010608:	414b      	adcs	r3, r1
 801060a:	657b      	str	r3, [r7, #84]	; 0x54
 801060c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801060e:	685b      	ldr	r3, [r3, #4]
 8010610:	461a      	mov	r2, r3
 8010612:	f04f 0300 	mov.w	r3, #0
 8010616:	1891      	adds	r1, r2, r2
 8010618:	61b9      	str	r1, [r7, #24]
 801061a:	415b      	adcs	r3, r3
 801061c:	61fb      	str	r3, [r7, #28]
 801061e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8010622:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8010626:	f7f0 fb0f 	bl	8000c48 <__aeabi_uldivmod>
 801062a:	4602      	mov	r2, r0
 801062c:	460b      	mov	r3, r1
 801062e:	4b6c      	ldr	r3, [pc, #432]	; (80107e0 <UART_SetConfig+0x38c>)
 8010630:	fba3 1302 	umull	r1, r3, r3, r2
 8010634:	095b      	lsrs	r3, r3, #5
 8010636:	2164      	movs	r1, #100	; 0x64
 8010638:	fb01 f303 	mul.w	r3, r1, r3
 801063c:	1ad3      	subs	r3, r2, r3
 801063e:	00db      	lsls	r3, r3, #3
 8010640:	3332      	adds	r3, #50	; 0x32
 8010642:	4a67      	ldr	r2, [pc, #412]	; (80107e0 <UART_SetConfig+0x38c>)
 8010644:	fba2 2303 	umull	r2, r3, r2, r3
 8010648:	095b      	lsrs	r3, r3, #5
 801064a:	f003 0207 	and.w	r2, r3, #7
 801064e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010650:	681b      	ldr	r3, [r3, #0]
 8010652:	4432      	add	r2, r6
 8010654:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8010656:	e0b9      	b.n	80107cc <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8010658:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801065a:	461c      	mov	r4, r3
 801065c:	f04f 0500 	mov.w	r5, #0
 8010660:	4622      	mov	r2, r4
 8010662:	462b      	mov	r3, r5
 8010664:	1891      	adds	r1, r2, r2
 8010666:	6139      	str	r1, [r7, #16]
 8010668:	415b      	adcs	r3, r3
 801066a:	617b      	str	r3, [r7, #20]
 801066c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8010670:	1912      	adds	r2, r2, r4
 8010672:	eb45 0303 	adc.w	r3, r5, r3
 8010676:	f04f 0000 	mov.w	r0, #0
 801067a:	f04f 0100 	mov.w	r1, #0
 801067e:	00d9      	lsls	r1, r3, #3
 8010680:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8010684:	00d0      	lsls	r0, r2, #3
 8010686:	4602      	mov	r2, r0
 8010688:	460b      	mov	r3, r1
 801068a:	eb12 0804 	adds.w	r8, r2, r4
 801068e:	eb43 0905 	adc.w	r9, r3, r5
 8010692:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010694:	685b      	ldr	r3, [r3, #4]
 8010696:	4618      	mov	r0, r3
 8010698:	f04f 0100 	mov.w	r1, #0
 801069c:	f04f 0200 	mov.w	r2, #0
 80106a0:	f04f 0300 	mov.w	r3, #0
 80106a4:	008b      	lsls	r3, r1, #2
 80106a6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80106aa:	0082      	lsls	r2, r0, #2
 80106ac:	4640      	mov	r0, r8
 80106ae:	4649      	mov	r1, r9
 80106b0:	f7f0 faca 	bl	8000c48 <__aeabi_uldivmod>
 80106b4:	4602      	mov	r2, r0
 80106b6:	460b      	mov	r3, r1
 80106b8:	4b49      	ldr	r3, [pc, #292]	; (80107e0 <UART_SetConfig+0x38c>)
 80106ba:	fba3 2302 	umull	r2, r3, r3, r2
 80106be:	095b      	lsrs	r3, r3, #5
 80106c0:	011e      	lsls	r6, r3, #4
 80106c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80106c4:	4618      	mov	r0, r3
 80106c6:	f04f 0100 	mov.w	r1, #0
 80106ca:	4602      	mov	r2, r0
 80106cc:	460b      	mov	r3, r1
 80106ce:	1894      	adds	r4, r2, r2
 80106d0:	60bc      	str	r4, [r7, #8]
 80106d2:	415b      	adcs	r3, r3
 80106d4:	60fb      	str	r3, [r7, #12]
 80106d6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80106da:	1812      	adds	r2, r2, r0
 80106dc:	eb41 0303 	adc.w	r3, r1, r3
 80106e0:	f04f 0400 	mov.w	r4, #0
 80106e4:	f04f 0500 	mov.w	r5, #0
 80106e8:	00dd      	lsls	r5, r3, #3
 80106ea:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80106ee:	00d4      	lsls	r4, r2, #3
 80106f0:	4622      	mov	r2, r4
 80106f2:	462b      	mov	r3, r5
 80106f4:	1814      	adds	r4, r2, r0
 80106f6:	64bc      	str	r4, [r7, #72]	; 0x48
 80106f8:	414b      	adcs	r3, r1
 80106fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80106fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80106fe:	685b      	ldr	r3, [r3, #4]
 8010700:	4618      	mov	r0, r3
 8010702:	f04f 0100 	mov.w	r1, #0
 8010706:	f04f 0200 	mov.w	r2, #0
 801070a:	f04f 0300 	mov.w	r3, #0
 801070e:	008b      	lsls	r3, r1, #2
 8010710:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8010714:	0082      	lsls	r2, r0, #2
 8010716:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 801071a:	f7f0 fa95 	bl	8000c48 <__aeabi_uldivmod>
 801071e:	4602      	mov	r2, r0
 8010720:	460b      	mov	r3, r1
 8010722:	4b2f      	ldr	r3, [pc, #188]	; (80107e0 <UART_SetConfig+0x38c>)
 8010724:	fba3 1302 	umull	r1, r3, r3, r2
 8010728:	095b      	lsrs	r3, r3, #5
 801072a:	2164      	movs	r1, #100	; 0x64
 801072c:	fb01 f303 	mul.w	r3, r1, r3
 8010730:	1ad3      	subs	r3, r2, r3
 8010732:	011b      	lsls	r3, r3, #4
 8010734:	3332      	adds	r3, #50	; 0x32
 8010736:	4a2a      	ldr	r2, [pc, #168]	; (80107e0 <UART_SetConfig+0x38c>)
 8010738:	fba2 2303 	umull	r2, r3, r2, r3
 801073c:	095b      	lsrs	r3, r3, #5
 801073e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8010742:	441e      	add	r6, r3
 8010744:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8010746:	4618      	mov	r0, r3
 8010748:	f04f 0100 	mov.w	r1, #0
 801074c:	4602      	mov	r2, r0
 801074e:	460b      	mov	r3, r1
 8010750:	1894      	adds	r4, r2, r2
 8010752:	603c      	str	r4, [r7, #0]
 8010754:	415b      	adcs	r3, r3
 8010756:	607b      	str	r3, [r7, #4]
 8010758:	e9d7 2300 	ldrd	r2, r3, [r7]
 801075c:	1812      	adds	r2, r2, r0
 801075e:	eb41 0303 	adc.w	r3, r1, r3
 8010762:	f04f 0400 	mov.w	r4, #0
 8010766:	f04f 0500 	mov.w	r5, #0
 801076a:	00dd      	lsls	r5, r3, #3
 801076c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8010770:	00d4      	lsls	r4, r2, #3
 8010772:	4622      	mov	r2, r4
 8010774:	462b      	mov	r3, r5
 8010776:	eb12 0a00 	adds.w	sl, r2, r0
 801077a:	eb43 0b01 	adc.w	fp, r3, r1
 801077e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010780:	685b      	ldr	r3, [r3, #4]
 8010782:	4618      	mov	r0, r3
 8010784:	f04f 0100 	mov.w	r1, #0
 8010788:	f04f 0200 	mov.w	r2, #0
 801078c:	f04f 0300 	mov.w	r3, #0
 8010790:	008b      	lsls	r3, r1, #2
 8010792:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8010796:	0082      	lsls	r2, r0, #2
 8010798:	4650      	mov	r0, sl
 801079a:	4659      	mov	r1, fp
 801079c:	f7f0 fa54 	bl	8000c48 <__aeabi_uldivmod>
 80107a0:	4602      	mov	r2, r0
 80107a2:	460b      	mov	r3, r1
 80107a4:	4b0e      	ldr	r3, [pc, #56]	; (80107e0 <UART_SetConfig+0x38c>)
 80107a6:	fba3 1302 	umull	r1, r3, r3, r2
 80107aa:	095b      	lsrs	r3, r3, #5
 80107ac:	2164      	movs	r1, #100	; 0x64
 80107ae:	fb01 f303 	mul.w	r3, r1, r3
 80107b2:	1ad3      	subs	r3, r2, r3
 80107b4:	011b      	lsls	r3, r3, #4
 80107b6:	3332      	adds	r3, #50	; 0x32
 80107b8:	4a09      	ldr	r2, [pc, #36]	; (80107e0 <UART_SetConfig+0x38c>)
 80107ba:	fba2 2303 	umull	r2, r3, r2, r3
 80107be:	095b      	lsrs	r3, r3, #5
 80107c0:	f003 020f 	and.w	r2, r3, #15
 80107c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80107c6:	681b      	ldr	r3, [r3, #0]
 80107c8:	4432      	add	r2, r6
 80107ca:	609a      	str	r2, [r3, #8]
}
 80107cc:	bf00      	nop
 80107ce:	377c      	adds	r7, #124	; 0x7c
 80107d0:	46bd      	mov	sp, r7
 80107d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80107d6:	bf00      	nop
 80107d8:	40011000 	.word	0x40011000
 80107dc:	40011400 	.word	0x40011400
 80107e0:	51eb851f 	.word	0x51eb851f

080107e4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80107e4:	b480      	push	{r7}
 80107e6:	b085      	sub	sp, #20
 80107e8:	af00      	add	r7, sp, #0
 80107ea:	4603      	mov	r3, r0
 80107ec:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80107ee:	2300      	movs	r3, #0
 80107f0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80107f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80107f6:	2b84      	cmp	r3, #132	; 0x84
 80107f8:	d005      	beq.n	8010806 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80107fa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80107fe:	68fb      	ldr	r3, [r7, #12]
 8010800:	4413      	add	r3, r2
 8010802:	3303      	adds	r3, #3
 8010804:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8010806:	68fb      	ldr	r3, [r7, #12]
}
 8010808:	4618      	mov	r0, r3
 801080a:	3714      	adds	r7, #20
 801080c:	46bd      	mov	sp, r7
 801080e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010812:	4770      	bx	lr

08010814 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8010814:	b580      	push	{r7, lr}
 8010816:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8010818:	f000 febc 	bl	8011594 <vTaskStartScheduler>
  
  return osOK;
 801081c:	2300      	movs	r3, #0
}
 801081e:	4618      	mov	r0, r3
 8010820:	bd80      	pop	{r7, pc}

08010822 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8010822:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010824:	b089      	sub	sp, #36	; 0x24
 8010826:	af04      	add	r7, sp, #16
 8010828:	6078      	str	r0, [r7, #4]
 801082a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	695b      	ldr	r3, [r3, #20]
 8010830:	2b00      	cmp	r3, #0
 8010832:	d020      	beq.n	8010876 <osThreadCreate+0x54>
 8010834:	687b      	ldr	r3, [r7, #4]
 8010836:	699b      	ldr	r3, [r3, #24]
 8010838:	2b00      	cmp	r3, #0
 801083a:	d01c      	beq.n	8010876 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	685c      	ldr	r4, [r3, #4]
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	681d      	ldr	r5, [r3, #0]
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	691e      	ldr	r6, [r3, #16]
 8010848:	687b      	ldr	r3, [r7, #4]
 801084a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 801084e:	4618      	mov	r0, r3
 8010850:	f7ff ffc8 	bl	80107e4 <makeFreeRtosPriority>
 8010854:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	695b      	ldr	r3, [r3, #20]
 801085a:	687a      	ldr	r2, [r7, #4]
 801085c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801085e:	9202      	str	r2, [sp, #8]
 8010860:	9301      	str	r3, [sp, #4]
 8010862:	9100      	str	r1, [sp, #0]
 8010864:	683b      	ldr	r3, [r7, #0]
 8010866:	4632      	mov	r2, r6
 8010868:	4629      	mov	r1, r5
 801086a:	4620      	mov	r0, r4
 801086c:	f000 fc40 	bl	80110f0 <xTaskCreateStatic>
 8010870:	4603      	mov	r3, r0
 8010872:	60fb      	str	r3, [r7, #12]
 8010874:	e01c      	b.n	80108b0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	685c      	ldr	r4, [r3, #4]
 801087a:	687b      	ldr	r3, [r7, #4]
 801087c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8010882:	b29e      	uxth	r6, r3
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 801088a:	4618      	mov	r0, r3
 801088c:	f7ff ffaa 	bl	80107e4 <makeFreeRtosPriority>
 8010890:	4602      	mov	r2, r0
 8010892:	f107 030c 	add.w	r3, r7, #12
 8010896:	9301      	str	r3, [sp, #4]
 8010898:	9200      	str	r2, [sp, #0]
 801089a:	683b      	ldr	r3, [r7, #0]
 801089c:	4632      	mov	r2, r6
 801089e:	4629      	mov	r1, r5
 80108a0:	4620      	mov	r0, r4
 80108a2:	f000 fc82 	bl	80111aa <xTaskCreate>
 80108a6:	4603      	mov	r3, r0
 80108a8:	2b01      	cmp	r3, #1
 80108aa:	d001      	beq.n	80108b0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80108ac:	2300      	movs	r3, #0
 80108ae:	e000      	b.n	80108b2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80108b0:	68fb      	ldr	r3, [r7, #12]
}
 80108b2:	4618      	mov	r0, r3
 80108b4:	3714      	adds	r7, #20
 80108b6:	46bd      	mov	sp, r7
 80108b8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080108ba <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80108ba:	b580      	push	{r7, lr}
 80108bc:	b084      	sub	sp, #16
 80108be:	af00      	add	r7, sp, #0
 80108c0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80108c6:	68fb      	ldr	r3, [r7, #12]
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	d001      	beq.n	80108d0 <osDelay+0x16>
 80108cc:	68fb      	ldr	r3, [r7, #12]
 80108ce:	e000      	b.n	80108d2 <osDelay+0x18>
 80108d0:	2301      	movs	r3, #1
 80108d2:	4618      	mov	r0, r3
 80108d4:	f000 fe2a 	bl	801152c <vTaskDelay>
  
  return osOK;
 80108d8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80108da:	4618      	mov	r0, r3
 80108dc:	3710      	adds	r7, #16
 80108de:	46bd      	mov	sp, r7
 80108e0:	bd80      	pop	{r7, pc}

080108e2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80108e2:	b480      	push	{r7}
 80108e4:	b083      	sub	sp, #12
 80108e6:	af00      	add	r7, sp, #0
 80108e8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	f103 0208 	add.w	r2, r3, #8
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	f04f 32ff 	mov.w	r2, #4294967295
 80108fa:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	f103 0208 	add.w	r2, r3, #8
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	f103 0208 	add.w	r2, r3, #8
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	2200      	movs	r2, #0
 8010914:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8010916:	bf00      	nop
 8010918:	370c      	adds	r7, #12
 801091a:	46bd      	mov	sp, r7
 801091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010920:	4770      	bx	lr

08010922 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8010922:	b480      	push	{r7}
 8010924:	b083      	sub	sp, #12
 8010926:	af00      	add	r7, sp, #0
 8010928:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	2200      	movs	r2, #0
 801092e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8010930:	bf00      	nop
 8010932:	370c      	adds	r7, #12
 8010934:	46bd      	mov	sp, r7
 8010936:	f85d 7b04 	ldr.w	r7, [sp], #4
 801093a:	4770      	bx	lr

0801093c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801093c:	b480      	push	{r7}
 801093e:	b085      	sub	sp, #20
 8010940:	af00      	add	r7, sp, #0
 8010942:	6078      	str	r0, [r7, #4]
 8010944:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	685b      	ldr	r3, [r3, #4]
 801094a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801094c:	683b      	ldr	r3, [r7, #0]
 801094e:	68fa      	ldr	r2, [r7, #12]
 8010950:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8010952:	68fb      	ldr	r3, [r7, #12]
 8010954:	689a      	ldr	r2, [r3, #8]
 8010956:	683b      	ldr	r3, [r7, #0]
 8010958:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 801095a:	68fb      	ldr	r3, [r7, #12]
 801095c:	689b      	ldr	r3, [r3, #8]
 801095e:	683a      	ldr	r2, [r7, #0]
 8010960:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8010962:	68fb      	ldr	r3, [r7, #12]
 8010964:	683a      	ldr	r2, [r7, #0]
 8010966:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8010968:	683b      	ldr	r3, [r7, #0]
 801096a:	687a      	ldr	r2, [r7, #4]
 801096c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	681b      	ldr	r3, [r3, #0]
 8010972:	1c5a      	adds	r2, r3, #1
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	601a      	str	r2, [r3, #0]
}
 8010978:	bf00      	nop
 801097a:	3714      	adds	r7, #20
 801097c:	46bd      	mov	sp, r7
 801097e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010982:	4770      	bx	lr

08010984 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010984:	b480      	push	{r7}
 8010986:	b085      	sub	sp, #20
 8010988:	af00      	add	r7, sp, #0
 801098a:	6078      	str	r0, [r7, #4]
 801098c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 801098e:	683b      	ldr	r3, [r7, #0]
 8010990:	681b      	ldr	r3, [r3, #0]
 8010992:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8010994:	68bb      	ldr	r3, [r7, #8]
 8010996:	f1b3 3fff 	cmp.w	r3, #4294967295
 801099a:	d103      	bne.n	80109a4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	691b      	ldr	r3, [r3, #16]
 80109a0:	60fb      	str	r3, [r7, #12]
 80109a2:	e00c      	b.n	80109be <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	3308      	adds	r3, #8
 80109a8:	60fb      	str	r3, [r7, #12]
 80109aa:	e002      	b.n	80109b2 <vListInsert+0x2e>
 80109ac:	68fb      	ldr	r3, [r7, #12]
 80109ae:	685b      	ldr	r3, [r3, #4]
 80109b0:	60fb      	str	r3, [r7, #12]
 80109b2:	68fb      	ldr	r3, [r7, #12]
 80109b4:	685b      	ldr	r3, [r3, #4]
 80109b6:	681b      	ldr	r3, [r3, #0]
 80109b8:	68ba      	ldr	r2, [r7, #8]
 80109ba:	429a      	cmp	r2, r3
 80109bc:	d2f6      	bcs.n	80109ac <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80109be:	68fb      	ldr	r3, [r7, #12]
 80109c0:	685a      	ldr	r2, [r3, #4]
 80109c2:	683b      	ldr	r3, [r7, #0]
 80109c4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80109c6:	683b      	ldr	r3, [r7, #0]
 80109c8:	685b      	ldr	r3, [r3, #4]
 80109ca:	683a      	ldr	r2, [r7, #0]
 80109cc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80109ce:	683b      	ldr	r3, [r7, #0]
 80109d0:	68fa      	ldr	r2, [r7, #12]
 80109d2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80109d4:	68fb      	ldr	r3, [r7, #12]
 80109d6:	683a      	ldr	r2, [r7, #0]
 80109d8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80109da:	683b      	ldr	r3, [r7, #0]
 80109dc:	687a      	ldr	r2, [r7, #4]
 80109de:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	681b      	ldr	r3, [r3, #0]
 80109e4:	1c5a      	adds	r2, r3, #1
 80109e6:	687b      	ldr	r3, [r7, #4]
 80109e8:	601a      	str	r2, [r3, #0]
}
 80109ea:	bf00      	nop
 80109ec:	3714      	adds	r7, #20
 80109ee:	46bd      	mov	sp, r7
 80109f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109f4:	4770      	bx	lr

080109f6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80109f6:	b480      	push	{r7}
 80109f8:	b085      	sub	sp, #20
 80109fa:	af00      	add	r7, sp, #0
 80109fc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	691b      	ldr	r3, [r3, #16]
 8010a02:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	685b      	ldr	r3, [r3, #4]
 8010a08:	687a      	ldr	r2, [r7, #4]
 8010a0a:	6892      	ldr	r2, [r2, #8]
 8010a0c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	689b      	ldr	r3, [r3, #8]
 8010a12:	687a      	ldr	r2, [r7, #4]
 8010a14:	6852      	ldr	r2, [r2, #4]
 8010a16:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8010a18:	68fb      	ldr	r3, [r7, #12]
 8010a1a:	685b      	ldr	r3, [r3, #4]
 8010a1c:	687a      	ldr	r2, [r7, #4]
 8010a1e:	429a      	cmp	r2, r3
 8010a20:	d103      	bne.n	8010a2a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8010a22:	687b      	ldr	r3, [r7, #4]
 8010a24:	689a      	ldr	r2, [r3, #8]
 8010a26:	68fb      	ldr	r3, [r7, #12]
 8010a28:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	2200      	movs	r2, #0
 8010a2e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8010a30:	68fb      	ldr	r3, [r7, #12]
 8010a32:	681b      	ldr	r3, [r3, #0]
 8010a34:	1e5a      	subs	r2, r3, #1
 8010a36:	68fb      	ldr	r3, [r7, #12]
 8010a38:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8010a3a:	68fb      	ldr	r3, [r7, #12]
 8010a3c:	681b      	ldr	r3, [r3, #0]
}
 8010a3e:	4618      	mov	r0, r3
 8010a40:	3714      	adds	r7, #20
 8010a42:	46bd      	mov	sp, r7
 8010a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a48:	4770      	bx	lr
	...

08010a4c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8010a4c:	b580      	push	{r7, lr}
 8010a4e:	b084      	sub	sp, #16
 8010a50:	af00      	add	r7, sp, #0
 8010a52:	6078      	str	r0, [r7, #4]
 8010a54:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8010a5a:	68fb      	ldr	r3, [r7, #12]
 8010a5c:	2b00      	cmp	r3, #0
 8010a5e:	d10a      	bne.n	8010a76 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8010a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a64:	f383 8811 	msr	BASEPRI, r3
 8010a68:	f3bf 8f6f 	isb	sy
 8010a6c:	f3bf 8f4f 	dsb	sy
 8010a70:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8010a72:	bf00      	nop
 8010a74:	e7fe      	b.n	8010a74 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8010a76:	f001 fbe5 	bl	8012244 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010a7a:	68fb      	ldr	r3, [r7, #12]
 8010a7c:	681a      	ldr	r2, [r3, #0]
 8010a7e:	68fb      	ldr	r3, [r7, #12]
 8010a80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010a82:	68f9      	ldr	r1, [r7, #12]
 8010a84:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8010a86:	fb01 f303 	mul.w	r3, r1, r3
 8010a8a:	441a      	add	r2, r3
 8010a8c:	68fb      	ldr	r3, [r7, #12]
 8010a8e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8010a90:	68fb      	ldr	r3, [r7, #12]
 8010a92:	2200      	movs	r2, #0
 8010a94:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8010a96:	68fb      	ldr	r3, [r7, #12]
 8010a98:	681a      	ldr	r2, [r3, #0]
 8010a9a:	68fb      	ldr	r3, [r7, #12]
 8010a9c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010a9e:	68fb      	ldr	r3, [r7, #12]
 8010aa0:	681a      	ldr	r2, [r3, #0]
 8010aa2:	68fb      	ldr	r3, [r7, #12]
 8010aa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010aa6:	3b01      	subs	r3, #1
 8010aa8:	68f9      	ldr	r1, [r7, #12]
 8010aaa:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8010aac:	fb01 f303 	mul.w	r3, r1, r3
 8010ab0:	441a      	add	r2, r3
 8010ab2:	68fb      	ldr	r3, [r7, #12]
 8010ab4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8010ab6:	68fb      	ldr	r3, [r7, #12]
 8010ab8:	22ff      	movs	r2, #255	; 0xff
 8010aba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8010abe:	68fb      	ldr	r3, [r7, #12]
 8010ac0:	22ff      	movs	r2, #255	; 0xff
 8010ac2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8010ac6:	683b      	ldr	r3, [r7, #0]
 8010ac8:	2b00      	cmp	r3, #0
 8010aca:	d114      	bne.n	8010af6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010acc:	68fb      	ldr	r3, [r7, #12]
 8010ace:	691b      	ldr	r3, [r3, #16]
 8010ad0:	2b00      	cmp	r3, #0
 8010ad2:	d01a      	beq.n	8010b0a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010ad4:	68fb      	ldr	r3, [r7, #12]
 8010ad6:	3310      	adds	r3, #16
 8010ad8:	4618      	mov	r0, r3
 8010ada:	f000 ffad 	bl	8011a38 <xTaskRemoveFromEventList>
 8010ade:	4603      	mov	r3, r0
 8010ae0:	2b00      	cmp	r3, #0
 8010ae2:	d012      	beq.n	8010b0a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8010ae4:	4b0c      	ldr	r3, [pc, #48]	; (8010b18 <xQueueGenericReset+0xcc>)
 8010ae6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010aea:	601a      	str	r2, [r3, #0]
 8010aec:	f3bf 8f4f 	dsb	sy
 8010af0:	f3bf 8f6f 	isb	sy
 8010af4:	e009      	b.n	8010b0a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8010af6:	68fb      	ldr	r3, [r7, #12]
 8010af8:	3310      	adds	r3, #16
 8010afa:	4618      	mov	r0, r3
 8010afc:	f7ff fef1 	bl	80108e2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8010b00:	68fb      	ldr	r3, [r7, #12]
 8010b02:	3324      	adds	r3, #36	; 0x24
 8010b04:	4618      	mov	r0, r3
 8010b06:	f7ff feec 	bl	80108e2 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8010b0a:	f001 fbcb 	bl	80122a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8010b0e:	2301      	movs	r3, #1
}
 8010b10:	4618      	mov	r0, r3
 8010b12:	3710      	adds	r7, #16
 8010b14:	46bd      	mov	sp, r7
 8010b16:	bd80      	pop	{r7, pc}
 8010b18:	e000ed04 	.word	0xe000ed04

08010b1c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8010b1c:	b580      	push	{r7, lr}
 8010b1e:	b08a      	sub	sp, #40	; 0x28
 8010b20:	af02      	add	r7, sp, #8
 8010b22:	60f8      	str	r0, [r7, #12]
 8010b24:	60b9      	str	r1, [r7, #8]
 8010b26:	4613      	mov	r3, r2
 8010b28:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8010b2a:	68fb      	ldr	r3, [r7, #12]
 8010b2c:	2b00      	cmp	r3, #0
 8010b2e:	d10a      	bne.n	8010b46 <xQueueGenericCreate+0x2a>
	__asm volatile
 8010b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b34:	f383 8811 	msr	BASEPRI, r3
 8010b38:	f3bf 8f6f 	isb	sy
 8010b3c:	f3bf 8f4f 	dsb	sy
 8010b40:	613b      	str	r3, [r7, #16]
}
 8010b42:	bf00      	nop
 8010b44:	e7fe      	b.n	8010b44 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010b46:	68fb      	ldr	r3, [r7, #12]
 8010b48:	68ba      	ldr	r2, [r7, #8]
 8010b4a:	fb02 f303 	mul.w	r3, r2, r3
 8010b4e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8010b50:	69fb      	ldr	r3, [r7, #28]
 8010b52:	3348      	adds	r3, #72	; 0x48
 8010b54:	4618      	mov	r0, r3
 8010b56:	f001 fc97 	bl	8012488 <pvPortMalloc>
 8010b5a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8010b5c:	69bb      	ldr	r3, [r7, #24]
 8010b5e:	2b00      	cmp	r3, #0
 8010b60:	d011      	beq.n	8010b86 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8010b62:	69bb      	ldr	r3, [r7, #24]
 8010b64:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010b66:	697b      	ldr	r3, [r7, #20]
 8010b68:	3348      	adds	r3, #72	; 0x48
 8010b6a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8010b6c:	69bb      	ldr	r3, [r7, #24]
 8010b6e:	2200      	movs	r2, #0
 8010b70:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010b74:	79fa      	ldrb	r2, [r7, #7]
 8010b76:	69bb      	ldr	r3, [r7, #24]
 8010b78:	9300      	str	r3, [sp, #0]
 8010b7a:	4613      	mov	r3, r2
 8010b7c:	697a      	ldr	r2, [r7, #20]
 8010b7e:	68b9      	ldr	r1, [r7, #8]
 8010b80:	68f8      	ldr	r0, [r7, #12]
 8010b82:	f000 f805 	bl	8010b90 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8010b86:	69bb      	ldr	r3, [r7, #24]
	}
 8010b88:	4618      	mov	r0, r3
 8010b8a:	3720      	adds	r7, #32
 8010b8c:	46bd      	mov	sp, r7
 8010b8e:	bd80      	pop	{r7, pc}

08010b90 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8010b90:	b580      	push	{r7, lr}
 8010b92:	b084      	sub	sp, #16
 8010b94:	af00      	add	r7, sp, #0
 8010b96:	60f8      	str	r0, [r7, #12]
 8010b98:	60b9      	str	r1, [r7, #8]
 8010b9a:	607a      	str	r2, [r7, #4]
 8010b9c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8010b9e:	68bb      	ldr	r3, [r7, #8]
 8010ba0:	2b00      	cmp	r3, #0
 8010ba2:	d103      	bne.n	8010bac <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8010ba4:	69bb      	ldr	r3, [r7, #24]
 8010ba6:	69ba      	ldr	r2, [r7, #24]
 8010ba8:	601a      	str	r2, [r3, #0]
 8010baa:	e002      	b.n	8010bb2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8010bac:	69bb      	ldr	r3, [r7, #24]
 8010bae:	687a      	ldr	r2, [r7, #4]
 8010bb0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8010bb2:	69bb      	ldr	r3, [r7, #24]
 8010bb4:	68fa      	ldr	r2, [r7, #12]
 8010bb6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8010bb8:	69bb      	ldr	r3, [r7, #24]
 8010bba:	68ba      	ldr	r2, [r7, #8]
 8010bbc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8010bbe:	2101      	movs	r1, #1
 8010bc0:	69b8      	ldr	r0, [r7, #24]
 8010bc2:	f7ff ff43 	bl	8010a4c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8010bc6:	bf00      	nop
 8010bc8:	3710      	adds	r7, #16
 8010bca:	46bd      	mov	sp, r7
 8010bcc:	bd80      	pop	{r7, pc}

08010bce <xQueueGenericSendFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8010bce:	b580      	push	{r7, lr}
 8010bd0:	b090      	sub	sp, #64	; 0x40
 8010bd2:	af00      	add	r7, sp, #0
 8010bd4:	60f8      	str	r0, [r7, #12]
 8010bd6:	60b9      	str	r1, [r7, #8]
 8010bd8:	607a      	str	r2, [r7, #4]
 8010bda:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010bdc:	68fb      	ldr	r3, [r7, #12]
 8010bde:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8010be0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	d10a      	bne.n	8010bfc <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8010be6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010bea:	f383 8811 	msr	BASEPRI, r3
 8010bee:	f3bf 8f6f 	isb	sy
 8010bf2:	f3bf 8f4f 	dsb	sy
 8010bf6:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8010bf8:	bf00      	nop
 8010bfa:	e7fe      	b.n	8010bfa <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010bfc:	68bb      	ldr	r3, [r7, #8]
 8010bfe:	2b00      	cmp	r3, #0
 8010c00:	d103      	bne.n	8010c0a <xQueueGenericSendFromISR+0x3c>
 8010c02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010c06:	2b00      	cmp	r3, #0
 8010c08:	d101      	bne.n	8010c0e <xQueueGenericSendFromISR+0x40>
 8010c0a:	2301      	movs	r3, #1
 8010c0c:	e000      	b.n	8010c10 <xQueueGenericSendFromISR+0x42>
 8010c0e:	2300      	movs	r3, #0
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	d10a      	bne.n	8010c2a <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8010c14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c18:	f383 8811 	msr	BASEPRI, r3
 8010c1c:	f3bf 8f6f 	isb	sy
 8010c20:	f3bf 8f4f 	dsb	sy
 8010c24:	627b      	str	r3, [r7, #36]	; 0x24
}
 8010c26:	bf00      	nop
 8010c28:	e7fe      	b.n	8010c28 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010c2a:	683b      	ldr	r3, [r7, #0]
 8010c2c:	2b02      	cmp	r3, #2
 8010c2e:	d103      	bne.n	8010c38 <xQueueGenericSendFromISR+0x6a>
 8010c30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010c34:	2b01      	cmp	r3, #1
 8010c36:	d101      	bne.n	8010c3c <xQueueGenericSendFromISR+0x6e>
 8010c38:	2301      	movs	r3, #1
 8010c3a:	e000      	b.n	8010c3e <xQueueGenericSendFromISR+0x70>
 8010c3c:	2300      	movs	r3, #0
 8010c3e:	2b00      	cmp	r3, #0
 8010c40:	d10a      	bne.n	8010c58 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8010c42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c46:	f383 8811 	msr	BASEPRI, r3
 8010c4a:	f3bf 8f6f 	isb	sy
 8010c4e:	f3bf 8f4f 	dsb	sy
 8010c52:	623b      	str	r3, [r7, #32]
}
 8010c54:	bf00      	nop
 8010c56:	e7fe      	b.n	8010c56 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010c58:	f001 fbd6 	bl	8012408 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8010c5c:	f3ef 8211 	mrs	r2, BASEPRI
 8010c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c64:	f383 8811 	msr	BASEPRI, r3
 8010c68:	f3bf 8f6f 	isb	sy
 8010c6c:	f3bf 8f4f 	dsb	sy
 8010c70:	61fa      	str	r2, [r7, #28]
 8010c72:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8010c74:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010c76:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010c78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c7a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010c7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010c80:	429a      	cmp	r2, r3
 8010c82:	d302      	bcc.n	8010c8a <xQueueGenericSendFromISR+0xbc>
 8010c84:	683b      	ldr	r3, [r7, #0]
 8010c86:	2b02      	cmp	r3, #2
 8010c88:	d12f      	bne.n	8010cea <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010c8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c8c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010c90:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010c94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010c98:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010c9a:	683a      	ldr	r2, [r7, #0]
 8010c9c:	68b9      	ldr	r1, [r7, #8]
 8010c9e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010ca0:	f000 f92e 	bl	8010f00 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010ca4:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8010ca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010cac:	d112      	bne.n	8010cd4 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010cae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010cb2:	2b00      	cmp	r3, #0
 8010cb4:	d016      	beq.n	8010ce4 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010cb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cb8:	3324      	adds	r3, #36	; 0x24
 8010cba:	4618      	mov	r0, r3
 8010cbc:	f000 febc 	bl	8011a38 <xTaskRemoveFromEventList>
 8010cc0:	4603      	mov	r3, r0
 8010cc2:	2b00      	cmp	r3, #0
 8010cc4:	d00e      	beq.n	8010ce4 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010cc6:	687b      	ldr	r3, [r7, #4]
 8010cc8:	2b00      	cmp	r3, #0
 8010cca:	d00b      	beq.n	8010ce4 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010ccc:	687b      	ldr	r3, [r7, #4]
 8010cce:	2201      	movs	r2, #1
 8010cd0:	601a      	str	r2, [r3, #0]
 8010cd2:	e007      	b.n	8010ce4 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010cd4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8010cd8:	3301      	adds	r3, #1
 8010cda:	b2db      	uxtb	r3, r3
 8010cdc:	b25a      	sxtb	r2, r3
 8010cde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ce0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8010ce4:	2301      	movs	r3, #1
 8010ce6:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8010ce8:	e001      	b.n	8010cee <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8010cea:	2300      	movs	r3, #0
 8010cec:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010cee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010cf0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8010cf2:	697b      	ldr	r3, [r7, #20]
 8010cf4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8010cf8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010cfa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8010cfc:	4618      	mov	r0, r3
 8010cfe:	3740      	adds	r7, #64	; 0x40
 8010d00:	46bd      	mov	sp, r7
 8010d02:	bd80      	pop	{r7, pc}

08010d04 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8010d04:	b580      	push	{r7, lr}
 8010d06:	b08c      	sub	sp, #48	; 0x30
 8010d08:	af00      	add	r7, sp, #0
 8010d0a:	60f8      	str	r0, [r7, #12]
 8010d0c:	60b9      	str	r1, [r7, #8]
 8010d0e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8010d10:	2300      	movs	r3, #0
 8010d12:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010d14:	68fb      	ldr	r3, [r7, #12]
 8010d16:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	d10a      	bne.n	8010d34 <xQueueReceive+0x30>
	__asm volatile
 8010d1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d22:	f383 8811 	msr	BASEPRI, r3
 8010d26:	f3bf 8f6f 	isb	sy
 8010d2a:	f3bf 8f4f 	dsb	sy
 8010d2e:	623b      	str	r3, [r7, #32]
}
 8010d30:	bf00      	nop
 8010d32:	e7fe      	b.n	8010d32 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010d34:	68bb      	ldr	r3, [r7, #8]
 8010d36:	2b00      	cmp	r3, #0
 8010d38:	d103      	bne.n	8010d42 <xQueueReceive+0x3e>
 8010d3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010d3e:	2b00      	cmp	r3, #0
 8010d40:	d101      	bne.n	8010d46 <xQueueReceive+0x42>
 8010d42:	2301      	movs	r3, #1
 8010d44:	e000      	b.n	8010d48 <xQueueReceive+0x44>
 8010d46:	2300      	movs	r3, #0
 8010d48:	2b00      	cmp	r3, #0
 8010d4a:	d10a      	bne.n	8010d62 <xQueueReceive+0x5e>
	__asm volatile
 8010d4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d50:	f383 8811 	msr	BASEPRI, r3
 8010d54:	f3bf 8f6f 	isb	sy
 8010d58:	f3bf 8f4f 	dsb	sy
 8010d5c:	61fb      	str	r3, [r7, #28]
}
 8010d5e:	bf00      	nop
 8010d60:	e7fe      	b.n	8010d60 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010d62:	f001 f835 	bl	8011dd0 <xTaskGetSchedulerState>
 8010d66:	4603      	mov	r3, r0
 8010d68:	2b00      	cmp	r3, #0
 8010d6a:	d102      	bne.n	8010d72 <xQueueReceive+0x6e>
 8010d6c:	687b      	ldr	r3, [r7, #4]
 8010d6e:	2b00      	cmp	r3, #0
 8010d70:	d101      	bne.n	8010d76 <xQueueReceive+0x72>
 8010d72:	2301      	movs	r3, #1
 8010d74:	e000      	b.n	8010d78 <xQueueReceive+0x74>
 8010d76:	2300      	movs	r3, #0
 8010d78:	2b00      	cmp	r3, #0
 8010d7a:	d10a      	bne.n	8010d92 <xQueueReceive+0x8e>
	__asm volatile
 8010d7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d80:	f383 8811 	msr	BASEPRI, r3
 8010d84:	f3bf 8f6f 	isb	sy
 8010d88:	f3bf 8f4f 	dsb	sy
 8010d8c:	61bb      	str	r3, [r7, #24]
}
 8010d8e:	bf00      	nop
 8010d90:	e7fe      	b.n	8010d90 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010d92:	f001 fa57 	bl	8012244 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010d96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010d9a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d9e:	2b00      	cmp	r3, #0
 8010da0:	d01f      	beq.n	8010de2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010da2:	68b9      	ldr	r1, [r7, #8]
 8010da4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010da6:	f000 f915 	bl	8010fd4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010dac:	1e5a      	subs	r2, r3, #1
 8010dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010db0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010db2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010db4:	691b      	ldr	r3, [r3, #16]
 8010db6:	2b00      	cmp	r3, #0
 8010db8:	d00f      	beq.n	8010dda <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010dba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010dbc:	3310      	adds	r3, #16
 8010dbe:	4618      	mov	r0, r3
 8010dc0:	f000 fe3a 	bl	8011a38 <xTaskRemoveFromEventList>
 8010dc4:	4603      	mov	r3, r0
 8010dc6:	2b00      	cmp	r3, #0
 8010dc8:	d007      	beq.n	8010dda <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010dca:	4b3d      	ldr	r3, [pc, #244]	; (8010ec0 <xQueueReceive+0x1bc>)
 8010dcc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010dd0:	601a      	str	r2, [r3, #0]
 8010dd2:	f3bf 8f4f 	dsb	sy
 8010dd6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010dda:	f001 fa63 	bl	80122a4 <vPortExitCritical>
				return pdPASS;
 8010dde:	2301      	movs	r3, #1
 8010de0:	e069      	b.n	8010eb6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	2b00      	cmp	r3, #0
 8010de6:	d103      	bne.n	8010df0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010de8:	f001 fa5c 	bl	80122a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010dec:	2300      	movs	r3, #0
 8010dee:	e062      	b.n	8010eb6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010df0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d106      	bne.n	8010e04 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010df6:	f107 0310 	add.w	r3, r7, #16
 8010dfa:	4618      	mov	r0, r3
 8010dfc:	f000 fe7e 	bl	8011afc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010e00:	2301      	movs	r3, #1
 8010e02:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010e04:	f001 fa4e 	bl	80122a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010e08:	f000 fc24 	bl	8011654 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010e0c:	f001 fa1a 	bl	8012244 <vPortEnterCritical>
 8010e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e12:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010e16:	b25b      	sxtb	r3, r3
 8010e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010e1c:	d103      	bne.n	8010e26 <xQueueReceive+0x122>
 8010e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e20:	2200      	movs	r2, #0
 8010e22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010e26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e28:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010e2c:	b25b      	sxtb	r3, r3
 8010e2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010e32:	d103      	bne.n	8010e3c <xQueueReceive+0x138>
 8010e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e36:	2200      	movs	r2, #0
 8010e38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010e3c:	f001 fa32 	bl	80122a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010e40:	1d3a      	adds	r2, r7, #4
 8010e42:	f107 0310 	add.w	r3, r7, #16
 8010e46:	4611      	mov	r1, r2
 8010e48:	4618      	mov	r0, r3
 8010e4a:	f000 fe6d 	bl	8011b28 <xTaskCheckForTimeOut>
 8010e4e:	4603      	mov	r3, r0
 8010e50:	2b00      	cmp	r3, #0
 8010e52:	d123      	bne.n	8010e9c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010e54:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010e56:	f000 f935 	bl	80110c4 <prvIsQueueEmpty>
 8010e5a:	4603      	mov	r3, r0
 8010e5c:	2b00      	cmp	r3, #0
 8010e5e:	d017      	beq.n	8010e90 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e62:	3324      	adds	r3, #36	; 0x24
 8010e64:	687a      	ldr	r2, [r7, #4]
 8010e66:	4611      	mov	r1, r2
 8010e68:	4618      	mov	r0, r3
 8010e6a:	f000 fdc1 	bl	80119f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010e6e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010e70:	f000 f8d6 	bl	8011020 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010e74:	f000 fbfc 	bl	8011670 <xTaskResumeAll>
 8010e78:	4603      	mov	r3, r0
 8010e7a:	2b00      	cmp	r3, #0
 8010e7c:	d189      	bne.n	8010d92 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8010e7e:	4b10      	ldr	r3, [pc, #64]	; (8010ec0 <xQueueReceive+0x1bc>)
 8010e80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010e84:	601a      	str	r2, [r3, #0]
 8010e86:	f3bf 8f4f 	dsb	sy
 8010e8a:	f3bf 8f6f 	isb	sy
 8010e8e:	e780      	b.n	8010d92 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8010e90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010e92:	f000 f8c5 	bl	8011020 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010e96:	f000 fbeb 	bl	8011670 <xTaskResumeAll>
 8010e9a:	e77a      	b.n	8010d92 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8010e9c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010e9e:	f000 f8bf 	bl	8011020 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010ea2:	f000 fbe5 	bl	8011670 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010ea6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010ea8:	f000 f90c 	bl	80110c4 <prvIsQueueEmpty>
 8010eac:	4603      	mov	r3, r0
 8010eae:	2b00      	cmp	r3, #0
 8010eb0:	f43f af6f 	beq.w	8010d92 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010eb4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010eb6:	4618      	mov	r0, r3
 8010eb8:	3730      	adds	r7, #48	; 0x30
 8010eba:	46bd      	mov	sp, r7
 8010ebc:	bd80      	pop	{r7, pc}
 8010ebe:	bf00      	nop
 8010ec0:	e000ed04 	.word	0xe000ed04

08010ec4 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8010ec4:	b580      	push	{r7, lr}
 8010ec6:	b084      	sub	sp, #16
 8010ec8:	af00      	add	r7, sp, #0
 8010eca:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	2b00      	cmp	r3, #0
 8010ed0:	d10a      	bne.n	8010ee8 <uxQueueMessagesWaiting+0x24>
	__asm volatile
 8010ed2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ed6:	f383 8811 	msr	BASEPRI, r3
 8010eda:	f3bf 8f6f 	isb	sy
 8010ede:	f3bf 8f4f 	dsb	sy
 8010ee2:	60bb      	str	r3, [r7, #8]
}
 8010ee4:	bf00      	nop
 8010ee6:	e7fe      	b.n	8010ee6 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8010ee8:	f001 f9ac 	bl	8012244 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010ef0:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8010ef2:	f001 f9d7 	bl	80122a4 <vPortExitCritical>

	return uxReturn;
 8010ef6:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8010ef8:	4618      	mov	r0, r3
 8010efa:	3710      	adds	r7, #16
 8010efc:	46bd      	mov	sp, r7
 8010efe:	bd80      	pop	{r7, pc}

08010f00 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8010f00:	b580      	push	{r7, lr}
 8010f02:	b086      	sub	sp, #24
 8010f04:	af00      	add	r7, sp, #0
 8010f06:	60f8      	str	r0, [r7, #12]
 8010f08:	60b9      	str	r1, [r7, #8]
 8010f0a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8010f0c:	2300      	movs	r3, #0
 8010f0e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010f10:	68fb      	ldr	r3, [r7, #12]
 8010f12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010f14:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8010f16:	68fb      	ldr	r3, [r7, #12]
 8010f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010f1a:	2b00      	cmp	r3, #0
 8010f1c:	d10d      	bne.n	8010f3a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010f1e:	68fb      	ldr	r3, [r7, #12]
 8010f20:	681b      	ldr	r3, [r3, #0]
 8010f22:	2b00      	cmp	r3, #0
 8010f24:	d14d      	bne.n	8010fc2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010f26:	68fb      	ldr	r3, [r7, #12]
 8010f28:	689b      	ldr	r3, [r3, #8]
 8010f2a:	4618      	mov	r0, r3
 8010f2c:	f000 ff6e 	bl	8011e0c <xTaskPriorityDisinherit>
 8010f30:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8010f32:	68fb      	ldr	r3, [r7, #12]
 8010f34:	2200      	movs	r2, #0
 8010f36:	609a      	str	r2, [r3, #8]
 8010f38:	e043      	b.n	8010fc2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8010f3a:	687b      	ldr	r3, [r7, #4]
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d119      	bne.n	8010f74 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010f40:	68fb      	ldr	r3, [r7, #12]
 8010f42:	6858      	ldr	r0, [r3, #4]
 8010f44:	68fb      	ldr	r3, [r7, #12]
 8010f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010f48:	461a      	mov	r2, r3
 8010f4a:	68b9      	ldr	r1, [r7, #8]
 8010f4c:	f001 fd6e 	bl	8012a2c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010f50:	68fb      	ldr	r3, [r7, #12]
 8010f52:	685a      	ldr	r2, [r3, #4]
 8010f54:	68fb      	ldr	r3, [r7, #12]
 8010f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010f58:	441a      	add	r2, r3
 8010f5a:	68fb      	ldr	r3, [r7, #12]
 8010f5c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010f5e:	68fb      	ldr	r3, [r7, #12]
 8010f60:	685a      	ldr	r2, [r3, #4]
 8010f62:	68fb      	ldr	r3, [r7, #12]
 8010f64:	689b      	ldr	r3, [r3, #8]
 8010f66:	429a      	cmp	r2, r3
 8010f68:	d32b      	bcc.n	8010fc2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8010f6a:	68fb      	ldr	r3, [r7, #12]
 8010f6c:	681a      	ldr	r2, [r3, #0]
 8010f6e:	68fb      	ldr	r3, [r7, #12]
 8010f70:	605a      	str	r2, [r3, #4]
 8010f72:	e026      	b.n	8010fc2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8010f74:	68fb      	ldr	r3, [r7, #12]
 8010f76:	68d8      	ldr	r0, [r3, #12]
 8010f78:	68fb      	ldr	r3, [r7, #12]
 8010f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010f7c:	461a      	mov	r2, r3
 8010f7e:	68b9      	ldr	r1, [r7, #8]
 8010f80:	f001 fd54 	bl	8012a2c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8010f84:	68fb      	ldr	r3, [r7, #12]
 8010f86:	68da      	ldr	r2, [r3, #12]
 8010f88:	68fb      	ldr	r3, [r7, #12]
 8010f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010f8c:	425b      	negs	r3, r3
 8010f8e:	441a      	add	r2, r3
 8010f90:	68fb      	ldr	r3, [r7, #12]
 8010f92:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010f94:	68fb      	ldr	r3, [r7, #12]
 8010f96:	68da      	ldr	r2, [r3, #12]
 8010f98:	68fb      	ldr	r3, [r7, #12]
 8010f9a:	681b      	ldr	r3, [r3, #0]
 8010f9c:	429a      	cmp	r2, r3
 8010f9e:	d207      	bcs.n	8010fb0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8010fa0:	68fb      	ldr	r3, [r7, #12]
 8010fa2:	689a      	ldr	r2, [r3, #8]
 8010fa4:	68fb      	ldr	r3, [r7, #12]
 8010fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010fa8:	425b      	negs	r3, r3
 8010faa:	441a      	add	r2, r3
 8010fac:	68fb      	ldr	r3, [r7, #12]
 8010fae:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	2b02      	cmp	r3, #2
 8010fb4:	d105      	bne.n	8010fc2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010fb6:	693b      	ldr	r3, [r7, #16]
 8010fb8:	2b00      	cmp	r3, #0
 8010fba:	d002      	beq.n	8010fc2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8010fbc:	693b      	ldr	r3, [r7, #16]
 8010fbe:	3b01      	subs	r3, #1
 8010fc0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010fc2:	693b      	ldr	r3, [r7, #16]
 8010fc4:	1c5a      	adds	r2, r3, #1
 8010fc6:	68fb      	ldr	r3, [r7, #12]
 8010fc8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8010fca:	697b      	ldr	r3, [r7, #20]
}
 8010fcc:	4618      	mov	r0, r3
 8010fce:	3718      	adds	r7, #24
 8010fd0:	46bd      	mov	sp, r7
 8010fd2:	bd80      	pop	{r7, pc}

08010fd4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010fd4:	b580      	push	{r7, lr}
 8010fd6:	b082      	sub	sp, #8
 8010fd8:	af00      	add	r7, sp, #0
 8010fda:	6078      	str	r0, [r7, #4]
 8010fdc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8010fde:	687b      	ldr	r3, [r7, #4]
 8010fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010fe2:	2b00      	cmp	r3, #0
 8010fe4:	d018      	beq.n	8011018 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010fe6:	687b      	ldr	r3, [r7, #4]
 8010fe8:	68da      	ldr	r2, [r3, #12]
 8010fea:	687b      	ldr	r3, [r7, #4]
 8010fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010fee:	441a      	add	r2, r3
 8010ff0:	687b      	ldr	r3, [r7, #4]
 8010ff2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010ff4:	687b      	ldr	r3, [r7, #4]
 8010ff6:	68da      	ldr	r2, [r3, #12]
 8010ff8:	687b      	ldr	r3, [r7, #4]
 8010ffa:	689b      	ldr	r3, [r3, #8]
 8010ffc:	429a      	cmp	r2, r3
 8010ffe:	d303      	bcc.n	8011008 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8011000:	687b      	ldr	r3, [r7, #4]
 8011002:	681a      	ldr	r2, [r3, #0]
 8011004:	687b      	ldr	r3, [r7, #4]
 8011006:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	68d9      	ldr	r1, [r3, #12]
 801100c:	687b      	ldr	r3, [r7, #4]
 801100e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011010:	461a      	mov	r2, r3
 8011012:	6838      	ldr	r0, [r7, #0]
 8011014:	f001 fd0a 	bl	8012a2c <memcpy>
	}
}
 8011018:	bf00      	nop
 801101a:	3708      	adds	r7, #8
 801101c:	46bd      	mov	sp, r7
 801101e:	bd80      	pop	{r7, pc}

08011020 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8011020:	b580      	push	{r7, lr}
 8011022:	b084      	sub	sp, #16
 8011024:	af00      	add	r7, sp, #0
 8011026:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8011028:	f001 f90c 	bl	8012244 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801102c:	687b      	ldr	r3, [r7, #4]
 801102e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011032:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011034:	e011      	b.n	801105a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011036:	687b      	ldr	r3, [r7, #4]
 8011038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801103a:	2b00      	cmp	r3, #0
 801103c:	d012      	beq.n	8011064 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	3324      	adds	r3, #36	; 0x24
 8011042:	4618      	mov	r0, r3
 8011044:	f000 fcf8 	bl	8011a38 <xTaskRemoveFromEventList>
 8011048:	4603      	mov	r3, r0
 801104a:	2b00      	cmp	r3, #0
 801104c:	d001      	beq.n	8011052 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801104e:	f000 fddd 	bl	8011c0c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8011052:	7bfb      	ldrb	r3, [r7, #15]
 8011054:	3b01      	subs	r3, #1
 8011056:	b2db      	uxtb	r3, r3
 8011058:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801105a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801105e:	2b00      	cmp	r3, #0
 8011060:	dce9      	bgt.n	8011036 <prvUnlockQueue+0x16>
 8011062:	e000      	b.n	8011066 <prvUnlockQueue+0x46>
					break;
 8011064:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8011066:	687b      	ldr	r3, [r7, #4]
 8011068:	22ff      	movs	r2, #255	; 0xff
 801106a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 801106e:	f001 f919 	bl	80122a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8011072:	f001 f8e7 	bl	8012244 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8011076:	687b      	ldr	r3, [r7, #4]
 8011078:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801107c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801107e:	e011      	b.n	80110a4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	691b      	ldr	r3, [r3, #16]
 8011084:	2b00      	cmp	r3, #0
 8011086:	d012      	beq.n	80110ae <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011088:	687b      	ldr	r3, [r7, #4]
 801108a:	3310      	adds	r3, #16
 801108c:	4618      	mov	r0, r3
 801108e:	f000 fcd3 	bl	8011a38 <xTaskRemoveFromEventList>
 8011092:	4603      	mov	r3, r0
 8011094:	2b00      	cmp	r3, #0
 8011096:	d001      	beq.n	801109c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8011098:	f000 fdb8 	bl	8011c0c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 801109c:	7bbb      	ldrb	r3, [r7, #14]
 801109e:	3b01      	subs	r3, #1
 80110a0:	b2db      	uxtb	r3, r3
 80110a2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80110a4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80110a8:	2b00      	cmp	r3, #0
 80110aa:	dce9      	bgt.n	8011080 <prvUnlockQueue+0x60>
 80110ac:	e000      	b.n	80110b0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80110ae:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80110b0:	687b      	ldr	r3, [r7, #4]
 80110b2:	22ff      	movs	r2, #255	; 0xff
 80110b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80110b8:	f001 f8f4 	bl	80122a4 <vPortExitCritical>
}
 80110bc:	bf00      	nop
 80110be:	3710      	adds	r7, #16
 80110c0:	46bd      	mov	sp, r7
 80110c2:	bd80      	pop	{r7, pc}

080110c4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80110c4:	b580      	push	{r7, lr}
 80110c6:	b084      	sub	sp, #16
 80110c8:	af00      	add	r7, sp, #0
 80110ca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80110cc:	f001 f8ba 	bl	8012244 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80110d0:	687b      	ldr	r3, [r7, #4]
 80110d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80110d4:	2b00      	cmp	r3, #0
 80110d6:	d102      	bne.n	80110de <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80110d8:	2301      	movs	r3, #1
 80110da:	60fb      	str	r3, [r7, #12]
 80110dc:	e001      	b.n	80110e2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80110de:	2300      	movs	r3, #0
 80110e0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80110e2:	f001 f8df 	bl	80122a4 <vPortExitCritical>

	return xReturn;
 80110e6:	68fb      	ldr	r3, [r7, #12]
}
 80110e8:	4618      	mov	r0, r3
 80110ea:	3710      	adds	r7, #16
 80110ec:	46bd      	mov	sp, r7
 80110ee:	bd80      	pop	{r7, pc}

080110f0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80110f0:	b580      	push	{r7, lr}
 80110f2:	b08e      	sub	sp, #56	; 0x38
 80110f4:	af04      	add	r7, sp, #16
 80110f6:	60f8      	str	r0, [r7, #12]
 80110f8:	60b9      	str	r1, [r7, #8]
 80110fa:	607a      	str	r2, [r7, #4]
 80110fc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80110fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011100:	2b00      	cmp	r3, #0
 8011102:	d10a      	bne.n	801111a <xTaskCreateStatic+0x2a>
	__asm volatile
 8011104:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011108:	f383 8811 	msr	BASEPRI, r3
 801110c:	f3bf 8f6f 	isb	sy
 8011110:	f3bf 8f4f 	dsb	sy
 8011114:	623b      	str	r3, [r7, #32]
}
 8011116:	bf00      	nop
 8011118:	e7fe      	b.n	8011118 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 801111a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801111c:	2b00      	cmp	r3, #0
 801111e:	d10a      	bne.n	8011136 <xTaskCreateStatic+0x46>
	__asm volatile
 8011120:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011124:	f383 8811 	msr	BASEPRI, r3
 8011128:	f3bf 8f6f 	isb	sy
 801112c:	f3bf 8f4f 	dsb	sy
 8011130:	61fb      	str	r3, [r7, #28]
}
 8011132:	bf00      	nop
 8011134:	e7fe      	b.n	8011134 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8011136:	2354      	movs	r3, #84	; 0x54
 8011138:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801113a:	693b      	ldr	r3, [r7, #16]
 801113c:	2b54      	cmp	r3, #84	; 0x54
 801113e:	d00a      	beq.n	8011156 <xTaskCreateStatic+0x66>
	__asm volatile
 8011140:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011144:	f383 8811 	msr	BASEPRI, r3
 8011148:	f3bf 8f6f 	isb	sy
 801114c:	f3bf 8f4f 	dsb	sy
 8011150:	61bb      	str	r3, [r7, #24]
}
 8011152:	bf00      	nop
 8011154:	e7fe      	b.n	8011154 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8011156:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8011158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801115a:	2b00      	cmp	r3, #0
 801115c:	d01e      	beq.n	801119c <xTaskCreateStatic+0xac>
 801115e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011160:	2b00      	cmp	r3, #0
 8011162:	d01b      	beq.n	801119c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8011164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011166:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8011168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801116a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801116c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 801116e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011170:	2202      	movs	r2, #2
 8011172:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8011176:	2300      	movs	r3, #0
 8011178:	9303      	str	r3, [sp, #12]
 801117a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801117c:	9302      	str	r3, [sp, #8]
 801117e:	f107 0314 	add.w	r3, r7, #20
 8011182:	9301      	str	r3, [sp, #4]
 8011184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011186:	9300      	str	r3, [sp, #0]
 8011188:	683b      	ldr	r3, [r7, #0]
 801118a:	687a      	ldr	r2, [r7, #4]
 801118c:	68b9      	ldr	r1, [r7, #8]
 801118e:	68f8      	ldr	r0, [r7, #12]
 8011190:	f000 f850 	bl	8011234 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8011194:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011196:	f000 f8e1 	bl	801135c <prvAddNewTaskToReadyList>
 801119a:	e001      	b.n	80111a0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 801119c:	2300      	movs	r3, #0
 801119e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80111a0:	697b      	ldr	r3, [r7, #20]
	}
 80111a2:	4618      	mov	r0, r3
 80111a4:	3728      	adds	r7, #40	; 0x28
 80111a6:	46bd      	mov	sp, r7
 80111a8:	bd80      	pop	{r7, pc}

080111aa <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80111aa:	b580      	push	{r7, lr}
 80111ac:	b08c      	sub	sp, #48	; 0x30
 80111ae:	af04      	add	r7, sp, #16
 80111b0:	60f8      	str	r0, [r7, #12]
 80111b2:	60b9      	str	r1, [r7, #8]
 80111b4:	603b      	str	r3, [r7, #0]
 80111b6:	4613      	mov	r3, r2
 80111b8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80111ba:	88fb      	ldrh	r3, [r7, #6]
 80111bc:	009b      	lsls	r3, r3, #2
 80111be:	4618      	mov	r0, r3
 80111c0:	f001 f962 	bl	8012488 <pvPortMalloc>
 80111c4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80111c6:	697b      	ldr	r3, [r7, #20]
 80111c8:	2b00      	cmp	r3, #0
 80111ca:	d00e      	beq.n	80111ea <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80111cc:	2054      	movs	r0, #84	; 0x54
 80111ce:	f001 f95b 	bl	8012488 <pvPortMalloc>
 80111d2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80111d4:	69fb      	ldr	r3, [r7, #28]
 80111d6:	2b00      	cmp	r3, #0
 80111d8:	d003      	beq.n	80111e2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80111da:	69fb      	ldr	r3, [r7, #28]
 80111dc:	697a      	ldr	r2, [r7, #20]
 80111de:	631a      	str	r2, [r3, #48]	; 0x30
 80111e0:	e005      	b.n	80111ee <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80111e2:	6978      	ldr	r0, [r7, #20]
 80111e4:	f001 fa1c 	bl	8012620 <vPortFree>
 80111e8:	e001      	b.n	80111ee <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80111ea:	2300      	movs	r3, #0
 80111ec:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80111ee:	69fb      	ldr	r3, [r7, #28]
 80111f0:	2b00      	cmp	r3, #0
 80111f2:	d017      	beq.n	8011224 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80111f4:	69fb      	ldr	r3, [r7, #28]
 80111f6:	2200      	movs	r2, #0
 80111f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80111fc:	88fa      	ldrh	r2, [r7, #6]
 80111fe:	2300      	movs	r3, #0
 8011200:	9303      	str	r3, [sp, #12]
 8011202:	69fb      	ldr	r3, [r7, #28]
 8011204:	9302      	str	r3, [sp, #8]
 8011206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011208:	9301      	str	r3, [sp, #4]
 801120a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801120c:	9300      	str	r3, [sp, #0]
 801120e:	683b      	ldr	r3, [r7, #0]
 8011210:	68b9      	ldr	r1, [r7, #8]
 8011212:	68f8      	ldr	r0, [r7, #12]
 8011214:	f000 f80e 	bl	8011234 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8011218:	69f8      	ldr	r0, [r7, #28]
 801121a:	f000 f89f 	bl	801135c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801121e:	2301      	movs	r3, #1
 8011220:	61bb      	str	r3, [r7, #24]
 8011222:	e002      	b.n	801122a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8011224:	f04f 33ff 	mov.w	r3, #4294967295
 8011228:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801122a:	69bb      	ldr	r3, [r7, #24]
	}
 801122c:	4618      	mov	r0, r3
 801122e:	3720      	adds	r7, #32
 8011230:	46bd      	mov	sp, r7
 8011232:	bd80      	pop	{r7, pc}

08011234 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8011234:	b580      	push	{r7, lr}
 8011236:	b088      	sub	sp, #32
 8011238:	af00      	add	r7, sp, #0
 801123a:	60f8      	str	r0, [r7, #12]
 801123c:	60b9      	str	r1, [r7, #8]
 801123e:	607a      	str	r2, [r7, #4]
 8011240:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8011242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011244:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8011246:	687b      	ldr	r3, [r7, #4]
 8011248:	009b      	lsls	r3, r3, #2
 801124a:	461a      	mov	r2, r3
 801124c:	21a5      	movs	r1, #165	; 0xa5
 801124e:	f001 fbfb 	bl	8012a48 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8011252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011254:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011256:	687b      	ldr	r3, [r7, #4]
 8011258:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 801125c:	3b01      	subs	r3, #1
 801125e:	009b      	lsls	r3, r3, #2
 8011260:	4413      	add	r3, r2
 8011262:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8011264:	69bb      	ldr	r3, [r7, #24]
 8011266:	f023 0307 	bic.w	r3, r3, #7
 801126a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 801126c:	69bb      	ldr	r3, [r7, #24]
 801126e:	f003 0307 	and.w	r3, r3, #7
 8011272:	2b00      	cmp	r3, #0
 8011274:	d00a      	beq.n	801128c <prvInitialiseNewTask+0x58>
	__asm volatile
 8011276:	f04f 0350 	mov.w	r3, #80	; 0x50
 801127a:	f383 8811 	msr	BASEPRI, r3
 801127e:	f3bf 8f6f 	isb	sy
 8011282:	f3bf 8f4f 	dsb	sy
 8011286:	617b      	str	r3, [r7, #20]
}
 8011288:	bf00      	nop
 801128a:	e7fe      	b.n	801128a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 801128c:	68bb      	ldr	r3, [r7, #8]
 801128e:	2b00      	cmp	r3, #0
 8011290:	d01f      	beq.n	80112d2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011292:	2300      	movs	r3, #0
 8011294:	61fb      	str	r3, [r7, #28]
 8011296:	e012      	b.n	80112be <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8011298:	68ba      	ldr	r2, [r7, #8]
 801129a:	69fb      	ldr	r3, [r7, #28]
 801129c:	4413      	add	r3, r2
 801129e:	7819      	ldrb	r1, [r3, #0]
 80112a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80112a2:	69fb      	ldr	r3, [r7, #28]
 80112a4:	4413      	add	r3, r2
 80112a6:	3334      	adds	r3, #52	; 0x34
 80112a8:	460a      	mov	r2, r1
 80112aa:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80112ac:	68ba      	ldr	r2, [r7, #8]
 80112ae:	69fb      	ldr	r3, [r7, #28]
 80112b0:	4413      	add	r3, r2
 80112b2:	781b      	ldrb	r3, [r3, #0]
 80112b4:	2b00      	cmp	r3, #0
 80112b6:	d006      	beq.n	80112c6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80112b8:	69fb      	ldr	r3, [r7, #28]
 80112ba:	3301      	adds	r3, #1
 80112bc:	61fb      	str	r3, [r7, #28]
 80112be:	69fb      	ldr	r3, [r7, #28]
 80112c0:	2b0f      	cmp	r3, #15
 80112c2:	d9e9      	bls.n	8011298 <prvInitialiseNewTask+0x64>
 80112c4:	e000      	b.n	80112c8 <prvInitialiseNewTask+0x94>
			{
				break;
 80112c6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80112c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112ca:	2200      	movs	r2, #0
 80112cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80112d0:	e003      	b.n	80112da <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80112d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112d4:	2200      	movs	r2, #0
 80112d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80112da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80112dc:	2b06      	cmp	r3, #6
 80112de:	d901      	bls.n	80112e4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80112e0:	2306      	movs	r3, #6
 80112e2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80112e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80112e8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80112ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80112ee:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80112f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112f2:	2200      	movs	r2, #0
 80112f4:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80112f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112f8:	3304      	adds	r3, #4
 80112fa:	4618      	mov	r0, r3
 80112fc:	f7ff fb11 	bl	8010922 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8011300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011302:	3318      	adds	r3, #24
 8011304:	4618      	mov	r0, r3
 8011306:	f7ff fb0c 	bl	8010922 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801130a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801130c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801130e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011312:	f1c3 0207 	rsb	r2, r3, #7
 8011316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011318:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801131a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801131c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801131e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8011320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011322:	2200      	movs	r2, #0
 8011324:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8011326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011328:	2200      	movs	r2, #0
 801132a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	}
	#endif

	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		pxNewTCB->ucDelayAborted = pdFALSE;
 801132e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011330:	2200      	movs	r2, #0
 8011332:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8011336:	683a      	ldr	r2, [r7, #0]
 8011338:	68f9      	ldr	r1, [r7, #12]
 801133a:	69b8      	ldr	r0, [r7, #24]
 801133c:	f000 fe56 	bl	8011fec <pxPortInitialiseStack>
 8011340:	4602      	mov	r2, r0
 8011342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011344:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8011346:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011348:	2b00      	cmp	r3, #0
 801134a:	d002      	beq.n	8011352 <prvInitialiseNewTask+0x11e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801134c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801134e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011350:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011352:	bf00      	nop
 8011354:	3720      	adds	r7, #32
 8011356:	46bd      	mov	sp, r7
 8011358:	bd80      	pop	{r7, pc}
	...

0801135c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801135c:	b580      	push	{r7, lr}
 801135e:	b082      	sub	sp, #8
 8011360:	af00      	add	r7, sp, #0
 8011362:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8011364:	f000 ff6e 	bl	8012244 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8011368:	4b2a      	ldr	r3, [pc, #168]	; (8011414 <prvAddNewTaskToReadyList+0xb8>)
 801136a:	681b      	ldr	r3, [r3, #0]
 801136c:	3301      	adds	r3, #1
 801136e:	4a29      	ldr	r2, [pc, #164]	; (8011414 <prvAddNewTaskToReadyList+0xb8>)
 8011370:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8011372:	4b29      	ldr	r3, [pc, #164]	; (8011418 <prvAddNewTaskToReadyList+0xbc>)
 8011374:	681b      	ldr	r3, [r3, #0]
 8011376:	2b00      	cmp	r3, #0
 8011378:	d109      	bne.n	801138e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801137a:	4a27      	ldr	r2, [pc, #156]	; (8011418 <prvAddNewTaskToReadyList+0xbc>)
 801137c:	687b      	ldr	r3, [r7, #4]
 801137e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8011380:	4b24      	ldr	r3, [pc, #144]	; (8011414 <prvAddNewTaskToReadyList+0xb8>)
 8011382:	681b      	ldr	r3, [r3, #0]
 8011384:	2b01      	cmp	r3, #1
 8011386:	d110      	bne.n	80113aa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8011388:	f000 fc64 	bl	8011c54 <prvInitialiseTaskLists>
 801138c:	e00d      	b.n	80113aa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801138e:	4b23      	ldr	r3, [pc, #140]	; (801141c <prvAddNewTaskToReadyList+0xc0>)
 8011390:	681b      	ldr	r3, [r3, #0]
 8011392:	2b00      	cmp	r3, #0
 8011394:	d109      	bne.n	80113aa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8011396:	4b20      	ldr	r3, [pc, #128]	; (8011418 <prvAddNewTaskToReadyList+0xbc>)
 8011398:	681b      	ldr	r3, [r3, #0]
 801139a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801139c:	687b      	ldr	r3, [r7, #4]
 801139e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80113a0:	429a      	cmp	r2, r3
 80113a2:	d802      	bhi.n	80113aa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80113a4:	4a1c      	ldr	r2, [pc, #112]	; (8011418 <prvAddNewTaskToReadyList+0xbc>)
 80113a6:	687b      	ldr	r3, [r7, #4]
 80113a8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80113aa:	4b1d      	ldr	r3, [pc, #116]	; (8011420 <prvAddNewTaskToReadyList+0xc4>)
 80113ac:	681b      	ldr	r3, [r3, #0]
 80113ae:	3301      	adds	r3, #1
 80113b0:	4a1b      	ldr	r2, [pc, #108]	; (8011420 <prvAddNewTaskToReadyList+0xc4>)
 80113b2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80113b8:	2201      	movs	r2, #1
 80113ba:	409a      	lsls	r2, r3
 80113bc:	4b19      	ldr	r3, [pc, #100]	; (8011424 <prvAddNewTaskToReadyList+0xc8>)
 80113be:	681b      	ldr	r3, [r3, #0]
 80113c0:	4313      	orrs	r3, r2
 80113c2:	4a18      	ldr	r2, [pc, #96]	; (8011424 <prvAddNewTaskToReadyList+0xc8>)
 80113c4:	6013      	str	r3, [r2, #0]
 80113c6:	687b      	ldr	r3, [r7, #4]
 80113c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80113ca:	4613      	mov	r3, r2
 80113cc:	009b      	lsls	r3, r3, #2
 80113ce:	4413      	add	r3, r2
 80113d0:	009b      	lsls	r3, r3, #2
 80113d2:	4a15      	ldr	r2, [pc, #84]	; (8011428 <prvAddNewTaskToReadyList+0xcc>)
 80113d4:	441a      	add	r2, r3
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	3304      	adds	r3, #4
 80113da:	4619      	mov	r1, r3
 80113dc:	4610      	mov	r0, r2
 80113de:	f7ff faad 	bl	801093c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80113e2:	f000 ff5f 	bl	80122a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80113e6:	4b0d      	ldr	r3, [pc, #52]	; (801141c <prvAddNewTaskToReadyList+0xc0>)
 80113e8:	681b      	ldr	r3, [r3, #0]
 80113ea:	2b00      	cmp	r3, #0
 80113ec:	d00e      	beq.n	801140c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80113ee:	4b0a      	ldr	r3, [pc, #40]	; (8011418 <prvAddNewTaskToReadyList+0xbc>)
 80113f0:	681b      	ldr	r3, [r3, #0]
 80113f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80113f4:	687b      	ldr	r3, [r7, #4]
 80113f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80113f8:	429a      	cmp	r2, r3
 80113fa:	d207      	bcs.n	801140c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80113fc:	4b0b      	ldr	r3, [pc, #44]	; (801142c <prvAddNewTaskToReadyList+0xd0>)
 80113fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011402:	601a      	str	r2, [r3, #0]
 8011404:	f3bf 8f4f 	dsb	sy
 8011408:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801140c:	bf00      	nop
 801140e:	3708      	adds	r7, #8
 8011410:	46bd      	mov	sp, r7
 8011412:	bd80      	pop	{r7, pc}
 8011414:	20000998 	.word	0x20000998
 8011418:	20000898 	.word	0x20000898
 801141c:	200009a4 	.word	0x200009a4
 8011420:	200009b4 	.word	0x200009b4
 8011424:	200009a0 	.word	0x200009a0
 8011428:	2000089c 	.word	0x2000089c
 801142c:	e000ed04 	.word	0xe000ed04

08011430 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8011430:	b580      	push	{r7, lr}
 8011432:	b08a      	sub	sp, #40	; 0x28
 8011434:	af00      	add	r7, sp, #0
 8011436:	6078      	str	r0, [r7, #4]
 8011438:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 801143a:	2300      	movs	r3, #0
 801143c:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 801143e:	687b      	ldr	r3, [r7, #4]
 8011440:	2b00      	cmp	r3, #0
 8011442:	d10a      	bne.n	801145a <vTaskDelayUntil+0x2a>
	__asm volatile
 8011444:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011448:	f383 8811 	msr	BASEPRI, r3
 801144c:	f3bf 8f6f 	isb	sy
 8011450:	f3bf 8f4f 	dsb	sy
 8011454:	617b      	str	r3, [r7, #20]
}
 8011456:	bf00      	nop
 8011458:	e7fe      	b.n	8011458 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 801145a:	683b      	ldr	r3, [r7, #0]
 801145c:	2b00      	cmp	r3, #0
 801145e:	d10a      	bne.n	8011476 <vTaskDelayUntil+0x46>
	__asm volatile
 8011460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011464:	f383 8811 	msr	BASEPRI, r3
 8011468:	f3bf 8f6f 	isb	sy
 801146c:	f3bf 8f4f 	dsb	sy
 8011470:	613b      	str	r3, [r7, #16]
}
 8011472:	bf00      	nop
 8011474:	e7fe      	b.n	8011474 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 8011476:	4b2a      	ldr	r3, [pc, #168]	; (8011520 <vTaskDelayUntil+0xf0>)
 8011478:	681b      	ldr	r3, [r3, #0]
 801147a:	2b00      	cmp	r3, #0
 801147c:	d00a      	beq.n	8011494 <vTaskDelayUntil+0x64>
	__asm volatile
 801147e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011482:	f383 8811 	msr	BASEPRI, r3
 8011486:	f3bf 8f6f 	isb	sy
 801148a:	f3bf 8f4f 	dsb	sy
 801148e:	60fb      	str	r3, [r7, #12]
}
 8011490:	bf00      	nop
 8011492:	e7fe      	b.n	8011492 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 8011494:	f000 f8de 	bl	8011654 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8011498:	4b22      	ldr	r3, [pc, #136]	; (8011524 <vTaskDelayUntil+0xf4>)
 801149a:	681b      	ldr	r3, [r3, #0]
 801149c:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 801149e:	687b      	ldr	r3, [r7, #4]
 80114a0:	681b      	ldr	r3, [r3, #0]
 80114a2:	683a      	ldr	r2, [r7, #0]
 80114a4:	4413      	add	r3, r2
 80114a6:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	681b      	ldr	r3, [r3, #0]
 80114ac:	6a3a      	ldr	r2, [r7, #32]
 80114ae:	429a      	cmp	r2, r3
 80114b0:	d20b      	bcs.n	80114ca <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80114b2:	687b      	ldr	r3, [r7, #4]
 80114b4:	681b      	ldr	r3, [r3, #0]
 80114b6:	69fa      	ldr	r2, [r7, #28]
 80114b8:	429a      	cmp	r2, r3
 80114ba:	d211      	bcs.n	80114e0 <vTaskDelayUntil+0xb0>
 80114bc:	69fa      	ldr	r2, [r7, #28]
 80114be:	6a3b      	ldr	r3, [r7, #32]
 80114c0:	429a      	cmp	r2, r3
 80114c2:	d90d      	bls.n	80114e0 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 80114c4:	2301      	movs	r3, #1
 80114c6:	627b      	str	r3, [r7, #36]	; 0x24
 80114c8:	e00a      	b.n	80114e0 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80114ca:	687b      	ldr	r3, [r7, #4]
 80114cc:	681b      	ldr	r3, [r3, #0]
 80114ce:	69fa      	ldr	r2, [r7, #28]
 80114d0:	429a      	cmp	r2, r3
 80114d2:	d303      	bcc.n	80114dc <vTaskDelayUntil+0xac>
 80114d4:	69fa      	ldr	r2, [r7, #28]
 80114d6:	6a3b      	ldr	r3, [r7, #32]
 80114d8:	429a      	cmp	r2, r3
 80114da:	d901      	bls.n	80114e0 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 80114dc:	2301      	movs	r3, #1
 80114de:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	69fa      	ldr	r2, [r7, #28]
 80114e4:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80114e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	d006      	beq.n	80114fa <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80114ec:	69fa      	ldr	r2, [r7, #28]
 80114ee:	6a3b      	ldr	r3, [r7, #32]
 80114f0:	1ad3      	subs	r3, r2, r3
 80114f2:	2100      	movs	r1, #0
 80114f4:	4618      	mov	r0, r3
 80114f6:	f000 fd0f 	bl	8011f18 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80114fa:	f000 f8b9 	bl	8011670 <xTaskResumeAll>
 80114fe:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8011500:	69bb      	ldr	r3, [r7, #24]
 8011502:	2b00      	cmp	r3, #0
 8011504:	d107      	bne.n	8011516 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 8011506:	4b08      	ldr	r3, [pc, #32]	; (8011528 <vTaskDelayUntil+0xf8>)
 8011508:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801150c:	601a      	str	r2, [r3, #0]
 801150e:	f3bf 8f4f 	dsb	sy
 8011512:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011516:	bf00      	nop
 8011518:	3728      	adds	r7, #40	; 0x28
 801151a:	46bd      	mov	sp, r7
 801151c:	bd80      	pop	{r7, pc}
 801151e:	bf00      	nop
 8011520:	200009c0 	.word	0x200009c0
 8011524:	2000099c 	.word	0x2000099c
 8011528:	e000ed04 	.word	0xe000ed04

0801152c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 801152c:	b580      	push	{r7, lr}
 801152e:	b084      	sub	sp, #16
 8011530:	af00      	add	r7, sp, #0
 8011532:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8011534:	2300      	movs	r3, #0
 8011536:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8011538:	687b      	ldr	r3, [r7, #4]
 801153a:	2b00      	cmp	r3, #0
 801153c:	d017      	beq.n	801156e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801153e:	4b13      	ldr	r3, [pc, #76]	; (801158c <vTaskDelay+0x60>)
 8011540:	681b      	ldr	r3, [r3, #0]
 8011542:	2b00      	cmp	r3, #0
 8011544:	d00a      	beq.n	801155c <vTaskDelay+0x30>
	__asm volatile
 8011546:	f04f 0350 	mov.w	r3, #80	; 0x50
 801154a:	f383 8811 	msr	BASEPRI, r3
 801154e:	f3bf 8f6f 	isb	sy
 8011552:	f3bf 8f4f 	dsb	sy
 8011556:	60bb      	str	r3, [r7, #8]
}
 8011558:	bf00      	nop
 801155a:	e7fe      	b.n	801155a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 801155c:	f000 f87a 	bl	8011654 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8011560:	2100      	movs	r1, #0
 8011562:	6878      	ldr	r0, [r7, #4]
 8011564:	f000 fcd8 	bl	8011f18 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8011568:	f000 f882 	bl	8011670 <xTaskResumeAll>
 801156c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 801156e:	68fb      	ldr	r3, [r7, #12]
 8011570:	2b00      	cmp	r3, #0
 8011572:	d107      	bne.n	8011584 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8011574:	4b06      	ldr	r3, [pc, #24]	; (8011590 <vTaskDelay+0x64>)
 8011576:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801157a:	601a      	str	r2, [r3, #0]
 801157c:	f3bf 8f4f 	dsb	sy
 8011580:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011584:	bf00      	nop
 8011586:	3710      	adds	r7, #16
 8011588:	46bd      	mov	sp, r7
 801158a:	bd80      	pop	{r7, pc}
 801158c:	200009c0 	.word	0x200009c0
 8011590:	e000ed04 	.word	0xe000ed04

08011594 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8011594:	b580      	push	{r7, lr}
 8011596:	b08a      	sub	sp, #40	; 0x28
 8011598:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801159a:	2300      	movs	r3, #0
 801159c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 801159e:	2300      	movs	r3, #0
 80115a0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80115a2:	463a      	mov	r2, r7
 80115a4:	1d39      	adds	r1, r7, #4
 80115a6:	f107 0308 	add.w	r3, r7, #8
 80115aa:	4618      	mov	r0, r3
 80115ac:	f7f7 fe76 	bl	800929c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80115b0:	6839      	ldr	r1, [r7, #0]
 80115b2:	687b      	ldr	r3, [r7, #4]
 80115b4:	68ba      	ldr	r2, [r7, #8]
 80115b6:	9202      	str	r2, [sp, #8]
 80115b8:	9301      	str	r3, [sp, #4]
 80115ba:	2300      	movs	r3, #0
 80115bc:	9300      	str	r3, [sp, #0]
 80115be:	2300      	movs	r3, #0
 80115c0:	460a      	mov	r2, r1
 80115c2:	491e      	ldr	r1, [pc, #120]	; (801163c <vTaskStartScheduler+0xa8>)
 80115c4:	481e      	ldr	r0, [pc, #120]	; (8011640 <vTaskStartScheduler+0xac>)
 80115c6:	f7ff fd93 	bl	80110f0 <xTaskCreateStatic>
 80115ca:	4603      	mov	r3, r0
 80115cc:	4a1d      	ldr	r2, [pc, #116]	; (8011644 <vTaskStartScheduler+0xb0>)
 80115ce:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80115d0:	4b1c      	ldr	r3, [pc, #112]	; (8011644 <vTaskStartScheduler+0xb0>)
 80115d2:	681b      	ldr	r3, [r3, #0]
 80115d4:	2b00      	cmp	r3, #0
 80115d6:	d002      	beq.n	80115de <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80115d8:	2301      	movs	r3, #1
 80115da:	617b      	str	r3, [r7, #20]
 80115dc:	e001      	b.n	80115e2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80115de:	2300      	movs	r3, #0
 80115e0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80115e2:	697b      	ldr	r3, [r7, #20]
 80115e4:	2b01      	cmp	r3, #1
 80115e6:	d116      	bne.n	8011616 <vTaskStartScheduler+0x82>
	__asm volatile
 80115e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80115ec:	f383 8811 	msr	BASEPRI, r3
 80115f0:	f3bf 8f6f 	isb	sy
 80115f4:	f3bf 8f4f 	dsb	sy
 80115f8:	613b      	str	r3, [r7, #16]
}
 80115fa:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80115fc:	4b12      	ldr	r3, [pc, #72]	; (8011648 <vTaskStartScheduler+0xb4>)
 80115fe:	f04f 32ff 	mov.w	r2, #4294967295
 8011602:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8011604:	4b11      	ldr	r3, [pc, #68]	; (801164c <vTaskStartScheduler+0xb8>)
 8011606:	2201      	movs	r2, #1
 8011608:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801160a:	4b11      	ldr	r3, [pc, #68]	; (8011650 <vTaskStartScheduler+0xbc>)
 801160c:	2200      	movs	r2, #0
 801160e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8011610:	f000 fd76 	bl	8012100 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8011614:	e00e      	b.n	8011634 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8011616:	697b      	ldr	r3, [r7, #20]
 8011618:	f1b3 3fff 	cmp.w	r3, #4294967295
 801161c:	d10a      	bne.n	8011634 <vTaskStartScheduler+0xa0>
	__asm volatile
 801161e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011622:	f383 8811 	msr	BASEPRI, r3
 8011626:	f3bf 8f6f 	isb	sy
 801162a:	f3bf 8f4f 	dsb	sy
 801162e:	60fb      	str	r3, [r7, #12]
}
 8011630:	bf00      	nop
 8011632:	e7fe      	b.n	8011632 <vTaskStartScheduler+0x9e>
}
 8011634:	bf00      	nop
 8011636:	3718      	adds	r7, #24
 8011638:	46bd      	mov	sp, r7
 801163a:	bd80      	pop	{r7, pc}
 801163c:	080160c0 	.word	0x080160c0
 8011640:	08011c25 	.word	0x08011c25
 8011644:	200009bc 	.word	0x200009bc
 8011648:	200009b8 	.word	0x200009b8
 801164c:	200009a4 	.word	0x200009a4
 8011650:	2000099c 	.word	0x2000099c

08011654 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8011654:	b480      	push	{r7}
 8011656:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8011658:	4b04      	ldr	r3, [pc, #16]	; (801166c <vTaskSuspendAll+0x18>)
 801165a:	681b      	ldr	r3, [r3, #0]
 801165c:	3301      	adds	r3, #1
 801165e:	4a03      	ldr	r2, [pc, #12]	; (801166c <vTaskSuspendAll+0x18>)
 8011660:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8011662:	bf00      	nop
 8011664:	46bd      	mov	sp, r7
 8011666:	f85d 7b04 	ldr.w	r7, [sp], #4
 801166a:	4770      	bx	lr
 801166c:	200009c0 	.word	0x200009c0

08011670 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8011670:	b580      	push	{r7, lr}
 8011672:	b084      	sub	sp, #16
 8011674:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8011676:	2300      	movs	r3, #0
 8011678:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801167a:	2300      	movs	r3, #0
 801167c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801167e:	4b41      	ldr	r3, [pc, #260]	; (8011784 <xTaskResumeAll+0x114>)
 8011680:	681b      	ldr	r3, [r3, #0]
 8011682:	2b00      	cmp	r3, #0
 8011684:	d10a      	bne.n	801169c <xTaskResumeAll+0x2c>
	__asm volatile
 8011686:	f04f 0350 	mov.w	r3, #80	; 0x50
 801168a:	f383 8811 	msr	BASEPRI, r3
 801168e:	f3bf 8f6f 	isb	sy
 8011692:	f3bf 8f4f 	dsb	sy
 8011696:	603b      	str	r3, [r7, #0]
}
 8011698:	bf00      	nop
 801169a:	e7fe      	b.n	801169a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801169c:	f000 fdd2 	bl	8012244 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80116a0:	4b38      	ldr	r3, [pc, #224]	; (8011784 <xTaskResumeAll+0x114>)
 80116a2:	681b      	ldr	r3, [r3, #0]
 80116a4:	3b01      	subs	r3, #1
 80116a6:	4a37      	ldr	r2, [pc, #220]	; (8011784 <xTaskResumeAll+0x114>)
 80116a8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80116aa:	4b36      	ldr	r3, [pc, #216]	; (8011784 <xTaskResumeAll+0x114>)
 80116ac:	681b      	ldr	r3, [r3, #0]
 80116ae:	2b00      	cmp	r3, #0
 80116b0:	d161      	bne.n	8011776 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80116b2:	4b35      	ldr	r3, [pc, #212]	; (8011788 <xTaskResumeAll+0x118>)
 80116b4:	681b      	ldr	r3, [r3, #0]
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	d05d      	beq.n	8011776 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80116ba:	e02e      	b.n	801171a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80116bc:	4b33      	ldr	r3, [pc, #204]	; (801178c <xTaskResumeAll+0x11c>)
 80116be:	68db      	ldr	r3, [r3, #12]
 80116c0:	68db      	ldr	r3, [r3, #12]
 80116c2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80116c4:	68fb      	ldr	r3, [r7, #12]
 80116c6:	3318      	adds	r3, #24
 80116c8:	4618      	mov	r0, r3
 80116ca:	f7ff f994 	bl	80109f6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80116ce:	68fb      	ldr	r3, [r7, #12]
 80116d0:	3304      	adds	r3, #4
 80116d2:	4618      	mov	r0, r3
 80116d4:	f7ff f98f 	bl	80109f6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80116d8:	68fb      	ldr	r3, [r7, #12]
 80116da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80116dc:	2201      	movs	r2, #1
 80116de:	409a      	lsls	r2, r3
 80116e0:	4b2b      	ldr	r3, [pc, #172]	; (8011790 <xTaskResumeAll+0x120>)
 80116e2:	681b      	ldr	r3, [r3, #0]
 80116e4:	4313      	orrs	r3, r2
 80116e6:	4a2a      	ldr	r2, [pc, #168]	; (8011790 <xTaskResumeAll+0x120>)
 80116e8:	6013      	str	r3, [r2, #0]
 80116ea:	68fb      	ldr	r3, [r7, #12]
 80116ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80116ee:	4613      	mov	r3, r2
 80116f0:	009b      	lsls	r3, r3, #2
 80116f2:	4413      	add	r3, r2
 80116f4:	009b      	lsls	r3, r3, #2
 80116f6:	4a27      	ldr	r2, [pc, #156]	; (8011794 <xTaskResumeAll+0x124>)
 80116f8:	441a      	add	r2, r3
 80116fa:	68fb      	ldr	r3, [r7, #12]
 80116fc:	3304      	adds	r3, #4
 80116fe:	4619      	mov	r1, r3
 8011700:	4610      	mov	r0, r2
 8011702:	f7ff f91b 	bl	801093c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011706:	68fb      	ldr	r3, [r7, #12]
 8011708:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801170a:	4b23      	ldr	r3, [pc, #140]	; (8011798 <xTaskResumeAll+0x128>)
 801170c:	681b      	ldr	r3, [r3, #0]
 801170e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011710:	429a      	cmp	r2, r3
 8011712:	d302      	bcc.n	801171a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8011714:	4b21      	ldr	r3, [pc, #132]	; (801179c <xTaskResumeAll+0x12c>)
 8011716:	2201      	movs	r2, #1
 8011718:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801171a:	4b1c      	ldr	r3, [pc, #112]	; (801178c <xTaskResumeAll+0x11c>)
 801171c:	681b      	ldr	r3, [r3, #0]
 801171e:	2b00      	cmp	r3, #0
 8011720:	d1cc      	bne.n	80116bc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8011722:	68fb      	ldr	r3, [r7, #12]
 8011724:	2b00      	cmp	r3, #0
 8011726:	d001      	beq.n	801172c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8011728:	f000 fb32 	bl	8011d90 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 801172c:	4b1c      	ldr	r3, [pc, #112]	; (80117a0 <xTaskResumeAll+0x130>)
 801172e:	681b      	ldr	r3, [r3, #0]
 8011730:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	2b00      	cmp	r3, #0
 8011736:	d010      	beq.n	801175a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8011738:	f000 f846 	bl	80117c8 <xTaskIncrementTick>
 801173c:	4603      	mov	r3, r0
 801173e:	2b00      	cmp	r3, #0
 8011740:	d002      	beq.n	8011748 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8011742:	4b16      	ldr	r3, [pc, #88]	; (801179c <xTaskResumeAll+0x12c>)
 8011744:	2201      	movs	r2, #1
 8011746:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	3b01      	subs	r3, #1
 801174c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	2b00      	cmp	r3, #0
 8011752:	d1f1      	bne.n	8011738 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8011754:	4b12      	ldr	r3, [pc, #72]	; (80117a0 <xTaskResumeAll+0x130>)
 8011756:	2200      	movs	r2, #0
 8011758:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801175a:	4b10      	ldr	r3, [pc, #64]	; (801179c <xTaskResumeAll+0x12c>)
 801175c:	681b      	ldr	r3, [r3, #0]
 801175e:	2b00      	cmp	r3, #0
 8011760:	d009      	beq.n	8011776 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8011762:	2301      	movs	r3, #1
 8011764:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8011766:	4b0f      	ldr	r3, [pc, #60]	; (80117a4 <xTaskResumeAll+0x134>)
 8011768:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801176c:	601a      	str	r2, [r3, #0]
 801176e:	f3bf 8f4f 	dsb	sy
 8011772:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011776:	f000 fd95 	bl	80122a4 <vPortExitCritical>

	return xAlreadyYielded;
 801177a:	68bb      	ldr	r3, [r7, #8]
}
 801177c:	4618      	mov	r0, r3
 801177e:	3710      	adds	r7, #16
 8011780:	46bd      	mov	sp, r7
 8011782:	bd80      	pop	{r7, pc}
 8011784:	200009c0 	.word	0x200009c0
 8011788:	20000998 	.word	0x20000998
 801178c:	20000958 	.word	0x20000958
 8011790:	200009a0 	.word	0x200009a0
 8011794:	2000089c 	.word	0x2000089c
 8011798:	20000898 	.word	0x20000898
 801179c:	200009ac 	.word	0x200009ac
 80117a0:	200009a8 	.word	0x200009a8
 80117a4:	e000ed04 	.word	0xe000ed04

080117a8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80117a8:	b480      	push	{r7}
 80117aa:	b083      	sub	sp, #12
 80117ac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80117ae:	4b05      	ldr	r3, [pc, #20]	; (80117c4 <xTaskGetTickCount+0x1c>)
 80117b0:	681b      	ldr	r3, [r3, #0]
 80117b2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80117b4:	687b      	ldr	r3, [r7, #4]
}
 80117b6:	4618      	mov	r0, r3
 80117b8:	370c      	adds	r7, #12
 80117ba:	46bd      	mov	sp, r7
 80117bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117c0:	4770      	bx	lr
 80117c2:	bf00      	nop
 80117c4:	2000099c 	.word	0x2000099c

080117c8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80117c8:	b580      	push	{r7, lr}
 80117ca:	b086      	sub	sp, #24
 80117cc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80117ce:	2300      	movs	r3, #0
 80117d0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80117d2:	4b4e      	ldr	r3, [pc, #312]	; (801190c <xTaskIncrementTick+0x144>)
 80117d4:	681b      	ldr	r3, [r3, #0]
 80117d6:	2b00      	cmp	r3, #0
 80117d8:	f040 808e 	bne.w	80118f8 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80117dc:	4b4c      	ldr	r3, [pc, #304]	; (8011910 <xTaskIncrementTick+0x148>)
 80117de:	681b      	ldr	r3, [r3, #0]
 80117e0:	3301      	adds	r3, #1
 80117e2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80117e4:	4a4a      	ldr	r2, [pc, #296]	; (8011910 <xTaskIncrementTick+0x148>)
 80117e6:	693b      	ldr	r3, [r7, #16]
 80117e8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80117ea:	693b      	ldr	r3, [r7, #16]
 80117ec:	2b00      	cmp	r3, #0
 80117ee:	d120      	bne.n	8011832 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80117f0:	4b48      	ldr	r3, [pc, #288]	; (8011914 <xTaskIncrementTick+0x14c>)
 80117f2:	681b      	ldr	r3, [r3, #0]
 80117f4:	681b      	ldr	r3, [r3, #0]
 80117f6:	2b00      	cmp	r3, #0
 80117f8:	d00a      	beq.n	8011810 <xTaskIncrementTick+0x48>
	__asm volatile
 80117fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80117fe:	f383 8811 	msr	BASEPRI, r3
 8011802:	f3bf 8f6f 	isb	sy
 8011806:	f3bf 8f4f 	dsb	sy
 801180a:	603b      	str	r3, [r7, #0]
}
 801180c:	bf00      	nop
 801180e:	e7fe      	b.n	801180e <xTaskIncrementTick+0x46>
 8011810:	4b40      	ldr	r3, [pc, #256]	; (8011914 <xTaskIncrementTick+0x14c>)
 8011812:	681b      	ldr	r3, [r3, #0]
 8011814:	60fb      	str	r3, [r7, #12]
 8011816:	4b40      	ldr	r3, [pc, #256]	; (8011918 <xTaskIncrementTick+0x150>)
 8011818:	681b      	ldr	r3, [r3, #0]
 801181a:	4a3e      	ldr	r2, [pc, #248]	; (8011914 <xTaskIncrementTick+0x14c>)
 801181c:	6013      	str	r3, [r2, #0]
 801181e:	4a3e      	ldr	r2, [pc, #248]	; (8011918 <xTaskIncrementTick+0x150>)
 8011820:	68fb      	ldr	r3, [r7, #12]
 8011822:	6013      	str	r3, [r2, #0]
 8011824:	4b3d      	ldr	r3, [pc, #244]	; (801191c <xTaskIncrementTick+0x154>)
 8011826:	681b      	ldr	r3, [r3, #0]
 8011828:	3301      	adds	r3, #1
 801182a:	4a3c      	ldr	r2, [pc, #240]	; (801191c <xTaskIncrementTick+0x154>)
 801182c:	6013      	str	r3, [r2, #0]
 801182e:	f000 faaf 	bl	8011d90 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8011832:	4b3b      	ldr	r3, [pc, #236]	; (8011920 <xTaskIncrementTick+0x158>)
 8011834:	681b      	ldr	r3, [r3, #0]
 8011836:	693a      	ldr	r2, [r7, #16]
 8011838:	429a      	cmp	r2, r3
 801183a:	d348      	bcc.n	80118ce <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801183c:	4b35      	ldr	r3, [pc, #212]	; (8011914 <xTaskIncrementTick+0x14c>)
 801183e:	681b      	ldr	r3, [r3, #0]
 8011840:	681b      	ldr	r3, [r3, #0]
 8011842:	2b00      	cmp	r3, #0
 8011844:	d104      	bne.n	8011850 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011846:	4b36      	ldr	r3, [pc, #216]	; (8011920 <xTaskIncrementTick+0x158>)
 8011848:	f04f 32ff 	mov.w	r2, #4294967295
 801184c:	601a      	str	r2, [r3, #0]
					break;
 801184e:	e03e      	b.n	80118ce <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011850:	4b30      	ldr	r3, [pc, #192]	; (8011914 <xTaskIncrementTick+0x14c>)
 8011852:	681b      	ldr	r3, [r3, #0]
 8011854:	68db      	ldr	r3, [r3, #12]
 8011856:	68db      	ldr	r3, [r3, #12]
 8011858:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801185a:	68bb      	ldr	r3, [r7, #8]
 801185c:	685b      	ldr	r3, [r3, #4]
 801185e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8011860:	693a      	ldr	r2, [r7, #16]
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	429a      	cmp	r2, r3
 8011866:	d203      	bcs.n	8011870 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8011868:	4a2d      	ldr	r2, [pc, #180]	; (8011920 <xTaskIncrementTick+0x158>)
 801186a:	687b      	ldr	r3, [r7, #4]
 801186c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801186e:	e02e      	b.n	80118ce <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011870:	68bb      	ldr	r3, [r7, #8]
 8011872:	3304      	adds	r3, #4
 8011874:	4618      	mov	r0, r3
 8011876:	f7ff f8be 	bl	80109f6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801187a:	68bb      	ldr	r3, [r7, #8]
 801187c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801187e:	2b00      	cmp	r3, #0
 8011880:	d004      	beq.n	801188c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011882:	68bb      	ldr	r3, [r7, #8]
 8011884:	3318      	adds	r3, #24
 8011886:	4618      	mov	r0, r3
 8011888:	f7ff f8b5 	bl	80109f6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801188c:	68bb      	ldr	r3, [r7, #8]
 801188e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011890:	2201      	movs	r2, #1
 8011892:	409a      	lsls	r2, r3
 8011894:	4b23      	ldr	r3, [pc, #140]	; (8011924 <xTaskIncrementTick+0x15c>)
 8011896:	681b      	ldr	r3, [r3, #0]
 8011898:	4313      	orrs	r3, r2
 801189a:	4a22      	ldr	r2, [pc, #136]	; (8011924 <xTaskIncrementTick+0x15c>)
 801189c:	6013      	str	r3, [r2, #0]
 801189e:	68bb      	ldr	r3, [r7, #8]
 80118a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118a2:	4613      	mov	r3, r2
 80118a4:	009b      	lsls	r3, r3, #2
 80118a6:	4413      	add	r3, r2
 80118a8:	009b      	lsls	r3, r3, #2
 80118aa:	4a1f      	ldr	r2, [pc, #124]	; (8011928 <xTaskIncrementTick+0x160>)
 80118ac:	441a      	add	r2, r3
 80118ae:	68bb      	ldr	r3, [r7, #8]
 80118b0:	3304      	adds	r3, #4
 80118b2:	4619      	mov	r1, r3
 80118b4:	4610      	mov	r0, r2
 80118b6:	f7ff f841 	bl	801093c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80118ba:	68bb      	ldr	r3, [r7, #8]
 80118bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118be:	4b1b      	ldr	r3, [pc, #108]	; (801192c <xTaskIncrementTick+0x164>)
 80118c0:	681b      	ldr	r3, [r3, #0]
 80118c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80118c4:	429a      	cmp	r2, r3
 80118c6:	d3b9      	bcc.n	801183c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80118c8:	2301      	movs	r3, #1
 80118ca:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80118cc:	e7b6      	b.n	801183c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80118ce:	4b17      	ldr	r3, [pc, #92]	; (801192c <xTaskIncrementTick+0x164>)
 80118d0:	681b      	ldr	r3, [r3, #0]
 80118d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118d4:	4914      	ldr	r1, [pc, #80]	; (8011928 <xTaskIncrementTick+0x160>)
 80118d6:	4613      	mov	r3, r2
 80118d8:	009b      	lsls	r3, r3, #2
 80118da:	4413      	add	r3, r2
 80118dc:	009b      	lsls	r3, r3, #2
 80118de:	440b      	add	r3, r1
 80118e0:	681b      	ldr	r3, [r3, #0]
 80118e2:	2b01      	cmp	r3, #1
 80118e4:	d901      	bls.n	80118ea <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80118e6:	2301      	movs	r3, #1
 80118e8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80118ea:	4b11      	ldr	r3, [pc, #68]	; (8011930 <xTaskIncrementTick+0x168>)
 80118ec:	681b      	ldr	r3, [r3, #0]
 80118ee:	2b00      	cmp	r3, #0
 80118f0:	d007      	beq.n	8011902 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80118f2:	2301      	movs	r3, #1
 80118f4:	617b      	str	r3, [r7, #20]
 80118f6:	e004      	b.n	8011902 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80118f8:	4b0e      	ldr	r3, [pc, #56]	; (8011934 <xTaskIncrementTick+0x16c>)
 80118fa:	681b      	ldr	r3, [r3, #0]
 80118fc:	3301      	adds	r3, #1
 80118fe:	4a0d      	ldr	r2, [pc, #52]	; (8011934 <xTaskIncrementTick+0x16c>)
 8011900:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8011902:	697b      	ldr	r3, [r7, #20]
}
 8011904:	4618      	mov	r0, r3
 8011906:	3718      	adds	r7, #24
 8011908:	46bd      	mov	sp, r7
 801190a:	bd80      	pop	{r7, pc}
 801190c:	200009c0 	.word	0x200009c0
 8011910:	2000099c 	.word	0x2000099c
 8011914:	20000950 	.word	0x20000950
 8011918:	20000954 	.word	0x20000954
 801191c:	200009b0 	.word	0x200009b0
 8011920:	200009b8 	.word	0x200009b8
 8011924:	200009a0 	.word	0x200009a0
 8011928:	2000089c 	.word	0x2000089c
 801192c:	20000898 	.word	0x20000898
 8011930:	200009ac 	.word	0x200009ac
 8011934:	200009a8 	.word	0x200009a8

08011938 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8011938:	b480      	push	{r7}
 801193a:	b087      	sub	sp, #28
 801193c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801193e:	4b27      	ldr	r3, [pc, #156]	; (80119dc <vTaskSwitchContext+0xa4>)
 8011940:	681b      	ldr	r3, [r3, #0]
 8011942:	2b00      	cmp	r3, #0
 8011944:	d003      	beq.n	801194e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8011946:	4b26      	ldr	r3, [pc, #152]	; (80119e0 <vTaskSwitchContext+0xa8>)
 8011948:	2201      	movs	r2, #1
 801194a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 801194c:	e03f      	b.n	80119ce <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 801194e:	4b24      	ldr	r3, [pc, #144]	; (80119e0 <vTaskSwitchContext+0xa8>)
 8011950:	2200      	movs	r2, #0
 8011952:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011954:	4b23      	ldr	r3, [pc, #140]	; (80119e4 <vTaskSwitchContext+0xac>)
 8011956:	681b      	ldr	r3, [r3, #0]
 8011958:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 801195a:	68fb      	ldr	r3, [r7, #12]
 801195c:	fab3 f383 	clz	r3, r3
 8011960:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8011962:	7afb      	ldrb	r3, [r7, #11]
 8011964:	f1c3 031f 	rsb	r3, r3, #31
 8011968:	617b      	str	r3, [r7, #20]
 801196a:	491f      	ldr	r1, [pc, #124]	; (80119e8 <vTaskSwitchContext+0xb0>)
 801196c:	697a      	ldr	r2, [r7, #20]
 801196e:	4613      	mov	r3, r2
 8011970:	009b      	lsls	r3, r3, #2
 8011972:	4413      	add	r3, r2
 8011974:	009b      	lsls	r3, r3, #2
 8011976:	440b      	add	r3, r1
 8011978:	681b      	ldr	r3, [r3, #0]
 801197a:	2b00      	cmp	r3, #0
 801197c:	d10a      	bne.n	8011994 <vTaskSwitchContext+0x5c>
	__asm volatile
 801197e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011982:	f383 8811 	msr	BASEPRI, r3
 8011986:	f3bf 8f6f 	isb	sy
 801198a:	f3bf 8f4f 	dsb	sy
 801198e:	607b      	str	r3, [r7, #4]
}
 8011990:	bf00      	nop
 8011992:	e7fe      	b.n	8011992 <vTaskSwitchContext+0x5a>
 8011994:	697a      	ldr	r2, [r7, #20]
 8011996:	4613      	mov	r3, r2
 8011998:	009b      	lsls	r3, r3, #2
 801199a:	4413      	add	r3, r2
 801199c:	009b      	lsls	r3, r3, #2
 801199e:	4a12      	ldr	r2, [pc, #72]	; (80119e8 <vTaskSwitchContext+0xb0>)
 80119a0:	4413      	add	r3, r2
 80119a2:	613b      	str	r3, [r7, #16]
 80119a4:	693b      	ldr	r3, [r7, #16]
 80119a6:	685b      	ldr	r3, [r3, #4]
 80119a8:	685a      	ldr	r2, [r3, #4]
 80119aa:	693b      	ldr	r3, [r7, #16]
 80119ac:	605a      	str	r2, [r3, #4]
 80119ae:	693b      	ldr	r3, [r7, #16]
 80119b0:	685a      	ldr	r2, [r3, #4]
 80119b2:	693b      	ldr	r3, [r7, #16]
 80119b4:	3308      	adds	r3, #8
 80119b6:	429a      	cmp	r2, r3
 80119b8:	d104      	bne.n	80119c4 <vTaskSwitchContext+0x8c>
 80119ba:	693b      	ldr	r3, [r7, #16]
 80119bc:	685b      	ldr	r3, [r3, #4]
 80119be:	685a      	ldr	r2, [r3, #4]
 80119c0:	693b      	ldr	r3, [r7, #16]
 80119c2:	605a      	str	r2, [r3, #4]
 80119c4:	693b      	ldr	r3, [r7, #16]
 80119c6:	685b      	ldr	r3, [r3, #4]
 80119c8:	68db      	ldr	r3, [r3, #12]
 80119ca:	4a08      	ldr	r2, [pc, #32]	; (80119ec <vTaskSwitchContext+0xb4>)
 80119cc:	6013      	str	r3, [r2, #0]
}
 80119ce:	bf00      	nop
 80119d0:	371c      	adds	r7, #28
 80119d2:	46bd      	mov	sp, r7
 80119d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119d8:	4770      	bx	lr
 80119da:	bf00      	nop
 80119dc:	200009c0 	.word	0x200009c0
 80119e0:	200009ac 	.word	0x200009ac
 80119e4:	200009a0 	.word	0x200009a0
 80119e8:	2000089c 	.word	0x2000089c
 80119ec:	20000898 	.word	0x20000898

080119f0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80119f0:	b580      	push	{r7, lr}
 80119f2:	b084      	sub	sp, #16
 80119f4:	af00      	add	r7, sp, #0
 80119f6:	6078      	str	r0, [r7, #4]
 80119f8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80119fa:	687b      	ldr	r3, [r7, #4]
 80119fc:	2b00      	cmp	r3, #0
 80119fe:	d10a      	bne.n	8011a16 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8011a00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a04:	f383 8811 	msr	BASEPRI, r3
 8011a08:	f3bf 8f6f 	isb	sy
 8011a0c:	f3bf 8f4f 	dsb	sy
 8011a10:	60fb      	str	r3, [r7, #12]
}
 8011a12:	bf00      	nop
 8011a14:	e7fe      	b.n	8011a14 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011a16:	4b07      	ldr	r3, [pc, #28]	; (8011a34 <vTaskPlaceOnEventList+0x44>)
 8011a18:	681b      	ldr	r3, [r3, #0]
 8011a1a:	3318      	adds	r3, #24
 8011a1c:	4619      	mov	r1, r3
 8011a1e:	6878      	ldr	r0, [r7, #4]
 8011a20:	f7fe ffb0 	bl	8010984 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011a24:	2101      	movs	r1, #1
 8011a26:	6838      	ldr	r0, [r7, #0]
 8011a28:	f000 fa76 	bl	8011f18 <prvAddCurrentTaskToDelayedList>
}
 8011a2c:	bf00      	nop
 8011a2e:	3710      	adds	r7, #16
 8011a30:	46bd      	mov	sp, r7
 8011a32:	bd80      	pop	{r7, pc}
 8011a34:	20000898 	.word	0x20000898

08011a38 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8011a38:	b580      	push	{r7, lr}
 8011a3a:	b086      	sub	sp, #24
 8011a3c:	af00      	add	r7, sp, #0
 8011a3e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	68db      	ldr	r3, [r3, #12]
 8011a44:	68db      	ldr	r3, [r3, #12]
 8011a46:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8011a48:	693b      	ldr	r3, [r7, #16]
 8011a4a:	2b00      	cmp	r3, #0
 8011a4c:	d10a      	bne.n	8011a64 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8011a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a52:	f383 8811 	msr	BASEPRI, r3
 8011a56:	f3bf 8f6f 	isb	sy
 8011a5a:	f3bf 8f4f 	dsb	sy
 8011a5e:	60fb      	str	r3, [r7, #12]
}
 8011a60:	bf00      	nop
 8011a62:	e7fe      	b.n	8011a62 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8011a64:	693b      	ldr	r3, [r7, #16]
 8011a66:	3318      	adds	r3, #24
 8011a68:	4618      	mov	r0, r3
 8011a6a:	f7fe ffc4 	bl	80109f6 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011a6e:	4b1d      	ldr	r3, [pc, #116]	; (8011ae4 <xTaskRemoveFromEventList+0xac>)
 8011a70:	681b      	ldr	r3, [r3, #0]
 8011a72:	2b00      	cmp	r3, #0
 8011a74:	d11c      	bne.n	8011ab0 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8011a76:	693b      	ldr	r3, [r7, #16]
 8011a78:	3304      	adds	r3, #4
 8011a7a:	4618      	mov	r0, r3
 8011a7c:	f7fe ffbb 	bl	80109f6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8011a80:	693b      	ldr	r3, [r7, #16]
 8011a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011a84:	2201      	movs	r2, #1
 8011a86:	409a      	lsls	r2, r3
 8011a88:	4b17      	ldr	r3, [pc, #92]	; (8011ae8 <xTaskRemoveFromEventList+0xb0>)
 8011a8a:	681b      	ldr	r3, [r3, #0]
 8011a8c:	4313      	orrs	r3, r2
 8011a8e:	4a16      	ldr	r2, [pc, #88]	; (8011ae8 <xTaskRemoveFromEventList+0xb0>)
 8011a90:	6013      	str	r3, [r2, #0]
 8011a92:	693b      	ldr	r3, [r7, #16]
 8011a94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011a96:	4613      	mov	r3, r2
 8011a98:	009b      	lsls	r3, r3, #2
 8011a9a:	4413      	add	r3, r2
 8011a9c:	009b      	lsls	r3, r3, #2
 8011a9e:	4a13      	ldr	r2, [pc, #76]	; (8011aec <xTaskRemoveFromEventList+0xb4>)
 8011aa0:	441a      	add	r2, r3
 8011aa2:	693b      	ldr	r3, [r7, #16]
 8011aa4:	3304      	adds	r3, #4
 8011aa6:	4619      	mov	r1, r3
 8011aa8:	4610      	mov	r0, r2
 8011aaa:	f7fe ff47 	bl	801093c <vListInsertEnd>
 8011aae:	e005      	b.n	8011abc <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8011ab0:	693b      	ldr	r3, [r7, #16]
 8011ab2:	3318      	adds	r3, #24
 8011ab4:	4619      	mov	r1, r3
 8011ab6:	480e      	ldr	r0, [pc, #56]	; (8011af0 <xTaskRemoveFromEventList+0xb8>)
 8011ab8:	f7fe ff40 	bl	801093c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011abc:	693b      	ldr	r3, [r7, #16]
 8011abe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011ac0:	4b0c      	ldr	r3, [pc, #48]	; (8011af4 <xTaskRemoveFromEventList+0xbc>)
 8011ac2:	681b      	ldr	r3, [r3, #0]
 8011ac4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011ac6:	429a      	cmp	r2, r3
 8011ac8:	d905      	bls.n	8011ad6 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8011aca:	2301      	movs	r3, #1
 8011acc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8011ace:	4b0a      	ldr	r3, [pc, #40]	; (8011af8 <xTaskRemoveFromEventList+0xc0>)
 8011ad0:	2201      	movs	r2, #1
 8011ad2:	601a      	str	r2, [r3, #0]
 8011ad4:	e001      	b.n	8011ada <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8011ad6:	2300      	movs	r3, #0
 8011ad8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8011ada:	697b      	ldr	r3, [r7, #20]
}
 8011adc:	4618      	mov	r0, r3
 8011ade:	3718      	adds	r7, #24
 8011ae0:	46bd      	mov	sp, r7
 8011ae2:	bd80      	pop	{r7, pc}
 8011ae4:	200009c0 	.word	0x200009c0
 8011ae8:	200009a0 	.word	0x200009a0
 8011aec:	2000089c 	.word	0x2000089c
 8011af0:	20000958 	.word	0x20000958
 8011af4:	20000898 	.word	0x20000898
 8011af8:	200009ac 	.word	0x200009ac

08011afc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8011afc:	b480      	push	{r7}
 8011afe:	b083      	sub	sp, #12
 8011b00:	af00      	add	r7, sp, #0
 8011b02:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8011b04:	4b06      	ldr	r3, [pc, #24]	; (8011b20 <vTaskInternalSetTimeOutState+0x24>)
 8011b06:	681a      	ldr	r2, [r3, #0]
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8011b0c:	4b05      	ldr	r3, [pc, #20]	; (8011b24 <vTaskInternalSetTimeOutState+0x28>)
 8011b0e:	681a      	ldr	r2, [r3, #0]
 8011b10:	687b      	ldr	r3, [r7, #4]
 8011b12:	605a      	str	r2, [r3, #4]
}
 8011b14:	bf00      	nop
 8011b16:	370c      	adds	r7, #12
 8011b18:	46bd      	mov	sp, r7
 8011b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b1e:	4770      	bx	lr
 8011b20:	200009b0 	.word	0x200009b0
 8011b24:	2000099c 	.word	0x2000099c

08011b28 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8011b28:	b580      	push	{r7, lr}
 8011b2a:	b088      	sub	sp, #32
 8011b2c:	af00      	add	r7, sp, #0
 8011b2e:	6078      	str	r0, [r7, #4]
 8011b30:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8011b32:	687b      	ldr	r3, [r7, #4]
 8011b34:	2b00      	cmp	r3, #0
 8011b36:	d10a      	bne.n	8011b4e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8011b38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b3c:	f383 8811 	msr	BASEPRI, r3
 8011b40:	f3bf 8f6f 	isb	sy
 8011b44:	f3bf 8f4f 	dsb	sy
 8011b48:	613b      	str	r3, [r7, #16]
}
 8011b4a:	bf00      	nop
 8011b4c:	e7fe      	b.n	8011b4c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8011b4e:	683b      	ldr	r3, [r7, #0]
 8011b50:	2b00      	cmp	r3, #0
 8011b52:	d10a      	bne.n	8011b6a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8011b54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b58:	f383 8811 	msr	BASEPRI, r3
 8011b5c:	f3bf 8f6f 	isb	sy
 8011b60:	f3bf 8f4f 	dsb	sy
 8011b64:	60fb      	str	r3, [r7, #12]
}
 8011b66:	bf00      	nop
 8011b68:	e7fe      	b.n	8011b68 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8011b6a:	f000 fb6b 	bl	8012244 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8011b6e:	4b24      	ldr	r3, [pc, #144]	; (8011c00 <xTaskCheckForTimeOut+0xd8>)
 8011b70:	681b      	ldr	r3, [r3, #0]
 8011b72:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8011b74:	687b      	ldr	r3, [r7, #4]
 8011b76:	685b      	ldr	r3, [r3, #4]
 8011b78:	69ba      	ldr	r2, [r7, #24]
 8011b7a:	1ad3      	subs	r3, r2, r3
 8011b7c:	617b      	str	r3, [r7, #20]

		#if( INCLUDE_xTaskAbortDelay == 1 )
			if( pxCurrentTCB->ucDelayAborted != ( uint8_t ) pdFALSE )
 8011b7e:	4b21      	ldr	r3, [pc, #132]	; (8011c04 <xTaskCheckForTimeOut+0xdc>)
 8011b80:	681b      	ldr	r3, [r3, #0]
 8011b82:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8011b86:	2b00      	cmp	r3, #0
 8011b88:	d007      	beq.n	8011b9a <xTaskCheckForTimeOut+0x72>
			{
				/* The delay was aborted, which is not the same as a time out,
				but has the same result. */
				pxCurrentTCB->ucDelayAborted = pdFALSE;
 8011b8a:	4b1e      	ldr	r3, [pc, #120]	; (8011c04 <xTaskCheckForTimeOut+0xdc>)
 8011b8c:	681b      	ldr	r3, [r3, #0]
 8011b8e:	2200      	movs	r2, #0
 8011b90:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
				xReturn = pdTRUE;
 8011b94:	2301      	movs	r3, #1
 8011b96:	61fb      	str	r3, [r7, #28]
 8011b98:	e02b      	b.n	8011bf2 <xTaskCheckForTimeOut+0xca>
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8011b9a:	683b      	ldr	r3, [r7, #0]
 8011b9c:	681b      	ldr	r3, [r3, #0]
 8011b9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011ba2:	d102      	bne.n	8011baa <xTaskCheckForTimeOut+0x82>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8011ba4:	2300      	movs	r3, #0
 8011ba6:	61fb      	str	r3, [r7, #28]
 8011ba8:	e023      	b.n	8011bf2 <xTaskCheckForTimeOut+0xca>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8011baa:	687b      	ldr	r3, [r7, #4]
 8011bac:	681a      	ldr	r2, [r3, #0]
 8011bae:	4b16      	ldr	r3, [pc, #88]	; (8011c08 <xTaskCheckForTimeOut+0xe0>)
 8011bb0:	681b      	ldr	r3, [r3, #0]
 8011bb2:	429a      	cmp	r2, r3
 8011bb4:	d007      	beq.n	8011bc6 <xTaskCheckForTimeOut+0x9e>
 8011bb6:	687b      	ldr	r3, [r7, #4]
 8011bb8:	685b      	ldr	r3, [r3, #4]
 8011bba:	69ba      	ldr	r2, [r7, #24]
 8011bbc:	429a      	cmp	r2, r3
 8011bbe:	d302      	bcc.n	8011bc6 <xTaskCheckForTimeOut+0x9e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8011bc0:	2301      	movs	r3, #1
 8011bc2:	61fb      	str	r3, [r7, #28]
 8011bc4:	e015      	b.n	8011bf2 <xTaskCheckForTimeOut+0xca>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8011bc6:	683b      	ldr	r3, [r7, #0]
 8011bc8:	681b      	ldr	r3, [r3, #0]
 8011bca:	697a      	ldr	r2, [r7, #20]
 8011bcc:	429a      	cmp	r2, r3
 8011bce:	d20b      	bcs.n	8011be8 <xTaskCheckForTimeOut+0xc0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8011bd0:	683b      	ldr	r3, [r7, #0]
 8011bd2:	681a      	ldr	r2, [r3, #0]
 8011bd4:	697b      	ldr	r3, [r7, #20]
 8011bd6:	1ad2      	subs	r2, r2, r3
 8011bd8:	683b      	ldr	r3, [r7, #0]
 8011bda:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8011bdc:	6878      	ldr	r0, [r7, #4]
 8011bde:	f7ff ff8d 	bl	8011afc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8011be2:	2300      	movs	r3, #0
 8011be4:	61fb      	str	r3, [r7, #28]
 8011be6:	e004      	b.n	8011bf2 <xTaskCheckForTimeOut+0xca>
		}
		else
		{
			*pxTicksToWait = 0;
 8011be8:	683b      	ldr	r3, [r7, #0]
 8011bea:	2200      	movs	r2, #0
 8011bec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8011bee:	2301      	movs	r3, #1
 8011bf0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8011bf2:	f000 fb57 	bl	80122a4 <vPortExitCritical>

	return xReturn;
 8011bf6:	69fb      	ldr	r3, [r7, #28]
}
 8011bf8:	4618      	mov	r0, r3
 8011bfa:	3720      	adds	r7, #32
 8011bfc:	46bd      	mov	sp, r7
 8011bfe:	bd80      	pop	{r7, pc}
 8011c00:	2000099c 	.word	0x2000099c
 8011c04:	20000898 	.word	0x20000898
 8011c08:	200009b0 	.word	0x200009b0

08011c0c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8011c0c:	b480      	push	{r7}
 8011c0e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8011c10:	4b03      	ldr	r3, [pc, #12]	; (8011c20 <vTaskMissedYield+0x14>)
 8011c12:	2201      	movs	r2, #1
 8011c14:	601a      	str	r2, [r3, #0]
}
 8011c16:	bf00      	nop
 8011c18:	46bd      	mov	sp, r7
 8011c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c1e:	4770      	bx	lr
 8011c20:	200009ac 	.word	0x200009ac

08011c24 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8011c24:	b580      	push	{r7, lr}
 8011c26:	b082      	sub	sp, #8
 8011c28:	af00      	add	r7, sp, #0
 8011c2a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8011c2c:	f000 f852 	bl	8011cd4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8011c30:	4b06      	ldr	r3, [pc, #24]	; (8011c4c <prvIdleTask+0x28>)
 8011c32:	681b      	ldr	r3, [r3, #0]
 8011c34:	2b01      	cmp	r3, #1
 8011c36:	d9f9      	bls.n	8011c2c <prvIdleTask+0x8>
			{
				taskYIELD();
 8011c38:	4b05      	ldr	r3, [pc, #20]	; (8011c50 <prvIdleTask+0x2c>)
 8011c3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011c3e:	601a      	str	r2, [r3, #0]
 8011c40:	f3bf 8f4f 	dsb	sy
 8011c44:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8011c48:	e7f0      	b.n	8011c2c <prvIdleTask+0x8>
 8011c4a:	bf00      	nop
 8011c4c:	2000089c 	.word	0x2000089c
 8011c50:	e000ed04 	.word	0xe000ed04

08011c54 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8011c54:	b580      	push	{r7, lr}
 8011c56:	b082      	sub	sp, #8
 8011c58:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011c5a:	2300      	movs	r3, #0
 8011c5c:	607b      	str	r3, [r7, #4]
 8011c5e:	e00c      	b.n	8011c7a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011c60:	687a      	ldr	r2, [r7, #4]
 8011c62:	4613      	mov	r3, r2
 8011c64:	009b      	lsls	r3, r3, #2
 8011c66:	4413      	add	r3, r2
 8011c68:	009b      	lsls	r3, r3, #2
 8011c6a:	4a12      	ldr	r2, [pc, #72]	; (8011cb4 <prvInitialiseTaskLists+0x60>)
 8011c6c:	4413      	add	r3, r2
 8011c6e:	4618      	mov	r0, r3
 8011c70:	f7fe fe37 	bl	80108e2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011c74:	687b      	ldr	r3, [r7, #4]
 8011c76:	3301      	adds	r3, #1
 8011c78:	607b      	str	r3, [r7, #4]
 8011c7a:	687b      	ldr	r3, [r7, #4]
 8011c7c:	2b06      	cmp	r3, #6
 8011c7e:	d9ef      	bls.n	8011c60 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8011c80:	480d      	ldr	r0, [pc, #52]	; (8011cb8 <prvInitialiseTaskLists+0x64>)
 8011c82:	f7fe fe2e 	bl	80108e2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8011c86:	480d      	ldr	r0, [pc, #52]	; (8011cbc <prvInitialiseTaskLists+0x68>)
 8011c88:	f7fe fe2b 	bl	80108e2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8011c8c:	480c      	ldr	r0, [pc, #48]	; (8011cc0 <prvInitialiseTaskLists+0x6c>)
 8011c8e:	f7fe fe28 	bl	80108e2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8011c92:	480c      	ldr	r0, [pc, #48]	; (8011cc4 <prvInitialiseTaskLists+0x70>)
 8011c94:	f7fe fe25 	bl	80108e2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011c98:	480b      	ldr	r0, [pc, #44]	; (8011cc8 <prvInitialiseTaskLists+0x74>)
 8011c9a:	f7fe fe22 	bl	80108e2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8011c9e:	4b0b      	ldr	r3, [pc, #44]	; (8011ccc <prvInitialiseTaskLists+0x78>)
 8011ca0:	4a05      	ldr	r2, [pc, #20]	; (8011cb8 <prvInitialiseTaskLists+0x64>)
 8011ca2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011ca4:	4b0a      	ldr	r3, [pc, #40]	; (8011cd0 <prvInitialiseTaskLists+0x7c>)
 8011ca6:	4a05      	ldr	r2, [pc, #20]	; (8011cbc <prvInitialiseTaskLists+0x68>)
 8011ca8:	601a      	str	r2, [r3, #0]
}
 8011caa:	bf00      	nop
 8011cac:	3708      	adds	r7, #8
 8011cae:	46bd      	mov	sp, r7
 8011cb0:	bd80      	pop	{r7, pc}
 8011cb2:	bf00      	nop
 8011cb4:	2000089c 	.word	0x2000089c
 8011cb8:	20000928 	.word	0x20000928
 8011cbc:	2000093c 	.word	0x2000093c
 8011cc0:	20000958 	.word	0x20000958
 8011cc4:	2000096c 	.word	0x2000096c
 8011cc8:	20000984 	.word	0x20000984
 8011ccc:	20000950 	.word	0x20000950
 8011cd0:	20000954 	.word	0x20000954

08011cd4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8011cd4:	b580      	push	{r7, lr}
 8011cd6:	b082      	sub	sp, #8
 8011cd8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011cda:	e019      	b.n	8011d10 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8011cdc:	f000 fab2 	bl	8012244 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011ce0:	4b10      	ldr	r3, [pc, #64]	; (8011d24 <prvCheckTasksWaitingTermination+0x50>)
 8011ce2:	68db      	ldr	r3, [r3, #12]
 8011ce4:	68db      	ldr	r3, [r3, #12]
 8011ce6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011ce8:	687b      	ldr	r3, [r7, #4]
 8011cea:	3304      	adds	r3, #4
 8011cec:	4618      	mov	r0, r3
 8011cee:	f7fe fe82 	bl	80109f6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8011cf2:	4b0d      	ldr	r3, [pc, #52]	; (8011d28 <prvCheckTasksWaitingTermination+0x54>)
 8011cf4:	681b      	ldr	r3, [r3, #0]
 8011cf6:	3b01      	subs	r3, #1
 8011cf8:	4a0b      	ldr	r2, [pc, #44]	; (8011d28 <prvCheckTasksWaitingTermination+0x54>)
 8011cfa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8011cfc:	4b0b      	ldr	r3, [pc, #44]	; (8011d2c <prvCheckTasksWaitingTermination+0x58>)
 8011cfe:	681b      	ldr	r3, [r3, #0]
 8011d00:	3b01      	subs	r3, #1
 8011d02:	4a0a      	ldr	r2, [pc, #40]	; (8011d2c <prvCheckTasksWaitingTermination+0x58>)
 8011d04:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8011d06:	f000 facd 	bl	80122a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8011d0a:	6878      	ldr	r0, [r7, #4]
 8011d0c:	f000 f810 	bl	8011d30 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011d10:	4b06      	ldr	r3, [pc, #24]	; (8011d2c <prvCheckTasksWaitingTermination+0x58>)
 8011d12:	681b      	ldr	r3, [r3, #0]
 8011d14:	2b00      	cmp	r3, #0
 8011d16:	d1e1      	bne.n	8011cdc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8011d18:	bf00      	nop
 8011d1a:	bf00      	nop
 8011d1c:	3708      	adds	r7, #8
 8011d1e:	46bd      	mov	sp, r7
 8011d20:	bd80      	pop	{r7, pc}
 8011d22:	bf00      	nop
 8011d24:	2000096c 	.word	0x2000096c
 8011d28:	20000998 	.word	0x20000998
 8011d2c:	20000980 	.word	0x20000980

08011d30 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8011d30:	b580      	push	{r7, lr}
 8011d32:	b084      	sub	sp, #16
 8011d34:	af00      	add	r7, sp, #0
 8011d36:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8011d3e:	2b00      	cmp	r3, #0
 8011d40:	d108      	bne.n	8011d54 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011d46:	4618      	mov	r0, r3
 8011d48:	f000 fc6a 	bl	8012620 <vPortFree>
				vPortFree( pxTCB );
 8011d4c:	6878      	ldr	r0, [r7, #4]
 8011d4e:	f000 fc67 	bl	8012620 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8011d52:	e018      	b.n	8011d86 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8011d54:	687b      	ldr	r3, [r7, #4]
 8011d56:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8011d5a:	2b01      	cmp	r3, #1
 8011d5c:	d103      	bne.n	8011d66 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8011d5e:	6878      	ldr	r0, [r7, #4]
 8011d60:	f000 fc5e 	bl	8012620 <vPortFree>
	}
 8011d64:	e00f      	b.n	8011d86 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8011d66:	687b      	ldr	r3, [r7, #4]
 8011d68:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8011d6c:	2b02      	cmp	r3, #2
 8011d6e:	d00a      	beq.n	8011d86 <prvDeleteTCB+0x56>
	__asm volatile
 8011d70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d74:	f383 8811 	msr	BASEPRI, r3
 8011d78:	f3bf 8f6f 	isb	sy
 8011d7c:	f3bf 8f4f 	dsb	sy
 8011d80:	60fb      	str	r3, [r7, #12]
}
 8011d82:	bf00      	nop
 8011d84:	e7fe      	b.n	8011d84 <prvDeleteTCB+0x54>
	}
 8011d86:	bf00      	nop
 8011d88:	3710      	adds	r7, #16
 8011d8a:	46bd      	mov	sp, r7
 8011d8c:	bd80      	pop	{r7, pc}
	...

08011d90 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8011d90:	b480      	push	{r7}
 8011d92:	b083      	sub	sp, #12
 8011d94:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011d96:	4b0c      	ldr	r3, [pc, #48]	; (8011dc8 <prvResetNextTaskUnblockTime+0x38>)
 8011d98:	681b      	ldr	r3, [r3, #0]
 8011d9a:	681b      	ldr	r3, [r3, #0]
 8011d9c:	2b00      	cmp	r3, #0
 8011d9e:	d104      	bne.n	8011daa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8011da0:	4b0a      	ldr	r3, [pc, #40]	; (8011dcc <prvResetNextTaskUnblockTime+0x3c>)
 8011da2:	f04f 32ff 	mov.w	r2, #4294967295
 8011da6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011da8:	e008      	b.n	8011dbc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011daa:	4b07      	ldr	r3, [pc, #28]	; (8011dc8 <prvResetNextTaskUnblockTime+0x38>)
 8011dac:	681b      	ldr	r3, [r3, #0]
 8011dae:	68db      	ldr	r3, [r3, #12]
 8011db0:	68db      	ldr	r3, [r3, #12]
 8011db2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011db4:	687b      	ldr	r3, [r7, #4]
 8011db6:	685b      	ldr	r3, [r3, #4]
 8011db8:	4a04      	ldr	r2, [pc, #16]	; (8011dcc <prvResetNextTaskUnblockTime+0x3c>)
 8011dba:	6013      	str	r3, [r2, #0]
}
 8011dbc:	bf00      	nop
 8011dbe:	370c      	adds	r7, #12
 8011dc0:	46bd      	mov	sp, r7
 8011dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dc6:	4770      	bx	lr
 8011dc8:	20000950 	.word	0x20000950
 8011dcc:	200009b8 	.word	0x200009b8

08011dd0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8011dd0:	b480      	push	{r7}
 8011dd2:	b083      	sub	sp, #12
 8011dd4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8011dd6:	4b0b      	ldr	r3, [pc, #44]	; (8011e04 <xTaskGetSchedulerState+0x34>)
 8011dd8:	681b      	ldr	r3, [r3, #0]
 8011dda:	2b00      	cmp	r3, #0
 8011ddc:	d102      	bne.n	8011de4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8011dde:	2301      	movs	r3, #1
 8011de0:	607b      	str	r3, [r7, #4]
 8011de2:	e008      	b.n	8011df6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011de4:	4b08      	ldr	r3, [pc, #32]	; (8011e08 <xTaskGetSchedulerState+0x38>)
 8011de6:	681b      	ldr	r3, [r3, #0]
 8011de8:	2b00      	cmp	r3, #0
 8011dea:	d102      	bne.n	8011df2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8011dec:	2302      	movs	r3, #2
 8011dee:	607b      	str	r3, [r7, #4]
 8011df0:	e001      	b.n	8011df6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8011df2:	2300      	movs	r3, #0
 8011df4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8011df6:	687b      	ldr	r3, [r7, #4]
	}
 8011df8:	4618      	mov	r0, r3
 8011dfa:	370c      	adds	r7, #12
 8011dfc:	46bd      	mov	sp, r7
 8011dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e02:	4770      	bx	lr
 8011e04:	200009a4 	.word	0x200009a4
 8011e08:	200009c0 	.word	0x200009c0

08011e0c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8011e0c:	b580      	push	{r7, lr}
 8011e0e:	b086      	sub	sp, #24
 8011e10:	af00      	add	r7, sp, #0
 8011e12:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8011e14:	687b      	ldr	r3, [r7, #4]
 8011e16:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8011e18:	2300      	movs	r3, #0
 8011e1a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	2b00      	cmp	r3, #0
 8011e20:	d06e      	beq.n	8011f00 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8011e22:	4b3a      	ldr	r3, [pc, #232]	; (8011f0c <xTaskPriorityDisinherit+0x100>)
 8011e24:	681b      	ldr	r3, [r3, #0]
 8011e26:	693a      	ldr	r2, [r7, #16]
 8011e28:	429a      	cmp	r2, r3
 8011e2a:	d00a      	beq.n	8011e42 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8011e2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e30:	f383 8811 	msr	BASEPRI, r3
 8011e34:	f3bf 8f6f 	isb	sy
 8011e38:	f3bf 8f4f 	dsb	sy
 8011e3c:	60fb      	str	r3, [r7, #12]
}
 8011e3e:	bf00      	nop
 8011e40:	e7fe      	b.n	8011e40 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8011e42:	693b      	ldr	r3, [r7, #16]
 8011e44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8011e46:	2b00      	cmp	r3, #0
 8011e48:	d10a      	bne.n	8011e60 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8011e4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e4e:	f383 8811 	msr	BASEPRI, r3
 8011e52:	f3bf 8f6f 	isb	sy
 8011e56:	f3bf 8f4f 	dsb	sy
 8011e5a:	60bb      	str	r3, [r7, #8]
}
 8011e5c:	bf00      	nop
 8011e5e:	e7fe      	b.n	8011e5e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8011e60:	693b      	ldr	r3, [r7, #16]
 8011e62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8011e64:	1e5a      	subs	r2, r3, #1
 8011e66:	693b      	ldr	r3, [r7, #16]
 8011e68:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8011e6a:	693b      	ldr	r3, [r7, #16]
 8011e6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011e6e:	693b      	ldr	r3, [r7, #16]
 8011e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011e72:	429a      	cmp	r2, r3
 8011e74:	d044      	beq.n	8011f00 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8011e76:	693b      	ldr	r3, [r7, #16]
 8011e78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8011e7a:	2b00      	cmp	r3, #0
 8011e7c:	d140      	bne.n	8011f00 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011e7e:	693b      	ldr	r3, [r7, #16]
 8011e80:	3304      	adds	r3, #4
 8011e82:	4618      	mov	r0, r3
 8011e84:	f7fe fdb7 	bl	80109f6 <uxListRemove>
 8011e88:	4603      	mov	r3, r0
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d115      	bne.n	8011eba <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8011e8e:	693b      	ldr	r3, [r7, #16]
 8011e90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011e92:	491f      	ldr	r1, [pc, #124]	; (8011f10 <xTaskPriorityDisinherit+0x104>)
 8011e94:	4613      	mov	r3, r2
 8011e96:	009b      	lsls	r3, r3, #2
 8011e98:	4413      	add	r3, r2
 8011e9a:	009b      	lsls	r3, r3, #2
 8011e9c:	440b      	add	r3, r1
 8011e9e:	681b      	ldr	r3, [r3, #0]
 8011ea0:	2b00      	cmp	r3, #0
 8011ea2:	d10a      	bne.n	8011eba <xTaskPriorityDisinherit+0xae>
 8011ea4:	693b      	ldr	r3, [r7, #16]
 8011ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011ea8:	2201      	movs	r2, #1
 8011eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8011eae:	43da      	mvns	r2, r3
 8011eb0:	4b18      	ldr	r3, [pc, #96]	; (8011f14 <xTaskPriorityDisinherit+0x108>)
 8011eb2:	681b      	ldr	r3, [r3, #0]
 8011eb4:	4013      	ands	r3, r2
 8011eb6:	4a17      	ldr	r2, [pc, #92]	; (8011f14 <xTaskPriorityDisinherit+0x108>)
 8011eb8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8011eba:	693b      	ldr	r3, [r7, #16]
 8011ebc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011ebe:	693b      	ldr	r3, [r7, #16]
 8011ec0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011ec2:	693b      	ldr	r3, [r7, #16]
 8011ec4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011ec6:	f1c3 0207 	rsb	r2, r3, #7
 8011eca:	693b      	ldr	r3, [r7, #16]
 8011ecc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8011ece:	693b      	ldr	r3, [r7, #16]
 8011ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011ed2:	2201      	movs	r2, #1
 8011ed4:	409a      	lsls	r2, r3
 8011ed6:	4b0f      	ldr	r3, [pc, #60]	; (8011f14 <xTaskPriorityDisinherit+0x108>)
 8011ed8:	681b      	ldr	r3, [r3, #0]
 8011eda:	4313      	orrs	r3, r2
 8011edc:	4a0d      	ldr	r2, [pc, #52]	; (8011f14 <xTaskPriorityDisinherit+0x108>)
 8011ede:	6013      	str	r3, [r2, #0]
 8011ee0:	693b      	ldr	r3, [r7, #16]
 8011ee2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011ee4:	4613      	mov	r3, r2
 8011ee6:	009b      	lsls	r3, r3, #2
 8011ee8:	4413      	add	r3, r2
 8011eea:	009b      	lsls	r3, r3, #2
 8011eec:	4a08      	ldr	r2, [pc, #32]	; (8011f10 <xTaskPriorityDisinherit+0x104>)
 8011eee:	441a      	add	r2, r3
 8011ef0:	693b      	ldr	r3, [r7, #16]
 8011ef2:	3304      	adds	r3, #4
 8011ef4:	4619      	mov	r1, r3
 8011ef6:	4610      	mov	r0, r2
 8011ef8:	f7fe fd20 	bl	801093c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8011efc:	2301      	movs	r3, #1
 8011efe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011f00:	697b      	ldr	r3, [r7, #20]
	}
 8011f02:	4618      	mov	r0, r3
 8011f04:	3718      	adds	r7, #24
 8011f06:	46bd      	mov	sp, r7
 8011f08:	bd80      	pop	{r7, pc}
 8011f0a:	bf00      	nop
 8011f0c:	20000898 	.word	0x20000898
 8011f10:	2000089c 	.word	0x2000089c
 8011f14:	200009a0 	.word	0x200009a0

08011f18 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011f18:	b580      	push	{r7, lr}
 8011f1a:	b084      	sub	sp, #16
 8011f1c:	af00      	add	r7, sp, #0
 8011f1e:	6078      	str	r0, [r7, #4]
 8011f20:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8011f22:	4b2b      	ldr	r3, [pc, #172]	; (8011fd0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8011f24:	681b      	ldr	r3, [r3, #0]
 8011f26:	60fb      	str	r3, [r7, #12]
	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		/* About to enter a delayed list, so ensure the ucDelayAborted flag is
		reset to pdFALSE so it can be detected as having been set to pdTRUE
		when the task leaves the Blocked state. */
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8011f28:	4b2a      	ldr	r3, [pc, #168]	; (8011fd4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8011f2a:	681b      	ldr	r3, [r3, #0]
 8011f2c:	2200      	movs	r2, #0
 8011f2e:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011f32:	4b28      	ldr	r3, [pc, #160]	; (8011fd4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8011f34:	681b      	ldr	r3, [r3, #0]
 8011f36:	3304      	adds	r3, #4
 8011f38:	4618      	mov	r0, r3
 8011f3a:	f7fe fd5c 	bl	80109f6 <uxListRemove>
 8011f3e:	4603      	mov	r3, r0
 8011f40:	2b00      	cmp	r3, #0
 8011f42:	d10b      	bne.n	8011f5c <prvAddCurrentTaskToDelayedList+0x44>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8011f44:	4b23      	ldr	r3, [pc, #140]	; (8011fd4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8011f46:	681b      	ldr	r3, [r3, #0]
 8011f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011f4a:	2201      	movs	r2, #1
 8011f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8011f50:	43da      	mvns	r2, r3
 8011f52:	4b21      	ldr	r3, [pc, #132]	; (8011fd8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8011f54:	681b      	ldr	r3, [r3, #0]
 8011f56:	4013      	ands	r3, r2
 8011f58:	4a1f      	ldr	r2, [pc, #124]	; (8011fd8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8011f5a:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011f5c:	687b      	ldr	r3, [r7, #4]
 8011f5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f62:	d10a      	bne.n	8011f7a <prvAddCurrentTaskToDelayedList+0x62>
 8011f64:	683b      	ldr	r3, [r7, #0]
 8011f66:	2b00      	cmp	r3, #0
 8011f68:	d007      	beq.n	8011f7a <prvAddCurrentTaskToDelayedList+0x62>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011f6a:	4b1a      	ldr	r3, [pc, #104]	; (8011fd4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8011f6c:	681b      	ldr	r3, [r3, #0]
 8011f6e:	3304      	adds	r3, #4
 8011f70:	4619      	mov	r1, r3
 8011f72:	481a      	ldr	r0, [pc, #104]	; (8011fdc <prvAddCurrentTaskToDelayedList+0xc4>)
 8011f74:	f7fe fce2 	bl	801093c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011f78:	e026      	b.n	8011fc8 <prvAddCurrentTaskToDelayedList+0xb0>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011f7a:	68fa      	ldr	r2, [r7, #12]
 8011f7c:	687b      	ldr	r3, [r7, #4]
 8011f7e:	4413      	add	r3, r2
 8011f80:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011f82:	4b14      	ldr	r3, [pc, #80]	; (8011fd4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8011f84:	681b      	ldr	r3, [r3, #0]
 8011f86:	68ba      	ldr	r2, [r7, #8]
 8011f88:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011f8a:	68ba      	ldr	r2, [r7, #8]
 8011f8c:	68fb      	ldr	r3, [r7, #12]
 8011f8e:	429a      	cmp	r2, r3
 8011f90:	d209      	bcs.n	8011fa6 <prvAddCurrentTaskToDelayedList+0x8e>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011f92:	4b13      	ldr	r3, [pc, #76]	; (8011fe0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8011f94:	681a      	ldr	r2, [r3, #0]
 8011f96:	4b0f      	ldr	r3, [pc, #60]	; (8011fd4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8011f98:	681b      	ldr	r3, [r3, #0]
 8011f9a:	3304      	adds	r3, #4
 8011f9c:	4619      	mov	r1, r3
 8011f9e:	4610      	mov	r0, r2
 8011fa0:	f7fe fcf0 	bl	8010984 <vListInsert>
}
 8011fa4:	e010      	b.n	8011fc8 <prvAddCurrentTaskToDelayedList+0xb0>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011fa6:	4b0f      	ldr	r3, [pc, #60]	; (8011fe4 <prvAddCurrentTaskToDelayedList+0xcc>)
 8011fa8:	681a      	ldr	r2, [r3, #0]
 8011faa:	4b0a      	ldr	r3, [pc, #40]	; (8011fd4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8011fac:	681b      	ldr	r3, [r3, #0]
 8011fae:	3304      	adds	r3, #4
 8011fb0:	4619      	mov	r1, r3
 8011fb2:	4610      	mov	r0, r2
 8011fb4:	f7fe fce6 	bl	8010984 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011fb8:	4b0b      	ldr	r3, [pc, #44]	; (8011fe8 <prvAddCurrentTaskToDelayedList+0xd0>)
 8011fba:	681b      	ldr	r3, [r3, #0]
 8011fbc:	68ba      	ldr	r2, [r7, #8]
 8011fbe:	429a      	cmp	r2, r3
 8011fc0:	d202      	bcs.n	8011fc8 <prvAddCurrentTaskToDelayedList+0xb0>
					xNextTaskUnblockTime = xTimeToWake;
 8011fc2:	4a09      	ldr	r2, [pc, #36]	; (8011fe8 <prvAddCurrentTaskToDelayedList+0xd0>)
 8011fc4:	68bb      	ldr	r3, [r7, #8]
 8011fc6:	6013      	str	r3, [r2, #0]
}
 8011fc8:	bf00      	nop
 8011fca:	3710      	adds	r7, #16
 8011fcc:	46bd      	mov	sp, r7
 8011fce:	bd80      	pop	{r7, pc}
 8011fd0:	2000099c 	.word	0x2000099c
 8011fd4:	20000898 	.word	0x20000898
 8011fd8:	200009a0 	.word	0x200009a0
 8011fdc:	20000984 	.word	0x20000984
 8011fe0:	20000954 	.word	0x20000954
 8011fe4:	20000950 	.word	0x20000950
 8011fe8:	200009b8 	.word	0x200009b8

08011fec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8011fec:	b480      	push	{r7}
 8011fee:	b085      	sub	sp, #20
 8011ff0:	af00      	add	r7, sp, #0
 8011ff2:	60f8      	str	r0, [r7, #12]
 8011ff4:	60b9      	str	r1, [r7, #8]
 8011ff6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8011ff8:	68fb      	ldr	r3, [r7, #12]
 8011ffa:	3b04      	subs	r3, #4
 8011ffc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8011ffe:	68fb      	ldr	r3, [r7, #12]
 8012000:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8012004:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8012006:	68fb      	ldr	r3, [r7, #12]
 8012008:	3b04      	subs	r3, #4
 801200a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 801200c:	68bb      	ldr	r3, [r7, #8]
 801200e:	f023 0201 	bic.w	r2, r3, #1
 8012012:	68fb      	ldr	r3, [r7, #12]
 8012014:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8012016:	68fb      	ldr	r3, [r7, #12]
 8012018:	3b04      	subs	r3, #4
 801201a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 801201c:	4a0c      	ldr	r2, [pc, #48]	; (8012050 <pxPortInitialiseStack+0x64>)
 801201e:	68fb      	ldr	r3, [r7, #12]
 8012020:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8012022:	68fb      	ldr	r3, [r7, #12]
 8012024:	3b14      	subs	r3, #20
 8012026:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8012028:	687a      	ldr	r2, [r7, #4]
 801202a:	68fb      	ldr	r3, [r7, #12]
 801202c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801202e:	68fb      	ldr	r3, [r7, #12]
 8012030:	3b04      	subs	r3, #4
 8012032:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8012034:	68fb      	ldr	r3, [r7, #12]
 8012036:	f06f 0202 	mvn.w	r2, #2
 801203a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801203c:	68fb      	ldr	r3, [r7, #12]
 801203e:	3b20      	subs	r3, #32
 8012040:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8012042:	68fb      	ldr	r3, [r7, #12]
}
 8012044:	4618      	mov	r0, r3
 8012046:	3714      	adds	r7, #20
 8012048:	46bd      	mov	sp, r7
 801204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801204e:	4770      	bx	lr
 8012050:	08012055 	.word	0x08012055

08012054 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8012054:	b480      	push	{r7}
 8012056:	b085      	sub	sp, #20
 8012058:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801205a:	2300      	movs	r3, #0
 801205c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801205e:	4b12      	ldr	r3, [pc, #72]	; (80120a8 <prvTaskExitError+0x54>)
 8012060:	681b      	ldr	r3, [r3, #0]
 8012062:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012066:	d00a      	beq.n	801207e <prvTaskExitError+0x2a>
	__asm volatile
 8012068:	f04f 0350 	mov.w	r3, #80	; 0x50
 801206c:	f383 8811 	msr	BASEPRI, r3
 8012070:	f3bf 8f6f 	isb	sy
 8012074:	f3bf 8f4f 	dsb	sy
 8012078:	60fb      	str	r3, [r7, #12]
}
 801207a:	bf00      	nop
 801207c:	e7fe      	b.n	801207c <prvTaskExitError+0x28>
	__asm volatile
 801207e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012082:	f383 8811 	msr	BASEPRI, r3
 8012086:	f3bf 8f6f 	isb	sy
 801208a:	f3bf 8f4f 	dsb	sy
 801208e:	60bb      	str	r3, [r7, #8]
}
 8012090:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8012092:	bf00      	nop
 8012094:	687b      	ldr	r3, [r7, #4]
 8012096:	2b00      	cmp	r3, #0
 8012098:	d0fc      	beq.n	8012094 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801209a:	bf00      	nop
 801209c:	bf00      	nop
 801209e:	3714      	adds	r7, #20
 80120a0:	46bd      	mov	sp, r7
 80120a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120a6:	4770      	bx	lr
 80120a8:	200002a0 	.word	0x200002a0
 80120ac:	00000000 	.word	0x00000000

080120b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80120b0:	4b07      	ldr	r3, [pc, #28]	; (80120d0 <pxCurrentTCBConst2>)
 80120b2:	6819      	ldr	r1, [r3, #0]
 80120b4:	6808      	ldr	r0, [r1, #0]
 80120b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120ba:	f380 8809 	msr	PSP, r0
 80120be:	f3bf 8f6f 	isb	sy
 80120c2:	f04f 0000 	mov.w	r0, #0
 80120c6:	f380 8811 	msr	BASEPRI, r0
 80120ca:	4770      	bx	lr
 80120cc:	f3af 8000 	nop.w

080120d0 <pxCurrentTCBConst2>:
 80120d0:	20000898 	.word	0x20000898
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80120d4:	bf00      	nop
 80120d6:	bf00      	nop

080120d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80120d8:	4808      	ldr	r0, [pc, #32]	; (80120fc <prvPortStartFirstTask+0x24>)
 80120da:	6800      	ldr	r0, [r0, #0]
 80120dc:	6800      	ldr	r0, [r0, #0]
 80120de:	f380 8808 	msr	MSP, r0
 80120e2:	f04f 0000 	mov.w	r0, #0
 80120e6:	f380 8814 	msr	CONTROL, r0
 80120ea:	b662      	cpsie	i
 80120ec:	b661      	cpsie	f
 80120ee:	f3bf 8f4f 	dsb	sy
 80120f2:	f3bf 8f6f 	isb	sy
 80120f6:	df00      	svc	0
 80120f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80120fa:	bf00      	nop
 80120fc:	e000ed08 	.word	0xe000ed08

08012100 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8012100:	b580      	push	{r7, lr}
 8012102:	b086      	sub	sp, #24
 8012104:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8012106:	4b46      	ldr	r3, [pc, #280]	; (8012220 <xPortStartScheduler+0x120>)
 8012108:	681b      	ldr	r3, [r3, #0]
 801210a:	4a46      	ldr	r2, [pc, #280]	; (8012224 <xPortStartScheduler+0x124>)
 801210c:	4293      	cmp	r3, r2
 801210e:	d10a      	bne.n	8012126 <xPortStartScheduler+0x26>
	__asm volatile
 8012110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012114:	f383 8811 	msr	BASEPRI, r3
 8012118:	f3bf 8f6f 	isb	sy
 801211c:	f3bf 8f4f 	dsb	sy
 8012120:	613b      	str	r3, [r7, #16]
}
 8012122:	bf00      	nop
 8012124:	e7fe      	b.n	8012124 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8012126:	4b3e      	ldr	r3, [pc, #248]	; (8012220 <xPortStartScheduler+0x120>)
 8012128:	681b      	ldr	r3, [r3, #0]
 801212a:	4a3f      	ldr	r2, [pc, #252]	; (8012228 <xPortStartScheduler+0x128>)
 801212c:	4293      	cmp	r3, r2
 801212e:	d10a      	bne.n	8012146 <xPortStartScheduler+0x46>
	__asm volatile
 8012130:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012134:	f383 8811 	msr	BASEPRI, r3
 8012138:	f3bf 8f6f 	isb	sy
 801213c:	f3bf 8f4f 	dsb	sy
 8012140:	60fb      	str	r3, [r7, #12]
}
 8012142:	bf00      	nop
 8012144:	e7fe      	b.n	8012144 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8012146:	4b39      	ldr	r3, [pc, #228]	; (801222c <xPortStartScheduler+0x12c>)
 8012148:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801214a:	697b      	ldr	r3, [r7, #20]
 801214c:	781b      	ldrb	r3, [r3, #0]
 801214e:	b2db      	uxtb	r3, r3
 8012150:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8012152:	697b      	ldr	r3, [r7, #20]
 8012154:	22ff      	movs	r2, #255	; 0xff
 8012156:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8012158:	697b      	ldr	r3, [r7, #20]
 801215a:	781b      	ldrb	r3, [r3, #0]
 801215c:	b2db      	uxtb	r3, r3
 801215e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8012160:	78fb      	ldrb	r3, [r7, #3]
 8012162:	b2db      	uxtb	r3, r3
 8012164:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8012168:	b2da      	uxtb	r2, r3
 801216a:	4b31      	ldr	r3, [pc, #196]	; (8012230 <xPortStartScheduler+0x130>)
 801216c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801216e:	4b31      	ldr	r3, [pc, #196]	; (8012234 <xPortStartScheduler+0x134>)
 8012170:	2207      	movs	r2, #7
 8012172:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8012174:	e009      	b.n	801218a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8012176:	4b2f      	ldr	r3, [pc, #188]	; (8012234 <xPortStartScheduler+0x134>)
 8012178:	681b      	ldr	r3, [r3, #0]
 801217a:	3b01      	subs	r3, #1
 801217c:	4a2d      	ldr	r2, [pc, #180]	; (8012234 <xPortStartScheduler+0x134>)
 801217e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8012180:	78fb      	ldrb	r3, [r7, #3]
 8012182:	b2db      	uxtb	r3, r3
 8012184:	005b      	lsls	r3, r3, #1
 8012186:	b2db      	uxtb	r3, r3
 8012188:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801218a:	78fb      	ldrb	r3, [r7, #3]
 801218c:	b2db      	uxtb	r3, r3
 801218e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012192:	2b80      	cmp	r3, #128	; 0x80
 8012194:	d0ef      	beq.n	8012176 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8012196:	4b27      	ldr	r3, [pc, #156]	; (8012234 <xPortStartScheduler+0x134>)
 8012198:	681b      	ldr	r3, [r3, #0]
 801219a:	f1c3 0307 	rsb	r3, r3, #7
 801219e:	2b04      	cmp	r3, #4
 80121a0:	d00a      	beq.n	80121b8 <xPortStartScheduler+0xb8>
	__asm volatile
 80121a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80121a6:	f383 8811 	msr	BASEPRI, r3
 80121aa:	f3bf 8f6f 	isb	sy
 80121ae:	f3bf 8f4f 	dsb	sy
 80121b2:	60bb      	str	r3, [r7, #8]
}
 80121b4:	bf00      	nop
 80121b6:	e7fe      	b.n	80121b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80121b8:	4b1e      	ldr	r3, [pc, #120]	; (8012234 <xPortStartScheduler+0x134>)
 80121ba:	681b      	ldr	r3, [r3, #0]
 80121bc:	021b      	lsls	r3, r3, #8
 80121be:	4a1d      	ldr	r2, [pc, #116]	; (8012234 <xPortStartScheduler+0x134>)
 80121c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80121c2:	4b1c      	ldr	r3, [pc, #112]	; (8012234 <xPortStartScheduler+0x134>)
 80121c4:	681b      	ldr	r3, [r3, #0]
 80121c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80121ca:	4a1a      	ldr	r2, [pc, #104]	; (8012234 <xPortStartScheduler+0x134>)
 80121cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80121ce:	687b      	ldr	r3, [r7, #4]
 80121d0:	b2da      	uxtb	r2, r3
 80121d2:	697b      	ldr	r3, [r7, #20]
 80121d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80121d6:	4b18      	ldr	r3, [pc, #96]	; (8012238 <xPortStartScheduler+0x138>)
 80121d8:	681b      	ldr	r3, [r3, #0]
 80121da:	4a17      	ldr	r2, [pc, #92]	; (8012238 <xPortStartScheduler+0x138>)
 80121dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80121e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80121e2:	4b15      	ldr	r3, [pc, #84]	; (8012238 <xPortStartScheduler+0x138>)
 80121e4:	681b      	ldr	r3, [r3, #0]
 80121e6:	4a14      	ldr	r2, [pc, #80]	; (8012238 <xPortStartScheduler+0x138>)
 80121e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80121ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80121ee:	f000 f8dd 	bl	80123ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80121f2:	4b12      	ldr	r3, [pc, #72]	; (801223c <xPortStartScheduler+0x13c>)
 80121f4:	2200      	movs	r2, #0
 80121f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80121f8:	f000 f8fc 	bl	80123f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80121fc:	4b10      	ldr	r3, [pc, #64]	; (8012240 <xPortStartScheduler+0x140>)
 80121fe:	681b      	ldr	r3, [r3, #0]
 8012200:	4a0f      	ldr	r2, [pc, #60]	; (8012240 <xPortStartScheduler+0x140>)
 8012202:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8012206:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8012208:	f7ff ff66 	bl	80120d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801220c:	f7ff fb94 	bl	8011938 <vTaskSwitchContext>
	prvTaskExitError();
 8012210:	f7ff ff20 	bl	8012054 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8012214:	2300      	movs	r3, #0
}
 8012216:	4618      	mov	r0, r3
 8012218:	3718      	adds	r7, #24
 801221a:	46bd      	mov	sp, r7
 801221c:	bd80      	pop	{r7, pc}
 801221e:	bf00      	nop
 8012220:	e000ed00 	.word	0xe000ed00
 8012224:	410fc271 	.word	0x410fc271
 8012228:	410fc270 	.word	0x410fc270
 801222c:	e000e400 	.word	0xe000e400
 8012230:	200009c4 	.word	0x200009c4
 8012234:	200009c8 	.word	0x200009c8
 8012238:	e000ed20 	.word	0xe000ed20
 801223c:	200002a0 	.word	0x200002a0
 8012240:	e000ef34 	.word	0xe000ef34

08012244 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8012244:	b480      	push	{r7}
 8012246:	b083      	sub	sp, #12
 8012248:	af00      	add	r7, sp, #0
	__asm volatile
 801224a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801224e:	f383 8811 	msr	BASEPRI, r3
 8012252:	f3bf 8f6f 	isb	sy
 8012256:	f3bf 8f4f 	dsb	sy
 801225a:	607b      	str	r3, [r7, #4]
}
 801225c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801225e:	4b0f      	ldr	r3, [pc, #60]	; (801229c <vPortEnterCritical+0x58>)
 8012260:	681b      	ldr	r3, [r3, #0]
 8012262:	3301      	adds	r3, #1
 8012264:	4a0d      	ldr	r2, [pc, #52]	; (801229c <vPortEnterCritical+0x58>)
 8012266:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8012268:	4b0c      	ldr	r3, [pc, #48]	; (801229c <vPortEnterCritical+0x58>)
 801226a:	681b      	ldr	r3, [r3, #0]
 801226c:	2b01      	cmp	r3, #1
 801226e:	d10f      	bne.n	8012290 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8012270:	4b0b      	ldr	r3, [pc, #44]	; (80122a0 <vPortEnterCritical+0x5c>)
 8012272:	681b      	ldr	r3, [r3, #0]
 8012274:	b2db      	uxtb	r3, r3
 8012276:	2b00      	cmp	r3, #0
 8012278:	d00a      	beq.n	8012290 <vPortEnterCritical+0x4c>
	__asm volatile
 801227a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801227e:	f383 8811 	msr	BASEPRI, r3
 8012282:	f3bf 8f6f 	isb	sy
 8012286:	f3bf 8f4f 	dsb	sy
 801228a:	603b      	str	r3, [r7, #0]
}
 801228c:	bf00      	nop
 801228e:	e7fe      	b.n	801228e <vPortEnterCritical+0x4a>
	}
}
 8012290:	bf00      	nop
 8012292:	370c      	adds	r7, #12
 8012294:	46bd      	mov	sp, r7
 8012296:	f85d 7b04 	ldr.w	r7, [sp], #4
 801229a:	4770      	bx	lr
 801229c:	200002a0 	.word	0x200002a0
 80122a0:	e000ed04 	.word	0xe000ed04

080122a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80122a4:	b480      	push	{r7}
 80122a6:	b083      	sub	sp, #12
 80122a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80122aa:	4b12      	ldr	r3, [pc, #72]	; (80122f4 <vPortExitCritical+0x50>)
 80122ac:	681b      	ldr	r3, [r3, #0]
 80122ae:	2b00      	cmp	r3, #0
 80122b0:	d10a      	bne.n	80122c8 <vPortExitCritical+0x24>
	__asm volatile
 80122b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80122b6:	f383 8811 	msr	BASEPRI, r3
 80122ba:	f3bf 8f6f 	isb	sy
 80122be:	f3bf 8f4f 	dsb	sy
 80122c2:	607b      	str	r3, [r7, #4]
}
 80122c4:	bf00      	nop
 80122c6:	e7fe      	b.n	80122c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80122c8:	4b0a      	ldr	r3, [pc, #40]	; (80122f4 <vPortExitCritical+0x50>)
 80122ca:	681b      	ldr	r3, [r3, #0]
 80122cc:	3b01      	subs	r3, #1
 80122ce:	4a09      	ldr	r2, [pc, #36]	; (80122f4 <vPortExitCritical+0x50>)
 80122d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80122d2:	4b08      	ldr	r3, [pc, #32]	; (80122f4 <vPortExitCritical+0x50>)
 80122d4:	681b      	ldr	r3, [r3, #0]
 80122d6:	2b00      	cmp	r3, #0
 80122d8:	d105      	bne.n	80122e6 <vPortExitCritical+0x42>
 80122da:	2300      	movs	r3, #0
 80122dc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80122de:	683b      	ldr	r3, [r7, #0]
 80122e0:	f383 8811 	msr	BASEPRI, r3
}
 80122e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80122e6:	bf00      	nop
 80122e8:	370c      	adds	r7, #12
 80122ea:	46bd      	mov	sp, r7
 80122ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122f0:	4770      	bx	lr
 80122f2:	bf00      	nop
 80122f4:	200002a0 	.word	0x200002a0
	...

08012300 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8012300:	f3ef 8009 	mrs	r0, PSP
 8012304:	f3bf 8f6f 	isb	sy
 8012308:	4b15      	ldr	r3, [pc, #84]	; (8012360 <pxCurrentTCBConst>)
 801230a:	681a      	ldr	r2, [r3, #0]
 801230c:	f01e 0f10 	tst.w	lr, #16
 8012310:	bf08      	it	eq
 8012312:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8012316:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801231a:	6010      	str	r0, [r2, #0]
 801231c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8012320:	f04f 0050 	mov.w	r0, #80	; 0x50
 8012324:	f380 8811 	msr	BASEPRI, r0
 8012328:	f3bf 8f4f 	dsb	sy
 801232c:	f3bf 8f6f 	isb	sy
 8012330:	f7ff fb02 	bl	8011938 <vTaskSwitchContext>
 8012334:	f04f 0000 	mov.w	r0, #0
 8012338:	f380 8811 	msr	BASEPRI, r0
 801233c:	bc09      	pop	{r0, r3}
 801233e:	6819      	ldr	r1, [r3, #0]
 8012340:	6808      	ldr	r0, [r1, #0]
 8012342:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012346:	f01e 0f10 	tst.w	lr, #16
 801234a:	bf08      	it	eq
 801234c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8012350:	f380 8809 	msr	PSP, r0
 8012354:	f3bf 8f6f 	isb	sy
 8012358:	4770      	bx	lr
 801235a:	bf00      	nop
 801235c:	f3af 8000 	nop.w

08012360 <pxCurrentTCBConst>:
 8012360:	20000898 	.word	0x20000898
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8012364:	bf00      	nop
 8012366:	bf00      	nop

08012368 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8012368:	b580      	push	{r7, lr}
 801236a:	b082      	sub	sp, #8
 801236c:	af00      	add	r7, sp, #0
	__asm volatile
 801236e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012372:	f383 8811 	msr	BASEPRI, r3
 8012376:	f3bf 8f6f 	isb	sy
 801237a:	f3bf 8f4f 	dsb	sy
 801237e:	607b      	str	r3, [r7, #4]
}
 8012380:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8012382:	f7ff fa21 	bl	80117c8 <xTaskIncrementTick>
 8012386:	4603      	mov	r3, r0
 8012388:	2b00      	cmp	r3, #0
 801238a:	d003      	beq.n	8012394 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801238c:	4b06      	ldr	r3, [pc, #24]	; (80123a8 <xPortSysTickHandler+0x40>)
 801238e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012392:	601a      	str	r2, [r3, #0]
 8012394:	2300      	movs	r3, #0
 8012396:	603b      	str	r3, [r7, #0]
	__asm volatile
 8012398:	683b      	ldr	r3, [r7, #0]
 801239a:	f383 8811 	msr	BASEPRI, r3
}
 801239e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80123a0:	bf00      	nop
 80123a2:	3708      	adds	r7, #8
 80123a4:	46bd      	mov	sp, r7
 80123a6:	bd80      	pop	{r7, pc}
 80123a8:	e000ed04 	.word	0xe000ed04

080123ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80123ac:	b480      	push	{r7}
 80123ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80123b0:	4b0b      	ldr	r3, [pc, #44]	; (80123e0 <vPortSetupTimerInterrupt+0x34>)
 80123b2:	2200      	movs	r2, #0
 80123b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80123b6:	4b0b      	ldr	r3, [pc, #44]	; (80123e4 <vPortSetupTimerInterrupt+0x38>)
 80123b8:	2200      	movs	r2, #0
 80123ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80123bc:	4b0a      	ldr	r3, [pc, #40]	; (80123e8 <vPortSetupTimerInterrupt+0x3c>)
 80123be:	681b      	ldr	r3, [r3, #0]
 80123c0:	4a0a      	ldr	r2, [pc, #40]	; (80123ec <vPortSetupTimerInterrupt+0x40>)
 80123c2:	fba2 2303 	umull	r2, r3, r2, r3
 80123c6:	099b      	lsrs	r3, r3, #6
 80123c8:	4a09      	ldr	r2, [pc, #36]	; (80123f0 <vPortSetupTimerInterrupt+0x44>)
 80123ca:	3b01      	subs	r3, #1
 80123cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80123ce:	4b04      	ldr	r3, [pc, #16]	; (80123e0 <vPortSetupTimerInterrupt+0x34>)
 80123d0:	2207      	movs	r2, #7
 80123d2:	601a      	str	r2, [r3, #0]
}
 80123d4:	bf00      	nop
 80123d6:	46bd      	mov	sp, r7
 80123d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123dc:	4770      	bx	lr
 80123de:	bf00      	nop
 80123e0:	e000e010 	.word	0xe000e010
 80123e4:	e000e018 	.word	0xe000e018
 80123e8:	20000294 	.word	0x20000294
 80123ec:	10624dd3 	.word	0x10624dd3
 80123f0:	e000e014 	.word	0xe000e014

080123f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80123f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8012404 <vPortEnableVFP+0x10>
 80123f8:	6801      	ldr	r1, [r0, #0]
 80123fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80123fe:	6001      	str	r1, [r0, #0]
 8012400:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8012402:	bf00      	nop
 8012404:	e000ed88 	.word	0xe000ed88

08012408 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8012408:	b480      	push	{r7}
 801240a:	b085      	sub	sp, #20
 801240c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801240e:	f3ef 8305 	mrs	r3, IPSR
 8012412:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8012414:	68fb      	ldr	r3, [r7, #12]
 8012416:	2b0f      	cmp	r3, #15
 8012418:	d914      	bls.n	8012444 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801241a:	4a17      	ldr	r2, [pc, #92]	; (8012478 <vPortValidateInterruptPriority+0x70>)
 801241c:	68fb      	ldr	r3, [r7, #12]
 801241e:	4413      	add	r3, r2
 8012420:	781b      	ldrb	r3, [r3, #0]
 8012422:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8012424:	4b15      	ldr	r3, [pc, #84]	; (801247c <vPortValidateInterruptPriority+0x74>)
 8012426:	781b      	ldrb	r3, [r3, #0]
 8012428:	7afa      	ldrb	r2, [r7, #11]
 801242a:	429a      	cmp	r2, r3
 801242c:	d20a      	bcs.n	8012444 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 801242e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012432:	f383 8811 	msr	BASEPRI, r3
 8012436:	f3bf 8f6f 	isb	sy
 801243a:	f3bf 8f4f 	dsb	sy
 801243e:	607b      	str	r3, [r7, #4]
}
 8012440:	bf00      	nop
 8012442:	e7fe      	b.n	8012442 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8012444:	4b0e      	ldr	r3, [pc, #56]	; (8012480 <vPortValidateInterruptPriority+0x78>)
 8012446:	681b      	ldr	r3, [r3, #0]
 8012448:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801244c:	4b0d      	ldr	r3, [pc, #52]	; (8012484 <vPortValidateInterruptPriority+0x7c>)
 801244e:	681b      	ldr	r3, [r3, #0]
 8012450:	429a      	cmp	r2, r3
 8012452:	d90a      	bls.n	801246a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8012454:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012458:	f383 8811 	msr	BASEPRI, r3
 801245c:	f3bf 8f6f 	isb	sy
 8012460:	f3bf 8f4f 	dsb	sy
 8012464:	603b      	str	r3, [r7, #0]
}
 8012466:	bf00      	nop
 8012468:	e7fe      	b.n	8012468 <vPortValidateInterruptPriority+0x60>
	}
 801246a:	bf00      	nop
 801246c:	3714      	adds	r7, #20
 801246e:	46bd      	mov	sp, r7
 8012470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012474:	4770      	bx	lr
 8012476:	bf00      	nop
 8012478:	e000e3f0 	.word	0xe000e3f0
 801247c:	200009c4 	.word	0x200009c4
 8012480:	e000ed0c 	.word	0xe000ed0c
 8012484:	200009c8 	.word	0x200009c8

08012488 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8012488:	b580      	push	{r7, lr}
 801248a:	b08a      	sub	sp, #40	; 0x28
 801248c:	af00      	add	r7, sp, #0
 801248e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8012490:	2300      	movs	r3, #0
 8012492:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8012494:	f7ff f8de 	bl	8011654 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8012498:	4b5b      	ldr	r3, [pc, #364]	; (8012608 <pvPortMalloc+0x180>)
 801249a:	681b      	ldr	r3, [r3, #0]
 801249c:	2b00      	cmp	r3, #0
 801249e:	d101      	bne.n	80124a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80124a0:	f000 f920 	bl	80126e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80124a4:	4b59      	ldr	r3, [pc, #356]	; (801260c <pvPortMalloc+0x184>)
 80124a6:	681a      	ldr	r2, [r3, #0]
 80124a8:	687b      	ldr	r3, [r7, #4]
 80124aa:	4013      	ands	r3, r2
 80124ac:	2b00      	cmp	r3, #0
 80124ae:	f040 8093 	bne.w	80125d8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80124b2:	687b      	ldr	r3, [r7, #4]
 80124b4:	2b00      	cmp	r3, #0
 80124b6:	d01d      	beq.n	80124f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80124b8:	2208      	movs	r2, #8
 80124ba:	687b      	ldr	r3, [r7, #4]
 80124bc:	4413      	add	r3, r2
 80124be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80124c0:	687b      	ldr	r3, [r7, #4]
 80124c2:	f003 0307 	and.w	r3, r3, #7
 80124c6:	2b00      	cmp	r3, #0
 80124c8:	d014      	beq.n	80124f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80124ca:	687b      	ldr	r3, [r7, #4]
 80124cc:	f023 0307 	bic.w	r3, r3, #7
 80124d0:	3308      	adds	r3, #8
 80124d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80124d4:	687b      	ldr	r3, [r7, #4]
 80124d6:	f003 0307 	and.w	r3, r3, #7
 80124da:	2b00      	cmp	r3, #0
 80124dc:	d00a      	beq.n	80124f4 <pvPortMalloc+0x6c>
	__asm volatile
 80124de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80124e2:	f383 8811 	msr	BASEPRI, r3
 80124e6:	f3bf 8f6f 	isb	sy
 80124ea:	f3bf 8f4f 	dsb	sy
 80124ee:	617b      	str	r3, [r7, #20]
}
 80124f0:	bf00      	nop
 80124f2:	e7fe      	b.n	80124f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80124f4:	687b      	ldr	r3, [r7, #4]
 80124f6:	2b00      	cmp	r3, #0
 80124f8:	d06e      	beq.n	80125d8 <pvPortMalloc+0x150>
 80124fa:	4b45      	ldr	r3, [pc, #276]	; (8012610 <pvPortMalloc+0x188>)
 80124fc:	681b      	ldr	r3, [r3, #0]
 80124fe:	687a      	ldr	r2, [r7, #4]
 8012500:	429a      	cmp	r2, r3
 8012502:	d869      	bhi.n	80125d8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8012504:	4b43      	ldr	r3, [pc, #268]	; (8012614 <pvPortMalloc+0x18c>)
 8012506:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8012508:	4b42      	ldr	r3, [pc, #264]	; (8012614 <pvPortMalloc+0x18c>)
 801250a:	681b      	ldr	r3, [r3, #0]
 801250c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801250e:	e004      	b.n	801251a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8012510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012512:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8012514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012516:	681b      	ldr	r3, [r3, #0]
 8012518:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801251a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801251c:	685b      	ldr	r3, [r3, #4]
 801251e:	687a      	ldr	r2, [r7, #4]
 8012520:	429a      	cmp	r2, r3
 8012522:	d903      	bls.n	801252c <pvPortMalloc+0xa4>
 8012524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012526:	681b      	ldr	r3, [r3, #0]
 8012528:	2b00      	cmp	r3, #0
 801252a:	d1f1      	bne.n	8012510 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801252c:	4b36      	ldr	r3, [pc, #216]	; (8012608 <pvPortMalloc+0x180>)
 801252e:	681b      	ldr	r3, [r3, #0]
 8012530:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012532:	429a      	cmp	r2, r3
 8012534:	d050      	beq.n	80125d8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8012536:	6a3b      	ldr	r3, [r7, #32]
 8012538:	681b      	ldr	r3, [r3, #0]
 801253a:	2208      	movs	r2, #8
 801253c:	4413      	add	r3, r2
 801253e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8012540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012542:	681a      	ldr	r2, [r3, #0]
 8012544:	6a3b      	ldr	r3, [r7, #32]
 8012546:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8012548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801254a:	685a      	ldr	r2, [r3, #4]
 801254c:	687b      	ldr	r3, [r7, #4]
 801254e:	1ad2      	subs	r2, r2, r3
 8012550:	2308      	movs	r3, #8
 8012552:	005b      	lsls	r3, r3, #1
 8012554:	429a      	cmp	r2, r3
 8012556:	d91f      	bls.n	8012598 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8012558:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801255a:	687b      	ldr	r3, [r7, #4]
 801255c:	4413      	add	r3, r2
 801255e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012560:	69bb      	ldr	r3, [r7, #24]
 8012562:	f003 0307 	and.w	r3, r3, #7
 8012566:	2b00      	cmp	r3, #0
 8012568:	d00a      	beq.n	8012580 <pvPortMalloc+0xf8>
	__asm volatile
 801256a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801256e:	f383 8811 	msr	BASEPRI, r3
 8012572:	f3bf 8f6f 	isb	sy
 8012576:	f3bf 8f4f 	dsb	sy
 801257a:	613b      	str	r3, [r7, #16]
}
 801257c:	bf00      	nop
 801257e:	e7fe      	b.n	801257e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8012580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012582:	685a      	ldr	r2, [r3, #4]
 8012584:	687b      	ldr	r3, [r7, #4]
 8012586:	1ad2      	subs	r2, r2, r3
 8012588:	69bb      	ldr	r3, [r7, #24]
 801258a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 801258c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801258e:	687a      	ldr	r2, [r7, #4]
 8012590:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8012592:	69b8      	ldr	r0, [r7, #24]
 8012594:	f000 f908 	bl	80127a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8012598:	4b1d      	ldr	r3, [pc, #116]	; (8012610 <pvPortMalloc+0x188>)
 801259a:	681a      	ldr	r2, [r3, #0]
 801259c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801259e:	685b      	ldr	r3, [r3, #4]
 80125a0:	1ad3      	subs	r3, r2, r3
 80125a2:	4a1b      	ldr	r2, [pc, #108]	; (8012610 <pvPortMalloc+0x188>)
 80125a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80125a6:	4b1a      	ldr	r3, [pc, #104]	; (8012610 <pvPortMalloc+0x188>)
 80125a8:	681a      	ldr	r2, [r3, #0]
 80125aa:	4b1b      	ldr	r3, [pc, #108]	; (8012618 <pvPortMalloc+0x190>)
 80125ac:	681b      	ldr	r3, [r3, #0]
 80125ae:	429a      	cmp	r2, r3
 80125b0:	d203      	bcs.n	80125ba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80125b2:	4b17      	ldr	r3, [pc, #92]	; (8012610 <pvPortMalloc+0x188>)
 80125b4:	681b      	ldr	r3, [r3, #0]
 80125b6:	4a18      	ldr	r2, [pc, #96]	; (8012618 <pvPortMalloc+0x190>)
 80125b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80125ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125bc:	685a      	ldr	r2, [r3, #4]
 80125be:	4b13      	ldr	r3, [pc, #76]	; (801260c <pvPortMalloc+0x184>)
 80125c0:	681b      	ldr	r3, [r3, #0]
 80125c2:	431a      	orrs	r2, r3
 80125c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80125c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125ca:	2200      	movs	r2, #0
 80125cc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80125ce:	4b13      	ldr	r3, [pc, #76]	; (801261c <pvPortMalloc+0x194>)
 80125d0:	681b      	ldr	r3, [r3, #0]
 80125d2:	3301      	adds	r3, #1
 80125d4:	4a11      	ldr	r2, [pc, #68]	; (801261c <pvPortMalloc+0x194>)
 80125d6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80125d8:	f7ff f84a 	bl	8011670 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80125dc:	69fb      	ldr	r3, [r7, #28]
 80125de:	f003 0307 	and.w	r3, r3, #7
 80125e2:	2b00      	cmp	r3, #0
 80125e4:	d00a      	beq.n	80125fc <pvPortMalloc+0x174>
	__asm volatile
 80125e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80125ea:	f383 8811 	msr	BASEPRI, r3
 80125ee:	f3bf 8f6f 	isb	sy
 80125f2:	f3bf 8f4f 	dsb	sy
 80125f6:	60fb      	str	r3, [r7, #12]
}
 80125f8:	bf00      	nop
 80125fa:	e7fe      	b.n	80125fa <pvPortMalloc+0x172>
	return pvReturn;
 80125fc:	69fb      	ldr	r3, [r7, #28]
}
 80125fe:	4618      	mov	r0, r3
 8012600:	3728      	adds	r7, #40	; 0x28
 8012602:	46bd      	mov	sp, r7
 8012604:	bd80      	pop	{r7, pc}
 8012606:	bf00      	nop
 8012608:	200045d4 	.word	0x200045d4
 801260c:	200045e8 	.word	0x200045e8
 8012610:	200045d8 	.word	0x200045d8
 8012614:	200045cc 	.word	0x200045cc
 8012618:	200045dc 	.word	0x200045dc
 801261c:	200045e0 	.word	0x200045e0

08012620 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8012620:	b580      	push	{r7, lr}
 8012622:	b086      	sub	sp, #24
 8012624:	af00      	add	r7, sp, #0
 8012626:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8012628:	687b      	ldr	r3, [r7, #4]
 801262a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	2b00      	cmp	r3, #0
 8012630:	d04d      	beq.n	80126ce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8012632:	2308      	movs	r3, #8
 8012634:	425b      	negs	r3, r3
 8012636:	697a      	ldr	r2, [r7, #20]
 8012638:	4413      	add	r3, r2
 801263a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801263c:	697b      	ldr	r3, [r7, #20]
 801263e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8012640:	693b      	ldr	r3, [r7, #16]
 8012642:	685a      	ldr	r2, [r3, #4]
 8012644:	4b24      	ldr	r3, [pc, #144]	; (80126d8 <vPortFree+0xb8>)
 8012646:	681b      	ldr	r3, [r3, #0]
 8012648:	4013      	ands	r3, r2
 801264a:	2b00      	cmp	r3, #0
 801264c:	d10a      	bne.n	8012664 <vPortFree+0x44>
	__asm volatile
 801264e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012652:	f383 8811 	msr	BASEPRI, r3
 8012656:	f3bf 8f6f 	isb	sy
 801265a:	f3bf 8f4f 	dsb	sy
 801265e:	60fb      	str	r3, [r7, #12]
}
 8012660:	bf00      	nop
 8012662:	e7fe      	b.n	8012662 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8012664:	693b      	ldr	r3, [r7, #16]
 8012666:	681b      	ldr	r3, [r3, #0]
 8012668:	2b00      	cmp	r3, #0
 801266a:	d00a      	beq.n	8012682 <vPortFree+0x62>
	__asm volatile
 801266c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012670:	f383 8811 	msr	BASEPRI, r3
 8012674:	f3bf 8f6f 	isb	sy
 8012678:	f3bf 8f4f 	dsb	sy
 801267c:	60bb      	str	r3, [r7, #8]
}
 801267e:	bf00      	nop
 8012680:	e7fe      	b.n	8012680 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8012682:	693b      	ldr	r3, [r7, #16]
 8012684:	685a      	ldr	r2, [r3, #4]
 8012686:	4b14      	ldr	r3, [pc, #80]	; (80126d8 <vPortFree+0xb8>)
 8012688:	681b      	ldr	r3, [r3, #0]
 801268a:	4013      	ands	r3, r2
 801268c:	2b00      	cmp	r3, #0
 801268e:	d01e      	beq.n	80126ce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8012690:	693b      	ldr	r3, [r7, #16]
 8012692:	681b      	ldr	r3, [r3, #0]
 8012694:	2b00      	cmp	r3, #0
 8012696:	d11a      	bne.n	80126ce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8012698:	693b      	ldr	r3, [r7, #16]
 801269a:	685a      	ldr	r2, [r3, #4]
 801269c:	4b0e      	ldr	r3, [pc, #56]	; (80126d8 <vPortFree+0xb8>)
 801269e:	681b      	ldr	r3, [r3, #0]
 80126a0:	43db      	mvns	r3, r3
 80126a2:	401a      	ands	r2, r3
 80126a4:	693b      	ldr	r3, [r7, #16]
 80126a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80126a8:	f7fe ffd4 	bl	8011654 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80126ac:	693b      	ldr	r3, [r7, #16]
 80126ae:	685a      	ldr	r2, [r3, #4]
 80126b0:	4b0a      	ldr	r3, [pc, #40]	; (80126dc <vPortFree+0xbc>)
 80126b2:	681b      	ldr	r3, [r3, #0]
 80126b4:	4413      	add	r3, r2
 80126b6:	4a09      	ldr	r2, [pc, #36]	; (80126dc <vPortFree+0xbc>)
 80126b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80126ba:	6938      	ldr	r0, [r7, #16]
 80126bc:	f000 f874 	bl	80127a8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80126c0:	4b07      	ldr	r3, [pc, #28]	; (80126e0 <vPortFree+0xc0>)
 80126c2:	681b      	ldr	r3, [r3, #0]
 80126c4:	3301      	adds	r3, #1
 80126c6:	4a06      	ldr	r2, [pc, #24]	; (80126e0 <vPortFree+0xc0>)
 80126c8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80126ca:	f7fe ffd1 	bl	8011670 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80126ce:	bf00      	nop
 80126d0:	3718      	adds	r7, #24
 80126d2:	46bd      	mov	sp, r7
 80126d4:	bd80      	pop	{r7, pc}
 80126d6:	bf00      	nop
 80126d8:	200045e8 	.word	0x200045e8
 80126dc:	200045d8 	.word	0x200045d8
 80126e0:	200045e4 	.word	0x200045e4

080126e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80126e4:	b480      	push	{r7}
 80126e6:	b085      	sub	sp, #20
 80126e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80126ea:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80126ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80126f0:	4b27      	ldr	r3, [pc, #156]	; (8012790 <prvHeapInit+0xac>)
 80126f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80126f4:	68fb      	ldr	r3, [r7, #12]
 80126f6:	f003 0307 	and.w	r3, r3, #7
 80126fa:	2b00      	cmp	r3, #0
 80126fc:	d00c      	beq.n	8012718 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80126fe:	68fb      	ldr	r3, [r7, #12]
 8012700:	3307      	adds	r3, #7
 8012702:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012704:	68fb      	ldr	r3, [r7, #12]
 8012706:	f023 0307 	bic.w	r3, r3, #7
 801270a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801270c:	68ba      	ldr	r2, [r7, #8]
 801270e:	68fb      	ldr	r3, [r7, #12]
 8012710:	1ad3      	subs	r3, r2, r3
 8012712:	4a1f      	ldr	r2, [pc, #124]	; (8012790 <prvHeapInit+0xac>)
 8012714:	4413      	add	r3, r2
 8012716:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8012718:	68fb      	ldr	r3, [r7, #12]
 801271a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801271c:	4a1d      	ldr	r2, [pc, #116]	; (8012794 <prvHeapInit+0xb0>)
 801271e:	687b      	ldr	r3, [r7, #4]
 8012720:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8012722:	4b1c      	ldr	r3, [pc, #112]	; (8012794 <prvHeapInit+0xb0>)
 8012724:	2200      	movs	r2, #0
 8012726:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8012728:	687b      	ldr	r3, [r7, #4]
 801272a:	68ba      	ldr	r2, [r7, #8]
 801272c:	4413      	add	r3, r2
 801272e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8012730:	2208      	movs	r2, #8
 8012732:	68fb      	ldr	r3, [r7, #12]
 8012734:	1a9b      	subs	r3, r3, r2
 8012736:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012738:	68fb      	ldr	r3, [r7, #12]
 801273a:	f023 0307 	bic.w	r3, r3, #7
 801273e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8012740:	68fb      	ldr	r3, [r7, #12]
 8012742:	4a15      	ldr	r2, [pc, #84]	; (8012798 <prvHeapInit+0xb4>)
 8012744:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8012746:	4b14      	ldr	r3, [pc, #80]	; (8012798 <prvHeapInit+0xb4>)
 8012748:	681b      	ldr	r3, [r3, #0]
 801274a:	2200      	movs	r2, #0
 801274c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801274e:	4b12      	ldr	r3, [pc, #72]	; (8012798 <prvHeapInit+0xb4>)
 8012750:	681b      	ldr	r3, [r3, #0]
 8012752:	2200      	movs	r2, #0
 8012754:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8012756:	687b      	ldr	r3, [r7, #4]
 8012758:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801275a:	683b      	ldr	r3, [r7, #0]
 801275c:	68fa      	ldr	r2, [r7, #12]
 801275e:	1ad2      	subs	r2, r2, r3
 8012760:	683b      	ldr	r3, [r7, #0]
 8012762:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012764:	4b0c      	ldr	r3, [pc, #48]	; (8012798 <prvHeapInit+0xb4>)
 8012766:	681a      	ldr	r2, [r3, #0]
 8012768:	683b      	ldr	r3, [r7, #0]
 801276a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801276c:	683b      	ldr	r3, [r7, #0]
 801276e:	685b      	ldr	r3, [r3, #4]
 8012770:	4a0a      	ldr	r2, [pc, #40]	; (801279c <prvHeapInit+0xb8>)
 8012772:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012774:	683b      	ldr	r3, [r7, #0]
 8012776:	685b      	ldr	r3, [r3, #4]
 8012778:	4a09      	ldr	r2, [pc, #36]	; (80127a0 <prvHeapInit+0xbc>)
 801277a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801277c:	4b09      	ldr	r3, [pc, #36]	; (80127a4 <prvHeapInit+0xc0>)
 801277e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8012782:	601a      	str	r2, [r3, #0]
}
 8012784:	bf00      	nop
 8012786:	3714      	adds	r7, #20
 8012788:	46bd      	mov	sp, r7
 801278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801278e:	4770      	bx	lr
 8012790:	200009cc 	.word	0x200009cc
 8012794:	200045cc 	.word	0x200045cc
 8012798:	200045d4 	.word	0x200045d4
 801279c:	200045dc 	.word	0x200045dc
 80127a0:	200045d8 	.word	0x200045d8
 80127a4:	200045e8 	.word	0x200045e8

080127a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80127a8:	b480      	push	{r7}
 80127aa:	b085      	sub	sp, #20
 80127ac:	af00      	add	r7, sp, #0
 80127ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80127b0:	4b28      	ldr	r3, [pc, #160]	; (8012854 <prvInsertBlockIntoFreeList+0xac>)
 80127b2:	60fb      	str	r3, [r7, #12]
 80127b4:	e002      	b.n	80127bc <prvInsertBlockIntoFreeList+0x14>
 80127b6:	68fb      	ldr	r3, [r7, #12]
 80127b8:	681b      	ldr	r3, [r3, #0]
 80127ba:	60fb      	str	r3, [r7, #12]
 80127bc:	68fb      	ldr	r3, [r7, #12]
 80127be:	681b      	ldr	r3, [r3, #0]
 80127c0:	687a      	ldr	r2, [r7, #4]
 80127c2:	429a      	cmp	r2, r3
 80127c4:	d8f7      	bhi.n	80127b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80127c6:	68fb      	ldr	r3, [r7, #12]
 80127c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80127ca:	68fb      	ldr	r3, [r7, #12]
 80127cc:	685b      	ldr	r3, [r3, #4]
 80127ce:	68ba      	ldr	r2, [r7, #8]
 80127d0:	4413      	add	r3, r2
 80127d2:	687a      	ldr	r2, [r7, #4]
 80127d4:	429a      	cmp	r2, r3
 80127d6:	d108      	bne.n	80127ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80127d8:	68fb      	ldr	r3, [r7, #12]
 80127da:	685a      	ldr	r2, [r3, #4]
 80127dc:	687b      	ldr	r3, [r7, #4]
 80127de:	685b      	ldr	r3, [r3, #4]
 80127e0:	441a      	add	r2, r3
 80127e2:	68fb      	ldr	r3, [r7, #12]
 80127e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80127e6:	68fb      	ldr	r3, [r7, #12]
 80127e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80127ea:	687b      	ldr	r3, [r7, #4]
 80127ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80127ee:	687b      	ldr	r3, [r7, #4]
 80127f0:	685b      	ldr	r3, [r3, #4]
 80127f2:	68ba      	ldr	r2, [r7, #8]
 80127f4:	441a      	add	r2, r3
 80127f6:	68fb      	ldr	r3, [r7, #12]
 80127f8:	681b      	ldr	r3, [r3, #0]
 80127fa:	429a      	cmp	r2, r3
 80127fc:	d118      	bne.n	8012830 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80127fe:	68fb      	ldr	r3, [r7, #12]
 8012800:	681a      	ldr	r2, [r3, #0]
 8012802:	4b15      	ldr	r3, [pc, #84]	; (8012858 <prvInsertBlockIntoFreeList+0xb0>)
 8012804:	681b      	ldr	r3, [r3, #0]
 8012806:	429a      	cmp	r2, r3
 8012808:	d00d      	beq.n	8012826 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801280a:	687b      	ldr	r3, [r7, #4]
 801280c:	685a      	ldr	r2, [r3, #4]
 801280e:	68fb      	ldr	r3, [r7, #12]
 8012810:	681b      	ldr	r3, [r3, #0]
 8012812:	685b      	ldr	r3, [r3, #4]
 8012814:	441a      	add	r2, r3
 8012816:	687b      	ldr	r3, [r7, #4]
 8012818:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801281a:	68fb      	ldr	r3, [r7, #12]
 801281c:	681b      	ldr	r3, [r3, #0]
 801281e:	681a      	ldr	r2, [r3, #0]
 8012820:	687b      	ldr	r3, [r7, #4]
 8012822:	601a      	str	r2, [r3, #0]
 8012824:	e008      	b.n	8012838 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8012826:	4b0c      	ldr	r3, [pc, #48]	; (8012858 <prvInsertBlockIntoFreeList+0xb0>)
 8012828:	681a      	ldr	r2, [r3, #0]
 801282a:	687b      	ldr	r3, [r7, #4]
 801282c:	601a      	str	r2, [r3, #0]
 801282e:	e003      	b.n	8012838 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8012830:	68fb      	ldr	r3, [r7, #12]
 8012832:	681a      	ldr	r2, [r3, #0]
 8012834:	687b      	ldr	r3, [r7, #4]
 8012836:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8012838:	68fa      	ldr	r2, [r7, #12]
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	429a      	cmp	r2, r3
 801283e:	d002      	beq.n	8012846 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8012840:	68fb      	ldr	r3, [r7, #12]
 8012842:	687a      	ldr	r2, [r7, #4]
 8012844:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012846:	bf00      	nop
 8012848:	3714      	adds	r7, #20
 801284a:	46bd      	mov	sp, r7
 801284c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012850:	4770      	bx	lr
 8012852:	bf00      	nop
 8012854:	200045cc 	.word	0x200045cc
 8012858:	200045d4 	.word	0x200045d4

0801285c <arm_sin_f32>:
 801285c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8012860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012864:	d42c      	bmi.n	80128c0 <arm_sin_f32+0x64>
 8012866:	eddf 7a20 	vldr	s15, [pc, #128]	; 80128e8 <arm_sin_f32+0x8c>
 801286a:	ee20 0a27 	vmul.f32	s0, s0, s15
 801286e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8012872:	d432      	bmi.n	80128da <arm_sin_f32+0x7e>
 8012874:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012878:	eddf 6a1c 	vldr	s13, [pc, #112]	; 80128ec <arm_sin_f32+0x90>
 801287c:	4a1c      	ldr	r2, [pc, #112]	; (80128f0 <arm_sin_f32+0x94>)
 801287e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8012882:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8012886:	ee20 0a26 	vmul.f32	s0, s0, s13
 801288a:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 801288e:	ee17 3a90 	vmov	r3, s15
 8012892:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012896:	ee07 3a90 	vmov	s15, r3
 801289a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801289e:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 80128a2:	ee70 7a67 	vsub.f32	s15, s0, s15
 80128a6:	edd1 6a01 	vldr	s13, [r1, #4]
 80128aa:	ed91 0a00 	vldr	s0, [r1]
 80128ae:	ee37 7a67 	vsub.f32	s14, s14, s15
 80128b2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80128b6:	ee27 0a00 	vmul.f32	s0, s14, s0
 80128ba:	ee30 0a27 	vadd.f32	s0, s0, s15
 80128be:	4770      	bx	lr
 80128c0:	eddf 7a0c 	vldr	s15, [pc, #48]	; 80128f4 <arm_sin_f32+0x98>
 80128c4:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80128c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128cc:	da0b      	bge.n	80128e6 <arm_sin_f32+0x8a>
 80128ce:	eddf 7a06 	vldr	s15, [pc, #24]	; 80128e8 <arm_sin_f32+0x8c>
 80128d2:	ee20 0a27 	vmul.f32	s0, s0, s15
 80128d6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80128da:	ee17 3a90 	vmov	r3, s15
 80128de:	3b01      	subs	r3, #1
 80128e0:	ee07 3a90 	vmov	s15, r3
 80128e4:	e7c6      	b.n	8012874 <arm_sin_f32+0x18>
 80128e6:	4770      	bx	lr
 80128e8:	3e22f983 	.word	0x3e22f983
 80128ec:	44000000 	.word	0x44000000
 80128f0:	0801620c 	.word	0x0801620c
 80128f4:	b44c02cd 	.word	0xb44c02cd

080128f8 <arm_cos_f32>:
 80128f8:	eddf 7a1c 	vldr	s15, [pc, #112]	; 801296c <arm_cos_f32+0x74>
 80128fc:	ee20 0a27 	vmul.f32	s0, s0, s15
 8012900:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8012904:	ee30 0a27 	vadd.f32	s0, s0, s15
 8012908:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801290c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012910:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8012914:	d504      	bpl.n	8012920 <arm_cos_f32+0x28>
 8012916:	ee17 3a90 	vmov	r3, s15
 801291a:	3b01      	subs	r3, #1
 801291c:	ee07 3a90 	vmov	s15, r3
 8012920:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012924:	eddf 6a12 	vldr	s13, [pc, #72]	; 8012970 <arm_cos_f32+0x78>
 8012928:	4a12      	ldr	r2, [pc, #72]	; (8012974 <arm_cos_f32+0x7c>)
 801292a:	ee30 0a67 	vsub.f32	s0, s0, s15
 801292e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8012932:	ee20 0a26 	vmul.f32	s0, s0, s13
 8012936:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 801293a:	ee17 3a90 	vmov	r3, s15
 801293e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012942:	ee07 3a90 	vmov	s15, r3
 8012946:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801294a:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 801294e:	ee70 7a67 	vsub.f32	s15, s0, s15
 8012952:	edd1 6a01 	vldr	s13, [r1, #4]
 8012956:	ed91 0a00 	vldr	s0, [r1]
 801295a:	ee37 7a67 	vsub.f32	s14, s14, s15
 801295e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012962:	ee27 0a00 	vmul.f32	s0, s14, s0
 8012966:	ee30 0a27 	vadd.f32	s0, s0, s15
 801296a:	4770      	bx	lr
 801296c:	3e22f983 	.word	0x3e22f983
 8012970:	44000000 	.word	0x44000000
 8012974:	0801620c 	.word	0x0801620c

08012978 <__assert_func>:
 8012978:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801297a:	4614      	mov	r4, r2
 801297c:	461a      	mov	r2, r3
 801297e:	4b09      	ldr	r3, [pc, #36]	; (80129a4 <__assert_func+0x2c>)
 8012980:	681b      	ldr	r3, [r3, #0]
 8012982:	4605      	mov	r5, r0
 8012984:	68d8      	ldr	r0, [r3, #12]
 8012986:	b14c      	cbz	r4, 801299c <__assert_func+0x24>
 8012988:	4b07      	ldr	r3, [pc, #28]	; (80129a8 <__assert_func+0x30>)
 801298a:	9100      	str	r1, [sp, #0]
 801298c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012990:	4906      	ldr	r1, [pc, #24]	; (80129ac <__assert_func+0x34>)
 8012992:	462b      	mov	r3, r5
 8012994:	f000 f814 	bl	80129c0 <fiprintf>
 8012998:	f000 fee2 	bl	8013760 <abort>
 801299c:	4b04      	ldr	r3, [pc, #16]	; (80129b0 <__assert_func+0x38>)
 801299e:	461c      	mov	r4, r3
 80129a0:	e7f3      	b.n	801298a <__assert_func+0x12>
 80129a2:	bf00      	nop
 80129a4:	200002a4 	.word	0x200002a4
 80129a8:	08016a10 	.word	0x08016a10
 80129ac:	08016a1d 	.word	0x08016a1d
 80129b0:	08016a4b 	.word	0x08016a4b

080129b4 <__errno>:
 80129b4:	4b01      	ldr	r3, [pc, #4]	; (80129bc <__errno+0x8>)
 80129b6:	6818      	ldr	r0, [r3, #0]
 80129b8:	4770      	bx	lr
 80129ba:	bf00      	nop
 80129bc:	200002a4 	.word	0x200002a4

080129c0 <fiprintf>:
 80129c0:	b40e      	push	{r1, r2, r3}
 80129c2:	b503      	push	{r0, r1, lr}
 80129c4:	4601      	mov	r1, r0
 80129c6:	ab03      	add	r3, sp, #12
 80129c8:	4805      	ldr	r0, [pc, #20]	; (80129e0 <fiprintf+0x20>)
 80129ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80129ce:	6800      	ldr	r0, [r0, #0]
 80129d0:	9301      	str	r3, [sp, #4]
 80129d2:	f000 f86b 	bl	8012aac <_vfiprintf_r>
 80129d6:	b002      	add	sp, #8
 80129d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80129dc:	b003      	add	sp, #12
 80129de:	4770      	bx	lr
 80129e0:	200002a4 	.word	0x200002a4

080129e4 <__libc_init_array>:
 80129e4:	b570      	push	{r4, r5, r6, lr}
 80129e6:	4d0d      	ldr	r5, [pc, #52]	; (8012a1c <__libc_init_array+0x38>)
 80129e8:	4c0d      	ldr	r4, [pc, #52]	; (8012a20 <__libc_init_array+0x3c>)
 80129ea:	1b64      	subs	r4, r4, r5
 80129ec:	10a4      	asrs	r4, r4, #2
 80129ee:	2600      	movs	r6, #0
 80129f0:	42a6      	cmp	r6, r4
 80129f2:	d109      	bne.n	8012a08 <__libc_init_array+0x24>
 80129f4:	4d0b      	ldr	r5, [pc, #44]	; (8012a24 <__libc_init_array+0x40>)
 80129f6:	4c0c      	ldr	r4, [pc, #48]	; (8012a28 <__libc_init_array+0x44>)
 80129f8:	f003 fa7a 	bl	8015ef0 <_init>
 80129fc:	1b64      	subs	r4, r4, r5
 80129fe:	10a4      	asrs	r4, r4, #2
 8012a00:	2600      	movs	r6, #0
 8012a02:	42a6      	cmp	r6, r4
 8012a04:	d105      	bne.n	8012a12 <__libc_init_array+0x2e>
 8012a06:	bd70      	pop	{r4, r5, r6, pc}
 8012a08:	f855 3b04 	ldr.w	r3, [r5], #4
 8012a0c:	4798      	blx	r3
 8012a0e:	3601      	adds	r6, #1
 8012a10:	e7ee      	b.n	80129f0 <__libc_init_array+0xc>
 8012a12:	f855 3b04 	ldr.w	r3, [r5], #4
 8012a16:	4798      	blx	r3
 8012a18:	3601      	adds	r6, #1
 8012a1a:	e7f2      	b.n	8012a02 <__libc_init_array+0x1e>
 8012a1c:	08016e70 	.word	0x08016e70
 8012a20:	08016e70 	.word	0x08016e70
 8012a24:	08016e70 	.word	0x08016e70
 8012a28:	08016e74 	.word	0x08016e74

08012a2c <memcpy>:
 8012a2c:	440a      	add	r2, r1
 8012a2e:	4291      	cmp	r1, r2
 8012a30:	f100 33ff 	add.w	r3, r0, #4294967295
 8012a34:	d100      	bne.n	8012a38 <memcpy+0xc>
 8012a36:	4770      	bx	lr
 8012a38:	b510      	push	{r4, lr}
 8012a3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012a3e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012a42:	4291      	cmp	r1, r2
 8012a44:	d1f9      	bne.n	8012a3a <memcpy+0xe>
 8012a46:	bd10      	pop	{r4, pc}

08012a48 <memset>:
 8012a48:	4402      	add	r2, r0
 8012a4a:	4603      	mov	r3, r0
 8012a4c:	4293      	cmp	r3, r2
 8012a4e:	d100      	bne.n	8012a52 <memset+0xa>
 8012a50:	4770      	bx	lr
 8012a52:	f803 1b01 	strb.w	r1, [r3], #1
 8012a56:	e7f9      	b.n	8012a4c <memset+0x4>

08012a58 <__sfputc_r>:
 8012a58:	6893      	ldr	r3, [r2, #8]
 8012a5a:	3b01      	subs	r3, #1
 8012a5c:	2b00      	cmp	r3, #0
 8012a5e:	b410      	push	{r4}
 8012a60:	6093      	str	r3, [r2, #8]
 8012a62:	da08      	bge.n	8012a76 <__sfputc_r+0x1e>
 8012a64:	6994      	ldr	r4, [r2, #24]
 8012a66:	42a3      	cmp	r3, r4
 8012a68:	db01      	blt.n	8012a6e <__sfputc_r+0x16>
 8012a6a:	290a      	cmp	r1, #10
 8012a6c:	d103      	bne.n	8012a76 <__sfputc_r+0x1e>
 8012a6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012a72:	f000 bdb5 	b.w	80135e0 <__swbuf_r>
 8012a76:	6813      	ldr	r3, [r2, #0]
 8012a78:	1c58      	adds	r0, r3, #1
 8012a7a:	6010      	str	r0, [r2, #0]
 8012a7c:	7019      	strb	r1, [r3, #0]
 8012a7e:	4608      	mov	r0, r1
 8012a80:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012a84:	4770      	bx	lr

08012a86 <__sfputs_r>:
 8012a86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012a88:	4606      	mov	r6, r0
 8012a8a:	460f      	mov	r7, r1
 8012a8c:	4614      	mov	r4, r2
 8012a8e:	18d5      	adds	r5, r2, r3
 8012a90:	42ac      	cmp	r4, r5
 8012a92:	d101      	bne.n	8012a98 <__sfputs_r+0x12>
 8012a94:	2000      	movs	r0, #0
 8012a96:	e007      	b.n	8012aa8 <__sfputs_r+0x22>
 8012a98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012a9c:	463a      	mov	r2, r7
 8012a9e:	4630      	mov	r0, r6
 8012aa0:	f7ff ffda 	bl	8012a58 <__sfputc_r>
 8012aa4:	1c43      	adds	r3, r0, #1
 8012aa6:	d1f3      	bne.n	8012a90 <__sfputs_r+0xa>
 8012aa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012aac <_vfiprintf_r>:
 8012aac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ab0:	460d      	mov	r5, r1
 8012ab2:	b09d      	sub	sp, #116	; 0x74
 8012ab4:	4614      	mov	r4, r2
 8012ab6:	4698      	mov	r8, r3
 8012ab8:	4606      	mov	r6, r0
 8012aba:	b118      	cbz	r0, 8012ac4 <_vfiprintf_r+0x18>
 8012abc:	6983      	ldr	r3, [r0, #24]
 8012abe:	b90b      	cbnz	r3, 8012ac4 <_vfiprintf_r+0x18>
 8012ac0:	f001 fde8 	bl	8014694 <__sinit>
 8012ac4:	4b89      	ldr	r3, [pc, #548]	; (8012cec <_vfiprintf_r+0x240>)
 8012ac6:	429d      	cmp	r5, r3
 8012ac8:	d11b      	bne.n	8012b02 <_vfiprintf_r+0x56>
 8012aca:	6875      	ldr	r5, [r6, #4]
 8012acc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012ace:	07d9      	lsls	r1, r3, #31
 8012ad0:	d405      	bmi.n	8012ade <_vfiprintf_r+0x32>
 8012ad2:	89ab      	ldrh	r3, [r5, #12]
 8012ad4:	059a      	lsls	r2, r3, #22
 8012ad6:	d402      	bmi.n	8012ade <_vfiprintf_r+0x32>
 8012ad8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012ada:	f001 fe7e 	bl	80147da <__retarget_lock_acquire_recursive>
 8012ade:	89ab      	ldrh	r3, [r5, #12]
 8012ae0:	071b      	lsls	r3, r3, #28
 8012ae2:	d501      	bpl.n	8012ae8 <_vfiprintf_r+0x3c>
 8012ae4:	692b      	ldr	r3, [r5, #16]
 8012ae6:	b9eb      	cbnz	r3, 8012b24 <_vfiprintf_r+0x78>
 8012ae8:	4629      	mov	r1, r5
 8012aea:	4630      	mov	r0, r6
 8012aec:	f000 fdca 	bl	8013684 <__swsetup_r>
 8012af0:	b1c0      	cbz	r0, 8012b24 <_vfiprintf_r+0x78>
 8012af2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012af4:	07dc      	lsls	r4, r3, #31
 8012af6:	d50e      	bpl.n	8012b16 <_vfiprintf_r+0x6a>
 8012af8:	f04f 30ff 	mov.w	r0, #4294967295
 8012afc:	b01d      	add	sp, #116	; 0x74
 8012afe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b02:	4b7b      	ldr	r3, [pc, #492]	; (8012cf0 <_vfiprintf_r+0x244>)
 8012b04:	429d      	cmp	r5, r3
 8012b06:	d101      	bne.n	8012b0c <_vfiprintf_r+0x60>
 8012b08:	68b5      	ldr	r5, [r6, #8]
 8012b0a:	e7df      	b.n	8012acc <_vfiprintf_r+0x20>
 8012b0c:	4b79      	ldr	r3, [pc, #484]	; (8012cf4 <_vfiprintf_r+0x248>)
 8012b0e:	429d      	cmp	r5, r3
 8012b10:	bf08      	it	eq
 8012b12:	68f5      	ldreq	r5, [r6, #12]
 8012b14:	e7da      	b.n	8012acc <_vfiprintf_r+0x20>
 8012b16:	89ab      	ldrh	r3, [r5, #12]
 8012b18:	0598      	lsls	r0, r3, #22
 8012b1a:	d4ed      	bmi.n	8012af8 <_vfiprintf_r+0x4c>
 8012b1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012b1e:	f001 fe5d 	bl	80147dc <__retarget_lock_release_recursive>
 8012b22:	e7e9      	b.n	8012af8 <_vfiprintf_r+0x4c>
 8012b24:	2300      	movs	r3, #0
 8012b26:	9309      	str	r3, [sp, #36]	; 0x24
 8012b28:	2320      	movs	r3, #32
 8012b2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012b2e:	f8cd 800c 	str.w	r8, [sp, #12]
 8012b32:	2330      	movs	r3, #48	; 0x30
 8012b34:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8012cf8 <_vfiprintf_r+0x24c>
 8012b38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012b3c:	f04f 0901 	mov.w	r9, #1
 8012b40:	4623      	mov	r3, r4
 8012b42:	469a      	mov	sl, r3
 8012b44:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012b48:	b10a      	cbz	r2, 8012b4e <_vfiprintf_r+0xa2>
 8012b4a:	2a25      	cmp	r2, #37	; 0x25
 8012b4c:	d1f9      	bne.n	8012b42 <_vfiprintf_r+0x96>
 8012b4e:	ebba 0b04 	subs.w	fp, sl, r4
 8012b52:	d00b      	beq.n	8012b6c <_vfiprintf_r+0xc0>
 8012b54:	465b      	mov	r3, fp
 8012b56:	4622      	mov	r2, r4
 8012b58:	4629      	mov	r1, r5
 8012b5a:	4630      	mov	r0, r6
 8012b5c:	f7ff ff93 	bl	8012a86 <__sfputs_r>
 8012b60:	3001      	adds	r0, #1
 8012b62:	f000 80aa 	beq.w	8012cba <_vfiprintf_r+0x20e>
 8012b66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012b68:	445a      	add	r2, fp
 8012b6a:	9209      	str	r2, [sp, #36]	; 0x24
 8012b6c:	f89a 3000 	ldrb.w	r3, [sl]
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	f000 80a2 	beq.w	8012cba <_vfiprintf_r+0x20e>
 8012b76:	2300      	movs	r3, #0
 8012b78:	f04f 32ff 	mov.w	r2, #4294967295
 8012b7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012b80:	f10a 0a01 	add.w	sl, sl, #1
 8012b84:	9304      	str	r3, [sp, #16]
 8012b86:	9307      	str	r3, [sp, #28]
 8012b88:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012b8c:	931a      	str	r3, [sp, #104]	; 0x68
 8012b8e:	4654      	mov	r4, sl
 8012b90:	2205      	movs	r2, #5
 8012b92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012b96:	4858      	ldr	r0, [pc, #352]	; (8012cf8 <_vfiprintf_r+0x24c>)
 8012b98:	f7ed fb22 	bl	80001e0 <memchr>
 8012b9c:	9a04      	ldr	r2, [sp, #16]
 8012b9e:	b9d8      	cbnz	r0, 8012bd8 <_vfiprintf_r+0x12c>
 8012ba0:	06d1      	lsls	r1, r2, #27
 8012ba2:	bf44      	itt	mi
 8012ba4:	2320      	movmi	r3, #32
 8012ba6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012baa:	0713      	lsls	r3, r2, #28
 8012bac:	bf44      	itt	mi
 8012bae:	232b      	movmi	r3, #43	; 0x2b
 8012bb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012bb4:	f89a 3000 	ldrb.w	r3, [sl]
 8012bb8:	2b2a      	cmp	r3, #42	; 0x2a
 8012bba:	d015      	beq.n	8012be8 <_vfiprintf_r+0x13c>
 8012bbc:	9a07      	ldr	r2, [sp, #28]
 8012bbe:	4654      	mov	r4, sl
 8012bc0:	2000      	movs	r0, #0
 8012bc2:	f04f 0c0a 	mov.w	ip, #10
 8012bc6:	4621      	mov	r1, r4
 8012bc8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012bcc:	3b30      	subs	r3, #48	; 0x30
 8012bce:	2b09      	cmp	r3, #9
 8012bd0:	d94e      	bls.n	8012c70 <_vfiprintf_r+0x1c4>
 8012bd2:	b1b0      	cbz	r0, 8012c02 <_vfiprintf_r+0x156>
 8012bd4:	9207      	str	r2, [sp, #28]
 8012bd6:	e014      	b.n	8012c02 <_vfiprintf_r+0x156>
 8012bd8:	eba0 0308 	sub.w	r3, r0, r8
 8012bdc:	fa09 f303 	lsl.w	r3, r9, r3
 8012be0:	4313      	orrs	r3, r2
 8012be2:	9304      	str	r3, [sp, #16]
 8012be4:	46a2      	mov	sl, r4
 8012be6:	e7d2      	b.n	8012b8e <_vfiprintf_r+0xe2>
 8012be8:	9b03      	ldr	r3, [sp, #12]
 8012bea:	1d19      	adds	r1, r3, #4
 8012bec:	681b      	ldr	r3, [r3, #0]
 8012bee:	9103      	str	r1, [sp, #12]
 8012bf0:	2b00      	cmp	r3, #0
 8012bf2:	bfbb      	ittet	lt
 8012bf4:	425b      	neglt	r3, r3
 8012bf6:	f042 0202 	orrlt.w	r2, r2, #2
 8012bfa:	9307      	strge	r3, [sp, #28]
 8012bfc:	9307      	strlt	r3, [sp, #28]
 8012bfe:	bfb8      	it	lt
 8012c00:	9204      	strlt	r2, [sp, #16]
 8012c02:	7823      	ldrb	r3, [r4, #0]
 8012c04:	2b2e      	cmp	r3, #46	; 0x2e
 8012c06:	d10c      	bne.n	8012c22 <_vfiprintf_r+0x176>
 8012c08:	7863      	ldrb	r3, [r4, #1]
 8012c0a:	2b2a      	cmp	r3, #42	; 0x2a
 8012c0c:	d135      	bne.n	8012c7a <_vfiprintf_r+0x1ce>
 8012c0e:	9b03      	ldr	r3, [sp, #12]
 8012c10:	1d1a      	adds	r2, r3, #4
 8012c12:	681b      	ldr	r3, [r3, #0]
 8012c14:	9203      	str	r2, [sp, #12]
 8012c16:	2b00      	cmp	r3, #0
 8012c18:	bfb8      	it	lt
 8012c1a:	f04f 33ff 	movlt.w	r3, #4294967295
 8012c1e:	3402      	adds	r4, #2
 8012c20:	9305      	str	r3, [sp, #20]
 8012c22:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8012d08 <_vfiprintf_r+0x25c>
 8012c26:	7821      	ldrb	r1, [r4, #0]
 8012c28:	2203      	movs	r2, #3
 8012c2a:	4650      	mov	r0, sl
 8012c2c:	f7ed fad8 	bl	80001e0 <memchr>
 8012c30:	b140      	cbz	r0, 8012c44 <_vfiprintf_r+0x198>
 8012c32:	2340      	movs	r3, #64	; 0x40
 8012c34:	eba0 000a 	sub.w	r0, r0, sl
 8012c38:	fa03 f000 	lsl.w	r0, r3, r0
 8012c3c:	9b04      	ldr	r3, [sp, #16]
 8012c3e:	4303      	orrs	r3, r0
 8012c40:	3401      	adds	r4, #1
 8012c42:	9304      	str	r3, [sp, #16]
 8012c44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012c48:	482c      	ldr	r0, [pc, #176]	; (8012cfc <_vfiprintf_r+0x250>)
 8012c4a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012c4e:	2206      	movs	r2, #6
 8012c50:	f7ed fac6 	bl	80001e0 <memchr>
 8012c54:	2800      	cmp	r0, #0
 8012c56:	d03f      	beq.n	8012cd8 <_vfiprintf_r+0x22c>
 8012c58:	4b29      	ldr	r3, [pc, #164]	; (8012d00 <_vfiprintf_r+0x254>)
 8012c5a:	bb1b      	cbnz	r3, 8012ca4 <_vfiprintf_r+0x1f8>
 8012c5c:	9b03      	ldr	r3, [sp, #12]
 8012c5e:	3307      	adds	r3, #7
 8012c60:	f023 0307 	bic.w	r3, r3, #7
 8012c64:	3308      	adds	r3, #8
 8012c66:	9303      	str	r3, [sp, #12]
 8012c68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012c6a:	443b      	add	r3, r7
 8012c6c:	9309      	str	r3, [sp, #36]	; 0x24
 8012c6e:	e767      	b.n	8012b40 <_vfiprintf_r+0x94>
 8012c70:	fb0c 3202 	mla	r2, ip, r2, r3
 8012c74:	460c      	mov	r4, r1
 8012c76:	2001      	movs	r0, #1
 8012c78:	e7a5      	b.n	8012bc6 <_vfiprintf_r+0x11a>
 8012c7a:	2300      	movs	r3, #0
 8012c7c:	3401      	adds	r4, #1
 8012c7e:	9305      	str	r3, [sp, #20]
 8012c80:	4619      	mov	r1, r3
 8012c82:	f04f 0c0a 	mov.w	ip, #10
 8012c86:	4620      	mov	r0, r4
 8012c88:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012c8c:	3a30      	subs	r2, #48	; 0x30
 8012c8e:	2a09      	cmp	r2, #9
 8012c90:	d903      	bls.n	8012c9a <_vfiprintf_r+0x1ee>
 8012c92:	2b00      	cmp	r3, #0
 8012c94:	d0c5      	beq.n	8012c22 <_vfiprintf_r+0x176>
 8012c96:	9105      	str	r1, [sp, #20]
 8012c98:	e7c3      	b.n	8012c22 <_vfiprintf_r+0x176>
 8012c9a:	fb0c 2101 	mla	r1, ip, r1, r2
 8012c9e:	4604      	mov	r4, r0
 8012ca0:	2301      	movs	r3, #1
 8012ca2:	e7f0      	b.n	8012c86 <_vfiprintf_r+0x1da>
 8012ca4:	ab03      	add	r3, sp, #12
 8012ca6:	9300      	str	r3, [sp, #0]
 8012ca8:	462a      	mov	r2, r5
 8012caa:	4b16      	ldr	r3, [pc, #88]	; (8012d04 <_vfiprintf_r+0x258>)
 8012cac:	a904      	add	r1, sp, #16
 8012cae:	4630      	mov	r0, r6
 8012cb0:	f000 f8cc 	bl	8012e4c <_printf_float>
 8012cb4:	4607      	mov	r7, r0
 8012cb6:	1c78      	adds	r0, r7, #1
 8012cb8:	d1d6      	bne.n	8012c68 <_vfiprintf_r+0x1bc>
 8012cba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012cbc:	07d9      	lsls	r1, r3, #31
 8012cbe:	d405      	bmi.n	8012ccc <_vfiprintf_r+0x220>
 8012cc0:	89ab      	ldrh	r3, [r5, #12]
 8012cc2:	059a      	lsls	r2, r3, #22
 8012cc4:	d402      	bmi.n	8012ccc <_vfiprintf_r+0x220>
 8012cc6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012cc8:	f001 fd88 	bl	80147dc <__retarget_lock_release_recursive>
 8012ccc:	89ab      	ldrh	r3, [r5, #12]
 8012cce:	065b      	lsls	r3, r3, #25
 8012cd0:	f53f af12 	bmi.w	8012af8 <_vfiprintf_r+0x4c>
 8012cd4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012cd6:	e711      	b.n	8012afc <_vfiprintf_r+0x50>
 8012cd8:	ab03      	add	r3, sp, #12
 8012cda:	9300      	str	r3, [sp, #0]
 8012cdc:	462a      	mov	r2, r5
 8012cde:	4b09      	ldr	r3, [pc, #36]	; (8012d04 <_vfiprintf_r+0x258>)
 8012ce0:	a904      	add	r1, sp, #16
 8012ce2:	4630      	mov	r0, r6
 8012ce4:	f000 fb56 	bl	8013394 <_printf_i>
 8012ce8:	e7e4      	b.n	8012cb4 <_vfiprintf_r+0x208>
 8012cea:	bf00      	nop
 8012cec:	08016b4c 	.word	0x08016b4c
 8012cf0:	08016b6c 	.word	0x08016b6c
 8012cf4:	08016b2c 	.word	0x08016b2c
 8012cf8:	08016a50 	.word	0x08016a50
 8012cfc:	08016a5a 	.word	0x08016a5a
 8012d00:	08012e4d 	.word	0x08012e4d
 8012d04:	08012a87 	.word	0x08012a87
 8012d08:	08016a56 	.word	0x08016a56

08012d0c <__cvt>:
 8012d0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012d10:	ec55 4b10 	vmov	r4, r5, d0
 8012d14:	2d00      	cmp	r5, #0
 8012d16:	460e      	mov	r6, r1
 8012d18:	4619      	mov	r1, r3
 8012d1a:	462b      	mov	r3, r5
 8012d1c:	bfbb      	ittet	lt
 8012d1e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8012d22:	461d      	movlt	r5, r3
 8012d24:	2300      	movge	r3, #0
 8012d26:	232d      	movlt	r3, #45	; 0x2d
 8012d28:	700b      	strb	r3, [r1, #0]
 8012d2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012d2c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8012d30:	4691      	mov	r9, r2
 8012d32:	f023 0820 	bic.w	r8, r3, #32
 8012d36:	bfbc      	itt	lt
 8012d38:	4622      	movlt	r2, r4
 8012d3a:	4614      	movlt	r4, r2
 8012d3c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8012d40:	d005      	beq.n	8012d4e <__cvt+0x42>
 8012d42:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8012d46:	d100      	bne.n	8012d4a <__cvt+0x3e>
 8012d48:	3601      	adds	r6, #1
 8012d4a:	2102      	movs	r1, #2
 8012d4c:	e000      	b.n	8012d50 <__cvt+0x44>
 8012d4e:	2103      	movs	r1, #3
 8012d50:	ab03      	add	r3, sp, #12
 8012d52:	9301      	str	r3, [sp, #4]
 8012d54:	ab02      	add	r3, sp, #8
 8012d56:	9300      	str	r3, [sp, #0]
 8012d58:	ec45 4b10 	vmov	d0, r4, r5
 8012d5c:	4653      	mov	r3, sl
 8012d5e:	4632      	mov	r2, r6
 8012d60:	f000 fd92 	bl	8013888 <_dtoa_r>
 8012d64:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8012d68:	4607      	mov	r7, r0
 8012d6a:	d102      	bne.n	8012d72 <__cvt+0x66>
 8012d6c:	f019 0f01 	tst.w	r9, #1
 8012d70:	d022      	beq.n	8012db8 <__cvt+0xac>
 8012d72:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8012d76:	eb07 0906 	add.w	r9, r7, r6
 8012d7a:	d110      	bne.n	8012d9e <__cvt+0x92>
 8012d7c:	783b      	ldrb	r3, [r7, #0]
 8012d7e:	2b30      	cmp	r3, #48	; 0x30
 8012d80:	d10a      	bne.n	8012d98 <__cvt+0x8c>
 8012d82:	2200      	movs	r2, #0
 8012d84:	2300      	movs	r3, #0
 8012d86:	4620      	mov	r0, r4
 8012d88:	4629      	mov	r1, r5
 8012d8a:	f7ed fe9d 	bl	8000ac8 <__aeabi_dcmpeq>
 8012d8e:	b918      	cbnz	r0, 8012d98 <__cvt+0x8c>
 8012d90:	f1c6 0601 	rsb	r6, r6, #1
 8012d94:	f8ca 6000 	str.w	r6, [sl]
 8012d98:	f8da 3000 	ldr.w	r3, [sl]
 8012d9c:	4499      	add	r9, r3
 8012d9e:	2200      	movs	r2, #0
 8012da0:	2300      	movs	r3, #0
 8012da2:	4620      	mov	r0, r4
 8012da4:	4629      	mov	r1, r5
 8012da6:	f7ed fe8f 	bl	8000ac8 <__aeabi_dcmpeq>
 8012daa:	b108      	cbz	r0, 8012db0 <__cvt+0xa4>
 8012dac:	f8cd 900c 	str.w	r9, [sp, #12]
 8012db0:	2230      	movs	r2, #48	; 0x30
 8012db2:	9b03      	ldr	r3, [sp, #12]
 8012db4:	454b      	cmp	r3, r9
 8012db6:	d307      	bcc.n	8012dc8 <__cvt+0xbc>
 8012db8:	9b03      	ldr	r3, [sp, #12]
 8012dba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012dbc:	1bdb      	subs	r3, r3, r7
 8012dbe:	4638      	mov	r0, r7
 8012dc0:	6013      	str	r3, [r2, #0]
 8012dc2:	b004      	add	sp, #16
 8012dc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012dc8:	1c59      	adds	r1, r3, #1
 8012dca:	9103      	str	r1, [sp, #12]
 8012dcc:	701a      	strb	r2, [r3, #0]
 8012dce:	e7f0      	b.n	8012db2 <__cvt+0xa6>

08012dd0 <__exponent>:
 8012dd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012dd2:	4603      	mov	r3, r0
 8012dd4:	2900      	cmp	r1, #0
 8012dd6:	bfb8      	it	lt
 8012dd8:	4249      	neglt	r1, r1
 8012dda:	f803 2b02 	strb.w	r2, [r3], #2
 8012dde:	bfb4      	ite	lt
 8012de0:	222d      	movlt	r2, #45	; 0x2d
 8012de2:	222b      	movge	r2, #43	; 0x2b
 8012de4:	2909      	cmp	r1, #9
 8012de6:	7042      	strb	r2, [r0, #1]
 8012de8:	dd2a      	ble.n	8012e40 <__exponent+0x70>
 8012dea:	f10d 0407 	add.w	r4, sp, #7
 8012dee:	46a4      	mov	ip, r4
 8012df0:	270a      	movs	r7, #10
 8012df2:	46a6      	mov	lr, r4
 8012df4:	460a      	mov	r2, r1
 8012df6:	fb91 f6f7 	sdiv	r6, r1, r7
 8012dfa:	fb07 1516 	mls	r5, r7, r6, r1
 8012dfe:	3530      	adds	r5, #48	; 0x30
 8012e00:	2a63      	cmp	r2, #99	; 0x63
 8012e02:	f104 34ff 	add.w	r4, r4, #4294967295
 8012e06:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8012e0a:	4631      	mov	r1, r6
 8012e0c:	dcf1      	bgt.n	8012df2 <__exponent+0x22>
 8012e0e:	3130      	adds	r1, #48	; 0x30
 8012e10:	f1ae 0502 	sub.w	r5, lr, #2
 8012e14:	f804 1c01 	strb.w	r1, [r4, #-1]
 8012e18:	1c44      	adds	r4, r0, #1
 8012e1a:	4629      	mov	r1, r5
 8012e1c:	4561      	cmp	r1, ip
 8012e1e:	d30a      	bcc.n	8012e36 <__exponent+0x66>
 8012e20:	f10d 0209 	add.w	r2, sp, #9
 8012e24:	eba2 020e 	sub.w	r2, r2, lr
 8012e28:	4565      	cmp	r5, ip
 8012e2a:	bf88      	it	hi
 8012e2c:	2200      	movhi	r2, #0
 8012e2e:	4413      	add	r3, r2
 8012e30:	1a18      	subs	r0, r3, r0
 8012e32:	b003      	add	sp, #12
 8012e34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012e36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012e3a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8012e3e:	e7ed      	b.n	8012e1c <__exponent+0x4c>
 8012e40:	2330      	movs	r3, #48	; 0x30
 8012e42:	3130      	adds	r1, #48	; 0x30
 8012e44:	7083      	strb	r3, [r0, #2]
 8012e46:	70c1      	strb	r1, [r0, #3]
 8012e48:	1d03      	adds	r3, r0, #4
 8012e4a:	e7f1      	b.n	8012e30 <__exponent+0x60>

08012e4c <_printf_float>:
 8012e4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e50:	ed2d 8b02 	vpush	{d8}
 8012e54:	b08d      	sub	sp, #52	; 0x34
 8012e56:	460c      	mov	r4, r1
 8012e58:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8012e5c:	4616      	mov	r6, r2
 8012e5e:	461f      	mov	r7, r3
 8012e60:	4605      	mov	r5, r0
 8012e62:	f001 fcb5 	bl	80147d0 <_localeconv_r>
 8012e66:	f8d0 a000 	ldr.w	sl, [r0]
 8012e6a:	4650      	mov	r0, sl
 8012e6c:	f7ed f9b0 	bl	80001d0 <strlen>
 8012e70:	2300      	movs	r3, #0
 8012e72:	930a      	str	r3, [sp, #40]	; 0x28
 8012e74:	6823      	ldr	r3, [r4, #0]
 8012e76:	9305      	str	r3, [sp, #20]
 8012e78:	f8d8 3000 	ldr.w	r3, [r8]
 8012e7c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8012e80:	3307      	adds	r3, #7
 8012e82:	f023 0307 	bic.w	r3, r3, #7
 8012e86:	f103 0208 	add.w	r2, r3, #8
 8012e8a:	f8c8 2000 	str.w	r2, [r8]
 8012e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e92:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8012e96:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8012e9a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8012e9e:	9307      	str	r3, [sp, #28]
 8012ea0:	f8cd 8018 	str.w	r8, [sp, #24]
 8012ea4:	ee08 0a10 	vmov	s16, r0
 8012ea8:	4b9f      	ldr	r3, [pc, #636]	; (8013128 <_printf_float+0x2dc>)
 8012eaa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012eae:	f04f 32ff 	mov.w	r2, #4294967295
 8012eb2:	f7ed fe3b 	bl	8000b2c <__aeabi_dcmpun>
 8012eb6:	bb88      	cbnz	r0, 8012f1c <_printf_float+0xd0>
 8012eb8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012ebc:	4b9a      	ldr	r3, [pc, #616]	; (8013128 <_printf_float+0x2dc>)
 8012ebe:	f04f 32ff 	mov.w	r2, #4294967295
 8012ec2:	f7ed fe15 	bl	8000af0 <__aeabi_dcmple>
 8012ec6:	bb48      	cbnz	r0, 8012f1c <_printf_float+0xd0>
 8012ec8:	2200      	movs	r2, #0
 8012eca:	2300      	movs	r3, #0
 8012ecc:	4640      	mov	r0, r8
 8012ece:	4649      	mov	r1, r9
 8012ed0:	f7ed fe04 	bl	8000adc <__aeabi_dcmplt>
 8012ed4:	b110      	cbz	r0, 8012edc <_printf_float+0x90>
 8012ed6:	232d      	movs	r3, #45	; 0x2d
 8012ed8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012edc:	4b93      	ldr	r3, [pc, #588]	; (801312c <_printf_float+0x2e0>)
 8012ede:	4894      	ldr	r0, [pc, #592]	; (8013130 <_printf_float+0x2e4>)
 8012ee0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8012ee4:	bf94      	ite	ls
 8012ee6:	4698      	movls	r8, r3
 8012ee8:	4680      	movhi	r8, r0
 8012eea:	2303      	movs	r3, #3
 8012eec:	6123      	str	r3, [r4, #16]
 8012eee:	9b05      	ldr	r3, [sp, #20]
 8012ef0:	f023 0204 	bic.w	r2, r3, #4
 8012ef4:	6022      	str	r2, [r4, #0]
 8012ef6:	f04f 0900 	mov.w	r9, #0
 8012efa:	9700      	str	r7, [sp, #0]
 8012efc:	4633      	mov	r3, r6
 8012efe:	aa0b      	add	r2, sp, #44	; 0x2c
 8012f00:	4621      	mov	r1, r4
 8012f02:	4628      	mov	r0, r5
 8012f04:	f000 f9d8 	bl	80132b8 <_printf_common>
 8012f08:	3001      	adds	r0, #1
 8012f0a:	f040 8090 	bne.w	801302e <_printf_float+0x1e2>
 8012f0e:	f04f 30ff 	mov.w	r0, #4294967295
 8012f12:	b00d      	add	sp, #52	; 0x34
 8012f14:	ecbd 8b02 	vpop	{d8}
 8012f18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012f1c:	4642      	mov	r2, r8
 8012f1e:	464b      	mov	r3, r9
 8012f20:	4640      	mov	r0, r8
 8012f22:	4649      	mov	r1, r9
 8012f24:	f7ed fe02 	bl	8000b2c <__aeabi_dcmpun>
 8012f28:	b140      	cbz	r0, 8012f3c <_printf_float+0xf0>
 8012f2a:	464b      	mov	r3, r9
 8012f2c:	2b00      	cmp	r3, #0
 8012f2e:	bfbc      	itt	lt
 8012f30:	232d      	movlt	r3, #45	; 0x2d
 8012f32:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8012f36:	487f      	ldr	r0, [pc, #508]	; (8013134 <_printf_float+0x2e8>)
 8012f38:	4b7f      	ldr	r3, [pc, #508]	; (8013138 <_printf_float+0x2ec>)
 8012f3a:	e7d1      	b.n	8012ee0 <_printf_float+0x94>
 8012f3c:	6863      	ldr	r3, [r4, #4]
 8012f3e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8012f42:	9206      	str	r2, [sp, #24]
 8012f44:	1c5a      	adds	r2, r3, #1
 8012f46:	d13f      	bne.n	8012fc8 <_printf_float+0x17c>
 8012f48:	2306      	movs	r3, #6
 8012f4a:	6063      	str	r3, [r4, #4]
 8012f4c:	9b05      	ldr	r3, [sp, #20]
 8012f4e:	6861      	ldr	r1, [r4, #4]
 8012f50:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8012f54:	2300      	movs	r3, #0
 8012f56:	9303      	str	r3, [sp, #12]
 8012f58:	ab0a      	add	r3, sp, #40	; 0x28
 8012f5a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8012f5e:	ab09      	add	r3, sp, #36	; 0x24
 8012f60:	ec49 8b10 	vmov	d0, r8, r9
 8012f64:	9300      	str	r3, [sp, #0]
 8012f66:	6022      	str	r2, [r4, #0]
 8012f68:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8012f6c:	4628      	mov	r0, r5
 8012f6e:	f7ff fecd 	bl	8012d0c <__cvt>
 8012f72:	9b06      	ldr	r3, [sp, #24]
 8012f74:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012f76:	2b47      	cmp	r3, #71	; 0x47
 8012f78:	4680      	mov	r8, r0
 8012f7a:	d108      	bne.n	8012f8e <_printf_float+0x142>
 8012f7c:	1cc8      	adds	r0, r1, #3
 8012f7e:	db02      	blt.n	8012f86 <_printf_float+0x13a>
 8012f80:	6863      	ldr	r3, [r4, #4]
 8012f82:	4299      	cmp	r1, r3
 8012f84:	dd41      	ble.n	801300a <_printf_float+0x1be>
 8012f86:	f1ab 0b02 	sub.w	fp, fp, #2
 8012f8a:	fa5f fb8b 	uxtb.w	fp, fp
 8012f8e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8012f92:	d820      	bhi.n	8012fd6 <_printf_float+0x18a>
 8012f94:	3901      	subs	r1, #1
 8012f96:	465a      	mov	r2, fp
 8012f98:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8012f9c:	9109      	str	r1, [sp, #36]	; 0x24
 8012f9e:	f7ff ff17 	bl	8012dd0 <__exponent>
 8012fa2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012fa4:	1813      	adds	r3, r2, r0
 8012fa6:	2a01      	cmp	r2, #1
 8012fa8:	4681      	mov	r9, r0
 8012faa:	6123      	str	r3, [r4, #16]
 8012fac:	dc02      	bgt.n	8012fb4 <_printf_float+0x168>
 8012fae:	6822      	ldr	r2, [r4, #0]
 8012fb0:	07d2      	lsls	r2, r2, #31
 8012fb2:	d501      	bpl.n	8012fb8 <_printf_float+0x16c>
 8012fb4:	3301      	adds	r3, #1
 8012fb6:	6123      	str	r3, [r4, #16]
 8012fb8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8012fbc:	2b00      	cmp	r3, #0
 8012fbe:	d09c      	beq.n	8012efa <_printf_float+0xae>
 8012fc0:	232d      	movs	r3, #45	; 0x2d
 8012fc2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012fc6:	e798      	b.n	8012efa <_printf_float+0xae>
 8012fc8:	9a06      	ldr	r2, [sp, #24]
 8012fca:	2a47      	cmp	r2, #71	; 0x47
 8012fcc:	d1be      	bne.n	8012f4c <_printf_float+0x100>
 8012fce:	2b00      	cmp	r3, #0
 8012fd0:	d1bc      	bne.n	8012f4c <_printf_float+0x100>
 8012fd2:	2301      	movs	r3, #1
 8012fd4:	e7b9      	b.n	8012f4a <_printf_float+0xfe>
 8012fd6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8012fda:	d118      	bne.n	801300e <_printf_float+0x1c2>
 8012fdc:	2900      	cmp	r1, #0
 8012fde:	6863      	ldr	r3, [r4, #4]
 8012fe0:	dd0b      	ble.n	8012ffa <_printf_float+0x1ae>
 8012fe2:	6121      	str	r1, [r4, #16]
 8012fe4:	b913      	cbnz	r3, 8012fec <_printf_float+0x1a0>
 8012fe6:	6822      	ldr	r2, [r4, #0]
 8012fe8:	07d0      	lsls	r0, r2, #31
 8012fea:	d502      	bpl.n	8012ff2 <_printf_float+0x1a6>
 8012fec:	3301      	adds	r3, #1
 8012fee:	440b      	add	r3, r1
 8012ff0:	6123      	str	r3, [r4, #16]
 8012ff2:	65a1      	str	r1, [r4, #88]	; 0x58
 8012ff4:	f04f 0900 	mov.w	r9, #0
 8012ff8:	e7de      	b.n	8012fb8 <_printf_float+0x16c>
 8012ffa:	b913      	cbnz	r3, 8013002 <_printf_float+0x1b6>
 8012ffc:	6822      	ldr	r2, [r4, #0]
 8012ffe:	07d2      	lsls	r2, r2, #31
 8013000:	d501      	bpl.n	8013006 <_printf_float+0x1ba>
 8013002:	3302      	adds	r3, #2
 8013004:	e7f4      	b.n	8012ff0 <_printf_float+0x1a4>
 8013006:	2301      	movs	r3, #1
 8013008:	e7f2      	b.n	8012ff0 <_printf_float+0x1a4>
 801300a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801300e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013010:	4299      	cmp	r1, r3
 8013012:	db05      	blt.n	8013020 <_printf_float+0x1d4>
 8013014:	6823      	ldr	r3, [r4, #0]
 8013016:	6121      	str	r1, [r4, #16]
 8013018:	07d8      	lsls	r0, r3, #31
 801301a:	d5ea      	bpl.n	8012ff2 <_printf_float+0x1a6>
 801301c:	1c4b      	adds	r3, r1, #1
 801301e:	e7e7      	b.n	8012ff0 <_printf_float+0x1a4>
 8013020:	2900      	cmp	r1, #0
 8013022:	bfd4      	ite	le
 8013024:	f1c1 0202 	rsble	r2, r1, #2
 8013028:	2201      	movgt	r2, #1
 801302a:	4413      	add	r3, r2
 801302c:	e7e0      	b.n	8012ff0 <_printf_float+0x1a4>
 801302e:	6823      	ldr	r3, [r4, #0]
 8013030:	055a      	lsls	r2, r3, #21
 8013032:	d407      	bmi.n	8013044 <_printf_float+0x1f8>
 8013034:	6923      	ldr	r3, [r4, #16]
 8013036:	4642      	mov	r2, r8
 8013038:	4631      	mov	r1, r6
 801303a:	4628      	mov	r0, r5
 801303c:	47b8      	blx	r7
 801303e:	3001      	adds	r0, #1
 8013040:	d12c      	bne.n	801309c <_printf_float+0x250>
 8013042:	e764      	b.n	8012f0e <_printf_float+0xc2>
 8013044:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8013048:	f240 80e0 	bls.w	801320c <_printf_float+0x3c0>
 801304c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8013050:	2200      	movs	r2, #0
 8013052:	2300      	movs	r3, #0
 8013054:	f7ed fd38 	bl	8000ac8 <__aeabi_dcmpeq>
 8013058:	2800      	cmp	r0, #0
 801305a:	d034      	beq.n	80130c6 <_printf_float+0x27a>
 801305c:	4a37      	ldr	r2, [pc, #220]	; (801313c <_printf_float+0x2f0>)
 801305e:	2301      	movs	r3, #1
 8013060:	4631      	mov	r1, r6
 8013062:	4628      	mov	r0, r5
 8013064:	47b8      	blx	r7
 8013066:	3001      	adds	r0, #1
 8013068:	f43f af51 	beq.w	8012f0e <_printf_float+0xc2>
 801306c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013070:	429a      	cmp	r2, r3
 8013072:	db02      	blt.n	801307a <_printf_float+0x22e>
 8013074:	6823      	ldr	r3, [r4, #0]
 8013076:	07d8      	lsls	r0, r3, #31
 8013078:	d510      	bpl.n	801309c <_printf_float+0x250>
 801307a:	ee18 3a10 	vmov	r3, s16
 801307e:	4652      	mov	r2, sl
 8013080:	4631      	mov	r1, r6
 8013082:	4628      	mov	r0, r5
 8013084:	47b8      	blx	r7
 8013086:	3001      	adds	r0, #1
 8013088:	f43f af41 	beq.w	8012f0e <_printf_float+0xc2>
 801308c:	f04f 0800 	mov.w	r8, #0
 8013090:	f104 091a 	add.w	r9, r4, #26
 8013094:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013096:	3b01      	subs	r3, #1
 8013098:	4543      	cmp	r3, r8
 801309a:	dc09      	bgt.n	80130b0 <_printf_float+0x264>
 801309c:	6823      	ldr	r3, [r4, #0]
 801309e:	079b      	lsls	r3, r3, #30
 80130a0:	f100 8105 	bmi.w	80132ae <_printf_float+0x462>
 80130a4:	68e0      	ldr	r0, [r4, #12]
 80130a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80130a8:	4298      	cmp	r0, r3
 80130aa:	bfb8      	it	lt
 80130ac:	4618      	movlt	r0, r3
 80130ae:	e730      	b.n	8012f12 <_printf_float+0xc6>
 80130b0:	2301      	movs	r3, #1
 80130b2:	464a      	mov	r2, r9
 80130b4:	4631      	mov	r1, r6
 80130b6:	4628      	mov	r0, r5
 80130b8:	47b8      	blx	r7
 80130ba:	3001      	adds	r0, #1
 80130bc:	f43f af27 	beq.w	8012f0e <_printf_float+0xc2>
 80130c0:	f108 0801 	add.w	r8, r8, #1
 80130c4:	e7e6      	b.n	8013094 <_printf_float+0x248>
 80130c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80130c8:	2b00      	cmp	r3, #0
 80130ca:	dc39      	bgt.n	8013140 <_printf_float+0x2f4>
 80130cc:	4a1b      	ldr	r2, [pc, #108]	; (801313c <_printf_float+0x2f0>)
 80130ce:	2301      	movs	r3, #1
 80130d0:	4631      	mov	r1, r6
 80130d2:	4628      	mov	r0, r5
 80130d4:	47b8      	blx	r7
 80130d6:	3001      	adds	r0, #1
 80130d8:	f43f af19 	beq.w	8012f0e <_printf_float+0xc2>
 80130dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80130e0:	4313      	orrs	r3, r2
 80130e2:	d102      	bne.n	80130ea <_printf_float+0x29e>
 80130e4:	6823      	ldr	r3, [r4, #0]
 80130e6:	07d9      	lsls	r1, r3, #31
 80130e8:	d5d8      	bpl.n	801309c <_printf_float+0x250>
 80130ea:	ee18 3a10 	vmov	r3, s16
 80130ee:	4652      	mov	r2, sl
 80130f0:	4631      	mov	r1, r6
 80130f2:	4628      	mov	r0, r5
 80130f4:	47b8      	blx	r7
 80130f6:	3001      	adds	r0, #1
 80130f8:	f43f af09 	beq.w	8012f0e <_printf_float+0xc2>
 80130fc:	f04f 0900 	mov.w	r9, #0
 8013100:	f104 0a1a 	add.w	sl, r4, #26
 8013104:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013106:	425b      	negs	r3, r3
 8013108:	454b      	cmp	r3, r9
 801310a:	dc01      	bgt.n	8013110 <_printf_float+0x2c4>
 801310c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801310e:	e792      	b.n	8013036 <_printf_float+0x1ea>
 8013110:	2301      	movs	r3, #1
 8013112:	4652      	mov	r2, sl
 8013114:	4631      	mov	r1, r6
 8013116:	4628      	mov	r0, r5
 8013118:	47b8      	blx	r7
 801311a:	3001      	adds	r0, #1
 801311c:	f43f aef7 	beq.w	8012f0e <_printf_float+0xc2>
 8013120:	f109 0901 	add.w	r9, r9, #1
 8013124:	e7ee      	b.n	8013104 <_printf_float+0x2b8>
 8013126:	bf00      	nop
 8013128:	7fefffff 	.word	0x7fefffff
 801312c:	08016a61 	.word	0x08016a61
 8013130:	08016a65 	.word	0x08016a65
 8013134:	08016a6d 	.word	0x08016a6d
 8013138:	08016a69 	.word	0x08016a69
 801313c:	08016a71 	.word	0x08016a71
 8013140:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013142:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8013144:	429a      	cmp	r2, r3
 8013146:	bfa8      	it	ge
 8013148:	461a      	movge	r2, r3
 801314a:	2a00      	cmp	r2, #0
 801314c:	4691      	mov	r9, r2
 801314e:	dc37      	bgt.n	80131c0 <_printf_float+0x374>
 8013150:	f04f 0b00 	mov.w	fp, #0
 8013154:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013158:	f104 021a 	add.w	r2, r4, #26
 801315c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801315e:	9305      	str	r3, [sp, #20]
 8013160:	eba3 0309 	sub.w	r3, r3, r9
 8013164:	455b      	cmp	r3, fp
 8013166:	dc33      	bgt.n	80131d0 <_printf_float+0x384>
 8013168:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801316c:	429a      	cmp	r2, r3
 801316e:	db3b      	blt.n	80131e8 <_printf_float+0x39c>
 8013170:	6823      	ldr	r3, [r4, #0]
 8013172:	07da      	lsls	r2, r3, #31
 8013174:	d438      	bmi.n	80131e8 <_printf_float+0x39c>
 8013176:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013178:	9b05      	ldr	r3, [sp, #20]
 801317a:	9909      	ldr	r1, [sp, #36]	; 0x24
 801317c:	1ad3      	subs	r3, r2, r3
 801317e:	eba2 0901 	sub.w	r9, r2, r1
 8013182:	4599      	cmp	r9, r3
 8013184:	bfa8      	it	ge
 8013186:	4699      	movge	r9, r3
 8013188:	f1b9 0f00 	cmp.w	r9, #0
 801318c:	dc35      	bgt.n	80131fa <_printf_float+0x3ae>
 801318e:	f04f 0800 	mov.w	r8, #0
 8013192:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013196:	f104 0a1a 	add.w	sl, r4, #26
 801319a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801319e:	1a9b      	subs	r3, r3, r2
 80131a0:	eba3 0309 	sub.w	r3, r3, r9
 80131a4:	4543      	cmp	r3, r8
 80131a6:	f77f af79 	ble.w	801309c <_printf_float+0x250>
 80131aa:	2301      	movs	r3, #1
 80131ac:	4652      	mov	r2, sl
 80131ae:	4631      	mov	r1, r6
 80131b0:	4628      	mov	r0, r5
 80131b2:	47b8      	blx	r7
 80131b4:	3001      	adds	r0, #1
 80131b6:	f43f aeaa 	beq.w	8012f0e <_printf_float+0xc2>
 80131ba:	f108 0801 	add.w	r8, r8, #1
 80131be:	e7ec      	b.n	801319a <_printf_float+0x34e>
 80131c0:	4613      	mov	r3, r2
 80131c2:	4631      	mov	r1, r6
 80131c4:	4642      	mov	r2, r8
 80131c6:	4628      	mov	r0, r5
 80131c8:	47b8      	blx	r7
 80131ca:	3001      	adds	r0, #1
 80131cc:	d1c0      	bne.n	8013150 <_printf_float+0x304>
 80131ce:	e69e      	b.n	8012f0e <_printf_float+0xc2>
 80131d0:	2301      	movs	r3, #1
 80131d2:	4631      	mov	r1, r6
 80131d4:	4628      	mov	r0, r5
 80131d6:	9205      	str	r2, [sp, #20]
 80131d8:	47b8      	blx	r7
 80131da:	3001      	adds	r0, #1
 80131dc:	f43f ae97 	beq.w	8012f0e <_printf_float+0xc2>
 80131e0:	9a05      	ldr	r2, [sp, #20]
 80131e2:	f10b 0b01 	add.w	fp, fp, #1
 80131e6:	e7b9      	b.n	801315c <_printf_float+0x310>
 80131e8:	ee18 3a10 	vmov	r3, s16
 80131ec:	4652      	mov	r2, sl
 80131ee:	4631      	mov	r1, r6
 80131f0:	4628      	mov	r0, r5
 80131f2:	47b8      	blx	r7
 80131f4:	3001      	adds	r0, #1
 80131f6:	d1be      	bne.n	8013176 <_printf_float+0x32a>
 80131f8:	e689      	b.n	8012f0e <_printf_float+0xc2>
 80131fa:	9a05      	ldr	r2, [sp, #20]
 80131fc:	464b      	mov	r3, r9
 80131fe:	4442      	add	r2, r8
 8013200:	4631      	mov	r1, r6
 8013202:	4628      	mov	r0, r5
 8013204:	47b8      	blx	r7
 8013206:	3001      	adds	r0, #1
 8013208:	d1c1      	bne.n	801318e <_printf_float+0x342>
 801320a:	e680      	b.n	8012f0e <_printf_float+0xc2>
 801320c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801320e:	2a01      	cmp	r2, #1
 8013210:	dc01      	bgt.n	8013216 <_printf_float+0x3ca>
 8013212:	07db      	lsls	r3, r3, #31
 8013214:	d538      	bpl.n	8013288 <_printf_float+0x43c>
 8013216:	2301      	movs	r3, #1
 8013218:	4642      	mov	r2, r8
 801321a:	4631      	mov	r1, r6
 801321c:	4628      	mov	r0, r5
 801321e:	47b8      	blx	r7
 8013220:	3001      	adds	r0, #1
 8013222:	f43f ae74 	beq.w	8012f0e <_printf_float+0xc2>
 8013226:	ee18 3a10 	vmov	r3, s16
 801322a:	4652      	mov	r2, sl
 801322c:	4631      	mov	r1, r6
 801322e:	4628      	mov	r0, r5
 8013230:	47b8      	blx	r7
 8013232:	3001      	adds	r0, #1
 8013234:	f43f ae6b 	beq.w	8012f0e <_printf_float+0xc2>
 8013238:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801323c:	2200      	movs	r2, #0
 801323e:	2300      	movs	r3, #0
 8013240:	f7ed fc42 	bl	8000ac8 <__aeabi_dcmpeq>
 8013244:	b9d8      	cbnz	r0, 801327e <_printf_float+0x432>
 8013246:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013248:	f108 0201 	add.w	r2, r8, #1
 801324c:	3b01      	subs	r3, #1
 801324e:	4631      	mov	r1, r6
 8013250:	4628      	mov	r0, r5
 8013252:	47b8      	blx	r7
 8013254:	3001      	adds	r0, #1
 8013256:	d10e      	bne.n	8013276 <_printf_float+0x42a>
 8013258:	e659      	b.n	8012f0e <_printf_float+0xc2>
 801325a:	2301      	movs	r3, #1
 801325c:	4652      	mov	r2, sl
 801325e:	4631      	mov	r1, r6
 8013260:	4628      	mov	r0, r5
 8013262:	47b8      	blx	r7
 8013264:	3001      	adds	r0, #1
 8013266:	f43f ae52 	beq.w	8012f0e <_printf_float+0xc2>
 801326a:	f108 0801 	add.w	r8, r8, #1
 801326e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013270:	3b01      	subs	r3, #1
 8013272:	4543      	cmp	r3, r8
 8013274:	dcf1      	bgt.n	801325a <_printf_float+0x40e>
 8013276:	464b      	mov	r3, r9
 8013278:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801327c:	e6dc      	b.n	8013038 <_printf_float+0x1ec>
 801327e:	f04f 0800 	mov.w	r8, #0
 8013282:	f104 0a1a 	add.w	sl, r4, #26
 8013286:	e7f2      	b.n	801326e <_printf_float+0x422>
 8013288:	2301      	movs	r3, #1
 801328a:	4642      	mov	r2, r8
 801328c:	e7df      	b.n	801324e <_printf_float+0x402>
 801328e:	2301      	movs	r3, #1
 8013290:	464a      	mov	r2, r9
 8013292:	4631      	mov	r1, r6
 8013294:	4628      	mov	r0, r5
 8013296:	47b8      	blx	r7
 8013298:	3001      	adds	r0, #1
 801329a:	f43f ae38 	beq.w	8012f0e <_printf_float+0xc2>
 801329e:	f108 0801 	add.w	r8, r8, #1
 80132a2:	68e3      	ldr	r3, [r4, #12]
 80132a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80132a6:	1a5b      	subs	r3, r3, r1
 80132a8:	4543      	cmp	r3, r8
 80132aa:	dcf0      	bgt.n	801328e <_printf_float+0x442>
 80132ac:	e6fa      	b.n	80130a4 <_printf_float+0x258>
 80132ae:	f04f 0800 	mov.w	r8, #0
 80132b2:	f104 0919 	add.w	r9, r4, #25
 80132b6:	e7f4      	b.n	80132a2 <_printf_float+0x456>

080132b8 <_printf_common>:
 80132b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80132bc:	4616      	mov	r6, r2
 80132be:	4699      	mov	r9, r3
 80132c0:	688a      	ldr	r2, [r1, #8]
 80132c2:	690b      	ldr	r3, [r1, #16]
 80132c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80132c8:	4293      	cmp	r3, r2
 80132ca:	bfb8      	it	lt
 80132cc:	4613      	movlt	r3, r2
 80132ce:	6033      	str	r3, [r6, #0]
 80132d0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80132d4:	4607      	mov	r7, r0
 80132d6:	460c      	mov	r4, r1
 80132d8:	b10a      	cbz	r2, 80132de <_printf_common+0x26>
 80132da:	3301      	adds	r3, #1
 80132dc:	6033      	str	r3, [r6, #0]
 80132de:	6823      	ldr	r3, [r4, #0]
 80132e0:	0699      	lsls	r1, r3, #26
 80132e2:	bf42      	ittt	mi
 80132e4:	6833      	ldrmi	r3, [r6, #0]
 80132e6:	3302      	addmi	r3, #2
 80132e8:	6033      	strmi	r3, [r6, #0]
 80132ea:	6825      	ldr	r5, [r4, #0]
 80132ec:	f015 0506 	ands.w	r5, r5, #6
 80132f0:	d106      	bne.n	8013300 <_printf_common+0x48>
 80132f2:	f104 0a19 	add.w	sl, r4, #25
 80132f6:	68e3      	ldr	r3, [r4, #12]
 80132f8:	6832      	ldr	r2, [r6, #0]
 80132fa:	1a9b      	subs	r3, r3, r2
 80132fc:	42ab      	cmp	r3, r5
 80132fe:	dc26      	bgt.n	801334e <_printf_common+0x96>
 8013300:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8013304:	1e13      	subs	r3, r2, #0
 8013306:	6822      	ldr	r2, [r4, #0]
 8013308:	bf18      	it	ne
 801330a:	2301      	movne	r3, #1
 801330c:	0692      	lsls	r2, r2, #26
 801330e:	d42b      	bmi.n	8013368 <_printf_common+0xb0>
 8013310:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8013314:	4649      	mov	r1, r9
 8013316:	4638      	mov	r0, r7
 8013318:	47c0      	blx	r8
 801331a:	3001      	adds	r0, #1
 801331c:	d01e      	beq.n	801335c <_printf_common+0xa4>
 801331e:	6823      	ldr	r3, [r4, #0]
 8013320:	68e5      	ldr	r5, [r4, #12]
 8013322:	6832      	ldr	r2, [r6, #0]
 8013324:	f003 0306 	and.w	r3, r3, #6
 8013328:	2b04      	cmp	r3, #4
 801332a:	bf08      	it	eq
 801332c:	1aad      	subeq	r5, r5, r2
 801332e:	68a3      	ldr	r3, [r4, #8]
 8013330:	6922      	ldr	r2, [r4, #16]
 8013332:	bf0c      	ite	eq
 8013334:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013338:	2500      	movne	r5, #0
 801333a:	4293      	cmp	r3, r2
 801333c:	bfc4      	itt	gt
 801333e:	1a9b      	subgt	r3, r3, r2
 8013340:	18ed      	addgt	r5, r5, r3
 8013342:	2600      	movs	r6, #0
 8013344:	341a      	adds	r4, #26
 8013346:	42b5      	cmp	r5, r6
 8013348:	d11a      	bne.n	8013380 <_printf_common+0xc8>
 801334a:	2000      	movs	r0, #0
 801334c:	e008      	b.n	8013360 <_printf_common+0xa8>
 801334e:	2301      	movs	r3, #1
 8013350:	4652      	mov	r2, sl
 8013352:	4649      	mov	r1, r9
 8013354:	4638      	mov	r0, r7
 8013356:	47c0      	blx	r8
 8013358:	3001      	adds	r0, #1
 801335a:	d103      	bne.n	8013364 <_printf_common+0xac>
 801335c:	f04f 30ff 	mov.w	r0, #4294967295
 8013360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013364:	3501      	adds	r5, #1
 8013366:	e7c6      	b.n	80132f6 <_printf_common+0x3e>
 8013368:	18e1      	adds	r1, r4, r3
 801336a:	1c5a      	adds	r2, r3, #1
 801336c:	2030      	movs	r0, #48	; 0x30
 801336e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8013372:	4422      	add	r2, r4
 8013374:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8013378:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801337c:	3302      	adds	r3, #2
 801337e:	e7c7      	b.n	8013310 <_printf_common+0x58>
 8013380:	2301      	movs	r3, #1
 8013382:	4622      	mov	r2, r4
 8013384:	4649      	mov	r1, r9
 8013386:	4638      	mov	r0, r7
 8013388:	47c0      	blx	r8
 801338a:	3001      	adds	r0, #1
 801338c:	d0e6      	beq.n	801335c <_printf_common+0xa4>
 801338e:	3601      	adds	r6, #1
 8013390:	e7d9      	b.n	8013346 <_printf_common+0x8e>
	...

08013394 <_printf_i>:
 8013394:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013398:	460c      	mov	r4, r1
 801339a:	4691      	mov	r9, r2
 801339c:	7e27      	ldrb	r7, [r4, #24]
 801339e:	990c      	ldr	r1, [sp, #48]	; 0x30
 80133a0:	2f78      	cmp	r7, #120	; 0x78
 80133a2:	4680      	mov	r8, r0
 80133a4:	469a      	mov	sl, r3
 80133a6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80133aa:	d807      	bhi.n	80133bc <_printf_i+0x28>
 80133ac:	2f62      	cmp	r7, #98	; 0x62
 80133ae:	d80a      	bhi.n	80133c6 <_printf_i+0x32>
 80133b0:	2f00      	cmp	r7, #0
 80133b2:	f000 80d8 	beq.w	8013566 <_printf_i+0x1d2>
 80133b6:	2f58      	cmp	r7, #88	; 0x58
 80133b8:	f000 80a3 	beq.w	8013502 <_printf_i+0x16e>
 80133bc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80133c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80133c4:	e03a      	b.n	801343c <_printf_i+0xa8>
 80133c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80133ca:	2b15      	cmp	r3, #21
 80133cc:	d8f6      	bhi.n	80133bc <_printf_i+0x28>
 80133ce:	a001      	add	r0, pc, #4	; (adr r0, 80133d4 <_printf_i+0x40>)
 80133d0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80133d4:	0801342d 	.word	0x0801342d
 80133d8:	08013441 	.word	0x08013441
 80133dc:	080133bd 	.word	0x080133bd
 80133e0:	080133bd 	.word	0x080133bd
 80133e4:	080133bd 	.word	0x080133bd
 80133e8:	080133bd 	.word	0x080133bd
 80133ec:	08013441 	.word	0x08013441
 80133f0:	080133bd 	.word	0x080133bd
 80133f4:	080133bd 	.word	0x080133bd
 80133f8:	080133bd 	.word	0x080133bd
 80133fc:	080133bd 	.word	0x080133bd
 8013400:	0801354d 	.word	0x0801354d
 8013404:	08013471 	.word	0x08013471
 8013408:	0801352f 	.word	0x0801352f
 801340c:	080133bd 	.word	0x080133bd
 8013410:	080133bd 	.word	0x080133bd
 8013414:	0801356f 	.word	0x0801356f
 8013418:	080133bd 	.word	0x080133bd
 801341c:	08013471 	.word	0x08013471
 8013420:	080133bd 	.word	0x080133bd
 8013424:	080133bd 	.word	0x080133bd
 8013428:	08013537 	.word	0x08013537
 801342c:	680b      	ldr	r3, [r1, #0]
 801342e:	1d1a      	adds	r2, r3, #4
 8013430:	681b      	ldr	r3, [r3, #0]
 8013432:	600a      	str	r2, [r1, #0]
 8013434:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8013438:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801343c:	2301      	movs	r3, #1
 801343e:	e0a3      	b.n	8013588 <_printf_i+0x1f4>
 8013440:	6825      	ldr	r5, [r4, #0]
 8013442:	6808      	ldr	r0, [r1, #0]
 8013444:	062e      	lsls	r6, r5, #24
 8013446:	f100 0304 	add.w	r3, r0, #4
 801344a:	d50a      	bpl.n	8013462 <_printf_i+0xce>
 801344c:	6805      	ldr	r5, [r0, #0]
 801344e:	600b      	str	r3, [r1, #0]
 8013450:	2d00      	cmp	r5, #0
 8013452:	da03      	bge.n	801345c <_printf_i+0xc8>
 8013454:	232d      	movs	r3, #45	; 0x2d
 8013456:	426d      	negs	r5, r5
 8013458:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801345c:	485e      	ldr	r0, [pc, #376]	; (80135d8 <_printf_i+0x244>)
 801345e:	230a      	movs	r3, #10
 8013460:	e019      	b.n	8013496 <_printf_i+0x102>
 8013462:	f015 0f40 	tst.w	r5, #64	; 0x40
 8013466:	6805      	ldr	r5, [r0, #0]
 8013468:	600b      	str	r3, [r1, #0]
 801346a:	bf18      	it	ne
 801346c:	b22d      	sxthne	r5, r5
 801346e:	e7ef      	b.n	8013450 <_printf_i+0xbc>
 8013470:	680b      	ldr	r3, [r1, #0]
 8013472:	6825      	ldr	r5, [r4, #0]
 8013474:	1d18      	adds	r0, r3, #4
 8013476:	6008      	str	r0, [r1, #0]
 8013478:	0628      	lsls	r0, r5, #24
 801347a:	d501      	bpl.n	8013480 <_printf_i+0xec>
 801347c:	681d      	ldr	r5, [r3, #0]
 801347e:	e002      	b.n	8013486 <_printf_i+0xf2>
 8013480:	0669      	lsls	r1, r5, #25
 8013482:	d5fb      	bpl.n	801347c <_printf_i+0xe8>
 8013484:	881d      	ldrh	r5, [r3, #0]
 8013486:	4854      	ldr	r0, [pc, #336]	; (80135d8 <_printf_i+0x244>)
 8013488:	2f6f      	cmp	r7, #111	; 0x6f
 801348a:	bf0c      	ite	eq
 801348c:	2308      	moveq	r3, #8
 801348e:	230a      	movne	r3, #10
 8013490:	2100      	movs	r1, #0
 8013492:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8013496:	6866      	ldr	r6, [r4, #4]
 8013498:	60a6      	str	r6, [r4, #8]
 801349a:	2e00      	cmp	r6, #0
 801349c:	bfa2      	ittt	ge
 801349e:	6821      	ldrge	r1, [r4, #0]
 80134a0:	f021 0104 	bicge.w	r1, r1, #4
 80134a4:	6021      	strge	r1, [r4, #0]
 80134a6:	b90d      	cbnz	r5, 80134ac <_printf_i+0x118>
 80134a8:	2e00      	cmp	r6, #0
 80134aa:	d04d      	beq.n	8013548 <_printf_i+0x1b4>
 80134ac:	4616      	mov	r6, r2
 80134ae:	fbb5 f1f3 	udiv	r1, r5, r3
 80134b2:	fb03 5711 	mls	r7, r3, r1, r5
 80134b6:	5dc7      	ldrb	r7, [r0, r7]
 80134b8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80134bc:	462f      	mov	r7, r5
 80134be:	42bb      	cmp	r3, r7
 80134c0:	460d      	mov	r5, r1
 80134c2:	d9f4      	bls.n	80134ae <_printf_i+0x11a>
 80134c4:	2b08      	cmp	r3, #8
 80134c6:	d10b      	bne.n	80134e0 <_printf_i+0x14c>
 80134c8:	6823      	ldr	r3, [r4, #0]
 80134ca:	07df      	lsls	r7, r3, #31
 80134cc:	d508      	bpl.n	80134e0 <_printf_i+0x14c>
 80134ce:	6923      	ldr	r3, [r4, #16]
 80134d0:	6861      	ldr	r1, [r4, #4]
 80134d2:	4299      	cmp	r1, r3
 80134d4:	bfde      	ittt	le
 80134d6:	2330      	movle	r3, #48	; 0x30
 80134d8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80134dc:	f106 36ff 	addle.w	r6, r6, #4294967295
 80134e0:	1b92      	subs	r2, r2, r6
 80134e2:	6122      	str	r2, [r4, #16]
 80134e4:	f8cd a000 	str.w	sl, [sp]
 80134e8:	464b      	mov	r3, r9
 80134ea:	aa03      	add	r2, sp, #12
 80134ec:	4621      	mov	r1, r4
 80134ee:	4640      	mov	r0, r8
 80134f0:	f7ff fee2 	bl	80132b8 <_printf_common>
 80134f4:	3001      	adds	r0, #1
 80134f6:	d14c      	bne.n	8013592 <_printf_i+0x1fe>
 80134f8:	f04f 30ff 	mov.w	r0, #4294967295
 80134fc:	b004      	add	sp, #16
 80134fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013502:	4835      	ldr	r0, [pc, #212]	; (80135d8 <_printf_i+0x244>)
 8013504:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8013508:	6823      	ldr	r3, [r4, #0]
 801350a:	680e      	ldr	r6, [r1, #0]
 801350c:	061f      	lsls	r7, r3, #24
 801350e:	f856 5b04 	ldr.w	r5, [r6], #4
 8013512:	600e      	str	r6, [r1, #0]
 8013514:	d514      	bpl.n	8013540 <_printf_i+0x1ac>
 8013516:	07d9      	lsls	r1, r3, #31
 8013518:	bf44      	itt	mi
 801351a:	f043 0320 	orrmi.w	r3, r3, #32
 801351e:	6023      	strmi	r3, [r4, #0]
 8013520:	b91d      	cbnz	r5, 801352a <_printf_i+0x196>
 8013522:	6823      	ldr	r3, [r4, #0]
 8013524:	f023 0320 	bic.w	r3, r3, #32
 8013528:	6023      	str	r3, [r4, #0]
 801352a:	2310      	movs	r3, #16
 801352c:	e7b0      	b.n	8013490 <_printf_i+0xfc>
 801352e:	6823      	ldr	r3, [r4, #0]
 8013530:	f043 0320 	orr.w	r3, r3, #32
 8013534:	6023      	str	r3, [r4, #0]
 8013536:	2378      	movs	r3, #120	; 0x78
 8013538:	4828      	ldr	r0, [pc, #160]	; (80135dc <_printf_i+0x248>)
 801353a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801353e:	e7e3      	b.n	8013508 <_printf_i+0x174>
 8013540:	065e      	lsls	r6, r3, #25
 8013542:	bf48      	it	mi
 8013544:	b2ad      	uxthmi	r5, r5
 8013546:	e7e6      	b.n	8013516 <_printf_i+0x182>
 8013548:	4616      	mov	r6, r2
 801354a:	e7bb      	b.n	80134c4 <_printf_i+0x130>
 801354c:	680b      	ldr	r3, [r1, #0]
 801354e:	6826      	ldr	r6, [r4, #0]
 8013550:	6960      	ldr	r0, [r4, #20]
 8013552:	1d1d      	adds	r5, r3, #4
 8013554:	600d      	str	r5, [r1, #0]
 8013556:	0635      	lsls	r5, r6, #24
 8013558:	681b      	ldr	r3, [r3, #0]
 801355a:	d501      	bpl.n	8013560 <_printf_i+0x1cc>
 801355c:	6018      	str	r0, [r3, #0]
 801355e:	e002      	b.n	8013566 <_printf_i+0x1d2>
 8013560:	0671      	lsls	r1, r6, #25
 8013562:	d5fb      	bpl.n	801355c <_printf_i+0x1c8>
 8013564:	8018      	strh	r0, [r3, #0]
 8013566:	2300      	movs	r3, #0
 8013568:	6123      	str	r3, [r4, #16]
 801356a:	4616      	mov	r6, r2
 801356c:	e7ba      	b.n	80134e4 <_printf_i+0x150>
 801356e:	680b      	ldr	r3, [r1, #0]
 8013570:	1d1a      	adds	r2, r3, #4
 8013572:	600a      	str	r2, [r1, #0]
 8013574:	681e      	ldr	r6, [r3, #0]
 8013576:	6862      	ldr	r2, [r4, #4]
 8013578:	2100      	movs	r1, #0
 801357a:	4630      	mov	r0, r6
 801357c:	f7ec fe30 	bl	80001e0 <memchr>
 8013580:	b108      	cbz	r0, 8013586 <_printf_i+0x1f2>
 8013582:	1b80      	subs	r0, r0, r6
 8013584:	6060      	str	r0, [r4, #4]
 8013586:	6863      	ldr	r3, [r4, #4]
 8013588:	6123      	str	r3, [r4, #16]
 801358a:	2300      	movs	r3, #0
 801358c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013590:	e7a8      	b.n	80134e4 <_printf_i+0x150>
 8013592:	6923      	ldr	r3, [r4, #16]
 8013594:	4632      	mov	r2, r6
 8013596:	4649      	mov	r1, r9
 8013598:	4640      	mov	r0, r8
 801359a:	47d0      	blx	sl
 801359c:	3001      	adds	r0, #1
 801359e:	d0ab      	beq.n	80134f8 <_printf_i+0x164>
 80135a0:	6823      	ldr	r3, [r4, #0]
 80135a2:	079b      	lsls	r3, r3, #30
 80135a4:	d413      	bmi.n	80135ce <_printf_i+0x23a>
 80135a6:	68e0      	ldr	r0, [r4, #12]
 80135a8:	9b03      	ldr	r3, [sp, #12]
 80135aa:	4298      	cmp	r0, r3
 80135ac:	bfb8      	it	lt
 80135ae:	4618      	movlt	r0, r3
 80135b0:	e7a4      	b.n	80134fc <_printf_i+0x168>
 80135b2:	2301      	movs	r3, #1
 80135b4:	4632      	mov	r2, r6
 80135b6:	4649      	mov	r1, r9
 80135b8:	4640      	mov	r0, r8
 80135ba:	47d0      	blx	sl
 80135bc:	3001      	adds	r0, #1
 80135be:	d09b      	beq.n	80134f8 <_printf_i+0x164>
 80135c0:	3501      	adds	r5, #1
 80135c2:	68e3      	ldr	r3, [r4, #12]
 80135c4:	9903      	ldr	r1, [sp, #12]
 80135c6:	1a5b      	subs	r3, r3, r1
 80135c8:	42ab      	cmp	r3, r5
 80135ca:	dcf2      	bgt.n	80135b2 <_printf_i+0x21e>
 80135cc:	e7eb      	b.n	80135a6 <_printf_i+0x212>
 80135ce:	2500      	movs	r5, #0
 80135d0:	f104 0619 	add.w	r6, r4, #25
 80135d4:	e7f5      	b.n	80135c2 <_printf_i+0x22e>
 80135d6:	bf00      	nop
 80135d8:	08016a73 	.word	0x08016a73
 80135dc:	08016a84 	.word	0x08016a84

080135e0 <__swbuf_r>:
 80135e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80135e2:	460e      	mov	r6, r1
 80135e4:	4614      	mov	r4, r2
 80135e6:	4605      	mov	r5, r0
 80135e8:	b118      	cbz	r0, 80135f2 <__swbuf_r+0x12>
 80135ea:	6983      	ldr	r3, [r0, #24]
 80135ec:	b90b      	cbnz	r3, 80135f2 <__swbuf_r+0x12>
 80135ee:	f001 f851 	bl	8014694 <__sinit>
 80135f2:	4b21      	ldr	r3, [pc, #132]	; (8013678 <__swbuf_r+0x98>)
 80135f4:	429c      	cmp	r4, r3
 80135f6:	d12b      	bne.n	8013650 <__swbuf_r+0x70>
 80135f8:	686c      	ldr	r4, [r5, #4]
 80135fa:	69a3      	ldr	r3, [r4, #24]
 80135fc:	60a3      	str	r3, [r4, #8]
 80135fe:	89a3      	ldrh	r3, [r4, #12]
 8013600:	071a      	lsls	r2, r3, #28
 8013602:	d52f      	bpl.n	8013664 <__swbuf_r+0x84>
 8013604:	6923      	ldr	r3, [r4, #16]
 8013606:	b36b      	cbz	r3, 8013664 <__swbuf_r+0x84>
 8013608:	6923      	ldr	r3, [r4, #16]
 801360a:	6820      	ldr	r0, [r4, #0]
 801360c:	1ac0      	subs	r0, r0, r3
 801360e:	6963      	ldr	r3, [r4, #20]
 8013610:	b2f6      	uxtb	r6, r6
 8013612:	4283      	cmp	r3, r0
 8013614:	4637      	mov	r7, r6
 8013616:	dc04      	bgt.n	8013622 <__swbuf_r+0x42>
 8013618:	4621      	mov	r1, r4
 801361a:	4628      	mov	r0, r5
 801361c:	f000 ffa6 	bl	801456c <_fflush_r>
 8013620:	bb30      	cbnz	r0, 8013670 <__swbuf_r+0x90>
 8013622:	68a3      	ldr	r3, [r4, #8]
 8013624:	3b01      	subs	r3, #1
 8013626:	60a3      	str	r3, [r4, #8]
 8013628:	6823      	ldr	r3, [r4, #0]
 801362a:	1c5a      	adds	r2, r3, #1
 801362c:	6022      	str	r2, [r4, #0]
 801362e:	701e      	strb	r6, [r3, #0]
 8013630:	6963      	ldr	r3, [r4, #20]
 8013632:	3001      	adds	r0, #1
 8013634:	4283      	cmp	r3, r0
 8013636:	d004      	beq.n	8013642 <__swbuf_r+0x62>
 8013638:	89a3      	ldrh	r3, [r4, #12]
 801363a:	07db      	lsls	r3, r3, #31
 801363c:	d506      	bpl.n	801364c <__swbuf_r+0x6c>
 801363e:	2e0a      	cmp	r6, #10
 8013640:	d104      	bne.n	801364c <__swbuf_r+0x6c>
 8013642:	4621      	mov	r1, r4
 8013644:	4628      	mov	r0, r5
 8013646:	f000 ff91 	bl	801456c <_fflush_r>
 801364a:	b988      	cbnz	r0, 8013670 <__swbuf_r+0x90>
 801364c:	4638      	mov	r0, r7
 801364e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013650:	4b0a      	ldr	r3, [pc, #40]	; (801367c <__swbuf_r+0x9c>)
 8013652:	429c      	cmp	r4, r3
 8013654:	d101      	bne.n	801365a <__swbuf_r+0x7a>
 8013656:	68ac      	ldr	r4, [r5, #8]
 8013658:	e7cf      	b.n	80135fa <__swbuf_r+0x1a>
 801365a:	4b09      	ldr	r3, [pc, #36]	; (8013680 <__swbuf_r+0xa0>)
 801365c:	429c      	cmp	r4, r3
 801365e:	bf08      	it	eq
 8013660:	68ec      	ldreq	r4, [r5, #12]
 8013662:	e7ca      	b.n	80135fa <__swbuf_r+0x1a>
 8013664:	4621      	mov	r1, r4
 8013666:	4628      	mov	r0, r5
 8013668:	f000 f80c 	bl	8013684 <__swsetup_r>
 801366c:	2800      	cmp	r0, #0
 801366e:	d0cb      	beq.n	8013608 <__swbuf_r+0x28>
 8013670:	f04f 37ff 	mov.w	r7, #4294967295
 8013674:	e7ea      	b.n	801364c <__swbuf_r+0x6c>
 8013676:	bf00      	nop
 8013678:	08016b4c 	.word	0x08016b4c
 801367c:	08016b6c 	.word	0x08016b6c
 8013680:	08016b2c 	.word	0x08016b2c

08013684 <__swsetup_r>:
 8013684:	4b32      	ldr	r3, [pc, #200]	; (8013750 <__swsetup_r+0xcc>)
 8013686:	b570      	push	{r4, r5, r6, lr}
 8013688:	681d      	ldr	r5, [r3, #0]
 801368a:	4606      	mov	r6, r0
 801368c:	460c      	mov	r4, r1
 801368e:	b125      	cbz	r5, 801369a <__swsetup_r+0x16>
 8013690:	69ab      	ldr	r3, [r5, #24]
 8013692:	b913      	cbnz	r3, 801369a <__swsetup_r+0x16>
 8013694:	4628      	mov	r0, r5
 8013696:	f000 fffd 	bl	8014694 <__sinit>
 801369a:	4b2e      	ldr	r3, [pc, #184]	; (8013754 <__swsetup_r+0xd0>)
 801369c:	429c      	cmp	r4, r3
 801369e:	d10f      	bne.n	80136c0 <__swsetup_r+0x3c>
 80136a0:	686c      	ldr	r4, [r5, #4]
 80136a2:	89a3      	ldrh	r3, [r4, #12]
 80136a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80136a8:	0719      	lsls	r1, r3, #28
 80136aa:	d42c      	bmi.n	8013706 <__swsetup_r+0x82>
 80136ac:	06dd      	lsls	r5, r3, #27
 80136ae:	d411      	bmi.n	80136d4 <__swsetup_r+0x50>
 80136b0:	2309      	movs	r3, #9
 80136b2:	6033      	str	r3, [r6, #0]
 80136b4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80136b8:	81a3      	strh	r3, [r4, #12]
 80136ba:	f04f 30ff 	mov.w	r0, #4294967295
 80136be:	e03e      	b.n	801373e <__swsetup_r+0xba>
 80136c0:	4b25      	ldr	r3, [pc, #148]	; (8013758 <__swsetup_r+0xd4>)
 80136c2:	429c      	cmp	r4, r3
 80136c4:	d101      	bne.n	80136ca <__swsetup_r+0x46>
 80136c6:	68ac      	ldr	r4, [r5, #8]
 80136c8:	e7eb      	b.n	80136a2 <__swsetup_r+0x1e>
 80136ca:	4b24      	ldr	r3, [pc, #144]	; (801375c <__swsetup_r+0xd8>)
 80136cc:	429c      	cmp	r4, r3
 80136ce:	bf08      	it	eq
 80136d0:	68ec      	ldreq	r4, [r5, #12]
 80136d2:	e7e6      	b.n	80136a2 <__swsetup_r+0x1e>
 80136d4:	0758      	lsls	r0, r3, #29
 80136d6:	d512      	bpl.n	80136fe <__swsetup_r+0x7a>
 80136d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80136da:	b141      	cbz	r1, 80136ee <__swsetup_r+0x6a>
 80136dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80136e0:	4299      	cmp	r1, r3
 80136e2:	d002      	beq.n	80136ea <__swsetup_r+0x66>
 80136e4:	4630      	mov	r0, r6
 80136e6:	f001 fc75 	bl	8014fd4 <_free_r>
 80136ea:	2300      	movs	r3, #0
 80136ec:	6363      	str	r3, [r4, #52]	; 0x34
 80136ee:	89a3      	ldrh	r3, [r4, #12]
 80136f0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80136f4:	81a3      	strh	r3, [r4, #12]
 80136f6:	2300      	movs	r3, #0
 80136f8:	6063      	str	r3, [r4, #4]
 80136fa:	6923      	ldr	r3, [r4, #16]
 80136fc:	6023      	str	r3, [r4, #0]
 80136fe:	89a3      	ldrh	r3, [r4, #12]
 8013700:	f043 0308 	orr.w	r3, r3, #8
 8013704:	81a3      	strh	r3, [r4, #12]
 8013706:	6923      	ldr	r3, [r4, #16]
 8013708:	b94b      	cbnz	r3, 801371e <__swsetup_r+0x9a>
 801370a:	89a3      	ldrh	r3, [r4, #12]
 801370c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013710:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013714:	d003      	beq.n	801371e <__swsetup_r+0x9a>
 8013716:	4621      	mov	r1, r4
 8013718:	4630      	mov	r0, r6
 801371a:	f001 f885 	bl	8014828 <__smakebuf_r>
 801371e:	89a0      	ldrh	r0, [r4, #12]
 8013720:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013724:	f010 0301 	ands.w	r3, r0, #1
 8013728:	d00a      	beq.n	8013740 <__swsetup_r+0xbc>
 801372a:	2300      	movs	r3, #0
 801372c:	60a3      	str	r3, [r4, #8]
 801372e:	6963      	ldr	r3, [r4, #20]
 8013730:	425b      	negs	r3, r3
 8013732:	61a3      	str	r3, [r4, #24]
 8013734:	6923      	ldr	r3, [r4, #16]
 8013736:	b943      	cbnz	r3, 801374a <__swsetup_r+0xc6>
 8013738:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801373c:	d1ba      	bne.n	80136b4 <__swsetup_r+0x30>
 801373e:	bd70      	pop	{r4, r5, r6, pc}
 8013740:	0781      	lsls	r1, r0, #30
 8013742:	bf58      	it	pl
 8013744:	6963      	ldrpl	r3, [r4, #20]
 8013746:	60a3      	str	r3, [r4, #8]
 8013748:	e7f4      	b.n	8013734 <__swsetup_r+0xb0>
 801374a:	2000      	movs	r0, #0
 801374c:	e7f7      	b.n	801373e <__swsetup_r+0xba>
 801374e:	bf00      	nop
 8013750:	200002a4 	.word	0x200002a4
 8013754:	08016b4c 	.word	0x08016b4c
 8013758:	08016b6c 	.word	0x08016b6c
 801375c:	08016b2c 	.word	0x08016b2c

08013760 <abort>:
 8013760:	b508      	push	{r3, lr}
 8013762:	2006      	movs	r0, #6
 8013764:	f001 fd18 	bl	8015198 <raise>
 8013768:	2001      	movs	r0, #1
 801376a:	f7f6 fc25 	bl	8009fb8 <_exit>

0801376e <quorem>:
 801376e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013772:	6903      	ldr	r3, [r0, #16]
 8013774:	690c      	ldr	r4, [r1, #16]
 8013776:	42a3      	cmp	r3, r4
 8013778:	4607      	mov	r7, r0
 801377a:	f2c0 8081 	blt.w	8013880 <quorem+0x112>
 801377e:	3c01      	subs	r4, #1
 8013780:	f101 0814 	add.w	r8, r1, #20
 8013784:	f100 0514 	add.w	r5, r0, #20
 8013788:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801378c:	9301      	str	r3, [sp, #4]
 801378e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8013792:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013796:	3301      	adds	r3, #1
 8013798:	429a      	cmp	r2, r3
 801379a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801379e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80137a2:	fbb2 f6f3 	udiv	r6, r2, r3
 80137a6:	d331      	bcc.n	801380c <quorem+0x9e>
 80137a8:	f04f 0e00 	mov.w	lr, #0
 80137ac:	4640      	mov	r0, r8
 80137ae:	46ac      	mov	ip, r5
 80137b0:	46f2      	mov	sl, lr
 80137b2:	f850 2b04 	ldr.w	r2, [r0], #4
 80137b6:	b293      	uxth	r3, r2
 80137b8:	fb06 e303 	mla	r3, r6, r3, lr
 80137bc:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80137c0:	b29b      	uxth	r3, r3
 80137c2:	ebaa 0303 	sub.w	r3, sl, r3
 80137c6:	0c12      	lsrs	r2, r2, #16
 80137c8:	f8dc a000 	ldr.w	sl, [ip]
 80137cc:	fb06 e202 	mla	r2, r6, r2, lr
 80137d0:	fa13 f38a 	uxtah	r3, r3, sl
 80137d4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80137d8:	fa1f fa82 	uxth.w	sl, r2
 80137dc:	f8dc 2000 	ldr.w	r2, [ip]
 80137e0:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80137e4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80137e8:	b29b      	uxth	r3, r3
 80137ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80137ee:	4581      	cmp	r9, r0
 80137f0:	f84c 3b04 	str.w	r3, [ip], #4
 80137f4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80137f8:	d2db      	bcs.n	80137b2 <quorem+0x44>
 80137fa:	f855 300b 	ldr.w	r3, [r5, fp]
 80137fe:	b92b      	cbnz	r3, 801380c <quorem+0x9e>
 8013800:	9b01      	ldr	r3, [sp, #4]
 8013802:	3b04      	subs	r3, #4
 8013804:	429d      	cmp	r5, r3
 8013806:	461a      	mov	r2, r3
 8013808:	d32e      	bcc.n	8013868 <quorem+0xfa>
 801380a:	613c      	str	r4, [r7, #16]
 801380c:	4638      	mov	r0, r7
 801380e:	f001 fad1 	bl	8014db4 <__mcmp>
 8013812:	2800      	cmp	r0, #0
 8013814:	db24      	blt.n	8013860 <quorem+0xf2>
 8013816:	3601      	adds	r6, #1
 8013818:	4628      	mov	r0, r5
 801381a:	f04f 0c00 	mov.w	ip, #0
 801381e:	f858 2b04 	ldr.w	r2, [r8], #4
 8013822:	f8d0 e000 	ldr.w	lr, [r0]
 8013826:	b293      	uxth	r3, r2
 8013828:	ebac 0303 	sub.w	r3, ip, r3
 801382c:	0c12      	lsrs	r2, r2, #16
 801382e:	fa13 f38e 	uxtah	r3, r3, lr
 8013832:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8013836:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801383a:	b29b      	uxth	r3, r3
 801383c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013840:	45c1      	cmp	r9, r8
 8013842:	f840 3b04 	str.w	r3, [r0], #4
 8013846:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801384a:	d2e8      	bcs.n	801381e <quorem+0xb0>
 801384c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013850:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013854:	b922      	cbnz	r2, 8013860 <quorem+0xf2>
 8013856:	3b04      	subs	r3, #4
 8013858:	429d      	cmp	r5, r3
 801385a:	461a      	mov	r2, r3
 801385c:	d30a      	bcc.n	8013874 <quorem+0x106>
 801385e:	613c      	str	r4, [r7, #16]
 8013860:	4630      	mov	r0, r6
 8013862:	b003      	add	sp, #12
 8013864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013868:	6812      	ldr	r2, [r2, #0]
 801386a:	3b04      	subs	r3, #4
 801386c:	2a00      	cmp	r2, #0
 801386e:	d1cc      	bne.n	801380a <quorem+0x9c>
 8013870:	3c01      	subs	r4, #1
 8013872:	e7c7      	b.n	8013804 <quorem+0x96>
 8013874:	6812      	ldr	r2, [r2, #0]
 8013876:	3b04      	subs	r3, #4
 8013878:	2a00      	cmp	r2, #0
 801387a:	d1f0      	bne.n	801385e <quorem+0xf0>
 801387c:	3c01      	subs	r4, #1
 801387e:	e7eb      	b.n	8013858 <quorem+0xea>
 8013880:	2000      	movs	r0, #0
 8013882:	e7ee      	b.n	8013862 <quorem+0xf4>
 8013884:	0000      	movs	r0, r0
	...

08013888 <_dtoa_r>:
 8013888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801388c:	ed2d 8b02 	vpush	{d8}
 8013890:	ec57 6b10 	vmov	r6, r7, d0
 8013894:	b095      	sub	sp, #84	; 0x54
 8013896:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8013898:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801389c:	9105      	str	r1, [sp, #20]
 801389e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80138a2:	4604      	mov	r4, r0
 80138a4:	9209      	str	r2, [sp, #36]	; 0x24
 80138a6:	930f      	str	r3, [sp, #60]	; 0x3c
 80138a8:	b975      	cbnz	r5, 80138c8 <_dtoa_r+0x40>
 80138aa:	2010      	movs	r0, #16
 80138ac:	f000 fffc 	bl	80148a8 <malloc>
 80138b0:	4602      	mov	r2, r0
 80138b2:	6260      	str	r0, [r4, #36]	; 0x24
 80138b4:	b920      	cbnz	r0, 80138c0 <_dtoa_r+0x38>
 80138b6:	4bb2      	ldr	r3, [pc, #712]	; (8013b80 <_dtoa_r+0x2f8>)
 80138b8:	21ea      	movs	r1, #234	; 0xea
 80138ba:	48b2      	ldr	r0, [pc, #712]	; (8013b84 <_dtoa_r+0x2fc>)
 80138bc:	f7ff f85c 	bl	8012978 <__assert_func>
 80138c0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80138c4:	6005      	str	r5, [r0, #0]
 80138c6:	60c5      	str	r5, [r0, #12]
 80138c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80138ca:	6819      	ldr	r1, [r3, #0]
 80138cc:	b151      	cbz	r1, 80138e4 <_dtoa_r+0x5c>
 80138ce:	685a      	ldr	r2, [r3, #4]
 80138d0:	604a      	str	r2, [r1, #4]
 80138d2:	2301      	movs	r3, #1
 80138d4:	4093      	lsls	r3, r2
 80138d6:	608b      	str	r3, [r1, #8]
 80138d8:	4620      	mov	r0, r4
 80138da:	f001 f82d 	bl	8014938 <_Bfree>
 80138de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80138e0:	2200      	movs	r2, #0
 80138e2:	601a      	str	r2, [r3, #0]
 80138e4:	1e3b      	subs	r3, r7, #0
 80138e6:	bfb9      	ittee	lt
 80138e8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80138ec:	9303      	strlt	r3, [sp, #12]
 80138ee:	2300      	movge	r3, #0
 80138f0:	f8c8 3000 	strge.w	r3, [r8]
 80138f4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80138f8:	4ba3      	ldr	r3, [pc, #652]	; (8013b88 <_dtoa_r+0x300>)
 80138fa:	bfbc      	itt	lt
 80138fc:	2201      	movlt	r2, #1
 80138fe:	f8c8 2000 	strlt.w	r2, [r8]
 8013902:	ea33 0309 	bics.w	r3, r3, r9
 8013906:	d11b      	bne.n	8013940 <_dtoa_r+0xb8>
 8013908:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801390a:	f242 730f 	movw	r3, #9999	; 0x270f
 801390e:	6013      	str	r3, [r2, #0]
 8013910:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013914:	4333      	orrs	r3, r6
 8013916:	f000 857a 	beq.w	801440e <_dtoa_r+0xb86>
 801391a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801391c:	b963      	cbnz	r3, 8013938 <_dtoa_r+0xb0>
 801391e:	4b9b      	ldr	r3, [pc, #620]	; (8013b8c <_dtoa_r+0x304>)
 8013920:	e024      	b.n	801396c <_dtoa_r+0xe4>
 8013922:	4b9b      	ldr	r3, [pc, #620]	; (8013b90 <_dtoa_r+0x308>)
 8013924:	9300      	str	r3, [sp, #0]
 8013926:	3308      	adds	r3, #8
 8013928:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801392a:	6013      	str	r3, [r2, #0]
 801392c:	9800      	ldr	r0, [sp, #0]
 801392e:	b015      	add	sp, #84	; 0x54
 8013930:	ecbd 8b02 	vpop	{d8}
 8013934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013938:	4b94      	ldr	r3, [pc, #592]	; (8013b8c <_dtoa_r+0x304>)
 801393a:	9300      	str	r3, [sp, #0]
 801393c:	3303      	adds	r3, #3
 801393e:	e7f3      	b.n	8013928 <_dtoa_r+0xa0>
 8013940:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013944:	2200      	movs	r2, #0
 8013946:	ec51 0b17 	vmov	r0, r1, d7
 801394a:	2300      	movs	r3, #0
 801394c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8013950:	f7ed f8ba 	bl	8000ac8 <__aeabi_dcmpeq>
 8013954:	4680      	mov	r8, r0
 8013956:	b158      	cbz	r0, 8013970 <_dtoa_r+0xe8>
 8013958:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801395a:	2301      	movs	r3, #1
 801395c:	6013      	str	r3, [r2, #0]
 801395e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013960:	2b00      	cmp	r3, #0
 8013962:	f000 8551 	beq.w	8014408 <_dtoa_r+0xb80>
 8013966:	488b      	ldr	r0, [pc, #556]	; (8013b94 <_dtoa_r+0x30c>)
 8013968:	6018      	str	r0, [r3, #0]
 801396a:	1e43      	subs	r3, r0, #1
 801396c:	9300      	str	r3, [sp, #0]
 801396e:	e7dd      	b.n	801392c <_dtoa_r+0xa4>
 8013970:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8013974:	aa12      	add	r2, sp, #72	; 0x48
 8013976:	a913      	add	r1, sp, #76	; 0x4c
 8013978:	4620      	mov	r0, r4
 801397a:	f001 fabf 	bl	8014efc <__d2b>
 801397e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013982:	4683      	mov	fp, r0
 8013984:	2d00      	cmp	r5, #0
 8013986:	d07c      	beq.n	8013a82 <_dtoa_r+0x1fa>
 8013988:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801398a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 801398e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013992:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8013996:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 801399a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801399e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80139a2:	4b7d      	ldr	r3, [pc, #500]	; (8013b98 <_dtoa_r+0x310>)
 80139a4:	2200      	movs	r2, #0
 80139a6:	4630      	mov	r0, r6
 80139a8:	4639      	mov	r1, r7
 80139aa:	f7ec fc6d 	bl	8000288 <__aeabi_dsub>
 80139ae:	a36e      	add	r3, pc, #440	; (adr r3, 8013b68 <_dtoa_r+0x2e0>)
 80139b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139b4:	f7ec fe20 	bl	80005f8 <__aeabi_dmul>
 80139b8:	a36d      	add	r3, pc, #436	; (adr r3, 8013b70 <_dtoa_r+0x2e8>)
 80139ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139be:	f7ec fc65 	bl	800028c <__adddf3>
 80139c2:	4606      	mov	r6, r0
 80139c4:	4628      	mov	r0, r5
 80139c6:	460f      	mov	r7, r1
 80139c8:	f7ec fdac 	bl	8000524 <__aeabi_i2d>
 80139cc:	a36a      	add	r3, pc, #424	; (adr r3, 8013b78 <_dtoa_r+0x2f0>)
 80139ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139d2:	f7ec fe11 	bl	80005f8 <__aeabi_dmul>
 80139d6:	4602      	mov	r2, r0
 80139d8:	460b      	mov	r3, r1
 80139da:	4630      	mov	r0, r6
 80139dc:	4639      	mov	r1, r7
 80139de:	f7ec fc55 	bl	800028c <__adddf3>
 80139e2:	4606      	mov	r6, r0
 80139e4:	460f      	mov	r7, r1
 80139e6:	f7ed f8b7 	bl	8000b58 <__aeabi_d2iz>
 80139ea:	2200      	movs	r2, #0
 80139ec:	4682      	mov	sl, r0
 80139ee:	2300      	movs	r3, #0
 80139f0:	4630      	mov	r0, r6
 80139f2:	4639      	mov	r1, r7
 80139f4:	f7ed f872 	bl	8000adc <__aeabi_dcmplt>
 80139f8:	b148      	cbz	r0, 8013a0e <_dtoa_r+0x186>
 80139fa:	4650      	mov	r0, sl
 80139fc:	f7ec fd92 	bl	8000524 <__aeabi_i2d>
 8013a00:	4632      	mov	r2, r6
 8013a02:	463b      	mov	r3, r7
 8013a04:	f7ed f860 	bl	8000ac8 <__aeabi_dcmpeq>
 8013a08:	b908      	cbnz	r0, 8013a0e <_dtoa_r+0x186>
 8013a0a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013a0e:	f1ba 0f16 	cmp.w	sl, #22
 8013a12:	d854      	bhi.n	8013abe <_dtoa_r+0x236>
 8013a14:	4b61      	ldr	r3, [pc, #388]	; (8013b9c <_dtoa_r+0x314>)
 8013a16:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8013a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a1e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013a22:	f7ed f85b 	bl	8000adc <__aeabi_dcmplt>
 8013a26:	2800      	cmp	r0, #0
 8013a28:	d04b      	beq.n	8013ac2 <_dtoa_r+0x23a>
 8013a2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013a2e:	2300      	movs	r3, #0
 8013a30:	930e      	str	r3, [sp, #56]	; 0x38
 8013a32:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8013a34:	1b5d      	subs	r5, r3, r5
 8013a36:	1e6b      	subs	r3, r5, #1
 8013a38:	9304      	str	r3, [sp, #16]
 8013a3a:	bf43      	ittte	mi
 8013a3c:	2300      	movmi	r3, #0
 8013a3e:	f1c5 0801 	rsbmi	r8, r5, #1
 8013a42:	9304      	strmi	r3, [sp, #16]
 8013a44:	f04f 0800 	movpl.w	r8, #0
 8013a48:	f1ba 0f00 	cmp.w	sl, #0
 8013a4c:	db3b      	blt.n	8013ac6 <_dtoa_r+0x23e>
 8013a4e:	9b04      	ldr	r3, [sp, #16]
 8013a50:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8013a54:	4453      	add	r3, sl
 8013a56:	9304      	str	r3, [sp, #16]
 8013a58:	2300      	movs	r3, #0
 8013a5a:	9306      	str	r3, [sp, #24]
 8013a5c:	9b05      	ldr	r3, [sp, #20]
 8013a5e:	2b09      	cmp	r3, #9
 8013a60:	d869      	bhi.n	8013b36 <_dtoa_r+0x2ae>
 8013a62:	2b05      	cmp	r3, #5
 8013a64:	bfc4      	itt	gt
 8013a66:	3b04      	subgt	r3, #4
 8013a68:	9305      	strgt	r3, [sp, #20]
 8013a6a:	9b05      	ldr	r3, [sp, #20]
 8013a6c:	f1a3 0302 	sub.w	r3, r3, #2
 8013a70:	bfcc      	ite	gt
 8013a72:	2500      	movgt	r5, #0
 8013a74:	2501      	movle	r5, #1
 8013a76:	2b03      	cmp	r3, #3
 8013a78:	d869      	bhi.n	8013b4e <_dtoa_r+0x2c6>
 8013a7a:	e8df f003 	tbb	[pc, r3]
 8013a7e:	4e2c      	.short	0x4e2c
 8013a80:	5a4c      	.short	0x5a4c
 8013a82:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8013a86:	441d      	add	r5, r3
 8013a88:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8013a8c:	2b20      	cmp	r3, #32
 8013a8e:	bfc1      	itttt	gt
 8013a90:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8013a94:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8013a98:	fa09 f303 	lslgt.w	r3, r9, r3
 8013a9c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8013aa0:	bfda      	itte	le
 8013aa2:	f1c3 0320 	rsble	r3, r3, #32
 8013aa6:	fa06 f003 	lslle.w	r0, r6, r3
 8013aaa:	4318      	orrgt	r0, r3
 8013aac:	f7ec fd2a 	bl	8000504 <__aeabi_ui2d>
 8013ab0:	2301      	movs	r3, #1
 8013ab2:	4606      	mov	r6, r0
 8013ab4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8013ab8:	3d01      	subs	r5, #1
 8013aba:	9310      	str	r3, [sp, #64]	; 0x40
 8013abc:	e771      	b.n	80139a2 <_dtoa_r+0x11a>
 8013abe:	2301      	movs	r3, #1
 8013ac0:	e7b6      	b.n	8013a30 <_dtoa_r+0x1a8>
 8013ac2:	900e      	str	r0, [sp, #56]	; 0x38
 8013ac4:	e7b5      	b.n	8013a32 <_dtoa_r+0x1aa>
 8013ac6:	f1ca 0300 	rsb	r3, sl, #0
 8013aca:	9306      	str	r3, [sp, #24]
 8013acc:	2300      	movs	r3, #0
 8013ace:	eba8 080a 	sub.w	r8, r8, sl
 8013ad2:	930d      	str	r3, [sp, #52]	; 0x34
 8013ad4:	e7c2      	b.n	8013a5c <_dtoa_r+0x1d4>
 8013ad6:	2300      	movs	r3, #0
 8013ad8:	9308      	str	r3, [sp, #32]
 8013ada:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013adc:	2b00      	cmp	r3, #0
 8013ade:	dc39      	bgt.n	8013b54 <_dtoa_r+0x2cc>
 8013ae0:	f04f 0901 	mov.w	r9, #1
 8013ae4:	f8cd 9004 	str.w	r9, [sp, #4]
 8013ae8:	464b      	mov	r3, r9
 8013aea:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8013aee:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8013af0:	2200      	movs	r2, #0
 8013af2:	6042      	str	r2, [r0, #4]
 8013af4:	2204      	movs	r2, #4
 8013af6:	f102 0614 	add.w	r6, r2, #20
 8013afa:	429e      	cmp	r6, r3
 8013afc:	6841      	ldr	r1, [r0, #4]
 8013afe:	d92f      	bls.n	8013b60 <_dtoa_r+0x2d8>
 8013b00:	4620      	mov	r0, r4
 8013b02:	f000 fed9 	bl	80148b8 <_Balloc>
 8013b06:	9000      	str	r0, [sp, #0]
 8013b08:	2800      	cmp	r0, #0
 8013b0a:	d14b      	bne.n	8013ba4 <_dtoa_r+0x31c>
 8013b0c:	4b24      	ldr	r3, [pc, #144]	; (8013ba0 <_dtoa_r+0x318>)
 8013b0e:	4602      	mov	r2, r0
 8013b10:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8013b14:	e6d1      	b.n	80138ba <_dtoa_r+0x32>
 8013b16:	2301      	movs	r3, #1
 8013b18:	e7de      	b.n	8013ad8 <_dtoa_r+0x250>
 8013b1a:	2300      	movs	r3, #0
 8013b1c:	9308      	str	r3, [sp, #32]
 8013b1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013b20:	eb0a 0903 	add.w	r9, sl, r3
 8013b24:	f109 0301 	add.w	r3, r9, #1
 8013b28:	2b01      	cmp	r3, #1
 8013b2a:	9301      	str	r3, [sp, #4]
 8013b2c:	bfb8      	it	lt
 8013b2e:	2301      	movlt	r3, #1
 8013b30:	e7dd      	b.n	8013aee <_dtoa_r+0x266>
 8013b32:	2301      	movs	r3, #1
 8013b34:	e7f2      	b.n	8013b1c <_dtoa_r+0x294>
 8013b36:	2501      	movs	r5, #1
 8013b38:	2300      	movs	r3, #0
 8013b3a:	9305      	str	r3, [sp, #20]
 8013b3c:	9508      	str	r5, [sp, #32]
 8013b3e:	f04f 39ff 	mov.w	r9, #4294967295
 8013b42:	2200      	movs	r2, #0
 8013b44:	f8cd 9004 	str.w	r9, [sp, #4]
 8013b48:	2312      	movs	r3, #18
 8013b4a:	9209      	str	r2, [sp, #36]	; 0x24
 8013b4c:	e7cf      	b.n	8013aee <_dtoa_r+0x266>
 8013b4e:	2301      	movs	r3, #1
 8013b50:	9308      	str	r3, [sp, #32]
 8013b52:	e7f4      	b.n	8013b3e <_dtoa_r+0x2b6>
 8013b54:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8013b58:	f8cd 9004 	str.w	r9, [sp, #4]
 8013b5c:	464b      	mov	r3, r9
 8013b5e:	e7c6      	b.n	8013aee <_dtoa_r+0x266>
 8013b60:	3101      	adds	r1, #1
 8013b62:	6041      	str	r1, [r0, #4]
 8013b64:	0052      	lsls	r2, r2, #1
 8013b66:	e7c6      	b.n	8013af6 <_dtoa_r+0x26e>
 8013b68:	636f4361 	.word	0x636f4361
 8013b6c:	3fd287a7 	.word	0x3fd287a7
 8013b70:	8b60c8b3 	.word	0x8b60c8b3
 8013b74:	3fc68a28 	.word	0x3fc68a28
 8013b78:	509f79fb 	.word	0x509f79fb
 8013b7c:	3fd34413 	.word	0x3fd34413
 8013b80:	08016aa2 	.word	0x08016aa2
 8013b84:	08016ab9 	.word	0x08016ab9
 8013b88:	7ff00000 	.word	0x7ff00000
 8013b8c:	08016a9e 	.word	0x08016a9e
 8013b90:	08016a95 	.word	0x08016a95
 8013b94:	08016a72 	.word	0x08016a72
 8013b98:	3ff80000 	.word	0x3ff80000
 8013b9c:	08016c18 	.word	0x08016c18
 8013ba0:	08016b18 	.word	0x08016b18
 8013ba4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013ba6:	9a00      	ldr	r2, [sp, #0]
 8013ba8:	601a      	str	r2, [r3, #0]
 8013baa:	9b01      	ldr	r3, [sp, #4]
 8013bac:	2b0e      	cmp	r3, #14
 8013bae:	f200 80ad 	bhi.w	8013d0c <_dtoa_r+0x484>
 8013bb2:	2d00      	cmp	r5, #0
 8013bb4:	f000 80aa 	beq.w	8013d0c <_dtoa_r+0x484>
 8013bb8:	f1ba 0f00 	cmp.w	sl, #0
 8013bbc:	dd36      	ble.n	8013c2c <_dtoa_r+0x3a4>
 8013bbe:	4ac3      	ldr	r2, [pc, #780]	; (8013ecc <_dtoa_r+0x644>)
 8013bc0:	f00a 030f 	and.w	r3, sl, #15
 8013bc4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8013bc8:	ed93 7b00 	vldr	d7, [r3]
 8013bcc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8013bd0:	ea4f 172a 	mov.w	r7, sl, asr #4
 8013bd4:	eeb0 8a47 	vmov.f32	s16, s14
 8013bd8:	eef0 8a67 	vmov.f32	s17, s15
 8013bdc:	d016      	beq.n	8013c0c <_dtoa_r+0x384>
 8013bde:	4bbc      	ldr	r3, [pc, #752]	; (8013ed0 <_dtoa_r+0x648>)
 8013be0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013be4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013be8:	f7ec fe30 	bl	800084c <__aeabi_ddiv>
 8013bec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013bf0:	f007 070f 	and.w	r7, r7, #15
 8013bf4:	2503      	movs	r5, #3
 8013bf6:	4eb6      	ldr	r6, [pc, #728]	; (8013ed0 <_dtoa_r+0x648>)
 8013bf8:	b957      	cbnz	r7, 8013c10 <_dtoa_r+0x388>
 8013bfa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013bfe:	ec53 2b18 	vmov	r2, r3, d8
 8013c02:	f7ec fe23 	bl	800084c <__aeabi_ddiv>
 8013c06:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013c0a:	e029      	b.n	8013c60 <_dtoa_r+0x3d8>
 8013c0c:	2502      	movs	r5, #2
 8013c0e:	e7f2      	b.n	8013bf6 <_dtoa_r+0x36e>
 8013c10:	07f9      	lsls	r1, r7, #31
 8013c12:	d508      	bpl.n	8013c26 <_dtoa_r+0x39e>
 8013c14:	ec51 0b18 	vmov	r0, r1, d8
 8013c18:	e9d6 2300 	ldrd	r2, r3, [r6]
 8013c1c:	f7ec fcec 	bl	80005f8 <__aeabi_dmul>
 8013c20:	ec41 0b18 	vmov	d8, r0, r1
 8013c24:	3501      	adds	r5, #1
 8013c26:	107f      	asrs	r7, r7, #1
 8013c28:	3608      	adds	r6, #8
 8013c2a:	e7e5      	b.n	8013bf8 <_dtoa_r+0x370>
 8013c2c:	f000 80a6 	beq.w	8013d7c <_dtoa_r+0x4f4>
 8013c30:	f1ca 0600 	rsb	r6, sl, #0
 8013c34:	4ba5      	ldr	r3, [pc, #660]	; (8013ecc <_dtoa_r+0x644>)
 8013c36:	4fa6      	ldr	r7, [pc, #664]	; (8013ed0 <_dtoa_r+0x648>)
 8013c38:	f006 020f 	and.w	r2, r6, #15
 8013c3c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c44:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013c48:	f7ec fcd6 	bl	80005f8 <__aeabi_dmul>
 8013c4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013c50:	1136      	asrs	r6, r6, #4
 8013c52:	2300      	movs	r3, #0
 8013c54:	2502      	movs	r5, #2
 8013c56:	2e00      	cmp	r6, #0
 8013c58:	f040 8085 	bne.w	8013d66 <_dtoa_r+0x4de>
 8013c5c:	2b00      	cmp	r3, #0
 8013c5e:	d1d2      	bne.n	8013c06 <_dtoa_r+0x37e>
 8013c60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013c62:	2b00      	cmp	r3, #0
 8013c64:	f000 808c 	beq.w	8013d80 <_dtoa_r+0x4f8>
 8013c68:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8013c6c:	4b99      	ldr	r3, [pc, #612]	; (8013ed4 <_dtoa_r+0x64c>)
 8013c6e:	2200      	movs	r2, #0
 8013c70:	4630      	mov	r0, r6
 8013c72:	4639      	mov	r1, r7
 8013c74:	f7ec ff32 	bl	8000adc <__aeabi_dcmplt>
 8013c78:	2800      	cmp	r0, #0
 8013c7a:	f000 8081 	beq.w	8013d80 <_dtoa_r+0x4f8>
 8013c7e:	9b01      	ldr	r3, [sp, #4]
 8013c80:	2b00      	cmp	r3, #0
 8013c82:	d07d      	beq.n	8013d80 <_dtoa_r+0x4f8>
 8013c84:	f1b9 0f00 	cmp.w	r9, #0
 8013c88:	dd3c      	ble.n	8013d04 <_dtoa_r+0x47c>
 8013c8a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8013c8e:	9307      	str	r3, [sp, #28]
 8013c90:	2200      	movs	r2, #0
 8013c92:	4b91      	ldr	r3, [pc, #580]	; (8013ed8 <_dtoa_r+0x650>)
 8013c94:	4630      	mov	r0, r6
 8013c96:	4639      	mov	r1, r7
 8013c98:	f7ec fcae 	bl	80005f8 <__aeabi_dmul>
 8013c9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013ca0:	3501      	adds	r5, #1
 8013ca2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8013ca6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8013caa:	4628      	mov	r0, r5
 8013cac:	f7ec fc3a 	bl	8000524 <__aeabi_i2d>
 8013cb0:	4632      	mov	r2, r6
 8013cb2:	463b      	mov	r3, r7
 8013cb4:	f7ec fca0 	bl	80005f8 <__aeabi_dmul>
 8013cb8:	4b88      	ldr	r3, [pc, #544]	; (8013edc <_dtoa_r+0x654>)
 8013cba:	2200      	movs	r2, #0
 8013cbc:	f7ec fae6 	bl	800028c <__adddf3>
 8013cc0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8013cc4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013cc8:	9303      	str	r3, [sp, #12]
 8013cca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013ccc:	2b00      	cmp	r3, #0
 8013cce:	d15c      	bne.n	8013d8a <_dtoa_r+0x502>
 8013cd0:	4b83      	ldr	r3, [pc, #524]	; (8013ee0 <_dtoa_r+0x658>)
 8013cd2:	2200      	movs	r2, #0
 8013cd4:	4630      	mov	r0, r6
 8013cd6:	4639      	mov	r1, r7
 8013cd8:	f7ec fad6 	bl	8000288 <__aeabi_dsub>
 8013cdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013ce0:	4606      	mov	r6, r0
 8013ce2:	460f      	mov	r7, r1
 8013ce4:	f7ec ff18 	bl	8000b18 <__aeabi_dcmpgt>
 8013ce8:	2800      	cmp	r0, #0
 8013cea:	f040 8296 	bne.w	801421a <_dtoa_r+0x992>
 8013cee:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8013cf2:	4630      	mov	r0, r6
 8013cf4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013cf8:	4639      	mov	r1, r7
 8013cfa:	f7ec feef 	bl	8000adc <__aeabi_dcmplt>
 8013cfe:	2800      	cmp	r0, #0
 8013d00:	f040 8288 	bne.w	8014214 <_dtoa_r+0x98c>
 8013d04:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8013d08:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8013d0c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8013d0e:	2b00      	cmp	r3, #0
 8013d10:	f2c0 8158 	blt.w	8013fc4 <_dtoa_r+0x73c>
 8013d14:	f1ba 0f0e 	cmp.w	sl, #14
 8013d18:	f300 8154 	bgt.w	8013fc4 <_dtoa_r+0x73c>
 8013d1c:	4b6b      	ldr	r3, [pc, #428]	; (8013ecc <_dtoa_r+0x644>)
 8013d1e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8013d22:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013d26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013d28:	2b00      	cmp	r3, #0
 8013d2a:	f280 80e3 	bge.w	8013ef4 <_dtoa_r+0x66c>
 8013d2e:	9b01      	ldr	r3, [sp, #4]
 8013d30:	2b00      	cmp	r3, #0
 8013d32:	f300 80df 	bgt.w	8013ef4 <_dtoa_r+0x66c>
 8013d36:	f040 826d 	bne.w	8014214 <_dtoa_r+0x98c>
 8013d3a:	4b69      	ldr	r3, [pc, #420]	; (8013ee0 <_dtoa_r+0x658>)
 8013d3c:	2200      	movs	r2, #0
 8013d3e:	4640      	mov	r0, r8
 8013d40:	4649      	mov	r1, r9
 8013d42:	f7ec fc59 	bl	80005f8 <__aeabi_dmul>
 8013d46:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013d4a:	f7ec fedb 	bl	8000b04 <__aeabi_dcmpge>
 8013d4e:	9e01      	ldr	r6, [sp, #4]
 8013d50:	4637      	mov	r7, r6
 8013d52:	2800      	cmp	r0, #0
 8013d54:	f040 8243 	bne.w	80141de <_dtoa_r+0x956>
 8013d58:	9d00      	ldr	r5, [sp, #0]
 8013d5a:	2331      	movs	r3, #49	; 0x31
 8013d5c:	f805 3b01 	strb.w	r3, [r5], #1
 8013d60:	f10a 0a01 	add.w	sl, sl, #1
 8013d64:	e23f      	b.n	80141e6 <_dtoa_r+0x95e>
 8013d66:	07f2      	lsls	r2, r6, #31
 8013d68:	d505      	bpl.n	8013d76 <_dtoa_r+0x4ee>
 8013d6a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013d6e:	f7ec fc43 	bl	80005f8 <__aeabi_dmul>
 8013d72:	3501      	adds	r5, #1
 8013d74:	2301      	movs	r3, #1
 8013d76:	1076      	asrs	r6, r6, #1
 8013d78:	3708      	adds	r7, #8
 8013d7a:	e76c      	b.n	8013c56 <_dtoa_r+0x3ce>
 8013d7c:	2502      	movs	r5, #2
 8013d7e:	e76f      	b.n	8013c60 <_dtoa_r+0x3d8>
 8013d80:	9b01      	ldr	r3, [sp, #4]
 8013d82:	f8cd a01c 	str.w	sl, [sp, #28]
 8013d86:	930c      	str	r3, [sp, #48]	; 0x30
 8013d88:	e78d      	b.n	8013ca6 <_dtoa_r+0x41e>
 8013d8a:	9900      	ldr	r1, [sp, #0]
 8013d8c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8013d8e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013d90:	4b4e      	ldr	r3, [pc, #312]	; (8013ecc <_dtoa_r+0x644>)
 8013d92:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013d96:	4401      	add	r1, r0
 8013d98:	9102      	str	r1, [sp, #8]
 8013d9a:	9908      	ldr	r1, [sp, #32]
 8013d9c:	eeb0 8a47 	vmov.f32	s16, s14
 8013da0:	eef0 8a67 	vmov.f32	s17, s15
 8013da4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013da8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8013dac:	2900      	cmp	r1, #0
 8013dae:	d045      	beq.n	8013e3c <_dtoa_r+0x5b4>
 8013db0:	494c      	ldr	r1, [pc, #304]	; (8013ee4 <_dtoa_r+0x65c>)
 8013db2:	2000      	movs	r0, #0
 8013db4:	f7ec fd4a 	bl	800084c <__aeabi_ddiv>
 8013db8:	ec53 2b18 	vmov	r2, r3, d8
 8013dbc:	f7ec fa64 	bl	8000288 <__aeabi_dsub>
 8013dc0:	9d00      	ldr	r5, [sp, #0]
 8013dc2:	ec41 0b18 	vmov	d8, r0, r1
 8013dc6:	4639      	mov	r1, r7
 8013dc8:	4630      	mov	r0, r6
 8013dca:	f7ec fec5 	bl	8000b58 <__aeabi_d2iz>
 8013dce:	900c      	str	r0, [sp, #48]	; 0x30
 8013dd0:	f7ec fba8 	bl	8000524 <__aeabi_i2d>
 8013dd4:	4602      	mov	r2, r0
 8013dd6:	460b      	mov	r3, r1
 8013dd8:	4630      	mov	r0, r6
 8013dda:	4639      	mov	r1, r7
 8013ddc:	f7ec fa54 	bl	8000288 <__aeabi_dsub>
 8013de0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013de2:	3330      	adds	r3, #48	; 0x30
 8013de4:	f805 3b01 	strb.w	r3, [r5], #1
 8013de8:	ec53 2b18 	vmov	r2, r3, d8
 8013dec:	4606      	mov	r6, r0
 8013dee:	460f      	mov	r7, r1
 8013df0:	f7ec fe74 	bl	8000adc <__aeabi_dcmplt>
 8013df4:	2800      	cmp	r0, #0
 8013df6:	d165      	bne.n	8013ec4 <_dtoa_r+0x63c>
 8013df8:	4632      	mov	r2, r6
 8013dfa:	463b      	mov	r3, r7
 8013dfc:	4935      	ldr	r1, [pc, #212]	; (8013ed4 <_dtoa_r+0x64c>)
 8013dfe:	2000      	movs	r0, #0
 8013e00:	f7ec fa42 	bl	8000288 <__aeabi_dsub>
 8013e04:	ec53 2b18 	vmov	r2, r3, d8
 8013e08:	f7ec fe68 	bl	8000adc <__aeabi_dcmplt>
 8013e0c:	2800      	cmp	r0, #0
 8013e0e:	f040 80b9 	bne.w	8013f84 <_dtoa_r+0x6fc>
 8013e12:	9b02      	ldr	r3, [sp, #8]
 8013e14:	429d      	cmp	r5, r3
 8013e16:	f43f af75 	beq.w	8013d04 <_dtoa_r+0x47c>
 8013e1a:	4b2f      	ldr	r3, [pc, #188]	; (8013ed8 <_dtoa_r+0x650>)
 8013e1c:	ec51 0b18 	vmov	r0, r1, d8
 8013e20:	2200      	movs	r2, #0
 8013e22:	f7ec fbe9 	bl	80005f8 <__aeabi_dmul>
 8013e26:	4b2c      	ldr	r3, [pc, #176]	; (8013ed8 <_dtoa_r+0x650>)
 8013e28:	ec41 0b18 	vmov	d8, r0, r1
 8013e2c:	2200      	movs	r2, #0
 8013e2e:	4630      	mov	r0, r6
 8013e30:	4639      	mov	r1, r7
 8013e32:	f7ec fbe1 	bl	80005f8 <__aeabi_dmul>
 8013e36:	4606      	mov	r6, r0
 8013e38:	460f      	mov	r7, r1
 8013e3a:	e7c4      	b.n	8013dc6 <_dtoa_r+0x53e>
 8013e3c:	ec51 0b17 	vmov	r0, r1, d7
 8013e40:	f7ec fbda 	bl	80005f8 <__aeabi_dmul>
 8013e44:	9b02      	ldr	r3, [sp, #8]
 8013e46:	9d00      	ldr	r5, [sp, #0]
 8013e48:	930c      	str	r3, [sp, #48]	; 0x30
 8013e4a:	ec41 0b18 	vmov	d8, r0, r1
 8013e4e:	4639      	mov	r1, r7
 8013e50:	4630      	mov	r0, r6
 8013e52:	f7ec fe81 	bl	8000b58 <__aeabi_d2iz>
 8013e56:	9011      	str	r0, [sp, #68]	; 0x44
 8013e58:	f7ec fb64 	bl	8000524 <__aeabi_i2d>
 8013e5c:	4602      	mov	r2, r0
 8013e5e:	460b      	mov	r3, r1
 8013e60:	4630      	mov	r0, r6
 8013e62:	4639      	mov	r1, r7
 8013e64:	f7ec fa10 	bl	8000288 <__aeabi_dsub>
 8013e68:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013e6a:	3330      	adds	r3, #48	; 0x30
 8013e6c:	f805 3b01 	strb.w	r3, [r5], #1
 8013e70:	9b02      	ldr	r3, [sp, #8]
 8013e72:	429d      	cmp	r5, r3
 8013e74:	4606      	mov	r6, r0
 8013e76:	460f      	mov	r7, r1
 8013e78:	f04f 0200 	mov.w	r2, #0
 8013e7c:	d134      	bne.n	8013ee8 <_dtoa_r+0x660>
 8013e7e:	4b19      	ldr	r3, [pc, #100]	; (8013ee4 <_dtoa_r+0x65c>)
 8013e80:	ec51 0b18 	vmov	r0, r1, d8
 8013e84:	f7ec fa02 	bl	800028c <__adddf3>
 8013e88:	4602      	mov	r2, r0
 8013e8a:	460b      	mov	r3, r1
 8013e8c:	4630      	mov	r0, r6
 8013e8e:	4639      	mov	r1, r7
 8013e90:	f7ec fe42 	bl	8000b18 <__aeabi_dcmpgt>
 8013e94:	2800      	cmp	r0, #0
 8013e96:	d175      	bne.n	8013f84 <_dtoa_r+0x6fc>
 8013e98:	ec53 2b18 	vmov	r2, r3, d8
 8013e9c:	4911      	ldr	r1, [pc, #68]	; (8013ee4 <_dtoa_r+0x65c>)
 8013e9e:	2000      	movs	r0, #0
 8013ea0:	f7ec f9f2 	bl	8000288 <__aeabi_dsub>
 8013ea4:	4602      	mov	r2, r0
 8013ea6:	460b      	mov	r3, r1
 8013ea8:	4630      	mov	r0, r6
 8013eaa:	4639      	mov	r1, r7
 8013eac:	f7ec fe16 	bl	8000adc <__aeabi_dcmplt>
 8013eb0:	2800      	cmp	r0, #0
 8013eb2:	f43f af27 	beq.w	8013d04 <_dtoa_r+0x47c>
 8013eb6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8013eb8:	1e6b      	subs	r3, r5, #1
 8013eba:	930c      	str	r3, [sp, #48]	; 0x30
 8013ebc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8013ec0:	2b30      	cmp	r3, #48	; 0x30
 8013ec2:	d0f8      	beq.n	8013eb6 <_dtoa_r+0x62e>
 8013ec4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8013ec8:	e04a      	b.n	8013f60 <_dtoa_r+0x6d8>
 8013eca:	bf00      	nop
 8013ecc:	08016c18 	.word	0x08016c18
 8013ed0:	08016bf0 	.word	0x08016bf0
 8013ed4:	3ff00000 	.word	0x3ff00000
 8013ed8:	40240000 	.word	0x40240000
 8013edc:	401c0000 	.word	0x401c0000
 8013ee0:	40140000 	.word	0x40140000
 8013ee4:	3fe00000 	.word	0x3fe00000
 8013ee8:	4baf      	ldr	r3, [pc, #700]	; (80141a8 <_dtoa_r+0x920>)
 8013eea:	f7ec fb85 	bl	80005f8 <__aeabi_dmul>
 8013eee:	4606      	mov	r6, r0
 8013ef0:	460f      	mov	r7, r1
 8013ef2:	e7ac      	b.n	8013e4e <_dtoa_r+0x5c6>
 8013ef4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8013ef8:	9d00      	ldr	r5, [sp, #0]
 8013efa:	4642      	mov	r2, r8
 8013efc:	464b      	mov	r3, r9
 8013efe:	4630      	mov	r0, r6
 8013f00:	4639      	mov	r1, r7
 8013f02:	f7ec fca3 	bl	800084c <__aeabi_ddiv>
 8013f06:	f7ec fe27 	bl	8000b58 <__aeabi_d2iz>
 8013f0a:	9002      	str	r0, [sp, #8]
 8013f0c:	f7ec fb0a 	bl	8000524 <__aeabi_i2d>
 8013f10:	4642      	mov	r2, r8
 8013f12:	464b      	mov	r3, r9
 8013f14:	f7ec fb70 	bl	80005f8 <__aeabi_dmul>
 8013f18:	4602      	mov	r2, r0
 8013f1a:	460b      	mov	r3, r1
 8013f1c:	4630      	mov	r0, r6
 8013f1e:	4639      	mov	r1, r7
 8013f20:	f7ec f9b2 	bl	8000288 <__aeabi_dsub>
 8013f24:	9e02      	ldr	r6, [sp, #8]
 8013f26:	9f01      	ldr	r7, [sp, #4]
 8013f28:	3630      	adds	r6, #48	; 0x30
 8013f2a:	f805 6b01 	strb.w	r6, [r5], #1
 8013f2e:	9e00      	ldr	r6, [sp, #0]
 8013f30:	1bae      	subs	r6, r5, r6
 8013f32:	42b7      	cmp	r7, r6
 8013f34:	4602      	mov	r2, r0
 8013f36:	460b      	mov	r3, r1
 8013f38:	d137      	bne.n	8013faa <_dtoa_r+0x722>
 8013f3a:	f7ec f9a7 	bl	800028c <__adddf3>
 8013f3e:	4642      	mov	r2, r8
 8013f40:	464b      	mov	r3, r9
 8013f42:	4606      	mov	r6, r0
 8013f44:	460f      	mov	r7, r1
 8013f46:	f7ec fde7 	bl	8000b18 <__aeabi_dcmpgt>
 8013f4a:	b9c8      	cbnz	r0, 8013f80 <_dtoa_r+0x6f8>
 8013f4c:	4642      	mov	r2, r8
 8013f4e:	464b      	mov	r3, r9
 8013f50:	4630      	mov	r0, r6
 8013f52:	4639      	mov	r1, r7
 8013f54:	f7ec fdb8 	bl	8000ac8 <__aeabi_dcmpeq>
 8013f58:	b110      	cbz	r0, 8013f60 <_dtoa_r+0x6d8>
 8013f5a:	9b02      	ldr	r3, [sp, #8]
 8013f5c:	07d9      	lsls	r1, r3, #31
 8013f5e:	d40f      	bmi.n	8013f80 <_dtoa_r+0x6f8>
 8013f60:	4620      	mov	r0, r4
 8013f62:	4659      	mov	r1, fp
 8013f64:	f000 fce8 	bl	8014938 <_Bfree>
 8013f68:	2300      	movs	r3, #0
 8013f6a:	702b      	strb	r3, [r5, #0]
 8013f6c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013f6e:	f10a 0001 	add.w	r0, sl, #1
 8013f72:	6018      	str	r0, [r3, #0]
 8013f74:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013f76:	2b00      	cmp	r3, #0
 8013f78:	f43f acd8 	beq.w	801392c <_dtoa_r+0xa4>
 8013f7c:	601d      	str	r5, [r3, #0]
 8013f7e:	e4d5      	b.n	801392c <_dtoa_r+0xa4>
 8013f80:	f8cd a01c 	str.w	sl, [sp, #28]
 8013f84:	462b      	mov	r3, r5
 8013f86:	461d      	mov	r5, r3
 8013f88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013f8c:	2a39      	cmp	r2, #57	; 0x39
 8013f8e:	d108      	bne.n	8013fa2 <_dtoa_r+0x71a>
 8013f90:	9a00      	ldr	r2, [sp, #0]
 8013f92:	429a      	cmp	r2, r3
 8013f94:	d1f7      	bne.n	8013f86 <_dtoa_r+0x6fe>
 8013f96:	9a07      	ldr	r2, [sp, #28]
 8013f98:	9900      	ldr	r1, [sp, #0]
 8013f9a:	3201      	adds	r2, #1
 8013f9c:	9207      	str	r2, [sp, #28]
 8013f9e:	2230      	movs	r2, #48	; 0x30
 8013fa0:	700a      	strb	r2, [r1, #0]
 8013fa2:	781a      	ldrb	r2, [r3, #0]
 8013fa4:	3201      	adds	r2, #1
 8013fa6:	701a      	strb	r2, [r3, #0]
 8013fa8:	e78c      	b.n	8013ec4 <_dtoa_r+0x63c>
 8013faa:	4b7f      	ldr	r3, [pc, #508]	; (80141a8 <_dtoa_r+0x920>)
 8013fac:	2200      	movs	r2, #0
 8013fae:	f7ec fb23 	bl	80005f8 <__aeabi_dmul>
 8013fb2:	2200      	movs	r2, #0
 8013fb4:	2300      	movs	r3, #0
 8013fb6:	4606      	mov	r6, r0
 8013fb8:	460f      	mov	r7, r1
 8013fba:	f7ec fd85 	bl	8000ac8 <__aeabi_dcmpeq>
 8013fbe:	2800      	cmp	r0, #0
 8013fc0:	d09b      	beq.n	8013efa <_dtoa_r+0x672>
 8013fc2:	e7cd      	b.n	8013f60 <_dtoa_r+0x6d8>
 8013fc4:	9a08      	ldr	r2, [sp, #32]
 8013fc6:	2a00      	cmp	r2, #0
 8013fc8:	f000 80c4 	beq.w	8014154 <_dtoa_r+0x8cc>
 8013fcc:	9a05      	ldr	r2, [sp, #20]
 8013fce:	2a01      	cmp	r2, #1
 8013fd0:	f300 80a8 	bgt.w	8014124 <_dtoa_r+0x89c>
 8013fd4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8013fd6:	2a00      	cmp	r2, #0
 8013fd8:	f000 80a0 	beq.w	801411c <_dtoa_r+0x894>
 8013fdc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8013fe0:	9e06      	ldr	r6, [sp, #24]
 8013fe2:	4645      	mov	r5, r8
 8013fe4:	9a04      	ldr	r2, [sp, #16]
 8013fe6:	2101      	movs	r1, #1
 8013fe8:	441a      	add	r2, r3
 8013fea:	4620      	mov	r0, r4
 8013fec:	4498      	add	r8, r3
 8013fee:	9204      	str	r2, [sp, #16]
 8013ff0:	f000 fd5e 	bl	8014ab0 <__i2b>
 8013ff4:	4607      	mov	r7, r0
 8013ff6:	2d00      	cmp	r5, #0
 8013ff8:	dd0b      	ble.n	8014012 <_dtoa_r+0x78a>
 8013ffa:	9b04      	ldr	r3, [sp, #16]
 8013ffc:	2b00      	cmp	r3, #0
 8013ffe:	dd08      	ble.n	8014012 <_dtoa_r+0x78a>
 8014000:	42ab      	cmp	r3, r5
 8014002:	9a04      	ldr	r2, [sp, #16]
 8014004:	bfa8      	it	ge
 8014006:	462b      	movge	r3, r5
 8014008:	eba8 0803 	sub.w	r8, r8, r3
 801400c:	1aed      	subs	r5, r5, r3
 801400e:	1ad3      	subs	r3, r2, r3
 8014010:	9304      	str	r3, [sp, #16]
 8014012:	9b06      	ldr	r3, [sp, #24]
 8014014:	b1fb      	cbz	r3, 8014056 <_dtoa_r+0x7ce>
 8014016:	9b08      	ldr	r3, [sp, #32]
 8014018:	2b00      	cmp	r3, #0
 801401a:	f000 809f 	beq.w	801415c <_dtoa_r+0x8d4>
 801401e:	2e00      	cmp	r6, #0
 8014020:	dd11      	ble.n	8014046 <_dtoa_r+0x7be>
 8014022:	4639      	mov	r1, r7
 8014024:	4632      	mov	r2, r6
 8014026:	4620      	mov	r0, r4
 8014028:	f000 fdfe 	bl	8014c28 <__pow5mult>
 801402c:	465a      	mov	r2, fp
 801402e:	4601      	mov	r1, r0
 8014030:	4607      	mov	r7, r0
 8014032:	4620      	mov	r0, r4
 8014034:	f000 fd52 	bl	8014adc <__multiply>
 8014038:	4659      	mov	r1, fp
 801403a:	9007      	str	r0, [sp, #28]
 801403c:	4620      	mov	r0, r4
 801403e:	f000 fc7b 	bl	8014938 <_Bfree>
 8014042:	9b07      	ldr	r3, [sp, #28]
 8014044:	469b      	mov	fp, r3
 8014046:	9b06      	ldr	r3, [sp, #24]
 8014048:	1b9a      	subs	r2, r3, r6
 801404a:	d004      	beq.n	8014056 <_dtoa_r+0x7ce>
 801404c:	4659      	mov	r1, fp
 801404e:	4620      	mov	r0, r4
 8014050:	f000 fdea 	bl	8014c28 <__pow5mult>
 8014054:	4683      	mov	fp, r0
 8014056:	2101      	movs	r1, #1
 8014058:	4620      	mov	r0, r4
 801405a:	f000 fd29 	bl	8014ab0 <__i2b>
 801405e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014060:	2b00      	cmp	r3, #0
 8014062:	4606      	mov	r6, r0
 8014064:	dd7c      	ble.n	8014160 <_dtoa_r+0x8d8>
 8014066:	461a      	mov	r2, r3
 8014068:	4601      	mov	r1, r0
 801406a:	4620      	mov	r0, r4
 801406c:	f000 fddc 	bl	8014c28 <__pow5mult>
 8014070:	9b05      	ldr	r3, [sp, #20]
 8014072:	2b01      	cmp	r3, #1
 8014074:	4606      	mov	r6, r0
 8014076:	dd76      	ble.n	8014166 <_dtoa_r+0x8de>
 8014078:	2300      	movs	r3, #0
 801407a:	9306      	str	r3, [sp, #24]
 801407c:	6933      	ldr	r3, [r6, #16]
 801407e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8014082:	6918      	ldr	r0, [r3, #16]
 8014084:	f000 fcc4 	bl	8014a10 <__hi0bits>
 8014088:	f1c0 0020 	rsb	r0, r0, #32
 801408c:	9b04      	ldr	r3, [sp, #16]
 801408e:	4418      	add	r0, r3
 8014090:	f010 001f 	ands.w	r0, r0, #31
 8014094:	f000 8086 	beq.w	80141a4 <_dtoa_r+0x91c>
 8014098:	f1c0 0320 	rsb	r3, r0, #32
 801409c:	2b04      	cmp	r3, #4
 801409e:	dd7f      	ble.n	80141a0 <_dtoa_r+0x918>
 80140a0:	f1c0 001c 	rsb	r0, r0, #28
 80140a4:	9b04      	ldr	r3, [sp, #16]
 80140a6:	4403      	add	r3, r0
 80140a8:	4480      	add	r8, r0
 80140aa:	4405      	add	r5, r0
 80140ac:	9304      	str	r3, [sp, #16]
 80140ae:	f1b8 0f00 	cmp.w	r8, #0
 80140b2:	dd05      	ble.n	80140c0 <_dtoa_r+0x838>
 80140b4:	4659      	mov	r1, fp
 80140b6:	4642      	mov	r2, r8
 80140b8:	4620      	mov	r0, r4
 80140ba:	f000 fe0f 	bl	8014cdc <__lshift>
 80140be:	4683      	mov	fp, r0
 80140c0:	9b04      	ldr	r3, [sp, #16]
 80140c2:	2b00      	cmp	r3, #0
 80140c4:	dd05      	ble.n	80140d2 <_dtoa_r+0x84a>
 80140c6:	4631      	mov	r1, r6
 80140c8:	461a      	mov	r2, r3
 80140ca:	4620      	mov	r0, r4
 80140cc:	f000 fe06 	bl	8014cdc <__lshift>
 80140d0:	4606      	mov	r6, r0
 80140d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80140d4:	2b00      	cmp	r3, #0
 80140d6:	d069      	beq.n	80141ac <_dtoa_r+0x924>
 80140d8:	4631      	mov	r1, r6
 80140da:	4658      	mov	r0, fp
 80140dc:	f000 fe6a 	bl	8014db4 <__mcmp>
 80140e0:	2800      	cmp	r0, #0
 80140e2:	da63      	bge.n	80141ac <_dtoa_r+0x924>
 80140e4:	2300      	movs	r3, #0
 80140e6:	4659      	mov	r1, fp
 80140e8:	220a      	movs	r2, #10
 80140ea:	4620      	mov	r0, r4
 80140ec:	f000 fc46 	bl	801497c <__multadd>
 80140f0:	9b08      	ldr	r3, [sp, #32]
 80140f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80140f6:	4683      	mov	fp, r0
 80140f8:	2b00      	cmp	r3, #0
 80140fa:	f000 818f 	beq.w	801441c <_dtoa_r+0xb94>
 80140fe:	4639      	mov	r1, r7
 8014100:	2300      	movs	r3, #0
 8014102:	220a      	movs	r2, #10
 8014104:	4620      	mov	r0, r4
 8014106:	f000 fc39 	bl	801497c <__multadd>
 801410a:	f1b9 0f00 	cmp.w	r9, #0
 801410e:	4607      	mov	r7, r0
 8014110:	f300 808e 	bgt.w	8014230 <_dtoa_r+0x9a8>
 8014114:	9b05      	ldr	r3, [sp, #20]
 8014116:	2b02      	cmp	r3, #2
 8014118:	dc50      	bgt.n	80141bc <_dtoa_r+0x934>
 801411a:	e089      	b.n	8014230 <_dtoa_r+0x9a8>
 801411c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801411e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8014122:	e75d      	b.n	8013fe0 <_dtoa_r+0x758>
 8014124:	9b01      	ldr	r3, [sp, #4]
 8014126:	1e5e      	subs	r6, r3, #1
 8014128:	9b06      	ldr	r3, [sp, #24]
 801412a:	42b3      	cmp	r3, r6
 801412c:	bfbf      	itttt	lt
 801412e:	9b06      	ldrlt	r3, [sp, #24]
 8014130:	9606      	strlt	r6, [sp, #24]
 8014132:	1af2      	sublt	r2, r6, r3
 8014134:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8014136:	bfb6      	itet	lt
 8014138:	189b      	addlt	r3, r3, r2
 801413a:	1b9e      	subge	r6, r3, r6
 801413c:	930d      	strlt	r3, [sp, #52]	; 0x34
 801413e:	9b01      	ldr	r3, [sp, #4]
 8014140:	bfb8      	it	lt
 8014142:	2600      	movlt	r6, #0
 8014144:	2b00      	cmp	r3, #0
 8014146:	bfb5      	itete	lt
 8014148:	eba8 0503 	sublt.w	r5, r8, r3
 801414c:	9b01      	ldrge	r3, [sp, #4]
 801414e:	2300      	movlt	r3, #0
 8014150:	4645      	movge	r5, r8
 8014152:	e747      	b.n	8013fe4 <_dtoa_r+0x75c>
 8014154:	9e06      	ldr	r6, [sp, #24]
 8014156:	9f08      	ldr	r7, [sp, #32]
 8014158:	4645      	mov	r5, r8
 801415a:	e74c      	b.n	8013ff6 <_dtoa_r+0x76e>
 801415c:	9a06      	ldr	r2, [sp, #24]
 801415e:	e775      	b.n	801404c <_dtoa_r+0x7c4>
 8014160:	9b05      	ldr	r3, [sp, #20]
 8014162:	2b01      	cmp	r3, #1
 8014164:	dc18      	bgt.n	8014198 <_dtoa_r+0x910>
 8014166:	9b02      	ldr	r3, [sp, #8]
 8014168:	b9b3      	cbnz	r3, 8014198 <_dtoa_r+0x910>
 801416a:	9b03      	ldr	r3, [sp, #12]
 801416c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014170:	b9a3      	cbnz	r3, 801419c <_dtoa_r+0x914>
 8014172:	9b03      	ldr	r3, [sp, #12]
 8014174:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014178:	0d1b      	lsrs	r3, r3, #20
 801417a:	051b      	lsls	r3, r3, #20
 801417c:	b12b      	cbz	r3, 801418a <_dtoa_r+0x902>
 801417e:	9b04      	ldr	r3, [sp, #16]
 8014180:	3301      	adds	r3, #1
 8014182:	9304      	str	r3, [sp, #16]
 8014184:	f108 0801 	add.w	r8, r8, #1
 8014188:	2301      	movs	r3, #1
 801418a:	9306      	str	r3, [sp, #24]
 801418c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801418e:	2b00      	cmp	r3, #0
 8014190:	f47f af74 	bne.w	801407c <_dtoa_r+0x7f4>
 8014194:	2001      	movs	r0, #1
 8014196:	e779      	b.n	801408c <_dtoa_r+0x804>
 8014198:	2300      	movs	r3, #0
 801419a:	e7f6      	b.n	801418a <_dtoa_r+0x902>
 801419c:	9b02      	ldr	r3, [sp, #8]
 801419e:	e7f4      	b.n	801418a <_dtoa_r+0x902>
 80141a0:	d085      	beq.n	80140ae <_dtoa_r+0x826>
 80141a2:	4618      	mov	r0, r3
 80141a4:	301c      	adds	r0, #28
 80141a6:	e77d      	b.n	80140a4 <_dtoa_r+0x81c>
 80141a8:	40240000 	.word	0x40240000
 80141ac:	9b01      	ldr	r3, [sp, #4]
 80141ae:	2b00      	cmp	r3, #0
 80141b0:	dc38      	bgt.n	8014224 <_dtoa_r+0x99c>
 80141b2:	9b05      	ldr	r3, [sp, #20]
 80141b4:	2b02      	cmp	r3, #2
 80141b6:	dd35      	ble.n	8014224 <_dtoa_r+0x99c>
 80141b8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80141bc:	f1b9 0f00 	cmp.w	r9, #0
 80141c0:	d10d      	bne.n	80141de <_dtoa_r+0x956>
 80141c2:	4631      	mov	r1, r6
 80141c4:	464b      	mov	r3, r9
 80141c6:	2205      	movs	r2, #5
 80141c8:	4620      	mov	r0, r4
 80141ca:	f000 fbd7 	bl	801497c <__multadd>
 80141ce:	4601      	mov	r1, r0
 80141d0:	4606      	mov	r6, r0
 80141d2:	4658      	mov	r0, fp
 80141d4:	f000 fdee 	bl	8014db4 <__mcmp>
 80141d8:	2800      	cmp	r0, #0
 80141da:	f73f adbd 	bgt.w	8013d58 <_dtoa_r+0x4d0>
 80141de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80141e0:	9d00      	ldr	r5, [sp, #0]
 80141e2:	ea6f 0a03 	mvn.w	sl, r3
 80141e6:	f04f 0800 	mov.w	r8, #0
 80141ea:	4631      	mov	r1, r6
 80141ec:	4620      	mov	r0, r4
 80141ee:	f000 fba3 	bl	8014938 <_Bfree>
 80141f2:	2f00      	cmp	r7, #0
 80141f4:	f43f aeb4 	beq.w	8013f60 <_dtoa_r+0x6d8>
 80141f8:	f1b8 0f00 	cmp.w	r8, #0
 80141fc:	d005      	beq.n	801420a <_dtoa_r+0x982>
 80141fe:	45b8      	cmp	r8, r7
 8014200:	d003      	beq.n	801420a <_dtoa_r+0x982>
 8014202:	4641      	mov	r1, r8
 8014204:	4620      	mov	r0, r4
 8014206:	f000 fb97 	bl	8014938 <_Bfree>
 801420a:	4639      	mov	r1, r7
 801420c:	4620      	mov	r0, r4
 801420e:	f000 fb93 	bl	8014938 <_Bfree>
 8014212:	e6a5      	b.n	8013f60 <_dtoa_r+0x6d8>
 8014214:	2600      	movs	r6, #0
 8014216:	4637      	mov	r7, r6
 8014218:	e7e1      	b.n	80141de <_dtoa_r+0x956>
 801421a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801421c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8014220:	4637      	mov	r7, r6
 8014222:	e599      	b.n	8013d58 <_dtoa_r+0x4d0>
 8014224:	9b08      	ldr	r3, [sp, #32]
 8014226:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801422a:	2b00      	cmp	r3, #0
 801422c:	f000 80fd 	beq.w	801442a <_dtoa_r+0xba2>
 8014230:	2d00      	cmp	r5, #0
 8014232:	dd05      	ble.n	8014240 <_dtoa_r+0x9b8>
 8014234:	4639      	mov	r1, r7
 8014236:	462a      	mov	r2, r5
 8014238:	4620      	mov	r0, r4
 801423a:	f000 fd4f 	bl	8014cdc <__lshift>
 801423e:	4607      	mov	r7, r0
 8014240:	9b06      	ldr	r3, [sp, #24]
 8014242:	2b00      	cmp	r3, #0
 8014244:	d05c      	beq.n	8014300 <_dtoa_r+0xa78>
 8014246:	6879      	ldr	r1, [r7, #4]
 8014248:	4620      	mov	r0, r4
 801424a:	f000 fb35 	bl	80148b8 <_Balloc>
 801424e:	4605      	mov	r5, r0
 8014250:	b928      	cbnz	r0, 801425e <_dtoa_r+0x9d6>
 8014252:	4b80      	ldr	r3, [pc, #512]	; (8014454 <_dtoa_r+0xbcc>)
 8014254:	4602      	mov	r2, r0
 8014256:	f240 21ea 	movw	r1, #746	; 0x2ea
 801425a:	f7ff bb2e 	b.w	80138ba <_dtoa_r+0x32>
 801425e:	693a      	ldr	r2, [r7, #16]
 8014260:	3202      	adds	r2, #2
 8014262:	0092      	lsls	r2, r2, #2
 8014264:	f107 010c 	add.w	r1, r7, #12
 8014268:	300c      	adds	r0, #12
 801426a:	f7fe fbdf 	bl	8012a2c <memcpy>
 801426e:	2201      	movs	r2, #1
 8014270:	4629      	mov	r1, r5
 8014272:	4620      	mov	r0, r4
 8014274:	f000 fd32 	bl	8014cdc <__lshift>
 8014278:	9b00      	ldr	r3, [sp, #0]
 801427a:	3301      	adds	r3, #1
 801427c:	9301      	str	r3, [sp, #4]
 801427e:	9b00      	ldr	r3, [sp, #0]
 8014280:	444b      	add	r3, r9
 8014282:	9307      	str	r3, [sp, #28]
 8014284:	9b02      	ldr	r3, [sp, #8]
 8014286:	f003 0301 	and.w	r3, r3, #1
 801428a:	46b8      	mov	r8, r7
 801428c:	9306      	str	r3, [sp, #24]
 801428e:	4607      	mov	r7, r0
 8014290:	9b01      	ldr	r3, [sp, #4]
 8014292:	4631      	mov	r1, r6
 8014294:	3b01      	subs	r3, #1
 8014296:	4658      	mov	r0, fp
 8014298:	9302      	str	r3, [sp, #8]
 801429a:	f7ff fa68 	bl	801376e <quorem>
 801429e:	4603      	mov	r3, r0
 80142a0:	3330      	adds	r3, #48	; 0x30
 80142a2:	9004      	str	r0, [sp, #16]
 80142a4:	4641      	mov	r1, r8
 80142a6:	4658      	mov	r0, fp
 80142a8:	9308      	str	r3, [sp, #32]
 80142aa:	f000 fd83 	bl	8014db4 <__mcmp>
 80142ae:	463a      	mov	r2, r7
 80142b0:	4681      	mov	r9, r0
 80142b2:	4631      	mov	r1, r6
 80142b4:	4620      	mov	r0, r4
 80142b6:	f000 fd99 	bl	8014dec <__mdiff>
 80142ba:	68c2      	ldr	r2, [r0, #12]
 80142bc:	9b08      	ldr	r3, [sp, #32]
 80142be:	4605      	mov	r5, r0
 80142c0:	bb02      	cbnz	r2, 8014304 <_dtoa_r+0xa7c>
 80142c2:	4601      	mov	r1, r0
 80142c4:	4658      	mov	r0, fp
 80142c6:	f000 fd75 	bl	8014db4 <__mcmp>
 80142ca:	9b08      	ldr	r3, [sp, #32]
 80142cc:	4602      	mov	r2, r0
 80142ce:	4629      	mov	r1, r5
 80142d0:	4620      	mov	r0, r4
 80142d2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80142d6:	f000 fb2f 	bl	8014938 <_Bfree>
 80142da:	9b05      	ldr	r3, [sp, #20]
 80142dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80142de:	9d01      	ldr	r5, [sp, #4]
 80142e0:	ea43 0102 	orr.w	r1, r3, r2
 80142e4:	9b06      	ldr	r3, [sp, #24]
 80142e6:	430b      	orrs	r3, r1
 80142e8:	9b08      	ldr	r3, [sp, #32]
 80142ea:	d10d      	bne.n	8014308 <_dtoa_r+0xa80>
 80142ec:	2b39      	cmp	r3, #57	; 0x39
 80142ee:	d029      	beq.n	8014344 <_dtoa_r+0xabc>
 80142f0:	f1b9 0f00 	cmp.w	r9, #0
 80142f4:	dd01      	ble.n	80142fa <_dtoa_r+0xa72>
 80142f6:	9b04      	ldr	r3, [sp, #16]
 80142f8:	3331      	adds	r3, #49	; 0x31
 80142fa:	9a02      	ldr	r2, [sp, #8]
 80142fc:	7013      	strb	r3, [r2, #0]
 80142fe:	e774      	b.n	80141ea <_dtoa_r+0x962>
 8014300:	4638      	mov	r0, r7
 8014302:	e7b9      	b.n	8014278 <_dtoa_r+0x9f0>
 8014304:	2201      	movs	r2, #1
 8014306:	e7e2      	b.n	80142ce <_dtoa_r+0xa46>
 8014308:	f1b9 0f00 	cmp.w	r9, #0
 801430c:	db06      	blt.n	801431c <_dtoa_r+0xa94>
 801430e:	9905      	ldr	r1, [sp, #20]
 8014310:	ea41 0909 	orr.w	r9, r1, r9
 8014314:	9906      	ldr	r1, [sp, #24]
 8014316:	ea59 0101 	orrs.w	r1, r9, r1
 801431a:	d120      	bne.n	801435e <_dtoa_r+0xad6>
 801431c:	2a00      	cmp	r2, #0
 801431e:	ddec      	ble.n	80142fa <_dtoa_r+0xa72>
 8014320:	4659      	mov	r1, fp
 8014322:	2201      	movs	r2, #1
 8014324:	4620      	mov	r0, r4
 8014326:	9301      	str	r3, [sp, #4]
 8014328:	f000 fcd8 	bl	8014cdc <__lshift>
 801432c:	4631      	mov	r1, r6
 801432e:	4683      	mov	fp, r0
 8014330:	f000 fd40 	bl	8014db4 <__mcmp>
 8014334:	2800      	cmp	r0, #0
 8014336:	9b01      	ldr	r3, [sp, #4]
 8014338:	dc02      	bgt.n	8014340 <_dtoa_r+0xab8>
 801433a:	d1de      	bne.n	80142fa <_dtoa_r+0xa72>
 801433c:	07da      	lsls	r2, r3, #31
 801433e:	d5dc      	bpl.n	80142fa <_dtoa_r+0xa72>
 8014340:	2b39      	cmp	r3, #57	; 0x39
 8014342:	d1d8      	bne.n	80142f6 <_dtoa_r+0xa6e>
 8014344:	9a02      	ldr	r2, [sp, #8]
 8014346:	2339      	movs	r3, #57	; 0x39
 8014348:	7013      	strb	r3, [r2, #0]
 801434a:	462b      	mov	r3, r5
 801434c:	461d      	mov	r5, r3
 801434e:	3b01      	subs	r3, #1
 8014350:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8014354:	2a39      	cmp	r2, #57	; 0x39
 8014356:	d050      	beq.n	80143fa <_dtoa_r+0xb72>
 8014358:	3201      	adds	r2, #1
 801435a:	701a      	strb	r2, [r3, #0]
 801435c:	e745      	b.n	80141ea <_dtoa_r+0x962>
 801435e:	2a00      	cmp	r2, #0
 8014360:	dd03      	ble.n	801436a <_dtoa_r+0xae2>
 8014362:	2b39      	cmp	r3, #57	; 0x39
 8014364:	d0ee      	beq.n	8014344 <_dtoa_r+0xabc>
 8014366:	3301      	adds	r3, #1
 8014368:	e7c7      	b.n	80142fa <_dtoa_r+0xa72>
 801436a:	9a01      	ldr	r2, [sp, #4]
 801436c:	9907      	ldr	r1, [sp, #28]
 801436e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8014372:	428a      	cmp	r2, r1
 8014374:	d02a      	beq.n	80143cc <_dtoa_r+0xb44>
 8014376:	4659      	mov	r1, fp
 8014378:	2300      	movs	r3, #0
 801437a:	220a      	movs	r2, #10
 801437c:	4620      	mov	r0, r4
 801437e:	f000 fafd 	bl	801497c <__multadd>
 8014382:	45b8      	cmp	r8, r7
 8014384:	4683      	mov	fp, r0
 8014386:	f04f 0300 	mov.w	r3, #0
 801438a:	f04f 020a 	mov.w	r2, #10
 801438e:	4641      	mov	r1, r8
 8014390:	4620      	mov	r0, r4
 8014392:	d107      	bne.n	80143a4 <_dtoa_r+0xb1c>
 8014394:	f000 faf2 	bl	801497c <__multadd>
 8014398:	4680      	mov	r8, r0
 801439a:	4607      	mov	r7, r0
 801439c:	9b01      	ldr	r3, [sp, #4]
 801439e:	3301      	adds	r3, #1
 80143a0:	9301      	str	r3, [sp, #4]
 80143a2:	e775      	b.n	8014290 <_dtoa_r+0xa08>
 80143a4:	f000 faea 	bl	801497c <__multadd>
 80143a8:	4639      	mov	r1, r7
 80143aa:	4680      	mov	r8, r0
 80143ac:	2300      	movs	r3, #0
 80143ae:	220a      	movs	r2, #10
 80143b0:	4620      	mov	r0, r4
 80143b2:	f000 fae3 	bl	801497c <__multadd>
 80143b6:	4607      	mov	r7, r0
 80143b8:	e7f0      	b.n	801439c <_dtoa_r+0xb14>
 80143ba:	f1b9 0f00 	cmp.w	r9, #0
 80143be:	9a00      	ldr	r2, [sp, #0]
 80143c0:	bfcc      	ite	gt
 80143c2:	464d      	movgt	r5, r9
 80143c4:	2501      	movle	r5, #1
 80143c6:	4415      	add	r5, r2
 80143c8:	f04f 0800 	mov.w	r8, #0
 80143cc:	4659      	mov	r1, fp
 80143ce:	2201      	movs	r2, #1
 80143d0:	4620      	mov	r0, r4
 80143d2:	9301      	str	r3, [sp, #4]
 80143d4:	f000 fc82 	bl	8014cdc <__lshift>
 80143d8:	4631      	mov	r1, r6
 80143da:	4683      	mov	fp, r0
 80143dc:	f000 fcea 	bl	8014db4 <__mcmp>
 80143e0:	2800      	cmp	r0, #0
 80143e2:	dcb2      	bgt.n	801434a <_dtoa_r+0xac2>
 80143e4:	d102      	bne.n	80143ec <_dtoa_r+0xb64>
 80143e6:	9b01      	ldr	r3, [sp, #4]
 80143e8:	07db      	lsls	r3, r3, #31
 80143ea:	d4ae      	bmi.n	801434a <_dtoa_r+0xac2>
 80143ec:	462b      	mov	r3, r5
 80143ee:	461d      	mov	r5, r3
 80143f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80143f4:	2a30      	cmp	r2, #48	; 0x30
 80143f6:	d0fa      	beq.n	80143ee <_dtoa_r+0xb66>
 80143f8:	e6f7      	b.n	80141ea <_dtoa_r+0x962>
 80143fa:	9a00      	ldr	r2, [sp, #0]
 80143fc:	429a      	cmp	r2, r3
 80143fe:	d1a5      	bne.n	801434c <_dtoa_r+0xac4>
 8014400:	f10a 0a01 	add.w	sl, sl, #1
 8014404:	2331      	movs	r3, #49	; 0x31
 8014406:	e779      	b.n	80142fc <_dtoa_r+0xa74>
 8014408:	4b13      	ldr	r3, [pc, #76]	; (8014458 <_dtoa_r+0xbd0>)
 801440a:	f7ff baaf 	b.w	801396c <_dtoa_r+0xe4>
 801440e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014410:	2b00      	cmp	r3, #0
 8014412:	f47f aa86 	bne.w	8013922 <_dtoa_r+0x9a>
 8014416:	4b11      	ldr	r3, [pc, #68]	; (801445c <_dtoa_r+0xbd4>)
 8014418:	f7ff baa8 	b.w	801396c <_dtoa_r+0xe4>
 801441c:	f1b9 0f00 	cmp.w	r9, #0
 8014420:	dc03      	bgt.n	801442a <_dtoa_r+0xba2>
 8014422:	9b05      	ldr	r3, [sp, #20]
 8014424:	2b02      	cmp	r3, #2
 8014426:	f73f aec9 	bgt.w	80141bc <_dtoa_r+0x934>
 801442a:	9d00      	ldr	r5, [sp, #0]
 801442c:	4631      	mov	r1, r6
 801442e:	4658      	mov	r0, fp
 8014430:	f7ff f99d 	bl	801376e <quorem>
 8014434:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8014438:	f805 3b01 	strb.w	r3, [r5], #1
 801443c:	9a00      	ldr	r2, [sp, #0]
 801443e:	1aaa      	subs	r2, r5, r2
 8014440:	4591      	cmp	r9, r2
 8014442:	ddba      	ble.n	80143ba <_dtoa_r+0xb32>
 8014444:	4659      	mov	r1, fp
 8014446:	2300      	movs	r3, #0
 8014448:	220a      	movs	r2, #10
 801444a:	4620      	mov	r0, r4
 801444c:	f000 fa96 	bl	801497c <__multadd>
 8014450:	4683      	mov	fp, r0
 8014452:	e7eb      	b.n	801442c <_dtoa_r+0xba4>
 8014454:	08016b18 	.word	0x08016b18
 8014458:	08016a71 	.word	0x08016a71
 801445c:	08016a95 	.word	0x08016a95

08014460 <__sflush_r>:
 8014460:	898a      	ldrh	r2, [r1, #12]
 8014462:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014466:	4605      	mov	r5, r0
 8014468:	0710      	lsls	r0, r2, #28
 801446a:	460c      	mov	r4, r1
 801446c:	d458      	bmi.n	8014520 <__sflush_r+0xc0>
 801446e:	684b      	ldr	r3, [r1, #4]
 8014470:	2b00      	cmp	r3, #0
 8014472:	dc05      	bgt.n	8014480 <__sflush_r+0x20>
 8014474:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8014476:	2b00      	cmp	r3, #0
 8014478:	dc02      	bgt.n	8014480 <__sflush_r+0x20>
 801447a:	2000      	movs	r0, #0
 801447c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014480:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014482:	2e00      	cmp	r6, #0
 8014484:	d0f9      	beq.n	801447a <__sflush_r+0x1a>
 8014486:	2300      	movs	r3, #0
 8014488:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801448c:	682f      	ldr	r7, [r5, #0]
 801448e:	602b      	str	r3, [r5, #0]
 8014490:	d032      	beq.n	80144f8 <__sflush_r+0x98>
 8014492:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8014494:	89a3      	ldrh	r3, [r4, #12]
 8014496:	075a      	lsls	r2, r3, #29
 8014498:	d505      	bpl.n	80144a6 <__sflush_r+0x46>
 801449a:	6863      	ldr	r3, [r4, #4]
 801449c:	1ac0      	subs	r0, r0, r3
 801449e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80144a0:	b10b      	cbz	r3, 80144a6 <__sflush_r+0x46>
 80144a2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80144a4:	1ac0      	subs	r0, r0, r3
 80144a6:	2300      	movs	r3, #0
 80144a8:	4602      	mov	r2, r0
 80144aa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80144ac:	6a21      	ldr	r1, [r4, #32]
 80144ae:	4628      	mov	r0, r5
 80144b0:	47b0      	blx	r6
 80144b2:	1c43      	adds	r3, r0, #1
 80144b4:	89a3      	ldrh	r3, [r4, #12]
 80144b6:	d106      	bne.n	80144c6 <__sflush_r+0x66>
 80144b8:	6829      	ldr	r1, [r5, #0]
 80144ba:	291d      	cmp	r1, #29
 80144bc:	d82c      	bhi.n	8014518 <__sflush_r+0xb8>
 80144be:	4a2a      	ldr	r2, [pc, #168]	; (8014568 <__sflush_r+0x108>)
 80144c0:	40ca      	lsrs	r2, r1
 80144c2:	07d6      	lsls	r6, r2, #31
 80144c4:	d528      	bpl.n	8014518 <__sflush_r+0xb8>
 80144c6:	2200      	movs	r2, #0
 80144c8:	6062      	str	r2, [r4, #4]
 80144ca:	04d9      	lsls	r1, r3, #19
 80144cc:	6922      	ldr	r2, [r4, #16]
 80144ce:	6022      	str	r2, [r4, #0]
 80144d0:	d504      	bpl.n	80144dc <__sflush_r+0x7c>
 80144d2:	1c42      	adds	r2, r0, #1
 80144d4:	d101      	bne.n	80144da <__sflush_r+0x7a>
 80144d6:	682b      	ldr	r3, [r5, #0]
 80144d8:	b903      	cbnz	r3, 80144dc <__sflush_r+0x7c>
 80144da:	6560      	str	r0, [r4, #84]	; 0x54
 80144dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80144de:	602f      	str	r7, [r5, #0]
 80144e0:	2900      	cmp	r1, #0
 80144e2:	d0ca      	beq.n	801447a <__sflush_r+0x1a>
 80144e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80144e8:	4299      	cmp	r1, r3
 80144ea:	d002      	beq.n	80144f2 <__sflush_r+0x92>
 80144ec:	4628      	mov	r0, r5
 80144ee:	f000 fd71 	bl	8014fd4 <_free_r>
 80144f2:	2000      	movs	r0, #0
 80144f4:	6360      	str	r0, [r4, #52]	; 0x34
 80144f6:	e7c1      	b.n	801447c <__sflush_r+0x1c>
 80144f8:	6a21      	ldr	r1, [r4, #32]
 80144fa:	2301      	movs	r3, #1
 80144fc:	4628      	mov	r0, r5
 80144fe:	47b0      	blx	r6
 8014500:	1c41      	adds	r1, r0, #1
 8014502:	d1c7      	bne.n	8014494 <__sflush_r+0x34>
 8014504:	682b      	ldr	r3, [r5, #0]
 8014506:	2b00      	cmp	r3, #0
 8014508:	d0c4      	beq.n	8014494 <__sflush_r+0x34>
 801450a:	2b1d      	cmp	r3, #29
 801450c:	d001      	beq.n	8014512 <__sflush_r+0xb2>
 801450e:	2b16      	cmp	r3, #22
 8014510:	d101      	bne.n	8014516 <__sflush_r+0xb6>
 8014512:	602f      	str	r7, [r5, #0]
 8014514:	e7b1      	b.n	801447a <__sflush_r+0x1a>
 8014516:	89a3      	ldrh	r3, [r4, #12]
 8014518:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801451c:	81a3      	strh	r3, [r4, #12]
 801451e:	e7ad      	b.n	801447c <__sflush_r+0x1c>
 8014520:	690f      	ldr	r7, [r1, #16]
 8014522:	2f00      	cmp	r7, #0
 8014524:	d0a9      	beq.n	801447a <__sflush_r+0x1a>
 8014526:	0793      	lsls	r3, r2, #30
 8014528:	680e      	ldr	r6, [r1, #0]
 801452a:	bf08      	it	eq
 801452c:	694b      	ldreq	r3, [r1, #20]
 801452e:	600f      	str	r7, [r1, #0]
 8014530:	bf18      	it	ne
 8014532:	2300      	movne	r3, #0
 8014534:	eba6 0807 	sub.w	r8, r6, r7
 8014538:	608b      	str	r3, [r1, #8]
 801453a:	f1b8 0f00 	cmp.w	r8, #0
 801453e:	dd9c      	ble.n	801447a <__sflush_r+0x1a>
 8014540:	6a21      	ldr	r1, [r4, #32]
 8014542:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8014544:	4643      	mov	r3, r8
 8014546:	463a      	mov	r2, r7
 8014548:	4628      	mov	r0, r5
 801454a:	47b0      	blx	r6
 801454c:	2800      	cmp	r0, #0
 801454e:	dc06      	bgt.n	801455e <__sflush_r+0xfe>
 8014550:	89a3      	ldrh	r3, [r4, #12]
 8014552:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014556:	81a3      	strh	r3, [r4, #12]
 8014558:	f04f 30ff 	mov.w	r0, #4294967295
 801455c:	e78e      	b.n	801447c <__sflush_r+0x1c>
 801455e:	4407      	add	r7, r0
 8014560:	eba8 0800 	sub.w	r8, r8, r0
 8014564:	e7e9      	b.n	801453a <__sflush_r+0xda>
 8014566:	bf00      	nop
 8014568:	20400001 	.word	0x20400001

0801456c <_fflush_r>:
 801456c:	b538      	push	{r3, r4, r5, lr}
 801456e:	690b      	ldr	r3, [r1, #16]
 8014570:	4605      	mov	r5, r0
 8014572:	460c      	mov	r4, r1
 8014574:	b913      	cbnz	r3, 801457c <_fflush_r+0x10>
 8014576:	2500      	movs	r5, #0
 8014578:	4628      	mov	r0, r5
 801457a:	bd38      	pop	{r3, r4, r5, pc}
 801457c:	b118      	cbz	r0, 8014586 <_fflush_r+0x1a>
 801457e:	6983      	ldr	r3, [r0, #24]
 8014580:	b90b      	cbnz	r3, 8014586 <_fflush_r+0x1a>
 8014582:	f000 f887 	bl	8014694 <__sinit>
 8014586:	4b14      	ldr	r3, [pc, #80]	; (80145d8 <_fflush_r+0x6c>)
 8014588:	429c      	cmp	r4, r3
 801458a:	d11b      	bne.n	80145c4 <_fflush_r+0x58>
 801458c:	686c      	ldr	r4, [r5, #4]
 801458e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014592:	2b00      	cmp	r3, #0
 8014594:	d0ef      	beq.n	8014576 <_fflush_r+0xa>
 8014596:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8014598:	07d0      	lsls	r0, r2, #31
 801459a:	d404      	bmi.n	80145a6 <_fflush_r+0x3a>
 801459c:	0599      	lsls	r1, r3, #22
 801459e:	d402      	bmi.n	80145a6 <_fflush_r+0x3a>
 80145a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80145a2:	f000 f91a 	bl	80147da <__retarget_lock_acquire_recursive>
 80145a6:	4628      	mov	r0, r5
 80145a8:	4621      	mov	r1, r4
 80145aa:	f7ff ff59 	bl	8014460 <__sflush_r>
 80145ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80145b0:	07da      	lsls	r2, r3, #31
 80145b2:	4605      	mov	r5, r0
 80145b4:	d4e0      	bmi.n	8014578 <_fflush_r+0xc>
 80145b6:	89a3      	ldrh	r3, [r4, #12]
 80145b8:	059b      	lsls	r3, r3, #22
 80145ba:	d4dd      	bmi.n	8014578 <_fflush_r+0xc>
 80145bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80145be:	f000 f90d 	bl	80147dc <__retarget_lock_release_recursive>
 80145c2:	e7d9      	b.n	8014578 <_fflush_r+0xc>
 80145c4:	4b05      	ldr	r3, [pc, #20]	; (80145dc <_fflush_r+0x70>)
 80145c6:	429c      	cmp	r4, r3
 80145c8:	d101      	bne.n	80145ce <_fflush_r+0x62>
 80145ca:	68ac      	ldr	r4, [r5, #8]
 80145cc:	e7df      	b.n	801458e <_fflush_r+0x22>
 80145ce:	4b04      	ldr	r3, [pc, #16]	; (80145e0 <_fflush_r+0x74>)
 80145d0:	429c      	cmp	r4, r3
 80145d2:	bf08      	it	eq
 80145d4:	68ec      	ldreq	r4, [r5, #12]
 80145d6:	e7da      	b.n	801458e <_fflush_r+0x22>
 80145d8:	08016b4c 	.word	0x08016b4c
 80145dc:	08016b6c 	.word	0x08016b6c
 80145e0:	08016b2c 	.word	0x08016b2c

080145e4 <std>:
 80145e4:	2300      	movs	r3, #0
 80145e6:	b510      	push	{r4, lr}
 80145e8:	4604      	mov	r4, r0
 80145ea:	e9c0 3300 	strd	r3, r3, [r0]
 80145ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80145f2:	6083      	str	r3, [r0, #8]
 80145f4:	8181      	strh	r1, [r0, #12]
 80145f6:	6643      	str	r3, [r0, #100]	; 0x64
 80145f8:	81c2      	strh	r2, [r0, #14]
 80145fa:	6183      	str	r3, [r0, #24]
 80145fc:	4619      	mov	r1, r3
 80145fe:	2208      	movs	r2, #8
 8014600:	305c      	adds	r0, #92	; 0x5c
 8014602:	f7fe fa21 	bl	8012a48 <memset>
 8014606:	4b05      	ldr	r3, [pc, #20]	; (801461c <std+0x38>)
 8014608:	6263      	str	r3, [r4, #36]	; 0x24
 801460a:	4b05      	ldr	r3, [pc, #20]	; (8014620 <std+0x3c>)
 801460c:	62a3      	str	r3, [r4, #40]	; 0x28
 801460e:	4b05      	ldr	r3, [pc, #20]	; (8014624 <std+0x40>)
 8014610:	62e3      	str	r3, [r4, #44]	; 0x2c
 8014612:	4b05      	ldr	r3, [pc, #20]	; (8014628 <std+0x44>)
 8014614:	6224      	str	r4, [r4, #32]
 8014616:	6323      	str	r3, [r4, #48]	; 0x30
 8014618:	bd10      	pop	{r4, pc}
 801461a:	bf00      	nop
 801461c:	080151d1 	.word	0x080151d1
 8014620:	080151f3 	.word	0x080151f3
 8014624:	0801522b 	.word	0x0801522b
 8014628:	0801524f 	.word	0x0801524f

0801462c <_cleanup_r>:
 801462c:	4901      	ldr	r1, [pc, #4]	; (8014634 <_cleanup_r+0x8>)
 801462e:	f000 b8af 	b.w	8014790 <_fwalk_reent>
 8014632:	bf00      	nop
 8014634:	0801456d 	.word	0x0801456d

08014638 <__sfmoreglue>:
 8014638:	b570      	push	{r4, r5, r6, lr}
 801463a:	1e4a      	subs	r2, r1, #1
 801463c:	2568      	movs	r5, #104	; 0x68
 801463e:	4355      	muls	r5, r2
 8014640:	460e      	mov	r6, r1
 8014642:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8014646:	f000 fd15 	bl	8015074 <_malloc_r>
 801464a:	4604      	mov	r4, r0
 801464c:	b140      	cbz	r0, 8014660 <__sfmoreglue+0x28>
 801464e:	2100      	movs	r1, #0
 8014650:	e9c0 1600 	strd	r1, r6, [r0]
 8014654:	300c      	adds	r0, #12
 8014656:	60a0      	str	r0, [r4, #8]
 8014658:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801465c:	f7fe f9f4 	bl	8012a48 <memset>
 8014660:	4620      	mov	r0, r4
 8014662:	bd70      	pop	{r4, r5, r6, pc}

08014664 <__sfp_lock_acquire>:
 8014664:	4801      	ldr	r0, [pc, #4]	; (801466c <__sfp_lock_acquire+0x8>)
 8014666:	f000 b8b8 	b.w	80147da <__retarget_lock_acquire_recursive>
 801466a:	bf00      	nop
 801466c:	2000dda0 	.word	0x2000dda0

08014670 <__sfp_lock_release>:
 8014670:	4801      	ldr	r0, [pc, #4]	; (8014678 <__sfp_lock_release+0x8>)
 8014672:	f000 b8b3 	b.w	80147dc <__retarget_lock_release_recursive>
 8014676:	bf00      	nop
 8014678:	2000dda0 	.word	0x2000dda0

0801467c <__sinit_lock_acquire>:
 801467c:	4801      	ldr	r0, [pc, #4]	; (8014684 <__sinit_lock_acquire+0x8>)
 801467e:	f000 b8ac 	b.w	80147da <__retarget_lock_acquire_recursive>
 8014682:	bf00      	nop
 8014684:	2000dd9b 	.word	0x2000dd9b

08014688 <__sinit_lock_release>:
 8014688:	4801      	ldr	r0, [pc, #4]	; (8014690 <__sinit_lock_release+0x8>)
 801468a:	f000 b8a7 	b.w	80147dc <__retarget_lock_release_recursive>
 801468e:	bf00      	nop
 8014690:	2000dd9b 	.word	0x2000dd9b

08014694 <__sinit>:
 8014694:	b510      	push	{r4, lr}
 8014696:	4604      	mov	r4, r0
 8014698:	f7ff fff0 	bl	801467c <__sinit_lock_acquire>
 801469c:	69a3      	ldr	r3, [r4, #24]
 801469e:	b11b      	cbz	r3, 80146a8 <__sinit+0x14>
 80146a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80146a4:	f7ff bff0 	b.w	8014688 <__sinit_lock_release>
 80146a8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80146ac:	6523      	str	r3, [r4, #80]	; 0x50
 80146ae:	4b13      	ldr	r3, [pc, #76]	; (80146fc <__sinit+0x68>)
 80146b0:	4a13      	ldr	r2, [pc, #76]	; (8014700 <__sinit+0x6c>)
 80146b2:	681b      	ldr	r3, [r3, #0]
 80146b4:	62a2      	str	r2, [r4, #40]	; 0x28
 80146b6:	42a3      	cmp	r3, r4
 80146b8:	bf04      	itt	eq
 80146ba:	2301      	moveq	r3, #1
 80146bc:	61a3      	streq	r3, [r4, #24]
 80146be:	4620      	mov	r0, r4
 80146c0:	f000 f820 	bl	8014704 <__sfp>
 80146c4:	6060      	str	r0, [r4, #4]
 80146c6:	4620      	mov	r0, r4
 80146c8:	f000 f81c 	bl	8014704 <__sfp>
 80146cc:	60a0      	str	r0, [r4, #8]
 80146ce:	4620      	mov	r0, r4
 80146d0:	f000 f818 	bl	8014704 <__sfp>
 80146d4:	2200      	movs	r2, #0
 80146d6:	60e0      	str	r0, [r4, #12]
 80146d8:	2104      	movs	r1, #4
 80146da:	6860      	ldr	r0, [r4, #4]
 80146dc:	f7ff ff82 	bl	80145e4 <std>
 80146e0:	68a0      	ldr	r0, [r4, #8]
 80146e2:	2201      	movs	r2, #1
 80146e4:	2109      	movs	r1, #9
 80146e6:	f7ff ff7d 	bl	80145e4 <std>
 80146ea:	68e0      	ldr	r0, [r4, #12]
 80146ec:	2202      	movs	r2, #2
 80146ee:	2112      	movs	r1, #18
 80146f0:	f7ff ff78 	bl	80145e4 <std>
 80146f4:	2301      	movs	r3, #1
 80146f6:	61a3      	str	r3, [r4, #24]
 80146f8:	e7d2      	b.n	80146a0 <__sinit+0xc>
 80146fa:	bf00      	nop
 80146fc:	08016a4c 	.word	0x08016a4c
 8014700:	0801462d 	.word	0x0801462d

08014704 <__sfp>:
 8014704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014706:	4607      	mov	r7, r0
 8014708:	f7ff ffac 	bl	8014664 <__sfp_lock_acquire>
 801470c:	4b1e      	ldr	r3, [pc, #120]	; (8014788 <__sfp+0x84>)
 801470e:	681e      	ldr	r6, [r3, #0]
 8014710:	69b3      	ldr	r3, [r6, #24]
 8014712:	b913      	cbnz	r3, 801471a <__sfp+0x16>
 8014714:	4630      	mov	r0, r6
 8014716:	f7ff ffbd 	bl	8014694 <__sinit>
 801471a:	3648      	adds	r6, #72	; 0x48
 801471c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8014720:	3b01      	subs	r3, #1
 8014722:	d503      	bpl.n	801472c <__sfp+0x28>
 8014724:	6833      	ldr	r3, [r6, #0]
 8014726:	b30b      	cbz	r3, 801476c <__sfp+0x68>
 8014728:	6836      	ldr	r6, [r6, #0]
 801472a:	e7f7      	b.n	801471c <__sfp+0x18>
 801472c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8014730:	b9d5      	cbnz	r5, 8014768 <__sfp+0x64>
 8014732:	4b16      	ldr	r3, [pc, #88]	; (801478c <__sfp+0x88>)
 8014734:	60e3      	str	r3, [r4, #12]
 8014736:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801473a:	6665      	str	r5, [r4, #100]	; 0x64
 801473c:	f000 f84c 	bl	80147d8 <__retarget_lock_init_recursive>
 8014740:	f7ff ff96 	bl	8014670 <__sfp_lock_release>
 8014744:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8014748:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801474c:	6025      	str	r5, [r4, #0]
 801474e:	61a5      	str	r5, [r4, #24]
 8014750:	2208      	movs	r2, #8
 8014752:	4629      	mov	r1, r5
 8014754:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8014758:	f7fe f976 	bl	8012a48 <memset>
 801475c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8014760:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8014764:	4620      	mov	r0, r4
 8014766:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014768:	3468      	adds	r4, #104	; 0x68
 801476a:	e7d9      	b.n	8014720 <__sfp+0x1c>
 801476c:	2104      	movs	r1, #4
 801476e:	4638      	mov	r0, r7
 8014770:	f7ff ff62 	bl	8014638 <__sfmoreglue>
 8014774:	4604      	mov	r4, r0
 8014776:	6030      	str	r0, [r6, #0]
 8014778:	2800      	cmp	r0, #0
 801477a:	d1d5      	bne.n	8014728 <__sfp+0x24>
 801477c:	f7ff ff78 	bl	8014670 <__sfp_lock_release>
 8014780:	230c      	movs	r3, #12
 8014782:	603b      	str	r3, [r7, #0]
 8014784:	e7ee      	b.n	8014764 <__sfp+0x60>
 8014786:	bf00      	nop
 8014788:	08016a4c 	.word	0x08016a4c
 801478c:	ffff0001 	.word	0xffff0001

08014790 <_fwalk_reent>:
 8014790:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014794:	4606      	mov	r6, r0
 8014796:	4688      	mov	r8, r1
 8014798:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801479c:	2700      	movs	r7, #0
 801479e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80147a2:	f1b9 0901 	subs.w	r9, r9, #1
 80147a6:	d505      	bpl.n	80147b4 <_fwalk_reent+0x24>
 80147a8:	6824      	ldr	r4, [r4, #0]
 80147aa:	2c00      	cmp	r4, #0
 80147ac:	d1f7      	bne.n	801479e <_fwalk_reent+0xe>
 80147ae:	4638      	mov	r0, r7
 80147b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80147b4:	89ab      	ldrh	r3, [r5, #12]
 80147b6:	2b01      	cmp	r3, #1
 80147b8:	d907      	bls.n	80147ca <_fwalk_reent+0x3a>
 80147ba:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80147be:	3301      	adds	r3, #1
 80147c0:	d003      	beq.n	80147ca <_fwalk_reent+0x3a>
 80147c2:	4629      	mov	r1, r5
 80147c4:	4630      	mov	r0, r6
 80147c6:	47c0      	blx	r8
 80147c8:	4307      	orrs	r7, r0
 80147ca:	3568      	adds	r5, #104	; 0x68
 80147cc:	e7e9      	b.n	80147a2 <_fwalk_reent+0x12>
	...

080147d0 <_localeconv_r>:
 80147d0:	4800      	ldr	r0, [pc, #0]	; (80147d4 <_localeconv_r+0x4>)
 80147d2:	4770      	bx	lr
 80147d4:	200003f8 	.word	0x200003f8

080147d8 <__retarget_lock_init_recursive>:
 80147d8:	4770      	bx	lr

080147da <__retarget_lock_acquire_recursive>:
 80147da:	4770      	bx	lr

080147dc <__retarget_lock_release_recursive>:
 80147dc:	4770      	bx	lr

080147de <__swhatbuf_r>:
 80147de:	b570      	push	{r4, r5, r6, lr}
 80147e0:	460e      	mov	r6, r1
 80147e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80147e6:	2900      	cmp	r1, #0
 80147e8:	b096      	sub	sp, #88	; 0x58
 80147ea:	4614      	mov	r4, r2
 80147ec:	461d      	mov	r5, r3
 80147ee:	da07      	bge.n	8014800 <__swhatbuf_r+0x22>
 80147f0:	2300      	movs	r3, #0
 80147f2:	602b      	str	r3, [r5, #0]
 80147f4:	89b3      	ldrh	r3, [r6, #12]
 80147f6:	061a      	lsls	r2, r3, #24
 80147f8:	d410      	bmi.n	801481c <__swhatbuf_r+0x3e>
 80147fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80147fe:	e00e      	b.n	801481e <__swhatbuf_r+0x40>
 8014800:	466a      	mov	r2, sp
 8014802:	f000 fd4b 	bl	801529c <_fstat_r>
 8014806:	2800      	cmp	r0, #0
 8014808:	dbf2      	blt.n	80147f0 <__swhatbuf_r+0x12>
 801480a:	9a01      	ldr	r2, [sp, #4]
 801480c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8014810:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8014814:	425a      	negs	r2, r3
 8014816:	415a      	adcs	r2, r3
 8014818:	602a      	str	r2, [r5, #0]
 801481a:	e7ee      	b.n	80147fa <__swhatbuf_r+0x1c>
 801481c:	2340      	movs	r3, #64	; 0x40
 801481e:	2000      	movs	r0, #0
 8014820:	6023      	str	r3, [r4, #0]
 8014822:	b016      	add	sp, #88	; 0x58
 8014824:	bd70      	pop	{r4, r5, r6, pc}
	...

08014828 <__smakebuf_r>:
 8014828:	898b      	ldrh	r3, [r1, #12]
 801482a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801482c:	079d      	lsls	r5, r3, #30
 801482e:	4606      	mov	r6, r0
 8014830:	460c      	mov	r4, r1
 8014832:	d507      	bpl.n	8014844 <__smakebuf_r+0x1c>
 8014834:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8014838:	6023      	str	r3, [r4, #0]
 801483a:	6123      	str	r3, [r4, #16]
 801483c:	2301      	movs	r3, #1
 801483e:	6163      	str	r3, [r4, #20]
 8014840:	b002      	add	sp, #8
 8014842:	bd70      	pop	{r4, r5, r6, pc}
 8014844:	ab01      	add	r3, sp, #4
 8014846:	466a      	mov	r2, sp
 8014848:	f7ff ffc9 	bl	80147de <__swhatbuf_r>
 801484c:	9900      	ldr	r1, [sp, #0]
 801484e:	4605      	mov	r5, r0
 8014850:	4630      	mov	r0, r6
 8014852:	f000 fc0f 	bl	8015074 <_malloc_r>
 8014856:	b948      	cbnz	r0, 801486c <__smakebuf_r+0x44>
 8014858:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801485c:	059a      	lsls	r2, r3, #22
 801485e:	d4ef      	bmi.n	8014840 <__smakebuf_r+0x18>
 8014860:	f023 0303 	bic.w	r3, r3, #3
 8014864:	f043 0302 	orr.w	r3, r3, #2
 8014868:	81a3      	strh	r3, [r4, #12]
 801486a:	e7e3      	b.n	8014834 <__smakebuf_r+0xc>
 801486c:	4b0d      	ldr	r3, [pc, #52]	; (80148a4 <__smakebuf_r+0x7c>)
 801486e:	62b3      	str	r3, [r6, #40]	; 0x28
 8014870:	89a3      	ldrh	r3, [r4, #12]
 8014872:	6020      	str	r0, [r4, #0]
 8014874:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014878:	81a3      	strh	r3, [r4, #12]
 801487a:	9b00      	ldr	r3, [sp, #0]
 801487c:	6163      	str	r3, [r4, #20]
 801487e:	9b01      	ldr	r3, [sp, #4]
 8014880:	6120      	str	r0, [r4, #16]
 8014882:	b15b      	cbz	r3, 801489c <__smakebuf_r+0x74>
 8014884:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014888:	4630      	mov	r0, r6
 801488a:	f000 fd19 	bl	80152c0 <_isatty_r>
 801488e:	b128      	cbz	r0, 801489c <__smakebuf_r+0x74>
 8014890:	89a3      	ldrh	r3, [r4, #12]
 8014892:	f023 0303 	bic.w	r3, r3, #3
 8014896:	f043 0301 	orr.w	r3, r3, #1
 801489a:	81a3      	strh	r3, [r4, #12]
 801489c:	89a0      	ldrh	r0, [r4, #12]
 801489e:	4305      	orrs	r5, r0
 80148a0:	81a5      	strh	r5, [r4, #12]
 80148a2:	e7cd      	b.n	8014840 <__smakebuf_r+0x18>
 80148a4:	0801462d 	.word	0x0801462d

080148a8 <malloc>:
 80148a8:	4b02      	ldr	r3, [pc, #8]	; (80148b4 <malloc+0xc>)
 80148aa:	4601      	mov	r1, r0
 80148ac:	6818      	ldr	r0, [r3, #0]
 80148ae:	f000 bbe1 	b.w	8015074 <_malloc_r>
 80148b2:	bf00      	nop
 80148b4:	200002a4 	.word	0x200002a4

080148b8 <_Balloc>:
 80148b8:	b570      	push	{r4, r5, r6, lr}
 80148ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80148bc:	4604      	mov	r4, r0
 80148be:	460d      	mov	r5, r1
 80148c0:	b976      	cbnz	r6, 80148e0 <_Balloc+0x28>
 80148c2:	2010      	movs	r0, #16
 80148c4:	f7ff fff0 	bl	80148a8 <malloc>
 80148c8:	4602      	mov	r2, r0
 80148ca:	6260      	str	r0, [r4, #36]	; 0x24
 80148cc:	b920      	cbnz	r0, 80148d8 <_Balloc+0x20>
 80148ce:	4b18      	ldr	r3, [pc, #96]	; (8014930 <_Balloc+0x78>)
 80148d0:	4818      	ldr	r0, [pc, #96]	; (8014934 <_Balloc+0x7c>)
 80148d2:	2166      	movs	r1, #102	; 0x66
 80148d4:	f7fe f850 	bl	8012978 <__assert_func>
 80148d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80148dc:	6006      	str	r6, [r0, #0]
 80148de:	60c6      	str	r6, [r0, #12]
 80148e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80148e2:	68f3      	ldr	r3, [r6, #12]
 80148e4:	b183      	cbz	r3, 8014908 <_Balloc+0x50>
 80148e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80148e8:	68db      	ldr	r3, [r3, #12]
 80148ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80148ee:	b9b8      	cbnz	r0, 8014920 <_Balloc+0x68>
 80148f0:	2101      	movs	r1, #1
 80148f2:	fa01 f605 	lsl.w	r6, r1, r5
 80148f6:	1d72      	adds	r2, r6, #5
 80148f8:	0092      	lsls	r2, r2, #2
 80148fa:	4620      	mov	r0, r4
 80148fc:	f000 fb5a 	bl	8014fb4 <_calloc_r>
 8014900:	b160      	cbz	r0, 801491c <_Balloc+0x64>
 8014902:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8014906:	e00e      	b.n	8014926 <_Balloc+0x6e>
 8014908:	2221      	movs	r2, #33	; 0x21
 801490a:	2104      	movs	r1, #4
 801490c:	4620      	mov	r0, r4
 801490e:	f000 fb51 	bl	8014fb4 <_calloc_r>
 8014912:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014914:	60f0      	str	r0, [r6, #12]
 8014916:	68db      	ldr	r3, [r3, #12]
 8014918:	2b00      	cmp	r3, #0
 801491a:	d1e4      	bne.n	80148e6 <_Balloc+0x2e>
 801491c:	2000      	movs	r0, #0
 801491e:	bd70      	pop	{r4, r5, r6, pc}
 8014920:	6802      	ldr	r2, [r0, #0]
 8014922:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8014926:	2300      	movs	r3, #0
 8014928:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801492c:	e7f7      	b.n	801491e <_Balloc+0x66>
 801492e:	bf00      	nop
 8014930:	08016aa2 	.word	0x08016aa2
 8014934:	08016b8c 	.word	0x08016b8c

08014938 <_Bfree>:
 8014938:	b570      	push	{r4, r5, r6, lr}
 801493a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801493c:	4605      	mov	r5, r0
 801493e:	460c      	mov	r4, r1
 8014940:	b976      	cbnz	r6, 8014960 <_Bfree+0x28>
 8014942:	2010      	movs	r0, #16
 8014944:	f7ff ffb0 	bl	80148a8 <malloc>
 8014948:	4602      	mov	r2, r0
 801494a:	6268      	str	r0, [r5, #36]	; 0x24
 801494c:	b920      	cbnz	r0, 8014958 <_Bfree+0x20>
 801494e:	4b09      	ldr	r3, [pc, #36]	; (8014974 <_Bfree+0x3c>)
 8014950:	4809      	ldr	r0, [pc, #36]	; (8014978 <_Bfree+0x40>)
 8014952:	218a      	movs	r1, #138	; 0x8a
 8014954:	f7fe f810 	bl	8012978 <__assert_func>
 8014958:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801495c:	6006      	str	r6, [r0, #0]
 801495e:	60c6      	str	r6, [r0, #12]
 8014960:	b13c      	cbz	r4, 8014972 <_Bfree+0x3a>
 8014962:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8014964:	6862      	ldr	r2, [r4, #4]
 8014966:	68db      	ldr	r3, [r3, #12]
 8014968:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801496c:	6021      	str	r1, [r4, #0]
 801496e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8014972:	bd70      	pop	{r4, r5, r6, pc}
 8014974:	08016aa2 	.word	0x08016aa2
 8014978:	08016b8c 	.word	0x08016b8c

0801497c <__multadd>:
 801497c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014980:	690e      	ldr	r6, [r1, #16]
 8014982:	4607      	mov	r7, r0
 8014984:	4698      	mov	r8, r3
 8014986:	460c      	mov	r4, r1
 8014988:	f101 0014 	add.w	r0, r1, #20
 801498c:	2300      	movs	r3, #0
 801498e:	6805      	ldr	r5, [r0, #0]
 8014990:	b2a9      	uxth	r1, r5
 8014992:	fb02 8101 	mla	r1, r2, r1, r8
 8014996:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801499a:	0c2d      	lsrs	r5, r5, #16
 801499c:	fb02 c505 	mla	r5, r2, r5, ip
 80149a0:	b289      	uxth	r1, r1
 80149a2:	3301      	adds	r3, #1
 80149a4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80149a8:	429e      	cmp	r6, r3
 80149aa:	f840 1b04 	str.w	r1, [r0], #4
 80149ae:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80149b2:	dcec      	bgt.n	801498e <__multadd+0x12>
 80149b4:	f1b8 0f00 	cmp.w	r8, #0
 80149b8:	d022      	beq.n	8014a00 <__multadd+0x84>
 80149ba:	68a3      	ldr	r3, [r4, #8]
 80149bc:	42b3      	cmp	r3, r6
 80149be:	dc19      	bgt.n	80149f4 <__multadd+0x78>
 80149c0:	6861      	ldr	r1, [r4, #4]
 80149c2:	4638      	mov	r0, r7
 80149c4:	3101      	adds	r1, #1
 80149c6:	f7ff ff77 	bl	80148b8 <_Balloc>
 80149ca:	4605      	mov	r5, r0
 80149cc:	b928      	cbnz	r0, 80149da <__multadd+0x5e>
 80149ce:	4602      	mov	r2, r0
 80149d0:	4b0d      	ldr	r3, [pc, #52]	; (8014a08 <__multadd+0x8c>)
 80149d2:	480e      	ldr	r0, [pc, #56]	; (8014a0c <__multadd+0x90>)
 80149d4:	21b5      	movs	r1, #181	; 0xb5
 80149d6:	f7fd ffcf 	bl	8012978 <__assert_func>
 80149da:	6922      	ldr	r2, [r4, #16]
 80149dc:	3202      	adds	r2, #2
 80149de:	f104 010c 	add.w	r1, r4, #12
 80149e2:	0092      	lsls	r2, r2, #2
 80149e4:	300c      	adds	r0, #12
 80149e6:	f7fe f821 	bl	8012a2c <memcpy>
 80149ea:	4621      	mov	r1, r4
 80149ec:	4638      	mov	r0, r7
 80149ee:	f7ff ffa3 	bl	8014938 <_Bfree>
 80149f2:	462c      	mov	r4, r5
 80149f4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80149f8:	3601      	adds	r6, #1
 80149fa:	f8c3 8014 	str.w	r8, [r3, #20]
 80149fe:	6126      	str	r6, [r4, #16]
 8014a00:	4620      	mov	r0, r4
 8014a02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014a06:	bf00      	nop
 8014a08:	08016b18 	.word	0x08016b18
 8014a0c:	08016b8c 	.word	0x08016b8c

08014a10 <__hi0bits>:
 8014a10:	0c03      	lsrs	r3, r0, #16
 8014a12:	041b      	lsls	r3, r3, #16
 8014a14:	b9d3      	cbnz	r3, 8014a4c <__hi0bits+0x3c>
 8014a16:	0400      	lsls	r0, r0, #16
 8014a18:	2310      	movs	r3, #16
 8014a1a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8014a1e:	bf04      	itt	eq
 8014a20:	0200      	lsleq	r0, r0, #8
 8014a22:	3308      	addeq	r3, #8
 8014a24:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8014a28:	bf04      	itt	eq
 8014a2a:	0100      	lsleq	r0, r0, #4
 8014a2c:	3304      	addeq	r3, #4
 8014a2e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8014a32:	bf04      	itt	eq
 8014a34:	0080      	lsleq	r0, r0, #2
 8014a36:	3302      	addeq	r3, #2
 8014a38:	2800      	cmp	r0, #0
 8014a3a:	db05      	blt.n	8014a48 <__hi0bits+0x38>
 8014a3c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8014a40:	f103 0301 	add.w	r3, r3, #1
 8014a44:	bf08      	it	eq
 8014a46:	2320      	moveq	r3, #32
 8014a48:	4618      	mov	r0, r3
 8014a4a:	4770      	bx	lr
 8014a4c:	2300      	movs	r3, #0
 8014a4e:	e7e4      	b.n	8014a1a <__hi0bits+0xa>

08014a50 <__lo0bits>:
 8014a50:	6803      	ldr	r3, [r0, #0]
 8014a52:	f013 0207 	ands.w	r2, r3, #7
 8014a56:	4601      	mov	r1, r0
 8014a58:	d00b      	beq.n	8014a72 <__lo0bits+0x22>
 8014a5a:	07da      	lsls	r2, r3, #31
 8014a5c:	d424      	bmi.n	8014aa8 <__lo0bits+0x58>
 8014a5e:	0798      	lsls	r0, r3, #30
 8014a60:	bf49      	itett	mi
 8014a62:	085b      	lsrmi	r3, r3, #1
 8014a64:	089b      	lsrpl	r3, r3, #2
 8014a66:	2001      	movmi	r0, #1
 8014a68:	600b      	strmi	r3, [r1, #0]
 8014a6a:	bf5c      	itt	pl
 8014a6c:	600b      	strpl	r3, [r1, #0]
 8014a6e:	2002      	movpl	r0, #2
 8014a70:	4770      	bx	lr
 8014a72:	b298      	uxth	r0, r3
 8014a74:	b9b0      	cbnz	r0, 8014aa4 <__lo0bits+0x54>
 8014a76:	0c1b      	lsrs	r3, r3, #16
 8014a78:	2010      	movs	r0, #16
 8014a7a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8014a7e:	bf04      	itt	eq
 8014a80:	0a1b      	lsreq	r3, r3, #8
 8014a82:	3008      	addeq	r0, #8
 8014a84:	071a      	lsls	r2, r3, #28
 8014a86:	bf04      	itt	eq
 8014a88:	091b      	lsreq	r3, r3, #4
 8014a8a:	3004      	addeq	r0, #4
 8014a8c:	079a      	lsls	r2, r3, #30
 8014a8e:	bf04      	itt	eq
 8014a90:	089b      	lsreq	r3, r3, #2
 8014a92:	3002      	addeq	r0, #2
 8014a94:	07da      	lsls	r2, r3, #31
 8014a96:	d403      	bmi.n	8014aa0 <__lo0bits+0x50>
 8014a98:	085b      	lsrs	r3, r3, #1
 8014a9a:	f100 0001 	add.w	r0, r0, #1
 8014a9e:	d005      	beq.n	8014aac <__lo0bits+0x5c>
 8014aa0:	600b      	str	r3, [r1, #0]
 8014aa2:	4770      	bx	lr
 8014aa4:	4610      	mov	r0, r2
 8014aa6:	e7e8      	b.n	8014a7a <__lo0bits+0x2a>
 8014aa8:	2000      	movs	r0, #0
 8014aaa:	4770      	bx	lr
 8014aac:	2020      	movs	r0, #32
 8014aae:	4770      	bx	lr

08014ab0 <__i2b>:
 8014ab0:	b510      	push	{r4, lr}
 8014ab2:	460c      	mov	r4, r1
 8014ab4:	2101      	movs	r1, #1
 8014ab6:	f7ff feff 	bl	80148b8 <_Balloc>
 8014aba:	4602      	mov	r2, r0
 8014abc:	b928      	cbnz	r0, 8014aca <__i2b+0x1a>
 8014abe:	4b05      	ldr	r3, [pc, #20]	; (8014ad4 <__i2b+0x24>)
 8014ac0:	4805      	ldr	r0, [pc, #20]	; (8014ad8 <__i2b+0x28>)
 8014ac2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8014ac6:	f7fd ff57 	bl	8012978 <__assert_func>
 8014aca:	2301      	movs	r3, #1
 8014acc:	6144      	str	r4, [r0, #20]
 8014ace:	6103      	str	r3, [r0, #16]
 8014ad0:	bd10      	pop	{r4, pc}
 8014ad2:	bf00      	nop
 8014ad4:	08016b18 	.word	0x08016b18
 8014ad8:	08016b8c 	.word	0x08016b8c

08014adc <__multiply>:
 8014adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014ae0:	4614      	mov	r4, r2
 8014ae2:	690a      	ldr	r2, [r1, #16]
 8014ae4:	6923      	ldr	r3, [r4, #16]
 8014ae6:	429a      	cmp	r2, r3
 8014ae8:	bfb8      	it	lt
 8014aea:	460b      	movlt	r3, r1
 8014aec:	460d      	mov	r5, r1
 8014aee:	bfbc      	itt	lt
 8014af0:	4625      	movlt	r5, r4
 8014af2:	461c      	movlt	r4, r3
 8014af4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8014af8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8014afc:	68ab      	ldr	r3, [r5, #8]
 8014afe:	6869      	ldr	r1, [r5, #4]
 8014b00:	eb0a 0709 	add.w	r7, sl, r9
 8014b04:	42bb      	cmp	r3, r7
 8014b06:	b085      	sub	sp, #20
 8014b08:	bfb8      	it	lt
 8014b0a:	3101      	addlt	r1, #1
 8014b0c:	f7ff fed4 	bl	80148b8 <_Balloc>
 8014b10:	b930      	cbnz	r0, 8014b20 <__multiply+0x44>
 8014b12:	4602      	mov	r2, r0
 8014b14:	4b42      	ldr	r3, [pc, #264]	; (8014c20 <__multiply+0x144>)
 8014b16:	4843      	ldr	r0, [pc, #268]	; (8014c24 <__multiply+0x148>)
 8014b18:	f240 115d 	movw	r1, #349	; 0x15d
 8014b1c:	f7fd ff2c 	bl	8012978 <__assert_func>
 8014b20:	f100 0614 	add.w	r6, r0, #20
 8014b24:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8014b28:	4633      	mov	r3, r6
 8014b2a:	2200      	movs	r2, #0
 8014b2c:	4543      	cmp	r3, r8
 8014b2e:	d31e      	bcc.n	8014b6e <__multiply+0x92>
 8014b30:	f105 0c14 	add.w	ip, r5, #20
 8014b34:	f104 0314 	add.w	r3, r4, #20
 8014b38:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8014b3c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8014b40:	9202      	str	r2, [sp, #8]
 8014b42:	ebac 0205 	sub.w	r2, ip, r5
 8014b46:	3a15      	subs	r2, #21
 8014b48:	f022 0203 	bic.w	r2, r2, #3
 8014b4c:	3204      	adds	r2, #4
 8014b4e:	f105 0115 	add.w	r1, r5, #21
 8014b52:	458c      	cmp	ip, r1
 8014b54:	bf38      	it	cc
 8014b56:	2204      	movcc	r2, #4
 8014b58:	9201      	str	r2, [sp, #4]
 8014b5a:	9a02      	ldr	r2, [sp, #8]
 8014b5c:	9303      	str	r3, [sp, #12]
 8014b5e:	429a      	cmp	r2, r3
 8014b60:	d808      	bhi.n	8014b74 <__multiply+0x98>
 8014b62:	2f00      	cmp	r7, #0
 8014b64:	dc55      	bgt.n	8014c12 <__multiply+0x136>
 8014b66:	6107      	str	r7, [r0, #16]
 8014b68:	b005      	add	sp, #20
 8014b6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b6e:	f843 2b04 	str.w	r2, [r3], #4
 8014b72:	e7db      	b.n	8014b2c <__multiply+0x50>
 8014b74:	f8b3 a000 	ldrh.w	sl, [r3]
 8014b78:	f1ba 0f00 	cmp.w	sl, #0
 8014b7c:	d020      	beq.n	8014bc0 <__multiply+0xe4>
 8014b7e:	f105 0e14 	add.w	lr, r5, #20
 8014b82:	46b1      	mov	r9, r6
 8014b84:	2200      	movs	r2, #0
 8014b86:	f85e 4b04 	ldr.w	r4, [lr], #4
 8014b8a:	f8d9 b000 	ldr.w	fp, [r9]
 8014b8e:	b2a1      	uxth	r1, r4
 8014b90:	fa1f fb8b 	uxth.w	fp, fp
 8014b94:	fb0a b101 	mla	r1, sl, r1, fp
 8014b98:	4411      	add	r1, r2
 8014b9a:	f8d9 2000 	ldr.w	r2, [r9]
 8014b9e:	0c24      	lsrs	r4, r4, #16
 8014ba0:	0c12      	lsrs	r2, r2, #16
 8014ba2:	fb0a 2404 	mla	r4, sl, r4, r2
 8014ba6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8014baa:	b289      	uxth	r1, r1
 8014bac:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8014bb0:	45f4      	cmp	ip, lr
 8014bb2:	f849 1b04 	str.w	r1, [r9], #4
 8014bb6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8014bba:	d8e4      	bhi.n	8014b86 <__multiply+0xaa>
 8014bbc:	9901      	ldr	r1, [sp, #4]
 8014bbe:	5072      	str	r2, [r6, r1]
 8014bc0:	9a03      	ldr	r2, [sp, #12]
 8014bc2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8014bc6:	3304      	adds	r3, #4
 8014bc8:	f1b9 0f00 	cmp.w	r9, #0
 8014bcc:	d01f      	beq.n	8014c0e <__multiply+0x132>
 8014bce:	6834      	ldr	r4, [r6, #0]
 8014bd0:	f105 0114 	add.w	r1, r5, #20
 8014bd4:	46b6      	mov	lr, r6
 8014bd6:	f04f 0a00 	mov.w	sl, #0
 8014bda:	880a      	ldrh	r2, [r1, #0]
 8014bdc:	f8be b002 	ldrh.w	fp, [lr, #2]
 8014be0:	fb09 b202 	mla	r2, r9, r2, fp
 8014be4:	4492      	add	sl, r2
 8014be6:	b2a4      	uxth	r4, r4
 8014be8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8014bec:	f84e 4b04 	str.w	r4, [lr], #4
 8014bf0:	f851 4b04 	ldr.w	r4, [r1], #4
 8014bf4:	f8be 2000 	ldrh.w	r2, [lr]
 8014bf8:	0c24      	lsrs	r4, r4, #16
 8014bfa:	fb09 2404 	mla	r4, r9, r4, r2
 8014bfe:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8014c02:	458c      	cmp	ip, r1
 8014c04:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8014c08:	d8e7      	bhi.n	8014bda <__multiply+0xfe>
 8014c0a:	9a01      	ldr	r2, [sp, #4]
 8014c0c:	50b4      	str	r4, [r6, r2]
 8014c0e:	3604      	adds	r6, #4
 8014c10:	e7a3      	b.n	8014b5a <__multiply+0x7e>
 8014c12:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8014c16:	2b00      	cmp	r3, #0
 8014c18:	d1a5      	bne.n	8014b66 <__multiply+0x8a>
 8014c1a:	3f01      	subs	r7, #1
 8014c1c:	e7a1      	b.n	8014b62 <__multiply+0x86>
 8014c1e:	bf00      	nop
 8014c20:	08016b18 	.word	0x08016b18
 8014c24:	08016b8c 	.word	0x08016b8c

08014c28 <__pow5mult>:
 8014c28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014c2c:	4615      	mov	r5, r2
 8014c2e:	f012 0203 	ands.w	r2, r2, #3
 8014c32:	4606      	mov	r6, r0
 8014c34:	460f      	mov	r7, r1
 8014c36:	d007      	beq.n	8014c48 <__pow5mult+0x20>
 8014c38:	4c25      	ldr	r4, [pc, #148]	; (8014cd0 <__pow5mult+0xa8>)
 8014c3a:	3a01      	subs	r2, #1
 8014c3c:	2300      	movs	r3, #0
 8014c3e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8014c42:	f7ff fe9b 	bl	801497c <__multadd>
 8014c46:	4607      	mov	r7, r0
 8014c48:	10ad      	asrs	r5, r5, #2
 8014c4a:	d03d      	beq.n	8014cc8 <__pow5mult+0xa0>
 8014c4c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8014c4e:	b97c      	cbnz	r4, 8014c70 <__pow5mult+0x48>
 8014c50:	2010      	movs	r0, #16
 8014c52:	f7ff fe29 	bl	80148a8 <malloc>
 8014c56:	4602      	mov	r2, r0
 8014c58:	6270      	str	r0, [r6, #36]	; 0x24
 8014c5a:	b928      	cbnz	r0, 8014c68 <__pow5mult+0x40>
 8014c5c:	4b1d      	ldr	r3, [pc, #116]	; (8014cd4 <__pow5mult+0xac>)
 8014c5e:	481e      	ldr	r0, [pc, #120]	; (8014cd8 <__pow5mult+0xb0>)
 8014c60:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8014c64:	f7fd fe88 	bl	8012978 <__assert_func>
 8014c68:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014c6c:	6004      	str	r4, [r0, #0]
 8014c6e:	60c4      	str	r4, [r0, #12]
 8014c70:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8014c74:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014c78:	b94c      	cbnz	r4, 8014c8e <__pow5mult+0x66>
 8014c7a:	f240 2171 	movw	r1, #625	; 0x271
 8014c7e:	4630      	mov	r0, r6
 8014c80:	f7ff ff16 	bl	8014ab0 <__i2b>
 8014c84:	2300      	movs	r3, #0
 8014c86:	f8c8 0008 	str.w	r0, [r8, #8]
 8014c8a:	4604      	mov	r4, r0
 8014c8c:	6003      	str	r3, [r0, #0]
 8014c8e:	f04f 0900 	mov.w	r9, #0
 8014c92:	07eb      	lsls	r3, r5, #31
 8014c94:	d50a      	bpl.n	8014cac <__pow5mult+0x84>
 8014c96:	4639      	mov	r1, r7
 8014c98:	4622      	mov	r2, r4
 8014c9a:	4630      	mov	r0, r6
 8014c9c:	f7ff ff1e 	bl	8014adc <__multiply>
 8014ca0:	4639      	mov	r1, r7
 8014ca2:	4680      	mov	r8, r0
 8014ca4:	4630      	mov	r0, r6
 8014ca6:	f7ff fe47 	bl	8014938 <_Bfree>
 8014caa:	4647      	mov	r7, r8
 8014cac:	106d      	asrs	r5, r5, #1
 8014cae:	d00b      	beq.n	8014cc8 <__pow5mult+0xa0>
 8014cb0:	6820      	ldr	r0, [r4, #0]
 8014cb2:	b938      	cbnz	r0, 8014cc4 <__pow5mult+0x9c>
 8014cb4:	4622      	mov	r2, r4
 8014cb6:	4621      	mov	r1, r4
 8014cb8:	4630      	mov	r0, r6
 8014cba:	f7ff ff0f 	bl	8014adc <__multiply>
 8014cbe:	6020      	str	r0, [r4, #0]
 8014cc0:	f8c0 9000 	str.w	r9, [r0]
 8014cc4:	4604      	mov	r4, r0
 8014cc6:	e7e4      	b.n	8014c92 <__pow5mult+0x6a>
 8014cc8:	4638      	mov	r0, r7
 8014cca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014cce:	bf00      	nop
 8014cd0:	08016ce0 	.word	0x08016ce0
 8014cd4:	08016aa2 	.word	0x08016aa2
 8014cd8:	08016b8c 	.word	0x08016b8c

08014cdc <__lshift>:
 8014cdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014ce0:	460c      	mov	r4, r1
 8014ce2:	6849      	ldr	r1, [r1, #4]
 8014ce4:	6923      	ldr	r3, [r4, #16]
 8014ce6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8014cea:	68a3      	ldr	r3, [r4, #8]
 8014cec:	4607      	mov	r7, r0
 8014cee:	4691      	mov	r9, r2
 8014cf0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8014cf4:	f108 0601 	add.w	r6, r8, #1
 8014cf8:	42b3      	cmp	r3, r6
 8014cfa:	db0b      	blt.n	8014d14 <__lshift+0x38>
 8014cfc:	4638      	mov	r0, r7
 8014cfe:	f7ff fddb 	bl	80148b8 <_Balloc>
 8014d02:	4605      	mov	r5, r0
 8014d04:	b948      	cbnz	r0, 8014d1a <__lshift+0x3e>
 8014d06:	4602      	mov	r2, r0
 8014d08:	4b28      	ldr	r3, [pc, #160]	; (8014dac <__lshift+0xd0>)
 8014d0a:	4829      	ldr	r0, [pc, #164]	; (8014db0 <__lshift+0xd4>)
 8014d0c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8014d10:	f7fd fe32 	bl	8012978 <__assert_func>
 8014d14:	3101      	adds	r1, #1
 8014d16:	005b      	lsls	r3, r3, #1
 8014d18:	e7ee      	b.n	8014cf8 <__lshift+0x1c>
 8014d1a:	2300      	movs	r3, #0
 8014d1c:	f100 0114 	add.w	r1, r0, #20
 8014d20:	f100 0210 	add.w	r2, r0, #16
 8014d24:	4618      	mov	r0, r3
 8014d26:	4553      	cmp	r3, sl
 8014d28:	db33      	blt.n	8014d92 <__lshift+0xb6>
 8014d2a:	6920      	ldr	r0, [r4, #16]
 8014d2c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014d30:	f104 0314 	add.w	r3, r4, #20
 8014d34:	f019 091f 	ands.w	r9, r9, #31
 8014d38:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014d3c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8014d40:	d02b      	beq.n	8014d9a <__lshift+0xbe>
 8014d42:	f1c9 0e20 	rsb	lr, r9, #32
 8014d46:	468a      	mov	sl, r1
 8014d48:	2200      	movs	r2, #0
 8014d4a:	6818      	ldr	r0, [r3, #0]
 8014d4c:	fa00 f009 	lsl.w	r0, r0, r9
 8014d50:	4302      	orrs	r2, r0
 8014d52:	f84a 2b04 	str.w	r2, [sl], #4
 8014d56:	f853 2b04 	ldr.w	r2, [r3], #4
 8014d5a:	459c      	cmp	ip, r3
 8014d5c:	fa22 f20e 	lsr.w	r2, r2, lr
 8014d60:	d8f3      	bhi.n	8014d4a <__lshift+0x6e>
 8014d62:	ebac 0304 	sub.w	r3, ip, r4
 8014d66:	3b15      	subs	r3, #21
 8014d68:	f023 0303 	bic.w	r3, r3, #3
 8014d6c:	3304      	adds	r3, #4
 8014d6e:	f104 0015 	add.w	r0, r4, #21
 8014d72:	4584      	cmp	ip, r0
 8014d74:	bf38      	it	cc
 8014d76:	2304      	movcc	r3, #4
 8014d78:	50ca      	str	r2, [r1, r3]
 8014d7a:	b10a      	cbz	r2, 8014d80 <__lshift+0xa4>
 8014d7c:	f108 0602 	add.w	r6, r8, #2
 8014d80:	3e01      	subs	r6, #1
 8014d82:	4638      	mov	r0, r7
 8014d84:	612e      	str	r6, [r5, #16]
 8014d86:	4621      	mov	r1, r4
 8014d88:	f7ff fdd6 	bl	8014938 <_Bfree>
 8014d8c:	4628      	mov	r0, r5
 8014d8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014d92:	f842 0f04 	str.w	r0, [r2, #4]!
 8014d96:	3301      	adds	r3, #1
 8014d98:	e7c5      	b.n	8014d26 <__lshift+0x4a>
 8014d9a:	3904      	subs	r1, #4
 8014d9c:	f853 2b04 	ldr.w	r2, [r3], #4
 8014da0:	f841 2f04 	str.w	r2, [r1, #4]!
 8014da4:	459c      	cmp	ip, r3
 8014da6:	d8f9      	bhi.n	8014d9c <__lshift+0xc0>
 8014da8:	e7ea      	b.n	8014d80 <__lshift+0xa4>
 8014daa:	bf00      	nop
 8014dac:	08016b18 	.word	0x08016b18
 8014db0:	08016b8c 	.word	0x08016b8c

08014db4 <__mcmp>:
 8014db4:	b530      	push	{r4, r5, lr}
 8014db6:	6902      	ldr	r2, [r0, #16]
 8014db8:	690c      	ldr	r4, [r1, #16]
 8014dba:	1b12      	subs	r2, r2, r4
 8014dbc:	d10e      	bne.n	8014ddc <__mcmp+0x28>
 8014dbe:	f100 0314 	add.w	r3, r0, #20
 8014dc2:	3114      	adds	r1, #20
 8014dc4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8014dc8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8014dcc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8014dd0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8014dd4:	42a5      	cmp	r5, r4
 8014dd6:	d003      	beq.n	8014de0 <__mcmp+0x2c>
 8014dd8:	d305      	bcc.n	8014de6 <__mcmp+0x32>
 8014dda:	2201      	movs	r2, #1
 8014ddc:	4610      	mov	r0, r2
 8014dde:	bd30      	pop	{r4, r5, pc}
 8014de0:	4283      	cmp	r3, r0
 8014de2:	d3f3      	bcc.n	8014dcc <__mcmp+0x18>
 8014de4:	e7fa      	b.n	8014ddc <__mcmp+0x28>
 8014de6:	f04f 32ff 	mov.w	r2, #4294967295
 8014dea:	e7f7      	b.n	8014ddc <__mcmp+0x28>

08014dec <__mdiff>:
 8014dec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014df0:	460c      	mov	r4, r1
 8014df2:	4606      	mov	r6, r0
 8014df4:	4611      	mov	r1, r2
 8014df6:	4620      	mov	r0, r4
 8014df8:	4617      	mov	r7, r2
 8014dfa:	f7ff ffdb 	bl	8014db4 <__mcmp>
 8014dfe:	1e05      	subs	r5, r0, #0
 8014e00:	d110      	bne.n	8014e24 <__mdiff+0x38>
 8014e02:	4629      	mov	r1, r5
 8014e04:	4630      	mov	r0, r6
 8014e06:	f7ff fd57 	bl	80148b8 <_Balloc>
 8014e0a:	b930      	cbnz	r0, 8014e1a <__mdiff+0x2e>
 8014e0c:	4b39      	ldr	r3, [pc, #228]	; (8014ef4 <__mdiff+0x108>)
 8014e0e:	4602      	mov	r2, r0
 8014e10:	f240 2132 	movw	r1, #562	; 0x232
 8014e14:	4838      	ldr	r0, [pc, #224]	; (8014ef8 <__mdiff+0x10c>)
 8014e16:	f7fd fdaf 	bl	8012978 <__assert_func>
 8014e1a:	2301      	movs	r3, #1
 8014e1c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8014e20:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e24:	bfa4      	itt	ge
 8014e26:	463b      	movge	r3, r7
 8014e28:	4627      	movge	r7, r4
 8014e2a:	4630      	mov	r0, r6
 8014e2c:	6879      	ldr	r1, [r7, #4]
 8014e2e:	bfa6      	itte	ge
 8014e30:	461c      	movge	r4, r3
 8014e32:	2500      	movge	r5, #0
 8014e34:	2501      	movlt	r5, #1
 8014e36:	f7ff fd3f 	bl	80148b8 <_Balloc>
 8014e3a:	b920      	cbnz	r0, 8014e46 <__mdiff+0x5a>
 8014e3c:	4b2d      	ldr	r3, [pc, #180]	; (8014ef4 <__mdiff+0x108>)
 8014e3e:	4602      	mov	r2, r0
 8014e40:	f44f 7110 	mov.w	r1, #576	; 0x240
 8014e44:	e7e6      	b.n	8014e14 <__mdiff+0x28>
 8014e46:	693e      	ldr	r6, [r7, #16]
 8014e48:	60c5      	str	r5, [r0, #12]
 8014e4a:	6925      	ldr	r5, [r4, #16]
 8014e4c:	f107 0114 	add.w	r1, r7, #20
 8014e50:	f104 0914 	add.w	r9, r4, #20
 8014e54:	f100 0e14 	add.w	lr, r0, #20
 8014e58:	f107 0210 	add.w	r2, r7, #16
 8014e5c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8014e60:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8014e64:	46f2      	mov	sl, lr
 8014e66:	2700      	movs	r7, #0
 8014e68:	f859 3b04 	ldr.w	r3, [r9], #4
 8014e6c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8014e70:	fa1f f883 	uxth.w	r8, r3
 8014e74:	fa17 f78b 	uxtah	r7, r7, fp
 8014e78:	0c1b      	lsrs	r3, r3, #16
 8014e7a:	eba7 0808 	sub.w	r8, r7, r8
 8014e7e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8014e82:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8014e86:	fa1f f888 	uxth.w	r8, r8
 8014e8a:	141f      	asrs	r7, r3, #16
 8014e8c:	454d      	cmp	r5, r9
 8014e8e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8014e92:	f84a 3b04 	str.w	r3, [sl], #4
 8014e96:	d8e7      	bhi.n	8014e68 <__mdiff+0x7c>
 8014e98:	1b2b      	subs	r3, r5, r4
 8014e9a:	3b15      	subs	r3, #21
 8014e9c:	f023 0303 	bic.w	r3, r3, #3
 8014ea0:	3304      	adds	r3, #4
 8014ea2:	3415      	adds	r4, #21
 8014ea4:	42a5      	cmp	r5, r4
 8014ea6:	bf38      	it	cc
 8014ea8:	2304      	movcc	r3, #4
 8014eaa:	4419      	add	r1, r3
 8014eac:	4473      	add	r3, lr
 8014eae:	469e      	mov	lr, r3
 8014eb0:	460d      	mov	r5, r1
 8014eb2:	4565      	cmp	r5, ip
 8014eb4:	d30e      	bcc.n	8014ed4 <__mdiff+0xe8>
 8014eb6:	f10c 0203 	add.w	r2, ip, #3
 8014eba:	1a52      	subs	r2, r2, r1
 8014ebc:	f022 0203 	bic.w	r2, r2, #3
 8014ec0:	3903      	subs	r1, #3
 8014ec2:	458c      	cmp	ip, r1
 8014ec4:	bf38      	it	cc
 8014ec6:	2200      	movcc	r2, #0
 8014ec8:	441a      	add	r2, r3
 8014eca:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8014ece:	b17b      	cbz	r3, 8014ef0 <__mdiff+0x104>
 8014ed0:	6106      	str	r6, [r0, #16]
 8014ed2:	e7a5      	b.n	8014e20 <__mdiff+0x34>
 8014ed4:	f855 8b04 	ldr.w	r8, [r5], #4
 8014ed8:	fa17 f488 	uxtah	r4, r7, r8
 8014edc:	1422      	asrs	r2, r4, #16
 8014ede:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8014ee2:	b2a4      	uxth	r4, r4
 8014ee4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8014ee8:	f84e 4b04 	str.w	r4, [lr], #4
 8014eec:	1417      	asrs	r7, r2, #16
 8014eee:	e7e0      	b.n	8014eb2 <__mdiff+0xc6>
 8014ef0:	3e01      	subs	r6, #1
 8014ef2:	e7ea      	b.n	8014eca <__mdiff+0xde>
 8014ef4:	08016b18 	.word	0x08016b18
 8014ef8:	08016b8c 	.word	0x08016b8c

08014efc <__d2b>:
 8014efc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014f00:	4689      	mov	r9, r1
 8014f02:	2101      	movs	r1, #1
 8014f04:	ec57 6b10 	vmov	r6, r7, d0
 8014f08:	4690      	mov	r8, r2
 8014f0a:	f7ff fcd5 	bl	80148b8 <_Balloc>
 8014f0e:	4604      	mov	r4, r0
 8014f10:	b930      	cbnz	r0, 8014f20 <__d2b+0x24>
 8014f12:	4602      	mov	r2, r0
 8014f14:	4b25      	ldr	r3, [pc, #148]	; (8014fac <__d2b+0xb0>)
 8014f16:	4826      	ldr	r0, [pc, #152]	; (8014fb0 <__d2b+0xb4>)
 8014f18:	f240 310a 	movw	r1, #778	; 0x30a
 8014f1c:	f7fd fd2c 	bl	8012978 <__assert_func>
 8014f20:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8014f24:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014f28:	bb35      	cbnz	r5, 8014f78 <__d2b+0x7c>
 8014f2a:	2e00      	cmp	r6, #0
 8014f2c:	9301      	str	r3, [sp, #4]
 8014f2e:	d028      	beq.n	8014f82 <__d2b+0x86>
 8014f30:	4668      	mov	r0, sp
 8014f32:	9600      	str	r6, [sp, #0]
 8014f34:	f7ff fd8c 	bl	8014a50 <__lo0bits>
 8014f38:	9900      	ldr	r1, [sp, #0]
 8014f3a:	b300      	cbz	r0, 8014f7e <__d2b+0x82>
 8014f3c:	9a01      	ldr	r2, [sp, #4]
 8014f3e:	f1c0 0320 	rsb	r3, r0, #32
 8014f42:	fa02 f303 	lsl.w	r3, r2, r3
 8014f46:	430b      	orrs	r3, r1
 8014f48:	40c2      	lsrs	r2, r0
 8014f4a:	6163      	str	r3, [r4, #20]
 8014f4c:	9201      	str	r2, [sp, #4]
 8014f4e:	9b01      	ldr	r3, [sp, #4]
 8014f50:	61a3      	str	r3, [r4, #24]
 8014f52:	2b00      	cmp	r3, #0
 8014f54:	bf14      	ite	ne
 8014f56:	2202      	movne	r2, #2
 8014f58:	2201      	moveq	r2, #1
 8014f5a:	6122      	str	r2, [r4, #16]
 8014f5c:	b1d5      	cbz	r5, 8014f94 <__d2b+0x98>
 8014f5e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8014f62:	4405      	add	r5, r0
 8014f64:	f8c9 5000 	str.w	r5, [r9]
 8014f68:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8014f6c:	f8c8 0000 	str.w	r0, [r8]
 8014f70:	4620      	mov	r0, r4
 8014f72:	b003      	add	sp, #12
 8014f74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014f78:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8014f7c:	e7d5      	b.n	8014f2a <__d2b+0x2e>
 8014f7e:	6161      	str	r1, [r4, #20]
 8014f80:	e7e5      	b.n	8014f4e <__d2b+0x52>
 8014f82:	a801      	add	r0, sp, #4
 8014f84:	f7ff fd64 	bl	8014a50 <__lo0bits>
 8014f88:	9b01      	ldr	r3, [sp, #4]
 8014f8a:	6163      	str	r3, [r4, #20]
 8014f8c:	2201      	movs	r2, #1
 8014f8e:	6122      	str	r2, [r4, #16]
 8014f90:	3020      	adds	r0, #32
 8014f92:	e7e3      	b.n	8014f5c <__d2b+0x60>
 8014f94:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8014f98:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8014f9c:	f8c9 0000 	str.w	r0, [r9]
 8014fa0:	6918      	ldr	r0, [r3, #16]
 8014fa2:	f7ff fd35 	bl	8014a10 <__hi0bits>
 8014fa6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8014faa:	e7df      	b.n	8014f6c <__d2b+0x70>
 8014fac:	08016b18 	.word	0x08016b18
 8014fb0:	08016b8c 	.word	0x08016b8c

08014fb4 <_calloc_r>:
 8014fb4:	b513      	push	{r0, r1, r4, lr}
 8014fb6:	434a      	muls	r2, r1
 8014fb8:	4611      	mov	r1, r2
 8014fba:	9201      	str	r2, [sp, #4]
 8014fbc:	f000 f85a 	bl	8015074 <_malloc_r>
 8014fc0:	4604      	mov	r4, r0
 8014fc2:	b118      	cbz	r0, 8014fcc <_calloc_r+0x18>
 8014fc4:	9a01      	ldr	r2, [sp, #4]
 8014fc6:	2100      	movs	r1, #0
 8014fc8:	f7fd fd3e 	bl	8012a48 <memset>
 8014fcc:	4620      	mov	r0, r4
 8014fce:	b002      	add	sp, #8
 8014fd0:	bd10      	pop	{r4, pc}
	...

08014fd4 <_free_r>:
 8014fd4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014fd6:	2900      	cmp	r1, #0
 8014fd8:	d048      	beq.n	801506c <_free_r+0x98>
 8014fda:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014fde:	9001      	str	r0, [sp, #4]
 8014fe0:	2b00      	cmp	r3, #0
 8014fe2:	f1a1 0404 	sub.w	r4, r1, #4
 8014fe6:	bfb8      	it	lt
 8014fe8:	18e4      	addlt	r4, r4, r3
 8014fea:	f000 f99d 	bl	8015328 <__malloc_lock>
 8014fee:	4a20      	ldr	r2, [pc, #128]	; (8015070 <_free_r+0x9c>)
 8014ff0:	9801      	ldr	r0, [sp, #4]
 8014ff2:	6813      	ldr	r3, [r2, #0]
 8014ff4:	4615      	mov	r5, r2
 8014ff6:	b933      	cbnz	r3, 8015006 <_free_r+0x32>
 8014ff8:	6063      	str	r3, [r4, #4]
 8014ffa:	6014      	str	r4, [r2, #0]
 8014ffc:	b003      	add	sp, #12
 8014ffe:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015002:	f000 b997 	b.w	8015334 <__malloc_unlock>
 8015006:	42a3      	cmp	r3, r4
 8015008:	d90b      	bls.n	8015022 <_free_r+0x4e>
 801500a:	6821      	ldr	r1, [r4, #0]
 801500c:	1862      	adds	r2, r4, r1
 801500e:	4293      	cmp	r3, r2
 8015010:	bf04      	itt	eq
 8015012:	681a      	ldreq	r2, [r3, #0]
 8015014:	685b      	ldreq	r3, [r3, #4]
 8015016:	6063      	str	r3, [r4, #4]
 8015018:	bf04      	itt	eq
 801501a:	1852      	addeq	r2, r2, r1
 801501c:	6022      	streq	r2, [r4, #0]
 801501e:	602c      	str	r4, [r5, #0]
 8015020:	e7ec      	b.n	8014ffc <_free_r+0x28>
 8015022:	461a      	mov	r2, r3
 8015024:	685b      	ldr	r3, [r3, #4]
 8015026:	b10b      	cbz	r3, 801502c <_free_r+0x58>
 8015028:	42a3      	cmp	r3, r4
 801502a:	d9fa      	bls.n	8015022 <_free_r+0x4e>
 801502c:	6811      	ldr	r1, [r2, #0]
 801502e:	1855      	adds	r5, r2, r1
 8015030:	42a5      	cmp	r5, r4
 8015032:	d10b      	bne.n	801504c <_free_r+0x78>
 8015034:	6824      	ldr	r4, [r4, #0]
 8015036:	4421      	add	r1, r4
 8015038:	1854      	adds	r4, r2, r1
 801503a:	42a3      	cmp	r3, r4
 801503c:	6011      	str	r1, [r2, #0]
 801503e:	d1dd      	bne.n	8014ffc <_free_r+0x28>
 8015040:	681c      	ldr	r4, [r3, #0]
 8015042:	685b      	ldr	r3, [r3, #4]
 8015044:	6053      	str	r3, [r2, #4]
 8015046:	4421      	add	r1, r4
 8015048:	6011      	str	r1, [r2, #0]
 801504a:	e7d7      	b.n	8014ffc <_free_r+0x28>
 801504c:	d902      	bls.n	8015054 <_free_r+0x80>
 801504e:	230c      	movs	r3, #12
 8015050:	6003      	str	r3, [r0, #0]
 8015052:	e7d3      	b.n	8014ffc <_free_r+0x28>
 8015054:	6825      	ldr	r5, [r4, #0]
 8015056:	1961      	adds	r1, r4, r5
 8015058:	428b      	cmp	r3, r1
 801505a:	bf04      	itt	eq
 801505c:	6819      	ldreq	r1, [r3, #0]
 801505e:	685b      	ldreq	r3, [r3, #4]
 8015060:	6063      	str	r3, [r4, #4]
 8015062:	bf04      	itt	eq
 8015064:	1949      	addeq	r1, r1, r5
 8015066:	6021      	streq	r1, [r4, #0]
 8015068:	6054      	str	r4, [r2, #4]
 801506a:	e7c7      	b.n	8014ffc <_free_r+0x28>
 801506c:	b003      	add	sp, #12
 801506e:	bd30      	pop	{r4, r5, pc}
 8015070:	200045ec 	.word	0x200045ec

08015074 <_malloc_r>:
 8015074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015076:	1ccd      	adds	r5, r1, #3
 8015078:	f025 0503 	bic.w	r5, r5, #3
 801507c:	3508      	adds	r5, #8
 801507e:	2d0c      	cmp	r5, #12
 8015080:	bf38      	it	cc
 8015082:	250c      	movcc	r5, #12
 8015084:	2d00      	cmp	r5, #0
 8015086:	4606      	mov	r6, r0
 8015088:	db01      	blt.n	801508e <_malloc_r+0x1a>
 801508a:	42a9      	cmp	r1, r5
 801508c:	d903      	bls.n	8015096 <_malloc_r+0x22>
 801508e:	230c      	movs	r3, #12
 8015090:	6033      	str	r3, [r6, #0]
 8015092:	2000      	movs	r0, #0
 8015094:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015096:	f000 f947 	bl	8015328 <__malloc_lock>
 801509a:	4921      	ldr	r1, [pc, #132]	; (8015120 <_malloc_r+0xac>)
 801509c:	680a      	ldr	r2, [r1, #0]
 801509e:	4614      	mov	r4, r2
 80150a0:	b99c      	cbnz	r4, 80150ca <_malloc_r+0x56>
 80150a2:	4f20      	ldr	r7, [pc, #128]	; (8015124 <_malloc_r+0xb0>)
 80150a4:	683b      	ldr	r3, [r7, #0]
 80150a6:	b923      	cbnz	r3, 80150b2 <_malloc_r+0x3e>
 80150a8:	4621      	mov	r1, r4
 80150aa:	4630      	mov	r0, r6
 80150ac:	f000 f83c 	bl	8015128 <_sbrk_r>
 80150b0:	6038      	str	r0, [r7, #0]
 80150b2:	4629      	mov	r1, r5
 80150b4:	4630      	mov	r0, r6
 80150b6:	f000 f837 	bl	8015128 <_sbrk_r>
 80150ba:	1c43      	adds	r3, r0, #1
 80150bc:	d123      	bne.n	8015106 <_malloc_r+0x92>
 80150be:	230c      	movs	r3, #12
 80150c0:	6033      	str	r3, [r6, #0]
 80150c2:	4630      	mov	r0, r6
 80150c4:	f000 f936 	bl	8015334 <__malloc_unlock>
 80150c8:	e7e3      	b.n	8015092 <_malloc_r+0x1e>
 80150ca:	6823      	ldr	r3, [r4, #0]
 80150cc:	1b5b      	subs	r3, r3, r5
 80150ce:	d417      	bmi.n	8015100 <_malloc_r+0x8c>
 80150d0:	2b0b      	cmp	r3, #11
 80150d2:	d903      	bls.n	80150dc <_malloc_r+0x68>
 80150d4:	6023      	str	r3, [r4, #0]
 80150d6:	441c      	add	r4, r3
 80150d8:	6025      	str	r5, [r4, #0]
 80150da:	e004      	b.n	80150e6 <_malloc_r+0x72>
 80150dc:	6863      	ldr	r3, [r4, #4]
 80150de:	42a2      	cmp	r2, r4
 80150e0:	bf0c      	ite	eq
 80150e2:	600b      	streq	r3, [r1, #0]
 80150e4:	6053      	strne	r3, [r2, #4]
 80150e6:	4630      	mov	r0, r6
 80150e8:	f000 f924 	bl	8015334 <__malloc_unlock>
 80150ec:	f104 000b 	add.w	r0, r4, #11
 80150f0:	1d23      	adds	r3, r4, #4
 80150f2:	f020 0007 	bic.w	r0, r0, #7
 80150f6:	1ac2      	subs	r2, r0, r3
 80150f8:	d0cc      	beq.n	8015094 <_malloc_r+0x20>
 80150fa:	1a1b      	subs	r3, r3, r0
 80150fc:	50a3      	str	r3, [r4, r2]
 80150fe:	e7c9      	b.n	8015094 <_malloc_r+0x20>
 8015100:	4622      	mov	r2, r4
 8015102:	6864      	ldr	r4, [r4, #4]
 8015104:	e7cc      	b.n	80150a0 <_malloc_r+0x2c>
 8015106:	1cc4      	adds	r4, r0, #3
 8015108:	f024 0403 	bic.w	r4, r4, #3
 801510c:	42a0      	cmp	r0, r4
 801510e:	d0e3      	beq.n	80150d8 <_malloc_r+0x64>
 8015110:	1a21      	subs	r1, r4, r0
 8015112:	4630      	mov	r0, r6
 8015114:	f000 f808 	bl	8015128 <_sbrk_r>
 8015118:	3001      	adds	r0, #1
 801511a:	d1dd      	bne.n	80150d8 <_malloc_r+0x64>
 801511c:	e7cf      	b.n	80150be <_malloc_r+0x4a>
 801511e:	bf00      	nop
 8015120:	200045ec 	.word	0x200045ec
 8015124:	200045f0 	.word	0x200045f0

08015128 <_sbrk_r>:
 8015128:	b538      	push	{r3, r4, r5, lr}
 801512a:	4d06      	ldr	r5, [pc, #24]	; (8015144 <_sbrk_r+0x1c>)
 801512c:	2300      	movs	r3, #0
 801512e:	4604      	mov	r4, r0
 8015130:	4608      	mov	r0, r1
 8015132:	602b      	str	r3, [r5, #0]
 8015134:	f7f4 ffb8 	bl	800a0a8 <_sbrk>
 8015138:	1c43      	adds	r3, r0, #1
 801513a:	d102      	bne.n	8015142 <_sbrk_r+0x1a>
 801513c:	682b      	ldr	r3, [r5, #0]
 801513e:	b103      	cbz	r3, 8015142 <_sbrk_r+0x1a>
 8015140:	6023      	str	r3, [r4, #0]
 8015142:	bd38      	pop	{r3, r4, r5, pc}
 8015144:	2000dda4 	.word	0x2000dda4

08015148 <_raise_r>:
 8015148:	291f      	cmp	r1, #31
 801514a:	b538      	push	{r3, r4, r5, lr}
 801514c:	4604      	mov	r4, r0
 801514e:	460d      	mov	r5, r1
 8015150:	d904      	bls.n	801515c <_raise_r+0x14>
 8015152:	2316      	movs	r3, #22
 8015154:	6003      	str	r3, [r0, #0]
 8015156:	f04f 30ff 	mov.w	r0, #4294967295
 801515a:	bd38      	pop	{r3, r4, r5, pc}
 801515c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801515e:	b112      	cbz	r2, 8015166 <_raise_r+0x1e>
 8015160:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015164:	b94b      	cbnz	r3, 801517a <_raise_r+0x32>
 8015166:	4620      	mov	r0, r4
 8015168:	f000 f830 	bl	80151cc <_getpid_r>
 801516c:	462a      	mov	r2, r5
 801516e:	4601      	mov	r1, r0
 8015170:	4620      	mov	r0, r4
 8015172:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015176:	f000 b817 	b.w	80151a8 <_kill_r>
 801517a:	2b01      	cmp	r3, #1
 801517c:	d00a      	beq.n	8015194 <_raise_r+0x4c>
 801517e:	1c59      	adds	r1, r3, #1
 8015180:	d103      	bne.n	801518a <_raise_r+0x42>
 8015182:	2316      	movs	r3, #22
 8015184:	6003      	str	r3, [r0, #0]
 8015186:	2001      	movs	r0, #1
 8015188:	e7e7      	b.n	801515a <_raise_r+0x12>
 801518a:	2400      	movs	r4, #0
 801518c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8015190:	4628      	mov	r0, r5
 8015192:	4798      	blx	r3
 8015194:	2000      	movs	r0, #0
 8015196:	e7e0      	b.n	801515a <_raise_r+0x12>

08015198 <raise>:
 8015198:	4b02      	ldr	r3, [pc, #8]	; (80151a4 <raise+0xc>)
 801519a:	4601      	mov	r1, r0
 801519c:	6818      	ldr	r0, [r3, #0]
 801519e:	f7ff bfd3 	b.w	8015148 <_raise_r>
 80151a2:	bf00      	nop
 80151a4:	200002a4 	.word	0x200002a4

080151a8 <_kill_r>:
 80151a8:	b538      	push	{r3, r4, r5, lr}
 80151aa:	4d07      	ldr	r5, [pc, #28]	; (80151c8 <_kill_r+0x20>)
 80151ac:	2300      	movs	r3, #0
 80151ae:	4604      	mov	r4, r0
 80151b0:	4608      	mov	r0, r1
 80151b2:	4611      	mov	r1, r2
 80151b4:	602b      	str	r3, [r5, #0]
 80151b6:	f7f4 feef 	bl	8009f98 <_kill>
 80151ba:	1c43      	adds	r3, r0, #1
 80151bc:	d102      	bne.n	80151c4 <_kill_r+0x1c>
 80151be:	682b      	ldr	r3, [r5, #0]
 80151c0:	b103      	cbz	r3, 80151c4 <_kill_r+0x1c>
 80151c2:	6023      	str	r3, [r4, #0]
 80151c4:	bd38      	pop	{r3, r4, r5, pc}
 80151c6:	bf00      	nop
 80151c8:	2000dda4 	.word	0x2000dda4

080151cc <_getpid_r>:
 80151cc:	f7f4 bedc 	b.w	8009f88 <_getpid>

080151d0 <__sread>:
 80151d0:	b510      	push	{r4, lr}
 80151d2:	460c      	mov	r4, r1
 80151d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80151d8:	f000 f8b2 	bl	8015340 <_read_r>
 80151dc:	2800      	cmp	r0, #0
 80151de:	bfab      	itete	ge
 80151e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80151e2:	89a3      	ldrhlt	r3, [r4, #12]
 80151e4:	181b      	addge	r3, r3, r0
 80151e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80151ea:	bfac      	ite	ge
 80151ec:	6563      	strge	r3, [r4, #84]	; 0x54
 80151ee:	81a3      	strhlt	r3, [r4, #12]
 80151f0:	bd10      	pop	{r4, pc}

080151f2 <__swrite>:
 80151f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80151f6:	461f      	mov	r7, r3
 80151f8:	898b      	ldrh	r3, [r1, #12]
 80151fa:	05db      	lsls	r3, r3, #23
 80151fc:	4605      	mov	r5, r0
 80151fe:	460c      	mov	r4, r1
 8015200:	4616      	mov	r6, r2
 8015202:	d505      	bpl.n	8015210 <__swrite+0x1e>
 8015204:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015208:	2302      	movs	r3, #2
 801520a:	2200      	movs	r2, #0
 801520c:	f000 f868 	bl	80152e0 <_lseek_r>
 8015210:	89a3      	ldrh	r3, [r4, #12]
 8015212:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015216:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801521a:	81a3      	strh	r3, [r4, #12]
 801521c:	4632      	mov	r2, r6
 801521e:	463b      	mov	r3, r7
 8015220:	4628      	mov	r0, r5
 8015222:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015226:	f000 b817 	b.w	8015258 <_write_r>

0801522a <__sseek>:
 801522a:	b510      	push	{r4, lr}
 801522c:	460c      	mov	r4, r1
 801522e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015232:	f000 f855 	bl	80152e0 <_lseek_r>
 8015236:	1c43      	adds	r3, r0, #1
 8015238:	89a3      	ldrh	r3, [r4, #12]
 801523a:	bf15      	itete	ne
 801523c:	6560      	strne	r0, [r4, #84]	; 0x54
 801523e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8015242:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8015246:	81a3      	strheq	r3, [r4, #12]
 8015248:	bf18      	it	ne
 801524a:	81a3      	strhne	r3, [r4, #12]
 801524c:	bd10      	pop	{r4, pc}

0801524e <__sclose>:
 801524e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015252:	f000 b813 	b.w	801527c <_close_r>
	...

08015258 <_write_r>:
 8015258:	b538      	push	{r3, r4, r5, lr}
 801525a:	4d07      	ldr	r5, [pc, #28]	; (8015278 <_write_r+0x20>)
 801525c:	4604      	mov	r4, r0
 801525e:	4608      	mov	r0, r1
 8015260:	4611      	mov	r1, r2
 8015262:	2200      	movs	r2, #0
 8015264:	602a      	str	r2, [r5, #0]
 8015266:	461a      	mov	r2, r3
 8015268:	f7f4 fecd 	bl	800a006 <_write>
 801526c:	1c43      	adds	r3, r0, #1
 801526e:	d102      	bne.n	8015276 <_write_r+0x1e>
 8015270:	682b      	ldr	r3, [r5, #0]
 8015272:	b103      	cbz	r3, 8015276 <_write_r+0x1e>
 8015274:	6023      	str	r3, [r4, #0]
 8015276:	bd38      	pop	{r3, r4, r5, pc}
 8015278:	2000dda4 	.word	0x2000dda4

0801527c <_close_r>:
 801527c:	b538      	push	{r3, r4, r5, lr}
 801527e:	4d06      	ldr	r5, [pc, #24]	; (8015298 <_close_r+0x1c>)
 8015280:	2300      	movs	r3, #0
 8015282:	4604      	mov	r4, r0
 8015284:	4608      	mov	r0, r1
 8015286:	602b      	str	r3, [r5, #0]
 8015288:	f7f4 fed9 	bl	800a03e <_close>
 801528c:	1c43      	adds	r3, r0, #1
 801528e:	d102      	bne.n	8015296 <_close_r+0x1a>
 8015290:	682b      	ldr	r3, [r5, #0]
 8015292:	b103      	cbz	r3, 8015296 <_close_r+0x1a>
 8015294:	6023      	str	r3, [r4, #0]
 8015296:	bd38      	pop	{r3, r4, r5, pc}
 8015298:	2000dda4 	.word	0x2000dda4

0801529c <_fstat_r>:
 801529c:	b538      	push	{r3, r4, r5, lr}
 801529e:	4d07      	ldr	r5, [pc, #28]	; (80152bc <_fstat_r+0x20>)
 80152a0:	2300      	movs	r3, #0
 80152a2:	4604      	mov	r4, r0
 80152a4:	4608      	mov	r0, r1
 80152a6:	4611      	mov	r1, r2
 80152a8:	602b      	str	r3, [r5, #0]
 80152aa:	f7f4 fed4 	bl	800a056 <_fstat>
 80152ae:	1c43      	adds	r3, r0, #1
 80152b0:	d102      	bne.n	80152b8 <_fstat_r+0x1c>
 80152b2:	682b      	ldr	r3, [r5, #0]
 80152b4:	b103      	cbz	r3, 80152b8 <_fstat_r+0x1c>
 80152b6:	6023      	str	r3, [r4, #0]
 80152b8:	bd38      	pop	{r3, r4, r5, pc}
 80152ba:	bf00      	nop
 80152bc:	2000dda4 	.word	0x2000dda4

080152c0 <_isatty_r>:
 80152c0:	b538      	push	{r3, r4, r5, lr}
 80152c2:	4d06      	ldr	r5, [pc, #24]	; (80152dc <_isatty_r+0x1c>)
 80152c4:	2300      	movs	r3, #0
 80152c6:	4604      	mov	r4, r0
 80152c8:	4608      	mov	r0, r1
 80152ca:	602b      	str	r3, [r5, #0]
 80152cc:	f7f4 fed3 	bl	800a076 <_isatty>
 80152d0:	1c43      	adds	r3, r0, #1
 80152d2:	d102      	bne.n	80152da <_isatty_r+0x1a>
 80152d4:	682b      	ldr	r3, [r5, #0]
 80152d6:	b103      	cbz	r3, 80152da <_isatty_r+0x1a>
 80152d8:	6023      	str	r3, [r4, #0]
 80152da:	bd38      	pop	{r3, r4, r5, pc}
 80152dc:	2000dda4 	.word	0x2000dda4

080152e0 <_lseek_r>:
 80152e0:	b538      	push	{r3, r4, r5, lr}
 80152e2:	4d07      	ldr	r5, [pc, #28]	; (8015300 <_lseek_r+0x20>)
 80152e4:	4604      	mov	r4, r0
 80152e6:	4608      	mov	r0, r1
 80152e8:	4611      	mov	r1, r2
 80152ea:	2200      	movs	r2, #0
 80152ec:	602a      	str	r2, [r5, #0]
 80152ee:	461a      	mov	r2, r3
 80152f0:	f7f4 fecc 	bl	800a08c <_lseek>
 80152f4:	1c43      	adds	r3, r0, #1
 80152f6:	d102      	bne.n	80152fe <_lseek_r+0x1e>
 80152f8:	682b      	ldr	r3, [r5, #0]
 80152fa:	b103      	cbz	r3, 80152fe <_lseek_r+0x1e>
 80152fc:	6023      	str	r3, [r4, #0]
 80152fe:	bd38      	pop	{r3, r4, r5, pc}
 8015300:	2000dda4 	.word	0x2000dda4

08015304 <__ascii_mbtowc>:
 8015304:	b082      	sub	sp, #8
 8015306:	b901      	cbnz	r1, 801530a <__ascii_mbtowc+0x6>
 8015308:	a901      	add	r1, sp, #4
 801530a:	b142      	cbz	r2, 801531e <__ascii_mbtowc+0x1a>
 801530c:	b14b      	cbz	r3, 8015322 <__ascii_mbtowc+0x1e>
 801530e:	7813      	ldrb	r3, [r2, #0]
 8015310:	600b      	str	r3, [r1, #0]
 8015312:	7812      	ldrb	r2, [r2, #0]
 8015314:	1e10      	subs	r0, r2, #0
 8015316:	bf18      	it	ne
 8015318:	2001      	movne	r0, #1
 801531a:	b002      	add	sp, #8
 801531c:	4770      	bx	lr
 801531e:	4610      	mov	r0, r2
 8015320:	e7fb      	b.n	801531a <__ascii_mbtowc+0x16>
 8015322:	f06f 0001 	mvn.w	r0, #1
 8015326:	e7f8      	b.n	801531a <__ascii_mbtowc+0x16>

08015328 <__malloc_lock>:
 8015328:	4801      	ldr	r0, [pc, #4]	; (8015330 <__malloc_lock+0x8>)
 801532a:	f7ff ba56 	b.w	80147da <__retarget_lock_acquire_recursive>
 801532e:	bf00      	nop
 8015330:	2000dd9c 	.word	0x2000dd9c

08015334 <__malloc_unlock>:
 8015334:	4801      	ldr	r0, [pc, #4]	; (801533c <__malloc_unlock+0x8>)
 8015336:	f7ff ba51 	b.w	80147dc <__retarget_lock_release_recursive>
 801533a:	bf00      	nop
 801533c:	2000dd9c 	.word	0x2000dd9c

08015340 <_read_r>:
 8015340:	b538      	push	{r3, r4, r5, lr}
 8015342:	4d07      	ldr	r5, [pc, #28]	; (8015360 <_read_r+0x20>)
 8015344:	4604      	mov	r4, r0
 8015346:	4608      	mov	r0, r1
 8015348:	4611      	mov	r1, r2
 801534a:	2200      	movs	r2, #0
 801534c:	602a      	str	r2, [r5, #0]
 801534e:	461a      	mov	r2, r3
 8015350:	f7f4 fe3c 	bl	8009fcc <_read>
 8015354:	1c43      	adds	r3, r0, #1
 8015356:	d102      	bne.n	801535e <_read_r+0x1e>
 8015358:	682b      	ldr	r3, [r5, #0]
 801535a:	b103      	cbz	r3, 801535e <_read_r+0x1e>
 801535c:	6023      	str	r3, [r4, #0]
 801535e:	bd38      	pop	{r3, r4, r5, pc}
 8015360:	2000dda4 	.word	0x2000dda4

08015364 <__ascii_wctomb>:
 8015364:	b149      	cbz	r1, 801537a <__ascii_wctomb+0x16>
 8015366:	2aff      	cmp	r2, #255	; 0xff
 8015368:	bf85      	ittet	hi
 801536a:	238a      	movhi	r3, #138	; 0x8a
 801536c:	6003      	strhi	r3, [r0, #0]
 801536e:	700a      	strbls	r2, [r1, #0]
 8015370:	f04f 30ff 	movhi.w	r0, #4294967295
 8015374:	bf98      	it	ls
 8015376:	2001      	movls	r0, #1
 8015378:	4770      	bx	lr
 801537a:	4608      	mov	r0, r1
 801537c:	4770      	bx	lr
	...

08015380 <asin>:
 8015380:	b538      	push	{r3, r4, r5, lr}
 8015382:	ed2d 8b02 	vpush	{d8}
 8015386:	ec55 4b10 	vmov	r4, r5, d0
 801538a:	f000 f869 	bl	8015460 <__ieee754_asin>
 801538e:	4b16      	ldr	r3, [pc, #88]	; (80153e8 <asin+0x68>)
 8015390:	eeb0 8a40 	vmov.f32	s16, s0
 8015394:	eef0 8a60 	vmov.f32	s17, s1
 8015398:	f993 3000 	ldrsb.w	r3, [r3]
 801539c:	3301      	adds	r3, #1
 801539e:	d01c      	beq.n	80153da <asin+0x5a>
 80153a0:	4622      	mov	r2, r4
 80153a2:	462b      	mov	r3, r5
 80153a4:	4620      	mov	r0, r4
 80153a6:	4629      	mov	r1, r5
 80153a8:	f7eb fbc0 	bl	8000b2c <__aeabi_dcmpun>
 80153ac:	b9a8      	cbnz	r0, 80153da <asin+0x5a>
 80153ae:	ec45 4b10 	vmov	d0, r4, r5
 80153b2:	f000 fd89 	bl	8015ec8 <fabs>
 80153b6:	4b0d      	ldr	r3, [pc, #52]	; (80153ec <asin+0x6c>)
 80153b8:	ec51 0b10 	vmov	r0, r1, d0
 80153bc:	2200      	movs	r2, #0
 80153be:	f7eb fbab 	bl	8000b18 <__aeabi_dcmpgt>
 80153c2:	b150      	cbz	r0, 80153da <asin+0x5a>
 80153c4:	f7fd faf6 	bl	80129b4 <__errno>
 80153c8:	ecbd 8b02 	vpop	{d8}
 80153cc:	2321      	movs	r3, #33	; 0x21
 80153ce:	6003      	str	r3, [r0, #0]
 80153d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80153d4:	4806      	ldr	r0, [pc, #24]	; (80153f0 <asin+0x70>)
 80153d6:	f000 bd83 	b.w	8015ee0 <nan>
 80153da:	eeb0 0a48 	vmov.f32	s0, s16
 80153de:	eef0 0a68 	vmov.f32	s1, s17
 80153e2:	ecbd 8b02 	vpop	{d8}
 80153e6:	bd38      	pop	{r3, r4, r5, pc}
 80153e8:	20000474 	.word	0x20000474
 80153ec:	3ff00000 	.word	0x3ff00000
 80153f0:	08016a4b 	.word	0x08016a4b

080153f4 <atan2>:
 80153f4:	f000 ba48 	b.w	8015888 <__ieee754_atan2>

080153f8 <sqrt>:
 80153f8:	b538      	push	{r3, r4, r5, lr}
 80153fa:	ed2d 8b02 	vpush	{d8}
 80153fe:	ec55 4b10 	vmov	r4, r5, d0
 8015402:	f000 fb0b 	bl	8015a1c <__ieee754_sqrt>
 8015406:	4b15      	ldr	r3, [pc, #84]	; (801545c <sqrt+0x64>)
 8015408:	eeb0 8a40 	vmov.f32	s16, s0
 801540c:	eef0 8a60 	vmov.f32	s17, s1
 8015410:	f993 3000 	ldrsb.w	r3, [r3]
 8015414:	3301      	adds	r3, #1
 8015416:	d019      	beq.n	801544c <sqrt+0x54>
 8015418:	4622      	mov	r2, r4
 801541a:	462b      	mov	r3, r5
 801541c:	4620      	mov	r0, r4
 801541e:	4629      	mov	r1, r5
 8015420:	f7eb fb84 	bl	8000b2c <__aeabi_dcmpun>
 8015424:	b990      	cbnz	r0, 801544c <sqrt+0x54>
 8015426:	2200      	movs	r2, #0
 8015428:	2300      	movs	r3, #0
 801542a:	4620      	mov	r0, r4
 801542c:	4629      	mov	r1, r5
 801542e:	f7eb fb55 	bl	8000adc <__aeabi_dcmplt>
 8015432:	b158      	cbz	r0, 801544c <sqrt+0x54>
 8015434:	f7fd fabe 	bl	80129b4 <__errno>
 8015438:	2321      	movs	r3, #33	; 0x21
 801543a:	6003      	str	r3, [r0, #0]
 801543c:	2200      	movs	r2, #0
 801543e:	2300      	movs	r3, #0
 8015440:	4610      	mov	r0, r2
 8015442:	4619      	mov	r1, r3
 8015444:	f7eb fa02 	bl	800084c <__aeabi_ddiv>
 8015448:	ec41 0b18 	vmov	d8, r0, r1
 801544c:	eeb0 0a48 	vmov.f32	s0, s16
 8015450:	eef0 0a68 	vmov.f32	s1, s17
 8015454:	ecbd 8b02 	vpop	{d8}
 8015458:	bd38      	pop	{r3, r4, r5, pc}
 801545a:	bf00      	nop
 801545c:	20000474 	.word	0x20000474

08015460 <__ieee754_asin>:
 8015460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015464:	ed2d 8b04 	vpush	{d8-d9}
 8015468:	ec55 4b10 	vmov	r4, r5, d0
 801546c:	4bcc      	ldr	r3, [pc, #816]	; (80157a0 <__ieee754_asin+0x340>)
 801546e:	b083      	sub	sp, #12
 8015470:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8015474:	4598      	cmp	r8, r3
 8015476:	9501      	str	r5, [sp, #4]
 8015478:	dd35      	ble.n	80154e6 <__ieee754_asin+0x86>
 801547a:	ee10 3a10 	vmov	r3, s0
 801547e:	f108 4840 	add.w	r8, r8, #3221225472	; 0xc0000000
 8015482:	f508 1880 	add.w	r8, r8, #1048576	; 0x100000
 8015486:	ea58 0303 	orrs.w	r3, r8, r3
 801548a:	d117      	bne.n	80154bc <__ieee754_asin+0x5c>
 801548c:	a3aa      	add	r3, pc, #680	; (adr r3, 8015738 <__ieee754_asin+0x2d8>)
 801548e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015492:	ee10 0a10 	vmov	r0, s0
 8015496:	4629      	mov	r1, r5
 8015498:	f7eb f8ae 	bl	80005f8 <__aeabi_dmul>
 801549c:	a3a8      	add	r3, pc, #672	; (adr r3, 8015740 <__ieee754_asin+0x2e0>)
 801549e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80154a2:	4606      	mov	r6, r0
 80154a4:	460f      	mov	r7, r1
 80154a6:	4620      	mov	r0, r4
 80154a8:	4629      	mov	r1, r5
 80154aa:	f7eb f8a5 	bl	80005f8 <__aeabi_dmul>
 80154ae:	4602      	mov	r2, r0
 80154b0:	460b      	mov	r3, r1
 80154b2:	4630      	mov	r0, r6
 80154b4:	4639      	mov	r1, r7
 80154b6:	f7ea fee9 	bl	800028c <__adddf3>
 80154ba:	e00b      	b.n	80154d4 <__ieee754_asin+0x74>
 80154bc:	ee10 2a10 	vmov	r2, s0
 80154c0:	462b      	mov	r3, r5
 80154c2:	ee10 0a10 	vmov	r0, s0
 80154c6:	4629      	mov	r1, r5
 80154c8:	f7ea fede 	bl	8000288 <__aeabi_dsub>
 80154cc:	4602      	mov	r2, r0
 80154ce:	460b      	mov	r3, r1
 80154d0:	f7eb f9bc 	bl	800084c <__aeabi_ddiv>
 80154d4:	4604      	mov	r4, r0
 80154d6:	460d      	mov	r5, r1
 80154d8:	ec45 4b10 	vmov	d0, r4, r5
 80154dc:	b003      	add	sp, #12
 80154de:	ecbd 8b04 	vpop	{d8-d9}
 80154e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80154e6:	4baf      	ldr	r3, [pc, #700]	; (80157a4 <__ieee754_asin+0x344>)
 80154e8:	4598      	cmp	r8, r3
 80154ea:	dc11      	bgt.n	8015510 <__ieee754_asin+0xb0>
 80154ec:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 80154f0:	f280 80ae 	bge.w	8015650 <__ieee754_asin+0x1f0>
 80154f4:	a394      	add	r3, pc, #592	; (adr r3, 8015748 <__ieee754_asin+0x2e8>)
 80154f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80154fa:	ee10 0a10 	vmov	r0, s0
 80154fe:	4629      	mov	r1, r5
 8015500:	f7ea fec4 	bl	800028c <__adddf3>
 8015504:	4ba8      	ldr	r3, [pc, #672]	; (80157a8 <__ieee754_asin+0x348>)
 8015506:	2200      	movs	r2, #0
 8015508:	f7eb fb06 	bl	8000b18 <__aeabi_dcmpgt>
 801550c:	2800      	cmp	r0, #0
 801550e:	d1e3      	bne.n	80154d8 <__ieee754_asin+0x78>
 8015510:	ec45 4b10 	vmov	d0, r4, r5
 8015514:	f000 fcd8 	bl	8015ec8 <fabs>
 8015518:	49a3      	ldr	r1, [pc, #652]	; (80157a8 <__ieee754_asin+0x348>)
 801551a:	ec53 2b10 	vmov	r2, r3, d0
 801551e:	2000      	movs	r0, #0
 8015520:	f7ea feb2 	bl	8000288 <__aeabi_dsub>
 8015524:	4ba1      	ldr	r3, [pc, #644]	; (80157ac <__ieee754_asin+0x34c>)
 8015526:	2200      	movs	r2, #0
 8015528:	f7eb f866 	bl	80005f8 <__aeabi_dmul>
 801552c:	a388      	add	r3, pc, #544	; (adr r3, 8015750 <__ieee754_asin+0x2f0>)
 801552e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015532:	4604      	mov	r4, r0
 8015534:	460d      	mov	r5, r1
 8015536:	f7eb f85f 	bl	80005f8 <__aeabi_dmul>
 801553a:	a387      	add	r3, pc, #540	; (adr r3, 8015758 <__ieee754_asin+0x2f8>)
 801553c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015540:	f7ea fea4 	bl	800028c <__adddf3>
 8015544:	4622      	mov	r2, r4
 8015546:	462b      	mov	r3, r5
 8015548:	f7eb f856 	bl	80005f8 <__aeabi_dmul>
 801554c:	a384      	add	r3, pc, #528	; (adr r3, 8015760 <__ieee754_asin+0x300>)
 801554e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015552:	f7ea fe99 	bl	8000288 <__aeabi_dsub>
 8015556:	4622      	mov	r2, r4
 8015558:	462b      	mov	r3, r5
 801555a:	f7eb f84d 	bl	80005f8 <__aeabi_dmul>
 801555e:	a382      	add	r3, pc, #520	; (adr r3, 8015768 <__ieee754_asin+0x308>)
 8015560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015564:	f7ea fe92 	bl	800028c <__adddf3>
 8015568:	4622      	mov	r2, r4
 801556a:	462b      	mov	r3, r5
 801556c:	f7eb f844 	bl	80005f8 <__aeabi_dmul>
 8015570:	a37f      	add	r3, pc, #508	; (adr r3, 8015770 <__ieee754_asin+0x310>)
 8015572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015576:	f7ea fe87 	bl	8000288 <__aeabi_dsub>
 801557a:	4622      	mov	r2, r4
 801557c:	462b      	mov	r3, r5
 801557e:	f7eb f83b 	bl	80005f8 <__aeabi_dmul>
 8015582:	a37d      	add	r3, pc, #500	; (adr r3, 8015778 <__ieee754_asin+0x318>)
 8015584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015588:	f7ea fe80 	bl	800028c <__adddf3>
 801558c:	4622      	mov	r2, r4
 801558e:	462b      	mov	r3, r5
 8015590:	f7eb f832 	bl	80005f8 <__aeabi_dmul>
 8015594:	a37a      	add	r3, pc, #488	; (adr r3, 8015780 <__ieee754_asin+0x320>)
 8015596:	e9d3 2300 	ldrd	r2, r3, [r3]
 801559a:	ec41 0b18 	vmov	d8, r0, r1
 801559e:	4620      	mov	r0, r4
 80155a0:	4629      	mov	r1, r5
 80155a2:	f7eb f829 	bl	80005f8 <__aeabi_dmul>
 80155a6:	a378      	add	r3, pc, #480	; (adr r3, 8015788 <__ieee754_asin+0x328>)
 80155a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155ac:	f7ea fe6c 	bl	8000288 <__aeabi_dsub>
 80155b0:	4622      	mov	r2, r4
 80155b2:	462b      	mov	r3, r5
 80155b4:	f7eb f820 	bl	80005f8 <__aeabi_dmul>
 80155b8:	a375      	add	r3, pc, #468	; (adr r3, 8015790 <__ieee754_asin+0x330>)
 80155ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155be:	f7ea fe65 	bl	800028c <__adddf3>
 80155c2:	4622      	mov	r2, r4
 80155c4:	462b      	mov	r3, r5
 80155c6:	f7eb f817 	bl	80005f8 <__aeabi_dmul>
 80155ca:	a373      	add	r3, pc, #460	; (adr r3, 8015798 <__ieee754_asin+0x338>)
 80155cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155d0:	f7ea fe5a 	bl	8000288 <__aeabi_dsub>
 80155d4:	4622      	mov	r2, r4
 80155d6:	462b      	mov	r3, r5
 80155d8:	f7eb f80e 	bl	80005f8 <__aeabi_dmul>
 80155dc:	4b72      	ldr	r3, [pc, #456]	; (80157a8 <__ieee754_asin+0x348>)
 80155de:	2200      	movs	r2, #0
 80155e0:	f7ea fe54 	bl	800028c <__adddf3>
 80155e4:	ec45 4b10 	vmov	d0, r4, r5
 80155e8:	4606      	mov	r6, r0
 80155ea:	460f      	mov	r7, r1
 80155ec:	f000 fa16 	bl	8015a1c <__ieee754_sqrt>
 80155f0:	4b6f      	ldr	r3, [pc, #444]	; (80157b0 <__ieee754_asin+0x350>)
 80155f2:	4598      	cmp	r8, r3
 80155f4:	ec5b ab10 	vmov	sl, fp, d0
 80155f8:	f340 80dc 	ble.w	80157b4 <__ieee754_asin+0x354>
 80155fc:	4632      	mov	r2, r6
 80155fe:	463b      	mov	r3, r7
 8015600:	ec51 0b18 	vmov	r0, r1, d8
 8015604:	f7eb f922 	bl	800084c <__aeabi_ddiv>
 8015608:	4652      	mov	r2, sl
 801560a:	465b      	mov	r3, fp
 801560c:	f7ea fff4 	bl	80005f8 <__aeabi_dmul>
 8015610:	4652      	mov	r2, sl
 8015612:	465b      	mov	r3, fp
 8015614:	f7ea fe3a 	bl	800028c <__adddf3>
 8015618:	4602      	mov	r2, r0
 801561a:	460b      	mov	r3, r1
 801561c:	f7ea fe36 	bl	800028c <__adddf3>
 8015620:	a347      	add	r3, pc, #284	; (adr r3, 8015740 <__ieee754_asin+0x2e0>)
 8015622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015626:	f7ea fe2f 	bl	8000288 <__aeabi_dsub>
 801562a:	4602      	mov	r2, r0
 801562c:	460b      	mov	r3, r1
 801562e:	a142      	add	r1, pc, #264	; (adr r1, 8015738 <__ieee754_asin+0x2d8>)
 8015630:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015634:	f7ea fe28 	bl	8000288 <__aeabi_dsub>
 8015638:	9b01      	ldr	r3, [sp, #4]
 801563a:	2b00      	cmp	r3, #0
 801563c:	bfdc      	itt	le
 801563e:	4602      	movle	r2, r0
 8015640:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 8015644:	4604      	mov	r4, r0
 8015646:	460d      	mov	r5, r1
 8015648:	bfdc      	itt	le
 801564a:	4614      	movle	r4, r2
 801564c:	461d      	movle	r5, r3
 801564e:	e743      	b.n	80154d8 <__ieee754_asin+0x78>
 8015650:	ee10 2a10 	vmov	r2, s0
 8015654:	ee10 0a10 	vmov	r0, s0
 8015658:	462b      	mov	r3, r5
 801565a:	4629      	mov	r1, r5
 801565c:	f7ea ffcc 	bl	80005f8 <__aeabi_dmul>
 8015660:	a33b      	add	r3, pc, #236	; (adr r3, 8015750 <__ieee754_asin+0x2f0>)
 8015662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015666:	4606      	mov	r6, r0
 8015668:	460f      	mov	r7, r1
 801566a:	f7ea ffc5 	bl	80005f8 <__aeabi_dmul>
 801566e:	a33a      	add	r3, pc, #232	; (adr r3, 8015758 <__ieee754_asin+0x2f8>)
 8015670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015674:	f7ea fe0a 	bl	800028c <__adddf3>
 8015678:	4632      	mov	r2, r6
 801567a:	463b      	mov	r3, r7
 801567c:	f7ea ffbc 	bl	80005f8 <__aeabi_dmul>
 8015680:	a337      	add	r3, pc, #220	; (adr r3, 8015760 <__ieee754_asin+0x300>)
 8015682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015686:	f7ea fdff 	bl	8000288 <__aeabi_dsub>
 801568a:	4632      	mov	r2, r6
 801568c:	463b      	mov	r3, r7
 801568e:	f7ea ffb3 	bl	80005f8 <__aeabi_dmul>
 8015692:	a335      	add	r3, pc, #212	; (adr r3, 8015768 <__ieee754_asin+0x308>)
 8015694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015698:	f7ea fdf8 	bl	800028c <__adddf3>
 801569c:	4632      	mov	r2, r6
 801569e:	463b      	mov	r3, r7
 80156a0:	f7ea ffaa 	bl	80005f8 <__aeabi_dmul>
 80156a4:	a332      	add	r3, pc, #200	; (adr r3, 8015770 <__ieee754_asin+0x310>)
 80156a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80156aa:	f7ea fded 	bl	8000288 <__aeabi_dsub>
 80156ae:	4632      	mov	r2, r6
 80156b0:	463b      	mov	r3, r7
 80156b2:	f7ea ffa1 	bl	80005f8 <__aeabi_dmul>
 80156b6:	a330      	add	r3, pc, #192	; (adr r3, 8015778 <__ieee754_asin+0x318>)
 80156b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80156bc:	f7ea fde6 	bl	800028c <__adddf3>
 80156c0:	4632      	mov	r2, r6
 80156c2:	463b      	mov	r3, r7
 80156c4:	f7ea ff98 	bl	80005f8 <__aeabi_dmul>
 80156c8:	a32d      	add	r3, pc, #180	; (adr r3, 8015780 <__ieee754_asin+0x320>)
 80156ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80156ce:	4680      	mov	r8, r0
 80156d0:	4689      	mov	r9, r1
 80156d2:	4630      	mov	r0, r6
 80156d4:	4639      	mov	r1, r7
 80156d6:	f7ea ff8f 	bl	80005f8 <__aeabi_dmul>
 80156da:	a32b      	add	r3, pc, #172	; (adr r3, 8015788 <__ieee754_asin+0x328>)
 80156dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80156e0:	f7ea fdd2 	bl	8000288 <__aeabi_dsub>
 80156e4:	4632      	mov	r2, r6
 80156e6:	463b      	mov	r3, r7
 80156e8:	f7ea ff86 	bl	80005f8 <__aeabi_dmul>
 80156ec:	a328      	add	r3, pc, #160	; (adr r3, 8015790 <__ieee754_asin+0x330>)
 80156ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80156f2:	f7ea fdcb 	bl	800028c <__adddf3>
 80156f6:	4632      	mov	r2, r6
 80156f8:	463b      	mov	r3, r7
 80156fa:	f7ea ff7d 	bl	80005f8 <__aeabi_dmul>
 80156fe:	a326      	add	r3, pc, #152	; (adr r3, 8015798 <__ieee754_asin+0x338>)
 8015700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015704:	f7ea fdc0 	bl	8000288 <__aeabi_dsub>
 8015708:	4632      	mov	r2, r6
 801570a:	463b      	mov	r3, r7
 801570c:	f7ea ff74 	bl	80005f8 <__aeabi_dmul>
 8015710:	4b25      	ldr	r3, [pc, #148]	; (80157a8 <__ieee754_asin+0x348>)
 8015712:	2200      	movs	r2, #0
 8015714:	f7ea fdba 	bl	800028c <__adddf3>
 8015718:	4602      	mov	r2, r0
 801571a:	460b      	mov	r3, r1
 801571c:	4640      	mov	r0, r8
 801571e:	4649      	mov	r1, r9
 8015720:	f7eb f894 	bl	800084c <__aeabi_ddiv>
 8015724:	4622      	mov	r2, r4
 8015726:	462b      	mov	r3, r5
 8015728:	f7ea ff66 	bl	80005f8 <__aeabi_dmul>
 801572c:	4602      	mov	r2, r0
 801572e:	460b      	mov	r3, r1
 8015730:	4620      	mov	r0, r4
 8015732:	4629      	mov	r1, r5
 8015734:	e6bf      	b.n	80154b6 <__ieee754_asin+0x56>
 8015736:	bf00      	nop
 8015738:	54442d18 	.word	0x54442d18
 801573c:	3ff921fb 	.word	0x3ff921fb
 8015740:	33145c07 	.word	0x33145c07
 8015744:	3c91a626 	.word	0x3c91a626
 8015748:	8800759c 	.word	0x8800759c
 801574c:	7e37e43c 	.word	0x7e37e43c
 8015750:	0dfdf709 	.word	0x0dfdf709
 8015754:	3f023de1 	.word	0x3f023de1
 8015758:	7501b288 	.word	0x7501b288
 801575c:	3f49efe0 	.word	0x3f49efe0
 8015760:	b5688f3b 	.word	0xb5688f3b
 8015764:	3fa48228 	.word	0x3fa48228
 8015768:	0e884455 	.word	0x0e884455
 801576c:	3fc9c155 	.word	0x3fc9c155
 8015770:	03eb6f7d 	.word	0x03eb6f7d
 8015774:	3fd4d612 	.word	0x3fd4d612
 8015778:	55555555 	.word	0x55555555
 801577c:	3fc55555 	.word	0x3fc55555
 8015780:	b12e9282 	.word	0xb12e9282
 8015784:	3fb3b8c5 	.word	0x3fb3b8c5
 8015788:	1b8d0159 	.word	0x1b8d0159
 801578c:	3fe6066c 	.word	0x3fe6066c
 8015790:	9c598ac8 	.word	0x9c598ac8
 8015794:	40002ae5 	.word	0x40002ae5
 8015798:	1c8a2d4b 	.word	0x1c8a2d4b
 801579c:	40033a27 	.word	0x40033a27
 80157a0:	3fefffff 	.word	0x3fefffff
 80157a4:	3fdfffff 	.word	0x3fdfffff
 80157a8:	3ff00000 	.word	0x3ff00000
 80157ac:	3fe00000 	.word	0x3fe00000
 80157b0:	3fef3332 	.word	0x3fef3332
 80157b4:	ee10 2a10 	vmov	r2, s0
 80157b8:	ee10 0a10 	vmov	r0, s0
 80157bc:	465b      	mov	r3, fp
 80157be:	4659      	mov	r1, fp
 80157c0:	f7ea fd64 	bl	800028c <__adddf3>
 80157c4:	4632      	mov	r2, r6
 80157c6:	463b      	mov	r3, r7
 80157c8:	ec41 0b19 	vmov	d9, r0, r1
 80157cc:	ec51 0b18 	vmov	r0, r1, d8
 80157d0:	f7eb f83c 	bl	800084c <__aeabi_ddiv>
 80157d4:	4602      	mov	r2, r0
 80157d6:	460b      	mov	r3, r1
 80157d8:	ec51 0b19 	vmov	r0, r1, d9
 80157dc:	f7ea ff0c 	bl	80005f8 <__aeabi_dmul>
 80157e0:	f04f 0800 	mov.w	r8, #0
 80157e4:	4606      	mov	r6, r0
 80157e6:	460f      	mov	r7, r1
 80157e8:	4642      	mov	r2, r8
 80157ea:	465b      	mov	r3, fp
 80157ec:	4640      	mov	r0, r8
 80157ee:	4659      	mov	r1, fp
 80157f0:	f7ea ff02 	bl	80005f8 <__aeabi_dmul>
 80157f4:	4602      	mov	r2, r0
 80157f6:	460b      	mov	r3, r1
 80157f8:	4620      	mov	r0, r4
 80157fa:	4629      	mov	r1, r5
 80157fc:	f7ea fd44 	bl	8000288 <__aeabi_dsub>
 8015800:	4642      	mov	r2, r8
 8015802:	4604      	mov	r4, r0
 8015804:	460d      	mov	r5, r1
 8015806:	465b      	mov	r3, fp
 8015808:	4650      	mov	r0, sl
 801580a:	4659      	mov	r1, fp
 801580c:	f7ea fd3e 	bl	800028c <__adddf3>
 8015810:	4602      	mov	r2, r0
 8015812:	460b      	mov	r3, r1
 8015814:	4620      	mov	r0, r4
 8015816:	4629      	mov	r1, r5
 8015818:	f7eb f818 	bl	800084c <__aeabi_ddiv>
 801581c:	4602      	mov	r2, r0
 801581e:	460b      	mov	r3, r1
 8015820:	f7ea fd34 	bl	800028c <__adddf3>
 8015824:	4602      	mov	r2, r0
 8015826:	460b      	mov	r3, r1
 8015828:	a113      	add	r1, pc, #76	; (adr r1, 8015878 <__ieee754_asin+0x418>)
 801582a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801582e:	f7ea fd2b 	bl	8000288 <__aeabi_dsub>
 8015832:	4602      	mov	r2, r0
 8015834:	460b      	mov	r3, r1
 8015836:	4630      	mov	r0, r6
 8015838:	4639      	mov	r1, r7
 801583a:	f7ea fd25 	bl	8000288 <__aeabi_dsub>
 801583e:	4642      	mov	r2, r8
 8015840:	4604      	mov	r4, r0
 8015842:	460d      	mov	r5, r1
 8015844:	465b      	mov	r3, fp
 8015846:	4640      	mov	r0, r8
 8015848:	4659      	mov	r1, fp
 801584a:	f7ea fd1f 	bl	800028c <__adddf3>
 801584e:	4602      	mov	r2, r0
 8015850:	460b      	mov	r3, r1
 8015852:	a10b      	add	r1, pc, #44	; (adr r1, 8015880 <__ieee754_asin+0x420>)
 8015854:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015858:	f7ea fd16 	bl	8000288 <__aeabi_dsub>
 801585c:	4602      	mov	r2, r0
 801585e:	460b      	mov	r3, r1
 8015860:	4620      	mov	r0, r4
 8015862:	4629      	mov	r1, r5
 8015864:	f7ea fd10 	bl	8000288 <__aeabi_dsub>
 8015868:	4602      	mov	r2, r0
 801586a:	460b      	mov	r3, r1
 801586c:	a104      	add	r1, pc, #16	; (adr r1, 8015880 <__ieee754_asin+0x420>)
 801586e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015872:	e6df      	b.n	8015634 <__ieee754_asin+0x1d4>
 8015874:	f3af 8000 	nop.w
 8015878:	33145c07 	.word	0x33145c07
 801587c:	3c91a626 	.word	0x3c91a626
 8015880:	54442d18 	.word	0x54442d18
 8015884:	3fe921fb 	.word	0x3fe921fb

08015888 <__ieee754_atan2>:
 8015888:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801588c:	ec57 6b11 	vmov	r6, r7, d1
 8015890:	4273      	negs	r3, r6
 8015892:	f8df e184 	ldr.w	lr, [pc, #388]	; 8015a18 <__ieee754_atan2+0x190>
 8015896:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 801589a:	4333      	orrs	r3, r6
 801589c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 80158a0:	4573      	cmp	r3, lr
 80158a2:	ec51 0b10 	vmov	r0, r1, d0
 80158a6:	ee11 8a10 	vmov	r8, s2
 80158aa:	d80a      	bhi.n	80158c2 <__ieee754_atan2+0x3a>
 80158ac:	4244      	negs	r4, r0
 80158ae:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80158b2:	4304      	orrs	r4, r0
 80158b4:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 80158b8:	4574      	cmp	r4, lr
 80158ba:	ee10 9a10 	vmov	r9, s0
 80158be:	468c      	mov	ip, r1
 80158c0:	d907      	bls.n	80158d2 <__ieee754_atan2+0x4a>
 80158c2:	4632      	mov	r2, r6
 80158c4:	463b      	mov	r3, r7
 80158c6:	f7ea fce1 	bl	800028c <__adddf3>
 80158ca:	ec41 0b10 	vmov	d0, r0, r1
 80158ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80158d2:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 80158d6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80158da:	4334      	orrs	r4, r6
 80158dc:	d103      	bne.n	80158e6 <__ieee754_atan2+0x5e>
 80158de:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80158e2:	f000 b951 	b.w	8015b88 <atan>
 80158e6:	17bc      	asrs	r4, r7, #30
 80158e8:	f004 0402 	and.w	r4, r4, #2
 80158ec:	ea53 0909 	orrs.w	r9, r3, r9
 80158f0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 80158f4:	d107      	bne.n	8015906 <__ieee754_atan2+0x7e>
 80158f6:	2c02      	cmp	r4, #2
 80158f8:	d060      	beq.n	80159bc <__ieee754_atan2+0x134>
 80158fa:	2c03      	cmp	r4, #3
 80158fc:	d1e5      	bne.n	80158ca <__ieee754_atan2+0x42>
 80158fe:	a142      	add	r1, pc, #264	; (adr r1, 8015a08 <__ieee754_atan2+0x180>)
 8015900:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015904:	e7e1      	b.n	80158ca <__ieee754_atan2+0x42>
 8015906:	ea52 0808 	orrs.w	r8, r2, r8
 801590a:	d106      	bne.n	801591a <__ieee754_atan2+0x92>
 801590c:	f1bc 0f00 	cmp.w	ip, #0
 8015910:	da5f      	bge.n	80159d2 <__ieee754_atan2+0x14a>
 8015912:	a13f      	add	r1, pc, #252	; (adr r1, 8015a10 <__ieee754_atan2+0x188>)
 8015914:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015918:	e7d7      	b.n	80158ca <__ieee754_atan2+0x42>
 801591a:	4572      	cmp	r2, lr
 801591c:	d10f      	bne.n	801593e <__ieee754_atan2+0xb6>
 801591e:	4293      	cmp	r3, r2
 8015920:	f104 34ff 	add.w	r4, r4, #4294967295
 8015924:	d107      	bne.n	8015936 <__ieee754_atan2+0xae>
 8015926:	2c02      	cmp	r4, #2
 8015928:	d84c      	bhi.n	80159c4 <__ieee754_atan2+0x13c>
 801592a:	4b35      	ldr	r3, [pc, #212]	; (8015a00 <__ieee754_atan2+0x178>)
 801592c:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8015930:	e9d4 0100 	ldrd	r0, r1, [r4]
 8015934:	e7c9      	b.n	80158ca <__ieee754_atan2+0x42>
 8015936:	2c02      	cmp	r4, #2
 8015938:	d848      	bhi.n	80159cc <__ieee754_atan2+0x144>
 801593a:	4b32      	ldr	r3, [pc, #200]	; (8015a04 <__ieee754_atan2+0x17c>)
 801593c:	e7f6      	b.n	801592c <__ieee754_atan2+0xa4>
 801593e:	4573      	cmp	r3, lr
 8015940:	d0e4      	beq.n	801590c <__ieee754_atan2+0x84>
 8015942:	1a9b      	subs	r3, r3, r2
 8015944:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8015948:	ea4f 5223 	mov.w	r2, r3, asr #20
 801594c:	da1e      	bge.n	801598c <__ieee754_atan2+0x104>
 801594e:	2f00      	cmp	r7, #0
 8015950:	da01      	bge.n	8015956 <__ieee754_atan2+0xce>
 8015952:	323c      	adds	r2, #60	; 0x3c
 8015954:	db1e      	blt.n	8015994 <__ieee754_atan2+0x10c>
 8015956:	4632      	mov	r2, r6
 8015958:	463b      	mov	r3, r7
 801595a:	f7ea ff77 	bl	800084c <__aeabi_ddiv>
 801595e:	ec41 0b10 	vmov	d0, r0, r1
 8015962:	f000 fab1 	bl	8015ec8 <fabs>
 8015966:	f000 f90f 	bl	8015b88 <atan>
 801596a:	ec51 0b10 	vmov	r0, r1, d0
 801596e:	2c01      	cmp	r4, #1
 8015970:	d013      	beq.n	801599a <__ieee754_atan2+0x112>
 8015972:	2c02      	cmp	r4, #2
 8015974:	d015      	beq.n	80159a2 <__ieee754_atan2+0x11a>
 8015976:	2c00      	cmp	r4, #0
 8015978:	d0a7      	beq.n	80158ca <__ieee754_atan2+0x42>
 801597a:	a319      	add	r3, pc, #100	; (adr r3, 80159e0 <__ieee754_atan2+0x158>)
 801597c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015980:	f7ea fc82 	bl	8000288 <__aeabi_dsub>
 8015984:	a318      	add	r3, pc, #96	; (adr r3, 80159e8 <__ieee754_atan2+0x160>)
 8015986:	e9d3 2300 	ldrd	r2, r3, [r3]
 801598a:	e014      	b.n	80159b6 <__ieee754_atan2+0x12e>
 801598c:	a118      	add	r1, pc, #96	; (adr r1, 80159f0 <__ieee754_atan2+0x168>)
 801598e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015992:	e7ec      	b.n	801596e <__ieee754_atan2+0xe6>
 8015994:	2000      	movs	r0, #0
 8015996:	2100      	movs	r1, #0
 8015998:	e7e9      	b.n	801596e <__ieee754_atan2+0xe6>
 801599a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801599e:	4619      	mov	r1, r3
 80159a0:	e793      	b.n	80158ca <__ieee754_atan2+0x42>
 80159a2:	a30f      	add	r3, pc, #60	; (adr r3, 80159e0 <__ieee754_atan2+0x158>)
 80159a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80159a8:	f7ea fc6e 	bl	8000288 <__aeabi_dsub>
 80159ac:	4602      	mov	r2, r0
 80159ae:	460b      	mov	r3, r1
 80159b0:	a10d      	add	r1, pc, #52	; (adr r1, 80159e8 <__ieee754_atan2+0x160>)
 80159b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80159b6:	f7ea fc67 	bl	8000288 <__aeabi_dsub>
 80159ba:	e786      	b.n	80158ca <__ieee754_atan2+0x42>
 80159bc:	a10a      	add	r1, pc, #40	; (adr r1, 80159e8 <__ieee754_atan2+0x160>)
 80159be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80159c2:	e782      	b.n	80158ca <__ieee754_atan2+0x42>
 80159c4:	a10c      	add	r1, pc, #48	; (adr r1, 80159f8 <__ieee754_atan2+0x170>)
 80159c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80159ca:	e77e      	b.n	80158ca <__ieee754_atan2+0x42>
 80159cc:	2000      	movs	r0, #0
 80159ce:	2100      	movs	r1, #0
 80159d0:	e77b      	b.n	80158ca <__ieee754_atan2+0x42>
 80159d2:	a107      	add	r1, pc, #28	; (adr r1, 80159f0 <__ieee754_atan2+0x168>)
 80159d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80159d8:	e777      	b.n	80158ca <__ieee754_atan2+0x42>
 80159da:	bf00      	nop
 80159dc:	f3af 8000 	nop.w
 80159e0:	33145c07 	.word	0x33145c07
 80159e4:	3ca1a626 	.word	0x3ca1a626
 80159e8:	54442d18 	.word	0x54442d18
 80159ec:	400921fb 	.word	0x400921fb
 80159f0:	54442d18 	.word	0x54442d18
 80159f4:	3ff921fb 	.word	0x3ff921fb
 80159f8:	54442d18 	.word	0x54442d18
 80159fc:	3fe921fb 	.word	0x3fe921fb
 8015a00:	08016df8 	.word	0x08016df8
 8015a04:	08016e10 	.word	0x08016e10
 8015a08:	54442d18 	.word	0x54442d18
 8015a0c:	c00921fb 	.word	0xc00921fb
 8015a10:	54442d18 	.word	0x54442d18
 8015a14:	bff921fb 	.word	0xbff921fb
 8015a18:	7ff00000 	.word	0x7ff00000

08015a1c <__ieee754_sqrt>:
 8015a1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015a20:	ec55 4b10 	vmov	r4, r5, d0
 8015a24:	4e56      	ldr	r6, [pc, #344]	; (8015b80 <__ieee754_sqrt+0x164>)
 8015a26:	43ae      	bics	r6, r5
 8015a28:	ee10 0a10 	vmov	r0, s0
 8015a2c:	ee10 3a10 	vmov	r3, s0
 8015a30:	4629      	mov	r1, r5
 8015a32:	462a      	mov	r2, r5
 8015a34:	d110      	bne.n	8015a58 <__ieee754_sqrt+0x3c>
 8015a36:	ee10 2a10 	vmov	r2, s0
 8015a3a:	462b      	mov	r3, r5
 8015a3c:	f7ea fddc 	bl	80005f8 <__aeabi_dmul>
 8015a40:	4602      	mov	r2, r0
 8015a42:	460b      	mov	r3, r1
 8015a44:	4620      	mov	r0, r4
 8015a46:	4629      	mov	r1, r5
 8015a48:	f7ea fc20 	bl	800028c <__adddf3>
 8015a4c:	4604      	mov	r4, r0
 8015a4e:	460d      	mov	r5, r1
 8015a50:	ec45 4b10 	vmov	d0, r4, r5
 8015a54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015a58:	2d00      	cmp	r5, #0
 8015a5a:	dc10      	bgt.n	8015a7e <__ieee754_sqrt+0x62>
 8015a5c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8015a60:	4330      	orrs	r0, r6
 8015a62:	d0f5      	beq.n	8015a50 <__ieee754_sqrt+0x34>
 8015a64:	b15d      	cbz	r5, 8015a7e <__ieee754_sqrt+0x62>
 8015a66:	ee10 2a10 	vmov	r2, s0
 8015a6a:	462b      	mov	r3, r5
 8015a6c:	ee10 0a10 	vmov	r0, s0
 8015a70:	f7ea fc0a 	bl	8000288 <__aeabi_dsub>
 8015a74:	4602      	mov	r2, r0
 8015a76:	460b      	mov	r3, r1
 8015a78:	f7ea fee8 	bl	800084c <__aeabi_ddiv>
 8015a7c:	e7e6      	b.n	8015a4c <__ieee754_sqrt+0x30>
 8015a7e:	1509      	asrs	r1, r1, #20
 8015a80:	d076      	beq.n	8015b70 <__ieee754_sqrt+0x154>
 8015a82:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8015a86:	07ce      	lsls	r6, r1, #31
 8015a88:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8015a8c:	bf5e      	ittt	pl
 8015a8e:	0fda      	lsrpl	r2, r3, #31
 8015a90:	005b      	lslpl	r3, r3, #1
 8015a92:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 8015a96:	0fda      	lsrs	r2, r3, #31
 8015a98:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8015a9c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8015aa0:	2000      	movs	r0, #0
 8015aa2:	106d      	asrs	r5, r5, #1
 8015aa4:	005b      	lsls	r3, r3, #1
 8015aa6:	f04f 0e16 	mov.w	lr, #22
 8015aaa:	4684      	mov	ip, r0
 8015aac:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8015ab0:	eb0c 0401 	add.w	r4, ip, r1
 8015ab4:	4294      	cmp	r4, r2
 8015ab6:	bfde      	ittt	le
 8015ab8:	1b12      	suble	r2, r2, r4
 8015aba:	eb04 0c01 	addle.w	ip, r4, r1
 8015abe:	1840      	addle	r0, r0, r1
 8015ac0:	0052      	lsls	r2, r2, #1
 8015ac2:	f1be 0e01 	subs.w	lr, lr, #1
 8015ac6:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8015aca:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8015ace:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8015ad2:	d1ed      	bne.n	8015ab0 <__ieee754_sqrt+0x94>
 8015ad4:	4671      	mov	r1, lr
 8015ad6:	2720      	movs	r7, #32
 8015ad8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8015adc:	4562      	cmp	r2, ip
 8015ade:	eb04 060e 	add.w	r6, r4, lr
 8015ae2:	dc02      	bgt.n	8015aea <__ieee754_sqrt+0xce>
 8015ae4:	d113      	bne.n	8015b0e <__ieee754_sqrt+0xf2>
 8015ae6:	429e      	cmp	r6, r3
 8015ae8:	d811      	bhi.n	8015b0e <__ieee754_sqrt+0xf2>
 8015aea:	2e00      	cmp	r6, #0
 8015aec:	eb06 0e04 	add.w	lr, r6, r4
 8015af0:	da43      	bge.n	8015b7a <__ieee754_sqrt+0x15e>
 8015af2:	f1be 0f00 	cmp.w	lr, #0
 8015af6:	db40      	blt.n	8015b7a <__ieee754_sqrt+0x15e>
 8015af8:	f10c 0801 	add.w	r8, ip, #1
 8015afc:	eba2 020c 	sub.w	r2, r2, ip
 8015b00:	429e      	cmp	r6, r3
 8015b02:	bf88      	it	hi
 8015b04:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8015b08:	1b9b      	subs	r3, r3, r6
 8015b0a:	4421      	add	r1, r4
 8015b0c:	46c4      	mov	ip, r8
 8015b0e:	0052      	lsls	r2, r2, #1
 8015b10:	3f01      	subs	r7, #1
 8015b12:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8015b16:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8015b1a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8015b1e:	d1dd      	bne.n	8015adc <__ieee754_sqrt+0xc0>
 8015b20:	4313      	orrs	r3, r2
 8015b22:	d006      	beq.n	8015b32 <__ieee754_sqrt+0x116>
 8015b24:	1c4c      	adds	r4, r1, #1
 8015b26:	bf13      	iteet	ne
 8015b28:	3101      	addne	r1, #1
 8015b2a:	3001      	addeq	r0, #1
 8015b2c:	4639      	moveq	r1, r7
 8015b2e:	f021 0101 	bicne.w	r1, r1, #1
 8015b32:	1043      	asrs	r3, r0, #1
 8015b34:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8015b38:	0849      	lsrs	r1, r1, #1
 8015b3a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8015b3e:	07c2      	lsls	r2, r0, #31
 8015b40:	bf48      	it	mi
 8015b42:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8015b46:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8015b4a:	460c      	mov	r4, r1
 8015b4c:	463d      	mov	r5, r7
 8015b4e:	e77f      	b.n	8015a50 <__ieee754_sqrt+0x34>
 8015b50:	0ada      	lsrs	r2, r3, #11
 8015b52:	3815      	subs	r0, #21
 8015b54:	055b      	lsls	r3, r3, #21
 8015b56:	2a00      	cmp	r2, #0
 8015b58:	d0fa      	beq.n	8015b50 <__ieee754_sqrt+0x134>
 8015b5a:	02d7      	lsls	r7, r2, #11
 8015b5c:	d50a      	bpl.n	8015b74 <__ieee754_sqrt+0x158>
 8015b5e:	f1c1 0420 	rsb	r4, r1, #32
 8015b62:	fa23 f404 	lsr.w	r4, r3, r4
 8015b66:	1e4d      	subs	r5, r1, #1
 8015b68:	408b      	lsls	r3, r1
 8015b6a:	4322      	orrs	r2, r4
 8015b6c:	1b41      	subs	r1, r0, r5
 8015b6e:	e788      	b.n	8015a82 <__ieee754_sqrt+0x66>
 8015b70:	4608      	mov	r0, r1
 8015b72:	e7f0      	b.n	8015b56 <__ieee754_sqrt+0x13a>
 8015b74:	0052      	lsls	r2, r2, #1
 8015b76:	3101      	adds	r1, #1
 8015b78:	e7ef      	b.n	8015b5a <__ieee754_sqrt+0x13e>
 8015b7a:	46e0      	mov	r8, ip
 8015b7c:	e7be      	b.n	8015afc <__ieee754_sqrt+0xe0>
 8015b7e:	bf00      	nop
 8015b80:	7ff00000 	.word	0x7ff00000
 8015b84:	00000000 	.word	0x00000000

08015b88 <atan>:
 8015b88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015b8c:	ec55 4b10 	vmov	r4, r5, d0
 8015b90:	4bc3      	ldr	r3, [pc, #780]	; (8015ea0 <atan+0x318>)
 8015b92:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8015b96:	429e      	cmp	r6, r3
 8015b98:	46ab      	mov	fp, r5
 8015b9a:	dd18      	ble.n	8015bce <atan+0x46>
 8015b9c:	4bc1      	ldr	r3, [pc, #772]	; (8015ea4 <atan+0x31c>)
 8015b9e:	429e      	cmp	r6, r3
 8015ba0:	dc01      	bgt.n	8015ba6 <atan+0x1e>
 8015ba2:	d109      	bne.n	8015bb8 <atan+0x30>
 8015ba4:	b144      	cbz	r4, 8015bb8 <atan+0x30>
 8015ba6:	4622      	mov	r2, r4
 8015ba8:	462b      	mov	r3, r5
 8015baa:	4620      	mov	r0, r4
 8015bac:	4629      	mov	r1, r5
 8015bae:	f7ea fb6d 	bl	800028c <__adddf3>
 8015bb2:	4604      	mov	r4, r0
 8015bb4:	460d      	mov	r5, r1
 8015bb6:	e006      	b.n	8015bc6 <atan+0x3e>
 8015bb8:	f1bb 0f00 	cmp.w	fp, #0
 8015bbc:	f300 8131 	bgt.w	8015e22 <atan+0x29a>
 8015bc0:	a59b      	add	r5, pc, #620	; (adr r5, 8015e30 <atan+0x2a8>)
 8015bc2:	e9d5 4500 	ldrd	r4, r5, [r5]
 8015bc6:	ec45 4b10 	vmov	d0, r4, r5
 8015bca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015bce:	4bb6      	ldr	r3, [pc, #728]	; (8015ea8 <atan+0x320>)
 8015bd0:	429e      	cmp	r6, r3
 8015bd2:	dc14      	bgt.n	8015bfe <atan+0x76>
 8015bd4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8015bd8:	429e      	cmp	r6, r3
 8015bda:	dc0d      	bgt.n	8015bf8 <atan+0x70>
 8015bdc:	a396      	add	r3, pc, #600	; (adr r3, 8015e38 <atan+0x2b0>)
 8015bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015be2:	ee10 0a10 	vmov	r0, s0
 8015be6:	4629      	mov	r1, r5
 8015be8:	f7ea fb50 	bl	800028c <__adddf3>
 8015bec:	4baf      	ldr	r3, [pc, #700]	; (8015eac <atan+0x324>)
 8015bee:	2200      	movs	r2, #0
 8015bf0:	f7ea ff92 	bl	8000b18 <__aeabi_dcmpgt>
 8015bf4:	2800      	cmp	r0, #0
 8015bf6:	d1e6      	bne.n	8015bc6 <atan+0x3e>
 8015bf8:	f04f 3aff 	mov.w	sl, #4294967295
 8015bfc:	e02b      	b.n	8015c56 <atan+0xce>
 8015bfe:	f000 f963 	bl	8015ec8 <fabs>
 8015c02:	4bab      	ldr	r3, [pc, #684]	; (8015eb0 <atan+0x328>)
 8015c04:	429e      	cmp	r6, r3
 8015c06:	ec55 4b10 	vmov	r4, r5, d0
 8015c0a:	f300 80bf 	bgt.w	8015d8c <atan+0x204>
 8015c0e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8015c12:	429e      	cmp	r6, r3
 8015c14:	f300 80a0 	bgt.w	8015d58 <atan+0x1d0>
 8015c18:	ee10 2a10 	vmov	r2, s0
 8015c1c:	ee10 0a10 	vmov	r0, s0
 8015c20:	462b      	mov	r3, r5
 8015c22:	4629      	mov	r1, r5
 8015c24:	f7ea fb32 	bl	800028c <__adddf3>
 8015c28:	4ba0      	ldr	r3, [pc, #640]	; (8015eac <atan+0x324>)
 8015c2a:	2200      	movs	r2, #0
 8015c2c:	f7ea fb2c 	bl	8000288 <__aeabi_dsub>
 8015c30:	2200      	movs	r2, #0
 8015c32:	4606      	mov	r6, r0
 8015c34:	460f      	mov	r7, r1
 8015c36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8015c3a:	4620      	mov	r0, r4
 8015c3c:	4629      	mov	r1, r5
 8015c3e:	f7ea fb25 	bl	800028c <__adddf3>
 8015c42:	4602      	mov	r2, r0
 8015c44:	460b      	mov	r3, r1
 8015c46:	4630      	mov	r0, r6
 8015c48:	4639      	mov	r1, r7
 8015c4a:	f7ea fdff 	bl	800084c <__aeabi_ddiv>
 8015c4e:	f04f 0a00 	mov.w	sl, #0
 8015c52:	4604      	mov	r4, r0
 8015c54:	460d      	mov	r5, r1
 8015c56:	4622      	mov	r2, r4
 8015c58:	462b      	mov	r3, r5
 8015c5a:	4620      	mov	r0, r4
 8015c5c:	4629      	mov	r1, r5
 8015c5e:	f7ea fccb 	bl	80005f8 <__aeabi_dmul>
 8015c62:	4602      	mov	r2, r0
 8015c64:	460b      	mov	r3, r1
 8015c66:	4680      	mov	r8, r0
 8015c68:	4689      	mov	r9, r1
 8015c6a:	f7ea fcc5 	bl	80005f8 <__aeabi_dmul>
 8015c6e:	a374      	add	r3, pc, #464	; (adr r3, 8015e40 <atan+0x2b8>)
 8015c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c74:	4606      	mov	r6, r0
 8015c76:	460f      	mov	r7, r1
 8015c78:	f7ea fcbe 	bl	80005f8 <__aeabi_dmul>
 8015c7c:	a372      	add	r3, pc, #456	; (adr r3, 8015e48 <atan+0x2c0>)
 8015c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c82:	f7ea fb03 	bl	800028c <__adddf3>
 8015c86:	4632      	mov	r2, r6
 8015c88:	463b      	mov	r3, r7
 8015c8a:	f7ea fcb5 	bl	80005f8 <__aeabi_dmul>
 8015c8e:	a370      	add	r3, pc, #448	; (adr r3, 8015e50 <atan+0x2c8>)
 8015c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c94:	f7ea fafa 	bl	800028c <__adddf3>
 8015c98:	4632      	mov	r2, r6
 8015c9a:	463b      	mov	r3, r7
 8015c9c:	f7ea fcac 	bl	80005f8 <__aeabi_dmul>
 8015ca0:	a36d      	add	r3, pc, #436	; (adr r3, 8015e58 <atan+0x2d0>)
 8015ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ca6:	f7ea faf1 	bl	800028c <__adddf3>
 8015caa:	4632      	mov	r2, r6
 8015cac:	463b      	mov	r3, r7
 8015cae:	f7ea fca3 	bl	80005f8 <__aeabi_dmul>
 8015cb2:	a36b      	add	r3, pc, #428	; (adr r3, 8015e60 <atan+0x2d8>)
 8015cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015cb8:	f7ea fae8 	bl	800028c <__adddf3>
 8015cbc:	4632      	mov	r2, r6
 8015cbe:	463b      	mov	r3, r7
 8015cc0:	f7ea fc9a 	bl	80005f8 <__aeabi_dmul>
 8015cc4:	a368      	add	r3, pc, #416	; (adr r3, 8015e68 <atan+0x2e0>)
 8015cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015cca:	f7ea fadf 	bl	800028c <__adddf3>
 8015cce:	4642      	mov	r2, r8
 8015cd0:	464b      	mov	r3, r9
 8015cd2:	f7ea fc91 	bl	80005f8 <__aeabi_dmul>
 8015cd6:	a366      	add	r3, pc, #408	; (adr r3, 8015e70 <atan+0x2e8>)
 8015cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015cdc:	4680      	mov	r8, r0
 8015cde:	4689      	mov	r9, r1
 8015ce0:	4630      	mov	r0, r6
 8015ce2:	4639      	mov	r1, r7
 8015ce4:	f7ea fc88 	bl	80005f8 <__aeabi_dmul>
 8015ce8:	a363      	add	r3, pc, #396	; (adr r3, 8015e78 <atan+0x2f0>)
 8015cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015cee:	f7ea facb 	bl	8000288 <__aeabi_dsub>
 8015cf2:	4632      	mov	r2, r6
 8015cf4:	463b      	mov	r3, r7
 8015cf6:	f7ea fc7f 	bl	80005f8 <__aeabi_dmul>
 8015cfa:	a361      	add	r3, pc, #388	; (adr r3, 8015e80 <atan+0x2f8>)
 8015cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d00:	f7ea fac2 	bl	8000288 <__aeabi_dsub>
 8015d04:	4632      	mov	r2, r6
 8015d06:	463b      	mov	r3, r7
 8015d08:	f7ea fc76 	bl	80005f8 <__aeabi_dmul>
 8015d0c:	a35e      	add	r3, pc, #376	; (adr r3, 8015e88 <atan+0x300>)
 8015d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d12:	f7ea fab9 	bl	8000288 <__aeabi_dsub>
 8015d16:	4632      	mov	r2, r6
 8015d18:	463b      	mov	r3, r7
 8015d1a:	f7ea fc6d 	bl	80005f8 <__aeabi_dmul>
 8015d1e:	a35c      	add	r3, pc, #368	; (adr r3, 8015e90 <atan+0x308>)
 8015d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d24:	f7ea fab0 	bl	8000288 <__aeabi_dsub>
 8015d28:	4632      	mov	r2, r6
 8015d2a:	463b      	mov	r3, r7
 8015d2c:	f7ea fc64 	bl	80005f8 <__aeabi_dmul>
 8015d30:	4602      	mov	r2, r0
 8015d32:	460b      	mov	r3, r1
 8015d34:	4640      	mov	r0, r8
 8015d36:	4649      	mov	r1, r9
 8015d38:	f7ea faa8 	bl	800028c <__adddf3>
 8015d3c:	4622      	mov	r2, r4
 8015d3e:	462b      	mov	r3, r5
 8015d40:	f7ea fc5a 	bl	80005f8 <__aeabi_dmul>
 8015d44:	f1ba 3fff 	cmp.w	sl, #4294967295
 8015d48:	4602      	mov	r2, r0
 8015d4a:	460b      	mov	r3, r1
 8015d4c:	d14b      	bne.n	8015de6 <atan+0x25e>
 8015d4e:	4620      	mov	r0, r4
 8015d50:	4629      	mov	r1, r5
 8015d52:	f7ea fa99 	bl	8000288 <__aeabi_dsub>
 8015d56:	e72c      	b.n	8015bb2 <atan+0x2a>
 8015d58:	ee10 0a10 	vmov	r0, s0
 8015d5c:	4b53      	ldr	r3, [pc, #332]	; (8015eac <atan+0x324>)
 8015d5e:	2200      	movs	r2, #0
 8015d60:	4629      	mov	r1, r5
 8015d62:	f7ea fa91 	bl	8000288 <__aeabi_dsub>
 8015d66:	4b51      	ldr	r3, [pc, #324]	; (8015eac <atan+0x324>)
 8015d68:	4606      	mov	r6, r0
 8015d6a:	460f      	mov	r7, r1
 8015d6c:	2200      	movs	r2, #0
 8015d6e:	4620      	mov	r0, r4
 8015d70:	4629      	mov	r1, r5
 8015d72:	f7ea fa8b 	bl	800028c <__adddf3>
 8015d76:	4602      	mov	r2, r0
 8015d78:	460b      	mov	r3, r1
 8015d7a:	4630      	mov	r0, r6
 8015d7c:	4639      	mov	r1, r7
 8015d7e:	f7ea fd65 	bl	800084c <__aeabi_ddiv>
 8015d82:	f04f 0a01 	mov.w	sl, #1
 8015d86:	4604      	mov	r4, r0
 8015d88:	460d      	mov	r5, r1
 8015d8a:	e764      	b.n	8015c56 <atan+0xce>
 8015d8c:	4b49      	ldr	r3, [pc, #292]	; (8015eb4 <atan+0x32c>)
 8015d8e:	429e      	cmp	r6, r3
 8015d90:	da1d      	bge.n	8015dce <atan+0x246>
 8015d92:	ee10 0a10 	vmov	r0, s0
 8015d96:	4b48      	ldr	r3, [pc, #288]	; (8015eb8 <atan+0x330>)
 8015d98:	2200      	movs	r2, #0
 8015d9a:	4629      	mov	r1, r5
 8015d9c:	f7ea fa74 	bl	8000288 <__aeabi_dsub>
 8015da0:	4b45      	ldr	r3, [pc, #276]	; (8015eb8 <atan+0x330>)
 8015da2:	4606      	mov	r6, r0
 8015da4:	460f      	mov	r7, r1
 8015da6:	2200      	movs	r2, #0
 8015da8:	4620      	mov	r0, r4
 8015daa:	4629      	mov	r1, r5
 8015dac:	f7ea fc24 	bl	80005f8 <__aeabi_dmul>
 8015db0:	4b3e      	ldr	r3, [pc, #248]	; (8015eac <atan+0x324>)
 8015db2:	2200      	movs	r2, #0
 8015db4:	f7ea fa6a 	bl	800028c <__adddf3>
 8015db8:	4602      	mov	r2, r0
 8015dba:	460b      	mov	r3, r1
 8015dbc:	4630      	mov	r0, r6
 8015dbe:	4639      	mov	r1, r7
 8015dc0:	f7ea fd44 	bl	800084c <__aeabi_ddiv>
 8015dc4:	f04f 0a02 	mov.w	sl, #2
 8015dc8:	4604      	mov	r4, r0
 8015dca:	460d      	mov	r5, r1
 8015dcc:	e743      	b.n	8015c56 <atan+0xce>
 8015dce:	462b      	mov	r3, r5
 8015dd0:	ee10 2a10 	vmov	r2, s0
 8015dd4:	4939      	ldr	r1, [pc, #228]	; (8015ebc <atan+0x334>)
 8015dd6:	2000      	movs	r0, #0
 8015dd8:	f7ea fd38 	bl	800084c <__aeabi_ddiv>
 8015ddc:	f04f 0a03 	mov.w	sl, #3
 8015de0:	4604      	mov	r4, r0
 8015de2:	460d      	mov	r5, r1
 8015de4:	e737      	b.n	8015c56 <atan+0xce>
 8015de6:	4b36      	ldr	r3, [pc, #216]	; (8015ec0 <atan+0x338>)
 8015de8:	4e36      	ldr	r6, [pc, #216]	; (8015ec4 <atan+0x33c>)
 8015dea:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8015dee:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8015df2:	e9da 2300 	ldrd	r2, r3, [sl]
 8015df6:	f7ea fa47 	bl	8000288 <__aeabi_dsub>
 8015dfa:	4622      	mov	r2, r4
 8015dfc:	462b      	mov	r3, r5
 8015dfe:	f7ea fa43 	bl	8000288 <__aeabi_dsub>
 8015e02:	4602      	mov	r2, r0
 8015e04:	460b      	mov	r3, r1
 8015e06:	e9d6 0100 	ldrd	r0, r1, [r6]
 8015e0a:	f7ea fa3d 	bl	8000288 <__aeabi_dsub>
 8015e0e:	f1bb 0f00 	cmp.w	fp, #0
 8015e12:	4604      	mov	r4, r0
 8015e14:	460d      	mov	r5, r1
 8015e16:	f6bf aed6 	bge.w	8015bc6 <atan+0x3e>
 8015e1a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015e1e:	461d      	mov	r5, r3
 8015e20:	e6d1      	b.n	8015bc6 <atan+0x3e>
 8015e22:	a51d      	add	r5, pc, #116	; (adr r5, 8015e98 <atan+0x310>)
 8015e24:	e9d5 4500 	ldrd	r4, r5, [r5]
 8015e28:	e6cd      	b.n	8015bc6 <atan+0x3e>
 8015e2a:	bf00      	nop
 8015e2c:	f3af 8000 	nop.w
 8015e30:	54442d18 	.word	0x54442d18
 8015e34:	bff921fb 	.word	0xbff921fb
 8015e38:	8800759c 	.word	0x8800759c
 8015e3c:	7e37e43c 	.word	0x7e37e43c
 8015e40:	e322da11 	.word	0xe322da11
 8015e44:	3f90ad3a 	.word	0x3f90ad3a
 8015e48:	24760deb 	.word	0x24760deb
 8015e4c:	3fa97b4b 	.word	0x3fa97b4b
 8015e50:	a0d03d51 	.word	0xa0d03d51
 8015e54:	3fb10d66 	.word	0x3fb10d66
 8015e58:	c54c206e 	.word	0xc54c206e
 8015e5c:	3fb745cd 	.word	0x3fb745cd
 8015e60:	920083ff 	.word	0x920083ff
 8015e64:	3fc24924 	.word	0x3fc24924
 8015e68:	5555550d 	.word	0x5555550d
 8015e6c:	3fd55555 	.word	0x3fd55555
 8015e70:	2c6a6c2f 	.word	0x2c6a6c2f
 8015e74:	bfa2b444 	.word	0xbfa2b444
 8015e78:	52defd9a 	.word	0x52defd9a
 8015e7c:	3fadde2d 	.word	0x3fadde2d
 8015e80:	af749a6d 	.word	0xaf749a6d
 8015e84:	3fb3b0f2 	.word	0x3fb3b0f2
 8015e88:	fe231671 	.word	0xfe231671
 8015e8c:	3fbc71c6 	.word	0x3fbc71c6
 8015e90:	9998ebc4 	.word	0x9998ebc4
 8015e94:	3fc99999 	.word	0x3fc99999
 8015e98:	54442d18 	.word	0x54442d18
 8015e9c:	3ff921fb 	.word	0x3ff921fb
 8015ea0:	440fffff 	.word	0x440fffff
 8015ea4:	7ff00000 	.word	0x7ff00000
 8015ea8:	3fdbffff 	.word	0x3fdbffff
 8015eac:	3ff00000 	.word	0x3ff00000
 8015eb0:	3ff2ffff 	.word	0x3ff2ffff
 8015eb4:	40038000 	.word	0x40038000
 8015eb8:	3ff80000 	.word	0x3ff80000
 8015ebc:	bff00000 	.word	0xbff00000
 8015ec0:	08016e48 	.word	0x08016e48
 8015ec4:	08016e28 	.word	0x08016e28

08015ec8 <fabs>:
 8015ec8:	ec51 0b10 	vmov	r0, r1, d0
 8015ecc:	ee10 2a10 	vmov	r2, s0
 8015ed0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8015ed4:	ec43 2b10 	vmov	d0, r2, r3
 8015ed8:	4770      	bx	lr
 8015eda:	0000      	movs	r0, r0
 8015edc:	0000      	movs	r0, r0
	...

08015ee0 <nan>:
 8015ee0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8015ee8 <nan+0x8>
 8015ee4:	4770      	bx	lr
 8015ee6:	bf00      	nop
 8015ee8:	00000000 	.word	0x00000000
 8015eec:	7ff80000 	.word	0x7ff80000

08015ef0 <_init>:
 8015ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015ef2:	bf00      	nop
 8015ef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015ef6:	bc08      	pop	{r3}
 8015ef8:	469e      	mov	lr, r3
 8015efa:	4770      	bx	lr

08015efc <_fini>:
 8015efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015efe:	bf00      	nop
 8015f00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015f02:	bc08      	pop	{r3}
 8015f04:	469e      	mov	lr, r3
 8015f06:	4770      	bx	lr
