<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>LPC1700CMSIS Standard Peripheral Firmware Library Manual: C:/nxpdrv/LPC1700CMSIS/Core/CM3/CoreSupport/core_cm3.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<script type="text/javascript">
<!--
function changeDisplayState (e){
  var num=this.id.replace(/[^[0-9]/g,'');
  var button=this.firstChild;
  var sectionDiv=document.getElementById('dynsection'+num);
  if (sectionDiv.style.display=='none'||sectionDiv.style.display==''){
    sectionDiv.style.display='block';
    button.src='open.gif';
  }else{
    sectionDiv.style.display='none';
    button.src='closed.gif';
  }
}
function initDynSections(){
  var divs=document.getElementsByTagName('div');
  var sectionCounter=1;
  for(var i=0;i<divs.length-1;i++){
    if(divs[i].className=='dynheader'&&divs[i+1].className=='dynsection'){
      var header=divs[i];
      var section=divs[i+1];
      var button=header.firstChild;
      if (button!='IMG'){
        divs[i].insertBefore(document.createTextNode(' '),divs[i].firstChild);
        button=document.createElement('img');
        divs[i].insertBefore(button,divs[i].firstChild);
      }
      header.style.cursor='pointer';
      header.onclick=changeDisplayState;
      header.id='dynheader'+sectionCounter;
      button.src='closed.gif';
      section.id='dynsection'+sectionCounter;
      section.style.display='none';
      section.style.marginLeft='14px';
      sectionCounter++;
    }
  }
}
window.onload = initDynSections;
-->
</script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>C:/nxpdrv/LPC1700CMSIS/Core/CM3/CoreSupport/core_cm3.h</h1><a href="core__cm3_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**************************************************************************/</span>
<a name="l00023"></a>00023 <span class="preprocessor">#if defined ( __ICCARM__ )</span>
<a name="l00024"></a>00024 <span class="preprocessor"></span><span class="preprocessor"> #pragma system_include  </span><span class="comment">/* treat file as system include file for MISRA check */</span>
<a name="l00025"></a>00025 <span class="preprocessor">#endif</span>
<a name="l00026"></a>00026 <span class="preprocessor"></span>
<a name="l00027"></a>00027 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00028"></a>00028 <span class="preprocessor"></span> <span class="keyword">extern</span> <span class="stringliteral">"C"</span> {
<a name="l00029"></a>00029 <span class="preprocessor">#endif</span>
<a name="l00030"></a>00030 <span class="preprocessor"></span>
<a name="l00031"></a>00031 <span class="preprocessor">#ifndef __CORE_CM3_H_GENERIC</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span><span class="preprocessor">#define __CORE_CM3_H_GENERIC</span>
<a name="l00033"></a>00033 <span class="preprocessor"></span>
<a name="l00044"></a>00044 <span class="comment">/*******************************************************************************</span>
<a name="l00045"></a>00045 <span class="comment"> *                 CMSIS definitions</span>
<a name="l00046"></a>00046 <span class="comment"> ******************************************************************************/</span>
<a name="l00056"></a>00056 <span class="comment">/*  CMSIS CM3 definitions */</span>
<a name="l00057"></a><a class="code" href="group___c_m_s_i_s__core__definitions.html#gc1c1120e9fe082fac8225c60143ac79a">00057</a> <span class="preprocessor">#define __CM3_CMSIS_VERSION_MAIN  (0x02)                                                       </span>
<a name="l00058"></a><a class="code" href="group___c_m_s_i_s__core__definitions.html#g9ff7a998d4b8b3c87bfaca6e78607950">00058</a> <span class="preprocessor">#define __CM3_CMSIS_VERSION_SUB   (0x00)                                                       </span>
<a name="l00059"></a><a class="code" href="group___c_m_s_i_s__core__definitions.html#gf888c651cd8c93fd25364f9e74306a1c">00059</a> <span class="preprocessor">#define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN &lt;&lt; 16) | __CM3_CMSIS_VERSION_SUB) </span>
<a name="l00061"></a><a class="code" href="group___c_m_s_i_s__core__definitions.html#g63ea62503c88acab19fcf3d5743009e3">00061</a> <span class="preprocessor">#define __CORTEX_M                (0x03)                                                       </span>
<a name="l00064"></a>00064 <span class="preprocessor">#if defined ( __CC_ARM   )</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00066"></a>00066 <span class="preprocessor">  #define __INLINE         __inline                                   </span>
<a name="l00068"></a>00068 <span class="preprocessor">#elif defined ( __ICCARM__ )</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM           __asm                                       </span>
<a name="l00070"></a>00070 <span class="preprocessor">  #define __INLINE        inline                                      </span>
<a name="l00072"></a>00072 <span class="preprocessor">#elif defined   (  __GNUC__  )</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00074"></a>00074 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00076"></a>00076 <span class="preprocessor">#elif defined   (  __TASKING__  )</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00078"></a>00078 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00080"></a>00080 <span class="preprocessor">#endif</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span>
<a name="l00082"></a>00082 <span class="preprocessor">#include &lt;stdint.h&gt;</span>                      
<a name="l00083"></a>00083 <span class="preprocessor">#include "<a class="code" href="core__cm_instr_8h.html" title="CMSIS Cortex-M Core Instruction Access Header File.">core_cmInstr.h</a>"</span>                
<a name="l00084"></a>00084 <span class="preprocessor">#include "<a class="code" href="core__cm_func_8h.html" title="CMSIS Cortex-M Core Function Access Header File.">core_cmFunc.h</a>"</span>                 
<a name="l00086"></a>00086 <span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM3_H_GENERIC */</span>
<a name="l00087"></a>00087 
<a name="l00088"></a>00088 
<a name="l00089"></a>00089 <span class="preprocessor">#ifndef __CMSIS_GENERIC</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span>
<a name="l00091"></a>00091 <span class="preprocessor">#ifndef __CORE_CM3_H_DEPENDANT</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">#define __CORE_CM3_H_DEPENDANT</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span>
<a name="l00094"></a>00094 <span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span>
<a name="l00095"></a>00095 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">  #define     __I     volatile           </span>
<a name="l00097"></a>00097 <span class="preprocessor">#else</span>
<a name="l00098"></a><a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">00098</a> <span class="preprocessor"></span><span class="preprocessor">  #define     __I     volatile const     </span>
<a name="l00099"></a>00099 <span class="preprocessor">#endif</span>
<a name="l00100"></a><a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">00100</a> <span class="preprocessor"></span><span class="preprocessor">#define     __O     volatile             </span>
<a name="l00101"></a><a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">00101</a> <span class="preprocessor">#define     __IO    volatile             </span>
<a name="l00103"></a>00103 <span class="preprocessor"></span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="comment">/*******************************************************************************</span>
<a name="l00108"></a>00108 <span class="comment"> *                 Register Abstraction</span>
<a name="l00109"></a>00109 <span class="comment"> ******************************************************************************/</span>
<a name="l00110"></a>00110 
<a name="l00130"></a><a class="code" href="union_a_p_s_r___type.html">00130</a> <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00131"></a>00131 {
<a name="l00132"></a>00132   <span class="keyword">struct</span>
<a name="l00133"></a>00133   {
<a name="l00134"></a>00134 <span class="preprocessor">#if (__CORTEX_M != 0x04)</span>
<a name="l00135"></a><a class="code" href="union_a_p_s_r___type.html#c8a6a13838a897c8d0b8bc991bbaf7c1">00135</a> <span class="preprocessor"></span>    uint32_t _reserved0:27;              
<a name="l00136"></a>00136 <span class="preprocessor">#else</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span>    uint32_t _reserved0:16;              
<a name="l00138"></a>00138     uint32_t GE:4;                       
<a name="l00139"></a>00139     uint32_t _reserved1:7;               
<a name="l00140"></a>00140 <span class="preprocessor">#endif</span>
<a name="l00141"></a><a class="code" href="union_a_p_s_r___type.html#65f27ddc4f7e09c14ce7c5211b2e000a">00141</a> <span class="preprocessor"></span>    uint32_t Q:1;                        
<a name="l00142"></a><a class="code" href="union_a_p_s_r___type.html#cd4a2b64faee91e4a9eef300667fa222">00142</a>     uint32_t V:1;                        
<a name="l00143"></a><a class="code" href="union_a_p_s_r___type.html#7a1caf92f32fe9ebd8d1fe89b06c7776">00143</a>     uint32_t C:1;                        
<a name="l00144"></a><a class="code" href="union_a_p_s_r___type.html#5ae954cbd9986cd64625d7fa00943c8e">00144</a>     uint32_t Z:1;                        
<a name="l00145"></a><a class="code" href="union_a_p_s_r___type.html#bae0610bc2a97bbf7f689e953e0b451f">00145</a>     uint32_t N:1;                        
<a name="l00146"></a>00146   } b;                                   
<a name="l00147"></a><a class="code" href="union_a_p_s_r___type.html#d0fb62e7a08e70fc5e0a76b67809f84b">00147</a>   uint32_t w;                            
<a name="l00148"></a>00148 } <a class="code" href="union_a_p_s_r___type.html" title="Union type to access the Application Program Status Register (APSR).">APSR_Type</a>;
<a name="l00149"></a>00149 
<a name="l00150"></a>00150 
<a name="l00153"></a><a class="code" href="union_i_p_s_r___type.html">00153</a> <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00154"></a>00154 {
<a name="l00155"></a>00155   <span class="keyword">struct</span>
<a name="l00156"></a>00156   {
<a name="l00157"></a><a class="code" href="union_i_p_s_r___type.html#d502ba7dbb2aab5f87c782b28f02622d">00157</a>     uint32_t ISR:9;                      
<a name="l00158"></a><a class="code" href="union_i_p_s_r___type.html#c8a6a13838a897c8d0b8bc991bbaf7c1">00158</a>     uint32_t _reserved0:23;              
<a name="l00159"></a>00159   } b;                                   
<a name="l00160"></a><a class="code" href="union_i_p_s_r___type.html#d0fb62e7a08e70fc5e0a76b67809f84b">00160</a>   uint32_t w;                            
<a name="l00161"></a>00161 } <a class="code" href="union_i_p_s_r___type.html" title="Union type to access the Interrupt Program Status Register (IPSR).">IPSR_Type</a>;
<a name="l00162"></a>00162 
<a name="l00163"></a>00163 
<a name="l00166"></a><a class="code" href="unionx_p_s_r___type.html">00166</a> <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00167"></a>00167 {
<a name="l00168"></a>00168   <span class="keyword">struct</span>
<a name="l00169"></a>00169   {
<a name="l00170"></a><a class="code" href="unionx_p_s_r___type.html#d502ba7dbb2aab5f87c782b28f02622d">00170</a>     uint32_t ISR:9;                      
<a name="l00171"></a>00171 <span class="preprocessor">#if (__CORTEX_M != 0x04)</span>
<a name="l00172"></a><a class="code" href="unionx_p_s_r___type.html#c8a6a13838a897c8d0b8bc991bbaf7c1">00172</a> <span class="preprocessor"></span>    uint32_t _reserved0:15;              
<a name="l00173"></a>00173 <span class="preprocessor">#else</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span>    uint32_t _reserved0:7;               
<a name="l00175"></a>00175     uint32_t GE:4;                       
<a name="l00176"></a>00176     uint32_t _reserved1:4;               
<a name="l00177"></a>00177 <span class="preprocessor">#endif</span>
<a name="l00178"></a><a class="code" href="unionx_p_s_r___type.html#6e1cf12e53a20224f6f62c001d9be972">00178</a> <span class="preprocessor"></span>    uint32_t T:1;                        
<a name="l00179"></a><a class="code" href="unionx_p_s_r___type.html#76485660fe8ad98cdc71ddd7cb0ed777">00179</a>     uint32_t IT:2;                       
<a name="l00180"></a><a class="code" href="unionx_p_s_r___type.html#65f27ddc4f7e09c14ce7c5211b2e000a">00180</a>     uint32_t Q:1;                        
<a name="l00181"></a><a class="code" href="unionx_p_s_r___type.html#cd4a2b64faee91e4a9eef300667fa222">00181</a>     uint32_t V:1;                        
<a name="l00182"></a><a class="code" href="unionx_p_s_r___type.html#7a1caf92f32fe9ebd8d1fe89b06c7776">00182</a>     uint32_t C:1;                        
<a name="l00183"></a><a class="code" href="unionx_p_s_r___type.html#5ae954cbd9986cd64625d7fa00943c8e">00183</a>     uint32_t Z:1;                        
<a name="l00184"></a><a class="code" href="unionx_p_s_r___type.html#bae0610bc2a97bbf7f689e953e0b451f">00184</a>     uint32_t N:1;                        
<a name="l00185"></a>00185   } b;                                   
<a name="l00186"></a><a class="code" href="unionx_p_s_r___type.html#d0fb62e7a08e70fc5e0a76b67809f84b">00186</a>   uint32_t w;                            
<a name="l00187"></a>00187 } <a class="code" href="unionx_p_s_r___type.html" title="Union type to access the Special-Purpose Program Status Registers (xPSR).">xPSR_Type</a>;
<a name="l00188"></a>00188 
<a name="l00189"></a>00189 
<a name="l00192"></a><a class="code" href="union_c_o_n_t_r_o_l___type.html">00192</a> <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00193"></a>00193 {
<a name="l00194"></a>00194   <span class="keyword">struct</span>
<a name="l00195"></a>00195   {
<a name="l00196"></a><a class="code" href="union_c_o_n_t_r_o_l___type.html#2a6e513e8a6bf4e58db169e312172332">00196</a>     uint32_t nPRIV:1;                    
<a name="l00197"></a><a class="code" href="union_c_o_n_t_r_o_l___type.html#e185aac93686ffc78e998a9daf41415b">00197</a>     uint32_t SPSEL:1;                    
<a name="l00198"></a><a class="code" href="union_c_o_n_t_r_o_l___type.html#2518558c090f60161ba4e718a54ee468">00198</a>     uint32_t FPCA:1;                     
<a name="l00199"></a><a class="code" href="union_c_o_n_t_r_o_l___type.html#c8a6a13838a897c8d0b8bc991bbaf7c1">00199</a>     uint32_t _reserved0:29;              
<a name="l00200"></a>00200   } b;                                   
<a name="l00201"></a><a class="code" href="union_c_o_n_t_r_o_l___type.html#d0fb62e7a08e70fc5e0a76b67809f84b">00201</a>   uint32_t w;                            
<a name="l00202"></a>00202 } <a class="code" href="union_c_o_n_t_r_o_l___type.html" title="Union type to access the Control Registers (CONTROL).">CONTROL_Type</a>;
<a name="l00203"></a>00203 
<a name="l00215"></a><a class="code" href="struct_n_v_i_c___type.html">00215</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00216"></a>00216 {
<a name="l00217"></a><a class="code" href="struct_n_v_i_c___type.html#0bf79013b539f9f929c75bd50f8ec67d">00217</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISER[8];                 
<a name="l00218"></a><a class="code" href="struct_n_v_i_c___type.html#c881b676be4d9659951f43c2fccb34b4">00218</a>        uint32_t RESERVED0[24];
<a name="l00219"></a><a class="code" href="struct_n_v_i_c___type.html#f458bc93cfb899fc1c77c5d1f39dde88">00219</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICER[8];                 
<a name="l00220"></a><a class="code" href="struct_n_v_i_c___type.html#b993fe7f0b489b30bc677ccf53426a92">00220</a>        uint32_t RSERVED1[24];
<a name="l00221"></a><a class="code" href="struct_n_v_i_c___type.html#b39acf254b485e3ad71b18aa9f1ca594">00221</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISPR[8];                 
<a name="l00222"></a><a class="code" href="struct_n_v_i_c___type.html#86dfd6bf6c297be163d078945f67e8b6">00222</a>        uint32_t RESERVED2[24];
<a name="l00223"></a><a class="code" href="struct_n_v_i_c___type.html#8165d9a8c0090021e56bbe91c2c44667">00223</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICPR[8];                 
<a name="l00224"></a><a class="code" href="struct_n_v_i_c___type.html#3371761ff5e69fb1b6b3c2c3b4d69b18">00224</a>        uint32_t RESERVED3[24];
<a name="l00225"></a><a class="code" href="struct_n_v_i_c___type.html#c8694e172f431db09b5d570993da3917">00225</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IABR[8];                 
<a name="l00226"></a><a class="code" href="struct_n_v_i_c___type.html#0c75e6c517dc8e5596ffa3ef6285c232">00226</a>        uint32_t RESERVED4[56];
<a name="l00227"></a><a class="code" href="struct_n_v_i_c___type.html#38c377984f751265667317981f101bb4">00227</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  IP[240];                 
<a name="l00228"></a><a class="code" href="struct_n_v_i_c___type.html#77017390737a14d5eb4cdb41f0aa3dce">00228</a>        uint32_t RESERVED5[644];
<a name="l00229"></a><a class="code" href="struct_n_v_i_c___type.html#471c399bb79454dcdfb342a31a5684ae">00229</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t STIR;                    
<a name="l00230"></a>00230 }  <a class="code" href="struct_n_v_i_c___type.html" title="Structure type to access the Nested Vectored Interrupt Controller (NVIC).">NVIC_Type</a>;
<a name="l00231"></a>00231 
<a name="l00243"></a><a class="code" href="struct_s_c_b___type.html">00243</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00244"></a>00244 {
<a name="l00245"></a><a class="code" href="struct_s_c_b___type.html#30abfea43143a424074f682bd61eace0">00245</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CPUID;                   
<a name="l00246"></a><a class="code" href="struct_s_c_b___type.html#8fec9e122b923822e7f951cd48cf1d47">00246</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICSR;                    
<a name="l00247"></a><a class="code" href="struct_s_c_b___type.html#af388a921a016cae590cfcf1e43b1cdf">00247</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VTOR;                    
<a name="l00248"></a><a class="code" href="struct_s_c_b___type.html#aec159b48828355cb770049b8b2e8d91">00248</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AIRCR;                   
<a name="l00249"></a><a class="code" href="struct_s_c_b___type.html#64a95891ad3e904dd5548112539c1c98">00249</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCR;                     
<a name="l00250"></a><a class="code" href="struct_s_c_b___type.html#5e1322e27c40bf91d172f9673f205c97">00250</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;                     
<a name="l00251"></a><a class="code" href="struct_s_c_b___type.html#17dc9f83c53cbf7fa249e79a2d2a43f8">00251</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  SHP[12];                 
<a name="l00252"></a><a class="code" href="struct_s_c_b___type.html#04d136e5436e5fa2fb2aaa78a5f86b19">00252</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHCSR;                   
<a name="l00253"></a><a class="code" href="struct_s_c_b___type.html#e6b1e9cde3f94195206c016214cf3936">00253</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFSR;                    
<a name="l00254"></a><a class="code" href="struct_s_c_b___type.html#87aadbc5e1ffb76d755cf13f4721ae71">00254</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HFSR;                    
<a name="l00255"></a><a class="code" href="struct_s_c_b___type.html#415598d9009bb3ffe9f35e03e5a386fe">00255</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DFSR;                    
<a name="l00256"></a><a class="code" href="struct_s_c_b___type.html#88820a178974aa7b7927155cee5c47ed">00256</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMFAR;                   
<a name="l00257"></a><a class="code" href="struct_s_c_b___type.html#d49f99b1c83dcab356579af171bfa475">00257</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BFAR;                    
<a name="l00258"></a><a class="code" href="struct_s_c_b___type.html#b9176079ea223dd8902589da91af63a2">00258</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFSR;                    
<a name="l00259"></a><a class="code" href="struct_s_c_b___type.html#00a6649cfac6bbadee51d6ba4c73001d">00259</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PFR[2];                  
<a name="l00260"></a><a class="code" href="struct_s_c_b___type.html#1b9a71780ae327f1f337a2176b777618">00260</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DFR;                     
<a name="l00261"></a><a class="code" href="struct_s_c_b___type.html#5c0e2e1c7195d4dc09a5ca077c596318">00261</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ADR;                     
<a name="l00262"></a><a class="code" href="struct_s_c_b___type.html#b0dc71239f7d5ffe2e78e683b9530064">00262</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MMFR[4];                 
<a name="l00263"></a><a class="code" href="struct_s_c_b___type.html#130a0c6b3da7f29507a1888afbdce7ee">00263</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ISAR[5];                 
<a name="l00264"></a>00264 } <a class="code" href="struct_s_c_b___type.html" title="Structure type to access the System Control Block (SCB).">SCB_Type</a>;
<a name="l00265"></a>00265 
<a name="l00266"></a>00266 <span class="comment">/* SCB CPUID Register Definitions */</span>
<a name="l00267"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g58686b88f94f789d4e6f429fe1ff58cf">00267</a> <span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24                                             </span>
<a name="l00268"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g0932b31faafd47656a03ced75a31d99b">00268</a> <span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span>
<a name="l00270"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g104462bd0815391b4044a70bd15d3a71">00270</a> <span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20                                             </span>
<a name="l00271"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gd358dfbd04300afc1824329d128b99e8">00271</a> <span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span>
<a name="l00273"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g705f68eaa9afb042ca2407dc4e4629ac">00273</a> <span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4                                             </span>
<a name="l00274"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g98e581423ca016680c238c469aba546d">00274</a> <span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span>
<a name="l00276"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g3c3d9071e574de11fb27ba57034838b1">00276</a> <span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0                                             </span>
<a name="l00277"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g2ec0448b6483f77e7f5d08b4b81d85df">00277</a> <span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL &lt;&lt; SCB_CPUID_REVISION_Pos)              </span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span>
<a name="l00280"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g750d4b52624a46d71356db4ea769573b">00280</a> <span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31                                             </span>
<a name="l00281"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g340e3f79e9c3607dee9f2c048b6b22e8">00281</a> <span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span>
<a name="l00283"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gb5ded23d2ab1d5ff7cc7ce746205e9fe">00283</a> <span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28                                             </span>
<a name="l00284"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g1e40d93efb402763c8c00ddcc56724ff">00284</a> <span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span>
<a name="l00286"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ge218d9022288f89faf57187c4d542ecd">00286</a> <span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27                                             </span>
<a name="l00287"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g4a901ace381d3c1c74ac82b22fae2e1e">00287</a> <span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span>
<a name="l00289"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g9dbb3358c6167c9c3f85661b90fb2794">00289</a> <span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26                                             </span>
<a name="l00290"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g7325b61ea0ec323ef2d5c893b112e546">00290</a> <span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span>
<a name="l00292"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gdbe25e4b333ece1341beb1a740168fdc">00292</a> <span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25                                             </span>
<a name="l00293"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gb241827d2a793269d8cd99b9b28c2157">00293</a> <span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span>
<a name="l00295"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g11cb5b1f9ce167b81f31787a77e575df">00295</a> <span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23                                             </span>
<a name="l00296"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga966600396290808d596fe96e92ca2b5">00296</a> <span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span>
<a name="l00298"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g10749d92b9b744094b845c2eb46d4319">00298</a> <span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22                                             </span>
<a name="l00299"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g056d74fd538e5d36d3be1f28d399c877">00299</a> <span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span>
<a name="l00301"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gda60c92bf88d6fd21a8f49efa4a127b8">00301</a> <span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12                                             </span>
<a name="l00302"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gcb6992e7c7ddc27a370f62878a21ef72">00302</a> <span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span>
<a name="l00304"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g403d154200242629e6d2764bfc12a7ec">00304</a> <span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11                                             </span>
<a name="l00305"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gca6fc3f79bb550f64fd7df782ed4a5f6">00305</a> <span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span>
<a name="l00307"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ge4f602c7c5c895d5fb687b71b0979fc3">00307</a> <span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0                                             </span>
<a name="l00308"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g5533791a4ecf1b9301c883047b3e8396">00308</a> <span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL &lt;&lt; SCB_ICSR_VECTACTIVE_Pos)           </span>
<a name="l00310"></a>00310 <span class="preprocessor"></span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span>
<a name="l00311"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gd9720a44320c053883d03b883b955751">00311</a> <span class="preprocessor">#define SCB_VTOR_TBLBASE_Pos               29                                             </span>
<a name="l00312"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g778dd0ba178466b2a8877a6b8aa345ee">00312</a> <span class="preprocessor">#define SCB_VTOR_TBLBASE_Msk               (1UL &lt;&lt; SCB_VTOR_TBLBASE_Pos)                  </span>
<a name="l00314"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gc6a55451ddd38bffcff5a211d29cea78">00314</a> <span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7                                             </span>
<a name="l00315"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g75e395ed74042923e8c93edf50f0996c">00315</a> <span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)            </span>
<a name="l00317"></a>00317 <span class="preprocessor"></span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span>
<a name="l00318"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaa27c0ba600bf82c3da08c748845b640">00318</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16                                             </span>
<a name="l00319"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g90c7cf0c490e7ae55f9503a7fda1dd22">00319</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span>
<a name="l00321"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gec404750ff5ca07f499a3c06b62051ef">00321</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             </span>
<a name="l00322"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gbacedaefeefc73d666bbe59ece904493">00322</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span>
<a name="l00324"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gd31dec98fbc0d33ace63cb1f1a927923">00324</a> <span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15                                             </span>
<a name="l00325"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g2f571f93d3d4a6eac9a3040756d3d951">00325</a> <span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span>
<a name="l00327"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gca155deccdeca0f2c76b8100d24196c8">00327</a> <span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8                                             </span>
<a name="l00328"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g8be60fff03f48d0d345868060dc6dae7">00328</a> <span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span>
<a name="l00330"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gffb2737eca1eac0fc1c282a76a40953c">00330</a> <span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2                                             </span>
<a name="l00331"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae1181119559a5bd36e62afa373fa720">00331</a> <span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span>
<a name="l00333"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga30a12e892bb696e61626d71359a9029">00333</a> <span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             </span>
<a name="l00334"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g212c5ab1c1c82c807d30d2307aa8d218">00334</a> <span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span>
<a name="l00336"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g0d483d9569cd9d1b46ec0d171b1f18d8">00336</a> <span class="preprocessor">#define SCB_AIRCR_VECTRESET_Pos             0                                             </span>
<a name="l00337"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g3006e31968bb9725e7b4ee0784d99f7f">00337</a> <span class="preprocessor">#define SCB_AIRCR_VECTRESET_Msk            (1UL &lt;&lt; SCB_AIRCR_VECTRESET_Pos)               </span>
<a name="l00339"></a>00339 <span class="preprocessor"></span><span class="comment">/* SCB System Control Register Definitions */</span>
<a name="l00340"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g3bddcec40aeaf3d3a998446100fa0e44">00340</a> <span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4                                             </span>
<a name="l00341"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gfb98656644a14342e467505f69a997c9">00341</a> <span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span>
<a name="l00343"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gb304f6258ec03bd9a6e7a360515c3cfe">00343</a> <span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2                                             </span>
<a name="l00344"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g77c06a69c63f4b3f6ec1032e911e18e7">00344</a> <span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span>
<a name="l00346"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g3680a15114d7fdc1e25043b881308fe9">00346</a> <span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1                                             </span>
<a name="l00347"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g50a243e317b9a70781b02758d45b05ee">00347</a> <span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span>
<a name="l00349"></a>00349 <span class="preprocessor"></span><span class="comment">/* SCB Configuration Control Register Definitions */</span>
<a name="l00350"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gc2d20a250960a432cc74da59d20e2f86">00350</a> <span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9                                             </span>
<a name="l00351"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g33cf22d3d46af158a03aad25ddea1bcb">00351</a> <span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span>
<a name="l00353"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g4010a4f9e2a745af1b58abe1f791ebbf">00353</a> <span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8                                             </span>
<a name="l00354"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g89a28cc31cfc7d52d9d7a8fcc69c7eac">00354</a> <span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span>
<a name="l00356"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gc8d512998bb8cd9333fb7627ddf59bba">00356</a> <span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4                                             </span>
<a name="l00357"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gbb9aeac71b3abd8586d0297070f61dcb">00357</a> <span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span>
<a name="l00359"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gc4e4928b864ea10fc24dbbc57d976229">00359</a> <span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3                                             </span>
<a name="l00360"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g68c96ad594af70c007923979085c99e0">00360</a> <span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span>
<a name="l00362"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g789e41f45f59a8cd455fd59fa7652e5e">00362</a> <span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1                                             </span>
<a name="l00363"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g4cf59b6343ca962c80e1885710da90aa">00363</a> <span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span>
<a name="l00365"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gb4615f7deb07386350365b10240a3c83">00365</a> <span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Pos          0                                             </span>
<a name="l00366"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gfe0f6be81b35d72d0736a0a1e3b4fbb3">00366</a> <span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Msk         (1UL &lt;&lt; SCB_CCR_NONBASETHRDENA_Pos)            </span>
<a name="l00368"></a>00368 <span class="preprocessor"></span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span>
<a name="l00369"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ge71949507636fda388ec11d5c2d30b52">00369</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18                                             </span>
<a name="l00370"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g056fb6be590857bbc029bed48b21dd79">00370</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span>
<a name="l00372"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g3d32edbe4a5c0335f808cfc19ec7e844">00372</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17                                             </span>
<a name="l00373"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g43e8cbe619c9980e0d1aacc85d9b9e47">00373</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span>
<a name="l00375"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g685b4564a8760b4506f14ec4307b7251">00375</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16                                             </span>
<a name="l00376"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gf084424fa1f69bea36a1c44899d83d17">00376</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span>
<a name="l00378"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g2f93ec9b243f94cdd3e94b8f0bf43641">00378</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15                                             </span>
<a name="l00379"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g6095a7acfbad66f52822b1392be88652">00379</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span>
<a name="l00381"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga22551e24a72b65f1e817f7ab462203b">00381</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             </span>
<a name="l00382"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g677c23749c4d348f30fb471d1223e783">00382</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span>
<a name="l00384"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gceb60fe2d8a8cb17fcd1c1f6b5aa924f">00384</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             </span>
<a name="l00385"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g9abc6c2e395f9e5af4ce05fc420fb04c">00385</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span>
<a name="l00387"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g3cf03acf1fdc2edc3b047ddd47ebbf87">00387</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             </span>
<a name="l00388"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g122b4f732732010895e438803a29d3cc">00388</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span>
<a name="l00390"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gec9ca3b1213c49e2442373445e1697de">00390</a> <span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11                                             </span>
<a name="l00391"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gfef530088dc6d6bfc9f1893d52853684">00391</a> <span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span>
<a name="l00393"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g9b9fa69ce4c5ce7fe0861dbccfb15939">00393</a> <span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10                                             </span>
<a name="l00394"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ge0e837241a515d4cbadaaae1faa8e039">00394</a> <span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span>
<a name="l00396"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g8b71cf4c61803752a41c96deb00d26af">00396</a> <span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8                                             </span>
<a name="l00397"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gad09b4bc36e9bccccc2e110d20b16e1a">00397</a> <span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span>
<a name="l00399"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g977f5176be2bc8b123873861b38bc02f">00399</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7                                             </span>
<a name="l00400"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g634c0f69a233475289023ae5cb158fdf">00400</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span>
<a name="l00402"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ge06f54f5081f01ed3f6824e451ad3656">00402</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3                                             </span>
<a name="l00403"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gb3166103b5a5f7931d0df90949c47dfe">00403</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span>
<a name="l00405"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gf272760f2df9ecdd8a5fbbd65c0b767a">00405</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1                                             </span>
<a name="l00406"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g9d7a8b1054b655ad08d85c3c535d4f73">00406</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span>
<a name="l00408"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g7c856f79a75dcc1d1517b19a67691803">00408</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0                                             </span>
<a name="l00409"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g9147fd4e1b12394ae26eadf900a023a3">00409</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos)             </span>
<a name="l00411"></a>00411 <span class="preprocessor"></span><span class="comment">/* SCB Configurable Fault Status Registers Definitions */</span>
<a name="l00412"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gc8e4197b295c8560e68e2d71285c7879">00412</a> <span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16                                             </span>
<a name="l00413"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g565807b1a3f31891f1f967d0fa30d03f">00413</a> <span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span>
<a name="l00415"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g555a24f4f57d199f91d1d1ab7c8c3c8a">00415</a> <span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8                                             </span>
<a name="l00416"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g26dc1ddfdc37a6b92597a6f7e498c1d6">00416</a> <span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span>
<a name="l00418"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g91f41491cec5b5acca3fbc94efbd799e">00418</a> <span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0                                             </span>
<a name="l00419"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gd46716159a3808c9e7da22067d6bec98">00419</a> <span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_MEMFAULTSR_Pos)            </span>
<a name="l00421"></a>00421 <span class="preprocessor"></span><span class="comment">/* SCB Hard Fault Status Registers Definitions */</span>
<a name="l00422"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g300c90cfb7b35c82b4d44ad16c757ffb">00422</a> <span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31                                             </span>
<a name="l00423"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gbabd60e94756bb33929d5e6f25d8dba3">00423</a> <span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span>
<a name="l00425"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gb361e54183a378474cb419ae2a55d6f4">00425</a> <span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30                                             </span>
<a name="l00426"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g6560d97ed043bc01152a7247bafa3157">00426</a> <span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span>
<a name="l00428"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g77993da8de35adea7bda6a4475f036ab">00428</a> <span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1                                             </span>
<a name="l00429"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac5e289211d0a63fe879a9691cb9e1a9">00429</a> <span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span>
<a name="l00431"></a>00431 <span class="preprocessor"></span><span class="comment">/* SCB Debug Fault Status Register Definitions */</span>
<a name="l00432"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g13f502fb5ac673df9c287488c40b0c1d">00432</a> <span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4                                             </span>
<a name="l00433"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g3cba2ec1f588ce0b10b191d6b0d23399">00433</a> <span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span>
<a name="l00435"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gd02d3eaf062ac184c18a7889c9b6de57">00435</a> <span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3                                             </span>
<a name="l00436"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gcbb931575c07b324ec793775b7c44d05">00436</a> <span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span>
<a name="l00438"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gccf82364c6d0ed7206f1084277b7cc61">00438</a> <span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2                                             </span>
<a name="l00439"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g3f7384b8a761704655fd45396a305663">00439</a> <span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span>
<a name="l00441"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gf28fdce48655f0dcefb383aebf26b050">00441</a> <span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1                                             </span>
<a name="l00442"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g609edf8f50bc49adb51ae28bcecefe1f">00442</a> <span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span>
<a name="l00444"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gef4ec28427f9f88ac70a13ae4e541378">00444</a> <span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0                                             </span>
<a name="l00445"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#g200bcf918d57443b5e29e8ce552e4bdf">00445</a> <span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1UL &lt;&lt; SCB_DFSR_HALTED_Pos)                   </span>
<a name="l00447"></a>00447 <span class="preprocessor"></span>
<a name="l00458"></a><a class="code" href="struct_sys_tick___type.html">00458</a> <span class="preprocessor">typedef struct</span>
<a name="l00459"></a>00459 <span class="preprocessor"></span>{
<a name="l00460"></a><a class="code" href="struct_sys_tick___type.html#15fc8d35f045f329b80c544bef35ff64">00460</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    
<a name="l00461"></a><a class="code" href="struct_sys_tick___type.html#ad9adf4efc940cddb8161b69cfbe19d3">00461</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LOAD;                    
<a name="l00462"></a><a class="code" href="struct_sys_tick___type.html#26fb318c3b0a0ec7f45daafd5f8799a3">00462</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VAL;                     
<a name="l00463"></a><a class="code" href="struct_sys_tick___type.html#40e07d0a4638a676780713b6ceeec4ef">00463</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CALIB;                   
<a name="l00464"></a>00464 } <a class="code" href="struct_sys_tick___type.html" title="Structure type to access the System Timer (SysTick).">SysTick_Type</a>;
<a name="l00465"></a>00465 
<a name="l00466"></a>00466 <span class="comment">/* SysTick Control / Status Register Definitions */</span>
<a name="l00467"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gdbb65d4a815759649db41df216ed4d60">00467</a> <span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16                                             </span>
<a name="l00468"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#g1bf3033ecccf200f59baefe15dbb367c">00468</a> <span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span>
<a name="l00470"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#g24fbc69a5f0b78d67fda2300257baff1">00470</a> <span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2                                             </span>
<a name="l00471"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga41d06039797423a46596bd313d57373">00471</a> <span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span>
<a name="l00473"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#g88f45bbb89ce8df3cd2b2613c7b48214">00473</a> <span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1                                             </span>
<a name="l00474"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#g95bb984266ca764024836a870238a027">00474</a> <span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span>
<a name="l00476"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#g0b48cc1e36d92a92e4bf632890314810">00476</a> <span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0                                             </span>
<a name="l00477"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#g16c9fee0ed0235524bdeb38af328fd1f">00477</a> <span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL &lt;&lt; SysTick_CTRL_ENABLE_Pos)               </span>
<a name="l00479"></a>00479 <span class="preprocessor"></span><span class="comment">/* SysTick Reload Register Definitions */</span>
<a name="l00480"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gf44d10df359dc5bf5752b0894ae3bad2">00480</a> <span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0                                             </span>
<a name="l00481"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#g265912a7962f0e1abd170336e579b1b1">00481</a> <span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL &lt;&lt; SysTick_LOAD_RELOAD_Pos)        </span>
<a name="l00483"></a>00483 <span class="preprocessor"></span><span class="comment">/* SysTick Current Register Definitions */</span>
<a name="l00484"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#g3208104c3b019b5de35ae8c21d5c34dd">00484</a> <span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0                                             </span>
<a name="l00485"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gfc77b56d568930b49a2474debc75ab45">00485</a> <span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span>
<a name="l00487"></a>00487 <span class="preprocessor"></span><span class="comment">/* SysTick Calibration Register Definitions */</span>
<a name="l00488"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#g534dbe414e7a46a6ce4c1eca1fbff409">00488</a> <span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31                                             </span>
<a name="l00489"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#g3af0d891fdd99bcc8d8912d37830edb6">00489</a> <span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span>
<a name="l00491"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gdd0c9cd6641b9f6a0c618e7982954860">00491</a> <span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30                                             </span>
<a name="l00492"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#g8a6a85a87334776f33d77fd147587431">00492</a> <span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span>
<a name="l00494"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gcae558f6e75a0bed5d826f606d8e695e">00494</a> <span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0                                             </span>
<a name="l00495"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gf1e68865c5aece2ad58971225bd3e95e">00495</a> <span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span>
<a name="l00497"></a>00497 <span class="preprocessor"></span>
<a name="l00508"></a><a class="code" href="struct_i_t_m___type.html">00508</a> <span class="preprocessor">typedef struct</span>
<a name="l00509"></a>00509 <span class="preprocessor"></span>{
<a name="l00510"></a>00510   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  <span class="keyword">union</span>
<a name="l00511"></a>00511   {
<a name="l00512"></a><a class="code" href="struct_i_t_m___type.html#0374c0b98ab9de6f71fabff7412df832">00512</a>     <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t    u8;                  
<a name="l00513"></a><a class="code" href="struct_i_t_m___type.html#e8d499140220fa6d4eab1da7262bf08e">00513</a>     <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint16_t   u16;                 
<a name="l00514"></a><a class="code" href="struct_i_t_m___type.html#caf6d0e14a3d4b541c624913b4a1931e">00514</a>     <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t   u32;                 
<a name="l00515"></a>00515   }  PORT [32];                          
<a name="l00516"></a><a class="code" href="struct_i_t_m___type.html#498ca2f25075b26fd57d1f66d976fe8c">00516</a>        uint32_t RESERVED0[864];
<a name="l00517"></a><a class="code" href="struct_i_t_m___type.html#8ffb3c6b706b03334f6fe37ef5d8b165">00517</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TER;                     
<a name="l00518"></a><a class="code" href="struct_i_t_m___type.html#e5c625673da1df1777833e51754c525b">00518</a>        uint32_t RESERVED1[15];
<a name="l00519"></a><a class="code" href="struct_i_t_m___type.html#72bb9b7d61fe3262cd2a6070a7bd5b69">00519</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPR;                     
<a name="l00520"></a><a class="code" href="struct_i_t_m___type.html#391748a705084dd61c4a9f56d456a12c">00520</a>        uint32_t RESERVED2[15];
<a name="l00521"></a><a class="code" href="struct_i_t_m___type.html#e9dd9282fab299d0cd6e119564688e53">00521</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR;                     
<a name="l00522"></a><a class="code" href="struct_i_t_m___type.html#ccd35f93dc2edb52aba5af098acf5353">00522</a>        uint32_t RESERVED3[29];
<a name="l00523"></a><a class="code" href="struct_i_t_m___type.html#e8a8f8ce6bb878f14533a6c9a0c769f3">00523</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IWR;                     
<a name="l00524"></a><a class="code" href="struct_i_t_m___type.html#84812512babf31090e4489311e51cc73">00524</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IRR;                     
<a name="l00525"></a><a class="code" href="struct_i_t_m___type.html#a75460116777434aebcd8698b46514cd">00525</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMCR;                    
<a name="l00526"></a><a class="code" href="struct_i_t_m___type.html#9f5627bbbc2f2af4fdf3f6e986d7638b">00526</a>        uint32_t RESERVED4[43];
<a name="l00527"></a><a class="code" href="struct_i_t_m___type.html#94ea6d6171880e19cd4626e54125128b">00527</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LAR;                     
<a name="l00528"></a><a class="code" href="struct_i_t_m___type.html#b157870117afc97b65e98c59b15548c5">00528</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LSR;                     
<a name="l00529"></a><a class="code" href="struct_i_t_m___type.html#1427341695585b4e14dc83bd6d7e2cd7">00529</a>        uint32_t RESERVED5[6];
<a name="l00530"></a><a class="code" href="struct_i_t_m___type.html#d75960b83ea47a469e6a1406dd9eefa6">00530</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID4;                    
<a name="l00531"></a><a class="code" href="struct_i_t_m___type.html#7276a30c464f0b34944b6eb16d3df077">00531</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID5;                    
<a name="l00532"></a><a class="code" href="struct_i_t_m___type.html#e5d83564471b76d88088a949ca67ac9b">00532</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID6;                    
<a name="l00533"></a><a class="code" href="struct_i_t_m___type.html#247fae2f4a140d4da5e8a044370dedec">00533</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID7;                    
<a name="l00534"></a><a class="code" href="struct_i_t_m___type.html#d6c87ae4ca1aa56b4369a97fca639926">00534</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID0;                    
<a name="l00535"></a><a class="code" href="struct_i_t_m___type.html#e554433b6f6c4733d222bcb2c75ccb39">00535</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID1;                    
<a name="l00536"></a><a class="code" href="struct_i_t_m___type.html#f07d9a44e0188d55742f5d6a8752cd2c">00536</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID2;                    
<a name="l00537"></a><a class="code" href="struct_i_t_m___type.html#510fcf8ad6966fdfb0767e624b74c64f">00537</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID3;                    
<a name="l00538"></a><a class="code" href="struct_i_t_m___type.html#d613e91338bb994bde578b1a2fcbc1ec">00538</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID0;                    
<a name="l00539"></a><a class="code" href="struct_i_t_m___type.html#67f499e16728f744c73dad3784d898d7">00539</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID1;                    
<a name="l00540"></a><a class="code" href="struct_i_t_m___type.html#b36bf4236041f727b3e5cf2cfaa2aa04">00540</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID2;                    
<a name="l00541"></a><a class="code" href="struct_i_t_m___type.html#cb2fedfd1da6ff2a57d25fec513ffe25">00541</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID3;                    
<a name="l00542"></a>00542 } <a class="code" href="struct_i_t_m___type.html" title="Structure type to access the Instrumentation Trace Macrocell Register (ITM).">ITM_Type</a>;
<a name="l00543"></a>00543 
<a name="l00544"></a>00544 <span class="comment">/* ITM Trace Privilege Register Definitions */</span>
<a name="l00545"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#g7abe5e590d1611599df87a1884a352e8">00545</a> <span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0                                             </span>
<a name="l00546"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#g168e089d882df325a387aab3a802a46b">00546</a> <span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFUL &lt;&lt; ITM_TPR_PRIVMASK_Pos)                </span>
<a name="l00548"></a>00548 <span class="preprocessor"></span><span class="comment">/* ITM Trace Control Register Definitions */</span>
<a name="l00549"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#g9174ad4a36052c377cef4e6aba2ed484">00549</a> <span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23                                             </span>
<a name="l00550"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#g43ad7cf33de12f2ef3a412d4f354c60f">00550</a> <span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                      </span>
<a name="l00552"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gd5a179af7ad1f2b8958e50907186529b">00552</a> <span class="preprocessor">#define ITM_TCR_ATBID_Pos                  16                                             </span>
<a name="l00553"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#g491d8bddbe6c0523ff10ef6d2846f0f2">00553</a> <span class="preprocessor">#define ITM_TCR_ATBID_Msk                  (0x7FUL &lt;&lt; ITM_TCR_ATBID_Pos)                  </span>
<a name="l00555"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gd7bc9ee1732032c6e0de035f0978e473">00555</a> <span class="preprocessor">#define ITM_TCR_TSPrescale_Pos              8                                             </span>
<a name="l00556"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#g7a723f71bfb0204c264d8dbe8cc7ae52">00556</a> <span class="preprocessor">#define ITM_TCR_TSPrescale_Msk             (3UL &lt;&lt; ITM_TCR_TSPrescale_Pos)                </span>
<a name="l00558"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#g7a380f0c8078f6560051406583ecd6a5">00558</a> <span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4                                             </span>
<a name="l00559"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#g97476cb65bab16a328b35f81fd02010a">00559</a> <span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                    </span>
<a name="l00561"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#g30e83ebb33aa766070fe3d1f27ae820e">00561</a> <span class="preprocessor">#define ITM_TCR_DWTENA_Pos                  3                                             </span>
<a name="l00562"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#g98ea1c596d43d3633a202f9ee746cf70">00562</a> <span class="preprocessor">#define ITM_TCR_DWTENA_Msk                 (1UL &lt;&lt; ITM_TCR_DWTENA_Pos)                    </span>
<a name="l00564"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga93a1147a39fc63980d299231252a30e">00564</a> <span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2                                             </span>
<a name="l00565"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gc89b74a78701c25b442105d7fe2bbefb">00565</a> <span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                   </span>
<a name="l00567"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#g5aa381845f810114ab519b90753922a1">00567</a> <span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1                                             </span>
<a name="l00568"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#g436b2e8fa24328f48f2da31c00fc9e65">00568</a> <span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                     </span>
<a name="l00570"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#g3286b86004bce7ffe17ee269f87f8d9d">00570</a> <span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0                                             </span>
<a name="l00571"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#g7dd53e3bff24ac09d94e61cb595cb2d9">00571</a> <span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1UL &lt;&lt; ITM_TCR_ITMENA_Pos)                    </span>
<a name="l00573"></a>00573 <span class="preprocessor"></span><span class="comment">/* ITM Integration Write Register Definitions */</span>
<a name="l00574"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#g04d3f842ad48f6a9127b4cecc963e1d7">00574</a> <span class="preprocessor">#define ITM_IWR_ATVALIDM_Pos                0                                             </span>
<a name="l00575"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#g67b969f8f04ed15886727788f0e2ffd7">00575</a> <span class="preprocessor">#define ITM_IWR_ATVALIDM_Msk               (1UL &lt;&lt; ITM_IWR_ATVALIDM_Pos)                  </span>
<a name="l00577"></a>00577 <span class="preprocessor"></span><span class="comment">/* ITM Integration Read Register Definitions */</span>
<a name="l00578"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#g259edfd1d2e877a62e06d7a240df97f4">00578</a> <span class="preprocessor">#define ITM_IRR_ATREADYM_Pos                0                                             </span>
<a name="l00579"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#g3dbc3e15f5bde2669cd8121a1fe419b9">00579</a> <span class="preprocessor">#define ITM_IRR_ATREADYM_Msk               (1UL &lt;&lt; ITM_IRR_ATREADYM_Pos)                  </span>
<a name="l00581"></a>00581 <span class="preprocessor"></span><span class="comment">/* ITM Integration Mode Control Register Definitions */</span>
<a name="l00582"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#g08de02bf32caf48aaa29f7c68ff5d755">00582</a> <span class="preprocessor">#define ITM_IMCR_INTEGRATION_Pos            0                                             </span>
<a name="l00583"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#g8838bd3dd04c1a6be97cd946364a3fd2">00583</a> <span class="preprocessor">#define ITM_IMCR_INTEGRATION_Msk           (1UL &lt;&lt; ITM_IMCR_INTEGRATION_Pos)              </span>
<a name="l00585"></a>00585 <span class="preprocessor"></span><span class="comment">/* ITM Lock Status Register Definitions */</span>
<a name="l00586"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gbfae3e570edc8759597311ed6dfb478e">00586</a> <span class="preprocessor">#define ITM_LSR_ByteAcc_Pos                 2                                             </span>
<a name="l00587"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#g91f492b2891bb8b7eac5b58de7b220f4">00587</a> <span class="preprocessor">#define ITM_LSR_ByteAcc_Msk                (1UL &lt;&lt; ITM_LSR_ByteAcc_Pos)                   </span>
<a name="l00589"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#g144a49e12b83ad9809fdd2769094fdc0">00589</a> <span class="preprocessor">#define ITM_LSR_Access_Pos                  1                                             </span>
<a name="l00590"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gc8ae69f11c0311da226c0c8ec40b3d37">00590</a> <span class="preprocessor">#define ITM_LSR_Access_Msk                 (1UL &lt;&lt; ITM_LSR_Access_Pos)                    </span>
<a name="l00592"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gf5740689cf14564d3f3fd91299b6c88d">00592</a> <span class="preprocessor">#define ITM_LSR_Present_Pos                 0                                             </span>
<a name="l00593"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga5bc2a7f5f1d69ff819531f5508bb017">00593</a> <span class="preprocessor">#define ITM_LSR_Present_Msk                (1UL &lt;&lt; ITM_LSR_Present_Pos)                   </span>
<a name="l00595"></a>00595 <span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_ITM */</span>
<a name="l00596"></a>00596 
<a name="l00597"></a>00597 
<a name="l00606"></a><a class="code" href="struct_interrupt_type___type.html">00606</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00607"></a>00607 {
<a name="l00608"></a><a class="code" href="struct_interrupt_type___type.html#f86c61a5d38a4fc9cef942a12744486b">00608</a>        uint32_t RESERVED0;
<a name="l00609"></a><a class="code" href="struct_interrupt_type___type.html#5bb2c6795b90f12077534825cc844b56">00609</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ICTR;                    
<a name="l00610"></a>00610 <span class="preprocessor">#if ((defined __CM3_REV) &amp;&amp; (__CM3_REV &gt;= 0x200))</span>
<a name="l00611"></a>00611 <span class="preprocessor"></span>  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACTLR;                   
<a name="l00612"></a>00612 <span class="preprocessor">#else</span>
<a name="l00613"></a><a class="code" href="struct_interrupt_type___type.html#c4ac04e673b5b8320d53f7b0947db902">00613</a> <span class="preprocessor"></span>       uint32_t RESERVED1;
<a name="l00614"></a>00614 <span class="preprocessor">#endif</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span>} <a class="code" href="struct_interrupt_type___type.html" title="Structure type to access the Interrupt Type Register.">InterruptType_Type</a>;
<a name="l00616"></a>00616 
<a name="l00617"></a>00617 <span class="comment">/* Interrupt Controller Type Register Definitions */</span>
<a name="l00618"></a><a class="code" href="group___c_m_s_i_s___interrupt_type.html#gc80eaf3ce321fd9fb771e0fe260468a5">00618</a> <span class="preprocessor">#define IntType_ICTR_INTLINESNUM_Pos  0                                                   </span>
<a name="l00619"></a><a class="code" href="group___c_m_s_i_s___interrupt_type.html#gaf30c82ebbf75953fd79f7f4d3696de5">00619</a> <span class="preprocessor">#define IntType_ICTR_INTLINESNUM_Msk (0x1FUL &lt;&lt; IntType_ICTR_INTLINESNUM_Pos)             </span>
<a name="l00621"></a>00621 <span class="preprocessor"></span><span class="comment">/* Auxiliary Control Register Definitions */</span>
<a name="l00622"></a><a class="code" href="group___c_m_s_i_s___interrupt_type.html#g61853c19f3d459914636a4759a1f5306">00622</a> <span class="preprocessor">#define IntType_ACTLR_DISFOLD_Pos     2                                                   </span>
<a name="l00623"></a><a class="code" href="group___c_m_s_i_s___interrupt_type.html#g3bb958e0f68490877855c70e62d8e702">00623</a> <span class="preprocessor">#define IntType_ACTLR_DISFOLD_Msk    (1UL &lt;&lt; IntType_ACTLR_DISFOLD_Pos)                   </span>
<a name="l00625"></a><a class="code" href="group___c_m_s_i_s___interrupt_type.html#g90ae62a7e3054888c8e7d1afefe460db">00625</a> <span class="preprocessor">#define IntType_ACTLR_DISDEFWBUF_Pos  1                                                   </span>
<a name="l00626"></a><a class="code" href="group___c_m_s_i_s___interrupt_type.html#gc0561eea2ad495bc26e4e20f5dce4661">00626</a> <span class="preprocessor">#define IntType_ACTLR_DISDEFWBUF_Msk (1UL &lt;&lt; IntType_ACTLR_DISDEFWBUF_Pos)                </span>
<a name="l00628"></a><a class="code" href="group___c_m_s_i_s___interrupt_type.html#g9bd2979a493e068877d01e2b0e738095">00628</a> <span class="preprocessor">#define IntType_ACTLR_DISMCYCINT_Pos  0                                                   </span>
<a name="l00629"></a><a class="code" href="group___c_m_s_i_s___interrupt_type.html#g40ea4dcfac1858ccc29b7c628658e0b8">00629</a> <span class="preprocessor">#define IntType_ACTLR_DISMCYCINT_Msk (1UL &lt;&lt; IntType_ACTLR_DISMCYCINT_Pos)                </span>
<a name="l00631"></a>00631 <span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_InterruptType */</span>
<a name="l00632"></a>00632 
<a name="l00633"></a>00633 
<a name="l00634"></a>00634 <span class="preprocessor">#if (__MPU_PRESENT == 1)</span>
<a name="l00635"></a>00635 <span class="preprocessor"></span>
<a name="l00643"></a>00643 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00644"></a>00644 {
<a name="l00645"></a>00645   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TYPE;                    
<a name="l00646"></a>00646   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    
<a name="l00647"></a>00647   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RNR;                     
<a name="l00648"></a>00648   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR;                    
<a name="l00649"></a>00649   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR;                    
<a name="l00650"></a>00650   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A1;                 
<a name="l00651"></a>00651   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A1;                 
<a name="l00652"></a>00652   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A2;                 
<a name="l00653"></a>00653   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A2;                 
<a name="l00654"></a>00654   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A3;                 
<a name="l00655"></a>00655   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A3;                 
<a name="l00656"></a>00656 } MPU_Type;
<a name="l00657"></a>00657 
<a name="l00658"></a>00658 <span class="comment">/* MPU Type Register */</span>
<a name="l00659"></a>00659 <span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16                                             </span>
<a name="l00660"></a>00660 <span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span>
<a name="l00662"></a>00662 <span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8                                             </span>
<a name="l00663"></a>00663 <span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span>
<a name="l00665"></a>00665 <span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0                                             </span>
<a name="l00666"></a>00666 <span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL &lt;&lt; MPU_TYPE_SEPARATE_Pos)                 </span>
<a name="l00668"></a>00668 <span class="preprocessor"></span><span class="comment">/* MPU Control Register */</span>
<a name="l00669"></a>00669 <span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2                                             </span>
<a name="l00670"></a>00670 <span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span>
<a name="l00672"></a>00672 <span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1                                             </span>
<a name="l00673"></a>00673 <span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span>
<a name="l00675"></a>00675 <span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0                                             </span>
<a name="l00676"></a>00676 <span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL &lt;&lt; MPU_CTRL_ENABLE_Pos)                   </span>
<a name="l00678"></a>00678 <span class="preprocessor"></span><span class="comment">/* MPU Region Number Register */</span>
<a name="l00679"></a>00679 <span class="preprocessor">#define MPU_RNR_REGION_Pos                  0                                             </span>
<a name="l00680"></a>00680 <span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL &lt;&lt; MPU_RNR_REGION_Pos)                 </span>
<a name="l00682"></a>00682 <span class="preprocessor"></span><span class="comment">/* MPU Region Base Address Register */</span>
<a name="l00683"></a>00683 <span class="preprocessor">#define MPU_RBAR_ADDR_Pos                   5                                             </span>
<a name="l00684"></a>00684 <span class="preprocessor">#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_ADDR_Pos)             </span>
<a name="l00686"></a>00686 <span class="preprocessor">#define MPU_RBAR_VALID_Pos                  4                                             </span>
<a name="l00687"></a>00687 <span class="preprocessor">#define MPU_RBAR_VALID_Msk                 (1UL &lt;&lt; MPU_RBAR_VALID_Pos)                    </span>
<a name="l00689"></a>00689 <span class="preprocessor">#define MPU_RBAR_REGION_Pos                 0                                             </span>
<a name="l00690"></a>00690 <span class="preprocessor">#define MPU_RBAR_REGION_Msk                (0xFUL &lt;&lt; MPU_RBAR_REGION_Pos)                 </span>
<a name="l00692"></a>00692 <span class="preprocessor"></span><span class="comment">/* MPU Region Attribute and Size Register */</span>
<a name="l00693"></a>00693 <span class="preprocessor">#define MPU_RASR_XN_Pos                    28                                             </span>
<a name="l00694"></a>00694 <span class="preprocessor">#define MPU_RASR_XN_Msk                    (1UL &lt;&lt; MPU_RASR_XN_Pos)                       </span>
<a name="l00696"></a>00696 <span class="preprocessor">#define MPU_RASR_AP_Pos                    24                                             </span>
<a name="l00697"></a>00697 <span class="preprocessor">#define MPU_RASR_AP_Msk                    (7UL &lt;&lt; MPU_RASR_AP_Pos)                       </span>
<a name="l00699"></a>00699 <span class="preprocessor">#define MPU_RASR_TEX_Pos                   19                                             </span>
<a name="l00700"></a>00700 <span class="preprocessor">#define MPU_RASR_TEX_Msk                   (7UL &lt;&lt; MPU_RASR_TEX_Pos)                      </span>
<a name="l00702"></a>00702 <span class="preprocessor">#define MPU_RASR_S_Pos                     18                                             </span>
<a name="l00703"></a>00703 <span class="preprocessor">#define MPU_RASR_S_Msk                     (1UL &lt;&lt; MPU_RASR_S_Pos)                        </span>
<a name="l00705"></a>00705 <span class="preprocessor">#define MPU_RASR_C_Pos                     17                                             </span>
<a name="l00706"></a>00706 <span class="preprocessor">#define MPU_RASR_C_Msk                     (1UL &lt;&lt; MPU_RASR_C_Pos)                        </span>
<a name="l00708"></a>00708 <span class="preprocessor">#define MPU_RASR_B_Pos                     16                                             </span>
<a name="l00709"></a>00709 <span class="preprocessor">#define MPU_RASR_B_Msk                     (1UL &lt;&lt; MPU_RASR_B_Pos)                        </span>
<a name="l00711"></a>00711 <span class="preprocessor">#define MPU_RASR_SRD_Pos                    8                                             </span>
<a name="l00712"></a>00712 <span class="preprocessor">#define MPU_RASR_SRD_Msk                   (0xFFUL &lt;&lt; MPU_RASR_SRD_Pos)                   </span>
<a name="l00714"></a>00714 <span class="preprocessor">#define MPU_RASR_SIZE_Pos                   1                                             </span>
<a name="l00715"></a>00715 <span class="preprocessor">#define MPU_RASR_SIZE_Msk                  (0x1FUL &lt;&lt; MPU_RASR_SIZE_Pos)                  </span>
<a name="l00717"></a>00717 <span class="preprocessor">#define MPU_RASR_ENA_Pos                     0                                            </span>
<a name="l00718"></a>00718 <span class="preprocessor">#define MPU_RASR_ENA_Msk                    (0x1UL &lt;&lt; MPU_RASR_ENA_Pos)                   </span>
<a name="l00720"></a>00720 <span class="preprocessor"></span>
<a name="l00721"></a>00721 <span class="preprocessor">#endif</span>
<a name="l00722"></a>00722 <span class="preprocessor"></span>
<a name="l00723"></a>00723 
<a name="l00732"></a><a class="code" href="struct_core_debug___type.html">00732</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00733"></a>00733 {
<a name="l00734"></a><a class="code" href="struct_core_debug___type.html#39bc5e68dc6071187fbe2348891eabfa">00734</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHCSR;                   
<a name="l00735"></a><a class="code" href="struct_core_debug___type.html#7b49cb58573da77cc8a83a1b21262180">00735</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t DCRSR;                   
<a name="l00736"></a><a class="code" href="struct_core_debug___type.html#5bcffe99d1d5471d5e5befbc6272ebf0">00736</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCRDR;                   
<a name="l00737"></a><a class="code" href="struct_core_debug___type.html#6cdfc0a6ce3e988cc02c2d6e8107d193">00737</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DEMCR;                   
<a name="l00738"></a>00738 } <a class="code" href="struct_core_debug___type.html" title="Structure type to access the Core Debug Register (CoreDebug).">CoreDebug_Type</a>;
<a name="l00739"></a>00739 
<a name="l00740"></a>00740 <span class="comment">/* Debug Halting Control and Status Register */</span>
<a name="l00741"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gc91280edd0ce932665cf75a23d11d842">00741</a> <span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16                                             </span>
<a name="l00742"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g1ce997cee15edaafe4aed77751816ffc">00742</a> <span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span>
<a name="l00744"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g6f934c5427ea057394268e541fa97753">00744</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             </span>
<a name="l00745"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gc474394bcceb31a8e09566c90b3f8922">00745</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span>
<a name="l00747"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g2328118f8b3574c871a53605eb17e730">00747</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             </span>
<a name="l00748"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g89dceb5325f6bcb36a0473d65fbfcfa6">00748</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span>
<a name="l00750"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g2900dd56a988a4ed27ad664d5642807e">00750</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             </span>
<a name="l00751"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g7b67e4506d7f464ef5dafd6219739756">00751</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span>
<a name="l00753"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g349ccea33accc705595624c2d334fbcb">00753</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             </span>
<a name="l00754"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g98d51538e645c2c1a422279cd85a0a25">00754</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span>
<a name="l00756"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g760a9a0d7f39951dc3f07d01f1f64772">00756</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17                                             </span>
<a name="l00757"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g9f881ade3151a73bc5b02b73fe6473ca">00757</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span>
<a name="l00759"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g20a71871ca8768019c51168c70c3f41d">00759</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             </span>
<a name="l00760"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gc4cd6f3178de48f473d8903e8c847c07">00760</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span>
<a name="l00762"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g85747214e2656df6b05ec72e4d22bd6d">00762</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             </span>
<a name="l00763"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g53aa99b2e39a67622f3b9973e079c2b4">00763</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)       </span>
<a name="l00765"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g0d2907400eb948a4ea3886ca083ec8e3">00765</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             </span>
<a name="l00766"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g77fe1ef3c4a729c1c82fb62a94a51c31">00766</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span>
<a name="l00768"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ge1fc39e80de54c0339cbb1b298a9f0f9">00768</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2                                             </span>
<a name="l00769"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ge6bda72fbd32cc5734ff3542170dc00d">00769</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span>
<a name="l00771"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gddf1d43f8857e4efc3dc4e6b15509692">00771</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1                                             </span>
<a name="l00772"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g1d905a3aa594eb2e8bb78bcc4da05b3f">00772</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span>
<a name="l00774"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gb557abb5b172b74d2cf44efb9d824e4e">00774</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             </span>
<a name="l00775"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gb815c741a4fc2a61988cd2fb7594210b">00775</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL &lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos)         </span>
<a name="l00777"></a>00777 <span class="preprocessor"></span><span class="comment">/* Debug Core Register Selector Register */</span>
<a name="l00778"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g51e75942fc0614bc9bb2c0e96fcdda9a">00778</a> <span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16                                             </span>
<a name="l00779"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g1eef4992d8f84bc6c0dffed1c87f90a5">00779</a> <span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span>
<a name="l00781"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g52182c8a9f63a52470244c0bc2064f7b">00781</a> <span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0                                             </span>
<a name="l00782"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g17cafbd72b55030219ce5609baa7c01d">00782</a> <span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL &lt;&lt; CoreDebug_DCRSR_REGSEL_Pos)         </span>
<a name="l00784"></a>00784 <span class="preprocessor"></span><span class="comment">/* Debug Exception and Monitor Control Register */</span>
<a name="l00785"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g6ff2102b98f86540224819a1b767ba39">00785</a> <span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Pos         24                                             </span>
<a name="l00786"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g5e99652c1df93b441257389f49407834">00786</a> <span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)            </span>
<a name="l00788"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g341020a3b7450416d72544eaf8e57a64">00788</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Pos        19                                             </span>
<a name="l00789"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ge6384cbe8045051186d13ef9cdeace95">00789</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)           </span>
<a name="l00791"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g9ae10710684e14a1a534e785ef390e1b">00791</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Pos       18                                             </span>
<a name="l00792"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g2ded814556de96fc369de7ae9a7ceb98">00792</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)          </span>
<a name="l00794"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g1e2f706a59e0d8131279af1c7e152f8d">00794</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Pos       17                                             </span>
<a name="l00795"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g68ec55930269fab78e733dcfa32392f8">00795</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)          </span>
<a name="l00797"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g802829678f6871863ae9ecf60a10425c">00797</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Pos         16                                             </span>
<a name="l00798"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gc2b46b9b65bf8d23027f255fc9641977">00798</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)            </span>
<a name="l00800"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ged9f42053031a9a30cd8054623304c0a">00800</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             </span>
<a name="l00801"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g803fc98c5bb85f10f0347b23794847d1">00801</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span>
<a name="l00803"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g22079a6e436f23b90308be97e19cf07e">00803</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             </span>
<a name="l00804"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gd6815d8e3df302d2f0ff2c2c734ed29a">00804</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)         </span>
<a name="l00806"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gb8e3d8f0f9590a51bbf10f6da3ad6933">00806</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             </span>
<a name="l00807"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g9d29546aefe3ca8662a7fe48dd4a5b2b">00807</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)         </span>
<a name="l00809"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g16f0d3d2ce1e1e8cd762d938ac56c4ac">00809</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             </span>
<a name="l00810"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga38b947d77672c48bba1280c0a642e19">00810</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)        </span>
<a name="l00812"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g10fc7c53bca904c128bc8e1a03072d50">00812</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             </span>
<a name="l00813"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g2f98b461d19746ab2febfddebb73da6f">00813</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)         </span>
<a name="l00815"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gc9d13eb2add61f610d5ced1f7ad2adf8">00815</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             </span>
<a name="l00816"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g03ee58b1b02fdbf21612809034562f1c">00816</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)        </span>
<a name="l00818"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g444454f7c7748e76cd76c3809c887c41">00818</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             </span>
<a name="l00819"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gd420a9b60620584faaca6289e83d3a87">00819</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)          </span>
<a name="l00821"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g9fcf09666f7063a7303117aa32a85d5a">00821</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             </span>
<a name="l00822"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#g906476e53c1e1487c30f3a1181df9e30">00822</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL &lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos)      </span>
<a name="l00824"></a>00824 <span class="preprocessor"></span>
<a name="l00831"></a>00831 <span class="preprocessor"></span><span class="comment">/* Memory mapping of Cortex-M3 Hardware */</span>
<a name="l00832"></a><a class="code" href="group___c_m_s_i_s__core__register.html#g3c14ed93192c8d9143322bbf77ebf770">00832</a> <span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span>
<a name="l00833"></a><a class="code" href="group___c_m_s_i_s__core__register.html#gdd76251e412a195ec0a8f47227a8359e">00833</a> <span class="preprocessor">#define ITM_BASE            (0xE0000000UL)                            </span>
<a name="l00834"></a><a class="code" href="group___c_m_s_i_s__core__register.html#g680604dbcda9e9b31a1639fcffe5230b">00834</a> <span class="preprocessor">#define CoreDebug_BASE      (0xE000EDF0UL)                            </span>
<a name="l00835"></a><a class="code" href="group___c_m_s_i_s__core__register.html#g58effaac0b93006b756d33209e814646">00835</a> <span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span>
<a name="l00836"></a><a class="code" href="group___c_m_s_i_s__core__register.html#ga0288691785a5f868238e0468b39523d">00836</a> <span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span>
<a name="l00837"></a><a class="code" href="group___c_m_s_i_s__core__register.html#gd55a7ddb8d4b2398b0c1cfec76c0d9fd">00837</a> <span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span>
<a name="l00839"></a><a class="code" href="group___c_m_s_i_s__core__register.html#g164238adbad56f07c7dd4e912af748dd">00839</a> <span class="preprocessor">#define InterruptType       ((InterruptType_Type *) SCS_BASE)         </span>
<a name="l00840"></a><a class="code" href="group___c_m_s_i_s__core__register.html#gaaf6477c2bde2f00f99e3c2fd1060b01">00840</a> <span class="preprocessor">#define SCB                 ((SCB_Type *)           SCB_BASE)         </span>
<a name="l00841"></a><a class="code" href="group___c_m_s_i_s__core__register.html#gcd96c53beeaff8f603fcda425eb295de">00841</a> <span class="preprocessor">#define SysTick             ((SysTick_Type *)       SysTick_BASE)     </span>
<a name="l00842"></a><a class="code" href="group___c_m_s_i_s__core__register.html#gc8e97e8ce56ae9f57da1363a937f8a17">00842</a> <span class="preprocessor">#define NVIC                ((NVIC_Type *)          NVIC_BASE)        </span>
<a name="l00843"></a><a class="code" href="group___c_m_s_i_s__core__register.html#gbae7cdf882def602cb787bb039ff6a43">00843</a> <span class="preprocessor">#define ITM                 ((ITM_Type *)           ITM_BASE)         </span>
<a name="l00844"></a><a class="code" href="group___c_m_s_i_s__core__register.html#gb6e30a2b802d9021619dbb0be7f5d63d">00844</a> <span class="preprocessor">#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   </span>
<a name="l00846"></a>00846 <span class="preprocessor">#if (__MPU_PRESENT == 1)</span>
<a name="l00847"></a>00847 <span class="preprocessor"></span><span class="preprocessor">  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    </span>
<a name="l00848"></a>00848 <span class="preprocessor">  #define MPU               ((MPU_Type*)            MPU_BASE)         </span>
<a name="l00849"></a>00849 <span class="preprocessor">#endif</span>
<a name="l00850"></a>00850 <span class="preprocessor"></span>
<a name="l00855"></a>00855 <span class="comment">/*******************************************************************************</span>
<a name="l00856"></a>00856 <span class="comment"> *                Hardware Abstraction Layer</span>
<a name="l00857"></a>00857 <span class="comment"> ******************************************************************************/</span>
<a name="l00869"></a>00869 <span class="comment">/* ##########################   NVIC functions  #################################### */</span>
<a name="l00887"></a>00887 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
<a name="l00888"></a>00888 {
<a name="l00889"></a>00889   uint32_t reg_value;
<a name="l00890"></a>00890   uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);                         <span class="comment">/* only values 0..7 are used          */</span>
<a name="l00891"></a>00891 
<a name="l00892"></a>00892   reg_value  =  <a class="code" href="group___c_m_s_i_s__core__register.html#gaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span>
<a name="l00893"></a>00893   reg_value &amp;= ~(<a class="code" href="group___c_m_s_i_s___s_c_b.html#g90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code" href="group___c_m_s_i_s___s_c_b.html#g8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>);             <span class="comment">/* clear bits to change               */</span>
<a name="l00894"></a>00894   reg_value  =  (reg_value                       |
<a name="l00895"></a>00895                 (0x5FA &lt;&lt; <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |
<a name="l00896"></a>00896                 (PriorityGroupTmp &lt;&lt; 8));                                     <span class="comment">/* Insert write key and priorty group */</span>
<a name="l00897"></a>00897   <a class="code" href="group___c_m_s_i_s__core__register.html#gaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR =  reg_value;
<a name="l00898"></a>00898 }
<a name="l00899"></a>00899 
<a name="l00900"></a>00900 
<a name="l00908"></a>00908 <span class="keyword">static</span> __INLINE uint32_t NVIC_GetPriorityGrouping(<span class="keywordtype">void</span>)
<a name="l00909"></a>00909 {
<a name="l00910"></a>00910   <span class="keywordflow">return</span> ((<a class="code" href="group___c_m_s_i_s__core__register.html#gaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group___c_m_s_i_s___s_c_b.html#g8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code" href="group___c_m_s_i_s___s_c_b.html#gca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>);   <span class="comment">/* read priority grouping field */</span>
<a name="l00911"></a>00911 }
<a name="l00912"></a>00912 
<a name="l00913"></a>00913 
<a name="l00921"></a>00921 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_EnableIRQ(<a class="code" href="group___l_p_c17xx___system.html#gc3af4a32370fb28c4ade8bf2add80251" title="IRQ interrupt source definition.">IRQn_Type</a> <a class="code" href="group___l_p_c17xx___system.html#g666eb0caeb12ec0e281415592ae89083" title="IRQ interrupt source definition.">IRQn</a>)
<a name="l00922"></a>00922 {
<a name="l00923"></a>00923   <a class="code" href="group___c_m_s_i_s__core__register.html#gc8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F)); <span class="comment">/* enable interrupt */</span>
<a name="l00924"></a>00924 }
<a name="l00925"></a>00925 
<a name="l00926"></a>00926 
<a name="l00934"></a>00934 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_DisableIRQ(<a class="code" href="group___l_p_c17xx___system.html#gc3af4a32370fb28c4ade8bf2add80251" title="IRQ interrupt source definition.">IRQn_Type</a> IRQn)
<a name="l00935"></a>00935 {
<a name="l00936"></a>00936   <a class="code" href="group___c_m_s_i_s__core__register.html#gc8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F)); <span class="comment">/* disable interrupt */</span>
<a name="l00937"></a>00937 }
<a name="l00938"></a>00938 
<a name="l00939"></a>00939 
<a name="l00949"></a>00949 <span class="keyword">static</span> __INLINE uint32_t NVIC_GetPendingIRQ(<a class="code" href="group___l_p_c17xx___system.html#gc3af4a32370fb28c4ade8bf2add80251" title="IRQ interrupt source definition.">IRQn_Type</a> IRQn)
<a name="l00950"></a>00950 {
<a name="l00951"></a>00951   <span class="keywordflow">return</span>((uint32_t) ((<a class="code" href="group___c_m_s_i_s__core__register.html#gc8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(uint32_t)(IRQn) &gt;&gt; 5] &amp; (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F)))?1:0)); <span class="comment">/* Return 1 if pending else 0 */</span>
<a name="l00952"></a>00952 }
<a name="l00953"></a>00953 
<a name="l00954"></a>00954 
<a name="l00962"></a>00962 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SetPendingIRQ(<a class="code" href="group___l_p_c17xx___system.html#gc3af4a32370fb28c4ade8bf2add80251" title="IRQ interrupt source definition.">IRQn_Type</a> IRQn)
<a name="l00963"></a>00963 {
<a name="l00964"></a>00964   <a class="code" href="group___c_m_s_i_s__core__register.html#gc8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F)); <span class="comment">/* set interrupt pending */</span>
<a name="l00965"></a>00965 }
<a name="l00966"></a>00966 
<a name="l00967"></a>00967 
<a name="l00975"></a>00975 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_ClearPendingIRQ(<a class="code" href="group___l_p_c17xx___system.html#gc3af4a32370fb28c4ade8bf2add80251" title="IRQ interrupt source definition.">IRQn_Type</a> IRQn)
<a name="l00976"></a>00976 {
<a name="l00977"></a>00977   <a class="code" href="group___c_m_s_i_s__core__register.html#gc8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F)); <span class="comment">/* Clear pending interrupt */</span>
<a name="l00978"></a>00978 }
<a name="l00979"></a>00979 
<a name="l00980"></a>00980 
<a name="l00988"></a>00988 <span class="keyword">static</span> __INLINE uint32_t NVIC_GetActive(<a class="code" href="group___l_p_c17xx___system.html#gc3af4a32370fb28c4ade8bf2add80251" title="IRQ interrupt source definition.">IRQn_Type</a> IRQn)
<a name="l00989"></a>00989 {
<a name="l00990"></a>00990   <span class="keywordflow">return</span>((uint32_t)((<a class="code" href="group___c_m_s_i_s__core__register.html#gc8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(uint32_t)(IRQn) &gt;&gt; 5] &amp; (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F)))?1:0)); <span class="comment">/* Return 1 if active else 0 */</span>
<a name="l00991"></a>00991 }
<a name="l00992"></a>00992 
<a name="l00993"></a>00993 
<a name="l01005"></a>01005 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SetPriority(<a class="code" href="group___l_p_c17xx___system.html#gc3af4a32370fb28c4ade8bf2add80251" title="IRQ interrupt source definition.">IRQn_Type</a> IRQn, uint32_t priority)
<a name="l01006"></a>01006 {
<a name="l01007"></a>01007   <span class="keywordflow">if</span>(IRQn &lt; 0) {
<a name="l01008"></a>01008     <a class="code" href="group___c_m_s_i_s__core__register.html#gaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[((uint32_t)(IRQn) &amp; 0xF)-4] = ((priority &lt;&lt; (8 - <a class="code" href="group___l_p_c17xx___system.html#ge3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xff); } <span class="comment">/* set Priority for Cortex-M  System Interrupts */</span>
<a name="l01009"></a>01009   <span class="keywordflow">else</span> {
<a name="l01010"></a>01010     <a class="code" href="group___c_m_s_i_s__core__register.html#gc8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[(uint32_t)(IRQn)] = ((priority &lt;&lt; (8 - <a class="code" href="group___l_p_c17xx___system.html#ge3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xff);    }        <span class="comment">/* set Priority for device specific Interrupts  */</span>
<a name="l01011"></a>01011 }
<a name="l01012"></a>01012 
<a name="l01013"></a>01013 
<a name="l01026"></a>01026 <span class="keyword">static</span> __INLINE uint32_t NVIC_GetPriority(<a class="code" href="group___l_p_c17xx___system.html#gc3af4a32370fb28c4ade8bf2add80251" title="IRQ interrupt source definition.">IRQn_Type</a> IRQn)
<a name="l01027"></a>01027 {
<a name="l01028"></a>01028 
<a name="l01029"></a>01029   <span class="keywordflow">if</span>(IRQn &lt; 0) {
<a name="l01030"></a>01030     <span class="keywordflow">return</span>((uint32_t)(<a class="code" href="group___c_m_s_i_s__core__register.html#gaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[((uint32_t)(IRQn) &amp; 0xF)-4] &gt;&gt; (8 - <a class="code" href="group___l_p_c17xx___system.html#ge3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for Cortex-M  system interrupts */</span>
<a name="l01031"></a>01031   <span class="keywordflow">else</span> {
<a name="l01032"></a>01032     <span class="keywordflow">return</span>((uint32_t)(<a class="code" href="group___c_m_s_i_s__core__register.html#gc8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[(uint32_t)(IRQn)]           &gt;&gt; (8 - <a class="code" href="group___l_p_c17xx___system.html#ge3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for device specific interrupts  */</span>
<a name="l01033"></a>01033 }
<a name="l01034"></a>01034 
<a name="l01035"></a>01035 
<a name="l01050"></a>01050 <span class="keyword">static</span> __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
<a name="l01051"></a>01051 {
<a name="l01052"></a>01052   uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);          <span class="comment">/* only values 0..7 are used          */</span>
<a name="l01053"></a>01053   uint32_t PreemptPriorityBits;
<a name="l01054"></a>01054   uint32_t SubPriorityBits;
<a name="l01055"></a>01055 
<a name="l01056"></a>01056   PreemptPriorityBits = ((7 - PriorityGroupTmp) &gt; <a class="code" href="group___l_p_c17xx___system.html#ge3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) ? <a class="code" href="group___l_p_c17xx___system.html#ge3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a> : 7 - PriorityGroupTmp;
<a name="l01057"></a>01057   SubPriorityBits     = ((PriorityGroupTmp + <a class="code" href="group___l_p_c17xx___system.html#ge3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) &lt; 7) ? 0 : PriorityGroupTmp - 7 + <a class="code" href="group___l_p_c17xx___system.html#ge3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>;
<a name="l01058"></a>01058 
<a name="l01059"></a>01059   <span class="keywordflow">return</span> (
<a name="l01060"></a>01060            ((PreemptPriority &amp; ((1 &lt;&lt; (PreemptPriorityBits)) - 1)) &lt;&lt; SubPriorityBits) |
<a name="l01061"></a>01061            ((SubPriority     &amp; ((1 &lt;&lt; (SubPriorityBits    )) - 1)))
<a name="l01062"></a>01062          );
<a name="l01063"></a>01063 }
<a name="l01064"></a>01064 
<a name="l01065"></a>01065 
<a name="l01080"></a>01080 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)
<a name="l01081"></a>01081 {
<a name="l01082"></a>01082   uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);          <span class="comment">/* only values 0..7 are used          */</span>
<a name="l01083"></a>01083   uint32_t PreemptPriorityBits;
<a name="l01084"></a>01084   uint32_t SubPriorityBits;
<a name="l01085"></a>01085 
<a name="l01086"></a>01086   PreemptPriorityBits = ((7 - PriorityGroupTmp) &gt; __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
<a name="l01087"></a>01087   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) &lt; 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
<a name="l01088"></a>01088 
<a name="l01089"></a>01089   *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; ((1 &lt;&lt; (PreemptPriorityBits)) - 1);
<a name="l01090"></a>01090   *pSubPriority     = (Priority                   ) &amp; ((1 &lt;&lt; (SubPriorityBits    )) - 1);
<a name="l01091"></a>01091 }
<a name="l01092"></a>01092 
<a name="l01093"></a>01093 
<a name="l01098"></a>01098 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SystemReset(<span class="keywordtype">void</span>)
<a name="l01099"></a>01099 {
<a name="l01100"></a>01100   __DSB();                                                     <span class="comment">/* Ensure all outstanding memory accesses included</span>
<a name="l01101"></a>01101 <span class="comment">                                                                  buffered write are completed before reset */</span>
<a name="l01102"></a>01102   <a class="code" href="group___c_m_s_i_s__core__register.html#gaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = ((0x5FA &lt;&lt; <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)      |
<a name="l01103"></a>01103                  (<a class="code" href="group___c_m_s_i_s__core__register.html#gaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group___c_m_s_i_s___s_c_b.html#g8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) |
<a name="l01104"></a>01104                  <a class="code" href="group___c_m_s_i_s___s_c_b.html#gae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>);                   <span class="comment">/* Keep priority group unchanged */</span>
<a name="l01105"></a>01105   __DSB();                                                     <span class="comment">/* Ensure completion of memory access */</span>
<a name="l01106"></a>01106   <span class="keywordflow">while</span>(1);                                                    <span class="comment">/* wait until reset */</span>
<a name="l01107"></a>01107 }
<a name="l01108"></a>01108 
<a name="l01115"></a>01115 <span class="comment">/* ##################################    SysTick function  ############################################ */</span>
<a name="l01123"></a>01123 <span class="preprocessor">#if (__Vendor_SysTickConfig == 0)</span>
<a name="l01124"></a>01124 <span class="preprocessor"></span>
<a name="l01134"></a>01134 <span class="keyword">static</span> __INLINE uint32_t SysTick_Config(uint32_t ticks)
<a name="l01135"></a>01135 {
<a name="l01136"></a>01136   <span class="keywordflow">if</span> (ticks &gt; <a class="code" href="group___c_m_s_i_s___sys_tick.html#g265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)  <span class="keywordflow">return</span> (1);            <span class="comment">/* Reload value impossible */</span>
<a name="l01137"></a>01137 
<a name="l01138"></a>01138   <a class="code" href="group___c_m_s_i_s__core__register.html#gcd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (ticks &amp; <a class="code" href="group___c_m_s_i_s___sys_tick.html#g265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>) - 1;      <span class="comment">/* set reload register */</span>
<a name="l01139"></a>01139   NVIC_SetPriority (<a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890836dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1&lt;&lt;__NVIC_PRIO_BITS) - 1);  <span class="comment">/* set Priority for Cortex-M0 System Interrupts */</span>
<a name="l01140"></a>01140   <a class="code" href="group___c_m_s_i_s__core__register.html#gcd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0;                                          <span class="comment">/* Load the SysTick Counter Value */</span>
<a name="l01141"></a>01141   <a class="code" href="group___c_m_s_i_s__core__register.html#gcd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |
<a name="l01142"></a>01142                    <a class="code" href="group___c_m_s_i_s___sys_tick.html#g95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |
<a name="l01143"></a>01143                    <a class="code" href="group___c_m_s_i_s___sys_tick.html#g16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                    <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span>
<a name="l01144"></a>01144   <span class="keywordflow">return</span> (0);                                                  <span class="comment">/* Function successful */</span>
<a name="l01145"></a>01145 }
<a name="l01146"></a>01146 
<a name="l01147"></a>01147 <span class="preprocessor">#endif</span>
<a name="l01148"></a>01148 <span class="preprocessor"></span>
<a name="l01153"></a>01153 <span class="comment">/* ##################################### Debug In/Output function ########################################### */</span>
<a name="l01159"></a>01159 <span class="keyword">extern</span> <span class="keyword">volatile</span> int32_t <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#g12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;                    
<a name="l01160"></a><a class="code" href="group___c_m_s_i_s__core___debug_functions.html#ga822cb398ee022b59e9e6c5d7bbb228a">01160</a> <span class="preprocessor">#define                 ITM_RXBUFFER_EMPTY    0x5AA55AA5 </span>
<a name="l01172"></a>01172 <span class="preprocessor">static __INLINE uint32_t ITM_SendChar (uint32_t ch)</span>
<a name="l01173"></a>01173 <span class="preprocessor"></span>{
<a name="l01174"></a>01174   <span class="keywordflow">if</span> ((<a class="code" href="group___c_m_s_i_s__core__register.html#gb6e30a2b802d9021619dbb0be7f5d63d">CoreDebug</a>-&gt;DEMCR &amp; <a class="code" href="group___c_m_s_i_s___core_debug.html#g5e99652c1df93b441257389f49407834">CoreDebug_DEMCR_TRCENA_Msk</a>)  &amp;&amp;      <span class="comment">/* Trace enabled */</span>
<a name="l01175"></a>01175       (<a class="code" href="group___c_m_s_i_s__core__register.html#gbae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TCR &amp; <a class="code" href="group___c_m_s_i_s___i_t_m.html#g7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a>)                  &amp;&amp;      <span class="comment">/* ITM enabled */</span>
<a name="l01176"></a>01176       (<a class="code" href="group___c_m_s_i_s__core__register.html#gbae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TER &amp; (1UL &lt;&lt; 0)        )                    )     <span class="comment">/* ITM Port #0 enabled */</span>
<a name="l01177"></a>01177   {
<a name="l01178"></a>01178     <span class="keywordflow">while</span> (<a class="code" href="group___c_m_s_i_s__core__register.html#gbae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0].u32 == 0);
<a name="l01179"></a>01179     <a class="code" href="group___c_m_s_i_s__core__register.html#gbae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0].u8 = (uint8_t) ch;
<a name="l01180"></a>01180   }
<a name="l01181"></a>01181   <span class="keywordflow">return</span> (ch);
<a name="l01182"></a>01182 }
<a name="l01183"></a>01183 
<a name="l01184"></a>01184 
<a name="l01194"></a>01194 <span class="keyword">static</span> __INLINE int32_t ITM_ReceiveChar (<span class="keywordtype">void</span>) {
<a name="l01195"></a>01195   int32_t ch = -1;                           <span class="comment">/* no character available */</span>
<a name="l01196"></a>01196 
<a name="l01197"></a>01197   <span class="keywordflow">if</span> (ITM_RxBuffer != <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#ga822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>) {
<a name="l01198"></a>01198     ch = ITM_RxBuffer;
<a name="l01199"></a>01199     ITM_RxBuffer = <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#ga822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>;       <span class="comment">/* ready for next character */</span>
<a name="l01200"></a>01200   }
<a name="l01201"></a>01201 
<a name="l01202"></a>01202   <span class="keywordflow">return</span> (ch);
<a name="l01203"></a>01203 }
<a name="l01204"></a>01204 
<a name="l01205"></a>01205 
<a name="l01214"></a>01214 <span class="keyword">static</span> __INLINE int32_t ITM_CheckChar (<span class="keywordtype">void</span>) {
<a name="l01215"></a>01215 
<a name="l01216"></a>01216   <span class="keywordflow">if</span> (ITM_RxBuffer == <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#ga822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>) {
<a name="l01217"></a>01217     <span class="keywordflow">return</span> (0);                                 <span class="comment">/* no character available */</span>
<a name="l01218"></a>01218   } <span class="keywordflow">else</span> {
<a name="l01219"></a>01219     <span class="keywordflow">return</span> (1);                                 <span class="comment">/*    character available */</span>
<a name="l01220"></a>01220   }
<a name="l01221"></a>01221 }
<a name="l01222"></a>01222 
<a name="l01228"></a>01228 <span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM3_H_DEPENDANT */</span>
<a name="l01229"></a>01229 
<a name="l01230"></a>01230 <span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span>
<a name="l01231"></a>01231 
<a name="l01232"></a>01232 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l01233"></a>01233 <span class="preprocessor"></span>}
<a name="l01234"></a>01234 <span class="preprocessor">#endif</span>
<a name="l01235"></a>01235 <span class="preprocessor"></span>
<a name="l01236"></a>01236 <span class="comment">/*lint -restore */</span>
</pre></div></div>
<hr size="1"><address style="text-align: right;"><small>Generated on Tue Jun 7 14:58:54 2011 for LPC1700CMSIS Standard Peripheral Firmware Library Manual by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
