**** Tlsim Version 16.2 ****

**** Tlsim command line ****
 tlsim -e 100ns -r 0.080000 -o waveforms.sim -dl delay.dl -dst distortion.dst -log tlsim.log -ocycle cycle.msm main.spc


Number of Nodes in this circuit = 17


Statistics on N-line elements:
 Number of 'n' type multi-conductor elements = 1
 Type-of-N-element  #elms Max_Length TotalLength

 1-line-N-elm     1   1e-06    1e-06
 Total Interconnect Length = 1e-06
 Total Coupled Length = 0

 Following is some statistics on Model usage
   Model-Type      Model-Name     Number-of-Models-in-this-circuit

   bdrvr         ZYNQUPLUSRFSOC_HD_LVCMOS33_S_12_Typ_27degC               1 
   bdrvr         SN65MLVD040_ROUT_Typ_27degC               1 
  No of 'Bdrvr' type model instance = 2

 Time Step at Start = 3.68421e-11



 Simulation will start at t=0 and end at t=1.00037e-07. 



 Simulation Complete 


**** Transient Simulation Statistics ****

    Number Of time step solutions = 2716

**** Tlsim Run Times ****

    Start time = Sun Dec 31 09:55:55 2023

    Finish time = Sun Dec 31 09:55:55 2023

    Elapsed time = 0 hours, 0 minutes, and 0 seconds