{
 "awd_id": "9261662",
 "agcy_id": "NSF",
 "tran_type": "Grant",
 "awd_istr_txt": "Standard Grant",
 "awd_titl_txt": "Hierarchical and Distributed Compaction of Integrated       Circuits",
 "cfda_num": "47.084",
 "org_code": "15030000",
 "po_phone": null,
 "po_email": "",
 "po_sign_block_name": "Michael F. Crowley",
 "awd_eff_date": "1993-01-15",
 "awd_exp_date": "1993-09-30",
 "tot_intn_awd_amt": 49955.0,
 "awd_amount": 49955.0,
 "awd_min_amd_letter_date": "1993-02-12",
 "awd_max_amd_letter_date": "1993-02-12",
 "awd_abstract_narration": "This proposal is for developing a VLSI CAD tool to do the process               of compacting a wiring design into minimal chip area.  The novelty              in this tool is that it seeks to go beyond existing compaction                  tools and deal with designs that have millions of transistors,                  which is three orders of magnitude beyond current capabilities.                 The approach relies on the quasi-linearity of the compaction                    algorithms already developed.  These topological approaches to                  compaction are being developed through parallel computing                       techniques and maintaining structural hierarchy.  A coarse grain                parallel implementation is being implemented in the C-Linda                     language, and it is being tested in distributed environments and                on tightly coupled MIMD machines.",
 "awd_arra_amount": 0.0,
 "dir_abbr": "TIP",
 "org_dir_long_name": "Directorate for Technology, Innovation, and Partnerships",
 "div_abbr": "TI",
 "org_div_long_name": "Translational Impacts",
 "awd_agcy_code": "4900",
 "fund_agcy_code": "4900",
 "pi": [
  {
   "pi_role": "Principal Investigator",
   "pi_first_name": "Robert",
   "pi_last_name": "Suaya",
   "pi_mid_init": "",
   "pi_sufx_name": "",
   "pi_full_name": "Robert Suaya",
   "pi_email_addr": "",
   "nsf_id": "000461493",
   "pi_start_date": "1993-01-15",
   "pi_end_date": null
  }
 ],
 "inst": {
  "inst_name": "Weidlinger Associates, Incorporated",
  "inst_street_address": "4410 El Camino Real, Suite 110",
  "inst_street_address_2": "",
  "inst_city_name": "Los Altos",
  "inst_state_code": "CA",
  "inst_state_name": "California",
  "inst_phone_num": "4159493010",
  "inst_zip_code": "940221049",
  "inst_country_name": "United States",
  "cong_dist_code": "16",
  "st_cong_dist_code": "CA16",
  "org_lgl_bus_name": null,
  "org_prnt_uei_num": null,
  "org_uei_num": null
 },
 "perf_inst": {
  "perf_inst_name": "DATA NOT AVAILABLE",
  "perf_str_addr": "",
  "perf_city_name": "",
  "perf_st_code": "",
  "perf_st_name": "RI REQUIRED",
  "perf_zip_code": "",
  "perf_ctry_code": "",
  "perf_cong_dist": "",
  "perf_st_cong_dist": "",
  "perf_ctry_name": "",
  "perf_ctry_flag": "0"
 },
 "pgm_ele": [
  {
   "pgm_ele_code": "537100",
   "pgm_ele_name": "SBIR Phase I"
  }
 ],
 "pgm_ref": [
  {
   "pgm_ref_code": "4710",
   "pgm_ref_txt": "DES AUTO FOR MICRO & NANO SYS"
  },
  {
   "pgm_ref_code": "9256",
   "pgm_ref_txt": "HPCC-RELATED AWARD"
  }
 ],
 "app_fund": [
  {
   "app_code": "",
   "app_name": "",
   "app_symb_id": "",
   "fund_code": "",
   "fund_name": "",
   "fund_symb_id": ""
  }
 ],
 "oblg_fy": [
  {
   "fund_oblg_fiscal_yr": 1993,
   "fund_oblg_amt": 49955.0
  }
 ],
 "por": null
}