// Fusion Compiler Version U-2022.12-SP6 Verilog Writer
// Generated on 11/5/2023 at 11:32:37
// Library Name: saed32.ndm
// Block Name: i2c_master_top
// User Label: 
// Write Command: write_verilog -hierarchy all -split_bus -exclude { pg_objects unconnected_ports } final.v
module OAI22X1_HVT ( A1 , A2 , A3 , A4 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
input  A4 ;
output Y ;
endmodule


module OAI21X1_HVT ( A1 , A2 , A3 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
output Y ;
endmodule


module XOR2X2_HVT ( A1 , A2 , Y ) ;
input  A1 ;
input  A2 ;
output Y ;
endmodule


module OR4X1_HVT ( A1 , A2 , A3 , A4 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
input  A4 ;
output Y ;
endmodule


module OR2X2_HVT ( A1 , A2 , Y ) ;
input  A1 ;
input  A2 ;
output Y ;
endmodule


module AND3X2_HVT ( A1 , A2 , A3 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
output Y ;
endmodule


module NAND2X1_HVT ( A1 , A2 , Y ) ;
input  A1 ;
input  A2 ;
output Y ;
endmodule


module INVX2_HVT ( A , Y ) ;
input  A ;
output Y ;
endmodule


module NOR2X2_HVT ( A1 , A2 , Y ) ;
input  A1 ;
input  A2 ;
output Y ;
endmodule


module XNOR2X2_HVT ( A1 , A2 , Y ) ;
input  A1 ;
input  A2 ;
output Y ;
endmodule


module AOI221X1_HVT ( A1 , A2 , A3 , A4 , A5 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
input  A4 ;
input  A5 ;
output Y ;
endmodule


module AOI21X1_HVT ( A1 , A2 , A3 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
output Y ;
endmodule


module NBUFFX8_HVT ( A , Y ) ;
input  A ;
output Y ;
endmodule


module NOR3X1_HVT ( A1 , A2 , A3 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
output Y ;
endmodule


module AO21X1_HVT ( A1 , A2 , A3 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
output Y ;
endmodule


module NAND3X1_HVT ( A1 , A2 , A3 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
output Y ;
endmodule


module NBUFFX4_HVT ( A , Y ) ;
input  A ;
output Y ;
endmodule


module AND3X1_HVT ( A1 , A2 , A3 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
output Y ;
endmodule


module NOR2X0_HVT ( A1 , A2 , Y ) ;
input  A1 ;
input  A2 ;
output Y ;
endmodule


module CGLPPRX2_HVT ( SE , EN , CLK , GCLK ) ;
input  SE ;
input  EN ;
input  CLK ;
output GCLK ;
endmodule


module NOR2X1_HVT ( A1 , A2 , Y ) ;
input  A1 ;
input  A2 ;
output Y ;
endmodule


module NOR4X0_HVT ( A1 , A2 , A3 , A4 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
input  A4 ;
output Y ;
endmodule


module IBUFFX4_HVT ( A , Y ) ;
input  A ;
output Y ;
endmodule


module NBUFFX2_HVT ( A , Y ) ;
input  A ;
output Y ;
endmodule


module INVX4_HVT ( A , Y ) ;
input  A ;
output Y ;
endmodule


module NOR4X1_HVT ( A1 , A2 , A3 , A4 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
input  A4 ;
output Y ;
endmodule


module NOR3X0_HVT ( A1 , A2 , A3 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
output Y ;
endmodule


module NAND2X0_HVT ( A1 , A2 , Y ) ;
input  A1 ;
input  A2 ;
output Y ;
endmodule


module AND4X1_HVT ( A1 , A2 , A3 , A4 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
input  A4 ;
output Y ;
endmodule


module AO221X1_HVT ( A1 , A2 , A3 , A4 , A5 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
input  A4 ;
input  A5 ;
output Y ;
endmodule


module OA21X1_HVT ( A1 , A2 , A3 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
output Y ;
endmodule


module OA221X1_HVT ( A1 , A2 , A3 , A4 , A5 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
input  A4 ;
input  A5 ;
output Y ;
endmodule


module OR2X1_HVT ( A1 , A2 , Y ) ;
input  A1 ;
input  A2 ;
output Y ;
endmodule


module MUX21X1_HVT ( A1 , A2 , S0 , Y ) ;
input  A1 ;
input  A2 ;
input  S0 ;
output Y ;
endmodule


module INVX1_HVT ( A , Y ) ;
input  A ;
output Y ;
endmodule


module AO22X1_HVT ( A1 , A2 , A3 , A4 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
input  A4 ;
output Y ;
endmodule


module OR3X1_HVT ( A1 , A2 , A3 , Y ) ;
input  A1 ;
input  A2 ;
input  A3 ;
output Y ;
endmodule


module AND2X1_HVT ( A1 , A2 , Y ) ;
input  A1 ;
input  A2 ;
output Y ;
endmodule


module SDFFARX1_HVT ( D , SI , SE , CLK , RSTB , Q , QN ) ;
input  D ;
input  SI ;
input  SE ;
input  CLK ;
input  RSTB ;
output Q ;
output QN ;
endmodule


module INVX0_HVT ( A , Y ) ;
input  A ;
output Y ;
endmodule


module i2c_master_top ( wb_clk_i , wb_rst_i , arst_i , \wb_adr_i[2] , 
    \wb_adr_i[1] , \wb_adr_i[0] , \wb_dat_i[7] , \wb_dat_i[6] , \wb_dat_i[5] , 
    \wb_dat_i[4] , \wb_dat_i[3] , \wb_dat_i[2] , \wb_dat_i[1] , \wb_dat_i[0] , 
    \wb_dat_o[7] , \wb_dat_o[6] , \wb_dat_o[5] , \wb_dat_o[4] , \wb_dat_o[3] , 
    \wb_dat_o[2] , \wb_dat_o[1] , \wb_dat_o[0] , wb_we_i , wb_stb_i , 
    wb_cyc_i , wb_ack_o , wb_inta_o , scl_pad_i , scl_pad_o , scl_padoen_o , 
    sda_pad_i , sda_pad_o , sda_padoen_o ) ;
input  wb_clk_i ;
input  wb_rst_i ;
input  arst_i ;
input  \wb_adr_i[2] ;
input  \wb_adr_i[1] ;
input  \wb_adr_i[0] ;
input  \wb_dat_i[7] ;
input  \wb_dat_i[6] ;
input  \wb_dat_i[5] ;
input  \wb_dat_i[4] ;
input  \wb_dat_i[3] ;
input  \wb_dat_i[2] ;
input  \wb_dat_i[1] ;
input  \wb_dat_i[0] ;
output \wb_dat_o[7] ;
output \wb_dat_o[6] ;
output \wb_dat_o[5] ;
output \wb_dat_o[4] ;
output \wb_dat_o[3] ;
output \wb_dat_o[2] ;
output \wb_dat_o[1] ;
output \wb_dat_o[0] ;
input  wb_we_i ;
input  wb_stb_i ;
input  wb_cyc_i ;
output wb_ack_o ;
output wb_inta_o ;
input  scl_pad_i ;
output scl_pad_o ;
output scl_padoen_o ;
input  sda_pad_i ;
output sda_pad_o ;
output sda_padoen_o ;

wire ctmn_396 ;
wire ctmn_847 ;
wire ctmn_848 ;
wire ctmn_849 ;
wire N0 ;
wire ctmn_397 ;
wire ctmn_863 ;
wire ctmn_398 ;
wire HFSNET_5 ;
wire ctmn_862 ;
wire tmp_net720 ;
wire N628 ;
wire ctmn_949 ;
wire N486 ;
wire ctmn_414 ;
wire tmp_net721 ;
wire phfnn_452 ;
wire ctmn_868 ;
wire N556 ;
wire N18 ;
wire N19 ;
wire N20 ;
wire N21 ;
wire N22 ;
wire N23 ;
wire N24 ;
wire N25 ;
wire ctmn_869 ;
wire ctmn_870 ;
wire N511 ;
wire ctmn_882 ;
wire ctmn_945 ;
wire N31 ;
wire N32 ;
wire \txr[7] ;
wire N33 ;
wire \txr[6] ;
wire N34 ;
wire \txr[5] ;
wire N35 ;
wire \txr[4] ;
wire ctmn_883 ;
wire \txr[3] ;
wire N37 ;
wire \txr[2] ;
wire N38 ;
wire \txr[1] ;
wire N39 ;
wire \txr[0] ;
wire N40 ;
wire phfnn_468 ;
wire \prer[15] ;
wire ctmn_884 ;
wire \prer[14] ;
wire ctmn_415 ;
wire \prer[13] ;
wire \prer[12] ;
wire ctmn_416 ;
wire \prer[11] ;
wire ctmn_417 ;
wire \prer[10] ;
wire ctmn_876 ;
wire \prer[9] ;
wire ctmn_889 ;
wire \prer[8] ;
wire N49 ;
wire \prer[7] ;
wire \prer[6] ;
wire \prer[5] ;
wire \prer[4] ;
wire \prer[3] ;
wire \prer[2] ;
wire \prer[1] ;
wire \prer[0] ;
wire N50 ;
wire \ctr[7] ;
wire \ctr[6] ;
wire \ctr[5] ;
wire \ctr[4] ;
wire \ctr[3] ;
wire \ctr[2] ;
wire \ctr[1] ;
wire \ctr[0] ;
wire N51 ;
wire N52 ;
wire \cr[7] ;
wire N53 ;
wire \cr[6] ;
wire N54 ;
wire \cr[5] ;
wire N55 ;
wire \cr[4] ;
wire wb_clk_i_clock_gate_ctr_reg ;
wire N57 ;
wire \cr[3] ;
wire N58 ;
wire N59 ;
wire \cr[2] ;
wire N60 ;
wire \cr[1] ;
wire N61 ;
wire \cr[0] ;
wire done ;
wire irxack ;
wire \rxr[7] ;
wire \rxr[6] ;
wire \rxr[5] ;
wire \rxr[4] ;
wire \rxr[3] ;
wire \rxr[2] ;
wire \rxr[1] ;
wire \rxr[0] ;
wire \sr[6] ;
wire i2c_al ;
wire N62 ;
wire \sr[0] ;
wire N63 ;
wire \sr[5] ;
wire N64 ;
wire \sr[7] ;
wire N65 ;
wire \sr[1] ;
wire N66 ;
wire ctmn_418 ;
wire ctmn_419 ;
wire ctmn_881 ;
wire phfnn_473 ;
wire phfnn_460 ;
wire tmp_net722 ;
wire phfnn_458 ;
wire phfnn_461 ;
wire phfnn_462 ;
wire tmp_net702 ;
wire phfnn_453 ;
wire phfnn_463 ;
wire tmp_net703 ;
wire ctmn_394 ;
wire tmp_net704 ;
wire N525 ;
wire phfnn_455 ;
wire N207 ;
wire phfnn_456 ;
wire ctmn_879 ;
wire phfnn_465 ;
wire ctmn_406 ;
wire phfnn_466 ;
wire phfnn_459 ;
wire phfnn_464 ;
wire ctmn_325 ;
wire ctmn_890 ;
wire N208 ;
wire ctmn_403 ;
wire phfnn_467 ;
wire ctmn_893 ;
wire tmp_net710 ;
wire ctmn_894 ;
wire ctmn_895 ;
wire tmp_net711 ;
wire tmp_net712 ;
wire phfnn_471 ;
wire ctmn_335 ;
wire N557 ;
wire N547_CDR1 ;
wire N555 ;
wire \byte_controller/core_cmd[3] ;
wire \byte_controller/core_cmd[2] ;
wire \byte_controller/core_cmd[1] ;
wire \byte_controller/core_cmd[0] ;
wire \byte_controller/core_ack ;
wire \byte_controller/core_txd ;
wire \byte_controller/core_rxd ;
wire ctmn_901 ;
wire phfnn_472 ;
wire wb_clk_i_clock_gate_cr_reg ;
wire \byte_controller/N2 ;
wire \byte_controller/N3 ;
wire \byte_controller/N4 ;
wire \byte_controller/N5 ;
wire \byte_controller/N6 ;
wire \byte_controller/N7 ;
wire \byte_controller/N8 ;
wire \byte_controller/N9 ;
wire tmp_net713 ;
wire \byte_controller/N11 ;
wire \byte_controller/N12 ;
wire \byte_controller/dcnt[2] ;
wire \byte_controller/N13 ;
wire \byte_controller/dcnt[1] ;
wire \byte_controller/N14 ;
wire \byte_controller/dcnt[0] ;
wire phfnn_474 ;
wire \byte_controller/c_state[4] ;
wire N561 ;
wire \byte_controller/c_state[3] ;
wire ctmn_906 ;
wire \byte_controller/c_state[2] ;
wire N548_CDR1 ;
wire \byte_controller/c_state[1] ;
wire ctmn_908 ;
wire \byte_controller/c_state[0] ;
wire phfnn_475 ;
wire ctmn_272 ;
wire ctmn_911 ;
wire \wb_clk_i_clock_gate_byte_controller/sr_reg ;
wire \byte_controller/N24 ;
wire wb_clk_i_clock_gate_cr_reg_1 ;
wire \byte_controller/N26 ;
wire ctmn_346 ;
wire ctmn_912 ;
wire ctmn_913 ;
wire phfnn_476 ;
wire N487 ;
wire \byte_controller/N31 ;
wire \byte_controller/N32 ;
wire \byte_controller/shift ;
wire \byte_controller/N33 ;
wire \byte_controller/ld ;
wire \byte_controller/N34 ;
wire \byte_controller/N36 ;
wire wb_clk_i_clock_gate_prer_reg ;
wire \byte_controller/N38 ;
wire wb_clk_i_clock_gate_prer_reg_2 ;
wire \byte_controller/N40 ;
wire wb_clk_i_clock_gate_txr_reg ;
wire \byte_controller/N42 ;
wire \byte_controller/N43 ;
wire \byte_controller/N44 ;
wire ctmn_338 ;
wire N652 ;
wire N477 ;
wire N478 ;
wire N479 ;
wire ctmn_347 ;
wire ctmn_348 ;
wire tmp_net714 ;
wire tmp_net715 ;
wire tmp_net716 ;
wire N488 ;
wire ctmn_339 ;
wire ctmn_352 ;
wire N523 ;
wire tmp_net723 ;
wire tmp_net717 ;
wire tmp_net718 ;
wire ctmn_273 ;
wire ctmn_351 ;
wire N512 ;
wire N526 ;
wire HFSNET_3 ;
wire ctmn_274 ;
wire tmp_net719 ;
wire ctmn_350 ;
wire ctmn_940 ;
wire ctmn_941 ;
wire ctmn_355 ;
wire ctmn_943 ;
wire N501 ;
wire ctmn_853 ;
wire ctmn_275 ;
wire N502 ;
wire ctmn_276 ;
wire ctmn_340 ;
wire ctmn_341 ;
wire N503 ;
wire N527 ;
wire N496 ;
wire ctmn_356 ;
wire tmp_net724 ;
wire ctmn_357 ;
wire N549_CDR1 ;
wire HFSNET_6 ;
wire ctmn_358 ;
wire HFSNET_7 ;
wire ctmn_381 ;
wire N631 ;
wire ctmn_382 ;
wire N534 ;
wire HFSNET_8 ;
wire N536 ;
wire SEQMAP_NET_117 ;
wire SEQMAP_NET_121 ;
wire SEQMAP_NET_125 ;
wire SEQMAP_NET_129 ;
wire SEQMAP_NET_134 ;
wire SEQMAP_NET_139 ;
wire ctmn_383 ;
wire ctmn_384 ;
wire ctmn_359 ;
wire tmp_net725 ;
wire N648 ;
wire \byte_controller/bit_controller/sub_220/ctmn_195 ;
wire tmp_net658 ;
wire N562 ;
wire tmp_net726 ;
wire tmp_net727 ;
wire N632 ;
wire \byte_controller/bit_controller/dscl_oen ;
wire tmp_net728 ;
wire N209 ;
wire \byte_controller/bit_controller/clk_en ;
wire \byte_controller/bit_controller/N2 ;
wire \byte_controller/bit_controller/N3 ;
wire \byte_controller/bit_controller/cnt[15] ;
wire \byte_controller/bit_controller/N4 ;
wire \byte_controller/bit_controller/cnt[14] ;
wire \byte_controller/bit_controller/N5 ;
wire \byte_controller/bit_controller/cnt[13] ;
wire \byte_controller/bit_controller/N6 ;
wire \byte_controller/bit_controller/cnt[12] ;
wire \byte_controller/bit_controller/N7 ;
wire \byte_controller/bit_controller/cnt[11] ;
wire \byte_controller/bit_controller/N8 ;
wire \byte_controller/bit_controller/cnt[10] ;
wire \byte_controller/bit_controller/N9 ;
wire \byte_controller/bit_controller/cnt[9] ;
wire \byte_controller/bit_controller/N10 ;
wire \byte_controller/bit_controller/cnt[8] ;
wire \byte_controller/bit_controller/N11 ;
wire \byte_controller/bit_controller/cnt[7] ;
wire \byte_controller/bit_controller/N12 ;
wire \byte_controller/bit_controller/cnt[6] ;
wire \byte_controller/bit_controller/N13 ;
wire \byte_controller/bit_controller/cnt[5] ;
wire \byte_controller/bit_controller/N14 ;
wire \byte_controller/bit_controller/cnt[4] ;
wire \byte_controller/bit_controller/N15 ;
wire \byte_controller/bit_controller/cnt[3] ;
wire \byte_controller/bit_controller/N16 ;
wire \byte_controller/bit_controller/cnt[2] ;
wire \byte_controller/bit_controller/N17 ;
wire \byte_controller/bit_controller/cnt[1] ;
wire \byte_controller/bit_controller/N18 ;
wire \byte_controller/bit_controller/cnt[0] ;
wire \byte_controller/bit_controller/dSDA ;
wire ctmn_277 ;
wire \byte_controller/bit_controller/sSCL ;
wire N545 ;
wire \byte_controller/bit_controller/sSDA ;
wire ctmn_278 ;
wire \byte_controller/bit_controller/dSCL ;
wire \byte_controller/bit_controller/N23 ;
wire N546 ;
wire \byte_controller/bit_controller/N24 ;
wire \byte_controller/bit_controller/sta_condition ;
wire \byte_controller/bit_controller/N25 ;
wire N552_CDR1 ;
wire \byte_controller/bit_controller/cmd_stop ;
wire \byte_controller/bit_controller/N28 ;
wire N589 ;
wire N611 ;
wire \byte_controller/bit_controller/c_state[16] ;
wire \byte_controller/bit_controller/c_state[15] ;
wire ctmn_385 ;
wire \byte_controller/bit_controller/c_state[14] ;
wire N633 ;
wire \byte_controller/bit_controller/c_state[13] ;
wire tmp_net659 ;
wire \byte_controller/bit_controller/c_state[12] ;
wire N598 ;
wire \byte_controller/bit_controller/c_state[11] ;
wire tmp_net660 ;
wire \byte_controller/bit_controller/c_state[10] ;
wire tmp_net661 ;
wire \byte_controller/bit_controller/c_state[9] ;
wire \byte_controller/bit_controller/c_state[8] ;
wire tmp_net662 ;
wire \byte_controller/bit_controller/c_state[7] ;
wire tmp_net663 ;
wire \byte_controller/bit_controller/c_state[6] ;
wire tmp_net729 ;
wire \byte_controller/bit_controller/c_state[5] ;
wire tmp_net665 ;
wire \byte_controller/bit_controller/c_state[4] ;
wire tmp_net730 ;
wire \byte_controller/bit_controller/c_state[3] ;
wire tmp_net666 ;
wire \byte_controller/bit_controller/c_state[2] ;
wire N251 ;
wire \byte_controller/bit_controller/c_state[1] ;
wire N649 ;
wire \byte_controller/bit_controller/c_state[0] ;
wire N615 ;
wire tmp_net731 ;
wire N617 ;
wire tmp_net667 ;
wire N634 ;
wire ctmn_283 ;
wire N650 ;
wire tmp_net670 ;
wire ctmn_288 ;
wire ctmn_289 ;
wire \byte_controller/bit_controller/N61 ;
wire \byte_controller/bit_controller/N62 ;
wire \byte_controller/bit_controller/sda_chk ;
wire \byte_controller/bit_controller/N63 ;
wire \byte_controller/bit_controller/N64 ;
wire \byte_controller/bit_controller/N65 ;
wire \byte_controller/bit_controller/N66 ;
wire \byte_controller/bit_controller/N67 ;
wire \byte_controller/bit_controller/N68 ;
wire \byte_controller/bit_controller/N69 ;
wire \byte_controller/bit_controller/N70 ;
wire \byte_controller/bit_controller/N71 ;
wire \byte_controller/bit_controller/N72 ;
wire \byte_controller/bit_controller/N73 ;
wire \byte_controller/bit_controller/N74 ;
wire \byte_controller/bit_controller/N75 ;
wire \byte_controller/bit_controller/N76 ;
wire \byte_controller/bit_controller/N77 ;
wire \byte_controller/bit_controller/N79 ;
wire \byte_controller/bit_controller/N80 ;
wire \wb_clk_i_clock_gate_byte_controller/bit_controller/cnt_reg ;
wire ctmn_291 ;
wire ctmn_292 ;
wire ctmn_294 ;
wire tmp_net676 ;
wire \byte_controller/bit_controller/N90 ;
wire tmp_net679 ;
wire ctmn_386 ;
wire tmp_net680 ;
wire ctmn_387 ;
wire tmp_net681 ;
wire ctmn_297 ;
wire tmp_net682 ;
wire ctmn_379 ;
wire ctmn_377 ;
wire tmp_net683 ;
wire ctmn_369 ;
wire ctmn_299 ;
wire ctmn_301 ;
wire ctmn_305 ;
wire ctmn_306 ;
wire ctmn_307 ;
wire tmp_net688 ;
wire ctmn_309 ;
wire ctmn_312 ;
wire ctmn_313 ;
wire ctmn_314 ;
wire tmp_net690 ;
wire ctmn_317 ;
wire ctmn_319 ;
wire ctmn_321 ;
wire ctmn_326 ;
wire ctmn_327 ;
wire ctmn_329 ;
wire ctmn_330 ;
wire ctmn_331 ;
wire ctmn_362 ;
wire ZBUF_412_0 ;
wire ctmn_367 ;
wire ctmn_378 ;
wire ctmn_380 ;
wire tmp_net692 ;
wire tmp_net693 ;
wire tmp_net694 ;
wire tmp_net695 ;
wire tmp_net696 ;
wire tmp_net697 ;
wire tmp_net698 ;
wire tmp_net699 ;
wire tmp_net700 ;
wire tmp_net701 ;
wire HFSNET_9 ;
wire HFSNET_10 ;
wire HFSNET_11 ;
wire HFSNET_12 ;
wire \wb_clk_i_clock_gate_byte_controller/c_state_reg ;
wire \wb_clk_i_clock_gate_byte_controller/bit_controller/c_state_reg ;
wire N725 ;
wire N727 ;
wire N729 ;
wire N752 ;
wire N899 ;
wire N901 ;
wire N903 ;
wire N905 ;
wire N907 ;
wire N909 ;
wire N911 ;
wire N913 ;

INVX0_HVT ctmTdsLR_1_1292 ( .A ( ctmn_313 ) , .Y ( tmp_net699 ) ) ;
SDFFARX1_HVT irq_flag_reg ( .D ( N62 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i ) , .RSTB ( HFSNET_6 ) , .Q ( \sr[0] ) ) ;
SDFFARX1_HVT \ctr_reg[7] ( .D ( N32 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_ctr_reg ) , .RSTB ( HFSNET_8 ) , 
    .Q ( \ctr[7] ) , .QN ( ctmn_901 ) ) ;
SDFFARX1_HVT \cr_reg[7] ( .D ( N52 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_cr_reg_1 ) , .RSTB ( HFSNET_6 ) , 
    .Q ( \cr[7] ) , .QN ( ctmn_876 ) ) ;
AND2X1_HVT ctmi_1038 ( .A1 ( phfnn_467 ) , 
    .A2 ( \byte_controller/bit_controller/c_state[15] ) , 
    .Y ( \byte_controller/bit_controller/N63 ) ) ;
SDFFARX1_HVT \cr_reg[6] ( .D ( N53 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_cr_reg_1 ) , .RSTB ( HFSNET_6 ) , 
    .Q ( \cr[6] ) , .QN ( ctmn_868 ) ) ;
AND2X1_HVT ctmi_1039 ( .A1 ( phfnn_467 ) , 
    .A2 ( \byte_controller/bit_controller/c_state[14] ) , 
    .Y ( \byte_controller/bit_controller/N64 ) ) ;
AND2X1_HVT ctmi_1040 ( .A1 ( phfnn_467 ) , 
    .A2 ( \byte_controller/bit_controller/c_state[13] ) , 
    .Y ( \byte_controller/bit_controller/N65 ) ) ;
OR3X1_HVT ctmi_543 ( .A1 ( ctmn_396 ) , .A2 ( ctmn_397 ) , .A3 ( ctmn_398 ) , 
    .Y ( N25 ) ) ;
AO22X1_HVT ctmi_544 ( .A1 ( \prer[0] ) , .A2 ( HFSNET_11 ) , 
    .A3 ( ctmn_325 ) , .A4 ( \txr[0] ) , .Y ( ctmn_396 ) ) ;
SDFFARX1_HVT \cr_reg[5] ( .D ( N54 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_cr_reg_1 ) , .RSTB ( HFSNET_6 ) , 
    .Q ( \cr[5] ) , .QN ( ctmn_879 ) ) ;
SDFFARX1_HVT \cr_reg[0] ( .D ( N61 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_cr_reg ) , .RSTB ( HFSNET_6 ) , .Q ( \cr[0] ) , 
    .QN ( ctmn_894 ) ) ;
SDFFARX1_HVT \byte_controller/dcnt_reg[0] ( .D ( \byte_controller/N14 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/sr_reg ) , 
    .RSTB ( HFSNET_8 ) , .Q ( \byte_controller/dcnt[0] ) , .QN ( ctmn_940 ) ) ;
AND2X1_HVT ctmi_1056 ( .A1 ( phfnn_467 ) , 
    .A2 ( \byte_controller/bit_controller/c_state[11] ) , 
    .Y ( \byte_controller/bit_controller/N67 ) ) ;
AND2X1_HVT ctmi_1057 ( .A1 ( phfnn_467 ) , 
    .A2 ( \byte_controller/bit_controller/c_state[10] ) , 
    .Y ( \byte_controller/bit_controller/N68 ) ) ;
INVX1_HVT ctmTdsLR_1_1759 ( .A ( ctmn_272 ) , .Y ( tmp_net721 ) ) ;
SDFFARX1_HVT \wb_dat_o_reg[5] ( .D ( N20 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i ) , .RSTB ( 1'b1 ) , .Q ( \wb_dat_o[5] ) ) ;
SDFFARX1_HVT \wb_dat_o_reg[4] ( .D ( N21 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i ) , .RSTB ( 1'b1 ) , .Q ( \wb_dat_o[4] ) ) ;
SDFFARX1_HVT \wb_dat_o_reg[3] ( .D ( N22 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i ) , .RSTB ( 1'b1 ) , .Q ( \wb_dat_o[3] ) ) ;
SDFFARX1_HVT \wb_dat_o_reg[2] ( .D ( N23 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i ) , .RSTB ( 1'b1 ) , .Q ( \wb_dat_o[2] ) ) ;
SDFFARX1_HVT \wb_dat_o_reg[1] ( .D ( N24 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i ) , .RSTB ( 1'b1 ) , .Q ( \wb_dat_o[1] ) ) ;
SDFFARX1_HVT \wb_dat_o_reg[0] ( .D ( N25 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i ) , .RSTB ( 1'b1 ) , .Q ( \wb_dat_o[0] ) ) ;
SDFFARX1_HVT \prer_reg[7] ( .D ( N899 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_prer_reg ) , .RSTB ( HFSNET_7 ) , 
    .QN ( \prer[7] ) ) ;
AND2X1_HVT ctmi_1058 ( .A1 ( HFSNET_5 ) , .A2 ( \wb_dat_i[3] ) , .Y ( N57 ) ) ;
SDFFARX1_HVT \txr_reg[7] ( .D ( N32 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_txr_reg ) , .RSTB ( HFSNET_8 ) , 
    .Q ( \txr[7] ) ) ;
SDFFARX1_HVT \txr_reg[6] ( .D ( N33 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_txr_reg ) , .RSTB ( HFSNET_8 ) , 
    .Q ( \txr[6] ) ) ;
SDFFARX1_HVT \txr_reg[5] ( .D ( N34 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_txr_reg ) , .RSTB ( HFSNET_8 ) , 
    .Q ( \txr[5] ) ) ;
SDFFARX1_HVT \txr_reg[4] ( .D ( N35 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_txr_reg ) , .RSTB ( HFSNET_8 ) , 
    .Q ( \txr[4] ) ) ;
SDFFARX1_HVT \txr_reg[3] ( .D ( N57 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_txr_reg ) , .RSTB ( HFSNET_8 ) , 
    .Q ( \txr[3] ) ) ;
SDFFARX1_HVT \txr_reg[2] ( .D ( N37 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_txr_reg ) , .RSTB ( HFSNET_8 ) , 
    .Q ( \txr[2] ) ) ;
SDFFARX1_HVT \txr_reg[1] ( .D ( N38 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_txr_reg ) , .RSTB ( HFSNET_8 ) , 
    .Q ( \txr[1] ) ) ;
SDFFARX1_HVT \txr_reg[0] ( .D ( N39 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_txr_reg ) , .RSTB ( HFSNET_8 ) , 
    .Q ( \txr[0] ) ) ;
AND2X1_HVT ctmi_1060 ( .A1 ( phfnn_467 ) , 
    .A2 ( \byte_controller/bit_controller/c_state[9] ) , 
    .Y ( \byte_controller/bit_controller/N69 ) ) ;
MUX21X1_HVT ctmi_1254 ( .A1 ( \byte_controller/bit_controller/sSDA ) , 
    .A2 ( \byte_controller/core_rxd ) , .S0 ( ctmn_949 ) , 
    .Y ( SEQMAP_NET_129 ) ) ;
OR2X1_HVT ctmi_1255 ( .A1 ( \byte_controller/bit_controller/dSCL ) , 
    .A2 ( ctmn_893 ) , .Y ( ctmn_949 ) ) ;
SDFFARX1_HVT \prer_reg[14] ( .D ( N901 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_prer_reg_2 ) , .RSTB ( HFSNET_7 ) , 
    .QN ( \prer[14] ) ) ;
SDFFARX1_HVT \prer_reg[13] ( .D ( N903 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_prer_reg_2 ) , .RSTB ( HFSNET_7 ) , 
    .QN ( \prer[13] ) ) ;
SDFFARX1_HVT \prer_reg[12] ( .D ( N905 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_prer_reg_2 ) , .RSTB ( arst_i ) , 
    .QN ( \prer[12] ) ) ;
SDFFARX1_HVT \prer_reg[11] ( .D ( N907 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_prer_reg_2 ) , .RSTB ( HFSNET_7 ) , 
    .QN ( \prer[11] ) ) ;
SDFFARX1_HVT \prer_reg[10] ( .D ( N909 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_prer_reg_2 ) , .RSTB ( arst_i ) , 
    .QN ( \prer[10] ) ) ;
SDFFARX1_HVT \prer_reg[9] ( .D ( N911 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_prer_reg_2 ) , .RSTB ( arst_i ) , 
    .QN ( \prer[9] ) ) ;
SDFFARX1_HVT \prer_reg[8] ( .D ( N913 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_prer_reg_2 ) , .RSTB ( arst_i ) , 
    .QN ( \prer[8] ) ) ;
SDFFARX1_HVT \byte_controller/core_cmd_reg[3] ( .D ( \byte_controller/N24 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/c_state_reg ) , 
    .RSTB ( HFSNET_7 ) , .Q ( \byte_controller/core_cmd[3] ) , 
    .QN ( ctmn_847 ) ) ;
SDFFARX1_HVT \prer_reg[6] ( .D ( N901 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_prer_reg ) , .RSTB ( HFSNET_7 ) , 
    .QN ( \prer[6] ) ) ;
SDFFARX1_HVT \prer_reg[5] ( .D ( N903 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_prer_reg ) , .RSTB ( HFSNET_7 ) , 
    .QN ( \prer[5] ) ) ;
SDFFARX1_HVT \prer_reg[4] ( .D ( N905 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_prer_reg ) , .RSTB ( arst_i ) , 
    .QN ( \prer[4] ) ) ;
SDFFARX1_HVT \prer_reg[3] ( .D ( N907 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_prer_reg ) , .RSTB ( HFSNET_7 ) , 
    .QN ( \prer[3] ) ) ;
SDFFARX1_HVT \prer_reg[2] ( .D ( N909 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_prer_reg ) , .RSTB ( arst_i ) , 
    .QN ( \prer[2] ) ) ;
SDFFARX1_HVT \prer_reg[1] ( .D ( N911 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_prer_reg ) , .RSTB ( HFSNET_7 ) , 
    .QN ( \prer[1] ) ) ;
SDFFARX1_HVT \prer_reg[0] ( .D ( N913 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_prer_reg ) , .RSTB ( HFSNET_7 ) , 
    .QN ( \prer[0] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/cnt_reg[3] ( 
    .D ( \byte_controller/bit_controller/N15 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/cnt_reg ) , 
    .RSTB ( arst_i ) , .Q ( \byte_controller/bit_controller/cnt[3] ) ) ;
AND2X1_HVT ctmTdsLR_1_1294 ( .A1 ( ctmn_330 ) , .A2 ( \sr[0] ) , 
    .Y ( tmp_net700 ) ) ;
SDFFARX1_HVT \ctr_reg[5] ( .D ( N34 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_ctr_reg ) , .RSTB ( HFSNET_8 ) , 
    .Q ( \ctr[5] ) ) ;
SDFFARX1_HVT \ctr_reg[4] ( .D ( N35 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_ctr_reg ) , .RSTB ( HFSNET_8 ) , 
    .Q ( \ctr[4] ) ) ;
SDFFARX1_HVT \ctr_reg[3] ( .D ( N57 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_ctr_reg ) , .RSTB ( HFSNET_8 ) , 
    .Q ( \ctr[3] ) ) ;
SDFFARX1_HVT \ctr_reg[2] ( .D ( N37 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_ctr_reg ) , .RSTB ( HFSNET_8 ) , 
    .Q ( \ctr[2] ) ) ;
SDFFARX1_HVT \ctr_reg[1] ( .D ( N38 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_ctr_reg ) , .RSTB ( HFSNET_8 ) , 
    .Q ( \ctr[1] ) ) ;
SDFFARX1_HVT \ctr_reg[0] ( .D ( N39 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_ctr_reg ) , .RSTB ( HFSNET_6 ) , 
    .Q ( \ctr[0] ) ) ;
AND2X1_HVT ctmi_1063 ( .A1 ( phfnn_467 ) , 
    .A2 ( \byte_controller/bit_controller/c_state[7] ) , 
    .Y ( \byte_controller/bit_controller/N71 ) ) ;
SDFFARX1_HVT \prer_reg[15] ( .D ( N899 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_prer_reg_2 ) , .RSTB ( HFSNET_7 ) , 
    .QN ( \prer[15] ) ) ;
SDFFARX1_HVT \ctr_reg[6] ( .D ( N33 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_ctr_reg ) , .RSTB ( HFSNET_6 ) , 
    .Q ( \ctr[6] ) ) ;
AND2X1_HVT ctmi_1064 ( .A1 ( phfnn_467 ) , 
    .A2 ( \byte_controller/bit_controller/c_state[6] ) , 
    .Y ( \byte_controller/bit_controller/N72 ) ) ;
SDFFARX1_HVT \cr_reg[3] ( .D ( SEQMAP_NET_117 ) , .SI ( 1'b0 ) , 
    .SE ( 1'b0 ) , .CLK ( wb_clk_i_clock_gate_cr_reg_1 ) , 
    .RSTB ( HFSNET_6 ) , .Q ( \cr[3] ) ) ;
SDFFARX1_HVT \cr_reg[2] ( .D ( N59 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_cr_reg ) , .RSTB ( HFSNET_6 ) , .Q ( \cr[2] ) ) ;
SDFFARX1_HVT \cr_reg[1] ( .D ( N60 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_cr_reg ) , .RSTB ( HFSNET_6 ) , .Q ( \cr[1] ) ) ;
SDFFARX1_HVT \byte_controller/c_state_reg[3] ( .D ( \byte_controller/N38 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/c_state_reg ) , 
    .RSTB ( HFSNET_7 ) , .Q ( \byte_controller/c_state[3] ) , 
    .QN ( ctmn_883 ) ) ;
AND2X1_HVT ctmi_1065 ( .A1 ( phfnn_467 ) , 
    .A2 ( \byte_controller/bit_controller/c_state[5] ) , 
    .Y ( \byte_controller/bit_controller/N73 ) ) ;
OR2X1_HVT ctmi_396 ( .A1 ( \cr[5] ) , .A2 ( \cr[4] ) , .Y ( ctmn_870 ) ) ;
SDFFARX1_HVT \byte_controller/core_cmd_reg[2] ( .D ( \byte_controller/N26 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/c_state_reg ) , 
    .RSTB ( HFSNET_7 ) , .Q ( \byte_controller/core_cmd[2] ) , 
    .QN ( ctmn_862 ) ) ;
SDFFARX1_HVT rxack_reg ( .D ( N64 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i ) , .RSTB ( HFSNET_7 ) , .Q ( \sr[7] ) ) ;
SDFFARX1_HVT tip_reg ( .D ( N65 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i ) , .RSTB ( HFSNET_6 ) , .Q ( \sr[1] ) ) ;
SDFFARX1_HVT wb_inta_o_reg ( .D ( N66 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i ) , .RSTB ( HFSNET_6 ) , .Q ( wb_inta_o ) ) ;
SDFFARX1_HVT \byte_controller/core_txd_reg ( .D ( \byte_controller/N31 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , .CLK ( wb_clk_i ) , .RSTB ( HFSNET_6 ) , 
    .Q ( \byte_controller/core_txd ) ) ;
SDFFARX1_HVT \byte_controller/core_cmd_reg[1] ( .D ( \byte_controller/N36 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/c_state_reg ) , 
    .RSTB ( HFSNET_7 ) , .Q ( \byte_controller/core_cmd[1] ) , 
    .QN ( ctmn_848 ) ) ;
SDFFARX1_HVT \byte_controller/core_cmd_reg[0] ( .D ( \byte_controller/N44 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/c_state_reg ) , 
    .RSTB ( HFSNET_7 ) , .Q ( \byte_controller/core_cmd[0] ) , 
    .QN ( ctmn_849 ) ) ;
SDFFARX1_HVT \cr_reg[4] ( .D ( N55 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i_clock_gate_cr_reg_1 ) , .RSTB ( HFSNET_6 ) , 
    .Q ( \cr[4] ) ) ;
SDFFARX1_HVT \byte_controller/sr_reg[7] ( .D ( \byte_controller/N2 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/sr_reg ) , 
    .RSTB ( HFSNET_8 ) , .Q ( \rxr[7] ) ) ;
SDFFARX1_HVT \byte_controller/sr_reg[6] ( .D ( \byte_controller/N3 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/sr_reg ) , 
    .RSTB ( HFSNET_8 ) , .Q ( \rxr[6] ) ) ;
SDFFARX1_HVT \byte_controller/sr_reg[5] ( .D ( \byte_controller/N4 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/sr_reg ) , 
    .RSTB ( HFSNET_8 ) , .Q ( \rxr[5] ) ) ;
SDFFARX1_HVT \byte_controller/sr_reg[4] ( .D ( \byte_controller/N5 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/sr_reg ) , 
    .RSTB ( HFSNET_8 ) , .Q ( \rxr[4] ) ) ;
SDFFARX1_HVT \byte_controller/sr_reg[3] ( .D ( \byte_controller/N6 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/sr_reg ) , 
    .RSTB ( HFSNET_8 ) , .Q ( \rxr[3] ) ) ;
SDFFARX1_HVT \byte_controller/sr_reg[2] ( .D ( \byte_controller/N7 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/sr_reg ) , 
    .RSTB ( HFSNET_8 ) , .Q ( \rxr[2] ) ) ;
SDFFARX1_HVT \byte_controller/sr_reg[1] ( .D ( \byte_controller/N8 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/sr_reg ) , 
    .RSTB ( HFSNET_8 ) , .Q ( \rxr[1] ) ) ;
SDFFARX1_HVT \byte_controller/sr_reg[0] ( .D ( \byte_controller/N9 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/sr_reg ) , 
    .RSTB ( HFSNET_8 ) , .Q ( \rxr[0] ) ) ;
SDFFARX1_HVT \byte_controller/dcnt_reg[2] ( .D ( \byte_controller/N12 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/sr_reg ) , 
    .RSTB ( HFSNET_8 ) , .Q ( \byte_controller/dcnt[2] ) ) ;
SDFFARX1_HVT \byte_controller/dcnt_reg[1] ( .D ( \byte_controller/N13 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/sr_reg ) , 
    .RSTB ( HFSNET_8 ) , .Q ( \byte_controller/dcnt[1] ) ) ;
SDFFARX1_HVT \byte_controller/cmd_ack_reg ( .D ( \byte_controller/N34 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , .CLK ( wb_clk_i ) , .RSTB ( HFSNET_6 ) , 
    .Q ( done ) , .QN ( ctmn_869 ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/clk_en_reg ( .D ( N752 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , .CLK ( wb_clk_i ) , .RSTB ( arst_i ) , 
    .Q ( ctmn_881 ) , .QN ( \byte_controller/bit_controller/clk_en ) ) ;
OA221X1_HVT ctmi_405 ( .A1 ( \byte_controller/core_rxd ) , .A2 ( ctmn_884 ) , 
    .A3 ( irxack ) , .A4 ( phfnn_466 ) , .A5 ( phfnn_467 ) , 
    .Y ( SEQMAP_NET_125 ) ) ;
SDFFARX1_HVT al_reg ( .D ( N63 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i ) , .RSTB ( HFSNET_6 ) , .Q ( \sr[5] ) ) ;
OR2X1_HVT A783 ( .A1 ( \byte_controller/bit_controller/cnt[9] ) , 
    .A2 ( \byte_controller/bit_controller/cnt[8] ) , .Y ( ctmn_357 ) ) ;
AND2X1_HVT ctmi_1068 ( .A1 ( phfnn_467 ) , 
    .A2 ( \byte_controller/bit_controller/c_state[3] ) , 
    .Y ( \byte_controller/bit_controller/N75 ) ) ;
AND2X1_HVT ctmi_1069 ( .A1 ( phfnn_467 ) , 
    .A2 ( \byte_controller/bit_controller/c_state[2] ) , 
    .Y ( \byte_controller/bit_controller/N76 ) ) ;
AND2X1_HVT ctmi_1070 ( .A1 ( phfnn_467 ) , 
    .A2 ( \byte_controller/bit_controller/c_state[1] ) , 
    .Y ( \byte_controller/bit_controller/N77 ) ) ;
OA21X1_HVT ctmi_407 ( .A1 ( \byte_controller/c_state[1] ) , 
    .A2 ( phfnn_475 ) , .A3 ( ctmn_309 ) , .Y ( \byte_controller/N32 ) ) ;
AO221X1_HVT ctmTdsLR_2_1295 ( .A1 ( ctmn_329 ) , .A2 ( \cr[0] ) , 
    .A3 ( ctmn_906 ) , .A4 ( \rxr[0] ) , .A5 ( tmp_net700 ) , 
    .Y ( ctmn_398 ) ) ;
AND2X1_HVT ctmi_1074 ( .A1 ( ctmn_853 ) , .A2 ( phfnn_467 ) , 
    .Y ( \byte_controller/bit_controller/N62 ) ) ;
OR3X1_HVT ctmTdsLR_1_1296 ( .A1 ( N479 ) , .A2 ( N209 ) , .A3 ( ctmn_306 ) , 
    .Y ( tmp_net701 ) ) ;
AND2X1_HVT ctmTdsLR_2_1297 ( .A1 ( ctmn_307 ) , .A2 ( tmp_net701 ) , 
    .Y ( N617 ) ) ;
AO22X1_HVT ctmi_1225 ( .A1 ( \txr[7] ) , .A2 ( ctmn_945 ) , .A3 ( \rxr[6] ) , 
    .A4 ( phfnn_468 ) , .Y ( \byte_controller/N2 ) ) ;
AND2X1_HVT ctmi_1226 ( .A1 ( HFSNET_5 ) , .A2 ( \byte_controller/ld ) , 
    .Y ( ctmn_945 ) ) ;
AND4X1_HVT A253 ( .A1 ( ctmn_847 ) , .A2 ( ctmn_848 ) , 
    .A3 ( \byte_controller/core_cmd[2] ) , .A4 ( ctmn_849 ) , .Y ( N207 ) ) ;
OR2X1_HVT ctmi_1097 ( .A1 ( \byte_controller/bit_controller/clk_en ) , 
    .A2 ( N209 ) , .Y ( \byte_controller/bit_controller/N61 ) ) ;
NAND2X0_HVT ctmi_418 ( .A1 ( ctmn_313 ) , .A2 ( ctmn_314 ) , 
    .Y ( \byte_controller/N33 ) ) ;
AO22X1_HVT ctmi_545 ( .A1 ( \prer[8] ) , .A2 ( HFSNET_9 ) , .A3 ( \ctr[0] ) , 
    .A4 ( HFSNET_12 ) , .Y ( ctmn_397 ) ) ;
NAND2X0_HVT A1194 ( .A1 ( ctmn_403 ) , .A2 ( \cr[5] ) , .Y ( N652 ) ) ;
INVX1_HVT A989 ( .A ( \wb_adr_i[1] ) , .Y ( phfnn_452 ) ) ;
AND2X1_HVT A1195 ( .A1 ( ctmn_863 ) , .A2 ( phfnn_476 ) , 
    .Y ( \byte_controller/bit_controller/N74 ) ) ;
NAND2X0_HVT ctmTdsLR_1_1298 ( 
    .A1 ( \byte_controller/bit_controller/cnt[11] ) , .A2 ( N545 ) , 
    .Y ( tmp_net683 ) ) ;
AO22X1_HVT ctmTdsLR_1_1255 ( .A1 ( HFSNET_11 ) , .A2 ( \prer[1] ) , 
    .A3 ( ctmn_330 ) , .A4 ( \sr[1] ) , .Y ( tmp_net680 ) ) ;
AND2X1_HVT A1196 ( .A1 ( phfnn_476 ) , .A2 ( N207 ) , 
    .Y ( \byte_controller/bit_controller/N66 ) ) ;
AND2X1_HVT A1197 ( .A1 ( phfnn_476 ) , .A2 ( N208 ) , 
    .Y ( \byte_controller/bit_controller/N70 ) ) ;
INVX1_HVT phfnr_buf_647 ( .A ( ctmn_941 ) , .Y ( phfnn_468 ) ) ;
OA221X1_HVT ctmi_1206 ( .A1 ( HFSNET_5 ) , .A2 ( HFSNET_5 ) , .A3 ( \sr[6] ) , 
    .A4 ( \byte_controller/bit_controller/sta_condition ) , .A5 ( ctmn_890 ) , 
    .Y ( \byte_controller/bit_controller/N25 ) ) ;
INVX0_HVT phfnr_buf_643 ( .A ( \byte_controller/bit_controller/cnt[0] ) , 
    .Y ( phfnn_464 ) ) ;
AO221X1_HVT ctmTdsLR_1_1299 ( .A1 ( ctmn_908 ) , .A2 ( ctmn_908 ) , 
    .A3 ( \ctr[7] ) , .A4 ( ctmn_330 ) , .A5 ( wb_rst_i ) , .Y ( N58 ) ) ;
AO22X1_HVT ctmi_1228 ( .A1 ( \txr[6] ) , .A2 ( ctmn_945 ) , .A3 ( \rxr[5] ) , 
    .A4 ( phfnn_468 ) , .Y ( \byte_controller/N3 ) ) ;
AO22X1_HVT ctmi_1229 ( .A1 ( \txr[5] ) , .A2 ( ctmn_945 ) , .A3 ( \rxr[4] ) , 
    .A4 ( phfnn_468 ) , .Y ( \byte_controller/N4 ) ) ;
AO22X1_HVT ctmi_1230 ( .A1 ( \txr[4] ) , .A2 ( ctmn_945 ) , .A3 ( \rxr[3] ) , 
    .A4 ( phfnn_468 ) , .Y ( \byte_controller/N5 ) ) ;
AO22X1_HVT ctmi_1231 ( .A1 ( \txr[3] ) , .A2 ( ctmn_945 ) , .A3 ( \rxr[2] ) , 
    .A4 ( phfnn_468 ) , .Y ( \byte_controller/N6 ) ) ;
AO22X1_HVT ctmi_1232 ( .A1 ( \txr[2] ) , .A2 ( ctmn_945 ) , .A3 ( \rxr[1] ) , 
    .A4 ( phfnn_468 ) , .Y ( \byte_controller/N7 ) ) ;
AO22X1_HVT ctmi_1233 ( .A1 ( \txr[1] ) , .A2 ( ctmn_945 ) , .A3 ( \rxr[0] ) , 
    .A4 ( phfnn_468 ) , .Y ( \byte_controller/N8 ) ) ;
AO22X1_HVT ctmi_1234 ( .A1 ( \byte_controller/core_rxd ) , .A2 ( phfnn_468 ) , 
    .A3 ( \txr[0] ) , .A4 ( ctmn_945 ) , .Y ( \byte_controller/N9 ) ) ;
OA221X1_HVT ctmi_1098 ( .A1 ( ctmn_881 ) , .A2 ( ctmn_863 ) , 
    .A3 ( \byte_controller/bit_controller/clk_en ) , 
    .A4 ( \byte_controller/bit_controller/cmd_stop ) , .A5 ( HFSNET_5 ) , 
    .Y ( SEQMAP_NET_121 ) ) ;
AO22X1_HVT ctmTdsLR_1_1771 ( .A1 ( HFSNET_12 ) , .A2 ( \ctr[6] ) , 
    .A3 ( HFSNET_11 ) , .A4 ( \prer[6] ) , .Y ( tmp_net729 ) ) ;
OR2X1_HVT ctmi_1101 ( .A1 ( ctmn_882 ) , .A2 ( ctmn_883 ) , .Y ( ctmn_884 ) ) ;
NOR3X0_HVT ctmTdsLR_1_1254 ( .A1 ( \wb_adr_i[2] ) , .A2 ( \wb_adr_i[0] ) , 
    .A3 ( \wb_adr_i[1] ) , .Y ( ctmn_913 ) ) ;
NOR4X1_HVT A857 ( .A1 ( \byte_controller/bit_controller/cnt[15] ) , 
    .A2 ( \byte_controller/bit_controller/cnt[14] ) , 
    .A3 ( \byte_controller/bit_controller/cnt[8] ) , 
    .A4 ( \byte_controller/bit_controller/cnt[9] ) , .Y ( N547_CDR1 ) ) ;
OR2X1_HVT A784 ( .A1 ( \byte_controller/bit_controller/cnt[13] ) , 
    .A2 ( \byte_controller/bit_controller/cnt[12] ) , .Y ( N525 ) ) ;
AND4X1_HVT A255 ( .A1 ( ctmn_848 ) , .A2 ( ctmn_849 ) , .A3 ( ctmn_862 ) , 
    .A4 ( \byte_controller/core_cmd[3] ) , .Y ( N208 ) ) ;
INVX4_HVT A747 ( .A ( N209 ) , .Y ( phfnn_467 ) ) ;
NBUFFX2_HVT MPN_BUF_1207 ( .A ( 1'b0 ) , .Y ( scl_pad_o ) ) ;
NBUFFX2_HVT MPN_BUF_1208 ( .A ( 1'b0 ) , .Y ( sda_pad_o ) ) ;
OR3X1_HVT ctmi_568 ( .A1 ( ctmn_414 ) , .A2 ( ctmn_415 ) , .A3 ( ctmn_416 ) , 
    .Y ( N22 ) ) ;
INVX0_HVT phfnr_buf_645 ( .A ( ctmn_884 ) , .Y ( phfnn_466 ) ) ;
AO22X1_HVT ctmi_569 ( .A1 ( \cr[3] ) , .A2 ( ctmn_329 ) , .A3 ( \txr[3] ) , 
    .A4 ( ctmn_325 ) , .Y ( ctmn_414 ) ) ;
NOR4X1_HVT A858 ( .A1 ( \byte_controller/bit_controller/cnt[4] ) , 
    .A2 ( \byte_controller/bit_controller/cnt[12] ) , 
    .A3 ( \byte_controller/bit_controller/cnt[13] ) , 
    .A4 ( \byte_controller/bit_controller/cnt[5] ) , .Y ( N548_CDR1 ) ) ;
OA21X1_HVT A891 ( .A1 ( N552_CDR1 ) , .A2 ( tmp_net704 ) , .A3 ( phfnn_455 ) , 
    .Y ( ctmn_272 ) ) ;
AO22X1_HVT ctmTdsLR_2_1772 ( .A1 ( ctmn_330 ) , .A2 ( \sr[6] ) , 
    .A3 ( ctmn_329 ) , .A4 ( \cr[6] ) , .Y ( tmp_net730 ) ) ;
OR3X1_HVT ctmTdsLR_1_1302 ( 
    .A1 ( \byte_controller/bit_controller/c_state[5] ) , 
    .A2 ( \byte_controller/bit_controller/c_state[13] ) , .A3 ( ctmn_283 ) , 
    .Y ( N534 ) ) ;
IBUFFX4_HVT HFSINV_1074_1218 ( .A ( wb_rst_i ) , .Y ( HFSNET_5 ) ) ;
AO22X1_HVT ctmi_570 ( .A1 ( HFSNET_11 ) , .A2 ( \prer[3] ) , 
    .A3 ( \prer[11] ) , .A4 ( HFSNET_9 ) , .Y ( ctmn_415 ) ) ;
AO22X1_HVT ctmi_571 ( .A1 ( \ctr[3] ) , .A2 ( HFSNET_12 ) , .A3 ( \rxr[3] ) , 
    .A4 ( ctmn_906 ) , .Y ( ctmn_416 ) ) ;
INVX0_HVT phfnr_buf_635 ( .A ( \byte_controller/bit_controller/cnt[12] ) , 
    .Y ( phfnn_456 ) ) ;
OR3X1_HVT ctmi_572 ( .A1 ( ctmn_417 ) , .A2 ( ctmn_418 ) , .A3 ( ctmn_419 ) , 
    .Y ( N23 ) ) ;
AND2X1_HVT ctmi_452 ( .A1 ( ctmn_889 ) , .A2 ( HFSNET_5 ) , .Y ( ctmn_335 ) ) ;
OA21X1_HVT ctmTdsLR_1_1757 ( .A1 ( N477 ) , .A2 ( ctmn_297 ) , 
    .A3 ( \byte_controller/core_ack ) , .Y ( tmp_net720 ) ) ;
NOR4X0_HVT ctmi_1117 ( .A1 ( ctmn_889 ) , .A2 ( ctmn_893 ) , 
    .A3 ( wb_rst_i ) , .A4 ( \byte_controller/bit_controller/dSDA ) , 
    .Y ( \byte_controller/bit_controller/N23 ) ) ;
AO22X1_HVT ctmi_573 ( .A1 ( \txr[2] ) , .A2 ( ctmn_325 ) , .A3 ( \cr[2] ) , 
    .A4 ( ctmn_329 ) , .Y ( ctmn_417 ) ) ;
NAND2X0_HVT A859 ( .A1 ( N547_CDR1 ) , .A2 ( N548_CDR1 ) , .Y ( N549_CDR1 ) ) ;
OR3X1_HVT ctmTdsLR_2_1758 ( .A1 ( N209 ) , .A2 ( tmp_net720 ) , 
    .A3 ( tmp_net699 ) , .Y ( \byte_controller/N43 ) ) ;
NOR2X1_HVT ctmi_1121 ( .A1 ( wb_rst_i ) , .A2 ( sda_pad_i ) , .Y ( N727 ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/sSCL_reg ( .D ( N729 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , .CLK ( wb_clk_i ) , .RSTB ( HFSNET_7 ) , 
    .Q ( ctmn_893 ) , .QN ( \byte_controller/bit_controller/sSCL ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/sSDA_reg ( .D ( N727 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , .CLK ( wb_clk_i ) , .RSTB ( HFSNET_7 ) , 
    .Q ( ctmn_889 ) , .QN ( \byte_controller/bit_controller/sSDA ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/sto_condition_reg ( 
    .D ( \byte_controller/bit_controller/N23 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i ) , .RSTB ( HFSNET_7 ) , .QN ( ctmn_890 ) ) ;
SDFFARX1_HVT \byte_controller/c_state_reg[4] ( .D ( \byte_controller/N36 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/c_state_reg ) , 
    .RSTB ( HFSNET_7 ) , .Q ( \byte_controller/c_state[4] ) ) ;
SDFFARX1_HVT \byte_controller/ld_reg ( .D ( \byte_controller/N33 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , .CLK ( wb_clk_i ) , .RSTB ( HFSNET_7 ) , 
    .Q ( \byte_controller/ld ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/dscl_oen_reg ( 
    .D ( scl_padoen_o ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , .CLK ( wb_clk_i ) , 
    .RSTB ( 1'b1 ) , .Q ( \byte_controller/bit_controller/dscl_oen ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/cmd_ack_reg ( 
    .D ( \byte_controller/bit_controller/N80 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i ) , .RSTB ( HFSNET_6 ) , 
    .Q ( \byte_controller/core_ack ) , .QN ( ctmn_882 ) ) ;
SDFFARX1_HVT \byte_controller/c_state_reg[2] ( .D ( \byte_controller/N40 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/c_state_reg ) , 
    .RSTB ( HFSNET_7 ) , .Q ( \byte_controller/c_state[2] ) ) ;
SDFFARX1_HVT \byte_controller/c_state_reg[1] ( .D ( \byte_controller/N42 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/c_state_reg ) , 
    .RSTB ( HFSNET_7 ) , .Q ( \byte_controller/c_state[1] ) ) ;
SDFFARX1_HVT \byte_controller/c_state_reg[0] ( .D ( \byte_controller/N44 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/c_state_reg ) , 
    .RSTB ( HFSNET_7 ) , .Q ( \byte_controller/c_state[0] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/cnt_reg[15] ( 
    .D ( \byte_controller/bit_controller/N3 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/cnt_reg ) , 
    .RSTB ( HFSNET_8 ) , .Q ( \byte_controller/bit_controller/cnt[15] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/cnt_reg[14] ( 
    .D ( \byte_controller/bit_controller/N4 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/cnt_reg ) , 
    .RSTB ( HFSNET_8 ) , .Q ( \byte_controller/bit_controller/cnt[14] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/cnt_reg[13] ( 
    .D ( \byte_controller/bit_controller/N5 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/cnt_reg ) , 
    .RSTB ( HFSNET_8 ) , .Q ( \byte_controller/bit_controller/cnt[13] ) ) ;
CGLPPRX2_HVT clock_gate_cr_reg ( .SE ( 1'b0 ) , .EN ( N58 ) , 
    .CLK ( wb_clk_i ) , .GCLK ( wb_clk_i_clock_gate_cr_reg ) ) ;
NOR2X0_HVT ctmi_1122 ( .A1 ( wb_rst_i ) , .A2 ( scl_pad_i ) , .Y ( N729 ) ) ;
AND3X1_HVT ctmi_1123 ( .A1 ( HFSNET_5 ) , .A2 ( \ctr[6] ) , .A3 ( \sr[0] ) , 
    .Y ( N66 ) ) ;
AND3X1_HVT ctmi_1124 ( .A1 ( HFSNET_5 ) , .A2 ( ctmn_894 ) , 
    .A3 ( ctmn_895 ) , .Y ( N62 ) ) ;
AO22X1_HVT ctmi_574 ( .A1 ( \prer[2] ) , .A2 ( HFSNET_11 ) , 
    .A3 ( \prer[10] ) , .A4 ( HFSNET_9 ) , .Y ( ctmn_418 ) ) ;
OR3X1_HVT ctmi_1126 ( .A1 ( i2c_al ) , .A2 ( done ) , .A3 ( \sr[0] ) , 
    .Y ( ctmn_895 ) ) ;
AND2X1_HVT ctmi_1127 ( .A1 ( HFSNET_5 ) , .A2 ( ctmn_870 ) , .Y ( N65 ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/cnt_reg[12] ( 
    .D ( \byte_controller/bit_controller/N6 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/cnt_reg ) , 
    .RSTB ( arst_i ) , .Q ( \byte_controller/bit_controller/cnt[12] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/cnt_reg[11] ( 
    .D ( \byte_controller/bit_controller/N7 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/cnt_reg ) , 
    .RSTB ( arst_i ) , .Q ( \byte_controller/bit_controller/cnt[11] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/cnt_reg[10] ( 
    .D ( \byte_controller/bit_controller/N8 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/cnt_reg ) , 
    .RSTB ( arst_i ) , .Q ( \byte_controller/bit_controller/cnt[10] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/cnt_reg[9] ( 
    .D ( \byte_controller/bit_controller/N9 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/cnt_reg ) , 
    .RSTB ( arst_i ) , .Q ( \byte_controller/bit_controller/cnt[9] ) ) ;
SDFFARX1_HVT \byte_controller/shift_reg ( .D ( \byte_controller/N32 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , .CLK ( wb_clk_i ) , .RSTB ( HFSNET_7 ) , 
    .Q ( \byte_controller/shift ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/cnt_reg[8] ( 
    .D ( \byte_controller/bit_controller/N10 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/cnt_reg ) , 
    .RSTB ( arst_i ) , .Q ( \byte_controller/bit_controller/cnt[8] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/cnt_reg[7] ( 
    .D ( \byte_controller/bit_controller/N11 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/cnt_reg ) , 
    .RSTB ( arst_i ) , .Q ( \byte_controller/bit_controller/cnt[7] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/cnt_reg[6] ( 
    .D ( \byte_controller/bit_controller/N12 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/cnt_reg ) , 
    .RSTB ( arst_i ) , .Q ( \byte_controller/bit_controller/cnt[6] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/cnt_reg[5] ( 
    .D ( \byte_controller/bit_controller/N13 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/cnt_reg ) , 
    .RSTB ( arst_i ) , .Q ( \byte_controller/bit_controller/cnt[5] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/cnt_reg[4] ( 
    .D ( \byte_controller/bit_controller/N14 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/cnt_reg ) , 
    .RSTB ( arst_i ) , .Q ( \byte_controller/bit_controller/cnt[4] ) ) ;
AO22X1_HVT ctmTdsLR_1_1777 ( .A1 ( ctmn_369 ) , .A2 ( HFSNET_3 ) , 
    .A3 ( N555 ) , .A4 ( \prer[12] ) , 
    .Y ( \byte_controller/bit_controller/N6 ) ) ;
CGLPPRX2_HVT \clock_gate_byte_controller/sr_reg ( .SE ( 1'b0 ) , 
    .EN ( \byte_controller/N11 ) , .CLK ( wb_clk_i ) , 
    .GCLK ( \wb_clk_i_clock_gate_byte_controller/sr_reg ) ) ;
AND2X1_HVT ctmi_1128 ( .A1 ( HFSNET_5 ) , .A2 ( irxack ) , .Y ( N64 ) ) ;
OA221X1_HVT ctmi_1129 ( .A1 ( i2c_al ) , .A2 ( ctmn_876 ) , .A3 ( i2c_al ) , 
    .A4 ( \sr[5] ) , .A5 ( HFSNET_5 ) , .Y ( N63 ) ) ;
INVX0_HVT phfnr_buf_637 ( .A ( \byte_controller/bit_controller/cnt[9] ) , 
    .Y ( phfnn_458 ) ) ;
NBUFFX4_HVT HFSBUF_367_1216 ( .A ( ctmn_273 ) , .Y ( HFSNET_3 ) ) ;
AO22X1_HVT ctmi_575 ( .A1 ( \rxr[2] ) , .A2 ( ctmn_906 ) , .A3 ( \ctr[2] ) , 
    .A4 ( HFSNET_12 ) , .Y ( ctmn_419 ) ) ;
NAND2X0_HVT ctmi_474 ( .A1 ( ctmn_346 ) , .A2 ( ctmn_347 ) , .Y ( ctmn_348 ) ) ;
OR2X1_HVT ctmi_475 ( .A1 ( \byte_controller/bit_controller/cnt[4] ) , 
    .A2 ( ctmn_275 ) , .Y ( ctmn_346 ) ) ;
NAND3X1_HVT ctmTdsLR_2_1760 ( .A1 ( tmp_net721 ) , .A2 ( N725 ) , 
    .A3 ( \byte_controller/bit_controller/dscl_oen ) , 
    .Y ( \byte_controller/bit_controller/N2 ) ) ;
INVX0_HVT ctmTdsLR_1_1234 ( .A ( \byte_controller/bit_controller/cnt[13] ) , 
    .Y ( tmp_net667 ) ) ;
NAND2X0_HVT ctmi_476 ( .A1 ( \byte_controller/bit_controller/cnt[4] ) , 
    .A2 ( ctmn_275 ) , .Y ( ctmn_347 ) ) ;
NBUFFX4_HVT HFSBUF_231_1306 ( .A ( ctmn_913 ) , .Y ( HFSNET_11 ) ) ;
OA221X1_HVT ctmi_1253 ( .A1 ( ctmn_908 ) , .A2 ( \wb_dat_i[3] ) , 
    .A3 ( phfnn_465 ) , .A4 ( \cr[3] ) , .A5 ( HFSNET_5 ) , 
    .Y ( SEQMAP_NET_117 ) ) ;
OR3X1_HVT ctmTdsLR_1_1300 ( .A1 ( \cr[7] ) , .A2 ( ctmn_870 ) , 
    .A3 ( ctmn_299 ) , .Y ( ctmn_301 ) ) ;
CGLPPRX2_HVT clock_gate_cr_reg_1 ( .SE ( 1'b0 ) , .EN ( N51 ) , 
    .CLK ( wb_clk_i ) , .GCLK ( wb_clk_i_clock_gate_cr_reg_1 ) ) ;
AO21X1_HVT ctmi_1140 ( .A1 ( ctmn_906 ) , .A2 ( phfnn_465 ) , 
    .A3 ( wb_rst_i ) , .Y ( N31 ) ) ;
AND2X1_HVT ctmTdsLR_3_1773 ( .A1 ( ctmn_325 ) , .A2 ( \txr[6] ) , 
    .Y ( tmp_net728 ) ) ;
OR3X1_HVT ctmi_463 ( .A1 ( ctmn_339 ) , .A2 ( ctmn_340 ) , .A3 ( ctmn_341 ) , 
    .Y ( N21 ) ) ;
AO21X1_HVT ctmi_1146 ( .A1 ( HFSNET_12 ) , .A2 ( phfnn_465 ) , 
    .A3 ( wb_rst_i ) , .Y ( N50 ) ) ;
AO22X1_HVT ctmi_439 ( .A1 ( \prer[5] ) , .A2 ( HFSNET_11 ) , .A3 ( \txr[5] ) , 
    .A4 ( ctmn_325 ) , .Y ( ctmn_326 ) ) ;
NAND2X0_HVT ctmTdsLR_1_1454 ( .A1 ( ctmn_358 ) , .A2 ( N496 ) , 
    .Y ( tmp_net703 ) ) ;
AO22X1_HVT ctmi_464 ( .A1 ( \cr[4] ) , .A2 ( ctmn_329 ) , .A3 ( \txr[4] ) , 
    .A4 ( ctmn_325 ) , .Y ( ctmn_339 ) ) ;
AND2X1_HVT ctmi_461 ( .A1 ( N58 ) , .A2 ( ctmn_338 ) , .Y ( N51 ) ) ;
AO21X1_HVT ctmi_1149 ( .A1 ( HFSNET_10 ) , .A2 ( phfnn_465 ) , 
    .A3 ( wb_rst_i ) , .Y ( N40 ) ) ;
NOR3X0_HVT ctmi_426 ( .A1 ( N209 ) , .A2 ( ctmn_306 ) , .A3 ( ctmn_317 ) , 
    .Y ( \byte_controller/N38 ) ) ;
AO21X1_HVT ctmi_1151 ( .A1 ( HFSNET_11 ) , .A2 ( phfnn_465 ) , 
    .A3 ( wb_rst_i ) , .Y ( N49 ) ) ;
AND2X1_HVT ctmi_1183 ( .A1 ( HFSNET_5 ) , .A2 ( \wb_dat_i[7] ) , .Y ( N32 ) ) ;
AND2X1_HVT ctmi_1184 ( .A1 ( phfnn_465 ) , .A2 ( N32 ) , .Y ( N52 ) ) ;
NOR3X1_HVT ctmTdsLR_1_1301 ( .A1 ( phfnn_452 ) , .A2 ( \wb_adr_i[2] ) , 
    .A3 ( \wb_adr_i[0] ) , .Y ( ctmn_911 ) ) ;
CGLPPRX2_HVT clock_gate_ctr_reg ( .SE ( 1'b0 ) , .EN ( N50 ) , 
    .CLK ( wb_clk_i ) , .GCLK ( wb_clk_i_clock_gate_ctr_reg ) ) ;
AND3X1_HVT ctmi_578 ( .A1 ( \wb_adr_i[0] ) , .A2 ( \wb_adr_i[2] ) , 
    .A3 ( phfnn_452 ) , .Y ( ctmn_325 ) ) ;
INVX1_HVT HFSINV_199_1303 ( .A ( ctmn_912 ) , .Y ( HFSNET_9 ) ) ;
AND2X1_HVT ctmi_1185 ( .A1 ( HFSNET_5 ) , .A2 ( \wb_dat_i[6] ) , .Y ( N33 ) ) ;
AND2X1_HVT ctmi_1186 ( .A1 ( phfnn_465 ) , .A2 ( N33 ) , .Y ( N53 ) ) ;
AND3X1_HVT ctmi_454 ( .A1 ( \byte_controller/bit_controller/sSCL ) , 
    .A2 ( \byte_controller/bit_controller/dSDA ) , .A3 ( ctmn_335 ) , 
    .Y ( \byte_controller/bit_controller/N24 ) ) ;
NBUFFX8_HVT HFSBUF_367_1219 ( .A ( arst_i ) , .Y ( HFSNET_6 ) ) ;
INVX0_HVT phfnr_buf_638 ( .A ( \byte_controller/bit_controller/cnt[8] ) , 
    .Y ( phfnn_459 ) ) ;
AND2X1_HVT ctmi_1187 ( .A1 ( HFSNET_5 ) , .A2 ( \wb_dat_i[5] ) , .Y ( N34 ) ) ;
INVX0_HVT HFSINV_207_1304 ( .A ( ctmn_912 ) , .Y ( HFSNET_10 ) ) ;
INVX0_HVT phfnr_buf_639 ( .A ( \byte_controller/bit_controller/cnt[7] ) , 
    .Y ( phfnn_460 ) ) ;
INVX0_HVT A682 ( .A ( \wb_adr_i[0] ) , .Y ( phfnn_453 ) ) ;
INVX0_HVT phfnr_buf_640 ( .A ( \byte_controller/bit_controller/cnt[6] ) , 
    .Y ( phfnn_461 ) ) ;
AND2X1_HVT ctmi_1188 ( .A1 ( phfnn_465 ) , .A2 ( N34 ) , .Y ( N54 ) ) ;
OR2X1_HVT A1102 ( .A1 ( \byte_controller/bit_controller/c_state[16] ) , 
    .A2 ( \byte_controller/bit_controller/c_state[4] ) , .Y ( ctmn_283 ) ) ;
AND2X1_HVT ctmi_1189 ( .A1 ( HFSNET_5 ) , .A2 ( \wb_dat_i[4] ) , .Y ( N35 ) ) ;
NBUFFX8_HVT HFSBUF_183_1220 ( .A ( arst_i ) , .Y ( HFSNET_7 ) ) ;
NBUFFX8_HVT HFSBUF_553_1221 ( .A ( arst_i ) , .Y ( HFSNET_8 ) ) ;
INVX0_HVT phfnr_buf_651 ( .A ( ctmn_394 ) , .Y ( phfnn_472 ) ) ;
OA21X1_HVT ctmTdsLR_1_1452 ( .A1 ( N552_CDR1 ) , .A2 ( N549_CDR1 ) , 
    .A3 ( tmp_net702 ) , .Y ( ctmn_273 ) ) ;
INVX0_HVT A684 ( .A ( \byte_controller/bit_controller/cnt[14] ) , 
    .Y ( N487 ) ) ;
AND3X1_HVT A990 ( .A1 ( phfnn_452 ) , .A2 ( phfnn_453 ) , 
    .A3 ( \wb_adr_i[2] ) , .Y ( ctmn_330 ) ) ;
OA21X1_HVT ctmi_477 ( .A1 ( phfnn_471 ) , .A2 ( ctmn_350 ) , 
    .A3 ( HFSNET_5 ) , .Y ( \byte_controller/N12 ) ) ;
AND2X1_HVT ctmi_584 ( .A1 ( \cr[7] ) , .A2 ( phfnn_473 ) , 
    .Y ( \byte_controller/N44 ) ) ;
OR2X1_HVT ctmTdsLR_1_1223 ( .A1 ( \byte_controller/bit_controller/cnt[1] ) , 
    .A2 ( \byte_controller/bit_controller/cnt[3] ) , .Y ( tmp_net658 ) ) ;
AO21X1_HVT ctmi_479 ( .A1 ( \byte_controller/dcnt[2] ) , .A2 ( ctmn_305 ) , 
    .A3 ( \byte_controller/ld ) , .Y ( ctmn_350 ) ) ;
AND2X1_HVT A685 ( .A1 ( N487 ) , .A2 ( ctmn_355 ) , .Y ( N488 ) ) ;
NAND3X1_HVT A686 ( .A1 ( N496 ) , .A2 ( N488 ) , .A3 ( ctmn_358 ) , 
    .Y ( ctmn_362 ) ) ;
OR2X1_HVT ctmTdsLR_2_1224 ( .A1 ( \byte_controller/bit_controller/cnt[2] ) , 
    .A2 ( \byte_controller/bit_controller/cnt[0] ) , .Y ( tmp_net659 ) ) ;
OR2X1_HVT ctmTdsLR_3_1225 ( .A1 ( tmp_net658 ) , .A2 ( tmp_net659 ) , 
    .Y ( tmp_net662 ) ) ;
AND2X1_HVT ctmi_1190 ( .A1 ( phfnn_465 ) , .A2 ( N35 ) , .Y ( N55 ) ) ;
AND2X1_HVT ctmi_1191 ( .A1 ( HFSNET_5 ) , .A2 ( \wb_dat_i[2] ) , .Y ( N37 ) ) ;
AND2X1_HVT ctmi_1192 ( .A1 ( phfnn_465 ) , .A2 ( N37 ) , .Y ( N59 ) ) ;
AND2X1_HVT ctmi_1193 ( .A1 ( HFSNET_5 ) , .A2 ( \wb_dat_i[1] ) , .Y ( N38 ) ) ;
AND2X1_HVT ctmi_1194 ( .A1 ( phfnn_465 ) , .A2 ( N38 ) , .Y ( N60 ) ) ;
AND2X1_HVT ctmi_1195 ( .A1 ( HFSNET_5 ) , .A2 ( \wb_dat_i[0] ) , .Y ( N39 ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/cnt_reg[2] ( 
    .D ( \byte_controller/bit_controller/N16 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/cnt_reg ) , 
    .RSTB ( arst_i ) , .Q ( \byte_controller/bit_controller/cnt[2] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/cnt_reg[1] ( 
    .D ( \byte_controller/bit_controller/N17 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/cnt_reg ) , 
    .RSTB ( arst_i ) , .Q ( \byte_controller/bit_controller/cnt[1] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/cnt_reg[0] ( 
    .D ( \byte_controller/bit_controller/N18 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/cnt_reg ) , 
    .RSTB ( arst_i ) , .Q ( \byte_controller/bit_controller/cnt[0] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/c_state_reg[0] ( 
    .D ( \byte_controller/bit_controller/N79 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/c_state_reg ) , 
    .RSTB ( HFSNET_6 ) , .Q ( \byte_controller/bit_controller/c_state[0] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/c_state_reg[16] ( 
    .D ( \byte_controller/bit_controller/N63 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/c_state_reg ) , 
    .RSTB ( HFSNET_6 ) , .Q ( \byte_controller/bit_controller/c_state[16] ) ) ;
AND2X1_HVT ctmi_1196 ( .A1 ( phfnn_465 ) , .A2 ( N39 ) , .Y ( N61 ) ) ;
NOR2X0_HVT ctmi_1197 ( .A1 ( wb_rst_i ) , .A2 ( \wb_dat_i[7] ) , .Y ( N899 ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/sta_condition_reg ( 
    .D ( \byte_controller/bit_controller/N24 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i ) , .RSTB ( HFSNET_7 ) , 
    .Q ( \byte_controller/bit_controller/sta_condition ) ) ;
NOR2X0_HVT ctmi_1198 ( .A1 ( wb_rst_i ) , .A2 ( \wb_dat_i[6] ) , .Y ( N901 ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/busy_reg ( 
    .D ( \byte_controller/bit_controller/N25 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i ) , .RSTB ( HFSNET_7 ) , .Q ( \sr[6] ) ) ;
NOR2X0_HVT ctmi_1199 ( .A1 ( wb_rst_i ) , .A2 ( \wb_dat_i[5] ) , .Y ( N903 ) ) ;
AOI21X1_HVT ctmi_480 ( .A1 ( ctmn_305 ) , .A2 ( ctmn_351 ) , 
    .A3 ( wb_rst_i ) , .Y ( \byte_controller/N13 ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/sda_chk_reg ( 
    .D ( \byte_controller/bit_controller/N62 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/c_state_reg ) , 
    .RSTB ( HFSNET_6 ) , .Q ( \byte_controller/bit_controller/sda_chk ) ) ;
NAND2X0_HVT A754 ( .A1 ( ctmn_362 ) , .A2 ( N511 ) , .Y ( N512 ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/dSDA_reg ( .D ( ctmn_335 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , .CLK ( wb_clk_i ) , .RSTB ( HFSNET_7 ) , 
    .QN ( \byte_controller/bit_controller/dSDA ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/c_state_reg[15] ( 
    .D ( \byte_controller/bit_controller/N64 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/c_state_reg ) , 
    .RSTB ( HFSNET_6 ) , .Q ( \byte_controller/bit_controller/c_state[15] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/c_state_reg[14] ( 
    .D ( \byte_controller/bit_controller/N65 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/c_state_reg ) , 
    .RSTB ( HFSNET_6 ) , .Q ( \byte_controller/bit_controller/c_state[14] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/c_state_reg[13] ( 
    .D ( \byte_controller/bit_controller/N66 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/c_state_reg ) , 
    .RSTB ( HFSNET_6 ) , .Q ( \byte_controller/bit_controller/c_state[13] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/c_state_reg[12] ( 
    .D ( \byte_controller/bit_controller/N67 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/c_state_reg ) , 
    .RSTB ( HFSNET_6 ) , .Q ( \byte_controller/bit_controller/c_state[12] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/c_state_reg[11] ( 
    .D ( \byte_controller/bit_controller/N68 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/c_state_reg ) , 
    .RSTB ( HFSNET_6 ) , .Q ( \byte_controller/bit_controller/c_state[11] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/c_state_reg[10] ( 
    .D ( \byte_controller/bit_controller/N69 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/c_state_reg ) , 
    .RSTB ( HFSNET_6 ) , .Q ( \byte_controller/bit_controller/c_state[10] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/c_state_reg[9] ( 
    .D ( \byte_controller/bit_controller/N70 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/c_state_reg ) , 
    .RSTB ( HFSNET_6 ) , .Q ( \byte_controller/bit_controller/c_state[9] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/c_state_reg[8] ( 
    .D ( \byte_controller/bit_controller/N71 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/c_state_reg ) , 
    .RSTB ( HFSNET_6 ) , .Q ( \byte_controller/bit_controller/c_state[8] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/c_state_reg[7] ( 
    .D ( \byte_controller/bit_controller/N72 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/c_state_reg ) , 
    .RSTB ( HFSNET_6 ) , .Q ( \byte_controller/bit_controller/c_state[7] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/c_state_reg[6] ( 
    .D ( \byte_controller/bit_controller/N73 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/c_state_reg ) , 
    .RSTB ( HFSNET_6 ) , .Q ( \byte_controller/bit_controller/c_state[6] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/c_state_reg[5] ( 
    .D ( \byte_controller/bit_controller/N74 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/c_state_reg ) , 
    .RSTB ( HFSNET_6 ) , .Q ( \byte_controller/bit_controller/c_state[5] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/c_state_reg[4] ( 
    .D ( \byte_controller/bit_controller/N75 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/c_state_reg ) , 
    .RSTB ( HFSNET_6 ) , .Q ( \byte_controller/bit_controller/c_state[4] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/c_state_reg[3] ( 
    .D ( \byte_controller/bit_controller/N76 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/c_state_reg ) , 
    .RSTB ( HFSNET_6 ) , .Q ( \byte_controller/bit_controller/c_state[3] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/c_state_reg[2] ( 
    .D ( \byte_controller/bit_controller/N77 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/c_state_reg ) , 
    .RSTB ( HFSNET_6 ) , .Q ( \byte_controller/bit_controller/c_state[2] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/c_state_reg[1] ( 
    .D ( phfnn_472 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/c_state_reg ) , 
    .RSTB ( HFSNET_6 ) , .Q ( \byte_controller/bit_controller/c_state[1] ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/dSCL_reg ( .D ( N725 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , .CLK ( wb_clk_i ) , .RSTB ( HFSNET_7 ) , 
    .QN ( \byte_controller/bit_controller/dSCL ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/al_reg ( 
    .D ( \byte_controller/bit_controller/N28 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i ) , .RSTB ( HFSNET_6 ) , .Q ( i2c_al ) ) ;
NOR2X1_HVT ctmi_1200 ( .A1 ( wb_rst_i ) , .A2 ( \wb_dat_i[4] ) , .Y ( N905 ) ) ;
NOR2X1_HVT ctmi_1201 ( .A1 ( wb_rst_i ) , .A2 ( \wb_dat_i[3] ) , .Y ( N907 ) ) ;
NOR2X0_HVT ctmi_1202 ( .A1 ( wb_rst_i ) , .A2 ( \wb_dat_i[2] ) , .Y ( N909 ) ) ;
NOR2X0_HVT ctmi_1203 ( .A1 ( wb_rst_i ) , .A2 ( \wb_dat_i[1] ) , .Y ( N911 ) ) ;
NOR2X0_HVT ctmi_1204 ( .A1 ( wb_rst_i ) , .A2 ( \wb_dat_i[0] ) , .Y ( N913 ) ) ;
AOI21X1_HVT ctmi_481 ( .A1 ( \byte_controller/dcnt[0] ) , 
    .A2 ( \byte_controller/dcnt[1] ) , .A3 ( \byte_controller/ld ) , 
    .Y ( ctmn_351 ) ) ;
AOI221X1_HVT ctmi_482 ( .A1 ( \byte_controller/core_txd ) , .A2 ( ctmn_352 ) , 
    .A3 ( sda_padoen_o ) , .A4 ( phfnn_474 ) , .A5 ( ctmn_294 ) , 
    .Y ( SEQMAP_NET_139 ) ) ;
OR3X1_HVT ctmi_483 ( .A1 ( \byte_controller/bit_controller/c_state[13] ) , 
    .A2 ( \byte_controller/bit_controller/c_state[16] ) , .A3 ( ctmn_853 ) , 
    .Y ( ctmn_352 ) ) ;
INVX0_HVT phfnr_buf_653 ( .A ( ctmn_289 ) , .Y ( phfnn_474 ) ) ;
NAND3X1_HVT A1006 ( .A1 ( phfnn_452 ) , .A2 ( \wb_adr_i[0] ) , .A3 ( N486 ) , 
    .Y ( ctmn_912 ) ) ;
NBUFFX4_HVT HFSBUF_214_1307 ( .A ( ctmn_911 ) , .Y ( HFSNET_12 ) ) ;
OA21X1_HVT ctmi_1212 ( .A1 ( \byte_controller/ld ) , .A2 ( ctmn_940 ) , 
    .A3 ( HFSNET_5 ) , .Y ( \byte_controller/N14 ) ) ;
OR2X1_HVT ctmi_1214 ( .A1 ( \byte_controller/shift ) , .A2 ( ctmn_941 ) , 
    .Y ( \byte_controller/N11 ) ) ;
OR2X1_HVT ctmi_1215 ( .A1 ( wb_rst_i ) , .A2 ( \byte_controller/ld ) , 
    .Y ( ctmn_941 ) ) ;
OR2X1_HVT ctmTdsLR_4_1226 ( .A1 ( \byte_controller/bit_controller/cnt[7] ) , 
    .A2 ( \byte_controller/bit_controller/cnt[11] ) , .Y ( tmp_net660 ) ) ;
AND2X1_HVT A715 ( .A1 ( HFSNET_5 ) , .A2 ( \prer[15] ) , .Y ( N501 ) ) ;
OR2X1_HVT ctmi_1219 ( .A1 ( \byte_controller/core_cmd[3] ) , 
    .A2 ( \byte_controller/core_cmd[2] ) , .Y ( ctmn_943 ) ) ;
MUX21X1_HVT ctmi_587 ( .A1 ( phfnn_460 ) , 
    .A2 ( \byte_controller/bit_controller/cnt[7] ) , .S0 ( ctmn_277 ) , 
    .Y ( ctmn_278 ) ) ;
XNOR2X2_HVT A894 ( .A1 ( \byte_controller/bit_controller/cnt[10] ) , 
    .A2 ( N556 ) , .Y ( N557 ) ) ;
NOR2X2_HVT A895 ( .A1 ( ctmn_272 ) , .A2 ( wb_rst_i ) , .Y ( N555 ) ) ;
AO22X1_HVT A896 ( .A1 ( HFSNET_3 ) , .A2 ( N557 ) , .A3 ( ZBUF_412_0 ) , 
    .A4 ( \prer[10] ) , .Y ( \byte_controller/bit_controller/N8 ) ) ;
AO21X1_HVT ctmTdsLR_1_1469 ( .A1 ( ctmn_358 ) , .A2 ( phfnn_456 ) , 
    .A3 ( tmp_net667 ) , .Y ( tmp_net717 ) ) ;
AO22X1_HVT ctmTdsLR_1_1762 ( .A1 ( ctmn_329 ) , .A2 ( \cr[7] ) , 
    .A3 ( HFSNET_11 ) , .A4 ( \prer[7] ) , .Y ( tmp_net723 ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/sda_oen_reg ( 
    .D ( SEQMAP_NET_139 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/c_state_reg ) , 
    .RSTB ( HFSNET_6 ) , .QN ( sda_padoen_o ) ) ;
SDFFARX1_HVT \wb_dat_o_reg[7] ( .D ( N18 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i ) , .RSTB ( 1'b1 ) , .Q ( \wb_dat_o[7] ) ) ;
INVX0_HVT phfnr_buf_641 ( .A ( \byte_controller/bit_controller/cnt[5] ) , 
    .Y ( phfnn_462 ) ) ;
AND2X1_HVT ctmTdsLR_2_1256 ( .A1 ( ctmn_325 ) , .A2 ( \txr[1] ) , 
    .Y ( tmp_net679 ) ) ;
SDFFARX1_HVT wb_ack_o_reg ( .D ( N0 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i ) , .RSTB ( 1'b1 ) , .Q ( wb_ack_o ) ) ;
AO221X1_HVT ctmTdsLR_4_1774 ( .A1 ( ctmn_906 ) , .A2 ( \rxr[6] ) , 
    .A3 ( HFSNET_9 ) , .A4 ( \prer[14] ) , .A5 ( tmp_net728 ) , 
    .Y ( tmp_net731 ) ) ;
OR3X1_HVT ctmTdsLR_5_1775 ( .A1 ( tmp_net729 ) , .A2 ( tmp_net730 ) , 
    .A3 ( tmp_net731 ) , .Y ( N19 ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/cmd_stop_reg ( 
    .D ( SEQMAP_NET_121 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , .CLK ( wb_clk_i ) , 
    .RSTB ( HFSNET_7 ) , .Q ( \byte_controller/bit_controller/cmd_stop ) ) ;
INVX0_HVT A863 ( .A ( ctmn_901 ) , .Y ( phfnn_455 ) ) ;
AO22X1_HVT ctmTdsLR_1_1776 ( .A1 ( ctmn_367 ) , .A2 ( HFSNET_3 ) , 
    .A3 ( N555 ) , .A4 ( \prer[13] ) , 
    .Y ( \byte_controller/bit_controller/N5 ) ) ;
SDFFARX1_HVT \byte_controller/ack_out_reg ( .D ( SEQMAP_NET_125 ) , 
    .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/c_state_reg ) , 
    .RSTB ( HFSNET_7 ) , .Q ( irxack ) ) ;
OR2X1_HVT ctmTdsLR_5_1227 ( .A1 ( \byte_controller/bit_controller/cnt[10] ) , 
    .A2 ( \byte_controller/bit_controller/cnt[6] ) , .Y ( tmp_net661 ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/dout_reg ( 
    .D ( SEQMAP_NET_129 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/cnt_reg ) , 
    .RSTB ( 1'b1 ) , .Q ( \byte_controller/core_rxd ) ) ;
SDFFARX1_HVT \byte_controller/bit_controller/scl_oen_reg ( 
    .D ( SEQMAP_NET_134 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/c_state_reg ) , 
    .RSTB ( HFSNET_6 ) , .QN ( scl_padoen_o ) ) ;
NOR4X0_HVT ctmi_1067 ( .A1 ( ctmn_848 ) , 
    .A2 ( \byte_controller/core_cmd[0] ) , 
    .A3 ( \byte_controller/core_cmd[3] ) , 
    .A4 ( \byte_controller/core_cmd[2] ) , .Y ( ctmn_863 ) ) ;
NAND3X1_HVT ctmi_591 ( .A1 ( wb_stb_i ) , .A2 ( wb_we_i ) , .A3 ( wb_cyc_i ) , 
    .Y ( ctmn_908 ) ) ;
INVX2_HVT phfnr_buf_644 ( .A ( ctmn_908 ) , .Y ( phfnn_465 ) ) ;
INVX0_HVT phfnr_buf_642 ( .A ( \byte_controller/bit_controller/cnt[3] ) , 
    .Y ( phfnn_463 ) ) ;
OR2X1_HVT ctmTdsLR_6_1228 ( .A1 ( tmp_net660 ) , .A2 ( tmp_net661 ) , 
    .Y ( tmp_net663 ) ) ;
OR2X1_HVT ctmTdsLR_7_1229 ( .A1 ( tmp_net662 ) , .A2 ( tmp_net663 ) , 
    .Y ( N552_CDR1 ) ) ;
OR3X1_HVT ctmi_462 ( .A1 ( phfnn_465 ) , .A2 ( done ) , .A3 ( N209 ) , 
    .Y ( ctmn_338 ) ) ;
AND2X1_HVT ctmTdsLR_2_1453 ( .A1 ( HFSNET_5 ) , .A2 ( phfnn_455 ) , 
    .Y ( tmp_net702 ) ) ;
INVX0_HVT A907 ( .A ( ctmn_301 ) , .Y ( N561 ) ) ;
NAND2X0_HVT ctmTdsLR_1_1455 ( .A1 ( N547_CDR1 ) , .A2 ( N548_CDR1 ) , 
    .Y ( tmp_net704 ) ) ;
INVX0_HVT phfnr_buf_654 ( .A ( ctmn_307 ) , .Y ( phfnn_475 ) ) ;
INVX0_HVT phfnr_buf_655 ( .A ( N536 ) , .Y ( phfnn_476 ) ) ;
OR3X1_HVT ctmi_555 ( .A1 ( tmp_net680 ) , .A2 ( ctmn_406 ) , 
    .A3 ( tmp_net681 ) , .Y ( N24 ) ) ;
AO221X1_HVT ctmTdsLR_3_1257 ( .A1 ( ctmn_906 ) , .A2 ( \rxr[1] ) , 
    .A3 ( ctmn_329 ) , .A4 ( \cr[1] ) , .A5 ( tmp_net679 ) , 
    .Y ( tmp_net681 ) ) ;
OR3X1_HVT ctmTdsLR_1_1230 ( .A1 ( ctmn_357 ) , .A2 ( tmp_net665 ) , 
    .A3 ( tmp_net666 ) , .Y ( N556 ) ) ;
AND2X1_HVT ctmTdsLR_2_1470 ( .A1 ( phfnn_456 ) , .A2 ( tmp_net667 ) , 
    .Y ( tmp_net716 ) ) ;
INVX1_HVT A717 ( .A ( ctmn_272 ) , .Y ( N502 ) ) ;
NOR2X0_HVT A908 ( .A1 ( ctmn_868 ) , .A2 ( ctmn_883 ) , .Y ( N562 ) ) ;
OR2X1_HVT A658 ( .A1 ( \byte_controller/c_state[3] ) , 
    .A2 ( \byte_controller/c_state[1] ) , .Y ( N477 ) ) ;
OA21X1_HVT A909 ( .A1 ( N561 ) , .A2 ( N562 ) , .A3 ( phfnn_467 ) , 
    .Y ( \byte_controller/N36 ) ) ;
OR2X1_HVT A785 ( .A1 ( \byte_controller/bit_controller/cnt[5] ) , 
    .A2 ( \byte_controller/bit_controller/cnt[4] ) , .Y ( ctmn_276 ) ) ;
NAND2X1_HVT ctmi_515 ( .A1 ( N496 ) , .A2 ( phfnn_459 ) , .Y ( ctmn_377 ) ) ;
NOR2X2_HVT ctmTdsLR_1_1462 ( .A1 ( tmp_net712 ) , .A2 ( tmp_net715 ) , 
    .Y ( N496 ) ) ;
NAND2X0_HVT ctmi_518 ( .A1 ( ctmn_377 ) , .A2 ( ctmn_379 ) , .Y ( ctmn_380 ) ) ;
AO22X1_HVT ctmTdsLR_2_1763 ( .A1 ( ctmn_330 ) , .A2 ( \sr[7] ) , 
    .A3 ( HFSNET_12 ) , .A4 ( \ctr[7] ) , .Y ( tmp_net724 ) ) ;
OR2X1_HVT ctmi_522 ( .A1 ( ctmn_275 ) , .A2 ( ctmn_276 ) , .Y ( ctmn_381 ) ) ;
INVX0_HVT A661 ( .A ( \byte_controller/c_state[2] ) , .Y ( N478 ) ) ;
OR2X1_HVT ctmTdsLR_3_1232 ( .A1 ( ctmn_359 ) , .A2 ( ctmn_274 ) , 
    .Y ( tmp_net665 ) ) ;
OR2X1_HVT ctmTdsLR_4_1233 ( .A1 ( ctmn_276 ) , .A2 ( N251 ) , 
    .Y ( tmp_net666 ) ) ;
AND2X1_HVT ctmTdsLR_3_1764 ( .A1 ( ctmn_325 ) , .A2 ( \txr[7] ) , 
    .Y ( tmp_net722 ) ) ;
INVX0_HVT A663 ( .A ( \byte_controller/c_state[1] ) , .Y ( N479 ) ) ;
OR2X1_HVT ctmi_527 ( .A1 ( \byte_controller/bit_controller/cnt[2] ) , 
    .A2 ( N251 ) , .Y ( ctmn_384 ) ) ;
NAND2X0_HVT ctmi_529 ( .A1 ( ctmn_384 ) , .A2 ( ctmn_386 ) , .Y ( ctmn_387 ) ) ;
SDFFARX1_HVT \wb_dat_o_reg[6] ( .D ( N19 ) , .SI ( 1'b0 ) , .SE ( 1'b0 ) , 
    .CLK ( wb_clk_i ) , .RSTB ( 1'b1 ) , .Q ( \wb_dat_o[6] ) ) ;
INVX0_HVT ctmTdsLR_1_1267 ( .A ( N209 ) , .Y ( tmp_net688 ) ) ;
AO22X1_HVT ctmi_557 ( .A1 ( HFSNET_9 ) , .A2 ( \prer[9] ) , 
    .A3 ( HFSNET_12 ) , .A4 ( \ctr[1] ) , .Y ( ctmn_406 ) ) ;
AO22X1_HVT ctmi_465 ( .A1 ( \prer[12] ) , .A2 ( HFSNET_9 ) , 
    .A3 ( \prer[4] ) , .A4 ( HFSNET_11 ) , .Y ( ctmn_340 ) ) ;
OR2X1_HVT ctmTdsLR_2_1463 ( .A1 ( tmp_net710 ) , .A2 ( tmp_net711 ) , 
    .Y ( tmp_net712 ) ) ;
OR2X1_HVT ctmTdsLR_3_1464 ( .A1 ( \byte_controller/bit_controller/cnt[1] ) , 
    .A2 ( \byte_controller/bit_controller/cnt[2] ) , .Y ( tmp_net710 ) ) ;
OR2X1_HVT A1140 ( .A1 ( N534 ) , .A2 ( ctmn_288 ) , .Y ( ctmn_289 ) ) ;
OR2X1_HVT ctmTdsLR_4_1465 ( .A1 ( \byte_controller/bit_controller/cnt[0] ) , 
    .A2 ( \byte_controller/bit_controller/cnt[7] ) , .Y ( tmp_net711 ) ) ;
NOR3X0_HVT A786 ( .A1 ( ctmn_357 ) , .A2 ( N525 ) , .A3 ( ctmn_276 ) , 
    .Y ( N526 ) ) ;
OR2X1_HVT ctmTdsLR_5_1466 ( .A1 ( tmp_net713 ) , .A2 ( tmp_net714 ) , 
    .Y ( tmp_net715 ) ) ;
AO22X1_HVT ctmi_466 ( .A1 ( \rxr[4] ) , .A2 ( ctmn_906 ) , .A3 ( \ctr[4] ) , 
    .A4 ( HFSNET_12 ) , .Y ( ctmn_341 ) ) ;
NAND3X1_HVT A972 ( .A1 ( ctmn_301 ) , .A2 ( ctmn_403 ) , .A3 ( ctmn_879 ) , 
    .Y ( N589 ) ) ;
OR2X1_HVT A1177 ( .A1 ( \byte_controller/bit_controller/c_state[6] ) , 
    .A2 ( \byte_controller/bit_controller/c_state[7] ) , .Y ( N648 ) ) ;
OR2X1_HVT ctmTdsLR_1_1258 ( .A1 ( \byte_controller/bit_controller/cnt[11] ) , 
    .A2 ( N545 ) , .Y ( tmp_net682 ) ) ;
OR2X1_HVT A1178 ( .A1 ( \byte_controller/bit_controller/c_state[2] ) , 
    .A2 ( \byte_controller/bit_controller/c_state[14] ) , .Y ( N649 ) ) ;
AO221X1_HVT ctmTdsLR_4_1765 ( .A1 ( HFSNET_9 ) , .A2 ( \prer[15] ) , 
    .A3 ( ctmn_906 ) , .A4 ( \rxr[7] ) , .A5 ( tmp_net722 ) , 
    .Y ( tmp_net725 ) ) ;
OR2X1_HVT A1179 ( .A1 ( \byte_controller/bit_controller/c_state[3] ) , 
    .A2 ( \byte_controller/bit_controller/c_state[15] ) , .Y ( N650 ) ) ;
AND3X1_HVT A718 ( .A1 ( \byte_controller/bit_controller/cnt[15] ) , 
    .A2 ( HFSNET_5 ) , .A3 ( phfnn_455 ) , .Y ( N503 ) ) ;
MUX21X1_HVT ctmi_599 ( .A1 ( phfnn_461 ) , 
    .A2 ( \byte_controller/bit_controller/cnt[6] ) , .S0 ( ctmn_381 ) , 
    .Y ( ctmn_382 ) ) ;
NOR3X0_HVT A1106 ( .A1 ( wb_rst_i ) , .A2 ( ctmn_890 ) , 
    .A3 ( \byte_controller/bit_controller/cmd_stop ) , .Y ( N631 ) ) ;
OR2X1_HVT A1107 ( .A1 ( \byte_controller/bit_controller/c_state[8] ) , 
    .A2 ( \byte_controller/bit_controller/c_state[12] ) , .Y ( ctmn_291 ) ) ;
MUX21X1_HVT ctmi_601 ( .A1 ( phfnn_462 ) , 
    .A2 ( \byte_controller/bit_controller/cnt[5] ) , .S0 ( ctmn_346 ) , 
    .Y ( ctmn_383 ) ) ;
OR3X1_HVT A1180 ( .A1 ( N648 ) , .A2 ( N649 ) , .A3 ( N650 ) , 
    .Y ( ctmn_288 ) ) ;
NAND2X0_HVT ctmi_530 ( .A1 ( \byte_controller/bit_controller/cnt[2] ) , 
    .A2 ( N251 ) , .Y ( ctmn_386 ) ) ;
OR2X1_HVT A1108 ( .A1 ( \byte_controller/bit_controller/c_state[9] ) , 
    .A2 ( \byte_controller/bit_controller/c_state[0] ) , .Y ( N632 ) ) ;
MUX21X1_HVT ctmi_603 ( .A1 ( phfnn_463 ) , 
    .A2 ( \byte_controller/bit_controller/cnt[3] ) , .S0 ( ctmn_384 ) , 
    .Y ( ctmn_385 ) ) ;
OR3X1_HVT ctmTdsLR_5_1766 ( .A1 ( tmp_net723 ) , .A2 ( tmp_net724 ) , 
    .A3 ( tmp_net725 ) , .Y ( N18 ) ) ;
OR2X1_HVT ctmTdsLR_6_1467 ( .A1 ( \byte_controller/bit_controller/cnt[3] ) , 
    .A2 ( \byte_controller/bit_controller/cnt[6] ) , .Y ( tmp_net713 ) ) ;
OR2X1_HVT ctmTdsLR_7_1468 ( .A1 ( \byte_controller/bit_controller/cnt[5] ) , 
    .A2 ( \byte_controller/bit_controller/cnt[4] ) , .Y ( tmp_net714 ) ) ;
CGLPPRX2_HVT \clock_gate_byte_controller/bit_controller/cnt_reg ( 
    .SE ( 1'b0 ) , .EN ( \byte_controller/bit_controller/N2 ) , 
    .CLK ( wb_clk_i ) , 
    .GCLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/cnt_reg ) ) ;
NAND3X1_HVT ctmTdsLR_3_1471 ( .A1 ( N496 ) , .A2 ( ctmn_358 ) , 
    .A3 ( tmp_net716 ) , .Y ( tmp_net718 ) ) ;
AO22X1_HVT A876 ( .A1 ( HFSNET_3 ) , .A2 ( N546 ) , .A3 ( ZBUF_412_0 ) , 
    .A4 ( \prer[11] ) , .Y ( \byte_controller/bit_controller/N7 ) ) ;
AND3X2_HVT A991 ( .A1 ( \wb_adr_i[1] ) , .A2 ( \wb_adr_i[0] ) , .A3 ( N486 ) , 
    .Y ( ctmn_906 ) ) ;
CGLPPRX2_HVT \clock_gate_byte_controller/c_state_reg ( .SE ( 1'b0 ) , 
    .EN ( \byte_controller/N43 ) , .CLK ( wb_clk_i ) , 
    .GCLK ( \wb_clk_i_clock_gate_byte_controller/c_state_reg ) ) ;
CGLPPRX2_HVT clock_gate_prer_reg ( .SE ( 1'b0 ) , .EN ( N49 ) , 
    .CLK ( wb_clk_i ) , .GCLK ( wb_clk_i_clock_gate_prer_reg ) ) ;
CGLPPRX2_HVT clock_gate_prer_reg_2 ( .SE ( 1'b0 ) , .EN ( N40 ) , 
    .CLK ( wb_clk_i ) , .GCLK ( wb_clk_i_clock_gate_prer_reg_2 ) ) ;
CGLPPRX2_HVT clock_gate_txr_reg ( .SE ( 1'b0 ) , .EN ( N31 ) , 
    .CLK ( wb_clk_i ) , .GCLK ( wb_clk_i_clock_gate_txr_reg ) ) ;
AO22X1_HVT A878 ( .A1 ( HFSNET_3 ) , .A2 ( phfnn_464 ) , .A3 ( ZBUF_412_0 ) , 
    .A4 ( \prer[0] ) , .Y ( \byte_controller/bit_controller/N18 ) ) ;
AO22X1_HVT A719 ( .A1 ( N501 ) , .A2 ( N502 ) , .A3 ( N503 ) , 
    .A4 ( ctmn_362 ) , .Y ( \byte_controller/bit_controller/N3 ) ) ;
INVX0_HVT A677 ( .A ( ctmn_299 ) , .Y ( phfnn_473 ) ) ;
AO22X1_HVT A879 ( .A1 ( HFSNET_3 ) , .A2 ( ctmn_348 ) , .A3 ( ZBUF_412_0 ) , 
    .A4 ( \prer[4] ) , .Y ( \byte_controller/bit_controller/N14 ) ) ;
OR2X1_HVT ctmTdsLR_4_1472 ( .A1 ( tmp_net667 ) , .A2 ( N496 ) , 
    .Y ( tmp_net719 ) ) ;
OR3X1_HVT ctmi_369 ( .A1 ( \byte_controller/bit_controller/cnt[6] ) , 
    .A2 ( ctmn_275 ) , .A3 ( ctmn_276 ) , .Y ( ctmn_277 ) ) ;
OR2X1_HVT A1109 ( .A1 ( ctmn_291 ) , .A2 ( N632 ) , .Y ( N523 ) ) ;
CGLPPRX2_HVT \clock_gate_byte_controller/bit_controller/c_state_reg ( 
    .SE ( 1'b0 ) , .EN ( \byte_controller/bit_controller/N61 ) , 
    .CLK ( wb_clk_i ) , 
    .GCLK ( \wb_clk_i_clock_gate_byte_controller/bit_controller/c_state_reg ) ) ;
OR2X2_HVT A787 ( .A1 ( \byte_controller/bit_controller/cnt[1] ) , 
    .A2 ( \byte_controller/bit_controller/cnt[0] ) , .Y ( N251 ) ) ;
OR2X1_HVT A1182 ( .A1 ( \byte_controller/bit_controller/c_state[14] ) , 
    .A2 ( \byte_controller/bit_controller/c_state[15] ) , .Y ( ctmn_853 ) ) ;
OA21X1_HVT A1110 ( .A1 ( ctmn_292 ) , .A2 ( N523 ) , .A3 ( N631 ) , 
    .Y ( N633 ) ) ;
OR4X1_HVT ctmTdsLR_1_1767 ( 
    .A1 ( \byte_controller/bit_controller/c_state[8] ) , .A2 ( ctmn_292 ) , 
    .A3 ( N209 ) , .A4 ( ctmn_288 ) , .Y ( tmp_net698 ) ) ;
OR2X1_HVT A788 ( .A1 ( \byte_controller/bit_controller/cnt[10] ) , 
    .A2 ( \byte_controller/bit_controller/cnt[11] ) , .Y ( ctmn_356 ) ) ;
NAND2X0_HVT \byte_controller/bit_controller/sub_220/ctmi_223 ( .A1 ( N251 ) , 
    .A2 ( \byte_controller/bit_controller/sub_220/ctmn_195 ) , 
    .Y ( \byte_controller/bit_controller/N90 ) ) ;
NAND2X0_HVT \byte_controller/bit_controller/sub_220/ctmi_224 ( 
    .A1 ( \byte_controller/bit_controller/cnt[0] ) , 
    .A2 ( \byte_controller/bit_controller/cnt[1] ) , 
    .Y ( \byte_controller/bit_controller/sub_220/ctmn_195 ) ) ;
OR2X1_HVT A789 ( .A1 ( \byte_controller/bit_controller/cnt[7] ) , 
    .A2 ( \byte_controller/bit_controller/cnt[6] ) , .Y ( ctmn_359 ) ) ;
OR2X1_HVT A790 ( .A1 ( \byte_controller/bit_controller/cnt[2] ) , 
    .A2 ( \byte_controller/bit_controller/cnt[3] ) , .Y ( ctmn_274 ) ) ;
NOR4X1_HVT A791 ( .A1 ( N251 ) , .A2 ( ctmn_356 ) , .A3 ( ctmn_359 ) , 
    .A4 ( ctmn_274 ) , .Y ( N527 ) ) ;
OR2X1_HVT ctmi_370 ( .A1 ( ctmn_274 ) , .A2 ( N251 ) , .Y ( ctmn_275 ) ) ;
AO221X1_HVT ctmTdsLR_1_1240 ( .A1 ( ctmn_330 ) , .A2 ( \sr[5] ) , 
    .A3 ( ctmn_906 ) , .A4 ( \rxr[5] ) , .A5 ( tmp_net670 ) , 
    .Y ( ctmn_331 ) ) ;
AO21X1_HVT A793 ( .A1 ( N526 ) , .A2 ( N527 ) , .A3 ( N487 ) , .Y ( N511 ) ) ;
INVX0_HVT A794 ( .A ( N525 ) , .Y ( ctmn_355 ) ) ;
AO221X1_HVT A1111 ( .A1 ( ctmn_335 ) , .A2 ( N628 ) , .A3 ( ctmn_289 ) , 
    .A4 ( N631 ) , .A5 ( N633 ) , .Y ( \byte_controller/bit_controller/N28 ) ) ;
OR3X1_HVT A1112 ( .A1 ( \byte_controller/c_state[0] ) , 
    .A2 ( \byte_controller/c_state[4] ) , 
    .A3 ( \byte_controller/c_state[2] ) , .Y ( ctmn_297 ) ) ;
NAND3X1_HVT ctmTdsLR_5_1473 ( .A1 ( tmp_net718 ) , .A2 ( tmp_net719 ) , 
    .A3 ( tmp_net717 ) , .Y ( ctmn_367 ) ) ;
AND4X1_HVT ctmTdsLR_2_1241 ( .A1 ( phfnn_453 ) , .A2 ( \cr[5] ) , 
    .A3 ( \wb_adr_i[2] ) , .A4 ( \wb_adr_i[1] ) , .Y ( tmp_net670 ) ) ;
OR2X1_HVT A1184 ( .A1 ( phfnn_471 ) , .A2 ( N479 ) , .Y ( N611 ) ) ;
NOR2X0_HVT A773 ( .A1 ( ctmn_357 ) , .A2 ( ctmn_356 ) , .Y ( ctmn_358 ) ) ;
AND3X1_HVT ctmTdsLR_1_1768 ( .A1 ( N496 ) , .A2 ( ctmn_358 ) , 
    .A3 ( phfnn_456 ) , .Y ( tmp_net676 ) ) ;
OR3X1_HVT A811 ( .A1 ( \byte_controller/bit_controller/c_state[11] ) , 
    .A2 ( \byte_controller/bit_controller/c_state[10] ) , 
    .A3 ( \byte_controller/bit_controller/c_state[1] ) , .Y ( ctmn_292 ) ) ;
AO22X1_HVT A987 ( .A1 ( ctmn_278 ) , .A2 ( HFSNET_3 ) , .A3 ( ZBUF_412_0 ) , 
    .A4 ( \prer[7] ) , .Y ( \byte_controller/bit_controller/N11 ) ) ;
OR3X1_HVT A813 ( .A1 ( N523 ) , .A2 ( ctmn_292 ) , .A3 ( N209 ) , 
    .Y ( ctmn_294 ) ) ;
OR2X1_HVT A1113 ( .A1 ( N209 ) , .A2 ( N611 ) , .Y ( N634 ) ) ;
AO22X1_HVT A883 ( .A1 ( ctmn_378 ) , .A2 ( HFSNET_3 ) , .A3 ( N555 ) , 
    .A4 ( \prer[9] ) , .Y ( \byte_controller/bit_controller/N9 ) ) ;
OR2X2_HVT A1186 ( .A1 ( i2c_al ) , .A2 ( wb_rst_i ) , .Y ( N209 ) ) ;
AND3X1_HVT A992 ( .A1 ( phfnn_453 ) , .A2 ( \wb_adr_i[2] ) , 
    .A3 ( \wb_adr_i[1] ) , .Y ( ctmn_329 ) ) ;
INVX0_HVT A982 ( .A ( \wb_adr_i[2] ) , .Y ( N486 ) ) ;
AO22X1_HVT A988 ( .A1 ( HFSNET_3 ) , .A2 ( ctmn_382 ) , .A3 ( ZBUF_412_0 ) , 
    .A4 ( \prer[6] ) , .Y ( \byte_controller/bit_controller/N12 ) ) ;
OR3X1_HVT ctmTdsLR_1_1769 ( .A1 ( \byte_controller/bit_controller/cnt[5] ) , 
    .A2 ( \byte_controller/bit_controller/cnt[4] ) , 
    .A3 ( \byte_controller/bit_controller/cnt[10] ) , .Y ( tmp_net726 ) ) ;
OR3X1_HVT ctmTdsLR_2_1770 ( .A1 ( ctmn_274 ) , .A2 ( ctmn_359 ) , 
    .A3 ( ctmn_357 ) , .Y ( tmp_net727 ) ) ;
NAND2X0_HVT A1116 ( .A1 ( N634 ) , .A2 ( N652 ) , 
    .Y ( \byte_controller/N42 ) ) ;
OR3X1_HVT A1187 ( .A1 ( ctmn_297 ) , .A2 ( N477 ) , .A3 ( N209 ) , 
    .Y ( ctmn_299 ) ) ;
AO22X1_HVT A884 ( .A1 ( HFSNET_3 ) , .A2 ( ctmn_380 ) , .A3 ( N555 ) , 
    .A4 ( \prer[8] ) , .Y ( \byte_controller/bit_controller/N10 ) ) ;
NOR3X0_HVT A1000 ( .A1 ( \byte_controller/dcnt[1] ) , 
    .A2 ( \byte_controller/dcnt[2] ) , .A3 ( \byte_controller/dcnt[0] ) , 
    .Y ( phfnn_471 ) ) ;
INVX0_HVT A1001 ( .A ( phfnn_471 ) , .Y ( ctmn_306 ) ) ;
INVX0_HVT A1055 ( .A ( \byte_controller/bit_controller/N2 ) , .Y ( N615 ) ) ;
OR2X1_HVT A1002 ( .A1 ( \byte_controller/dcnt[1] ) , 
    .A2 ( \byte_controller/dcnt[0] ) , .Y ( ctmn_305 ) ) ;
AO22X1_HVT A886 ( .A1 ( HFSNET_3 ) , .A2 ( ctmn_383 ) , .A3 ( N555 ) , 
    .A4 ( \prer[5] ) , .Y ( \byte_controller/bit_controller/N13 ) ) ;
AO22X1_HVT A887 ( .A1 ( HFSNET_3 ) , .A2 ( ctmn_385 ) , .A3 ( ZBUF_412_0 ) , 
    .A4 ( \prer[3] ) , .Y ( \byte_controller/bit_controller/N15 ) ) ;
AO22X1_HVT A888 ( .A1 ( HFSNET_3 ) , .A2 ( ctmn_387 ) , .A3 ( ZBUF_412_0 ) , 
    .A4 ( \prer[2] ) , .Y ( \byte_controller/bit_controller/N16 ) ) ;
AO22X1_HVT A889 ( .A1 ( HFSNET_3 ) , 
    .A2 ( \byte_controller/bit_controller/N90 ) , .A3 ( ZBUF_412_0 ) , 
    .A4 ( \prer[1] ) , .Y ( \byte_controller/bit_controller/N17 ) ) ;
AO22X1_HVT A890 ( .A1 ( HFSNET_3 ) , .A2 ( N512 ) , .A3 ( N555 ) , 
    .A4 ( \prer[14] ) , .Y ( \byte_controller/bit_controller/N4 ) ) ;
AO21X1_HVT ctmTdsLR_3_1249 ( .A1 ( tmp_net703 ) , 
    .A2 ( \byte_controller/bit_controller/cnt[12] ) , .A3 ( tmp_net676 ) , 
    .Y ( ctmn_369 ) ) ;
XOR2X2_HVT ctmTdsLR_1_1250 ( .A1 ( ctmn_377 ) , .A2 ( phfnn_458 ) , 
    .Y ( ctmn_378 ) ) ;
INVX1_HVT ctmTdsLR_3_1269 ( .A ( ctmn_299 ) , .Y ( tmp_net690 ) ) ;
NAND2X0_HVT A1021 ( .A1 ( ctmn_307 ) , .A2 ( N589 ) , 
    .Y ( \byte_controller/N40 ) ) ;
NAND2X0_HVT ctmTdsLR_3_1260 ( .A1 ( tmp_net682 ) , .A2 ( tmp_net683 ) , 
    .Y ( N546 ) ) ;
OR3X1_HVT ctmTdsLR_1_1261 ( .A1 ( N251 ) , .A2 ( tmp_net726 ) , 
    .A3 ( tmp_net727 ) , .Y ( N545 ) ) ;
AO22X1_HVT ctmTdsLR_5_1271 ( .A1 ( tmp_net688 ) , 
    .A2 ( \byte_controller/c_state[0] ) , .A3 ( tmp_net690 ) , 
    .A4 ( ctmn_876 ) , .Y ( ctmn_403 ) ) ;
NBUFFX4_HVT ZBUF_412_inst_1274 ( .A ( N555 ) , .Y ( ZBUF_412_0 ) ) ;
OR2X1_HVT A1033 ( .A1 ( ctmn_294 ) , .A2 ( ctmn_289 ) , .Y ( N536 ) ) ;
OR3X1_HVT A1058 ( .A1 ( N209 ) , .A2 ( phfnn_471 ) , .A3 ( N478 ) , 
    .Y ( ctmn_307 ) ) ;
AND2X1_HVT ctmi_413 ( .A1 ( phfnn_467 ) , .A2 ( \byte_controller/core_ack ) , 
    .Y ( ctmn_309 ) ) ;
INVX0_HVT ctmTdsLR_1_1276 ( .A ( wb_ack_o ) , .Y ( tmp_net692 ) ) ;
OR2X1_HVT ctmi_419 ( .A1 ( ctmn_299 ) , .A2 ( ctmn_312 ) , .Y ( ctmn_313 ) ) ;
OAI21X1_HVT ctmi_420 ( .A1 ( \cr[6] ) , .A2 ( ctmn_870 ) , .A3 ( ctmn_869 ) , 
    .Y ( ctmn_312 ) ) ;
NAND2X0_HVT ctmi_421 ( .A1 ( \byte_controller/c_state[0] ) , 
    .A2 ( ctmn_309 ) , .Y ( ctmn_314 ) ) ;
NOR2X1_HVT ctmi_427 ( .A1 ( \byte_controller/c_state[2] ) , 
    .A2 ( \byte_controller/c_state[1] ) , .Y ( ctmn_317 ) ) ;
AO21X1_HVT ctmi_432 ( .A1 ( \byte_controller/core_ack ) , 
    .A2 ( \byte_controller/c_state[1] ) , 
    .A3 ( \byte_controller/c_state[3] ) , .Y ( ctmn_319 ) ) ;
MUX21X1_HVT ctmi_434 ( .A1 ( ctmn_883 ) , .A2 ( ctmn_882 ) , 
    .S0 ( \byte_controller/c_state[1] ) , .Y ( ctmn_321 ) ) ;
AND3X1_HVT ctmTdsLR_2_1277 ( .A1 ( tmp_net692 ) , .A2 ( wb_stb_i ) , 
    .A3 ( wb_cyc_i ) , .Y ( N0 ) ) ;
AO22X1_HVT ctmi_442 ( .A1 ( \prer[13] ) , .A2 ( HFSNET_9 ) , .A3 ( \ctr[5] ) , 
    .A4 ( HFSNET_12 ) , .Y ( ctmn_327 ) ) ;
OA221X1_HVT ctmTdsLR_1_1278 ( .A1 ( \byte_controller/c_state[4] ) , 
    .A2 ( \byte_controller/c_state[3] ) , 
    .A3 ( \byte_controller/c_state[4] ) , .A4 ( ctmn_868 ) , 
    .A5 ( ctmn_309 ) , .Y ( \byte_controller/N34 ) ) ;
NAND2X0_HVT A1063 ( .A1 ( N617 ) , .A2 ( N589 ) , 
    .Y ( \byte_controller/N26 ) ) ;
OAI21X1_HVT ctmTdsLR_1_1279 ( .A1 ( N478 ) , .A2 ( ctmn_306 ) , .A3 ( N611 ) , 
    .Y ( tmp_net693 ) ) ;
NAND2X1_HVT A1189 ( .A1 ( \byte_controller/bit_controller/c_state[0] ) , 
    .A2 ( phfnn_467 ) , .Y ( ctmn_394 ) ) ;
OA21X1_HVT A1190 ( .A1 ( ctmn_294 ) , .A2 ( ctmn_289 ) , .A3 ( ctmn_394 ) , 
    .Y ( N598 ) ) ;
INVX0_HVT ctmTdsLR_2_1280 ( .A ( N209 ) , .Y ( tmp_net694 ) ) ;
AND2X1_HVT A1192 ( .A1 ( HFSNET_5 ) , .A2 ( ctmn_893 ) , .Y ( N725 ) ) ;
OR2X1_HVT A1193 ( .A1 ( N615 ) , .A2 ( ctmn_273 ) , .Y ( N752 ) ) ;
AO22X1_HVT ctmTdsLR_3_1281 ( .A1 ( tmp_net693 ) , .A2 ( tmp_net694 ) , 
    .A3 ( ctmn_403 ) , .A4 ( \cr[5] ) , .Y ( \byte_controller/N24 ) ) ;
OR3X1_HVT ctmTdsLR_1_1282 ( .A1 ( ctmn_326 ) , .A2 ( ctmn_331 ) , 
    .A3 ( ctmn_327 ) , .Y ( N20 ) ) ;
AO221X1_HVT ctmTdsLR_1_1283 ( .A1 ( ctmn_297 ) , .A2 ( \rxr[7] ) , 
    .A3 ( ctmn_319 ) , .A4 ( \cr[3] ) , .A5 ( phfnn_466 ) , 
    .Y ( tmp_net695 ) ) ;
OR2X1_HVT ctmi_519 ( .A1 ( N496 ) , .A2 ( phfnn_459 ) , .Y ( ctmn_379 ) ) ;
OA221X1_HVT ctmTdsLR_2_1284 ( .A1 ( tmp_net695 ) , .A2 ( \rxr[7] ) , 
    .A3 ( tmp_net695 ) , .A4 ( ctmn_321 ) , .A5 ( phfnn_467 ) , 
    .Y ( \byte_controller/N31 ) ) ;
OR2X1_HVT ctmTdsLR_1_1285 ( .A1 ( ctmn_291 ) , .A2 ( ctmn_283 ) , 
    .Y ( tmp_net696 ) ) ;
AND3X1_HVT ctmTdsLR_2_1286 ( .A1 ( phfnn_467 ) , .A2 ( tmp_net696 ) , 
    .A3 ( \byte_controller/bit_controller/clk_en ) , 
    .Y ( \byte_controller/bit_controller/N80 ) ) ;
AND2X1_HVT ctmTdsLR_1_1287 ( .A1 ( \byte_controller/bit_controller/sda_chk ) , 
    .A2 ( sda_padoen_o ) , .Y ( N628 ) ) ;
NOR4X1_HVT ctmTdsLR_1_1288 ( .A1 ( ctmn_849 ) , 
    .A2 ( \byte_controller/core_cmd[1] ) , .A3 ( ctmn_943 ) , .A4 ( N536 ) , 
    .Y ( \byte_controller/bit_controller/N79 ) ) ;
INVX0_HVT ctmTdsLR_1_1289 ( .A ( N598 ) , .Y ( tmp_net697 ) ) ;
OAI22X1_HVT ctmTdsLR_3_1291 ( .A1 ( N598 ) , .A2 ( scl_padoen_o ) , 
    .A3 ( tmp_net697 ) , .A4 ( tmp_net698 ) , .Y ( SEQMAP_NET_134 ) ) ;
endmodule


