###############################################################
#  Generated by:      Cadence Innovus 20.10-p004_1
#  OS:                Linux x86_64(Host ID ictc-eda-be-9-ldap-1)
#  Generated on:      Mon Sep 15 11:44:48 2025
#  Design:            croc_chip
#  Command:           report_ccopt_skew_groups -file ./rpt/03_CTS_fn/ccopt_skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

---------------------------------------------------------------------------------
Skew Group                    Sources    Constrained Sinks    Unconstrained Sinks
---------------------------------------------------------------------------------
clk_jtg/func_mode_ideal_bc       1              289                    1
clk_jtg/func_mode_ideal_wc       1              289                    1
clk_rtc/func_mode_ideal_bc       1                0                    1
clk_rtc/func_mode_ideal_wc       1                0                    1
clk_sys/func_mode_ideal_bc       1             4982                    1
clk_sys/func_mode_ideal_wc       1             4982                    1
---------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner           Skew Group                    ID Target    Min ID      Max ID      Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
delay_wc:setup.early    clk_jtg/func_mode_ideal_bc        -         0.802       0.929      0.867        0.049       ignored                  -         0.127              -
                        clk_jtg/func_mode_ideal_wc        -         0.802       0.929      0.867        0.049       ignored                  -         0.127              -
                        clk_rtc/func_mode_ideal_bc        -        No paths    No paths    inf       inf            ignored                  -           -                -
                        clk_rtc/func_mode_ideal_wc        -        No paths    No paths    inf       inf            ignored                  -           -                -
                        clk_sys/func_mode_ideal_bc        -         1.803       2.086      1.990        0.055       ignored                  -         0.283              -
                        clk_sys/func_mode_ideal_wc        -         1.803       2.086      1.990        0.055       ignored                  -         0.283              -
delay_wc:setup.late     clk_jtg/func_mode_ideal_bc    none          0.805       0.943      0.870        0.049       explicit             0.150         0.138    100% {0.805, 0.943}
                        clk_jtg/func_mode_ideal_wc    none          0.805       0.943      0.870        0.049       explicit             0.150         0.138    100% {0.805, 0.943}
                        clk_rtc/func_mode_ideal_bc    none         No paths    No paths    inf       inf            explicit             0.150           -                -
                        clk_rtc/func_mode_ideal_wc    none         No paths    No paths    inf       inf            explicit             0.150           -                -
                        clk_sys/func_mode_ideal_bc    none          1.807       2.116      1.994        0.055       explicit            *0.150         0.309    87.8% {1.913, 2.063}
                        clk_sys/func_mode_ideal_wc    none          1.807       2.116      1.994        0.055       explicit            *0.150         0.309    87.8% {1.913, 2.063}
delay_bc:hold.early     clk_jtg/func_mode_ideal_bc        -         0.346       0.404      0.378        0.021       ignored                  -         0.058              -
                        clk_jtg/func_mode_ideal_wc        -         0.346       0.404      0.378        0.021       ignored                  -         0.058              -
                        clk_rtc/func_mode_ideal_bc        -        No paths    No paths    inf       inf            ignored                  -           -                -
                        clk_rtc/func_mode_ideal_wc        -        No paths    No paths    inf       inf            ignored                  -           -                -
                        clk_sys/func_mode_ideal_bc        -         0.773       0.913      0.861        0.027       ignored                  -         0.140              -
                        clk_sys/func_mode_ideal_wc        -         0.773       0.913      0.861        0.027       ignored                  -         0.140              -
delay_bc:hold.late      clk_jtg/func_mode_ideal_bc        -         0.347       0.406      0.379        0.021       ignored                  -         0.058              -
                        clk_jtg/func_mode_ideal_wc        -         0.347       0.406      0.379        0.021       ignored                  -         0.058              -
                        clk_rtc/func_mode_ideal_bc        -        No paths    No paths    inf       inf            ignored                  -           -                -
                        clk_rtc/func_mode_ideal_wc        -        No paths    No paths    inf       inf            ignored                  -           -                -
                        clk_sys/func_mode_ideal_bc        -         0.774       0.915      0.862        0.027       ignored                  -         0.140              -
                        clk_sys/func_mode_ideal_wc        -         0.774       0.915      0.862        0.027       ignored                  -         0.140              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------------
Timing Corner           Skew Group                    Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------------
delay_wc:setup.early    clk_jtg/func_mode_ideal_bc    0.802        1      0.929        2
-    min i_croc_soc/i_croc/i_dmi_jtag/data_q_11__reg/CLK
-    max i_croc_soc/i_croc/i_dmi_jtag/data_q_17__reg/CLK
                        clk_jtg/func_mode_ideal_wc    0.802        9      0.929       10
-    min i_croc_soc/i_croc/i_dmi_jtag/data_q_11__reg/CLK
-    max i_croc_soc/i_croc/i_dmi_jtag/data_q_17__reg/CLK
                        clk_sys/func_mode_ideal_bc    1.803       33      2.086       34
-    min i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_compressed_i_15__reg/CLK
-    max i_croc_soc/i_croc/i_timer/prescaler_lo_i_counter_value_o_4__reg/CLK
                        clk_sys/func_mode_ideal_wc    1.803       41      2.086       42
-    min i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_compressed_i_15__reg/CLK
-    max i_croc_soc/i_croc/i_timer/prescaler_lo_i_counter_value_o_4__reg/CLK
delay_wc:setup.late     clk_jtg/func_mode_ideal_bc    0.805        3      0.943        4
-    min i_croc_soc/i_croc/i_dmi_jtag/data_q_11__reg/CLK
-    max i_croc_soc/i_croc/i_dmi_jtag/td_o_reg/CLK
                        clk_jtg/func_mode_ideal_wc    0.805       11      0.943       12
-    min i_croc_soc/i_croc/i_dmi_jtag/data_q_11__reg/CLK
-    max i_croc_soc/i_croc/i_dmi_jtag/td_o_reg/CLK
                        clk_sys/func_mode_ideal_bc    1.807       35      2.116       36
-    min i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_compressed_i_15__reg/CLK
-    max i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_24__reg/CLK
                        clk_sys/func_mode_ideal_wc    1.807       43      2.116       44
-    min i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_compressed_i_15__reg/CLK
-    max i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_24__reg/CLK
delay_bc:hold.early     clk_jtg/func_mode_ideal_bc    0.346        5      0.404        6
-    min i_croc_soc/i_croc/i_dmi_jtag/data_q_14__reg/CLK
-    max i_croc_soc/i_croc/i_dmi_jtag/dmi_36__reg/CLK
                        clk_jtg/func_mode_ideal_wc    0.346       13      0.404       14
-    min i_croc_soc/i_croc/i_dmi_jtag/data_q_14__reg/CLK
-    max i_croc_soc/i_croc/i_dmi_jtag/dmi_36__reg/CLK
                        clk_sys/func_mode_ideal_bc    0.773       37      0.913       38
-    min i_croc_soc/i_croc/i_obi_demux_i_counter_overflow_o_reg/CLK
-    max i_croc_soc/i_croc/i_timer/prescaler_hi_i_counter_value_o_5__reg/CLK
                        clk_sys/func_mode_ideal_wc    0.773       45      0.913       46
-    min i_croc_soc/i_croc/i_obi_demux_i_counter_overflow_o_reg/CLK
-    max i_croc_soc/i_croc/i_timer/prescaler_hi_i_counter_value_o_5__reg/CLK
delay_bc:hold.late      clk_jtg/func_mode_ideal_bc    0.347        7      0.406        8
-    min i_croc_soc/i_croc/i_dmi_jtag/data_q_14__reg/CLK
-    max i_croc_soc/i_croc/i_dmi_jtag/dmi_36__reg/CLK
                        clk_jtg/func_mode_ideal_wc    0.347       15      0.406       16
-    min i_croc_soc/i_croc/i_dmi_jtag/data_q_14__reg/CLK
-    max i_croc_soc/i_croc/i_dmi_jtag/dmi_36__reg/CLK
                        clk_sys/func_mode_ideal_bc    0.774       39      0.915       40
-    min i_croc_soc/i_croc/i_obi_demux_i_counter_overflow_o_reg/CLK
-    max i_croc_soc/i_croc/i_timer/prescaler_hi_i_counter_value_o_5__reg/CLK
                        clk_sys/func_mode_ideal_wc    0.774       47      0.915       48
-    min i_croc_soc/i_croc/i_obi_demux_i_counter_overflow_o_reg/CLK
-    max i_croc_soc/i_croc/i_timer/prescaler_hi_i_counter_value_o_5__reg/CLK
----------------------------------------------------------------------------------------------------

Timing for timing corner delay_wc:setup.early, min clock_path:
==============================================================

PathID    : 1
Path type : skew group clk_jtg/func_mode_ideal_bc (path 1 of 1)
Start     : jtag_tck_i
End       : i_croc_soc/i_croc/i_dmi_jtag/data_q_11__reg/CLK
Delay     : 0.802

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
jtag_tck_i
-     -               rise   -       0.000   0.123  0.246  (406.710,1.500)    -            1    
pad_jtag_tck_i/pad
-     sg13g2_IOPadIn  rise   0.005   0.005   0.123  -      (406.710,1.500)      0.000   -       
pad_jtag_tck_i/p2c
-     sg13g2_IOPadIn  rise   0.173   0.178   0.183  0.065  (406.685,179.855)  178.380      3    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/A
-     sg13g2_buf_8    rise   0.004   0.182   0.120  -      (426.720,368.580)  208.760   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/X
-     sg13g2_buf_8    rise   0.230   0.412   0.157  0.172  (428.640,367.740)    2.760      9    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00522/A
-     sg13g2_buf_4    rise   0.011   0.424   0.159  -      (427.680,376.140)    9.360   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00522/X
-     sg13g2_buf_4    rise   0.371   0.795   0.267  0.157  (425.760,375.300)    2.760     32    
i_croc_soc/i_croc/i_dmi_jtag/data_q_11__reg/CLK
-     sg13g2_dfrbp_1  rise   0.007   0.802   0.268  -      (429.120,380.340)    8.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner delay_wc:setup.early, max clock_path:
==============================================================

PathID    : 2
Path type : skew group clk_jtg/func_mode_ideal_bc (path 1 of 1)
Start     : jtag_tck_i
End       : i_croc_soc/i_croc/i_dmi_jtag/address_q_2__reg/CLK
Delay     : 0.929

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
jtag_tck_i
-     -               rise   -       0.000   0.123  0.246  (406.710,1.500)    -            1    
pad_jtag_tck_i/pad
-     sg13g2_IOPadIn  rise   0.005   0.005   0.123  -      (406.710,1.500)      0.000   -       
pad_jtag_tck_i/p2c
-     sg13g2_IOPadIn  rise   0.173   0.178   0.183  0.065  (406.685,179.855)  178.380      3    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/A
-     sg13g2_buf_8    rise   0.004   0.182   0.120  -      (426.720,368.580)  208.760   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/X
-     sg13g2_buf_8    rise   0.230   0.412   0.157  0.172  (428.640,367.740)    2.760      9    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00528/A
-     sg13g2_buf_2    rise   0.011   0.424   0.159  -      (421.920,376.140)   15.120   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00528/X
-     sg13g2_buf_2    rise   0.494   0.918   0.495  0.153  (420.960,375.300)    1.800     32    
i_croc_soc/i_croc/i_dmi_jtag/address_q_2__reg/CLK
-     sg13g2_dfrbp_1  rise   0.011   0.929   0.496  -      (353.280,425.700)  118.080   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner delay_wc:setup.late, min clock_path:
=============================================================

PathID    : 3
Path type : skew group clk_jtg/func_mode_ideal_bc (path 1 of 1)
Start     : jtag_tck_i
End       : i_croc_soc/i_croc/i_dmi_jtag/data_q_11__reg/CLK
Delay     : 0.805

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
jtag_tck_i
-     -               rise   -       0.000   0.148  0.246  (406.710,1.500)    -            1    
pad_jtag_tck_i/pad
-     sg13g2_IOPadIn  rise   0.007   0.007   0.148  -      (406.710,1.500)      0.000   -       
pad_jtag_tck_i/p2c
-     sg13g2_IOPadIn  rise   0.174   0.180   0.184  0.065  (406.685,179.855)  178.380      3    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/A
-     sg13g2_buf_8    rise   0.004   0.185   0.121  -      (426.720,368.580)  208.760   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/X
-     sg13g2_buf_8    rise   0.230   0.415   0.157  0.172  (428.640,367.740)    2.760      9    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00522/A
-     sg13g2_buf_4    rise   0.011   0.427   0.159  -      (427.680,376.140)    9.360   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00522/X
-     sg13g2_buf_4    rise   0.371   0.798   0.267  0.157  (425.760,375.300)    2.760     32    
i_croc_soc/i_croc/i_dmi_jtag/data_q_11__reg/CLK
-     sg13g2_dfrbp_1  rise   0.007   0.805   0.268  -      (429.120,380.340)    8.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner delay_wc:setup.late, max clock_path:
=============================================================

PathID    : 4
Path type : skew group clk_jtg/func_mode_ideal_bc (path 1 of 1)
Start     : jtag_tck_i
End       : i_croc_soc/i_croc/i_dmi_jtag/td_o_reg/CLK
Delay     : 0.943

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
jtag_tck_i
-     -               rise   -       0.000   0.148  0.246  (406.710,1.500)     -           1     
pad_jtag_tck_i/pad
-     sg13g2_IOPadIn  rise   0.007   0.007   0.148  -      (406.710,1.500)       0.000   -       
pad_jtag_tck_i/p2c
-     sg13g2_IOPadIn  rise   0.174   0.180   0.184  0.065  (406.685,179.855)   178.380     3     
i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_i_tck_inv/i_inv/A
-     sg13g2_inv_8    rise   0.005   0.185   0.121  -      (426.720,350.100)   190.280   -       
i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_i_tck_inv/i_inv/Y
-     sg13g2_inv_8    rise   0.049   0.235   0.045  0.006  (426.720,350.940)     0.840     1     
i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_i_dft_tck_mux/i_mux/A0
-     sg13g2_mux2_1   fall   0.001   0.235   0.029  -      (432.960,357.660)    12.960   -       
i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_i_dft_tck_mux/i_mux/X
-     sg13g2_mux2_1   fall   0.169   0.404   0.063  0.005  (434.880,356.820)     2.760     1     
i_croc_soc/i_croc/i_dmi_jtag/CTS_cid_buf_00550/A
-     sg13g2_buf_4    fall   0.001   0.404   0.063  -      (433.440,350.100)     8.160   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_cid_buf_00550/X
-     sg13g2_buf_4    fall   0.222   0.627   0.157  0.107  (435.360,350.940)     2.760     1     
i_croc_soc/i_croc/i_dmi_jtag/td_o_reg/CLK
-     sg13g2_dfrbp_1  fall   0.016   0.643   0.159  -      (1100.640,350.100)  666.120   -       
Pin Insertion delay
-     -               fall   0.300   0.943   -      -      -                   -         -       -
-------------------------------------------------------------------------------------------------------

Timing for timing corner delay_bc:hold.early, min clock_path:
=============================================================

PathID    : 5
Path type : skew group clk_jtg/func_mode_ideal_bc (path 1 of 1)
Start     : jtag_tck_i
End       : i_croc_soc/i_croc/i_dmi_jtag/data_q_14__reg/CLK
Delay     : 0.346

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
jtag_tck_i
-     -               rise   -       0.000   0.088  0.241  (406.710,1.500)    -            1    
pad_jtag_tck_i/pad
-     sg13g2_IOPadIn  rise   0.005   0.005   0.088  -      (406.710,1.500)      0.000   -       
pad_jtag_tck_i/p2c
-     sg13g2_IOPadIn  rise   0.072   0.077   0.087  0.069  (406.685,179.855)  178.380      3    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/A
-     sg13g2_buf_8    rise   0.005   0.082   0.057  -      (426.720,368.580)  208.760   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/X
-     sg13g2_buf_8    rise   0.088   0.170   0.070  0.176  (428.640,367.740)    2.760      9    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00522/A
-     sg13g2_buf_4    rise   0.012   0.182   0.075  -      (427.680,376.140)    9.360   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00522/X
-     sg13g2_buf_4    rise   0.157   0.339   0.123  0.169  (425.760,375.300)    2.760     32    
i_croc_soc/i_croc/i_dmi_jtag/data_q_14__reg/CLK
-     sg13g2_dfrbp_1  rise   0.007   0.346   0.123  -      (428.160,383.700)   10.800   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner delay_bc:hold.early, max clock_path:
=============================================================

PathID    : 6
Path type : skew group clk_jtg/func_mode_ideal_bc (path 1 of 1)
Start     : jtag_tck_i
End       : i_croc_soc/i_croc/i_dmi_jtag/address_q_2__reg/CLK
Delay     : 0.404

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
jtag_tck_i
-     -               rise   -       0.000   0.088  0.241  (406.710,1.500)    -            1    
pad_jtag_tck_i/pad
-     sg13g2_IOPadIn  rise   0.005   0.005   0.088  -      (406.710,1.500)      0.000   -       
pad_jtag_tck_i/p2c
-     sg13g2_IOPadIn  rise   0.072   0.077   0.087  0.069  (406.685,179.855)  178.380      3    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/A
-     sg13g2_buf_8    rise   0.005   0.082   0.057  -      (426.720,368.580)  208.760   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/X
-     sg13g2_buf_8    rise   0.088   0.170   0.070  0.176  (428.640,367.740)    2.760      9    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00528/A
-     sg13g2_buf_2    rise   0.012   0.182   0.075  -      (421.920,376.140)   15.120   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00528/X
-     sg13g2_buf_2    rise   0.210   0.393   0.227  0.165  (420.960,375.300)    1.800     32    
i_croc_soc/i_croc/i_dmi_jtag/address_q_2__reg/CLK
-     sg13g2_dfrbp_1  rise   0.012   0.404   0.227  -      (353.280,425.700)  118.080   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner delay_bc:hold.late, min clock_path:
============================================================

PathID    : 7
Path type : skew group clk_jtg/func_mode_ideal_bc (path 1 of 1)
Start     : jtag_tck_i
End       : i_croc_soc/i_croc/i_dmi_jtag/data_q_14__reg/CLK
Delay     : 0.347

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
jtag_tck_i
-     -               rise   -       0.000   0.105  0.241  (406.710,1.500)    -            1    
pad_jtag_tck_i/pad
-     sg13g2_IOPadIn  rise   0.007   0.007   0.106  -      (406.710,1.500)      0.000   -       
pad_jtag_tck_i/p2c
-     sg13g2_IOPadIn  rise   0.072   0.079   0.087  0.069  (406.685,179.855)  178.380      3    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/A
-     sg13g2_buf_8    rise   0.005   0.083   0.057  -      (426.720,368.580)  208.760   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/X
-     sg13g2_buf_8    rise   0.088   0.171   0.070  0.176  (428.640,367.740)    2.760      9    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00522/A
-     sg13g2_buf_4    rise   0.012   0.183   0.075  -      (427.680,376.140)    9.360   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00522/X
-     sg13g2_buf_4    rise   0.157   0.340   0.123  0.169  (425.760,375.300)    2.760     32    
i_croc_soc/i_croc/i_dmi_jtag/data_q_14__reg/CLK
-     sg13g2_dfrbp_1  rise   0.007   0.347   0.123  -      (428.160,383.700)   10.800   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner delay_bc:hold.late, max clock_path:
============================================================

PathID    : 8
Path type : skew group clk_jtg/func_mode_ideal_bc (path 1 of 1)
Start     : jtag_tck_i
End       : i_croc_soc/i_croc/i_dmi_jtag/address_q_2__reg/CLK
Delay     : 0.406

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
jtag_tck_i
-     -               rise   -       0.000   0.105  0.241  (406.710,1.500)    -            1    
pad_jtag_tck_i/pad
-     sg13g2_IOPadIn  rise   0.007   0.007   0.106  -      (406.710,1.500)      0.000   -       
pad_jtag_tck_i/p2c
-     sg13g2_IOPadIn  rise   0.072   0.079   0.087  0.069  (406.685,179.855)  178.380      3    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/A
-     sg13g2_buf_8    rise   0.005   0.083   0.057  -      (426.720,368.580)  208.760   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/X
-     sg13g2_buf_8    rise   0.088   0.171   0.070  0.176  (428.640,367.740)    2.760      9    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00528/A
-     sg13g2_buf_2    rise   0.012   0.183   0.075  -      (421.920,376.140)   15.120   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00528/X
-     sg13g2_buf_2    rise   0.210   0.394   0.227  0.165  (420.960,375.300)    1.800     32    
i_croc_soc/i_croc/i_dmi_jtag/address_q_2__reg/CLK
-     sg13g2_dfrbp_1  rise   0.012   0.406   0.227  -      (353.280,425.700)  118.080   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner delay_wc:setup.early, min clock_path:
==============================================================

PathID    : 9
Path type : skew group clk_jtg/func_mode_ideal_wc (path 1 of 1)
Start     : jtag_tck_i
End       : i_croc_soc/i_croc/i_dmi_jtag/data_q_11__reg/CLK
Delay     : 0.802

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
jtag_tck_i
-     -               rise   -       0.000   0.123  0.246  (406.710,1.500)    -            1    
pad_jtag_tck_i/pad
-     sg13g2_IOPadIn  rise   0.005   0.005   0.123  -      (406.710,1.500)      0.000   -       
pad_jtag_tck_i/p2c
-     sg13g2_IOPadIn  rise   0.173   0.178   0.183  0.065  (406.685,179.855)  178.380      3    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/A
-     sg13g2_buf_8    rise   0.004   0.182   0.120  -      (426.720,368.580)  208.760   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/X
-     sg13g2_buf_8    rise   0.230   0.412   0.157  0.172  (428.640,367.740)    2.760      9    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00522/A
-     sg13g2_buf_4    rise   0.011   0.424   0.159  -      (427.680,376.140)    9.360   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00522/X
-     sg13g2_buf_4    rise   0.371   0.795   0.267  0.157  (425.760,375.300)    2.760     32    
i_croc_soc/i_croc/i_dmi_jtag/data_q_11__reg/CLK
-     sg13g2_dfrbp_1  rise   0.007   0.802   0.268  -      (429.120,380.340)    8.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner delay_wc:setup.early, max clock_path:
==============================================================

PathID    : 10
Path type : skew group clk_jtg/func_mode_ideal_wc (path 1 of 1)
Start     : jtag_tck_i
End       : i_croc_soc/i_croc/i_dmi_jtag/address_q_2__reg/CLK
Delay     :  0.929

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
jtag_tck_i
-     -               rise   -       0.000   0.123  0.246  (406.710,1.500)    -            1    
pad_jtag_tck_i/pad
-     sg13g2_IOPadIn  rise   0.005   0.005   0.123  -      (406.710,1.500)      0.000   -       
pad_jtag_tck_i/p2c
-     sg13g2_IOPadIn  rise   0.173   0.178   0.183  0.065  (406.685,179.855)  178.380      3    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/A
-     sg13g2_buf_8    rise   0.004   0.182   0.120  -      (426.720,368.580)  208.760   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/X
-     sg13g2_buf_8    rise   0.230   0.412   0.157  0.172  (428.640,367.740)    2.760      9    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00528/A
-     sg13g2_buf_2    rise   0.011   0.424   0.159  -      (421.920,376.140)   15.120   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00528/X
-     sg13g2_buf_2    rise   0.494   0.918   0.495  0.153  (420.960,375.300)    1.800     32    
i_croc_soc/i_croc/i_dmi_jtag/address_q_2__reg/CLK
-     sg13g2_dfrbp_1  rise   0.011   0.929   0.496  -      (353.280,425.700)  118.080   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner delay_wc:setup.late, min clock_path:
=============================================================

PathID    : 11
Path type : skew group clk_jtg/func_mode_ideal_wc (path 1 of 1)
Start     : jtag_tck_i
End       : i_croc_soc/i_croc/i_dmi_jtag/data_q_11__reg/CLK
Delay     :  0.805

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
jtag_tck_i
-     -               rise   -       0.000   0.148  0.246  (406.710,1.500)    -            1    
pad_jtag_tck_i/pad
-     sg13g2_IOPadIn  rise   0.007   0.007   0.148  -      (406.710,1.500)      0.000   -       
pad_jtag_tck_i/p2c
-     sg13g2_IOPadIn  rise   0.174   0.180   0.184  0.065  (406.685,179.855)  178.380      3    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/A
-     sg13g2_buf_8    rise   0.004   0.185   0.121  -      (426.720,368.580)  208.760   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/X
-     sg13g2_buf_8    rise   0.230   0.415   0.157  0.172  (428.640,367.740)    2.760      9    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00522/A
-     sg13g2_buf_4    rise   0.011   0.427   0.159  -      (427.680,376.140)    9.360   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00522/X
-     sg13g2_buf_4    rise   0.371   0.798   0.267  0.157  (425.760,375.300)    2.760     32    
i_croc_soc/i_croc/i_dmi_jtag/data_q_11__reg/CLK
-     sg13g2_dfrbp_1  rise   0.007   0.805   0.268  -      (429.120,380.340)    8.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner delay_wc:setup.late, max clock_path:
=============================================================

PathID    : 12
Path type : skew group clk_jtg/func_mode_ideal_wc (path 1 of 1)
Start     : jtag_tck_i
End       : i_croc_soc/i_croc/i_dmi_jtag/td_o_reg/CLK
Delay     :  0.943

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
jtag_tck_i
-     -               rise   -       0.000   0.148  0.246  (406.710,1.500)     -           1     
pad_jtag_tck_i/pad
-     sg13g2_IOPadIn  rise   0.007   0.007   0.148  -      (406.710,1.500)       0.000   -       
pad_jtag_tck_i/p2c
-     sg13g2_IOPadIn  rise   0.174   0.180   0.184  0.065  (406.685,179.855)   178.380     3     
i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_i_tck_inv/i_inv/A
-     sg13g2_inv_8    rise   0.005   0.185   0.121  -      (426.720,350.100)   190.280   -       
i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_i_tck_inv/i_inv/Y
-     sg13g2_inv_8    rise   0.049   0.235   0.045  0.006  (426.720,350.940)     0.840     1     
i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_i_dft_tck_mux/i_mux/A0
-     sg13g2_mux2_1   fall   0.001   0.235   0.029  -      (432.960,357.660)    12.960   -       
i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_i_dft_tck_mux/i_mux/X
-     sg13g2_mux2_1   fall   0.169   0.404   0.063  0.005  (434.880,356.820)     2.760     1     
i_croc_soc/i_croc/i_dmi_jtag/CTS_cid_buf_00550/A
-     sg13g2_buf_4    fall   0.001   0.404   0.063  -      (433.440,350.100)     8.160   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_cid_buf_00550/X
-     sg13g2_buf_4    fall   0.222   0.627   0.157  0.107  (435.360,350.940)     2.760     1     
i_croc_soc/i_croc/i_dmi_jtag/td_o_reg/CLK
-     sg13g2_dfrbp_1  fall   0.016   0.643   0.159  -      (1100.640,350.100)  666.120   -       
Pin Insertion delay
-     -               fall   0.300   0.943   -      -      -                   -         -       -
-------------------------------------------------------------------------------------------------------

Timing for timing corner delay_bc:hold.early, min clock_path:
=============================================================

PathID    : 13
Path type : skew group clk_jtg/func_mode_ideal_wc (path 1 of 1)
Start     : jtag_tck_i
End       : i_croc_soc/i_croc/i_dmi_jtag/data_q_14__reg/CLK
Delay     :  0.346

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
jtag_tck_i
-     -               rise   -       0.000   0.088  0.241  (406.710,1.500)    -            1    
pad_jtag_tck_i/pad
-     sg13g2_IOPadIn  rise   0.005   0.005   0.088  -      (406.710,1.500)      0.000   -       
pad_jtag_tck_i/p2c
-     sg13g2_IOPadIn  rise   0.072   0.077   0.087  0.069  (406.685,179.855)  178.380      3    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/A
-     sg13g2_buf_8    rise   0.005   0.082   0.057  -      (426.720,368.580)  208.760   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/X
-     sg13g2_buf_8    rise   0.088   0.170   0.070  0.176  (428.640,367.740)    2.760      9    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00522/A
-     sg13g2_buf_4    rise   0.012   0.182   0.075  -      (427.680,376.140)    9.360   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00522/X
-     sg13g2_buf_4    rise   0.157   0.339   0.123  0.169  (425.760,375.300)    2.760     32    
i_croc_soc/i_croc/i_dmi_jtag/data_q_14__reg/CLK
-     sg13g2_dfrbp_1  rise   0.007   0.346   0.123  -      (428.160,383.700)   10.800   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner delay_bc:hold.early, max clock_path:
=============================================================

PathID    : 14
Path type : skew group clk_jtg/func_mode_ideal_wc (path 1 of 1)
Start     : jtag_tck_i
End       : i_croc_soc/i_croc/i_dmi_jtag/address_q_2__reg/CLK
Delay     :  0.404

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
jtag_tck_i
-     -               rise   -       0.000   0.088  0.241  (406.710,1.500)    -            1    
pad_jtag_tck_i/pad
-     sg13g2_IOPadIn  rise   0.005   0.005   0.088  -      (406.710,1.500)      0.000   -       
pad_jtag_tck_i/p2c
-     sg13g2_IOPadIn  rise   0.072   0.077   0.087  0.069  (406.685,179.855)  178.380      3    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/A
-     sg13g2_buf_8    rise   0.005   0.082   0.057  -      (426.720,368.580)  208.760   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/X
-     sg13g2_buf_8    rise   0.088   0.170   0.070  0.176  (428.640,367.740)    2.760      9    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00528/A
-     sg13g2_buf_2    rise   0.012   0.182   0.075  -      (421.920,376.140)   15.120   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00528/X
-     sg13g2_buf_2    rise   0.210   0.393   0.227  0.165  (420.960,375.300)    1.800     32    
i_croc_soc/i_croc/i_dmi_jtag/address_q_2__reg/CLK
-     sg13g2_dfrbp_1  rise   0.012   0.404   0.227  -      (353.280,425.700)  118.080   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner delay_bc:hold.late, min clock_path:
============================================================

PathID    : 15
Path type : skew group clk_jtg/func_mode_ideal_wc (path 1 of 1)
Start     : jtag_tck_i
End       : i_croc_soc/i_croc/i_dmi_jtag/data_q_14__reg/CLK
Delay     :  0.347

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
jtag_tck_i
-     -               rise   -       0.000   0.105  0.241  (406.710,1.500)    -            1    
pad_jtag_tck_i/pad
-     sg13g2_IOPadIn  rise   0.007   0.007   0.106  -      (406.710,1.500)      0.000   -       
pad_jtag_tck_i/p2c
-     sg13g2_IOPadIn  rise   0.072   0.079   0.087  0.069  (406.685,179.855)  178.380      3    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/A
-     sg13g2_buf_8    rise   0.005   0.083   0.057  -      (426.720,368.580)  208.760   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/X
-     sg13g2_buf_8    rise   0.088   0.171   0.070  0.176  (428.640,367.740)    2.760      9    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00522/A
-     sg13g2_buf_4    rise   0.012   0.183   0.075  -      (427.680,376.140)    9.360   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00522/X
-     sg13g2_buf_4    rise   0.157   0.340   0.123  0.169  (425.760,375.300)    2.760     32    
i_croc_soc/i_croc/i_dmi_jtag/data_q_14__reg/CLK
-     sg13g2_dfrbp_1  rise   0.007   0.347   0.123  -      (428.160,383.700)   10.800   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner delay_bc:hold.late, max clock_path:
============================================================

PathID    : 16
Path type : skew group clk_jtg/func_mode_ideal_wc (path 1 of 1)
Start     : jtag_tck_i
End       : i_croc_soc/i_croc/i_dmi_jtag/address_q_2__reg/CLK
Delay     :  0.406

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
jtag_tck_i
-     -               rise   -       0.000   0.105  0.241  (406.710,1.500)    -            1    
pad_jtag_tck_i/pad
-     sg13g2_IOPadIn  rise   0.007   0.007   0.106  -      (406.710,1.500)      0.000   -       
pad_jtag_tck_i/p2c
-     sg13g2_IOPadIn  rise   0.072   0.079   0.087  0.069  (406.685,179.855)  178.380      3    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/A
-     sg13g2_buf_8    rise   0.005   0.083   0.057  -      (426.720,368.580)  208.760   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00537/X
-     sg13g2_buf_8    rise   0.088   0.171   0.070  0.176  (428.640,367.740)    2.760      9    
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00528/A
-     sg13g2_buf_2    rise   0.012   0.183   0.075  -      (421.920,376.140)   15.120   -       
i_croc_soc/i_croc/i_dmi_jtag/CTS_ccl_a_buf_00528/X
-     sg13g2_buf_2    rise   0.210   0.394   0.227  0.165  (420.960,375.300)    1.800     32    
i_croc_soc/i_croc/i_dmi_jtag/address_q_2__reg/CLK
-     sg13g2_dfrbp_1  rise   0.012   0.406   0.227  -      (353.280,425.700)  118.080   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner delay_wc:setup.early, min clock_path:
==============================================================

There are no paths in this timing group.

Timing for timing corner delay_wc:setup.early, max clock_path:
==============================================================

There are no paths in this timing group.

Timing for timing corner delay_wc:setup.late, min clock_path:
=============================================================

There are no paths in this timing group.

Timing for timing corner delay_wc:setup.late, max clock_path:
=============================================================

There are no paths in this timing group.

Timing for timing corner delay_bc:hold.early, min clock_path:
=============================================================

There are no paths in this timing group.

Timing for timing corner delay_bc:hold.early, max clock_path:
=============================================================

There are no paths in this timing group.

Timing for timing corner delay_bc:hold.late, min clock_path:
============================================================

There are no paths in this timing group.

Timing for timing corner delay_bc:hold.late, max clock_path:
============================================================

There are no paths in this timing group.

Timing for timing corner delay_wc:setup.early, min clock_path:
==============================================================

There are no paths in this timing group.

Timing for timing corner delay_wc:setup.early, max clock_path:
==============================================================

There are no paths in this timing group.

Timing for timing corner delay_wc:setup.late, min clock_path:
=============================================================

There are no paths in this timing group.

Timing for timing corner delay_wc:setup.late, max clock_path:
=============================================================

There are no paths in this timing group.

Timing for timing corner delay_bc:hold.early, min clock_path:
=============================================================

There are no paths in this timing group.

Timing for timing corner delay_bc:hold.early, max clock_path:
=============================================================

There are no paths in this timing group.

Timing for timing corner delay_bc:hold.late, min clock_path:
============================================================

There are no paths in this timing group.

Timing for timing corner delay_bc:hold.late, max clock_path:
============================================================

There are no paths in this timing group.

Timing for timing corner delay_wc:setup.early, min clock_path:
==============================================================

PathID    : 33
Path type : skew group clk_sys/func_mode_ideal_bc (path 1 of 1)
Start     : clk_i
End       : i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_compressed_i_15__reg/CLK
Delay     :  1.803

--------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
clk_i
-     -               rise   -       0.000   0.123  0.246  (220.000,1838.520)   -            1    
pad_clk_i/pad
-     sg13g2_IOPadIn  rise   0.005   0.005   0.123  -      (220.000,1838.520)     0.000   -       
pad_clk_i/p2c
-     sg13g2_IOPadIn  rise   0.163   0.169   0.159  0.055  (220.025,1660.165)   178.380      1    
i_croc_soc/CTS_cid_buf_00541/A
-     sg13g2_buf_8    rise   0.003   0.171   0.104  -      (349.920,1487.460)   302.600   -       
i_croc_soc/CTS_cid_buf_00541/X
-     sg13g2_buf_8    rise   0.237   0.408   0.188  0.209  (351.840,1486.620)     2.760      3    
i_croc_soc/CTS_ccl_buf_00501/A
-     sg13g2_buf_2    rise   0.028   0.436   0.193  -      (805.920,1253.100)   687.600   -       
i_croc_soc/CTS_ccl_buf_00501/X
-     sg13g2_buf_2    rise   0.297   0.733   0.188  0.055  (804.960,1252.260)     1.800      2    
i_croc_soc/CTS_cdb_buf_00569/A
-     sg13g2_buf_8    rise   0.004   0.737   0.188  -      (748.800,1396.740)   200.640   -       
i_croc_soc/CTS_cdb_buf_00569/X
-     sg13g2_buf_8    rise   0.273   1.010   0.187  0.206  (750.720,1395.900)     2.760      4    
i_croc_soc/CTS_ccl_a_buf_00497/A
-     sg13g2_buf_16   rise   0.028   1.038   0.191  -      (1077.600,1253.100)  469.680   -       
i_croc_soc/CTS_ccl_a_buf_00497/X
-     sg13g2_buf_16   rise   0.207   1.245   0.075  0.124  (1085.760,1253.940)    9.000      4    
i_croc_soc/CTS_cfo_buf_00557/A
-     sg13g2_buf_16   rise   0.004   1.249   0.075  -      (1077.600,1260.660)   14.880   -       
i_croc_soc/CTS_cfo_buf_00557/X
-     sg13g2_buf_16   rise   0.141   1.390   0.058  0.086  (1085.760,1261.500)    9.000      1    
i_croc_soc/i_croc/i_core_wrap/CTS_ccl_a_buf_00419/A
-     sg13g2_buf_2    rise   0.009   1.399   0.059  -      (1290.720,962.460)   504.000   -       
i_croc_soc/i_croc/i_core_wrap/CTS_ccl_a_buf_00419/X
-     sg13g2_buf_2    rise   0.171   1.570   0.103  0.027  (1291.680,963.300)     1.800      1    
i_croc_soc/i_croc/i_core_wrap/CTS_cdb_buf_00606/A
-     sg13g2_buf_8    rise   0.003   1.573   0.103  -      (1271.520,1053.180)  110.040   -       
i_croc_soc/i_croc/i_core_wrap/CTS_cdb_buf_00606/X
-     sg13g2_buf_8    rise   0.223   1.796   0.159  0.174  (1269.600,1054.020)    2.760     32    
i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_compressed_i_15__reg/CLK
-     sg13g2_dfrbp_1  rise   0.008   1.803   0.160  -      (1260.960,1003.620)   59.040   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner delay_wc:setup.early, max clock_path:
==============================================================

PathID    : 34
Path type : skew group clk_sys/func_mode_ideal_bc (path 1 of 1)
Start     : clk_i
End       : i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_163__reg/CLK
Delay     :  2.086

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
clk_i
-     -               rise   -       0.000   0.123  0.246  (220.000,1838.520)  -            1    
pad_clk_i/pad
-     sg13g2_IOPadIn  rise   0.005   0.005   0.123  -      (220.000,1838.520)    0.000   -       
pad_clk_i/p2c
-     sg13g2_IOPadIn  rise   0.163   0.169   0.159  0.055  (220.025,1660.165)  178.380      1    
i_croc_soc/CTS_cid_buf_00541/A
-     sg13g2_buf_8    rise   0.003   0.171   0.104  -      (349.920,1487.460)  302.600   -       
i_croc_soc/CTS_cid_buf_00541/X
-     sg13g2_buf_8    rise   0.237   0.408   0.188  0.209  (351.840,1486.620)    2.760      3    
i_croc_soc/CTS_ccl_buf_00501/A
-     sg13g2_buf_2    rise   0.028   0.436   0.193  -      (805.920,1253.100)  687.600   -       
i_croc_soc/CTS_ccl_buf_00501/X
-     sg13g2_buf_2    rise   0.297   0.733   0.188  0.055  (804.960,1252.260)    1.800      2    
i_croc_soc/CTS_cdb_buf_00569/A
-     sg13g2_buf_8    rise   0.004   0.737   0.188  -      (748.800,1396.740)  200.640   -       
i_croc_soc/CTS_cdb_buf_00569/X
-     sg13g2_buf_8    rise   0.273   1.010   0.187  0.206  (750.720,1395.900)    2.760      4    
i_croc_soc/i_croc/CTS_cdb_buf_00580/A
-     sg13g2_buf_8    rise   0.024   1.034   0.190  -      (708.480,1048.980)  389.160   -       
i_croc_soc/i_croc/CTS_cdb_buf_00580/X
-     sg13g2_buf_8    rise   0.175   1.209   0.039  0.013  (706.560,1048.140)    2.760      1    
i_croc_soc/i_croc/CTS_ccl_a_buf_00489/A
-     sg13g2_buf_8    rise   0.001   1.211   0.039  -      (732.960,1048.980)   27.240   -       
i_croc_soc/i_croc/CTS_ccl_a_buf_00489/X
-     sg13g2_buf_8    rise   0.154   1.364   0.107  0.108  (734.880,1048.140)    2.760      4    
i_croc_soc/i_croc/CTS_cfo_buf_00560/A
-     sg13g2_buf_16   rise   0.009   1.374   0.108  -      (741.600,1056.540)   15.120   -       
i_croc_soc/i_croc/CTS_cfo_buf_00560/X
-     sg13g2_buf_16   rise   0.192   1.566   0.122  0.240  (733.440,1057.380)    9.000     18    
i_croc_soc/i_croc/CTS_ccl_a_buf_00251/A
-     sg13g2_buf_2    rise   0.028   1.594   0.128  -      (503.520,1064.100)  236.640   -       
i_croc_soc/i_croc/CTS_ccl_a_buf_00251/X
-     sg13g2_buf_2    rise   0.477   2.071   0.499  0.153  (502.560,1063.260)    1.800     32    
i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_163__reg/CLK
-     sg13g2_dfrbp_1  rise   0.015   2.086   0.499  -      (437.760,1101.900)  103.440   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner delay_wc:setup.late, min clock_path:
=============================================================

PathID    : 35
Path type : skew group clk_sys/func_mode_ideal_bc (path 1 of 1)
Start     : clk_i
End       : i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_compressed_i_15__reg/CLK
Delay     :  1.807

--------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
clk_i
-     -               rise   -       0.000   0.148  0.246  (220.000,1838.520)   -            1    
pad_clk_i/pad
-     sg13g2_IOPadIn  rise   0.007   0.007   0.148  -      (220.000,1838.520)     0.000   -       
pad_clk_i/p2c
-     sg13g2_IOPadIn  rise   0.164   0.171   0.161  0.055  (220.025,1660.165)   178.380      1    
i_croc_soc/CTS_cid_buf_00541/A
-     sg13g2_buf_8    rise   0.003   0.174   0.105  -      (349.920,1487.460)   302.600   -       
i_croc_soc/CTS_cid_buf_00541/X
-     sg13g2_buf_8    rise   0.238   0.412   0.188  0.209  (351.840,1486.620)     2.760      3    
i_croc_soc/CTS_ccl_buf_00501/A
-     sg13g2_buf_2    rise   0.028   0.440   0.193  -      (805.920,1253.100)   687.600   -       
i_croc_soc/CTS_ccl_buf_00501/X
-     sg13g2_buf_2    rise   0.297   0.736   0.188  0.055  (804.960,1252.260)     1.800      2    
i_croc_soc/CTS_cdb_buf_00569/A
-     sg13g2_buf_8    rise   0.004   0.741   0.188  -      (748.800,1396.740)   200.640   -       
i_croc_soc/CTS_cdb_buf_00569/X
-     sg13g2_buf_8    rise   0.273   1.014   0.187  0.206  (750.720,1395.900)     2.760      4    
i_croc_soc/CTS_ccl_a_buf_00497/A
-     sg13g2_buf_16   rise   0.028   1.042   0.191  -      (1077.600,1253.100)  469.680   -       
i_croc_soc/CTS_ccl_a_buf_00497/X
-     sg13g2_buf_16   rise   0.207   1.248   0.075  0.124  (1085.760,1253.940)    9.000      4    
i_croc_soc/CTS_cfo_buf_00557/A
-     sg13g2_buf_16   rise   0.004   1.252   0.075  -      (1077.600,1260.660)   14.880   -       
i_croc_soc/CTS_cfo_buf_00557/X
-     sg13g2_buf_16   rise   0.141   1.393   0.058  0.086  (1085.760,1261.500)    9.000      1    
i_croc_soc/i_croc/i_core_wrap/CTS_ccl_a_buf_00419/A
-     sg13g2_buf_2    rise   0.009   1.402   0.059  -      (1290.720,962.460)   504.000   -       
i_croc_soc/i_croc/i_core_wrap/CTS_ccl_a_buf_00419/X
-     sg13g2_buf_2    rise   0.171   1.573   0.103  0.027  (1291.680,963.300)     1.800      1    
i_croc_soc/i_croc/i_core_wrap/CTS_cdb_buf_00606/A
-     sg13g2_buf_8    rise   0.003   1.576   0.103  -      (1271.520,1053.180)  110.040   -       
i_croc_soc/i_croc/i_core_wrap/CTS_cdb_buf_00606/X
-     sg13g2_buf_8    rise   0.223   1.799   0.159  0.174  (1269.600,1054.020)    2.760     32    
i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_compressed_i_15__reg/CLK
-     sg13g2_dfrbp_1  rise   0.008   1.807   0.160  -      (1260.960,1003.620)   59.040   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner delay_wc:setup.late, max clock_path:
=============================================================

PathID    : 36
Path type : skew group clk_sys/func_mode_ideal_bc (path 1 of 1)
Start     : clk_i
End       : i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_24__reg/CLK
Delay     :  2.116

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
clk_i
-     -               rise   -       0.000   0.148  0.246  (220.000,1838.520)  -            1    
pad_clk_i/pad
-     sg13g2_IOPadIn  rise   0.007   0.007   0.148  -      (220.000,1838.520)     0.000  -       
pad_clk_i/p2c
-     sg13g2_IOPadIn  rise   0.164   0.171   0.161  0.055  (220.025,1660.165)   178.380     1    
i_croc_soc/CTS_cid_buf_00541/A
-     sg13g2_buf_8    rise   0.003   0.174   0.105  -      (349.920,1487.460)   302.600  -       
i_croc_soc/CTS_cid_buf_00541/X
-     sg13g2_buf_8    rise   0.238   0.412   0.188  0.209  (351.840,1486.620)     2.760     3    
i_croc_soc/CTS_ccl_buf_00501/A
-     sg13g2_buf_2    rise   0.028   0.440   0.193  -      (805.920,1253.100)   687.600  -       
i_croc_soc/CTS_ccl_buf_00501/X
-     sg13g2_buf_2    rise   0.297   0.736   0.188  0.055  (804.960,1252.260)     1.800     2    
i_croc_soc/CTS_cdb_buf_00572/A
-     sg13g2_buf_2    rise   0.003   0.740   0.188  -      (872.640,1321.140)   136.560  -       
i_croc_soc/CTS_cdb_buf_00572/X
-     sg13g2_buf_2    rise   0.263   1.003   0.147  0.042  (871.680,1320.300)     1.800     2    
i_croc_soc/CTS_cfo_buf_00563/A
-     sg13g2_buf_8    rise   0.005   1.008   0.147  -      (809.760,1378.260)   119.880  -       
i_croc_soc/CTS_cfo_buf_00563/X
-     sg13g2_buf_8    rise   0.246   1.253   0.165  0.181  (807.840,1379.100)     2.760     1    
i_croc_soc/i_croc/i_core_wrap/CTS_ccl_a_buf_00409/A
-     sg13g2_buf_2    rise   0.026   1.279   0.169  -      (1217.280,735.660)  1052.880  -       
i_croc_soc/i_croc/i_core_wrap/CTS_ccl_a_buf_00409/X
-     sg13g2_buf_2    rise   0.200   1.480   0.075  0.017  (1218.240,736.500)     1.800     1    
i_croc_soc/i_croc/i_core_wrap/CTS_cdb_buf_00574/A
-     sg13g2_buf_4    rise   0.002   1.481   0.075  -      (1228.800,799.500)    73.560  -       
i_croc_soc/i_croc/i_core_wrap/CTS_cdb_buf_00574/X
-     sg13g2_buf_4    rise   0.327   1.809   0.282  0.164  (1230.720,798.660)     2.760    32    
i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_24__reg/CLK
-     sg13g2_dfrbp_2  rise   0.019   1.827   0.283  -      (1256.640,874.680)   101.940  -       
Pin Insertion delay
-     -               rise   0.289   2.116   -      -      -                   -         -       -
-------------------------------------------------------------------------------------------------------

Timing for timing corner delay_bc:hold.early, min clock_path:
=============================================================

PathID    : 37
Path type : skew group clk_sys/func_mode_ideal_bc (path 1 of 1)
Start     : clk_i
End       : i_croc_soc/i_croc/i_obi_demux_i_counter_overflow_o_reg/CLK
Delay     :  0.773

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
clk_i
-     -               rise   -       0.000   0.088  0.241  (220.000,1838.520)  -            1    
pad_clk_i/pad
-     sg13g2_IOPadIn  rise   0.005   0.005   0.088  -      (220.000,1838.520)    0.000   -       
pad_clk_i/p2c
-     sg13g2_IOPadIn  rise   0.068   0.073   0.073  0.056  (220.025,1660.165)  178.380      1    
i_croc_soc/CTS_cid_buf_00541/A
-     sg13g2_buf_8    rise   0.003   0.076   0.048  -      (349.920,1487.460)  302.600   -       
i_croc_soc/CTS_cid_buf_00541/X
-     sg13g2_buf_8    rise   0.086   0.162   0.082  0.210  (351.840,1486.620)    2.760      3    
i_croc_soc/CTS_ccl_buf_00501/A
-     sg13g2_buf_2    rise   0.029   0.192   0.094  -      (805.920,1253.100)  687.600   -       
i_croc_soc/CTS_ccl_buf_00501/X
-     sg13g2_buf_2    rise   0.123   0.314   0.082  0.057  (804.960,1252.260)    1.800      2    
i_croc_soc/CTS_cdb_buf_00569/A
-     sg13g2_buf_8    rise   0.004   0.318   0.082  -      (748.800,1396.740)  200.640   -       
i_croc_soc/CTS_cdb_buf_00569/X
-     sg13g2_buf_8    rise   0.099   0.418   0.084  0.212  (750.720,1395.900)    2.760      4    
i_croc_soc/i_croc/CTS_cdb_buf_00580/A
-     sg13g2_buf_8    rise   0.026   0.443   0.094  -      (708.480,1048.980)  389.160   -       
i_croc_soc/i_croc/CTS_cdb_buf_00580/X
-     sg13g2_buf_8    rise   0.073   0.516   0.018  0.014  (706.560,1048.140)    2.760      1    
i_croc_soc/i_croc/CTS_ccl_a_buf_00489/A
-     sg13g2_buf_8    rise   0.002   0.518   0.018  -      (732.960,1048.980)   27.240   -       
i_croc_soc/i_croc/CTS_ccl_a_buf_00489/X
-     sg13g2_buf_8    rise   0.061   0.579   0.049  0.114  (734.880,1048.140)    2.760      4    
i_croc_soc/i_croc/CTS_ccl_a_buf_00351/A
-     sg13g2_buf_2    rise   0.014   0.593   0.053  -      (948.480,928.020)   333.720   -       
i_croc_soc/i_croc/CTS_ccl_a_buf_00351/X
-     sg13g2_buf_2    rise   0.082   0.674   0.046  0.028  (947.520,927.180)     1.800      1    
i_croc_soc/i_croc/CTS_cdb_buf_00583/A
-     sg13g2_buf_8    rise   0.003   0.677   0.046  -      (848.160,912.900)   113.640   -       
i_croc_soc/i_croc/CTS_cdb_buf_00583/X
-     sg13g2_buf_8    rise   0.091   0.768   0.071  0.184  (846.240,912.060)     2.760     32    
i_croc_soc/i_croc/i_obi_demux_i_counter_overflow_o_reg/CLK
-     sg13g2_dfrbp_1  rise   0.004   0.773   0.072  -      (839.520,917.100)    11.760   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner delay_bc:hold.early, max clock_path:
=============================================================

PathID    : 38
Path type : skew group clk_sys/func_mode_ideal_bc (path 1 of 1)
Start     : clk_i
End       : i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_163__reg/CLK
Delay     :  0.913

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
clk_i
-     -               rise   -       0.000   0.088  0.241  (220.000,1838.520)  -            1    
pad_clk_i/pad
-     sg13g2_IOPadIn  rise   0.005   0.005   0.088  -      (220.000,1838.520)    0.000   -       
pad_clk_i/p2c
-     sg13g2_IOPadIn  rise   0.068   0.073   0.073  0.056  (220.025,1660.165)  178.380      1    
i_croc_soc/CTS_cid_buf_00541/A
-     sg13g2_buf_8    rise   0.003   0.076   0.048  -      (349.920,1487.460)  302.600   -       
i_croc_soc/CTS_cid_buf_00541/X
-     sg13g2_buf_8    rise   0.086   0.162   0.082  0.210  (351.840,1486.620)    2.760      3    
i_croc_soc/CTS_ccl_buf_00501/A
-     sg13g2_buf_2    rise   0.029   0.192   0.094  -      (805.920,1253.100)  687.600   -       
i_croc_soc/CTS_ccl_buf_00501/X
-     sg13g2_buf_2    rise   0.123   0.314   0.082  0.057  (804.960,1252.260)    1.800      2    
i_croc_soc/CTS_cdb_buf_00569/A
-     sg13g2_buf_8    rise   0.004   0.318   0.082  -      (748.800,1396.740)  200.640   -       
i_croc_soc/CTS_cdb_buf_00569/X
-     sg13g2_buf_8    rise   0.099   0.418   0.084  0.212  (750.720,1395.900)    2.760      4    
i_croc_soc/i_croc/CTS_cdb_buf_00580/A
-     sg13g2_buf_8    rise   0.026   0.443   0.094  -      (708.480,1048.980)  389.160   -       
i_croc_soc/i_croc/CTS_cdb_buf_00580/X
-     sg13g2_buf_8    rise   0.073   0.516   0.018  0.014  (706.560,1048.140)    2.760      1    
i_croc_soc/i_croc/CTS_ccl_a_buf_00489/A
-     sg13g2_buf_8    rise   0.002   0.518   0.018  -      (732.960,1048.980)   27.240   -       
i_croc_soc/i_croc/CTS_ccl_a_buf_00489/X
-     sg13g2_buf_8    rise   0.061   0.579   0.049  0.114  (734.880,1048.140)    2.760      4    
i_croc_soc/i_croc/CTS_cfo_buf_00560/A
-     sg13g2_buf_16   rise   0.011   0.589   0.053  -      (741.600,1056.540)   15.120   -       
i_croc_soc/i_croc/CTS_cfo_buf_00560/X
-     sg13g2_buf_16   rise   0.073   0.663   0.054  0.248  (733.440,1057.380)    9.000     18    
i_croc_soc/i_croc/CTS_ccl_a_buf_00251/A
-     sg13g2_buf_2    rise   0.029   0.692   0.070  -      (503.520,1064.100)  236.640   -       
i_croc_soc/i_croc/CTS_ccl_a_buf_00251/X
-     sg13g2_buf_2    rise   0.205   0.897   0.230  0.165  (502.560,1063.260)    1.800     32    
i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_163__reg/CLK
-     sg13g2_dfrbp_1  rise   0.017   0.913   0.231  -      (437.760,1101.900)  103.440   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner delay_bc:hold.late, min clock_path:
============================================================

PathID    : 39
Path type : skew group clk_sys/func_mode_ideal_bc (path 1 of 1)
Start     : clk_i
End       : i_croc_soc/i_croc/i_obi_demux_i_counter_overflow_o_reg/CLK
Delay     :  0.774

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
clk_i
-     -               rise   -       0.000   0.105  0.241  (220.000,1838.520)  -            1    
pad_clk_i/pad
-     sg13g2_IOPadIn  rise   0.007   0.007   0.106  -      (220.000,1838.520)    0.000   -       
pad_clk_i/p2c
-     sg13g2_IOPadIn  rise   0.068   0.074   0.073  0.056  (220.025,1660.165)  178.380      1    
i_croc_soc/CTS_cid_buf_00541/A
-     sg13g2_buf_8    rise   0.003   0.077   0.048  -      (349.920,1487.460)  302.600   -       
i_croc_soc/CTS_cid_buf_00541/X
-     sg13g2_buf_8    rise   0.086   0.164   0.082  0.210  (351.840,1486.620)    2.760      3    
i_croc_soc/CTS_ccl_buf_00501/A
-     sg13g2_buf_2    rise   0.029   0.193   0.094  -      (805.920,1253.100)  687.600   -       
i_croc_soc/CTS_ccl_buf_00501/X
-     sg13g2_buf_2    rise   0.123   0.315   0.082  0.057  (804.960,1252.260)    1.800      2    
i_croc_soc/CTS_cdb_buf_00569/A
-     sg13g2_buf_8    rise   0.004   0.320   0.082  -      (748.800,1396.740)  200.640   -       
i_croc_soc/CTS_cdb_buf_00569/X
-     sg13g2_buf_8    rise   0.099   0.419   0.084  0.212  (750.720,1395.900)    2.760      4    
i_croc_soc/i_croc/CTS_cdb_buf_00580/A
-     sg13g2_buf_8    rise   0.026   0.445   0.094  -      (708.480,1048.980)  389.160   -       
i_croc_soc/i_croc/CTS_cdb_buf_00580/X
-     sg13g2_buf_8    rise   0.073   0.518   0.018  0.014  (706.560,1048.140)    2.760      1    
i_croc_soc/i_croc/CTS_ccl_a_buf_00489/A
-     sg13g2_buf_8    rise   0.002   0.519   0.018  -      (732.960,1048.980)   27.240   -       
i_croc_soc/i_croc/CTS_ccl_a_buf_00489/X
-     sg13g2_buf_8    rise   0.061   0.580   0.049  0.114  (734.880,1048.140)    2.760      4    
i_croc_soc/i_croc/CTS_ccl_a_buf_00351/A
-     sg13g2_buf_2    rise   0.014   0.594   0.053  -      (948.480,928.020)   333.720   -       
i_croc_soc/i_croc/CTS_ccl_a_buf_00351/X
-     sg13g2_buf_2    rise   0.082   0.676   0.046  0.028  (947.520,927.180)     1.800      1    
i_croc_soc/i_croc/CTS_cdb_buf_00583/A
-     sg13g2_buf_8    rise   0.003   0.678   0.046  -      (848.160,912.900)   113.640   -       
i_croc_soc/i_croc/CTS_cdb_buf_00583/X
-     sg13g2_buf_8    rise   0.091   0.770   0.071  0.184  (846.240,912.060)     2.760     32    
i_croc_soc/i_croc/i_obi_demux_i_counter_overflow_o_reg/CLK
-     sg13g2_dfrbp_1  rise   0.004   0.774   0.072  -      (839.520,917.100)    11.760   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner delay_bc:hold.late, max clock_path:
============================================================

PathID    : 40
Path type : skew group clk_sys/func_mode_ideal_bc (path 1 of 1)
Start     : clk_i
End       : i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_163__reg/CLK
Delay     :  0.915

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
clk_i
-     -               rise   -       0.000   0.105  0.241  (220.000,1838.520)  -            1    
pad_clk_i/pad
-     sg13g2_IOPadIn  rise   0.007   0.007   0.106  -      (220.000,1838.520)    0.000   -       
pad_clk_i/p2c
-     sg13g2_IOPadIn  rise   0.068   0.074   0.073  0.056  (220.025,1660.165)  178.380      1    
i_croc_soc/CTS_cid_buf_00541/A
-     sg13g2_buf_8    rise   0.003   0.077   0.048  -      (349.920,1487.460)  302.600   -       
i_croc_soc/CTS_cid_buf_00541/X
-     sg13g2_buf_8    rise   0.086   0.164   0.082  0.210  (351.840,1486.620)    2.760      3    
i_croc_soc/CTS_ccl_buf_00501/A
-     sg13g2_buf_2    rise   0.029   0.193   0.094  -      (805.920,1253.100)  687.600   -       
i_croc_soc/CTS_ccl_buf_00501/X
-     sg13g2_buf_2    rise   0.123   0.315   0.082  0.057  (804.960,1252.260)    1.800      2    
i_croc_soc/CTS_cdb_buf_00569/A
-     sg13g2_buf_8    rise   0.004   0.320   0.082  -      (748.800,1396.740)  200.640   -       
i_croc_soc/CTS_cdb_buf_00569/X
-     sg13g2_buf_8    rise   0.099   0.419   0.084  0.212  (750.720,1395.900)    2.760      4    
i_croc_soc/i_croc/CTS_cdb_buf_00580/A
-     sg13g2_buf_8    rise   0.026   0.445   0.094  -      (708.480,1048.980)  389.160   -       
i_croc_soc/i_croc/CTS_cdb_buf_00580/X
-     sg13g2_buf_8    rise   0.073   0.518   0.018  0.014  (706.560,1048.140)    2.760      1    
i_croc_soc/i_croc/CTS_ccl_a_buf_00489/A
-     sg13g2_buf_8    rise   0.002   0.519   0.018  -      (732.960,1048.980)   27.240   -       
i_croc_soc/i_croc/CTS_ccl_a_buf_00489/X
-     sg13g2_buf_8    rise   0.061   0.580   0.049  0.114  (734.880,1048.140)    2.760      4    
i_croc_soc/i_croc/CTS_cfo_buf_00560/A
-     sg13g2_buf_16   rise   0.011   0.590   0.053  -      (741.600,1056.540)   15.120   -       
i_croc_soc/i_croc/CTS_cfo_buf_00560/X
-     sg13g2_buf_16   rise   0.073   0.664   0.054  0.248  (733.440,1057.380)    9.000     18    
i_croc_soc/i_croc/CTS_ccl_a_buf_00251/A
-     sg13g2_buf_2    rise   0.029   0.693   0.070  -      (503.520,1064.100)  236.640   -       
i_croc_soc/i_croc/CTS_ccl_a_buf_00251/X
-     sg13g2_buf_2    rise   0.205   0.898   0.230  0.165  (502.560,1063.260)    1.800     32    
i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_163__reg/CLK
-     sg13g2_dfrbp_1  rise   0.017   0.915   0.231  -      (437.760,1101.900)  103.440   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner delay_wc:setup.early, min clock_path:
==============================================================

PathID    : 41
Path type : skew group clk_sys/func_mode_ideal_wc (path 1 of 1)
Start     : clk_i
End       : i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_compressed_i_15__reg/CLK
Delay     :  1.803

--------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
clk_i
-     -               rise   -       0.000   0.123  0.246  (220.000,1838.520)   -            1    
pad_clk_i/pad
-     sg13g2_IOPadIn  rise   0.005   0.005   0.123  -      (220.000,1838.520)     0.000   -       
pad_clk_i/p2c
-     sg13g2_IOPadIn  rise   0.163   0.169   0.159  0.055  (220.025,1660.165)   178.380      1    
i_croc_soc/CTS_cid_buf_00541/A
-     sg13g2_buf_8    rise   0.003   0.171   0.104  -      (349.920,1487.460)   302.600   -       
i_croc_soc/CTS_cid_buf_00541/X
-     sg13g2_buf_8    rise   0.237   0.408   0.188  0.209  (351.840,1486.620)     2.760      3    
i_croc_soc/CTS_ccl_buf_00501/A
-     sg13g2_buf_2    rise   0.028   0.436   0.193  -      (805.920,1253.100)   687.600   -       
i_croc_soc/CTS_ccl_buf_00501/X
-     sg13g2_buf_2    rise   0.297   0.733   0.188  0.055  (804.960,1252.260)     1.800      2    
i_croc_soc/CTS_cdb_buf_00569/A
-     sg13g2_buf_8    rise   0.004   0.737   0.188  -      (748.800,1396.740)   200.640   -       
i_croc_soc/CTS_cdb_buf_00569/X
-     sg13g2_buf_8    rise   0.273   1.010   0.187  0.206  (750.720,1395.900)     2.760      4    
i_croc_soc/CTS_ccl_a_buf_00497/A
-     sg13g2_buf_16   rise   0.028   1.038   0.191  -      (1077.600,1253.100)  469.680   -       
i_croc_soc/CTS_ccl_a_buf_00497/X
-     sg13g2_buf_16   rise   0.207   1.245   0.075  0.124  (1085.760,1253.940)    9.000      4    
i_croc_soc/CTS_cfo_buf_00557/A
-     sg13g2_buf_16   rise   0.004   1.249   0.075  -      (1077.600,1260.660)   14.880   -       
i_croc_soc/CTS_cfo_buf_00557/X
-     sg13g2_buf_16   rise   0.141   1.390   0.058  0.086  (1085.760,1261.500)    9.000      1    
i_croc_soc/i_croc/i_core_wrap/CTS_ccl_a_buf_00419/A
-     sg13g2_buf_2    rise   0.009   1.399   0.059  -      (1290.720,962.460)   504.000   -       
i_croc_soc/i_croc/i_core_wrap/CTS_ccl_a_buf_00419/X
-     sg13g2_buf_2    rise   0.171   1.570   0.103  0.027  (1291.680,963.300)     1.800      1    
i_croc_soc/i_croc/i_core_wrap/CTS_cdb_buf_00606/A
-     sg13g2_buf_8    rise   0.003   1.573   0.103  -      (1271.520,1053.180)  110.040   -       
i_croc_soc/i_croc/i_core_wrap/CTS_cdb_buf_00606/X
-     sg13g2_buf_8    rise   0.223   1.796   0.159  0.174  (1269.600,1054.020)    2.760     32    
i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_compressed_i_15__reg/CLK
-     sg13g2_dfrbp_1  rise   0.008   1.803   0.160  -      (1260.960,1003.620)   59.040   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner delay_wc:setup.early, max clock_path:
==============================================================

PathID    : 42
Path type : skew group clk_sys/func_mode_ideal_wc (path 1 of 1)
Start     : clk_i
End       : i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_163__reg/CLK
Delay     :  2.086

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
clk_i
-     -               rise   -       0.000   0.123  0.246  (220.000,1838.520)  -            1    
pad_clk_i/pad
-     sg13g2_IOPadIn  rise   0.005   0.005   0.123  -      (220.000,1838.520)    0.000   -       
pad_clk_i/p2c
-     sg13g2_IOPadIn  rise   0.163   0.169   0.159  0.055  (220.025,1660.165)  178.380      1    
i_croc_soc/CTS_cid_buf_00541/A
-     sg13g2_buf_8    rise   0.003   0.171   0.104  -      (349.920,1487.460)  302.600   -       
i_croc_soc/CTS_cid_buf_00541/X
-     sg13g2_buf_8    rise   0.237   0.408   0.188  0.209  (351.840,1486.620)    2.760      3    
i_croc_soc/CTS_ccl_buf_00501/A
-     sg13g2_buf_2    rise   0.028   0.436   0.193  -      (805.920,1253.100)  687.600   -       
i_croc_soc/CTS_ccl_buf_00501/X
-     sg13g2_buf_2    rise   0.297   0.733   0.188  0.055  (804.960,1252.260)    1.800      2    
i_croc_soc/CTS_cdb_buf_00569/A
-     sg13g2_buf_8    rise   0.004   0.737   0.188  -      (748.800,1396.740)  200.640   -       
i_croc_soc/CTS_cdb_buf_00569/X
-     sg13g2_buf_8    rise   0.273   1.010   0.187  0.206  (750.720,1395.900)    2.760      4    
i_croc_soc/i_croc/CTS_cdb_buf_00580/A
-     sg13g2_buf_8    rise   0.024   1.034   0.190  -      (708.480,1048.980)  389.160   -       
i_croc_soc/i_croc/CTS_cdb_buf_00580/X
-     sg13g2_buf_8    rise   0.175   1.209   0.039  0.013  (706.560,1048.140)    2.760      1    
i_croc_soc/i_croc/CTS_ccl_a_buf_00489/A
-     sg13g2_buf_8    rise   0.001   1.211   0.039  -      (732.960,1048.980)   27.240   -       
i_croc_soc/i_croc/CTS_ccl_a_buf_00489/X
-     sg13g2_buf_8    rise   0.154   1.364   0.107  0.108  (734.880,1048.140)    2.760      4    
i_croc_soc/i_croc/CTS_cfo_buf_00560/A
-     sg13g2_buf_16   rise   0.009   1.374   0.108  -      (741.600,1056.540)   15.120   -       
i_croc_soc/i_croc/CTS_cfo_buf_00560/X
-     sg13g2_buf_16   rise   0.192   1.566   0.122  0.240  (733.440,1057.380)    9.000     18    
i_croc_soc/i_croc/CTS_ccl_a_buf_00251/A
-     sg13g2_buf_2    rise   0.028   1.594   0.128  -      (503.520,1064.100)  236.640   -       
i_croc_soc/i_croc/CTS_ccl_a_buf_00251/X
-     sg13g2_buf_2    rise   0.477   2.071   0.499  0.153  (502.560,1063.260)    1.800     32    
i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_163__reg/CLK
-     sg13g2_dfrbp_1  rise   0.015   2.086   0.499  -      (437.760,1101.900)  103.440   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner delay_wc:setup.late, min clock_path:
=============================================================

PathID    : 43
Path type : skew group clk_sys/func_mode_ideal_wc (path 1 of 1)
Start     : clk_i
End       : i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_compressed_i_15__reg/CLK
Delay     :  1.807

--------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location             Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
clk_i
-     -               rise   -       0.000   0.148  0.246  (220.000,1838.520)   -            1    
pad_clk_i/pad
-     sg13g2_IOPadIn  rise   0.007   0.007   0.148  -      (220.000,1838.520)     0.000   -       
pad_clk_i/p2c
-     sg13g2_IOPadIn  rise   0.164   0.171   0.161  0.055  (220.025,1660.165)   178.380      1    
i_croc_soc/CTS_cid_buf_00541/A
-     sg13g2_buf_8    rise   0.003   0.174   0.105  -      (349.920,1487.460)   302.600   -       
i_croc_soc/CTS_cid_buf_00541/X
-     sg13g2_buf_8    rise   0.238   0.412   0.188  0.209  (351.840,1486.620)     2.760      3    
i_croc_soc/CTS_ccl_buf_00501/A
-     sg13g2_buf_2    rise   0.028   0.440   0.193  -      (805.920,1253.100)   687.600   -       
i_croc_soc/CTS_ccl_buf_00501/X
-     sg13g2_buf_2    rise   0.297   0.736   0.188  0.055  (804.960,1252.260)     1.800      2    
i_croc_soc/CTS_cdb_buf_00569/A
-     sg13g2_buf_8    rise   0.004   0.741   0.188  -      (748.800,1396.740)   200.640   -       
i_croc_soc/CTS_cdb_buf_00569/X
-     sg13g2_buf_8    rise   0.273   1.014   0.187  0.206  (750.720,1395.900)     2.760      4    
i_croc_soc/CTS_ccl_a_buf_00497/A
-     sg13g2_buf_16   rise   0.028   1.042   0.191  -      (1077.600,1253.100)  469.680   -       
i_croc_soc/CTS_ccl_a_buf_00497/X
-     sg13g2_buf_16   rise   0.207   1.248   0.075  0.124  (1085.760,1253.940)    9.000      4    
i_croc_soc/CTS_cfo_buf_00557/A
-     sg13g2_buf_16   rise   0.004   1.252   0.075  -      (1077.600,1260.660)   14.880   -       
i_croc_soc/CTS_cfo_buf_00557/X
-     sg13g2_buf_16   rise   0.141   1.393   0.058  0.086  (1085.760,1261.500)    9.000      1    
i_croc_soc/i_croc/i_core_wrap/CTS_ccl_a_buf_00419/A
-     sg13g2_buf_2    rise   0.009   1.402   0.059  -      (1290.720,962.460)   504.000   -       
i_croc_soc/i_croc/i_core_wrap/CTS_ccl_a_buf_00419/X
-     sg13g2_buf_2    rise   0.171   1.573   0.103  0.027  (1291.680,963.300)     1.800      1    
i_croc_soc/i_croc/i_core_wrap/CTS_cdb_buf_00606/A
-     sg13g2_buf_8    rise   0.003   1.576   0.103  -      (1271.520,1053.180)  110.040   -       
i_croc_soc/i_croc/i_core_wrap/CTS_cdb_buf_00606/X
-     sg13g2_buf_8    rise   0.223   1.799   0.159  0.174  (1269.600,1054.020)    2.760     32    
i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_compressed_i_15__reg/CLK
-     sg13g2_dfrbp_1  rise   0.008   1.807   0.160  -      (1260.960,1003.620)   59.040   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner delay_wc:setup.late, max clock_path:
=============================================================

PathID    : 44
Path type : skew group clk_sys/func_mode_ideal_wc (path 1 of 1)
Start     : clk_i
End       : i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_24__reg/CLK
Delay     :  2.116

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
clk_i
-     -               rise   -       0.000   0.148  0.246  (220.000,1838.520)  -            1    
pad_clk_i/pad
-     sg13g2_IOPadIn  rise   0.007   0.007   0.148  -      (220.000,1838.520)     0.000  -       
pad_clk_i/p2c
-     sg13g2_IOPadIn  rise   0.164   0.171   0.161  0.055  (220.025,1660.165)   178.380     1    
i_croc_soc/CTS_cid_buf_00541/A
-     sg13g2_buf_8    rise   0.003   0.174   0.105  -      (349.920,1487.460)   302.600  -       
i_croc_soc/CTS_cid_buf_00541/X
-     sg13g2_buf_8    rise   0.238   0.412   0.188  0.209  (351.840,1486.620)     2.760     3    
i_croc_soc/CTS_ccl_buf_00501/A
-     sg13g2_buf_2    rise   0.028   0.440   0.193  -      (805.920,1253.100)   687.600  -       
i_croc_soc/CTS_ccl_buf_00501/X
-     sg13g2_buf_2    rise   0.297   0.736   0.188  0.055  (804.960,1252.260)     1.800     2    
i_croc_soc/CTS_cdb_buf_00572/A
-     sg13g2_buf_2    rise   0.003   0.740   0.188  -      (872.640,1321.140)   136.560  -       
i_croc_soc/CTS_cdb_buf_00572/X
-     sg13g2_buf_2    rise   0.263   1.003   0.147  0.042  (871.680,1320.300)     1.800     2    
i_croc_soc/CTS_cfo_buf_00563/A
-     sg13g2_buf_8    rise   0.005   1.008   0.147  -      (809.760,1378.260)   119.880  -       
i_croc_soc/CTS_cfo_buf_00563/X
-     sg13g2_buf_8    rise   0.246   1.253   0.165  0.181  (807.840,1379.100)     2.760     1    
i_croc_soc/i_croc/i_core_wrap/CTS_ccl_a_buf_00409/A
-     sg13g2_buf_2    rise   0.026   1.279   0.169  -      (1217.280,735.660)  1052.880  -       
i_croc_soc/i_croc/i_core_wrap/CTS_ccl_a_buf_00409/X
-     sg13g2_buf_2    rise   0.200   1.480   0.075  0.017  (1218.240,736.500)     1.800     1    
i_croc_soc/i_croc/i_core_wrap/CTS_cdb_buf_00574/A
-     sg13g2_buf_4    rise   0.002   1.481   0.075  -      (1228.800,799.500)    73.560  -       
i_croc_soc/i_croc/i_core_wrap/CTS_cdb_buf_00574/X
-     sg13g2_buf_4    rise   0.327   1.809   0.282  0.164  (1230.720,798.660)     2.760    32    
i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_24__reg/CLK
-     sg13g2_dfrbp_2  rise   0.019   1.827   0.283  -      (1256.640,874.680)   101.940  -       
Pin Insertion delay
-     -               rise   0.289   2.116   -      -      -                   -         -       -
-------------------------------------------------------------------------------------------------------

Timing for timing corner delay_bc:hold.early, min clock_path:
=============================================================

PathID    : 45
Path type : skew group clk_sys/func_mode_ideal_wc (path 1 of 1)
Start     : clk_i
End       : i_croc_soc/i_croc/i_obi_demux_i_counter_overflow_o_reg/CLK
Delay     :  0.773

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
clk_i
-     -               rise   -       0.000   0.088  0.241  (220.000,1838.520)  -            1    
pad_clk_i/pad
-     sg13g2_IOPadIn  rise   0.005   0.005   0.088  -      (220.000,1838.520)    0.000   -       
pad_clk_i/p2c
-     sg13g2_IOPadIn  rise   0.068   0.073   0.073  0.056  (220.025,1660.165)  178.380      1    
i_croc_soc/CTS_cid_buf_00541/A
-     sg13g2_buf_8    rise   0.003   0.076   0.048  -      (349.920,1487.460)  302.600   -       
i_croc_soc/CTS_cid_buf_00541/X
-     sg13g2_buf_8    rise   0.086   0.162   0.082  0.210  (351.840,1486.620)    2.760      3    
i_croc_soc/CTS_ccl_buf_00501/A
-     sg13g2_buf_2    rise   0.029   0.192   0.094  -      (805.920,1253.100)  687.600   -       
i_croc_soc/CTS_ccl_buf_00501/X
-     sg13g2_buf_2    rise   0.123   0.314   0.082  0.057  (804.960,1252.260)    1.800      2    
i_croc_soc/CTS_cdb_buf_00569/A
-     sg13g2_buf_8    rise   0.004   0.318   0.082  -      (748.800,1396.740)  200.640   -       
i_croc_soc/CTS_cdb_buf_00569/X
-     sg13g2_buf_8    rise   0.099   0.418   0.084  0.212  (750.720,1395.900)    2.760      4    
i_croc_soc/i_croc/CTS_cdb_buf_00580/A
-     sg13g2_buf_8    rise   0.026   0.443   0.094  -      (708.480,1048.980)  389.160   -       
i_croc_soc/i_croc/CTS_cdb_buf_00580/X
-     sg13g2_buf_8    rise   0.073   0.516   0.018  0.014  (706.560,1048.140)    2.760      1    
i_croc_soc/i_croc/CTS_ccl_a_buf_00489/A
-     sg13g2_buf_8    rise   0.002   0.518   0.018  -      (732.960,1048.980)   27.240   -       
i_croc_soc/i_croc/CTS_ccl_a_buf_00489/X
-     sg13g2_buf_8    rise   0.061   0.579   0.049  0.114  (734.880,1048.140)    2.760      4    
i_croc_soc/i_croc/CTS_ccl_a_buf_00351/A
-     sg13g2_buf_2    rise   0.014   0.593   0.053  -      (948.480,928.020)   333.720   -       
i_croc_soc/i_croc/CTS_ccl_a_buf_00351/X
-     sg13g2_buf_2    rise   0.082   0.674   0.046  0.028  (947.520,927.180)     1.800      1    
i_croc_soc/i_croc/CTS_cdb_buf_00583/A
-     sg13g2_buf_8    rise   0.003   0.677   0.046  -      (848.160,912.900)   113.640   -       
i_croc_soc/i_croc/CTS_cdb_buf_00583/X
-     sg13g2_buf_8    rise   0.091   0.768   0.071  0.184  (846.240,912.060)     2.760     32    
i_croc_soc/i_croc/i_obi_demux_i_counter_overflow_o_reg/CLK
-     sg13g2_dfrbp_1  rise   0.004   0.773   0.072  -      (839.520,917.100)    11.760   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner delay_bc:hold.early, max clock_path:
=============================================================

PathID    : 46
Path type : skew group clk_sys/func_mode_ideal_wc (path 1 of 1)
Start     : clk_i
End       : i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_163__reg/CLK
Delay     :  0.913

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
clk_i
-     -               rise   -       0.000   0.088  0.241  (220.000,1838.520)  -            1    
pad_clk_i/pad
-     sg13g2_IOPadIn  rise   0.005   0.005   0.088  -      (220.000,1838.520)    0.000   -       
pad_clk_i/p2c
-     sg13g2_IOPadIn  rise   0.068   0.073   0.073  0.056  (220.025,1660.165)  178.380      1    
i_croc_soc/CTS_cid_buf_00541/A
-     sg13g2_buf_8    rise   0.003   0.076   0.048  -      (349.920,1487.460)  302.600   -       
i_croc_soc/CTS_cid_buf_00541/X
-     sg13g2_buf_8    rise   0.086   0.162   0.082  0.210  (351.840,1486.620)    2.760      3    
i_croc_soc/CTS_ccl_buf_00501/A
-     sg13g2_buf_2    rise   0.029   0.192   0.094  -      (805.920,1253.100)  687.600   -       
i_croc_soc/CTS_ccl_buf_00501/X
-     sg13g2_buf_2    rise   0.123   0.314   0.082  0.057  (804.960,1252.260)    1.800      2    
i_croc_soc/CTS_cdb_buf_00569/A
-     sg13g2_buf_8    rise   0.004   0.318   0.082  -      (748.800,1396.740)  200.640   -       
i_croc_soc/CTS_cdb_buf_00569/X
-     sg13g2_buf_8    rise   0.099   0.418   0.084  0.212  (750.720,1395.900)    2.760      4    
i_croc_soc/i_croc/CTS_cdb_buf_00580/A
-     sg13g2_buf_8    rise   0.026   0.443   0.094  -      (708.480,1048.980)  389.160   -       
i_croc_soc/i_croc/CTS_cdb_buf_00580/X
-     sg13g2_buf_8    rise   0.073   0.516   0.018  0.014  (706.560,1048.140)    2.760      1    
i_croc_soc/i_croc/CTS_ccl_a_buf_00489/A
-     sg13g2_buf_8    rise   0.002   0.518   0.018  -      (732.960,1048.980)   27.240   -       
i_croc_soc/i_croc/CTS_ccl_a_buf_00489/X
-     sg13g2_buf_8    rise   0.061   0.579   0.049  0.114  (734.880,1048.140)    2.760      4    
i_croc_soc/i_croc/CTS_cfo_buf_00560/A
-     sg13g2_buf_16   rise   0.011   0.589   0.053  -      (741.600,1056.540)   15.120   -       
i_croc_soc/i_croc/CTS_cfo_buf_00560/X
-     sg13g2_buf_16   rise   0.073   0.663   0.054  0.248  (733.440,1057.380)    9.000     18    
i_croc_soc/i_croc/CTS_ccl_a_buf_00251/A
-     sg13g2_buf_2    rise   0.029   0.692   0.070  -      (503.520,1064.100)  236.640   -       
i_croc_soc/i_croc/CTS_ccl_a_buf_00251/X
-     sg13g2_buf_2    rise   0.205   0.897   0.230  0.165  (502.560,1063.260)    1.800     32    
i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_163__reg/CLK
-     sg13g2_dfrbp_1  rise   0.017   0.913   0.231  -      (437.760,1101.900)  103.440   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner delay_bc:hold.late, min clock_path:
============================================================

PathID    : 47
Path type : skew group clk_sys/func_mode_ideal_wc (path 1 of 1)
Start     : clk_i
End       : i_croc_soc/i_croc/i_obi_demux_i_counter_overflow_o_reg/CLK
Delay     :  0.774

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
clk_i
-     -               rise   -       0.000   0.105  0.241  (220.000,1838.520)  -            1    
pad_clk_i/pad
-     sg13g2_IOPadIn  rise   0.007   0.007   0.106  -      (220.000,1838.520)    0.000   -       
pad_clk_i/p2c
-     sg13g2_IOPadIn  rise   0.068   0.074   0.073  0.056  (220.025,1660.165)  178.380      1    
i_croc_soc/CTS_cid_buf_00541/A
-     sg13g2_buf_8    rise   0.003   0.077   0.048  -      (349.920,1487.460)  302.600   -       
i_croc_soc/CTS_cid_buf_00541/X
-     sg13g2_buf_8    rise   0.086   0.164   0.082  0.210  (351.840,1486.620)    2.760      3    
i_croc_soc/CTS_ccl_buf_00501/A
-     sg13g2_buf_2    rise   0.029   0.193   0.094  -      (805.920,1253.100)  687.600   -       
i_croc_soc/CTS_ccl_buf_00501/X
-     sg13g2_buf_2    rise   0.123   0.315   0.082  0.057  (804.960,1252.260)    1.800      2    
i_croc_soc/CTS_cdb_buf_00569/A
-     sg13g2_buf_8    rise   0.004   0.320   0.082  -      (748.800,1396.740)  200.640   -       
i_croc_soc/CTS_cdb_buf_00569/X
-     sg13g2_buf_8    rise   0.099   0.419   0.084  0.212  (750.720,1395.900)    2.760      4    
i_croc_soc/i_croc/CTS_cdb_buf_00580/A
-     sg13g2_buf_8    rise   0.026   0.445   0.094  -      (708.480,1048.980)  389.160   -       
i_croc_soc/i_croc/CTS_cdb_buf_00580/X
-     sg13g2_buf_8    rise   0.073   0.518   0.018  0.014  (706.560,1048.140)    2.760      1    
i_croc_soc/i_croc/CTS_ccl_a_buf_00489/A
-     sg13g2_buf_8    rise   0.002   0.519   0.018  -      (732.960,1048.980)   27.240   -       
i_croc_soc/i_croc/CTS_ccl_a_buf_00489/X
-     sg13g2_buf_8    rise   0.061   0.580   0.049  0.114  (734.880,1048.140)    2.760      4    
i_croc_soc/i_croc/CTS_ccl_a_buf_00351/A
-     sg13g2_buf_2    rise   0.014   0.594   0.053  -      (948.480,928.020)   333.720   -       
i_croc_soc/i_croc/CTS_ccl_a_buf_00351/X
-     sg13g2_buf_2    rise   0.082   0.676   0.046  0.028  (947.520,927.180)     1.800      1    
i_croc_soc/i_croc/CTS_cdb_buf_00583/A
-     sg13g2_buf_8    rise   0.003   0.678   0.046  -      (848.160,912.900)   113.640   -       
i_croc_soc/i_croc/CTS_cdb_buf_00583/X
-     sg13g2_buf_8    rise   0.091   0.770   0.071  0.184  (846.240,912.060)     2.760     32    
i_croc_soc/i_croc/i_obi_demux_i_counter_overflow_o_reg/CLK
-     sg13g2_dfrbp_1  rise   0.004   0.774   0.072  -      (839.520,917.100)    11.760   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner delay_bc:hold.late, max clock_path:
============================================================

PathID    : 48
Path type : skew group clk_sys/func_mode_ideal_wc (path 1 of 1)
Start     : clk_i
End       : i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_163__reg/CLK
Delay     :  0.915

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
clk_i
-     -               rise   -       0.000   0.105  0.241  (220.000,1838.520)  -            1    
pad_clk_i/pad
-     sg13g2_IOPadIn  rise   0.007   0.007   0.106  -      (220.000,1838.520)    0.000   -       
pad_clk_i/p2c
-     sg13g2_IOPadIn  rise   0.068   0.074   0.073  0.056  (220.025,1660.165)  178.380      1    
i_croc_soc/CTS_cid_buf_00541/A
-     sg13g2_buf_8    rise   0.003   0.077   0.048  -      (349.920,1487.460)  302.600   -       
i_croc_soc/CTS_cid_buf_00541/X
-     sg13g2_buf_8    rise   0.086   0.164   0.082  0.210  (351.840,1486.620)    2.760      3    
i_croc_soc/CTS_ccl_buf_00501/A
-     sg13g2_buf_2    rise   0.029   0.193   0.094  -      (805.920,1253.100)  687.600   -       
i_croc_soc/CTS_ccl_buf_00501/X
-     sg13g2_buf_2    rise   0.123   0.315   0.082  0.057  (804.960,1252.260)    1.800      2    
i_croc_soc/CTS_cdb_buf_00569/A
-     sg13g2_buf_8    rise   0.004   0.320   0.082  -      (748.800,1396.740)  200.640   -       
i_croc_soc/CTS_cdb_buf_00569/X
-     sg13g2_buf_8    rise   0.099   0.419   0.084  0.212  (750.720,1395.900)    2.760      4    
i_croc_soc/i_croc/CTS_cdb_buf_00580/A
-     sg13g2_buf_8    rise   0.026   0.445   0.094  -      (708.480,1048.980)  389.160   -       
i_croc_soc/i_croc/CTS_cdb_buf_00580/X
-     sg13g2_buf_8    rise   0.073   0.518   0.018  0.014  (706.560,1048.140)    2.760      1    
i_croc_soc/i_croc/CTS_ccl_a_buf_00489/A
-     sg13g2_buf_8    rise   0.002   0.519   0.018  -      (732.960,1048.980)   27.240   -       
i_croc_soc/i_croc/CTS_ccl_a_buf_00489/X
-     sg13g2_buf_8    rise   0.061   0.580   0.049  0.114  (734.880,1048.140)    2.760      4    
i_croc_soc/i_croc/CTS_cfo_buf_00560/A
-     sg13g2_buf_16   rise   0.011   0.590   0.053  -      (741.600,1056.540)   15.120   -       
i_croc_soc/i_croc/CTS_cfo_buf_00560/X
-     sg13g2_buf_16   rise   0.073   0.664   0.054  0.248  (733.440,1057.380)    9.000     18    
i_croc_soc/i_croc/CTS_ccl_a_buf_00251/A
-     sg13g2_buf_2    rise   0.029   0.693   0.070  -      (503.520,1064.100)  236.640   -       
i_croc_soc/i_croc/CTS_ccl_a_buf_00251/X
-     sg13g2_buf_2    rise   0.205   0.898   0.230  0.165  (502.560,1063.260)    1.800     32    
i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_163__reg/CLK
-     sg13g2_dfrbp_1  rise   0.017   0.915   0.231  -      (437.760,1101.900)  103.440   -       
-------------------------------------------------------------------------------------------------------

