// Seed: 1547363876
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  output id_1;
  assign id_2 = 1'b0;
  assign id_1 = id_3;
  assign id_2 = id_3;
  logic id_3 = id_3 - id_3 == id_3 & 1;
  assign id_2 = 1;
endmodule
