* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     May 15 2025 16:30:03

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : switch_clk_1MHz_inst_current_state_0
T_4_24_wire_logic_cluster/lc_6/out
T_4_24_lc_trk_g2_6
T_4_24_wire_logic_cluster/lc_7/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_5_21_sp4_v_t_37
T_5_22_lc_trk_g3_5
T_5_22_wire_logic_cluster/lc_1/in_1

T_4_24_wire_logic_cluster/lc_6/out
T_4_22_sp4_v_t_41
T_5_22_sp4_h_l_9
T_6_22_lc_trk_g3_1
T_6_22_wire_logic_cluster/lc_4/in_0

T_4_24_wire_logic_cluster/lc_6/out
T_4_24_lc_trk_g2_6
T_4_24_wire_logic_cluster/lc_0/in_0

T_4_24_wire_logic_cluster/lc_6/out
T_3_23_lc_trk_g2_6
T_3_23_wire_logic_cluster/lc_1/in_1

T_4_24_wire_logic_cluster/lc_6/out
T_5_21_sp4_v_t_37
T_5_22_lc_trk_g3_5
T_5_22_wire_logic_cluster/lc_4/in_0

T_4_24_wire_logic_cluster/lc_6/out
T_5_21_sp4_v_t_37
T_5_22_lc_trk_g3_5
T_5_22_wire_logic_cluster/lc_5/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_4_22_sp4_v_t_41
T_5_22_sp4_h_l_9
T_9_22_sp4_h_l_0
T_12_22_sp4_v_t_37
T_12_26_lc_trk_g1_0
T_12_26_wire_logic_cluster/lc_1/in_0

T_4_24_wire_logic_cluster/lc_6/out
T_4_22_sp4_v_t_41
T_5_22_sp4_h_l_9
T_9_22_sp4_h_l_0
T_12_22_sp4_v_t_37
T_12_26_lc_trk_g1_0
T_12_26_wire_logic_cluster/lc_0/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_4_22_sp4_v_t_41
T_5_22_sp4_h_l_9
T_9_22_sp4_h_l_0
T_12_22_sp4_v_t_37
T_11_26_lc_trk_g1_0
T_11_26_wire_logic_cluster/lc_0/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_4_22_sp4_v_t_41
T_5_26_sp4_h_l_4
T_9_26_sp4_h_l_0
T_9_26_lc_trk_g1_5
T_9_26_wire_logic_cluster/lc_2/in_0

T_4_24_wire_logic_cluster/lc_6/out
T_4_22_sp4_v_t_41
T_5_26_sp4_h_l_4
T_9_26_sp4_h_l_0
T_9_26_lc_trk_g1_5
T_9_26_wire_logic_cluster/lc_0/in_0

T_4_24_wire_logic_cluster/lc_6/out
T_4_22_sp4_v_t_41
T_5_26_sp4_h_l_4
T_9_26_sp4_h_l_0
T_9_26_lc_trk_g1_5
T_9_26_wire_logic_cluster/lc_6/in_0

T_4_24_wire_logic_cluster/lc_6/out
T_4_23_sp4_v_t_44
T_5_27_sp4_h_l_9
T_9_27_sp4_h_l_0
T_10_27_lc_trk_g3_0
T_10_27_wire_logic_cluster/lc_5/in_0

T_4_24_wire_logic_cluster/lc_6/out
T_4_23_sp4_v_t_44
T_5_23_sp4_h_l_2
T_9_23_sp4_h_l_2
T_9_23_lc_trk_g1_7
T_9_23_wire_logic_cluster/lc_5/in_1

T_4_24_wire_logic_cluster/lc_6/out
T_4_23_sp4_v_t_44
T_5_23_sp4_h_l_2
T_9_23_sp4_h_l_2
T_9_23_lc_trk_g1_7
T_9_23_wire_logic_cluster/lc_1/in_1

T_4_24_wire_logic_cluster/lc_6/out
T_4_23_sp4_v_t_44
T_5_23_sp4_h_l_2
T_9_23_sp4_h_l_2
T_9_23_lc_trk_g1_7
T_9_23_wire_logic_cluster/lc_3/in_1

T_4_24_wire_logic_cluster/lc_6/out
T_4_23_sp4_v_t_44
T_5_23_sp4_h_l_2
T_9_23_sp4_h_l_2
T_10_23_lc_trk_g3_2
T_10_23_wire_logic_cluster/lc_6/in_1

T_4_24_wire_logic_cluster/lc_6/out
T_4_23_sp4_v_t_44
T_5_23_sp4_h_l_2
T_9_23_sp4_h_l_2
T_10_23_lc_trk_g3_2
T_10_23_wire_logic_cluster/lc_0/in_1

T_4_24_wire_logic_cluster/lc_6/out
T_3_23_lc_trk_g3_6
T_3_23_wire_logic_cluster/lc_2/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_4_23_sp4_v_t_44
T_5_23_sp4_h_l_2
T_9_23_sp4_h_l_2
T_10_23_lc_trk_g3_2
T_10_23_input_2_1
T_10_23_wire_logic_cluster/lc_1/in_2

T_4_24_wire_logic_cluster/lc_6/out
T_4_23_sp4_v_t_44
T_5_23_sp4_h_l_2
T_9_23_sp4_h_l_2
T_9_23_lc_trk_g1_7
T_9_23_input_2_6
T_9_23_wire_logic_cluster/lc_6/in_2

T_4_24_wire_logic_cluster/lc_6/out
T_4_23_sp4_v_t_44
T_5_23_sp4_h_l_2
T_9_23_sp4_h_l_2
T_9_23_lc_trk_g1_7
T_9_23_input_2_0
T_9_23_wire_logic_cluster/lc_0/in_2

T_4_24_wire_logic_cluster/lc_6/out
T_4_23_sp4_v_t_44
T_5_23_sp4_h_l_2
T_9_23_sp4_h_l_2
T_9_23_lc_trk_g1_7
T_9_23_input_2_2
T_9_23_wire_logic_cluster/lc_2/in_2

T_4_24_wire_logic_cluster/lc_6/out
T_4_23_sp4_v_t_44
T_5_23_sp4_h_l_2
T_9_23_sp4_h_l_2
T_9_23_lc_trk_g1_7
T_9_23_input_2_4
T_9_23_wire_logic_cluster/lc_4/in_2

T_4_24_wire_logic_cluster/lc_6/out
T_5_21_sp4_v_t_37
T_6_25_sp4_h_l_0
T_10_25_sp4_h_l_8
T_9_25_lc_trk_g1_0
T_9_25_input_2_1
T_9_25_wire_logic_cluster/lc_1/in_2

T_4_24_wire_logic_cluster/lc_6/out
T_5_21_sp4_v_t_37
T_6_25_sp4_h_l_0
T_10_25_sp4_h_l_8
T_9_25_lc_trk_g1_0
T_9_25_input_2_3
T_9_25_wire_logic_cluster/lc_3/in_2

T_4_24_wire_logic_cluster/lc_6/out
T_5_21_sp4_v_t_37
T_6_25_sp4_h_l_0
T_10_25_sp4_h_l_8
T_9_25_lc_trk_g1_0
T_9_25_input_2_7
T_9_25_wire_logic_cluster/lc_7/in_2

T_4_24_wire_logic_cluster/lc_6/out
T_5_24_lc_trk_g0_6
T_5_24_wire_logic_cluster/lc_5/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_5_21_sp4_v_t_37
T_6_25_sp4_h_l_0
T_10_25_sp4_h_l_8
T_9_25_lc_trk_g1_0
T_9_25_wire_logic_cluster/lc_2/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_5_21_sp4_v_t_37
T_6_25_sp4_h_l_0
T_10_25_sp4_h_l_8
T_9_25_lc_trk_g1_0
T_9_25_wire_logic_cluster/lc_6/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_5_21_sp4_v_t_37
T_6_25_sp4_h_l_0
T_10_25_sp4_h_l_8
T_9_25_lc_trk_g1_0
T_9_25_wire_logic_cluster/lc_4/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_4_23_sp4_v_t_44
T_5_27_sp4_h_l_9
T_9_27_sp4_h_l_0
T_9_27_lc_trk_g0_5
T_9_27_wire_logic_cluster/lc_0/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_4_23_sp4_v_t_44
T_5_27_sp4_h_l_9
T_9_27_sp4_h_l_0
T_9_27_lc_trk_g0_5
T_9_27_wire_logic_cluster/lc_4/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_4_22_sp4_v_t_41
T_5_26_sp4_h_l_4
T_9_26_sp4_h_l_0
T_9_26_lc_trk_g1_5
T_9_26_wire_logic_cluster/lc_1/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_4_22_sp4_v_t_41
T_5_26_sp4_h_l_4
T_9_26_sp4_h_l_0
T_9_26_lc_trk_g1_5
T_9_26_wire_logic_cluster/lc_3/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_4_22_sp4_v_t_41
T_5_26_sp4_h_l_4
T_9_26_sp4_h_l_0
T_9_26_lc_trk_g1_5
T_9_26_wire_logic_cluster/lc_5/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_5_21_sp4_v_t_37
T_6_25_sp4_h_l_0
T_10_25_sp4_h_l_8
T_10_25_lc_trk_g0_5
T_10_25_wire_logic_cluster/lc_0/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_4_22_sp4_v_t_41
T_5_26_sp4_h_l_4
T_9_26_sp4_h_l_0
T_10_26_lc_trk_g2_0
T_10_26_wire_logic_cluster/lc_7/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_4_22_sp4_v_t_41
T_5_22_sp4_h_l_9
T_9_22_sp4_h_l_0
T_10_22_lc_trk_g3_0
T_10_22_wire_logic_cluster/lc_0/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_5_21_sp4_v_t_37
T_6_25_sp4_h_l_0
T_6_25_lc_trk_g0_5
T_6_25_wire_logic_cluster/lc_5/in_0

T_4_24_wire_logic_cluster/lc_6/out
T_5_21_sp4_v_t_37
T_6_25_sp4_h_l_0
T_7_25_lc_trk_g2_0
T_7_25_wire_logic_cluster/lc_2/in_0

T_4_24_wire_logic_cluster/lc_6/out
T_4_24_lc_trk_g2_6
T_4_24_wire_logic_cluster/lc_4/in_0

T_4_24_wire_logic_cluster/lc_6/out
T_4_22_sp4_v_t_41
T_5_26_sp4_h_l_4
T_5_26_lc_trk_g1_1
T_5_26_wire_logic_cluster/lc_5/in_1

T_4_24_wire_logic_cluster/lc_6/out
T_4_22_sp4_v_t_41
T_5_26_sp4_h_l_4
T_5_26_lc_trk_g1_1
T_5_26_wire_logic_cluster/lc_7/in_1

T_4_24_wire_logic_cluster/lc_6/out
T_4_22_sp4_v_t_41
T_5_26_sp4_h_l_4
T_5_26_lc_trk_g1_1
T_5_26_input_2_2
T_5_26_wire_logic_cluster/lc_2/in_2

T_4_24_wire_logic_cluster/lc_6/out
T_4_22_sp4_v_t_41
T_0_22_span4_horz_4
T_2_22_lc_trk_g2_4
T_2_22_wire_logic_cluster/lc_3/in_1

T_4_24_wire_logic_cluster/lc_6/out
T_4_23_sp4_v_t_44
T_0_23_span4_horz_9
T_2_23_lc_trk_g2_1
T_2_23_wire_logic_cluster/lc_6/in_1

T_4_24_wire_logic_cluster/lc_6/out
T_4_22_sp4_v_t_41
T_0_22_span4_horz_4
T_2_22_lc_trk_g2_4
T_2_22_wire_logic_cluster/lc_7/in_1

T_4_24_wire_logic_cluster/lc_6/out
T_4_22_sp4_v_t_41
T_0_22_span4_horz_4
T_2_22_lc_trk_g2_4
T_2_22_wire_logic_cluster/lc_5/in_1

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_7_24_lc_trk_g0_3
T_7_24_wire_logic_cluster/lc_5/in_0

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_7_24_lc_trk_g0_3
T_7_24_wire_logic_cluster/lc_7/in_0

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_7_24_lc_trk_g0_3
T_7_24_wire_logic_cluster/lc_1/in_0

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_7_24_lc_trk_g0_3
T_7_24_wire_logic_cluster/lc_3/in_0

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_10_24_lc_trk_g1_0
T_10_24_wire_logic_cluster/lc_1/in_0

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_10_24_lc_trk_g1_0
T_10_24_wire_logic_cluster/lc_7/in_0

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_10_24_lc_trk_g1_0
T_10_24_wire_logic_cluster/lc_5/in_0

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_10_24_lc_trk_g1_0
T_10_24_wire_logic_cluster/lc_3/in_0

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_11_24_lc_trk_g1_3
T_11_24_wire_logic_cluster/lc_0/in_0

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_11_24_lc_trk_g1_3
T_11_24_wire_logic_cluster/lc_2/in_0

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_11_24_lc_trk_g1_3
T_11_24_wire_logic_cluster/lc_6/in_0

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_11_24_lc_trk_g1_3
T_11_24_wire_logic_cluster/lc_4/in_0

T_4_24_wire_logic_cluster/lc_6/out
T_4_22_sp4_v_t_41
T_0_22_span4_horz_4
T_2_22_lc_trk_g2_4
T_2_22_input_2_0
T_2_22_wire_logic_cluster/lc_0/in_2

T_4_24_wire_logic_cluster/lc_6/out
T_4_22_sp4_v_t_41
T_0_22_span4_horz_4
T_2_22_lc_trk_g2_4
T_2_22_input_2_2
T_2_22_wire_logic_cluster/lc_2/in_2

T_4_24_wire_logic_cluster/lc_6/out
T_4_22_sp4_v_t_41
T_0_22_span4_horz_4
T_2_22_lc_trk_g2_4
T_2_22_input_2_4
T_2_22_wire_logic_cluster/lc_4/in_2

T_4_24_wire_logic_cluster/lc_6/out
T_4_22_sp4_v_t_41
T_0_22_span4_horz_4
T_2_22_lc_trk_g2_4
T_2_22_input_2_6
T_2_22_wire_logic_cluster/lc_6/in_2

T_4_24_wire_logic_cluster/lc_6/out
T_4_23_sp4_v_t_44
T_0_23_span4_horz_9
T_2_23_lc_trk_g2_1
T_2_23_input_2_3
T_2_23_wire_logic_cluster/lc_3/in_2

T_4_24_wire_logic_cluster/lc_6/out
T_5_21_sp4_v_t_37
T_6_25_sp4_h_l_0
T_6_25_lc_trk_g0_5
T_6_25_wire_logic_cluster/lc_4/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_5_21_sp4_v_t_37
T_6_25_sp4_h_l_0
T_6_25_lc_trk_g0_5
T_6_25_wire_logic_cluster/lc_0/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_5_21_sp4_v_t_37
T_6_25_sp4_h_l_0
T_7_25_lc_trk_g2_0
T_7_25_wire_logic_cluster/lc_7/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_5_21_sp4_v_t_37
T_6_25_sp4_h_l_0
T_7_25_lc_trk_g2_0
T_7_25_wire_logic_cluster/lc_1/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_4_22_sp4_v_t_41
T_5_26_sp4_h_l_4
T_6_26_lc_trk_g3_4
T_6_26_wire_logic_cluster/lc_6/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_4_23_sp4_v_t_44
T_5_27_sp4_h_l_9
T_6_27_lc_trk_g2_1
T_6_27_wire_logic_cluster/lc_2/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_4_23_sp4_v_t_44
T_5_27_sp4_h_l_9
T_5_27_lc_trk_g1_4
T_5_27_wire_logic_cluster/lc_2/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_4_23_sp4_v_t_44
T_5_27_sp4_h_l_9
T_5_27_lc_trk_g1_4
T_5_27_wire_logic_cluster/lc_6/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_9_24_lc_trk_g1_7
T_9_24_wire_logic_cluster/lc_5/in_1

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_9_24_lc_trk_g1_7
T_9_24_wire_logic_cluster/lc_7/in_1

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_12_24_lc_trk_g0_4
T_12_24_wire_logic_cluster/lc_5/in_1

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_12_24_lc_trk_g0_4
T_12_24_wire_logic_cluster/lc_1/in_1

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_6_24_lc_trk_g0_0
T_6_24_wire_logic_cluster/lc_3/in_1

T_4_24_wire_logic_cluster/lc_6/out
T_4_23_sp4_v_t_44
T_4_26_lc_trk_g1_4
T_4_26_wire_logic_cluster/lc_3/in_0

T_4_24_wire_logic_cluster/lc_6/out
T_5_21_sp4_v_t_37
T_5_22_lc_trk_g3_5
T_5_22_wire_logic_cluster/lc_2/in_0

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_7_24_lc_trk_g0_3
T_7_24_wire_logic_cluster/lc_0/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_7_24_lc_trk_g0_3
T_7_24_wire_logic_cluster/lc_2/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_7_24_lc_trk_g0_3
T_7_24_wire_logic_cluster/lc_4/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_7_24_lc_trk_g0_3
T_7_24_wire_logic_cluster/lc_6/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_9_24_lc_trk_g0_7
T_9_24_wire_logic_cluster/lc_0/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_9_24_lc_trk_g0_7
T_9_24_wire_logic_cluster/lc_4/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_9_24_lc_trk_g0_7
T_9_24_wire_logic_cluster/lc_2/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_9_24_lc_trk_g0_7
T_9_24_wire_logic_cluster/lc_6/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_10_24_lc_trk_g1_0
T_10_24_wire_logic_cluster/lc_0/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_10_24_lc_trk_g1_0
T_10_24_wire_logic_cluster/lc_6/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_10_24_lc_trk_g1_0
T_10_24_wire_logic_cluster/lc_4/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_10_24_lc_trk_g1_0
T_10_24_wire_logic_cluster/lc_2/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_11_24_lc_trk_g1_3
T_11_24_wire_logic_cluster/lc_1/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_11_24_lc_trk_g1_3
T_11_24_wire_logic_cluster/lc_7/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_11_24_lc_trk_g1_3
T_11_24_wire_logic_cluster/lc_3/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_12_24_lc_trk_g1_4
T_12_24_wire_logic_cluster/lc_6/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_12_24_lc_trk_g1_4
T_12_24_wire_logic_cluster/lc_4/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_13_24_lc_trk_g1_7
T_13_24_wire_logic_cluster/lc_7/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_3_24_sp12_h_l_0
T_13_24_lc_trk_g1_7
T_13_24_wire_logic_cluster/lc_1/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_4_21_sp4_v_t_36
T_3_22_lc_trk_g2_4
T_3_22_wire_logic_cluster/lc_5/in_1

T_4_24_wire_logic_cluster/lc_6/out
T_4_21_sp4_v_t_36
T_3_22_lc_trk_g2_4
T_3_22_wire_logic_cluster/lc_3/in_1

T_4_24_wire_logic_cluster/lc_6/out
T_4_21_sp4_v_t_36
T_3_22_lc_trk_g2_4
T_3_22_wire_logic_cluster/lc_1/in_1

T_4_24_wire_logic_cluster/lc_6/out
T_5_24_lc_trk_g0_6
T_5_24_wire_logic_cluster/lc_0/in_0

T_4_24_wire_logic_cluster/lc_6/out
T_4_21_sp4_v_t_36
T_3_22_lc_trk_g2_4
T_3_22_input_2_0
T_3_22_wire_logic_cluster/lc_0/in_2

T_4_24_wire_logic_cluster/lc_6/out
T_4_21_sp4_v_t_36
T_3_22_lc_trk_g2_4
T_3_22_input_2_4
T_3_22_wire_logic_cluster/lc_4/in_2

T_4_24_wire_logic_cluster/lc_6/out
T_4_21_sp4_v_t_36
T_3_22_lc_trk_g2_4
T_3_22_input_2_2
T_3_22_wire_logic_cluster/lc_2/in_2

T_4_24_wire_logic_cluster/lc_6/out
T_4_21_sp4_v_t_36
T_3_22_lc_trk_g2_4
T_3_22_input_2_6
T_3_22_wire_logic_cluster/lc_6/in_2

T_4_24_wire_logic_cluster/lc_6/out
T_4_23_sp4_v_t_44
T_4_26_lc_trk_g1_4
T_4_26_wire_logic_cluster/lc_2/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_4_24_lc_trk_g2_6
T_4_24_wire_logic_cluster/lc_6/in_0

T_4_24_wire_logic_cluster/lc_6/out
T_5_25_lc_trk_g3_6
T_5_25_wire_logic_cluster/lc_2/in_1

T_4_24_wire_logic_cluster/lc_6/out
T_5_25_lc_trk_g3_6
T_5_25_wire_logic_cluster/lc_0/in_1

T_4_24_wire_logic_cluster/lc_6/out
T_5_25_lc_trk_g3_6
T_5_25_wire_logic_cluster/lc_6/in_1

T_4_24_wire_logic_cluster/lc_6/out
T_5_25_lc_trk_g3_6
T_5_25_wire_logic_cluster/lc_4/in_1

T_4_24_wire_logic_cluster/lc_6/out
T_5_25_lc_trk_g2_6
T_5_25_wire_logic_cluster/lc_5/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_5_25_lc_trk_g2_6
T_5_25_wire_logic_cluster/lc_7/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_5_25_lc_trk_g2_6
T_5_25_wire_logic_cluster/lc_1/in_3

T_4_24_wire_logic_cluster/lc_6/out
T_5_25_lc_trk_g2_6
T_5_25_wire_logic_cluster/lc_3/in_3

End 

Net : switch_clk_1MHz_inst.current_state_RNITOE91_0Z0Z_1
T_5_23_wire_logic_cluster/lc_7/out
T_5_18_sp12_v_t_22
T_6_30_sp12_h_l_1
T_17_30_sp12_v_t_22
T_17_33_lc_trk_g1_2
T_17_33_wire_gbuf/in

End 

Net : switch_clk_1MHz_inst.N_90_li
T_4_24_wire_logic_cluster/lc_7/out
T_5_23_lc_trk_g3_7
T_5_23_wire_logic_cluster/lc_7/in_3

T_4_24_wire_logic_cluster/lc_7/out
T_4_24_sp4_h_l_3
T_6_24_lc_trk_g2_6
T_6_24_wire_logic_cluster/lc_5/in_3

T_4_24_wire_logic_cluster/lc_7/out
T_5_24_lc_trk_g1_7
T_5_24_wire_logic_cluster/lc_2/in_0

T_4_24_wire_logic_cluster/lc_7/out
T_5_24_lc_trk_g1_7
T_5_24_wire_logic_cluster/lc_3/in_3

T_4_24_wire_logic_cluster/lc_7/out
T_5_24_lc_trk_g1_7
T_5_24_wire_logic_cluster/lc_7/in_3

End 

Net : switch_clk_1MHz_inst.N_377_g
T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_26_wire_logic_cluster/lc_3/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_26_wire_logic_cluster/lc_3/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_27_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_26_wire_logic_cluster/lc_6/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_24_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_24_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_26_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_24_wire_logic_cluster/lc_3/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_24_wire_logic_cluster/lc_3/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_24_wire_logic_cluster/lc_3/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_24_wire_logic_cluster/lc_3/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_27_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_27_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_25_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_24_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_24_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_24_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_24_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_24_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_24_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_24_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_26_wire_logic_cluster/lc_4/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_26_wire_logic_cluster/lc_4/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_26_wire_logic_cluster/lc_4/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_26_wire_logic_cluster/lc_4/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_26_wire_logic_cluster/lc_4/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_26_wire_logic_cluster/lc_4/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_24_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_24_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_24_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_24_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_24_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_24_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_24_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_24_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_25_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_25_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_25_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_25_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_25_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_25_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_23_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_23_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_10_23_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_6_27_wire_logic_cluster/lc_3/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_24_wire_logic_cluster/lc_4/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_24_wire_logic_cluster/lc_4/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_24_wire_logic_cluster/lc_4/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_24_wire_logic_cluster/lc_4/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_24_wire_logic_cluster/lc_4/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_24_wire_logic_cluster/lc_4/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_27_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_27_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_6_26_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_7_25_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_7_25_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_7_25_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_23_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_23_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_23_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_23_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_23_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_23_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_23_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_26_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_26_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_26_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_6_25_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_6_25_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_6_25_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_7_24_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_7_24_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_7_24_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_7_24_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_7_24_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_7_24_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_7_24_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_7_24_wire_logic_cluster/lc_2/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_26_wire_logic_cluster/lc_6/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_26_wire_logic_cluster/lc_6/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_25_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_25_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_25_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_25_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_25_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_25_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_25_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_25_wire_logic_cluster/lc_0/cen

End 

Net : switch_clk_1MHz_inst.current_stateZ0Z_1
T_5_24_wire_logic_cluster/lc_1/out
T_4_24_lc_trk_g2_1
T_4_24_input_2_7
T_4_24_wire_logic_cluster/lc_7/in_2

T_5_24_wire_logic_cluster/lc_1/out
T_5_24_sp4_h_l_7
T_4_20_sp4_v_t_37
T_3_23_lc_trk_g2_5
T_3_23_wire_logic_cluster/lc_1/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_5_20_sp4_v_t_39
T_5_21_lc_trk_g3_7
T_5_21_wire_logic_cluster/lc_1/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_lc_trk_g2_1
T_4_24_wire_logic_cluster/lc_0/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_5_20_sp4_v_t_39
T_5_22_lc_trk_g2_2
T_5_22_input_2_4
T_5_22_wire_logic_cluster/lc_4/in_2

T_5_24_wire_logic_cluster/lc_1/out
T_5_24_sp4_h_l_7
T_5_24_lc_trk_g1_2
T_5_24_wire_logic_cluster/lc_4/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_5_24_sp4_h_l_7
T_4_20_sp4_v_t_37
T_3_23_lc_trk_g2_5
T_3_23_wire_logic_cluster/lc_2/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_5_20_sp4_v_t_39
T_5_22_lc_trk_g2_2
T_5_22_wire_logic_cluster/lc_5/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_11_20_sp4_v_t_41
T_10_23_lc_trk_g3_1
T_10_23_wire_logic_cluster/lc_6/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_11_20_sp4_v_t_41
T_10_23_lc_trk_g3_1
T_10_23_wire_logic_cluster/lc_0/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_11_24_sp4_v_t_38
T_10_25_lc_trk_g2_6
T_10_25_wire_logic_cluster/lc_0/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_6_26_sp4_h_l_4
T_9_22_sp4_v_t_41
T_9_25_lc_trk_g1_1
T_9_25_wire_logic_cluster/lc_2/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_6_26_sp4_h_l_4
T_9_22_sp4_v_t_41
T_9_25_lc_trk_g1_1
T_9_25_wire_logic_cluster/lc_6/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_6_26_sp4_h_l_4
T_9_22_sp4_v_t_41
T_9_25_lc_trk_g1_1
T_9_25_wire_logic_cluster/lc_4/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_6_26_sp4_h_l_4
T_9_22_sp4_v_t_41
T_9_23_lc_trk_g2_1
T_9_23_wire_logic_cluster/lc_5/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_6_26_sp4_h_l_4
T_9_22_sp4_v_t_41
T_9_23_lc_trk_g2_1
T_9_23_wire_logic_cluster/lc_1/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_6_26_sp4_h_l_4
T_9_22_sp4_v_t_41
T_9_23_lc_trk_g2_1
T_9_23_wire_logic_cluster/lc_3/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_12_24_sp4_h_l_10
T_12_24_lc_trk_g0_7
T_12_24_wire_logic_cluster/lc_5/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_12_24_sp4_h_l_10
T_12_24_lc_trk_g0_7
T_12_24_wire_logic_cluster/lc_1/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_11_20_sp4_v_t_41
T_10_22_lc_trk_g1_4
T_10_22_wire_logic_cluster/lc_0/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_6_26_sp4_h_l_4
T_9_26_sp4_v_t_41
T_9_27_lc_trk_g2_1
T_9_27_wire_logic_cluster/lc_0/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_6_26_sp4_h_l_4
T_9_26_sp4_v_t_41
T_9_27_lc_trk_g2_1
T_9_27_wire_logic_cluster/lc_4/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_6_26_sp4_h_l_4
T_9_22_sp4_v_t_41
T_9_26_lc_trk_g0_4
T_9_26_wire_logic_cluster/lc_1/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_6_26_sp4_h_l_4
T_9_22_sp4_v_t_41
T_9_26_lc_trk_g0_4
T_9_26_wire_logic_cluster/lc_3/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_6_26_sp4_h_l_4
T_9_22_sp4_v_t_41
T_9_26_lc_trk_g0_4
T_9_26_wire_logic_cluster/lc_5/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_5_24_sp4_h_l_7
T_4_24_lc_trk_g1_7
T_4_24_input_2_4
T_4_24_wire_logic_cluster/lc_4/in_2

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_6_26_sp4_h_l_4
T_9_22_sp4_v_t_41
T_9_26_lc_trk_g0_4
T_9_26_input_2_2
T_9_26_wire_logic_cluster/lc_2/in_2

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_6_26_sp4_h_l_4
T_9_22_sp4_v_t_41
T_9_26_lc_trk_g0_4
T_9_26_input_2_0
T_9_26_wire_logic_cluster/lc_0/in_2

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_6_26_sp4_h_l_4
T_9_22_sp4_v_t_41
T_9_26_lc_trk_g0_4
T_9_26_input_2_6
T_9_26_wire_logic_cluster/lc_6/in_2

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_6_26_sp4_h_l_4
T_10_26_sp4_h_l_0
T_10_26_lc_trk_g1_5
T_10_26_wire_logic_cluster/lc_7/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_6_26_sp4_h_l_4
T_10_26_sp4_h_l_0
T_11_26_lc_trk_g3_0
T_11_26_wire_logic_cluster/lc_0/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_6_26_sp4_h_l_4
T_10_26_sp4_h_l_0
T_12_26_lc_trk_g2_5
T_12_26_wire_logic_cluster/lc_0/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_12_24_sp4_h_l_10
T_13_24_lc_trk_g2_2
T_13_24_wire_logic_cluster/lc_7/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_12_24_sp4_h_l_10
T_13_24_lc_trk_g2_2
T_13_24_wire_logic_cluster/lc_1/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_12_24_sp4_h_l_10
T_12_24_lc_trk_g0_7
T_12_24_wire_logic_cluster/lc_6/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_12_24_sp4_h_l_10
T_12_24_lc_trk_g0_7
T_12_24_wire_logic_cluster/lc_4/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_12_24_sp4_h_l_10
T_11_24_lc_trk_g0_2
T_11_24_wire_logic_cluster/lc_1/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_12_24_sp4_h_l_10
T_11_24_lc_trk_g0_2
T_11_24_wire_logic_cluster/lc_7/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_12_24_sp4_h_l_10
T_11_24_lc_trk_g0_2
T_11_24_wire_logic_cluster/lc_3/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_12_24_sp4_h_l_10
T_11_24_lc_trk_g0_2
T_11_24_input_2_0
T_11_24_wire_logic_cluster/lc_0/in_2

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_12_24_sp4_h_l_10
T_11_24_lc_trk_g0_2
T_11_24_input_2_2
T_11_24_wire_logic_cluster/lc_2/in_2

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_12_24_sp4_h_l_10
T_11_24_lc_trk_g0_2
T_11_24_input_2_6
T_11_24_wire_logic_cluster/lc_6/in_2

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_12_24_sp4_h_l_10
T_11_24_lc_trk_g0_2
T_11_24_input_2_4
T_11_24_wire_logic_cluster/lc_4/in_2

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_11_24_sp4_v_t_38
T_10_27_lc_trk_g2_6
T_10_27_wire_logic_cluster/lc_5/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_11_20_sp4_v_t_41
T_10_23_lc_trk_g3_1
T_10_23_wire_logic_cluster/lc_1/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_6_26_sp4_h_l_4
T_9_22_sp4_v_t_41
T_9_25_lc_trk_g1_1
T_9_25_wire_logic_cluster/lc_1/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_6_26_sp4_h_l_4
T_9_22_sp4_v_t_41
T_9_25_lc_trk_g1_1
T_9_25_wire_logic_cluster/lc_3/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_6_26_sp4_h_l_4
T_9_22_sp4_v_t_41
T_9_25_lc_trk_g1_1
T_9_25_wire_logic_cluster/lc_7/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_6_26_sp4_h_l_4
T_9_22_sp4_v_t_41
T_9_23_lc_trk_g2_1
T_9_23_wire_logic_cluster/lc_6/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_6_26_sp4_h_l_4
T_9_22_sp4_v_t_41
T_9_23_lc_trk_g2_1
T_9_23_wire_logic_cluster/lc_0/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_6_26_sp4_h_l_4
T_9_22_sp4_v_t_41
T_9_23_lc_trk_g2_1
T_9_23_wire_logic_cluster/lc_2/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_6_26_sp4_h_l_4
T_9_22_sp4_v_t_41
T_9_23_lc_trk_g2_1
T_9_23_wire_logic_cluster/lc_4/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_6_26_sp4_h_l_4
T_10_26_sp4_h_l_0
T_12_26_lc_trk_g3_5
T_12_26_wire_logic_cluster/lc_1/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_7_24_sp4_v_t_47
T_6_27_lc_trk_g3_7
T_6_27_wire_logic_cluster/lc_2/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_5_24_sp4_h_l_7
T_8_24_sp4_v_t_37
T_7_25_lc_trk_g2_5
T_7_25_wire_logic_cluster/lc_7/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_5_24_sp4_h_l_7
T_8_24_sp4_v_t_37
T_7_25_lc_trk_g2_5
T_7_25_wire_logic_cluster/lc_1/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_5_24_sp4_h_l_7
T_4_20_sp4_v_t_37
T_3_22_lc_trk_g1_0
T_3_22_wire_logic_cluster/lc_5/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_5_24_sp4_h_l_7
T_4_20_sp4_v_t_37
T_3_22_lc_trk_g1_0
T_3_22_wire_logic_cluster/lc_3/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_3_20_sp4_v_t_47
T_2_23_lc_trk_g3_7
T_2_23_wire_logic_cluster/lc_6/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_5_24_sp4_h_l_7
T_4_20_sp4_v_t_37
T_3_22_lc_trk_g1_0
T_3_22_wire_logic_cluster/lc_1/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_3_20_sp4_v_t_47
T_2_22_lc_trk_g0_1
T_2_22_wire_logic_cluster/lc_3/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_9_24_lc_trk_g3_2
T_9_24_wire_logic_cluster/lc_5/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_9_24_lc_trk_g3_2
T_9_24_wire_logic_cluster/lc_7/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_3_20_sp4_v_t_47
T_2_22_lc_trk_g0_1
T_2_22_wire_logic_cluster/lc_0/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_3_20_sp4_v_t_47
T_2_22_lc_trk_g0_1
T_2_22_wire_logic_cluster/lc_2/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_3_20_sp4_v_t_47
T_2_22_lc_trk_g0_1
T_2_22_wire_logic_cluster/lc_4/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_3_20_sp4_v_t_47
T_2_22_lc_trk_g0_1
T_2_22_wire_logic_cluster/lc_6/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_7_24_sp4_v_t_47
T_6_26_lc_trk_g0_1
T_6_26_wire_logic_cluster/lc_6/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_3_20_sp4_v_t_47
T_2_22_lc_trk_g0_1
T_2_22_input_2_7
T_2_22_wire_logic_cluster/lc_7/in_2

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_3_20_sp4_v_t_47
T_2_22_lc_trk_g0_1
T_2_22_input_2_5
T_2_22_wire_logic_cluster/lc_5/in_2

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_9_24_lc_trk_g3_2
T_9_24_wire_logic_cluster/lc_0/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_9_24_lc_trk_g3_2
T_9_24_wire_logic_cluster/lc_4/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_9_24_lc_trk_g3_2
T_9_24_wire_logic_cluster/lc_2/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_9_24_lc_trk_g3_2
T_9_24_wire_logic_cluster/lc_6/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_10_24_lc_trk_g2_7
T_10_24_wire_logic_cluster/lc_0/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_10_24_lc_trk_g2_7
T_10_24_wire_logic_cluster/lc_6/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_10_24_lc_trk_g2_7
T_10_24_wire_logic_cluster/lc_4/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_10_24_lc_trk_g2_7
T_10_24_wire_logic_cluster/lc_2/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_5_24_sp4_h_l_7
T_8_24_sp4_v_t_37
T_7_25_lc_trk_g2_5
T_7_25_wire_logic_cluster/lc_2/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_5_24_sp4_h_l_7
T_4_20_sp4_v_t_37
T_3_22_lc_trk_g1_0
T_3_22_wire_logic_cluster/lc_0/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_5_24_sp4_h_l_7
T_4_20_sp4_v_t_37
T_3_22_lc_trk_g1_0
T_3_22_wire_logic_cluster/lc_4/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_5_24_sp4_h_l_7
T_4_20_sp4_v_t_37
T_3_22_lc_trk_g1_0
T_3_22_wire_logic_cluster/lc_2/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_5_24_sp4_h_l_7
T_4_20_sp4_v_t_37
T_3_22_lc_trk_g1_0
T_3_22_wire_logic_cluster/lc_6/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_3_20_sp4_v_t_47
T_2_23_lc_trk_g3_7
T_2_23_wire_logic_cluster/lc_3/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_10_24_lc_trk_g3_7
T_10_24_wire_logic_cluster/lc_1/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_10_24_lc_trk_g3_7
T_10_24_wire_logic_cluster/lc_7/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_10_24_lc_trk_g3_7
T_10_24_wire_logic_cluster/lc_5/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_4_24_sp4_h_l_10
T_8_24_sp4_h_l_10
T_10_24_lc_trk_g3_7
T_10_24_wire_logic_cluster/lc_3/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_5_21_sp12_v_t_22
T_5_27_lc_trk_g2_5
T_5_27_wire_logic_cluster/lc_2/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_5_21_sp12_v_t_22
T_5_27_lc_trk_g2_5
T_5_27_wire_logic_cluster/lc_6/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_4_26_lc_trk_g2_2
T_4_26_wire_logic_cluster/lc_2/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_5_26_lc_trk_g1_2
T_5_26_wire_logic_cluster/lc_5/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_5_26_lc_trk_g1_2
T_5_26_wire_logic_cluster/lc_7/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_5_24_sp4_h_l_7
T_6_24_lc_trk_g2_7
T_6_24_wire_logic_cluster/lc_3/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_5_24_sp4_h_l_7
T_5_24_lc_trk_g1_2
T_5_24_wire_logic_cluster/lc_1/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_5_24_sp4_h_l_7
T_7_24_lc_trk_g3_2
T_7_24_wire_logic_cluster/lc_0/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_5_24_sp4_h_l_7
T_7_24_lc_trk_g3_2
T_7_24_wire_logic_cluster/lc_2/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_5_24_sp4_h_l_7
T_7_24_lc_trk_g3_2
T_7_24_wire_logic_cluster/lc_4/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_5_24_sp4_h_l_7
T_7_24_lc_trk_g3_2
T_7_24_wire_logic_cluster/lc_6/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_4_26_lc_trk_g2_2
T_4_26_wire_logic_cluster/lc_3/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_47
T_5_26_lc_trk_g1_2
T_5_26_wire_logic_cluster/lc_2/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_5_24_sp4_h_l_7
T_7_24_lc_trk_g2_2
T_7_24_wire_logic_cluster/lc_5/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_5_24_sp4_h_l_7
T_7_24_lc_trk_g2_2
T_7_24_wire_logic_cluster/lc_7/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_5_24_sp4_h_l_7
T_7_24_lc_trk_g2_2
T_7_24_wire_logic_cluster/lc_1/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_5_24_sp4_h_l_7
T_7_24_lc_trk_g2_2
T_7_24_wire_logic_cluster/lc_3/in_3

T_5_24_wire_logic_cluster/lc_1/out
T_5_25_lc_trk_g1_1
T_5_25_wire_logic_cluster/lc_2/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_5_25_lc_trk_g1_1
T_5_25_wire_logic_cluster/lc_0/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_5_25_lc_trk_g1_1
T_5_25_wire_logic_cluster/lc_6/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_5_25_lc_trk_g1_1
T_5_25_wire_logic_cluster/lc_4/in_0

T_5_24_wire_logic_cluster/lc_1/out
T_5_25_lc_trk_g1_1
T_5_25_wire_logic_cluster/lc_5/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_5_25_lc_trk_g1_1
T_5_25_wire_logic_cluster/lc_7/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_5_25_lc_trk_g1_1
T_5_25_wire_logic_cluster/lc_1/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_5_25_lc_trk_g1_1
T_5_25_wire_logic_cluster/lc_3/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_6_25_lc_trk_g2_1
T_6_25_wire_logic_cluster/lc_4/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_6_25_lc_trk_g2_1
T_6_25_wire_logic_cluster/lc_0/in_1

T_5_24_wire_logic_cluster/lc_1/out
T_6_25_lc_trk_g3_1
T_6_25_wire_logic_cluster/lc_5/in_3

End 

Net : divisor_inst_2.counterZ0Z_0
T_6_23_wire_logic_cluster/lc_2/out
T_5_23_lc_trk_g2_2
T_5_23_wire_logic_cluster/lc_6/in_0

T_6_23_wire_logic_cluster/lc_2/out
T_6_23_lc_trk_g3_2
T_6_23_wire_logic_cluster/lc_5/in_0

T_6_23_wire_logic_cluster/lc_2/out
T_6_23_lc_trk_g2_2
T_6_23_wire_logic_cluster/lc_1/in_1

T_6_23_wire_logic_cluster/lc_2/out
T_6_23_lc_trk_g3_2
T_6_23_wire_logic_cluster/lc_2/in_3

T_6_23_wire_logic_cluster/lc_2/out
T_6_23_lc_trk_g3_2
T_6_23_wire_logic_cluster/lc_4/in_3

End 

Net : config_register_latched_dec_inst.STATCNF_1_RNO_0Z0Z_0
T_5_22_wire_logic_cluster/lc_1/out
T_5_22_sp4_h_l_7
T_6_22_lc_trk_g2_7
T_6_22_wire_logic_cluster/lc_7/in_0

End 

Net : config_register_latched_dec_inst.N_381_i_i
T_6_22_wire_logic_cluster/lc_7/out
T_6_22_sp4_h_l_3
T_7_22_lc_trk_g3_3
T_7_22_wire_logic_cluster/lc_4/cen

End 

Net : counter_RNISR1F_2
T_5_23_wire_logic_cluster/lc_6/out
T_5_22_lc_trk_g0_6
T_5_22_wire_logic_cluster/lc_1/in_3

T_5_23_wire_logic_cluster/lc_6/out
T_4_23_sp4_h_l_4
T_3_23_lc_trk_g0_4
T_3_23_wire_logic_cluster/lc_1/in_3

T_5_23_wire_logic_cluster/lc_6/out
T_6_22_lc_trk_g3_6
T_6_22_wire_logic_cluster/lc_4/in_3

T_5_23_wire_logic_cluster/lc_6/out
T_4_23_sp4_h_l_4
T_3_23_lc_trk_g0_4
T_3_23_wire_logic_cluster/lc_2/in_0

T_5_23_wire_logic_cluster/lc_6/out
T_5_24_lc_trk_g1_6
T_5_24_wire_logic_cluster/lc_5/in_0

T_5_23_wire_logic_cluster/lc_6/out
T_4_23_sp4_h_l_4
T_8_23_sp4_h_l_0
T_11_19_sp4_v_t_43
T_10_22_lc_trk_g3_3
T_10_22_wire_logic_cluster/lc_6/cen

T_5_23_wire_logic_cluster/lc_6/out
T_4_24_lc_trk_g1_6
T_4_24_wire_logic_cluster/lc_2/in_3

T_5_23_wire_logic_cluster/lc_6/out
T_5_22_sp4_v_t_44
T_6_22_sp4_h_l_2
T_5_22_lc_trk_g0_2
T_5_22_wire_logic_cluster/lc_1/cen

T_5_23_wire_logic_cluster/lc_6/out
T_5_22_sp4_v_t_44
T_5_24_lc_trk_g3_1
T_5_24_wire_logic_cluster/lc_1/in_3

T_5_23_wire_logic_cluster/lc_6/out
T_5_24_lc_trk_g1_6
T_5_24_wire_logic_cluster/lc_3/in_0

T_5_23_wire_logic_cluster/lc_6/out
T_5_24_lc_trk_g1_6
T_5_24_wire_logic_cluster/lc_7/in_0

T_5_23_wire_logic_cluster/lc_6/out
T_6_24_lc_trk_g3_6
T_6_24_wire_logic_cluster/lc_5/in_0

T_5_23_wire_logic_cluster/lc_6/out
T_5_24_lc_trk_g1_6
T_5_24_wire_logic_cluster/lc_2/in_3

End 

Net : clk_continuous_1MHz
T_6_23_wire_logic_cluster/lc_5/out
T_5_23_lc_trk_g2_5
T_5_23_wire_logic_cluster/lc_6/in_1

T_6_23_wire_logic_cluster/lc_5/out
T_6_23_lc_trk_g1_5
T_6_23_wire_logic_cluster/lc_5/in_3

T_6_23_wire_logic_cluster/lc_5/out
T_6_24_lc_trk_g1_5
T_6_24_wire_logic_cluster/lc_3/in_3

End 

Net : divisor_inst_2.counterZ0Z_1
T_6_23_wire_logic_cluster/lc_4/out
T_5_23_lc_trk_g2_4
T_5_23_input_2_6
T_5_23_wire_logic_cluster/lc_6/in_2

T_6_23_wire_logic_cluster/lc_4/out
T_6_23_lc_trk_g3_4
T_6_23_wire_logic_cluster/lc_1/in_0

T_6_23_wire_logic_cluster/lc_4/out
T_6_23_lc_trk_g3_4
T_6_23_wire_logic_cluster/lc_4/in_1

T_6_23_wire_logic_cluster/lc_4/out
T_6_23_lc_trk_g3_4
T_6_23_input_2_5
T_6_23_wire_logic_cluster/lc_5/in_2

End 

Net : divisor_inst_2.counterZ0Z_2
T_6_23_wire_logic_cluster/lc_1/out
T_5_23_lc_trk_g2_1
T_5_23_wire_logic_cluster/lc_6/in_3

T_6_23_wire_logic_cluster/lc_1/out
T_6_23_lc_trk_g3_1
T_6_23_wire_logic_cluster/lc_5/in_1

T_6_23_wire_logic_cluster/lc_1/out
T_6_23_lc_trk_g3_1
T_6_23_wire_logic_cluster/lc_1/in_3

End 

Net : divisor_inst_counter_1
T_7_20_wire_logic_cluster/lc_0/out
T_6_20_lc_trk_g3_0
T_6_20_wire_logic_cluster/lc_3/in_0

T_7_20_wire_logic_cluster/lc_0/out
T_6_21_lc_trk_g0_0
T_6_21_input_2_0
T_6_21_wire_logic_cluster/lc_0/in_2

T_7_20_wire_logic_cluster/lc_0/out
T_6_21_lc_trk_g1_0
T_6_21_wire_logic_cluster/lc_6/in_1

T_7_20_wire_logic_cluster/lc_0/out
T_6_21_lc_trk_g0_0
T_6_21_input_2_2
T_6_21_wire_logic_cluster/lc_2/in_2

T_7_20_wire_logic_cluster/lc_0/out
T_6_21_lc_trk_g1_0
T_6_21_wire_logic_cluster/lc_4/in_1

T_7_20_wire_logic_cluster/lc_0/out
T_7_20_lc_trk_g1_0
T_7_20_wire_logic_cluster/lc_0/in_3

End 

Net : clk_out_RNI3LEM
T_6_20_wire_logic_cluster/lc_3/out
T_6_19_sp4_v_t_38
T_6_22_lc_trk_g0_6
T_6_22_wire_logic_cluster/lc_5/in_3

T_6_20_wire_logic_cluster/lc_3/out
T_0_20_span12_horz_2
T_2_20_lc_trk_g0_6
T_2_20_wire_logic_cluster/lc_1/in_3

T_6_20_wire_logic_cluster/lc_3/out
T_6_19_sp4_v_t_38
T_6_22_lc_trk_g0_6
T_6_22_input_2_2
T_6_22_wire_logic_cluster/lc_2/in_2

T_6_20_wire_logic_cluster/lc_3/out
T_6_17_sp4_v_t_46
T_3_21_sp4_h_l_4
T_4_21_lc_trk_g2_4
T_4_21_wire_logic_cluster/lc_3/in_3

T_6_20_wire_logic_cluster/lc_3/out
T_0_20_span12_horz_2
T_2_20_lc_trk_g0_6
T_2_20_wire_logic_cluster/lc_2/in_0

T_6_20_wire_logic_cluster/lc_3/out
T_5_20_lc_trk_g3_3
T_5_20_wire_logic_cluster/lc_1/in_3

T_6_20_wire_logic_cluster/lc_3/out
T_5_21_lc_trk_g1_3
T_5_21_wire_logic_cluster/lc_5/in_3

T_6_20_wire_logic_cluster/lc_3/out
T_6_17_sp4_v_t_46
T_5_18_lc_trk_g3_6
T_5_18_wire_logic_cluster/lc_3/in_0

T_6_20_wire_logic_cluster/lc_3/out
T_5_20_lc_trk_g3_3
T_5_20_wire_logic_cluster/lc_3/in_3

T_6_20_wire_logic_cluster/lc_3/out
T_6_19_sp4_v_t_38
T_6_23_lc_trk_g1_3
T_6_23_wire_logic_cluster/lc_3/in_3

T_6_20_wire_logic_cluster/lc_3/out
T_6_20_lc_trk_g0_3
T_6_20_wire_logic_cluster/lc_1/in_0

T_6_20_wire_logic_cluster/lc_3/out
T_6_20_lc_trk_g0_3
T_6_20_wire_logic_cluster/lc_7/in_0

T_6_20_wire_logic_cluster/lc_3/out
T_5_19_lc_trk_g2_3
T_5_19_wire_logic_cluster/lc_3/in_0

T_6_20_wire_logic_cluster/lc_3/out
T_5_19_lc_trk_g2_3
T_5_19_wire_logic_cluster/lc_5/in_0

T_6_20_wire_logic_cluster/lc_3/out
T_5_21_lc_trk_g1_3
T_5_21_wire_logic_cluster/lc_1/cen

T_6_20_wire_logic_cluster/lc_3/out
T_6_20_lc_trk_g0_3
T_6_20_wire_logic_cluster/lc_2/in_3

T_6_20_wire_logic_cluster/lc_3/out
T_6_21_lc_trk_g1_3
T_6_21_wire_logic_cluster/lc_7/in_3

T_6_20_wire_logic_cluster/lc_3/out
T_5_19_lc_trk_g2_3
T_5_19_wire_logic_cluster/lc_0/in_3

T_6_20_wire_logic_cluster/lc_3/out
T_5_19_lc_trk_g2_3
T_5_19_wire_logic_cluster/lc_4/in_3

End 

Net : N_4_0
T_6_22_wire_logic_cluster/lc_5/out
T_6_22_lc_trk_g1_5
T_6_22_wire_logic_cluster/lc_7/in_1

T_6_22_wire_logic_cluster/lc_5/out
T_6_22_lc_trk_g1_5
T_6_22_wire_logic_cluster/lc_3/in_1

T_6_22_wire_logic_cluster/lc_5/out
T_6_23_lc_trk_g0_5
T_6_23_wire_logic_cluster/lc_6/in_3

T_6_22_wire_logic_cluster/lc_5/out
T_7_21_lc_trk_g2_5
T_7_21_wire_logic_cluster/lc_2/in_3

End 

Net : clk_continuous_2MHz
T_6_21_wire_logic_cluster/lc_4/out
T_6_20_lc_trk_g0_4
T_6_20_wire_logic_cluster/lc_3/in_1

T_6_21_wire_logic_cluster/lc_4/out
T_6_21_lc_trk_g1_4
T_6_21_wire_logic_cluster/lc_0/in_1

T_6_21_wire_logic_cluster/lc_4/out
T_6_21_lc_trk_g1_4
T_6_21_wire_logic_cluster/lc_6/in_3

T_6_21_wire_logic_cluster/lc_4/out
T_6_21_lc_trk_g1_4
T_6_21_wire_logic_cluster/lc_2/in_1

T_6_21_wire_logic_cluster/lc_4/out
T_6_20_sp4_v_t_40
T_3_20_sp4_h_l_5
T_3_20_lc_trk_g1_0
T_3_20_wire_logic_cluster/lc_2/in_3

T_6_21_wire_logic_cluster/lc_4/out
T_6_21_lc_trk_g1_4
T_6_21_wire_logic_cluster/lc_4/in_3

End 

Net : divisor_inst_counter_0
T_7_20_wire_logic_cluster/lc_1/out
T_6_20_lc_trk_g3_1
T_6_20_wire_logic_cluster/lc_3/in_3

T_7_20_wire_logic_cluster/lc_1/out
T_6_21_lc_trk_g1_1
T_6_21_wire_logic_cluster/lc_0/in_0

T_7_20_wire_logic_cluster/lc_1/out
T_6_21_lc_trk_g1_1
T_6_21_wire_logic_cluster/lc_6/in_0

T_7_20_wire_logic_cluster/lc_1/out
T_6_21_lc_trk_g1_1
T_6_21_wire_logic_cluster/lc_2/in_0

T_7_20_wire_logic_cluster/lc_1/out
T_6_21_lc_trk_g1_1
T_6_21_wire_logic_cluster/lc_4/in_0

T_7_20_wire_logic_cluster/lc_1/out
T_7_20_lc_trk_g0_1
T_7_20_wire_logic_cluster/lc_1/in_0

T_7_20_wire_logic_cluster/lc_1/out
T_7_20_lc_trk_g0_1
T_7_20_wire_logic_cluster/lc_0/in_1

End 

Net : counter_RNISR1F_2_cascade_
T_5_23_wire_logic_cluster/lc_6/ltout
T_5_23_wire_logic_cluster/lc_7/in_2

End 

Net : N_2_0
T_6_21_wire_logic_cluster/lc_3/out
T_6_22_lc_trk_g1_3
T_6_22_wire_logic_cluster/lc_7/in_3

End 

Net : switch_clk_2MHz_inst.SEL_0_RNIC97QZ0
T_6_21_wire_logic_cluster/lc_0/out
T_6_21_lc_trk_g2_0
T_6_21_wire_logic_cluster/lc_3/in_3

End 

Net : switch_clk_2MHz_inst.N_91_li
T_6_21_wire_logic_cluster/lc_5/out
T_6_21_lc_trk_g1_5
T_6_21_wire_logic_cluster/lc_3/in_1

T_6_21_wire_logic_cluster/lc_5/out
T_6_22_lc_trk_g0_5
T_6_22_wire_logic_cluster/lc_2/in_3

T_6_21_wire_logic_cluster/lc_5/out
T_6_20_lc_trk_g0_5
T_6_20_wire_logic_cluster/lc_0/in_3

T_6_21_wire_logic_cluster/lc_5/out
T_6_20_lc_trk_g0_5
T_6_20_wire_logic_cluster/lc_2/in_1

T_6_21_wire_logic_cluster/lc_5/out
T_6_20_lc_trk_g1_5
T_6_20_wire_logic_cluster/lc_7/in_1

T_6_21_wire_logic_cluster/lc_5/out
T_6_21_lc_trk_g1_5
T_6_21_wire_logic_cluster/lc_1/in_3

T_6_21_wire_logic_cluster/lc_5/out
T_6_20_lc_trk_g0_5
T_6_20_wire_logic_cluster/lc_4/in_3

End 

Net : switch_clk_2MHz_inst.current_stateZ0Z_0
T_5_20_wire_logic_cluster/lc_4/out
T_6_21_lc_trk_g2_4
T_6_21_wire_logic_cluster/lc_5/in_1

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_6_22_lc_trk_g2_0
T_6_22_wire_logic_cluster/lc_5/in_1

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_20_lc_trk_g1_0
T_2_20_wire_logic_cluster/lc_1/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_20_lc_trk_g1_0
T_2_20_wire_logic_cluster/lc_2/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_20_sp4_v_t_37
T_2_21_lc_trk_g2_5
T_2_21_wire_logic_cluster/lc_3/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_20_sp4_v_t_37
T_2_21_lc_trk_g2_5
T_2_21_wire_logic_cluster/lc_1/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_16_sp4_v_t_40
T_1_17_lc_trk_g3_0
T_1_17_wire_logic_cluster/lc_1/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_16_sp4_v_t_40
T_2_17_lc_trk_g3_0
T_2_17_wire_logic_cluster/lc_5/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_16_sp4_v_t_40
T_2_17_lc_trk_g3_0
T_2_17_wire_logic_cluster/lc_7/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_16_sp4_v_t_40
T_2_17_lc_trk_g3_0
T_2_17_wire_logic_cluster/lc_3/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_16_sp4_v_t_40
T_1_18_lc_trk_g0_5
T_1_18_wire_logic_cluster/lc_3/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_16_sp4_v_t_40
T_1_18_lc_trk_g0_5
T_1_18_wire_logic_cluster/lc_1/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_16_sp4_v_t_40
T_1_18_lc_trk_g1_5
T_1_18_wire_logic_cluster/lc_7/in_1

T_5_20_wire_logic_cluster/lc_4/out
T_5_20_lc_trk_g0_4
T_5_20_wire_logic_cluster/lc_1/in_1

T_5_20_wire_logic_cluster/lc_4/out
T_4_21_lc_trk_g1_4
T_4_21_wire_logic_cluster/lc_2/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_20_sp4_v_t_37
T_2_21_lc_trk_g2_5
T_2_21_wire_logic_cluster/lc_4/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_20_sp4_v_t_37
T_2_21_lc_trk_g2_5
T_2_21_wire_logic_cluster/lc_6/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_20_sp4_v_t_37
T_2_21_lc_trk_g2_5
T_2_21_wire_logic_cluster/lc_0/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_20_sp4_v_t_37
T_2_21_lc_trk_g2_5
T_2_21_wire_logic_cluster/lc_2/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_16_sp4_v_t_40
T_1_17_lc_trk_g3_0
T_1_17_wire_logic_cluster/lc_6/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_16_sp4_v_t_40
T_1_17_lc_trk_g3_0
T_1_17_wire_logic_cluster/lc_4/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_16_sp4_v_t_40
T_1_17_lc_trk_g3_0
T_1_17_wire_logic_cluster/lc_2/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_16_sp4_v_t_40
T_2_17_lc_trk_g3_0
T_2_17_wire_logic_cluster/lc_4/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_16_sp4_v_t_40
T_2_17_lc_trk_g3_0
T_2_17_wire_logic_cluster/lc_0/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_16_sp4_v_t_40
T_2_17_lc_trk_g3_0
T_2_17_wire_logic_cluster/lc_6/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_16_sp4_v_t_40
T_1_18_lc_trk_g0_5
T_1_18_wire_logic_cluster/lc_6/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_16_sp4_v_t_40
T_1_18_lc_trk_g0_5
T_1_18_wire_logic_cluster/lc_2/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_16_sp4_v_t_40
T_1_18_lc_trk_g0_5
T_1_18_wire_logic_cluster/lc_0/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_19_lc_trk_g0_4
T_5_19_wire_logic_cluster/lc_7/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_4_21_lc_trk_g1_4
T_4_21_wire_logic_cluster/lc_6/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_20_lc_trk_g1_0
T_2_20_wire_logic_cluster/lc_3/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_20_lc_trk_g1_0
T_2_20_wire_logic_cluster/lc_5/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_20_lc_trk_g1_0
T_2_20_wire_logic_cluster/lc_7/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_20_lc_trk_g1_0
T_2_20_wire_logic_cluster/lc_4/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_20_sp4_v_t_37
T_3_20_sp4_h_l_0
T_2_20_lc_trk_g1_0
T_2_20_wire_logic_cluster/lc_6/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_21_lc_trk_g0_4
T_5_21_wire_logic_cluster/lc_5/in_1

T_5_20_wire_logic_cluster/lc_4/out
T_4_20_sp4_h_l_0
T_3_16_sp4_v_t_37
T_3_17_lc_trk_g3_5
T_3_17_wire_logic_cluster/lc_0/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_4_20_sp4_h_l_0
T_3_16_sp4_v_t_37
T_3_17_lc_trk_g3_5
T_3_17_wire_logic_cluster/lc_6/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_4_20_sp4_h_l_0
T_3_16_sp4_v_t_37
T_3_17_lc_trk_g3_5
T_3_17_wire_logic_cluster/lc_4/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_4_20_sp4_h_l_0
T_3_16_sp4_v_t_37
T_3_18_lc_trk_g2_0
T_3_18_wire_logic_cluster/lc_6/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_4_20_sp4_h_l_0
T_3_16_sp4_v_t_37
T_3_18_lc_trk_g2_0
T_3_18_wire_logic_cluster/lc_0/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_4_20_sp4_h_l_0
T_3_16_sp4_v_t_37
T_3_18_lc_trk_g2_0
T_3_18_wire_logic_cluster/lc_4/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_4_20_sp4_h_l_0
T_3_16_sp4_v_t_37
T_3_18_lc_trk_g2_0
T_3_18_wire_logic_cluster/lc_2/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_4_20_sp4_h_l_0
T_3_16_sp4_v_t_37
T_2_18_lc_trk_g0_0
T_2_18_wire_logic_cluster/lc_6/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_4_20_sp4_h_l_0
T_3_16_sp4_v_t_37
T_2_18_lc_trk_g0_0
T_2_18_wire_logic_cluster/lc_4/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_5_19_sp4_v_t_40
T_2_19_sp4_h_l_11
T_1_19_lc_trk_g0_3
T_1_19_wire_logic_cluster/lc_5/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_5_19_sp4_v_t_40
T_2_19_sp4_h_l_11
T_1_19_lc_trk_g0_3
T_1_19_wire_logic_cluster/lc_1/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_5_19_sp4_v_t_40
T_2_19_sp4_h_l_11
T_3_19_lc_trk_g2_3
T_3_19_wire_logic_cluster/lc_1/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_5_19_sp4_v_t_40
T_2_19_sp4_h_l_11
T_3_19_lc_trk_g2_3
T_3_19_wire_logic_cluster/lc_3/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_5_19_sp4_v_t_40
T_2_19_sp4_h_l_11
T_3_19_lc_trk_g2_3
T_3_19_wire_logic_cluster/lc_5/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_5_19_sp4_v_t_40
T_2_19_sp4_h_l_11
T_3_19_lc_trk_g2_3
T_3_19_wire_logic_cluster/lc_7/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_5_19_sp4_v_t_40
T_2_19_sp4_h_l_11
T_2_19_lc_trk_g1_6
T_2_19_wire_logic_cluster/lc_1/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_5_19_sp4_v_t_40
T_2_19_sp4_h_l_11
T_2_19_lc_trk_g1_6
T_2_19_wire_logic_cluster/lc_3/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_5_19_sp4_v_t_40
T_2_19_sp4_h_l_11
T_2_19_lc_trk_g1_6
T_2_19_wire_logic_cluster/lc_5/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_4_20_sp4_h_l_0
T_3_16_sp4_v_t_37
T_2_18_lc_trk_g1_0
T_2_18_wire_logic_cluster/lc_2/in_1

T_5_20_wire_logic_cluster/lc_4/out
T_4_20_sp4_h_l_0
T_3_16_sp4_v_t_37
T_2_18_lc_trk_g1_0
T_2_18_input_2_7
T_2_18_wire_logic_cluster/lc_7/in_2

T_5_20_wire_logic_cluster/lc_4/out
T_4_20_sp4_h_l_0
T_3_16_sp4_v_t_37
T_2_18_lc_trk_g1_0
T_2_18_input_2_5
T_2_18_wire_logic_cluster/lc_5/in_2

T_5_20_wire_logic_cluster/lc_4/out
T_4_20_sp4_h_l_0
T_3_16_sp4_v_t_37
T_2_18_lc_trk_g1_0
T_2_18_input_2_1
T_2_18_wire_logic_cluster/lc_1/in_2

T_5_20_wire_logic_cluster/lc_4/out
T_4_20_sp4_h_l_0
T_3_16_sp4_v_t_37
T_2_18_lc_trk_g1_0
T_2_18_input_2_3
T_2_18_wire_logic_cluster/lc_3/in_2

T_5_20_wire_logic_cluster/lc_4/out
T_4_20_sp4_h_l_0
T_0_20_span4_horz_21
T_1_20_lc_trk_g3_0
T_1_20_wire_logic_cluster/lc_1/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_4_20_sp4_h_l_0
T_0_20_span4_horz_21
T_1_20_lc_trk_g3_0
T_1_20_wire_logic_cluster/lc_7/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_4_20_sp4_h_l_0
T_3_16_sp4_v_t_37
T_3_17_lc_trk_g3_5
T_3_17_wire_logic_cluster/lc_3/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_4_20_sp4_h_l_0
T_3_16_sp4_v_t_37
T_3_17_lc_trk_g3_5
T_3_17_wire_logic_cluster/lc_5/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_4_20_sp4_h_l_0
T_3_16_sp4_v_t_37
T_3_18_lc_trk_g2_0
T_3_18_wire_logic_cluster/lc_3/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_4_20_sp4_h_l_0
T_3_16_sp4_v_t_37
T_3_18_lc_trk_g2_0
T_3_18_wire_logic_cluster/lc_7/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_4_20_sp4_h_l_0
T_3_16_sp4_v_t_37
T_3_18_lc_trk_g2_0
T_3_18_wire_logic_cluster/lc_5/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_4_20_sp4_h_l_0
T_3_16_sp4_v_t_37
T_3_18_lc_trk_g2_0
T_3_18_wire_logic_cluster/lc_1/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_19_sp4_v_t_40
T_2_19_sp4_h_l_11
T_1_19_lc_trk_g0_3
T_1_19_wire_logic_cluster/lc_0/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_19_sp4_v_t_40
T_2_19_sp4_h_l_11
T_1_19_lc_trk_g0_3
T_1_19_wire_logic_cluster/lc_2/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_19_sp4_v_t_40
T_2_19_sp4_h_l_11
T_1_19_lc_trk_g0_3
T_1_19_wire_logic_cluster/lc_6/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_19_sp4_v_t_40
T_2_19_sp4_h_l_11
T_1_19_lc_trk_g0_3
T_1_19_wire_logic_cluster/lc_4/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_19_sp4_v_t_40
T_2_19_sp4_h_l_11
T_3_19_lc_trk_g2_3
T_3_19_wire_logic_cluster/lc_6/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_19_sp4_v_t_40
T_2_19_sp4_h_l_11
T_3_19_lc_trk_g2_3
T_3_19_wire_logic_cluster/lc_2/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_19_sp4_v_t_40
T_2_19_sp4_h_l_11
T_3_19_lc_trk_g2_3
T_3_19_wire_logic_cluster/lc_4/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_19_sp4_v_t_40
T_2_19_sp4_h_l_11
T_3_19_lc_trk_g2_3
T_3_19_wire_logic_cluster/lc_0/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_19_sp4_v_t_40
T_2_19_sp4_h_l_11
T_2_19_lc_trk_g1_6
T_2_19_wire_logic_cluster/lc_6/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_19_sp4_v_t_40
T_2_19_sp4_h_l_11
T_2_19_lc_trk_g1_6
T_2_19_wire_logic_cluster/lc_0/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_19_sp4_v_t_40
T_2_19_sp4_h_l_11
T_2_19_lc_trk_g1_6
T_2_19_wire_logic_cluster/lc_2/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_19_sp4_v_t_40
T_2_19_sp4_h_l_11
T_2_19_lc_trk_g1_6
T_2_19_wire_logic_cluster/lc_4/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_4_20_sp4_h_l_0
T_0_20_span4_horz_21
T_1_20_lc_trk_g3_0
T_1_20_wire_logic_cluster/lc_0/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_4_20_sp4_h_l_0
T_0_20_span4_horz_21
T_1_20_lc_trk_g3_0
T_1_20_wire_logic_cluster/lc_2/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_4_20_sp4_h_l_0
T_0_20_span4_horz_21
T_1_20_lc_trk_g3_0
T_1_20_wire_logic_cluster/lc_6/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_16_sp4_v_t_45
T_5_17_lc_trk_g3_5
T_5_17_wire_logic_cluster/lc_6/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_5_16_sp4_v_t_45
T_5_17_lc_trk_g3_5
T_5_17_wire_logic_cluster/lc_4/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_5_16_sp4_v_t_45
T_4_18_lc_trk_g0_3
T_4_18_wire_logic_cluster/lc_7/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_5_16_sp4_v_t_45
T_4_18_lc_trk_g0_3
T_4_18_wire_logic_cluster/lc_3/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_5_16_sp4_v_t_45
T_4_18_lc_trk_g0_3
T_4_18_wire_logic_cluster/lc_1/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_5_16_sp4_v_t_45
T_4_18_lc_trk_g0_3
T_4_18_wire_logic_cluster/lc_5/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_5_16_sp4_v_t_45
T_4_17_lc_trk_g3_5
T_4_17_wire_logic_cluster/lc_4/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_5_16_sp4_v_t_45
T_4_17_lc_trk_g3_5
T_4_17_wire_logic_cluster/lc_6/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_5_16_sp4_v_t_45
T_4_17_lc_trk_g3_5
T_4_17_wire_logic_cluster/lc_2/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_5_16_sp4_v_t_45
T_4_17_lc_trk_g3_5
T_4_17_wire_logic_cluster/lc_0/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_4_20_sp4_h_l_0
T_3_20_lc_trk_g0_0
T_3_20_wire_logic_cluster/lc_2/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_6_19_sp4_v_t_41
T_6_23_lc_trk_g0_4
T_6_23_wire_logic_cluster/lc_3/in_1

T_5_20_wire_logic_cluster/lc_4/out
T_5_16_sp4_v_t_45
T_5_17_lc_trk_g3_5
T_5_17_wire_logic_cluster/lc_5/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_16_sp4_v_t_45
T_5_17_lc_trk_g3_5
T_5_17_wire_logic_cluster/lc_7/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_16_sp4_v_t_45
T_5_17_lc_trk_g3_5
T_5_17_wire_logic_cluster/lc_3/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_16_sp4_v_t_45
T_4_18_lc_trk_g0_3
T_4_18_wire_logic_cluster/lc_0/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_16_sp4_v_t_45
T_4_18_lc_trk_g0_3
T_4_18_wire_logic_cluster/lc_6/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_16_sp4_v_t_45
T_4_18_lc_trk_g0_3
T_4_18_wire_logic_cluster/lc_4/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_16_sp4_v_t_45
T_4_18_lc_trk_g0_3
T_4_18_wire_logic_cluster/lc_2/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_18_lc_trk_g2_1
T_6_18_wire_logic_cluster/lc_6/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_44
T_6_18_lc_trk_g2_1
T_6_18_wire_logic_cluster/lc_4/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_16_sp4_v_t_45
T_4_17_lc_trk_g3_5
T_4_17_wire_logic_cluster/lc_7/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_16_sp4_v_t_45
T_4_17_lc_trk_g3_5
T_4_17_wire_logic_cluster/lc_5/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_16_sp4_v_t_45
T_4_17_lc_trk_g3_5
T_4_17_wire_logic_cluster/lc_3/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_16_sp4_v_t_45
T_4_17_lc_trk_g3_5
T_4_17_wire_logic_cluster/lc_1/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_16_sp4_v_t_45
T_5_18_lc_trk_g2_0
T_5_18_wire_logic_cluster/lc_3/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_4_19_lc_trk_g2_4
T_4_19_wire_logic_cluster/lc_2/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_6_19_lc_trk_g3_4
T_6_19_wire_logic_cluster/lc_7/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_6_19_lc_trk_g3_4
T_6_19_wire_logic_cluster/lc_5/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_5_21_lc_trk_g0_4
T_5_21_wire_logic_cluster/lc_4/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_5_19_lc_trk_g0_4
T_5_19_wire_logic_cluster/lc_0/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_5_19_lc_trk_g0_4
T_5_19_wire_logic_cluster/lc_4/in_0

T_5_20_wire_logic_cluster/lc_4/out
T_6_21_lc_trk_g2_4
T_6_21_wire_logic_cluster/lc_7/in_1

T_5_20_wire_logic_cluster/lc_4/out
T_4_19_lc_trk_g2_4
T_4_19_wire_logic_cluster/lc_1/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_4_19_lc_trk_g2_4
T_4_19_wire_logic_cluster/lc_3/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_6_19_lc_trk_g3_4
T_6_19_wire_logic_cluster/lc_6/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_6_19_lc_trk_g3_4
T_6_19_wire_logic_cluster/lc_2/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_4_19_lc_trk_g2_4
T_4_19_wire_logic_cluster/lc_7/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_19_lc_trk_g0_4
T_5_19_wire_logic_cluster/lc_3/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_19_lc_trk_g0_4
T_5_19_wire_logic_cluster/lc_5/in_3

End 

Net : switch_clk_2MHz_inst.current_state_fast_fastZ0Z_1
T_6_21_wire_logic_cluster/lc_7/out
T_6_21_lc_trk_g1_7
T_6_21_wire_logic_cluster/lc_5/in_3

T_6_21_wire_logic_cluster/lc_7/out
T_6_21_lc_trk_g2_7
T_6_21_wire_logic_cluster/lc_7/in_0

End 

Net : switch_clk_2MHz_inst.N_259_g
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_17_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_17_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_17_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_17_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_17_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_17_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_17_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_17_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_17_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_19_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_19_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_19_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_19_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_19_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_19_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_19_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_19_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_19_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_19_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_19_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_19_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_19_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_18_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_18_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_18_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_18_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_18_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_18_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_18_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_18_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_19_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_19_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_19_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_19_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_19_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_19_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_19_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_19_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_19_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_19_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_19_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_19_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_18_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_18_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_19_wire_logic_cluster/lc_6/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_19_wire_logic_cluster/lc_6/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_19_wire_logic_cluster/lc_6/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_19_wire_logic_cluster/lc_6/cen

End 

Net : N_4_0_cascade_
T_6_22_wire_logic_cluster/lc_5/ltout
T_6_22_wire_logic_cluster/lc_6/in_2

End 

Net : delay_reg_RNI7S8U1_15
T_6_22_wire_logic_cluster/lc_6/out
T_6_19_sp4_v_t_36
T_7_23_sp4_h_l_7
T_7_23_lc_trk_g0_2
T_7_23_wire_logic_cluster/lc_0/cen

T_6_22_wire_logic_cluster/lc_6/out
T_6_19_sp4_v_t_36
T_7_23_sp4_h_l_7
T_7_23_lc_trk_g0_2
T_7_23_wire_logic_cluster/lc_0/cen

End 

Net : switch_clk_2MHz_inst.N_91_li_cascade_
T_6_21_wire_logic_cluster/lc_5/ltout
T_6_21_wire_logic_cluster/lc_6/in_2

End 

Net : switch_clk_2MHz_inst.current_state_fast_fast_RNI0KTVZ0Z_1
T_6_21_wire_logic_cluster/lc_6/out
T_4_21_sp4_h_l_9
T_3_17_sp4_v_t_44
T_0_17_span4_horz_20
T_0_17_lc_trk_g1_4
T_0_17_wire_gbuf/in

End 

Net : N_381_i
T_6_22_wire_logic_cluster/lc_3/out
T_5_23_lc_trk_g1_3
T_5_23_wire_logic_cluster/lc_1/cen

End 

Net : switch_clk_2MHz_inst.aux_selection_2MHz_0
T_6_21_wire_logic_cluster/lc_1/out
T_6_21_lc_trk_g2_1
T_6_21_wire_logic_cluster/lc_0/in_3

T_6_21_wire_logic_cluster/lc_1/out
T_6_21_lc_trk_g2_1
T_6_21_wire_logic_cluster/lc_2/in_3

T_6_21_wire_logic_cluster/lc_1/out
T_6_22_lc_trk_g0_1
T_6_22_wire_logic_cluster/lc_2/in_1

End 

Net : switch_clk_1MHz_inst.current_state_RNIFA8B2Z0Z_1
T_3_23_wire_logic_cluster/lc_1/out
T_4_20_sp4_v_t_43
T_0_24_span4_horz_11
T_4_20_sp4_v_t_46
T_4_22_lc_trk_g3_3
T_4_22_wire_logic_cluster/lc_2/cen

T_3_23_wire_logic_cluster/lc_1/out
T_4_20_sp4_v_t_43
T_0_24_span4_horz_11
T_4_20_sp4_v_t_46
T_4_22_lc_trk_g3_3
T_4_22_wire_logic_cluster/lc_2/cen

T_3_23_wire_logic_cluster/lc_1/out
T_4_20_sp4_v_t_43
T_0_24_span4_horz_11
T_4_20_sp4_v_t_46
T_4_22_lc_trk_g3_3
T_4_22_wire_logic_cluster/lc_2/cen

T_3_23_wire_logic_cluster/lc_1/out
T_4_20_sp4_v_t_43
T_0_24_span4_horz_11
T_4_20_sp4_v_t_46
T_4_22_lc_trk_g3_3
T_4_22_wire_logic_cluster/lc_2/cen

T_3_23_wire_logic_cluster/lc_1/out
T_4_20_sp4_v_t_43
T_0_24_span4_horz_11
T_4_20_sp4_v_t_46
T_4_22_lc_trk_g3_3
T_4_22_wire_logic_cluster/lc_2/cen

T_3_23_wire_logic_cluster/lc_1/out
T_4_20_sp4_v_t_43
T_0_24_span4_horz_11
T_4_20_sp4_v_t_46
T_4_22_lc_trk_g3_3
T_4_22_wire_logic_cluster/lc_2/cen

T_3_23_wire_logic_cluster/lc_1/out
T_4_20_sp4_v_t_43
T_0_24_span4_horz_11
T_4_20_sp4_v_t_46
T_4_22_lc_trk_g3_3
T_4_22_wire_logic_cluster/lc_2/cen

End 

Net : switch_clk_2MHz_inst.current_state_fast_RNIDHKD1Z0Z_1
T_2_20_wire_logic_cluster/lc_1/out
T_2_17_sp4_v_t_42
T_3_21_sp4_h_l_7
T_3_21_lc_trk_g0_2
T_3_21_wire_logic_cluster/lc_1/cen

T_2_20_wire_logic_cluster/lc_1/out
T_2_17_sp4_v_t_42
T_3_21_sp4_h_l_7
T_3_21_lc_trk_g0_2
T_3_21_wire_logic_cluster/lc_1/cen

T_2_20_wire_logic_cluster/lc_1/out
T_2_17_sp4_v_t_42
T_3_21_sp4_h_l_7
T_3_21_lc_trk_g0_2
T_3_21_wire_logic_cluster/lc_1/cen

T_2_20_wire_logic_cluster/lc_1/out
T_2_17_sp4_v_t_42
T_3_21_sp4_h_l_7
T_3_21_lc_trk_g0_2
T_3_21_wire_logic_cluster/lc_1/cen

T_2_20_wire_logic_cluster/lc_1/out
T_2_17_sp4_v_t_42
T_3_21_sp4_h_l_7
T_3_21_lc_trk_g0_2
T_3_21_wire_logic_cluster/lc_1/cen

T_2_20_wire_logic_cluster/lc_1/out
T_2_17_sp4_v_t_42
T_3_21_sp4_h_l_7
T_3_21_lc_trk_g0_2
T_3_21_wire_logic_cluster/lc_1/cen

End 

Net : N_3_0
T_6_22_wire_logic_cluster/lc_4/out
T_6_22_lc_trk_g0_4
T_6_22_wire_logic_cluster/lc_3/in_3

T_6_22_wire_logic_cluster/lc_4/out
T_6_23_lc_trk_g1_4
T_6_23_wire_logic_cluster/lc_6/in_1

End 

Net : switch_clk_2MHz_inst.current_state_fast_1_repZ0Z1
T_5_18_wire_logic_cluster/lc_3/out
T_3_18_sp4_h_l_3
T_6_18_sp4_v_t_45
T_6_22_lc_trk_g1_0
T_6_22_input_2_5
T_6_22_wire_logic_cluster/lc_5/in_2

T_5_18_wire_logic_cluster/lc_3/out
T_5_17_sp4_v_t_38
T_2_21_sp4_h_l_8
T_4_21_lc_trk_g2_5
T_4_21_wire_logic_cluster/lc_6/in_1

T_5_18_wire_logic_cluster/lc_3/out
T_5_17_sp4_v_t_38
T_2_21_sp4_h_l_8
T_4_21_lc_trk_g2_5
T_4_21_wire_logic_cluster/lc_3/in_0

T_5_18_wire_logic_cluster/lc_3/out
T_5_17_sp4_v_t_38
T_5_21_lc_trk_g0_3
T_5_21_input_2_5
T_5_21_wire_logic_cluster/lc_5/in_2

T_5_18_wire_logic_cluster/lc_3/out
T_4_19_lc_trk_g1_3
T_4_19_wire_logic_cluster/lc_0/in_0

T_5_18_wire_logic_cluster/lc_3/out
T_5_19_lc_trk_g1_3
T_5_19_wire_logic_cluster/lc_7/in_1

T_5_18_wire_logic_cluster/lc_3/out
T_3_18_sp4_h_l_3
T_6_18_sp4_v_t_45
T_6_22_sp4_v_t_41
T_6_23_lc_trk_g2_1
T_6_23_input_2_3
T_6_23_wire_logic_cluster/lc_3/in_2

T_5_18_wire_logic_cluster/lc_3/out
T_5_17_sp4_v_t_38
T_5_21_lc_trk_g0_3
T_5_21_wire_logic_cluster/lc_4/in_1

T_5_18_wire_logic_cluster/lc_3/out
T_4_19_lc_trk_g1_3
T_4_19_wire_logic_cluster/lc_1/in_1

T_5_18_wire_logic_cluster/lc_3/out
T_5_18_lc_trk_g1_3
T_5_18_wire_logic_cluster/lc_3/in_1

End 

Net : aux_selection_1MHz_0
T_5_22_wire_logic_cluster/lc_2/out
T_5_22_lc_trk_g3_2
T_5_22_wire_logic_cluster/lc_1/in_0

T_5_22_wire_logic_cluster/lc_2/out
T_6_22_lc_trk_g1_2
T_6_22_wire_logic_cluster/lc_4/in_1

End 

Net : switch_clk_2MHz_inst.SEL_0_RNIC97QZ0Z_0_cascade_
T_6_21_wire_logic_cluster/lc_2/ltout
T_6_21_wire_logic_cluster/lc_3/in_2

End 

Net : switch_clk_2MHz_inst.SEL_0_RNI98MZ0Z31_cascade_
T_6_22_wire_logic_cluster/lc_2/ltout
T_6_22_wire_logic_cluster/lc_3/in_2

End 

Net : switch_clk_2MHz_inst.N_9_1
T_4_21_wire_logic_cluster/lc_3/out
T_5_20_lc_trk_g2_3
T_5_20_wire_logic_cluster/lc_4/in_1

End 

Net : switch_clk_2MHz_inst.current_state_fast_RNIJRTPZ0Z_1
T_2_20_wire_logic_cluster/lc_2/out
T_2_20_lc_trk_g2_2
T_2_20_wire_logic_cluster/lc_3/cen

T_2_20_wire_logic_cluster/lc_2/out
T_2_20_lc_trk_g2_2
T_2_20_wire_logic_cluster/lc_3/cen

T_2_20_wire_logic_cluster/lc_2/out
T_2_20_lc_trk_g2_2
T_2_20_wire_logic_cluster/lc_3/cen

T_2_20_wire_logic_cluster/lc_2/out
T_2_20_lc_trk_g2_2
T_2_20_wire_logic_cluster/lc_3/cen

T_2_20_wire_logic_cluster/lc_2/out
T_2_20_lc_trk_g2_2
T_2_20_wire_logic_cluster/lc_3/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_20_lc_trk_g2_2
T_1_20_wire_logic_cluster/lc_0/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_20_lc_trk_g2_2
T_1_20_wire_logic_cluster/lc_0/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_20_lc_trk_g2_2
T_1_20_wire_logic_cluster/lc_0/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_20_lc_trk_g2_2
T_1_20_wire_logic_cluster/lc_0/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_20_lc_trk_g2_2
T_1_20_wire_logic_cluster/lc_0/cen

T_2_20_wire_logic_cluster/lc_2/out
T_2_21_lc_trk_g0_2
T_2_21_wire_logic_cluster/lc_1/cen

T_2_20_wire_logic_cluster/lc_2/out
T_2_21_lc_trk_g0_2
T_2_21_wire_logic_cluster/lc_1/cen

T_2_20_wire_logic_cluster/lc_2/out
T_2_21_lc_trk_g0_2
T_2_21_wire_logic_cluster/lc_1/cen

T_2_20_wire_logic_cluster/lc_2/out
T_2_21_lc_trk_g0_2
T_2_21_wire_logic_cluster/lc_1/cen

T_2_20_wire_logic_cluster/lc_2/out
T_2_21_lc_trk_g0_2
T_2_21_wire_logic_cluster/lc_1/cen

T_2_20_wire_logic_cluster/lc_2/out
T_2_21_lc_trk_g0_2
T_2_21_wire_logic_cluster/lc_1/cen

End 

Net : switch_clk_1MHz_inst.current_state_ns_0_a3_1_5_0
T_5_21_wire_logic_cluster/lc_1/out
T_4_21_lc_trk_g3_1
T_4_21_wire_logic_cluster/lc_5/in_3

End 

Net : switch_clk_1MHz_inst.current_state_RNO_1Z0Z_0
T_4_21_wire_logic_cluster/lc_5/out
T_4_20_sp4_v_t_42
T_4_24_lc_trk_g0_7
T_4_24_wire_logic_cluster/lc_6/in_3

End 

Net : switch_clk_2MHz_inst.SEL_0_RNI98MZ0Z31
T_6_22_wire_logic_cluster/lc_2/out
T_6_23_lc_trk_g0_2
T_6_23_wire_logic_cluster/lc_6/in_0

End 

Net : switch_clk_1MHz_inst.current_state_RNITOE91Z0Z_1
T_3_23_wire_logic_cluster/lc_2/out
T_2_23_lc_trk_g2_2
T_2_23_wire_logic_cluster/lc_1/cen

T_3_23_wire_logic_cluster/lc_2/out
T_2_23_lc_trk_g2_2
T_2_23_wire_logic_cluster/lc_1/cen

T_3_23_wire_logic_cluster/lc_2/out
T_3_22_lc_trk_g0_2
T_3_22_wire_logic_cluster/lc_0/cen

T_3_23_wire_logic_cluster/lc_2/out
T_3_22_lc_trk_g0_2
T_3_22_wire_logic_cluster/lc_0/cen

T_3_23_wire_logic_cluster/lc_2/out
T_3_22_lc_trk_g0_2
T_3_22_wire_logic_cluster/lc_0/cen

T_3_23_wire_logic_cluster/lc_2/out
T_3_22_lc_trk_g0_2
T_3_22_wire_logic_cluster/lc_0/cen

T_3_23_wire_logic_cluster/lc_2/out
T_3_22_lc_trk_g0_2
T_3_22_wire_logic_cluster/lc_0/cen

T_3_23_wire_logic_cluster/lc_2/out
T_3_22_lc_trk_g0_2
T_3_22_wire_logic_cluster/lc_0/cen

T_3_23_wire_logic_cluster/lc_2/out
T_3_22_lc_trk_g0_2
T_3_22_wire_logic_cluster/lc_0/cen

T_3_23_wire_logic_cluster/lc_2/out
T_2_22_lc_trk_g2_2
T_2_22_wire_logic_cluster/lc_2/cen

T_3_23_wire_logic_cluster/lc_2/out
T_2_22_lc_trk_g2_2
T_2_22_wire_logic_cluster/lc_2/cen

T_3_23_wire_logic_cluster/lc_2/out
T_2_22_lc_trk_g2_2
T_2_22_wire_logic_cluster/lc_2/cen

T_3_23_wire_logic_cluster/lc_2/out
T_2_22_lc_trk_g2_2
T_2_22_wire_logic_cluster/lc_2/cen

T_3_23_wire_logic_cluster/lc_2/out
T_2_22_lc_trk_g2_2
T_2_22_wire_logic_cluster/lc_2/cen

T_3_23_wire_logic_cluster/lc_2/out
T_2_22_lc_trk_g2_2
T_2_22_wire_logic_cluster/lc_2/cen

T_3_23_wire_logic_cluster/lc_2/out
T_2_22_lc_trk_g2_2
T_2_22_wire_logic_cluster/lc_2/cen

End 

Net : switch_clk_1MHz_inst.N_116_cascade_
T_4_24_wire_logic_cluster/lc_5/ltout
T_4_24_wire_logic_cluster/lc_6/in_2

End 

Net : switch_clk_1MHz_inst.current_state_RNO_3Z0Z_0
T_5_21_wire_logic_cluster/lc_0/out
T_5_21_sp4_h_l_5
T_4_21_sp4_v_t_46
T_4_24_lc_trk_g0_6
T_4_24_wire_logic_cluster/lc_5/in_3

End 

Net : switch_clk_1MHz_inst.counter_idleZ0Z_2
T_4_23_wire_logic_cluster/lc_2/out
T_5_20_sp4_v_t_45
T_5_21_lc_trk_g3_5
T_5_21_wire_logic_cluster/lc_0/in_0

T_4_23_wire_logic_cluster/lc_2/out
T_4_23_lc_trk_g1_2
T_4_23_wire_logic_cluster/lc_2/in_1

End 

Net : flag_signal
T_6_23_wire_logic_cluster/lc_3/out
T_6_22_lc_trk_g0_3
T_6_22_wire_logic_cluster/lc_5/in_0

T_6_23_wire_logic_cluster/lc_3/out
T_6_23_lc_trk_g0_3
T_6_23_wire_logic_cluster/lc_3/in_0

T_6_23_wire_logic_cluster/lc_3/out
T_6_24_lc_trk_g0_3
T_6_24_wire_logic_cluster/lc_0/in_3

T_6_23_wire_logic_cluster/lc_3/out
T_6_22_lc_trk_g0_3
T_6_22_wire_logic_cluster/lc_1/in_0

End 

Net : switch_clk_2MHz_inst.current_state_fastZ0Z_1
T_5_19_wire_logic_cluster/lc_4/out
T_4_19_sp4_h_l_0
T_3_19_sp4_v_t_43
T_2_20_lc_trk_g3_3
T_2_20_wire_logic_cluster/lc_1/in_1

T_5_19_wire_logic_cluster/lc_4/out
T_4_19_sp4_h_l_0
T_3_19_sp4_v_t_37
T_2_20_lc_trk_g2_5
T_2_20_wire_logic_cluster/lc_2/in_1

T_5_19_wire_logic_cluster/lc_4/out
T_5_20_lc_trk_g1_4
T_5_20_wire_logic_cluster/lc_1/in_0

T_5_19_wire_logic_cluster/lc_4/out
T_4_19_sp4_h_l_0
T_3_19_sp4_v_t_37
T_2_20_lc_trk_g2_5
T_2_20_wire_logic_cluster/lc_4/in_1

T_5_19_wire_logic_cluster/lc_4/out
T_4_19_sp4_h_l_0
T_3_19_sp4_v_t_37
T_2_20_lc_trk_g2_5
T_2_20_wire_logic_cluster/lc_6/in_1

T_5_19_wire_logic_cluster/lc_4/out
T_4_19_sp4_h_l_0
T_3_19_sp4_v_t_37
T_3_20_lc_trk_g2_5
T_3_20_wire_logic_cluster/lc_2/in_1

T_5_19_wire_logic_cluster/lc_4/out
T_4_19_sp4_h_l_0
T_3_19_sp4_v_t_43
T_2_20_lc_trk_g3_3
T_2_20_wire_logic_cluster/lc_3/in_3

T_5_19_wire_logic_cluster/lc_4/out
T_4_19_sp4_h_l_0
T_3_19_sp4_v_t_43
T_2_20_lc_trk_g3_3
T_2_20_wire_logic_cluster/lc_5/in_3

T_5_19_wire_logic_cluster/lc_4/out
T_4_19_sp4_h_l_0
T_3_19_sp4_v_t_43
T_2_20_lc_trk_g3_3
T_2_20_wire_logic_cluster/lc_7/in_3

T_5_19_wire_logic_cluster/lc_4/out
T_5_19_lc_trk_g2_4
T_5_19_input_2_4
T_5_19_wire_logic_cluster/lc_4/in_2

End 

Net : switch_clk_1MHz_inst.counter_idleZ0Z_1
T_4_23_wire_logic_cluster/lc_1/out
T_5_20_sp4_v_t_43
T_5_21_lc_trk_g2_3
T_5_21_wire_logic_cluster/lc_0/in_1

T_4_23_wire_logic_cluster/lc_1/out
T_4_23_lc_trk_g3_1
T_4_23_wire_logic_cluster/lc_1/in_1

End 

Net : switch_clk_1MHz_inst.counter_idleZ0Z_5
T_4_23_wire_logic_cluster/lc_5/out
T_5_19_sp4_v_t_46
T_5_21_lc_trk_g3_3
T_5_21_input_2_0
T_5_21_wire_logic_cluster/lc_0/in_2

T_4_23_wire_logic_cluster/lc_5/out
T_4_24_lc_trk_g1_5
T_4_24_wire_logic_cluster/lc_1/in_1

T_4_23_wire_logic_cluster/lc_5/out
T_4_23_lc_trk_g3_5
T_4_23_wire_logic_cluster/lc_5/in_1

End 

Net : switch_clk_1MHz_inst.counter_statZ0Z_4
T_4_22_wire_logic_cluster/lc_4/out
T_5_21_lc_trk_g3_4
T_5_21_wire_logic_cluster/lc_1/in_0

T_4_22_wire_logic_cluster/lc_4/out
T_3_23_lc_trk_g1_4
T_3_23_wire_logic_cluster/lc_0/in_3

T_4_22_wire_logic_cluster/lc_4/out
T_4_22_lc_trk_g3_4
T_4_22_wire_logic_cluster/lc_4/in_1

End 

Net : switch_clk_2MHz_inst.current_state_fast_RNI9DAU1Z0Z_1
T_5_20_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_47
T_4_20_lc_trk_g2_2
T_4_20_wire_logic_cluster/lc_3/cen

T_5_20_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_47
T_4_20_lc_trk_g2_2
T_4_20_wire_logic_cluster/lc_3/cen

T_5_20_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_47
T_4_20_lc_trk_g2_2
T_4_20_wire_logic_cluster/lc_3/cen

T_5_20_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_47
T_4_20_lc_trk_g2_2
T_4_20_wire_logic_cluster/lc_3/cen

T_5_20_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_47
T_4_20_lc_trk_g2_2
T_4_20_wire_logic_cluster/lc_3/cen

T_5_20_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_47
T_4_20_lc_trk_g2_2
T_4_20_wire_logic_cluster/lc_3/cen

T_5_20_wire_logic_cluster/lc_1/out
T_5_18_sp4_v_t_47
T_4_20_lc_trk_g2_2
T_4_20_wire_logic_cluster/lc_3/cen

End 

Net : switch_clk_1MHz_inst.counter_statZ0Z_5
T_4_22_wire_logic_cluster/lc_5/out
T_3_23_lc_trk_g1_5
T_3_23_wire_logic_cluster/lc_0/in_0

T_4_22_wire_logic_cluster/lc_5/out
T_5_21_lc_trk_g2_5
T_5_21_input_2_1
T_5_21_wire_logic_cluster/lc_1/in_2

T_4_22_wire_logic_cluster/lc_5/out
T_4_22_lc_trk_g1_5
T_4_22_wire_logic_cluster/lc_5/in_1

End 

Net : switch_clk_1MHz_inst.counter_statlde_0_cascade_
T_3_23_wire_logic_cluster/lc_0/ltout
T_3_23_wire_logic_cluster/lc_1/in_2

End 

Net : switch_clk_1MHz_inst.counter_statZ0Z_3
T_4_22_wire_logic_cluster/lc_3/out
T_3_23_lc_trk_g0_3
T_3_23_wire_logic_cluster/lc_0/in_1

T_4_22_wire_logic_cluster/lc_3/out
T_4_21_lc_trk_g1_3
T_4_21_wire_logic_cluster/lc_4/in_0

T_4_22_wire_logic_cluster/lc_3/out
T_4_22_lc_trk_g1_3
T_4_22_wire_logic_cluster/lc_3/in_1

End 

Net : switch_clk_1MHz_inst.counter_statZ0Z_1
T_4_22_wire_logic_cluster/lc_1/out
T_5_21_lc_trk_g3_1
T_5_21_wire_logic_cluster/lc_1/in_1

T_4_22_wire_logic_cluster/lc_1/out
T_4_22_lc_trk_g3_1
T_4_22_wire_logic_cluster/lc_1/in_1

End 

Net : switch_clk_1MHz_inst.counter_idleZ0Z_0
T_4_23_wire_logic_cluster/lc_0/out
T_5_20_sp4_v_t_41
T_5_21_lc_trk_g2_1
T_5_21_wire_logic_cluster/lc_0/in_3

T_4_23_wire_logic_cluster/lc_0/out
T_4_23_lc_trk_g3_0
T_4_23_wire_logic_cluster/lc_0/in_1

End 

Net : switch_clk_1MHz_inst.counter_statZ0Z_6
T_4_22_wire_logic_cluster/lc_6/out
T_3_23_lc_trk_g0_6
T_3_23_input_2_0
T_3_23_wire_logic_cluster/lc_0/in_2

T_4_22_wire_logic_cluster/lc_6/out
T_4_21_lc_trk_g0_6
T_4_21_input_2_4
T_4_21_wire_logic_cluster/lc_4/in_2

T_4_22_wire_logic_cluster/lc_6/out
T_4_22_lc_trk_g3_6
T_4_22_wire_logic_cluster/lc_6/in_1

End 

Net : switch_clk_1MHz_inst_delay_inst_delay_reg_15
T_9_21_wire_logic_cluster/lc_7/out
T_10_18_sp4_v_t_39
T_7_22_sp4_h_l_7
T_6_22_lc_trk_g0_7
T_6_22_wire_logic_cluster/lc_6/in_3

T_9_21_wire_logic_cluster/lc_7/out
T_8_21_sp4_h_l_6
T_7_21_lc_trk_g1_6
T_7_21_wire_logic_cluster/lc_2/in_1

End 

Net : switch_clk_1MHz_inst.current_state_RNO_2Z0Z_0
T_5_24_wire_logic_cluster/lc_5/out
T_4_24_lc_trk_g2_5
T_4_24_wire_logic_cluster/lc_6/in_1

End 

Net : switch_clk_2MHz_inst.G_31_0_a4_0_4
T_4_21_wire_logic_cluster/lc_0/out
T_4_21_lc_trk_g2_0
T_4_21_wire_logic_cluster/lc_3/in_1

End 

Net : switch_clk_2MHz_inst.counter_idleZ0Z_0
T_3_21_wire_logic_cluster/lc_0/out
T_4_21_lc_trk_g0_0
T_4_21_wire_logic_cluster/lc_0/in_0

T_3_21_wire_logic_cluster/lc_0/out
T_3_21_lc_trk_g3_0
T_3_21_wire_logic_cluster/lc_0/in_1

End 

Net : switch_clk_1MHz_inst.N_88_0
T_4_25_wire_logic_cluster/lc_4/out
T_5_24_lc_trk_g2_4
T_5_24_wire_logic_cluster/lc_5/in_1

T_4_25_wire_logic_cluster/lc_4/out
T_5_24_lc_trk_g3_4
T_5_24_wire_logic_cluster/lc_0/in_3

T_4_25_wire_logic_cluster/lc_4/out
T_5_24_lc_trk_g3_4
T_5_24_input_2_7
T_5_24_wire_logic_cluster/lc_7/in_2

End 

Net : switch_clk_1MHz_inst.counter_dinZ0Z_0
T_5_24_wire_logic_cluster/lc_3/out
T_4_25_lc_trk_g0_3
T_4_25_wire_logic_cluster/lc_4/in_3

T_5_24_wire_logic_cluster/lc_3/out
T_5_21_sp4_v_t_46
T_5_22_lc_trk_g2_6
T_5_22_wire_logic_cluster/lc_3/in_3

T_5_24_wire_logic_cluster/lc_3/out
T_5_24_lc_trk_g1_3
T_5_24_wire_logic_cluster/lc_3/in_1

T_5_24_wire_logic_cluster/lc_3/out
T_5_24_lc_trk_g1_3
T_5_24_input_2_2
T_5_24_wire_logic_cluster/lc_2/in_2

End 

Net : switch_clk_1MHz_inst.counter_idle_RNIOJRU1Z0Z_7
T_4_24_wire_logic_cluster/lc_2/out
T_4_23_lc_trk_g0_2
T_4_23_wire_logic_cluster/lc_2/cen

T_4_24_wire_logic_cluster/lc_2/out
T_4_23_lc_trk_g0_2
T_4_23_wire_logic_cluster/lc_2/cen

T_4_24_wire_logic_cluster/lc_2/out
T_4_23_lc_trk_g0_2
T_4_23_wire_logic_cluster/lc_2/cen

T_4_24_wire_logic_cluster/lc_2/out
T_4_23_lc_trk_g0_2
T_4_23_wire_logic_cluster/lc_2/cen

T_4_24_wire_logic_cluster/lc_2/out
T_4_23_lc_trk_g0_2
T_4_23_wire_logic_cluster/lc_2/cen

T_4_24_wire_logic_cluster/lc_2/out
T_4_23_lc_trk_g0_2
T_4_23_wire_logic_cluster/lc_2/cen

T_4_24_wire_logic_cluster/lc_2/out
T_4_23_lc_trk_g0_2
T_4_23_wire_logic_cluster/lc_2/cen

T_4_24_wire_logic_cluster/lc_2/out
T_4_23_lc_trk_g0_2
T_4_23_wire_logic_cluster/lc_2/cen

End 

Net : switch_clk_1MHz_inst.N_116_1
T_4_24_wire_logic_cluster/lc_0/out
T_4_24_lc_trk_g0_0
T_4_24_wire_logic_cluster/lc_2/in_0

End 

Net : switch_clk_2MHz_inst.counter_statlde_0_cascade_
T_5_20_wire_logic_cluster/lc_0/ltout
T_5_20_wire_logic_cluster/lc_1/in_2

End 

Net : switch_clk_2MHz_inst.counter_statZ0Z_4
T_4_20_wire_logic_cluster/lc_4/out
T_5_20_sp4_h_l_8
T_5_20_lc_trk_g1_5
T_5_20_wire_logic_cluster/lc_0/in_0

T_4_20_wire_logic_cluster/lc_4/out
T_5_20_sp4_h_l_8
T_5_20_lc_trk_g1_5
T_5_20_wire_logic_cluster/lc_3/in_1

T_4_20_wire_logic_cluster/lc_4/out
T_4_20_lc_trk_g3_4
T_4_20_wire_logic_cluster/lc_4/in_1

End 

Net : switch_clk_2MHz_inst.counter_idleZ0Z_1
T_3_21_wire_logic_cluster/lc_1/out
T_4_21_lc_trk_g0_1
T_4_21_wire_logic_cluster/lc_0/in_1

T_3_21_wire_logic_cluster/lc_1/out
T_3_21_lc_trk_g3_1
T_3_21_wire_logic_cluster/lc_1/in_1

End 

Net : switch_clk_1MHz_inst.counter_dinZ1Z_1
T_5_24_wire_logic_cluster/lc_2/out
T_4_25_lc_trk_g1_2
T_4_25_wire_logic_cluster/lc_4/in_1

T_5_24_wire_logic_cluster/lc_2/out
T_5_21_sp4_v_t_44
T_5_22_lc_trk_g2_4
T_5_22_wire_logic_cluster/lc_3/in_1

T_5_24_wire_logic_cluster/lc_2/out
T_5_24_lc_trk_g3_2
T_5_24_wire_logic_cluster/lc_2/in_1

End 

Net : switch_clk_2MHz_inst.counter_statZ0Z_5
T_4_20_wire_logic_cluster/lc_5/out
T_3_20_sp4_h_l_2
T_5_20_lc_trk_g3_7
T_5_20_input_2_0
T_5_20_wire_logic_cluster/lc_0/in_2

T_4_20_wire_logic_cluster/lc_5/out
T_3_20_sp4_h_l_2
T_5_20_lc_trk_g2_7
T_5_20_wire_logic_cluster/lc_3/in_0

T_4_20_wire_logic_cluster/lc_5/out
T_4_20_lc_trk_g1_5
T_4_20_wire_logic_cluster/lc_5/in_1

End 

Net : switch_clk_2MHz_inst.counter_idleZ0Z_2
T_3_21_wire_logic_cluster/lc_2/out
T_4_21_lc_trk_g0_2
T_4_21_input_2_0
T_4_21_wire_logic_cluster/lc_0/in_2

T_3_21_wire_logic_cluster/lc_2/out
T_2_20_lc_trk_g3_2
T_2_20_wire_logic_cluster/lc_0/in_3

T_3_21_wire_logic_cluster/lc_2/out
T_3_21_lc_trk_g1_2
T_3_21_wire_logic_cluster/lc_2/in_1

End 

Net : switch_clk_2MHz_inst.counter_dinZ0Z_2
T_6_20_wire_logic_cluster/lc_1/out
T_6_20_lc_trk_g2_1
T_6_20_wire_logic_cluster/lc_5/in_0

T_6_20_wire_logic_cluster/lc_1/out
T_5_19_lc_trk_g3_1
T_5_19_wire_logic_cluster/lc_2/in_0

T_6_20_wire_logic_cluster/lc_1/out
T_6_20_lc_trk_g2_1
T_6_20_wire_logic_cluster/lc_6/in_3

T_6_20_wire_logic_cluster/lc_1/out
T_6_20_lc_trk_g2_1
T_6_20_wire_logic_cluster/lc_0/in_1

T_6_20_wire_logic_cluster/lc_1/out
T_6_20_lc_trk_g1_1
T_6_20_wire_logic_cluster/lc_1/in_1

End 

Net : switch_clk_2MHz_inst.counter_idlelde_2_cascade_
T_2_20_wire_logic_cluster/lc_0/ltout
T_2_20_wire_logic_cluster/lc_1/in_2

End 

Net : switch_clk_2MHz_inst.counter_idleZ0Z_4
T_3_21_wire_logic_cluster/lc_4/out
T_2_20_lc_trk_g2_4
T_2_20_wire_logic_cluster/lc_0/in_0

T_3_21_wire_logic_cluster/lc_4/out
T_4_21_lc_trk_g0_4
T_4_21_wire_logic_cluster/lc_2/in_0

T_3_21_wire_logic_cluster/lc_4/out
T_3_21_lc_trk_g3_4
T_3_21_wire_logic_cluster/lc_4/in_1

End 

Net : switch_clk_2MHz_inst.G_31_0_o4_2
T_6_20_wire_logic_cluster/lc_5/out
T_5_21_lc_trk_g0_5
T_5_21_wire_logic_cluster/lc_5/in_0

End 

Net : switch_clk_2MHz_inst.N_8_0
T_5_21_wire_logic_cluster/lc_5/out
T_5_20_lc_trk_g0_5
T_5_20_wire_logic_cluster/lc_4/in_3

End 

Net : switch_clk_2MHz_inst.counter_idleZ0Z_3
T_3_21_wire_logic_cluster/lc_3/out
T_2_20_lc_trk_g2_3
T_2_20_wire_logic_cluster/lc_0/in_1

T_3_21_wire_logic_cluster/lc_3/out
T_4_21_lc_trk_g0_3
T_4_21_wire_logic_cluster/lc_2/in_1

T_3_21_wire_logic_cluster/lc_3/out
T_3_21_lc_trk_g1_3
T_3_21_wire_logic_cluster/lc_3/in_1

End 

Net : switch_clk_2MHz_inst.counter_idleZ0Z_5
T_3_21_wire_logic_cluster/lc_5/out
T_2_20_lc_trk_g3_5
T_2_20_input_2_0
T_2_20_wire_logic_cluster/lc_0/in_2

T_3_21_wire_logic_cluster/lc_5/out
T_4_21_lc_trk_g0_5
T_4_21_wire_logic_cluster/lc_0/in_3

T_3_21_wire_logic_cluster/lc_5/out
T_3_21_lc_trk_g3_5
T_3_21_wire_logic_cluster/lc_5/in_1

End 

Net : switch_clk_2MHz_inst.counter_dinZ1Z_1
T_6_20_wire_logic_cluster/lc_4/out
T_6_20_lc_trk_g2_4
T_6_20_wire_logic_cluster/lc_5/in_1

T_6_20_wire_logic_cluster/lc_4/out
T_5_19_lc_trk_g3_4
T_5_19_wire_logic_cluster/lc_2/in_1

T_6_20_wire_logic_cluster/lc_4/out
T_6_20_lc_trk_g2_4
T_6_20_input_2_6
T_6_20_wire_logic_cluster/lc_6/in_2

T_6_20_wire_logic_cluster/lc_4/out
T_6_20_lc_trk_g2_4
T_6_20_input_2_0
T_6_20_wire_logic_cluster/lc_0/in_2

T_6_20_wire_logic_cluster/lc_4/out
T_6_20_lc_trk_g3_4
T_6_20_wire_logic_cluster/lc_4/in_1

End 

Net : switch_clk_2MHz_inst.counter_dinZ0Z_3
T_6_20_wire_logic_cluster/lc_7/out
T_6_20_lc_trk_g2_7
T_6_20_input_2_5
T_6_20_wire_logic_cluster/lc_5/in_2

T_6_20_wire_logic_cluster/lc_7/out
T_5_19_lc_trk_g3_7
T_5_19_input_2_2
T_5_19_wire_logic_cluster/lc_2/in_2

T_6_20_wire_logic_cluster/lc_7/out
T_6_20_lc_trk_g1_7
T_6_20_wire_logic_cluster/lc_7/in_3

End 

Net : switch_clk_2MHz_inst.counter_dinZ0Z_0
T_6_20_wire_logic_cluster/lc_2/out
T_6_20_lc_trk_g0_2
T_6_20_wire_logic_cluster/lc_5/in_3

T_6_20_wire_logic_cluster/lc_2/out
T_5_19_lc_trk_g3_2
T_5_19_wire_logic_cluster/lc_2/in_3

T_6_20_wire_logic_cluster/lc_2/out
T_6_20_lc_trk_g0_2
T_6_20_wire_logic_cluster/lc_6/in_0

T_6_20_wire_logic_cluster/lc_2/out
T_6_20_lc_trk_g0_2
T_6_20_wire_logic_cluster/lc_0/in_0

T_6_20_wire_logic_cluster/lc_2/out
T_6_20_lc_trk_g0_2
T_6_20_wire_logic_cluster/lc_2/in_0

T_6_20_wire_logic_cluster/lc_2/out
T_6_20_lc_trk_g0_2
T_6_20_wire_logic_cluster/lc_4/in_0

End 

Net : switch_clk_1MHz_inst.current_state_d_i_2
T_5_22_wire_logic_cluster/lc_4/out
T_4_22_sp4_h_l_0
T_4_22_lc_trk_g0_5
T_4_22_wire_logic_cluster/lc_1/in_0

T_5_22_wire_logic_cluster/lc_4/out
T_4_22_sp4_h_l_0
T_4_22_lc_trk_g0_5
T_4_22_wire_logic_cluster/lc_3/in_0

T_5_22_wire_logic_cluster/lc_4/out
T_4_22_sp4_h_l_0
T_4_22_lc_trk_g0_5
T_4_22_wire_logic_cluster/lc_5/in_0

T_5_22_wire_logic_cluster/lc_4/out
T_4_22_lc_trk_g2_4
T_4_22_wire_logic_cluster/lc_0/in_0

T_5_22_wire_logic_cluster/lc_4/out
T_4_22_lc_trk_g2_4
T_4_22_wire_logic_cluster/lc_2/in_0

T_5_22_wire_logic_cluster/lc_4/out
T_4_22_lc_trk_g2_4
T_4_22_wire_logic_cluster/lc_4/in_0

T_5_22_wire_logic_cluster/lc_4/out
T_4_22_lc_trk_g2_4
T_4_22_wire_logic_cluster/lc_6/in_0

End 

Net : switch_clk_1MHz_inst.N_91_0
T_5_22_wire_logic_cluster/lc_3/out
T_6_21_sp4_v_t_39
T_6_24_lc_trk_g0_7
T_6_24_input_2_5
T_6_24_wire_logic_cluster/lc_5/in_2

End 

Net : switch_clk_2MHz_inst.N_117_1_i
T_4_21_wire_logic_cluster/lc_6/out
T_3_21_lc_trk_g3_6
T_3_21_wire_logic_cluster/lc_1/in_0

T_4_21_wire_logic_cluster/lc_6/out
T_3_21_lc_trk_g3_6
T_3_21_wire_logic_cluster/lc_3/in_0

T_4_21_wire_logic_cluster/lc_6/out
T_3_21_lc_trk_g3_6
T_3_21_wire_logic_cluster/lc_5/in_0

T_4_21_wire_logic_cluster/lc_6/out
T_3_21_lc_trk_g2_6
T_3_21_wire_logic_cluster/lc_0/in_0

T_4_21_wire_logic_cluster/lc_6/out
T_3_21_lc_trk_g2_6
T_3_21_wire_logic_cluster/lc_2/in_0

T_4_21_wire_logic_cluster/lc_6/out
T_3_21_lc_trk_g2_6
T_3_21_wire_logic_cluster/lc_4/in_0

End 

Net : switch_clk_1MHz_inst.counter_dinZ0Z_2
T_5_24_wire_logic_cluster/lc_7/out
T_5_21_sp4_v_t_38
T_5_22_lc_trk_g3_6
T_5_22_wire_logic_cluster/lc_3/in_0

T_5_24_wire_logic_cluster/lc_7/out
T_5_24_lc_trk_g2_7
T_5_24_wire_logic_cluster/lc_4/in_1

T_5_24_wire_logic_cluster/lc_7/out
T_5_24_lc_trk_g2_7
T_5_24_wire_logic_cluster/lc_0/in_1

T_5_24_wire_logic_cluster/lc_7/out
T_5_24_lc_trk_g3_7
T_5_24_wire_logic_cluster/lc_7/in_1

End 

Net : switch_clk_2MHz_inst.flag_input_regZ0
T_5_18_wire_logic_cluster/lc_2/out
T_5_17_sp4_v_t_36
T_4_21_lc_trk_g1_1
T_4_21_input_2_2
T_4_21_wire_logic_cluster/lc_2/in_2

End 

Net : switch_clk_2MHz_inst.G_31_0_a4_0_5_cascade_
T_4_21_wire_logic_cluster/lc_2/ltout
T_4_21_wire_logic_cluster/lc_3/in_2

End 

Net : switch_clk_1MHz_inst.current_state_RNO_8Z0Z_0_cascade_
T_5_24_wire_logic_cluster/lc_4/ltout
T_5_24_wire_logic_cluster/lc_5/in_2

End 

Net : switch_clk_1MHz_inst.current_state_ns_0_a3_1_4_0_cascade_
T_4_21_wire_logic_cluster/lc_4/ltout
T_4_21_wire_logic_cluster/lc_5/in_2

End 

Net : switch_clk_1MHz_inst.counter_statZ0Z_2
T_4_22_wire_logic_cluster/lc_2/out
T_4_21_lc_trk_g1_2
T_4_21_wire_logic_cluster/lc_4/in_1

T_4_22_wire_logic_cluster/lc_2/out
T_4_22_lc_trk_g1_2
T_4_22_wire_logic_cluster/lc_2/in_1

End 

Net : switch_clk_2MHz_inst.counter_statZ0Z_3
T_4_20_wire_logic_cluster/lc_3/out
T_5_20_lc_trk_g0_3
T_5_20_wire_logic_cluster/lc_0/in_1

T_4_20_wire_logic_cluster/lc_3/out
T_4_19_lc_trk_g0_3
T_4_19_wire_logic_cluster/lc_0/in_3

T_4_20_wire_logic_cluster/lc_3/out
T_4_20_lc_trk_g1_3
T_4_20_wire_logic_cluster/lc_3/in_1

End 

Net : clk_output_c
T_7_21_wire_logic_cluster/lc_2/out
T_6_22_lc_trk_g0_2
T_6_22_wire_logic_cluster/lc_6/in_0

T_7_21_wire_logic_cluster/lc_2/out
T_7_19_sp12_v_t_23
T_8_19_sp12_h_l_0
T_19_19_sp12_v_t_23
T_19_25_sp4_v_t_39
T_20_29_sp4_h_l_8
T_23_29_sp4_v_t_36
T_23_33_lc_trk_g1_1
T_23_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : switch_clk_1MHz_inst.counter_idleZ0Z_6
T_4_23_wire_logic_cluster/lc_6/out
T_4_21_sp4_v_t_41
T_4_24_lc_trk_g0_1
T_4_24_input_2_1
T_4_24_wire_logic_cluster/lc_1/in_2

T_4_23_wire_logic_cluster/lc_6/out
T_4_21_sp4_v_t_41
T_4_24_lc_trk_g0_1
T_4_24_wire_logic_cluster/lc_5/in_0

T_4_23_wire_logic_cluster/lc_6/out
T_4_23_lc_trk_g1_6
T_4_23_wire_logic_cluster/lc_6/in_1

End 

Net : switch_clk_1MHz_inst.G_31_1_cascade_
T_4_24_wire_logic_cluster/lc_1/ltout
T_4_24_wire_logic_cluster/lc_2/in_2

End 

Net : switch_clk_2MHz_inst_delay_inst_delay_reg_6
T_7_21_wire_logic_cluster/lc_4/out
T_6_22_lc_trk_g1_4
T_6_22_wire_logic_cluster/lc_6/in_1

T_7_21_wire_logic_cluster/lc_4/out
T_7_21_lc_trk_g0_4
T_7_21_wire_logic_cluster/lc_2/in_0

End 

Net : switch_clk_2MHz_inst.counter_statZ0Z_6
T_4_20_wire_logic_cluster/lc_6/out
T_5_20_lc_trk_g1_6
T_5_20_wire_logic_cluster/lc_0/in_3

T_4_20_wire_logic_cluster/lc_6/out
T_5_20_lc_trk_g1_6
T_5_20_wire_logic_cluster/lc_2/in_3

T_4_20_wire_logic_cluster/lc_6/out
T_4_20_lc_trk_g2_6
T_4_20_wire_logic_cluster/lc_6/in_0

End 

Net : switch_clk_1MHz_inst.counter_statZ0Z_0
T_4_22_wire_logic_cluster/lc_0/out
T_4_21_lc_trk_g1_0
T_4_21_wire_logic_cluster/lc_4/in_3

T_4_22_wire_logic_cluster/lc_0/out
T_4_22_lc_trk_g3_0
T_4_22_wire_logic_cluster/lc_0/in_1

End 

Net : switch_clk_1MHz_inst.N_116_1_i
T_5_22_wire_logic_cluster/lc_5/out
T_4_23_lc_trk_g0_5
T_4_23_wire_logic_cluster/lc_1/in_0

T_5_22_wire_logic_cluster/lc_5/out
T_4_23_lc_trk_g0_5
T_4_23_wire_logic_cluster/lc_3/in_0

T_5_22_wire_logic_cluster/lc_5/out
T_4_23_lc_trk_g0_5
T_4_23_wire_logic_cluster/lc_5/in_0

T_5_22_wire_logic_cluster/lc_5/out
T_4_23_lc_trk_g0_5
T_4_23_wire_logic_cluster/lc_7/in_0

T_5_22_wire_logic_cluster/lc_5/out
T_4_23_lc_trk_g1_5
T_4_23_wire_logic_cluster/lc_0/in_0

T_5_22_wire_logic_cluster/lc_5/out
T_4_23_lc_trk_g1_5
T_4_23_wire_logic_cluster/lc_2/in_0

T_5_22_wire_logic_cluster/lc_5/out
T_4_23_lc_trk_g1_5
T_4_23_wire_logic_cluster/lc_4/in_0

T_5_22_wire_logic_cluster/lc_5/out
T_4_23_lc_trk_g1_5
T_4_23_wire_logic_cluster/lc_6/in_0

End 

Net : switch_clk_2MHz_inst.N_114_0
T_5_19_wire_logic_cluster/lc_2/out
T_6_18_sp4_v_t_37
T_6_21_lc_trk_g0_5
T_6_21_input_2_7
T_6_21_wire_logic_cluster/lc_7/in_2

T_5_19_wire_logic_cluster/lc_2/out
T_5_19_lc_trk_g1_2
T_5_19_wire_logic_cluster/lc_0/in_1

T_5_19_wire_logic_cluster/lc_2/out
T_5_19_lc_trk_g1_2
T_5_19_wire_logic_cluster/lc_4/in_1

T_5_19_wire_logic_cluster/lc_2/out
T_5_19_lc_trk_g1_2
T_5_19_input_2_5
T_5_19_wire_logic_cluster/lc_5/in_2

T_5_19_wire_logic_cluster/lc_2/out
T_5_18_lc_trk_g1_2
T_5_18_input_2_3
T_5_18_wire_logic_cluster/lc_3/in_2

End 

Net : switch_clk_1MHz_inst.counter_dinZ0Z_3
T_6_24_wire_logic_cluster/lc_5/out
T_5_24_lc_trk_g3_5
T_5_24_wire_logic_cluster/lc_4/in_0

T_6_24_wire_logic_cluster/lc_5/out
T_5_24_lc_trk_g3_5
T_5_24_input_2_0
T_5_24_wire_logic_cluster/lc_0/in_2

T_6_24_wire_logic_cluster/lc_5/out
T_6_24_lc_trk_g3_5
T_6_24_wire_logic_cluster/lc_5/in_1

End 

Net : switch_clk_1MHz_inst.current_state_RNO_5Z0Z_0
T_4_24_wire_logic_cluster/lc_3/out
T_4_24_lc_trk_g1_3
T_4_24_wire_logic_cluster/lc_5/in_1

End 

Net : switch_clk_1MHz_inst.counter_idleZ0Z_3
T_4_23_wire_logic_cluster/lc_3/out
T_4_24_lc_trk_g0_3
T_4_24_wire_logic_cluster/lc_3/in_0

T_4_23_wire_logic_cluster/lc_3/out
T_4_24_lc_trk_g0_3
T_4_24_wire_logic_cluster/lc_1/in_0

T_4_23_wire_logic_cluster/lc_3/out
T_4_23_lc_trk_g1_3
T_4_23_wire_logic_cluster/lc_3/in_1

End 

Net : switch_clk_1MHz_inst.counter_idleZ0Z_4
T_4_23_wire_logic_cluster/lc_4/out
T_4_24_lc_trk_g0_4
T_4_24_wire_logic_cluster/lc_3/in_3

T_4_23_wire_logic_cluster/lc_4/out
T_4_24_lc_trk_g0_4
T_4_24_wire_logic_cluster/lc_1/in_3

T_4_23_wire_logic_cluster/lc_4/out
T_4_23_lc_trk_g3_4
T_4_23_wire_logic_cluster/lc_4/in_1

End 

Net : switch_clk_1MHz_inst.counter_idleZ0Z_7
T_4_23_wire_logic_cluster/lc_7/out
T_4_22_sp4_v_t_46
T_4_24_lc_trk_g2_3
T_4_24_wire_logic_cluster/lc_2/in_1

T_4_23_wire_logic_cluster/lc_7/out
T_4_22_sp4_v_t_46
T_4_24_lc_trk_g2_3
T_4_24_wire_logic_cluster/lc_4/in_3

T_4_23_wire_logic_cluster/lc_7/out
T_4_23_lc_trk_g1_7
T_4_23_wire_logic_cluster/lc_7/in_1

End 

Net : switch_clk_2MHz_inst.G_31_0_a4_1_6_cascade_
T_5_20_wire_logic_cluster/lc_3/ltout
T_5_20_wire_logic_cluster/lc_4/in_2

End 

Net : switch_clk_1MHz_inst.current_state_cnv_0_1_cascade_
T_5_24_wire_logic_cluster/lc_0/ltout
T_5_24_wire_logic_cluster/lc_1/in_2

End 

Net : switch_clk_2MHz_inst.counter_din_3_i_0_2_cascade_
T_6_20_wire_logic_cluster/lc_0/ltout
T_6_20_wire_logic_cluster/lc_1/in_2

End 

Net : switch_clk_1MHz_inst.counter_idle_cry_6
T_4_23_wire_logic_cluster/lc_6/cout
T_4_23_wire_logic_cluster/lc_7/in_3

End 

Net : switch_clk_2MHz_inst.current_state_1_repZ0Z1
T_5_19_wire_logic_cluster/lc_3/out
T_3_19_sp4_h_l_3
T_2_19_sp4_v_t_38
T_2_15_sp4_v_t_43
T_2_17_lc_trk_g2_6
T_2_17_wire_logic_cluster/lc_4/in_0

T_5_19_wire_logic_cluster/lc_3/out
T_3_19_sp4_h_l_3
T_2_19_sp4_v_t_38
T_2_15_sp4_v_t_43
T_1_17_lc_trk_g0_6
T_1_17_wire_logic_cluster/lc_6/in_0

T_5_19_wire_logic_cluster/lc_3/out
T_3_19_sp4_h_l_3
T_2_19_sp4_v_t_38
T_2_15_sp4_v_t_43
T_1_17_lc_trk_g0_6
T_1_17_wire_logic_cluster/lc_4/in_0

T_5_19_wire_logic_cluster/lc_3/out
T_5_19_sp4_h_l_11
T_4_15_sp4_v_t_46
T_3_18_lc_trk_g3_6
T_3_18_wire_logic_cluster/lc_3/in_0

T_5_19_wire_logic_cluster/lc_3/out
T_5_19_sp4_h_l_11
T_4_15_sp4_v_t_46
T_3_18_lc_trk_g3_6
T_3_18_wire_logic_cluster/lc_7/in_0

T_5_19_wire_logic_cluster/lc_3/out
T_5_19_sp4_h_l_11
T_4_15_sp4_v_t_46
T_3_17_lc_trk_g2_3
T_3_17_wire_logic_cluster/lc_3/in_0

T_5_19_wire_logic_cluster/lc_3/out
T_3_19_sp4_h_l_3
T_2_19_sp4_v_t_38
T_2_21_lc_trk_g3_3
T_2_21_wire_logic_cluster/lc_4/in_0

T_5_19_wire_logic_cluster/lc_3/out
T_3_19_sp4_h_l_3
T_2_19_sp4_v_t_38
T_2_21_lc_trk_g3_3
T_2_21_wire_logic_cluster/lc_6/in_0

T_5_19_wire_logic_cluster/lc_3/out
T_3_19_sp4_h_l_3
T_2_19_sp4_v_t_38
T_2_21_lc_trk_g3_3
T_2_21_wire_logic_cluster/lc_0/in_0

T_5_19_wire_logic_cluster/lc_3/out
T_3_19_sp4_h_l_3
T_2_19_sp4_v_t_38
T_2_21_lc_trk_g3_3
T_2_21_wire_logic_cluster/lc_2/in_0

T_5_19_wire_logic_cluster/lc_3/out
T_3_19_sp4_h_l_3
T_2_19_sp4_v_t_38
T_1_20_lc_trk_g2_6
T_1_20_wire_logic_cluster/lc_0/in_0

T_5_19_wire_logic_cluster/lc_3/out
T_3_19_sp4_h_l_3
T_2_19_sp4_v_t_38
T_1_20_lc_trk_g2_6
T_1_20_wire_logic_cluster/lc_2/in_0

T_5_19_wire_logic_cluster/lc_3/out
T_3_19_sp4_h_l_3
T_2_19_sp4_v_t_38
T_1_20_lc_trk_g2_6
T_1_20_wire_logic_cluster/lc_6/in_0

T_5_19_wire_logic_cluster/lc_3/out
T_5_18_sp4_v_t_38
T_2_18_sp4_h_l_9
T_2_18_lc_trk_g1_4
T_2_18_wire_logic_cluster/lc_7/in_0

T_5_19_wire_logic_cluster/lc_3/out
T_5_18_sp4_v_t_38
T_2_18_sp4_h_l_9
T_2_18_lc_trk_g1_4
T_2_18_wire_logic_cluster/lc_5/in_0

T_5_19_wire_logic_cluster/lc_3/out
T_5_18_sp4_v_t_38
T_2_18_sp4_h_l_9
T_1_18_lc_trk_g1_1
T_1_18_wire_logic_cluster/lc_6/in_0

T_5_19_wire_logic_cluster/lc_3/out
T_5_18_sp4_v_t_38
T_2_18_sp4_h_l_9
T_1_18_lc_trk_g1_1
T_1_18_wire_logic_cluster/lc_2/in_0

T_5_19_wire_logic_cluster/lc_3/out
T_3_19_sp4_h_l_3
T_2_19_sp4_v_t_38
T_2_21_lc_trk_g3_3
T_2_21_wire_logic_cluster/lc_3/in_1

T_5_19_wire_logic_cluster/lc_3/out
T_3_19_sp4_h_l_3
T_2_19_sp4_v_t_38
T_2_21_lc_trk_g3_3
T_2_21_wire_logic_cluster/lc_1/in_1

T_5_19_wire_logic_cluster/lc_3/out
T_3_19_sp4_h_l_3
T_2_19_sp4_v_t_38
T_1_20_lc_trk_g2_6
T_1_20_wire_logic_cluster/lc_1/in_1

T_5_19_wire_logic_cluster/lc_3/out
T_3_19_sp4_h_l_3
T_2_19_sp4_v_t_38
T_1_20_lc_trk_g2_6
T_1_20_wire_logic_cluster/lc_7/in_1

T_5_19_wire_logic_cluster/lc_3/out
T_5_19_sp4_h_l_11
T_0_19_span4_horz_7
T_3_19_lc_trk_g2_2
T_3_19_wire_logic_cluster/lc_6/in_0

T_5_19_wire_logic_cluster/lc_3/out
T_5_19_sp4_h_l_11
T_0_19_span4_horz_7
T_3_19_lc_trk_g2_2
T_3_19_wire_logic_cluster/lc_2/in_0

T_5_19_wire_logic_cluster/lc_3/out
T_5_19_sp4_h_l_11
T_0_19_span4_horz_7
T_3_19_lc_trk_g2_2
T_3_19_wire_logic_cluster/lc_1/in_1

T_5_19_wire_logic_cluster/lc_3/out
T_5_19_sp4_h_l_11
T_0_19_span4_horz_11
T_2_19_lc_trk_g2_3
T_2_19_wire_logic_cluster/lc_6/in_1

T_5_19_wire_logic_cluster/lc_3/out
T_5_16_sp4_v_t_46
T_4_17_lc_trk_g3_6
T_4_17_wire_logic_cluster/lc_4/in_1

T_5_19_wire_logic_cluster/lc_3/out
T_5_19_sp4_h_l_11
T_5_19_lc_trk_g0_6
T_5_19_wire_logic_cluster/lc_3/in_1

T_5_19_wire_logic_cluster/lc_3/out
T_4_18_lc_trk_g3_3
T_4_18_wire_logic_cluster/lc_0/in_0

T_5_19_wire_logic_cluster/lc_3/out
T_4_18_lc_trk_g3_3
T_4_18_wire_logic_cluster/lc_6/in_0

T_5_19_wire_logic_cluster/lc_3/out
T_4_18_lc_trk_g3_3
T_4_18_wire_logic_cluster/lc_2/in_0

T_5_19_wire_logic_cluster/lc_3/out
T_4_19_lc_trk_g2_3
T_4_19_wire_logic_cluster/lc_2/in_1

T_5_19_wire_logic_cluster/lc_3/out
T_4_18_lc_trk_g3_3
T_4_18_wire_logic_cluster/lc_7/in_1

T_5_19_wire_logic_cluster/lc_3/out
T_4_18_lc_trk_g3_3
T_4_18_wire_logic_cluster/lc_1/in_1

T_5_19_wire_logic_cluster/lc_3/out
T_4_18_lc_trk_g3_3
T_4_18_wire_logic_cluster/lc_5/in_3

End 

Net : switch_clk_2MHz_inst.G_31_0_a4_1_5
T_4_19_wire_logic_cluster/lc_0/out
T_5_20_lc_trk_g2_0
T_5_20_wire_logic_cluster/lc_4/in_0

End 

Net : switch_clk_2MHz_inst.current_state_d_i_2
T_5_19_wire_logic_cluster/lc_7/out
T_4_20_lc_trk_g0_7
T_4_20_wire_logic_cluster/lc_1/in_0

T_5_19_wire_logic_cluster/lc_7/out
T_4_20_lc_trk_g0_7
T_4_20_wire_logic_cluster/lc_3/in_0

T_5_19_wire_logic_cluster/lc_7/out
T_4_20_lc_trk_g0_7
T_4_20_wire_logic_cluster/lc_5/in_0

T_5_19_wire_logic_cluster/lc_7/out
T_4_20_lc_trk_g1_7
T_4_20_wire_logic_cluster/lc_0/in_0

T_5_19_wire_logic_cluster/lc_7/out
T_4_20_lc_trk_g1_7
T_4_20_wire_logic_cluster/lc_2/in_0

T_5_19_wire_logic_cluster/lc_7/out
T_4_20_lc_trk_g1_7
T_4_20_wire_logic_cluster/lc_4/in_0

T_5_19_wire_logic_cluster/lc_7/out
T_4_20_lc_trk_g0_7
T_4_20_wire_logic_cluster/lc_6/in_1

End 

Net : switch_clk_2MHz_inst.counter_statZ0Z_0
T_4_20_wire_logic_cluster/lc_0/out
T_4_19_lc_trk_g1_0
T_4_19_wire_logic_cluster/lc_0/in_1

T_4_20_wire_logic_cluster/lc_0/out
T_4_20_lc_trk_g3_0
T_4_20_wire_logic_cluster/lc_0/in_1

End 

Net : switch_clk_2MHz_inst.counter_statZ0Z_2
T_4_20_wire_logic_cluster/lc_2/out
T_4_19_lc_trk_g0_2
T_4_19_input_2_0
T_4_19_wire_logic_cluster/lc_0/in_2

T_4_20_wire_logic_cluster/lc_2/out
T_4_20_lc_trk_g1_2
T_4_20_wire_logic_cluster/lc_2/in_1

End 

Net : switch_clk_2MHz_inst.SEL_0_RNIC97QZ0Z_0
T_6_21_wire_logic_cluster/lc_2/out
T_6_21_lc_trk_g2_2
T_6_21_wire_logic_cluster/lc_1/in_1

End 

Net : switch_clk_2MHz_inst.counter_stat_cry_5
T_4_20_wire_logic_cluster/lc_5/cout
T_4_20_wire_logic_cluster/lc_6/in_3

End 

Net : switch_clk_1MHz_inst.counter_stat_cry_5
T_4_22_wire_logic_cluster/lc_5/cout
T_4_22_wire_logic_cluster/lc_6/in_3

End 

Net : switch_clk_1MHz_inst.counter_idle_cry_5
T_4_23_wire_logic_cluster/lc_5/cout
T_4_23_wire_logic_cluster/lc_6/in_3

Net : switch_clk_1MHz_inst.current_state_RNO_4Z0Z_0_cascade_
T_4_24_wire_logic_cluster/lc_4/ltout
T_4_24_wire_logic_cluster/lc_5/in_2

End 

Net : switch_clk_1MHz_inst.flag_input_regZ0
T_6_24_wire_logic_cluster/lc_0/out
T_5_24_sp4_h_l_8
T_4_24_lc_trk_g1_0
T_4_24_wire_logic_cluster/lc_4/in_1

End 

Net : switch_clk_2MHz_inst.current_stateZ0Z_1
T_5_19_wire_logic_cluster/lc_0/out
T_2_19_sp12_h_l_0
T_1_7_sp12_v_t_23
T_1_18_lc_trk_g3_3
T_1_18_wire_logic_cluster/lc_3/in_1

T_5_19_wire_logic_cluster/lc_0/out
T_2_19_sp12_h_l_0
T_1_7_sp12_v_t_23
T_1_18_lc_trk_g3_3
T_1_18_wire_logic_cluster/lc_1/in_1

T_5_19_wire_logic_cluster/lc_0/out
T_4_19_sp4_h_l_8
T_3_15_sp4_v_t_45
T_3_17_lc_trk_g3_0
T_3_17_wire_logic_cluster/lc_5/in_0

T_5_19_wire_logic_cluster/lc_0/out
T_4_19_sp4_h_l_8
T_3_15_sp4_v_t_45
T_2_17_lc_trk_g2_0
T_2_17_wire_logic_cluster/lc_6/in_0

T_5_19_wire_logic_cluster/lc_0/out
T_4_19_sp4_h_l_8
T_3_15_sp4_v_t_45
T_3_18_lc_trk_g0_5
T_3_18_wire_logic_cluster/lc_6/in_1

T_5_19_wire_logic_cluster/lc_0/out
T_4_19_sp4_h_l_8
T_3_15_sp4_v_t_45
T_3_18_lc_trk_g0_5
T_3_18_wire_logic_cluster/lc_4/in_1

T_5_19_wire_logic_cluster/lc_0/out
T_4_19_sp4_h_l_8
T_3_15_sp4_v_t_45
T_2_18_lc_trk_g3_5
T_2_18_wire_logic_cluster/lc_1/in_1

T_5_19_wire_logic_cluster/lc_0/out
T_4_19_sp4_h_l_8
T_3_15_sp4_v_t_45
T_3_17_lc_trk_g3_0
T_3_17_wire_logic_cluster/lc_6/in_1

T_5_19_wire_logic_cluster/lc_0/out
T_4_19_sp4_h_l_8
T_3_15_sp4_v_t_45
T_3_17_lc_trk_g3_0
T_3_17_wire_logic_cluster/lc_4/in_1

T_5_19_wire_logic_cluster/lc_0/out
T_4_19_sp4_h_l_8
T_3_15_sp4_v_t_45
T_2_17_lc_trk_g2_0
T_2_17_wire_logic_cluster/lc_3/in_1

T_5_19_wire_logic_cluster/lc_0/out
T_4_19_sp4_h_l_8
T_3_15_sp4_v_t_45
T_2_18_lc_trk_g3_5
T_2_18_input_2_2
T_2_18_wire_logic_cluster/lc_2/in_2

T_5_19_wire_logic_cluster/lc_0/out
T_4_19_sp4_h_l_8
T_0_19_span4_horz_22
T_2_19_lc_trk_g2_6
T_2_19_wire_logic_cluster/lc_4/in_0

T_5_19_wire_logic_cluster/lc_0/out
T_4_19_sp4_h_l_8
T_0_19_span4_horz_22
T_1_19_lc_trk_g3_3
T_1_19_wire_logic_cluster/lc_0/in_0

T_5_19_wire_logic_cluster/lc_0/out
T_4_19_sp4_h_l_8
T_0_19_span4_horz_22
T_1_19_lc_trk_g3_3
T_1_19_wire_logic_cluster/lc_6/in_0

T_5_19_wire_logic_cluster/lc_0/out
T_4_19_sp4_h_l_8
T_0_19_span4_horz_22
T_2_19_lc_trk_g2_6
T_2_19_wire_logic_cluster/lc_5/in_1

T_5_19_wire_logic_cluster/lc_0/out
T_4_19_sp4_h_l_8
T_0_19_span4_horz_22
T_1_19_lc_trk_g3_3
T_1_19_wire_logic_cluster/lc_5/in_1

T_5_19_wire_logic_cluster/lc_0/out
T_4_19_sp4_h_l_8
T_0_19_span4_horz_22
T_1_19_lc_trk_g3_3
T_1_19_wire_logic_cluster/lc_1/in_1

T_5_19_wire_logic_cluster/lc_0/out
T_4_19_sp4_h_l_8
T_0_19_span4_horz_22
T_1_19_lc_trk_g3_3
T_1_19_input_2_2
T_1_19_wire_logic_cluster/lc_2/in_2

T_5_19_wire_logic_cluster/lc_0/out
T_5_16_sp4_v_t_40
T_5_17_lc_trk_g3_0
T_5_17_wire_logic_cluster/lc_3/in_0

T_5_19_wire_logic_cluster/lc_0/out
T_5_16_sp4_v_t_40
T_4_17_lc_trk_g3_0
T_4_17_wire_logic_cluster/lc_7/in_0

T_5_19_wire_logic_cluster/lc_0/out
T_5_16_sp4_v_t_40
T_4_17_lc_trk_g3_0
T_4_17_wire_logic_cluster/lc_3/in_0

T_5_19_wire_logic_cluster/lc_0/out
T_5_16_sp4_v_t_40
T_4_17_lc_trk_g3_0
T_4_17_wire_logic_cluster/lc_1/in_0

T_5_19_wire_logic_cluster/lc_0/out
T_4_19_sp4_h_l_8
T_3_19_lc_trk_g0_0
T_3_19_wire_logic_cluster/lc_3/in_1

T_5_19_wire_logic_cluster/lc_0/out
T_4_19_sp4_h_l_8
T_3_19_lc_trk_g0_0
T_3_19_wire_logic_cluster/lc_5/in_1

T_5_19_wire_logic_cluster/lc_0/out
T_5_16_sp4_v_t_40
T_5_17_lc_trk_g3_0
T_5_17_wire_logic_cluster/lc_6/in_1

T_5_19_wire_logic_cluster/lc_0/out
T_5_16_sp4_v_t_40
T_4_17_lc_trk_g3_0
T_4_17_wire_logic_cluster/lc_6/in_1

T_5_19_wire_logic_cluster/lc_0/out
T_4_18_lc_trk_g2_0
T_4_18_wire_logic_cluster/lc_4/in_0

T_5_19_wire_logic_cluster/lc_0/out
T_6_18_lc_trk_g2_0
T_6_18_wire_logic_cluster/lc_6/in_0

T_5_19_wire_logic_cluster/lc_0/out
T_6_18_lc_trk_g2_0
T_6_18_wire_logic_cluster/lc_4/in_0

T_5_19_wire_logic_cluster/lc_0/out
T_6_19_lc_trk_g0_0
T_6_19_wire_logic_cluster/lc_7/in_1

T_5_19_wire_logic_cluster/lc_0/out
T_6_19_lc_trk_g0_0
T_6_19_wire_logic_cluster/lc_5/in_1

T_5_19_wire_logic_cluster/lc_0/out
T_4_18_lc_trk_g2_0
T_4_18_wire_logic_cluster/lc_3/in_1

T_5_19_wire_logic_cluster/lc_0/out
T_5_19_lc_trk_g0_0
T_5_19_input_2_0
T_5_19_wire_logic_cluster/lc_0/in_2

End 

Net : switch_clk_2MHz_inst.N_92_0
T_6_20_wire_logic_cluster/lc_6/out
T_6_20_lc_trk_g2_6
T_6_20_wire_logic_cluster/lc_1/in_3

End 

Net : switch_clk_1MHz_inst.counter_idle_cry_4
T_4_23_wire_logic_cluster/lc_4/cout
T_4_23_wire_logic_cluster/lc_5/in_3

Net : switch_clk_2MHz_inst.counter_idle_cry_4
T_3_21_wire_logic_cluster/lc_4/cout
T_3_21_wire_logic_cluster/lc_5/in_3

End 

Net : switch_clk_1MHz_inst.counter_stat_cry_4
T_4_22_wire_logic_cluster/lc_4/cout
T_4_22_wire_logic_cluster/lc_5/in_3

Net : switch_clk_2MHz_inst.counter_stat_cry_4
T_4_20_wire_logic_cluster/lc_4/cout
T_4_20_wire_logic_cluster/lc_5/in_3

Net : switch_clk_2MHz_inst.counter_statZ0Z_1
T_4_20_wire_logic_cluster/lc_1/out
T_4_20_lc_trk_g3_1
T_4_20_wire_logic_cluster/lc_1/in_1

T_4_20_wire_logic_cluster/lc_1/out
T_5_20_lc_trk_g0_1
T_5_20_wire_logic_cluster/lc_2/in_1

End 

Net : switch_clk_1MHz_inst.counter_idle_cry_3
T_4_23_wire_logic_cluster/lc_3/cout
T_4_23_wire_logic_cluster/lc_4/in_3

Net : switch_clk_2MHz_inst.counter_stat_cry_3
T_4_20_wire_logic_cluster/lc_3/cout
T_4_20_wire_logic_cluster/lc_4/in_3

Net : switch_clk_2MHz_inst.counter_idle_cry_3
T_3_21_wire_logic_cluster/lc_3/cout
T_3_21_wire_logic_cluster/lc_4/in_3

Net : switch_clk_1MHz_inst.counter_stat_cry_3
T_4_22_wire_logic_cluster/lc_3/cout
T_4_22_wire_logic_cluster/lc_4/in_3

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_76
T_9_25_wire_logic_cluster/lc_4/out
T_8_25_sp4_h_l_0
T_11_25_sp4_v_t_40
T_11_26_lc_trk_g2_0
T_11_26_wire_logic_cluster/lc_0/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_dinZ0Z_15
T_3_22_wire_logic_cluster/lc_3/out
T_4_22_sp4_h_l_6
T_8_22_sp4_h_l_2
T_10_22_lc_trk_g3_7
T_10_22_wire_logic_cluster/lc_0/in_0

End 

Net : switch_clk_2MHz_inst.current_state_1_repZ0Z2
T_5_19_wire_logic_cluster/lc_5/out
T_6_19_sp4_h_l_10
T_2_19_sp4_h_l_1
T_3_19_lc_trk_g3_1
T_3_19_wire_logic_cluster/lc_4/in_0

T_5_19_wire_logic_cluster/lc_5/out
T_6_19_sp4_h_l_10
T_2_19_sp4_h_l_1
T_3_19_lc_trk_g3_1
T_3_19_wire_logic_cluster/lc_0/in_0

T_5_19_wire_logic_cluster/lc_5/out
T_6_19_sp4_h_l_10
T_2_19_sp4_h_l_1
T_2_19_lc_trk_g0_4
T_2_19_wire_logic_cluster/lc_0/in_0

T_5_19_wire_logic_cluster/lc_5/out
T_6_19_sp4_h_l_10
T_2_19_sp4_h_l_1
T_2_19_lc_trk_g0_4
T_2_19_wire_logic_cluster/lc_2/in_0

T_5_19_wire_logic_cluster/lc_5/out
T_5_18_sp4_v_t_42
T_2_18_sp4_h_l_7
T_3_18_lc_trk_g2_7
T_3_18_wire_logic_cluster/lc_5/in_0

T_5_19_wire_logic_cluster/lc_5/out
T_5_18_sp4_v_t_42
T_2_18_sp4_h_l_7
T_3_18_lc_trk_g2_7
T_3_18_wire_logic_cluster/lc_1/in_0

T_5_19_wire_logic_cluster/lc_5/out
T_6_19_sp4_h_l_10
T_2_19_sp4_h_l_1
T_1_19_lc_trk_g1_1
T_1_19_wire_logic_cluster/lc_4/in_0

T_5_19_wire_logic_cluster/lc_5/out
T_5_18_sp4_v_t_42
T_2_18_sp4_h_l_7
T_2_18_lc_trk_g1_2
T_2_18_wire_logic_cluster/lc_3/in_0

T_5_19_wire_logic_cluster/lc_5/out
T_5_17_sp4_v_t_39
T_2_17_sp4_h_l_8
T_2_17_lc_trk_g1_5
T_2_17_wire_logic_cluster/lc_0/in_0

T_5_19_wire_logic_cluster/lc_5/out
T_5_17_sp4_v_t_39
T_2_17_sp4_h_l_2
T_1_17_lc_trk_g0_2
T_1_17_wire_logic_cluster/lc_2/in_0

T_5_19_wire_logic_cluster/lc_5/out
T_6_19_sp4_h_l_10
T_2_19_sp4_h_l_1
T_3_19_lc_trk_g3_1
T_3_19_wire_logic_cluster/lc_7/in_1

T_5_19_wire_logic_cluster/lc_5/out
T_6_19_sp4_h_l_10
T_2_19_sp4_h_l_1
T_2_19_lc_trk_g0_4
T_2_19_wire_logic_cluster/lc_1/in_1

T_5_19_wire_logic_cluster/lc_5/out
T_6_19_sp4_h_l_10
T_2_19_sp4_h_l_1
T_2_19_lc_trk_g0_4
T_2_19_wire_logic_cluster/lc_3/in_1

T_5_19_wire_logic_cluster/lc_5/out
T_5_18_sp4_v_t_42
T_2_18_sp4_h_l_7
T_3_18_lc_trk_g2_7
T_3_18_wire_logic_cluster/lc_0/in_1

T_5_19_wire_logic_cluster/lc_5/out
T_5_18_sp4_v_t_42
T_2_18_sp4_h_l_7
T_3_18_lc_trk_g2_7
T_3_18_wire_logic_cluster/lc_2/in_1

T_5_19_wire_logic_cluster/lc_5/out
T_5_18_sp4_v_t_42
T_2_18_sp4_h_l_7
T_2_18_lc_trk_g1_2
T_2_18_wire_logic_cluster/lc_6/in_1

T_5_19_wire_logic_cluster/lc_5/out
T_5_18_sp4_v_t_42
T_2_18_sp4_h_l_7
T_2_18_lc_trk_g1_2
T_2_18_wire_logic_cluster/lc_4/in_1

T_5_19_wire_logic_cluster/lc_5/out
T_5_17_sp4_v_t_39
T_2_17_sp4_h_l_2
T_3_17_lc_trk_g3_2
T_3_17_wire_logic_cluster/lc_0/in_1

T_5_19_wire_logic_cluster/lc_5/out
T_5_17_sp4_v_t_39
T_2_17_sp4_h_l_8
T_2_17_lc_trk_g1_5
T_2_17_wire_logic_cluster/lc_5/in_1

T_5_19_wire_logic_cluster/lc_5/out
T_5_18_sp4_v_t_42
T_2_18_sp4_h_l_7
T_1_18_lc_trk_g0_7
T_1_18_wire_logic_cluster/lc_0/in_1

T_5_19_wire_logic_cluster/lc_5/out
T_5_17_sp4_v_t_39
T_2_17_sp4_h_l_2
T_1_17_lc_trk_g0_2
T_1_17_wire_logic_cluster/lc_1/in_1

T_5_19_wire_logic_cluster/lc_5/out
T_5_18_sp4_v_t_42
T_2_18_sp4_h_l_7
T_1_18_lc_trk_g0_7
T_1_18_input_2_7
T_1_18_wire_logic_cluster/lc_7/in_2

T_5_19_wire_logic_cluster/lc_5/out
T_5_17_sp4_v_t_39
T_2_17_sp4_h_l_8
T_2_17_lc_trk_g1_5
T_2_17_wire_logic_cluster/lc_7/in_3

T_5_19_wire_logic_cluster/lc_5/out
T_5_15_sp4_v_t_47
T_5_17_lc_trk_g3_2
T_5_17_wire_logic_cluster/lc_5/in_0

T_5_19_wire_logic_cluster/lc_5/out
T_5_15_sp4_v_t_47
T_5_17_lc_trk_g3_2
T_5_17_wire_logic_cluster/lc_7/in_0

T_5_19_wire_logic_cluster/lc_5/out
T_5_15_sp4_v_t_47
T_4_17_lc_trk_g0_1
T_4_17_wire_logic_cluster/lc_5/in_0

T_5_19_wire_logic_cluster/lc_5/out
T_5_15_sp4_v_t_47
T_5_17_lc_trk_g3_2
T_5_17_wire_logic_cluster/lc_4/in_1

T_5_19_wire_logic_cluster/lc_5/out
T_5_15_sp4_v_t_47
T_4_17_lc_trk_g0_1
T_4_17_wire_logic_cluster/lc_2/in_1

T_5_19_wire_logic_cluster/lc_5/out
T_5_15_sp4_v_t_47
T_4_17_lc_trk_g0_1
T_4_17_wire_logic_cluster/lc_0/in_1

T_5_19_wire_logic_cluster/lc_5/out
T_4_19_lc_trk_g2_5
T_4_19_wire_logic_cluster/lc_3/in_0

T_5_19_wire_logic_cluster/lc_5/out
T_6_19_lc_trk_g1_5
T_6_19_wire_logic_cluster/lc_6/in_0

T_5_19_wire_logic_cluster/lc_5/out
T_6_19_lc_trk_g1_5
T_6_19_wire_logic_cluster/lc_2/in_0

T_5_19_wire_logic_cluster/lc_5/out
T_4_19_lc_trk_g2_5
T_4_19_wire_logic_cluster/lc_7/in_0

T_5_19_wire_logic_cluster/lc_5/out
T_5_19_lc_trk_g1_5
T_5_19_wire_logic_cluster/lc_5/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_22
T_10_25_wire_logic_cluster/lc_0/out
T_10_25_sp4_h_l_5
T_6_25_sp4_h_l_1
T_5_25_lc_trk_g0_1
T_5_25_wire_logic_cluster/lc_5/in_0

End 

Net : switch_clk_2MHz_inst.G_31_0_a4_1_1_cascade_
T_5_20_wire_logic_cluster/lc_2/ltout
T_5_20_wire_logic_cluster/lc_3/in_2

End 

Net : switch_clk_2MHz_inst.counter_idle_cry_2
T_3_21_wire_logic_cluster/lc_2/cout
T_3_21_wire_logic_cluster/lc_3/in_3

Net : switch_clk_2MHz_inst.counter_stat_cry_2
T_4_20_wire_logic_cluster/lc_2/cout
T_4_20_wire_logic_cluster/lc_3/in_3

Net : switch_clk_1MHz_inst.counter_stat_cry_2
T_4_22_wire_logic_cluster/lc_2/cout
T_4_22_wire_logic_cluster/lc_3/in_3

Net : switch_clk_1MHz_inst.counter_idle_cry_2
T_4_23_wire_logic_cluster/lc_2/cout
T_4_23_wire_logic_cluster/lc_3/in_3

Net : switch_clk_2MHz_inst.bit_sequence_dinZ0Z_15
T_2_21_wire_logic_cluster/lc_2/out
T_2_21_sp4_h_l_9
T_6_21_sp4_h_l_5
T_5_21_lc_trk_g1_5
T_5_21_input_2_4
T_5_21_wire_logic_cluster/lc_4/in_2

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_35
T_9_24_wire_logic_cluster/lc_4/out
T_10_24_sp12_h_l_0
T_13_24_lc_trk_g1_0
T_13_24_wire_logic_cluster/lc_7/in_0

End 

Net : switch_clk_2MHz_inst.delay_inst.delay_regZ0Z_2
T_3_20_wire_logic_cluster/lc_6/out
T_4_17_sp4_v_t_37
T_5_21_sp4_h_l_6
T_7_21_lc_trk_g3_3
T_7_21_wire_logic_cluster/lc_1/in_3

End 

Net : switch_clk_1MHz_inst.counter_idle_cry_1
T_4_23_wire_logic_cluster/lc_1/cout
T_4_23_wire_logic_cluster/lc_2/in_3

Net : switch_clk_2MHz_inst.counter_idle_cry_1
T_3_21_wire_logic_cluster/lc_1/cout
T_3_21_wire_logic_cluster/lc_2/in_3

Net : switch_clk_1MHz_inst.counter_stat_cry_1
T_4_22_wire_logic_cluster/lc_1/cout
T_4_22_wire_logic_cluster/lc_2/in_3

Net : switch_clk_2MHz_inst.counter_stat_cry_1
T_4_20_wire_logic_cluster/lc_1/cout
T_4_20_wire_logic_cluster/lc_2/in_3

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_39
T_3_19_wire_logic_cluster/lc_0/out
T_0_19_span12_horz_3
T_6_19_lc_trk_g0_7
T_6_19_wire_logic_cluster/lc_6/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_51
T_9_24_wire_logic_cluster/lc_2/out
T_7_24_sp4_h_l_1
T_7_24_lc_trk_g0_4
T_7_24_wire_logic_cluster/lc_4/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_8
T_10_24_wire_logic_cluster/lc_3/out
T_8_24_sp4_h_l_3
T_7_24_lc_trk_g1_3
T_7_24_wire_logic_cluster/lc_6/in_0

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_16
T_2_17_wire_logic_cluster/lc_5/out
T_2_16_sp4_v_t_42
T_2_19_lc_trk_g0_2
T_2_19_wire_logic_cluster/lc_6/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_64
T_6_25_wire_logic_cluster/lc_0/out
T_7_25_sp4_h_l_0
T_9_25_lc_trk_g2_5
T_9_25_wire_logic_cluster/lc_3/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_67
T_9_24_wire_logic_cluster/lc_7/out
T_9_22_sp4_v_t_43
T_9_25_lc_trk_g0_3
T_9_25_wire_logic_cluster/lc_7/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_1
T_12_26_wire_logic_cluster/lc_1/out
T_12_23_sp4_v_t_42
T_12_24_lc_trk_g2_2
T_12_24_wire_logic_cluster/lc_6/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_15
T_7_24_wire_logic_cluster/lc_2/out
T_7_24_sp4_h_l_9
T_9_24_lc_trk_g2_4
T_9_24_wire_logic_cluster/lc_0/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_29
T_5_25_wire_logic_cluster/lc_3/out
T_5_24_sp4_v_t_38
T_5_27_lc_trk_g0_6
T_5_27_wire_logic_cluster/lc_2/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_47
T_9_26_wire_logic_cluster/lc_5/out
T_9_22_sp4_v_t_47
T_9_23_lc_trk_g3_7
T_9_23_wire_logic_cluster/lc_6/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_77
T_11_26_wire_logic_cluster/lc_0/out
T_11_23_sp4_v_t_40
T_11_24_lc_trk_g3_0
T_11_24_wire_logic_cluster/lc_3/in_0

End 

Net : switch_clk_1MHz_inst.counter_stat_cry_0
T_4_22_wire_logic_cluster/lc_0/cout
T_4_22_wire_logic_cluster/lc_1/in_3

Net : switch_clk_2MHz_inst.counter_stat_cry_0
T_4_20_wire_logic_cluster/lc_0/cout
T_4_20_wire_logic_cluster/lc_1/in_3

Net : switch_clk_1MHz_inst.counter_idle_cry_0
T_4_23_wire_logic_cluster/lc_0/cout
T_4_23_wire_logic_cluster/lc_1/in_3

Net : switch_clk_2MHz_inst.counter_idle_cry_0
T_3_21_wire_logic_cluster/lc_0/cout
T_3_21_wire_logic_cluster/lc_1/in_3

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_32
T_6_27_wire_logic_cluster/lc_2/out
T_7_23_sp4_v_t_40
T_7_24_lc_trk_g2_0
T_7_24_wire_logic_cluster/lc_1/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_45
T_2_18_wire_logic_cluster/lc_6/out
T_2_18_sp4_h_l_1
T_4_18_lc_trk_g3_4
T_4_18_wire_logic_cluster/lc_4/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_72
T_4_17_wire_logic_cluster/lc_0/out
T_3_17_sp4_h_l_8
T_2_17_lc_trk_g0_0
T_2_17_wire_logic_cluster/lc_7/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_25
T_4_18_wire_logic_cluster/lc_6/out
T_3_18_sp4_h_l_4
T_2_18_lc_trk_g0_4
T_2_18_wire_logic_cluster/lc_7/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_80
T_1_17_wire_logic_cluster/lc_2/out
T_0_17_span4_horz_9
T_3_17_lc_trk_g2_4
T_3_17_wire_logic_cluster/lc_5/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_58
T_2_17_wire_logic_cluster/lc_0/out
T_2_17_sp4_h_l_5
T_4_17_lc_trk_g2_0
T_4_17_wire_logic_cluster/lc_7/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_57
T_2_18_wire_logic_cluster/lc_4/out
T_2_16_sp4_v_t_37
T_2_17_lc_trk_g2_5
T_2_17_wire_logic_cluster/lc_0/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_39
T_12_24_wire_logic_cluster/lc_1/out
T_11_24_sp4_h_l_10
T_10_24_lc_trk_g0_2
T_10_24_wire_logic_cluster/lc_1/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_21
T_10_24_wire_logic_cluster/lc_6/out
T_10_23_sp4_v_t_44
T_10_25_lc_trk_g2_1
T_10_25_wire_logic_cluster/lc_0/in_1

End 

Net : switch_clk_2MHz_inst.N_114_0_cascade_
T_5_19_wire_logic_cluster/lc_2/ltout
T_5_19_wire_logic_cluster/lc_3/in_2

End 

Net : switch_clk_2MHz_inst.N_92_0_cascade_
T_6_20_wire_logic_cluster/lc_6/ltout
T_6_20_wire_logic_cluster/lc_7/in_2

End 

Net : clk_out_RNI3LEM_cascade_
T_6_20_wire_logic_cluster/lc_3/ltout
T_6_20_wire_logic_cluster/lc_4/in_2

End 

Net : switch_clk_2MHz_inst.SEL_0_RNIC97QZ0_cascade_
T_6_21_wire_logic_cluster/lc_0/ltout
T_6_21_wire_logic_cluster/lc_1/in_2

End 

Net : config_register_latched_dec_inst.DYNSRZ0Z_0
T_7_23_wire_logic_cluster/lc_0/out
T_6_23_sp4_h_l_8
T_5_23_lc_trk_g1_0
T_5_23_input_2_1
T_5_23_wire_logic_cluster/lc_1/in_2

T_7_23_wire_logic_cluster/lc_0/out
T_7_23_lc_trk_g1_0
T_7_23_wire_logic_cluster/lc_0/in_3

T_7_23_wire_logic_cluster/lc_0/out
T_6_23_sp4_h_l_8
T_5_23_lc_trk_g1_0
T_5_23_wire_logic_cluster/lc_0/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_87
T_9_23_wire_logic_cluster/lc_3/out
T_10_20_sp4_v_t_47
T_10_22_lc_trk_g2_2
T_10_22_input_2_0
T_10_22_wire_logic_cluster/lc_0/in_2

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_69
T_2_17_wire_logic_cluster/lc_6/out
T_2_17_sp4_h_l_1
T_4_17_lc_trk_g3_4
T_4_17_wire_logic_cluster/lc_2/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_74
T_2_17_wire_logic_cluster/lc_3/out
T_2_16_sp4_v_t_38
T_2_19_lc_trk_g0_6
T_2_19_wire_logic_cluster/lc_5/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_41
T_6_19_wire_logic_cluster/lc_2/out
T_4_19_sp4_h_l_1
T_3_19_lc_trk_g1_1
T_3_19_wire_logic_cluster/lc_5/in_3

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_33
T_7_24_wire_logic_cluster/lc_1/out
T_7_24_sp4_h_l_7
T_9_24_lc_trk_g2_2
T_9_24_wire_logic_cluster/lc_5/in_3

End 

Net : switch_clk_1MHz_inst.delay_inst.delay_regZ0Z_1
T_6_24_wire_logic_cluster/lc_4/out
T_6_22_sp4_v_t_37
T_6_23_lc_trk_g2_5
T_6_23_wire_logic_cluster/lc_0/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_87
T_6_19_wire_logic_cluster/lc_5/out
T_6_18_sp4_v_t_42
T_5_21_lc_trk_g3_2
T_5_21_wire_logic_cluster/lc_4/in_3

End 

Net : switch_clk_1MHz_inst.delay_inst.delay_regZ0Z_2
T_6_23_wire_logic_cluster/lc_0/out
T_7_20_sp4_v_t_41
T_7_21_lc_trk_g3_1
T_7_21_wire_logic_cluster/lc_5/in_3

End 

Net : switch_clk_1MHz_inst.delay_inst.delay_regZ0Z_8
T_7_20_wire_logic_cluster/lc_6/out
T_7_20_sp4_h_l_1
T_9_20_lc_trk_g3_4
T_9_20_wire_logic_cluster/lc_2/in_3

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_6
T_10_24_wire_logic_cluster/lc_5/out
T_10_24_lc_trk_g1_5
T_10_24_wire_logic_cluster/lc_4/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_46
T_9_26_wire_logic_cluster/lc_0/out
T_9_26_lc_trk_g1_0
T_9_26_wire_logic_cluster/lc_5/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_62
T_5_26_wire_logic_cluster/lc_7/out
T_6_26_lc_trk_g1_7
T_6_26_wire_logic_cluster/lc_6/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_63
T_6_26_wire_logic_cluster/lc_6/out
T_6_25_lc_trk_g0_6
T_6_25_wire_logic_cluster/lc_0/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_36
T_13_24_wire_logic_cluster/lc_7/out
T_13_24_lc_trk_g2_7
T_13_24_wire_logic_cluster/lc_1/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_65
T_9_25_wire_logic_cluster/lc_3/out
T_9_24_lc_trk_g1_3
T_9_24_wire_logic_cluster/lc_6/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_80
T_10_24_wire_logic_cluster/lc_2/out
T_9_23_lc_trk_g2_2
T_9_23_wire_logic_cluster/lc_0/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_69
T_9_26_wire_logic_cluster/lc_6/out
T_9_27_lc_trk_g0_6
T_9_27_wire_logic_cluster/lc_0/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_81
T_9_23_wire_logic_cluster/lc_0/out
T_9_23_lc_trk_g0_0
T_9_23_wire_logic_cluster/lc_2/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_70
T_9_27_wire_logic_cluster/lc_0/out
T_9_27_lc_trk_g0_0
T_9_27_wire_logic_cluster/lc_4/in_0

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_54
T_1_19_wire_logic_cluster/lc_6/out
T_1_18_lc_trk_g0_6
T_1_18_wire_logic_cluster/lc_0/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_79
T_11_24_wire_logic_cluster/lc_4/out
T_10_24_lc_trk_g2_4
T_10_24_wire_logic_cluster/lc_2/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_dinZ0Z_0
T_2_22_wire_logic_cluster/lc_3/out
T_2_22_lc_trk_g0_3
T_2_22_wire_logic_cluster/lc_7/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_dinZ0Z_1
T_2_22_wire_logic_cluster/lc_7/out
T_2_22_lc_trk_g2_7
T_2_22_wire_logic_cluster/lc_5/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_dinZ0Z_10
T_3_22_wire_logic_cluster/lc_0/out
T_3_22_lc_trk_g0_0
T_3_22_wire_logic_cluster/lc_4/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_dinZ0Z_11
T_3_22_wire_logic_cluster/lc_4/out
T_3_22_lc_trk_g0_4
T_3_22_wire_logic_cluster/lc_2/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_dinZ0Z_12
T_3_22_wire_logic_cluster/lc_2/out
T_3_22_lc_trk_g2_2
T_3_22_wire_logic_cluster/lc_6/in_0

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_52
T_2_19_wire_logic_cluster/lc_4/out
T_1_19_lc_trk_g2_4
T_1_19_wire_logic_cluster/lc_2/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_dinZ0Z_3
T_2_22_wire_logic_cluster/lc_0/out
T_2_23_lc_trk_g1_0
T_2_23_wire_logic_cluster/lc_3/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_dinZ0Z_9
T_3_22_wire_logic_cluster/lc_1/out
T_3_22_lc_trk_g3_1
T_3_22_wire_logic_cluster/lc_0/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_72
T_10_27_wire_logic_cluster/lc_5/out
T_10_26_lc_trk_g0_5
T_10_26_wire_logic_cluster/lc_7/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_11
T_7_25_wire_logic_cluster/lc_2/out
T_7_24_lc_trk_g0_2
T_7_24_wire_logic_cluster/lc_0/in_0

End 

Net : switch_clk_2MHz_inst.bit_sequence_dinZ0Z_2
T_2_20_wire_logic_cluster/lc_5/out
T_2_20_lc_trk_g1_5
T_2_20_wire_logic_cluster/lc_6/in_0

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_43
T_2_19_wire_logic_cluster/lc_3/out
T_2_18_lc_trk_g0_3
T_2_18_wire_logic_cluster/lc_1/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_16
T_9_24_wire_logic_cluster/lc_0/out
T_10_24_lc_trk_g0_0
T_10_24_wire_logic_cluster/lc_0/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_17
T_10_24_wire_logic_cluster/lc_0/out
T_11_24_lc_trk_g1_0
T_11_24_wire_logic_cluster/lc_1/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_18
T_11_24_wire_logic_cluster/lc_1/out
T_11_24_lc_trk_g0_1
T_11_24_wire_logic_cluster/lc_7/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_2
T_12_24_wire_logic_cluster/lc_6/out
T_12_24_lc_trk_g2_6
T_12_24_wire_logic_cluster/lc_4/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_20
T_11_24_wire_logic_cluster/lc_0/out
T_10_24_lc_trk_g2_0
T_10_24_wire_logic_cluster/lc_6/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_85
T_10_23_wire_logic_cluster/lc_0/out
T_9_23_lc_trk_g2_0
T_9_23_wire_logic_cluster/lc_4/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_41
T_10_24_wire_logic_cluster/lc_7/out
T_9_25_lc_trk_g0_7
T_9_25_wire_logic_cluster/lc_1/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_25
T_5_25_wire_logic_cluster/lc_0/out
T_5_25_lc_trk_g1_0
T_5_25_wire_logic_cluster/lc_7/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_27
T_5_25_wire_logic_cluster/lc_6/out
T_5_25_lc_trk_g1_6
T_5_25_wire_logic_cluster/lc_1/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_28
T_5_25_wire_logic_cluster/lc_1/out
T_5_25_lc_trk_g2_1
T_5_25_wire_logic_cluster/lc_3/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_42
T_9_25_wire_logic_cluster/lc_1/out
T_9_26_lc_trk_g0_1
T_9_26_wire_logic_cluster/lc_1/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_30
T_5_27_wire_logic_cluster/lc_2/out
T_5_27_lc_trk_g0_2
T_5_27_wire_logic_cluster/lc_6/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_50
T_9_23_wire_logic_cluster/lc_1/out
T_9_24_lc_trk_g1_1
T_9_24_wire_logic_cluster/lc_2/in_0

End 

Net : switch_clk_2MHz_inst.aux_CLKZ0
T_3_20_wire_logic_cluster/lc_2/out
T_3_20_lc_trk_g0_2
T_3_20_wire_logic_cluster/lc_4/in_0

T_3_20_wire_logic_cluster/lc_2/out
T_3_20_lc_trk_g0_2
T_3_20_input_2_2
T_3_20_wire_logic_cluster/lc_2/in_2

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_82
T_9_23_wire_logic_cluster/lc_2/out
T_10_23_lc_trk_g1_2
T_10_23_wire_logic_cluster/lc_1/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_54
T_7_24_wire_logic_cluster/lc_3/out
T_6_25_lc_trk_g1_3
T_6_25_wire_logic_cluster/lc_4/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_44
T_9_26_wire_logic_cluster/lc_2/out
T_9_26_lc_trk_g3_2
T_9_26_wire_logic_cluster/lc_3/in_0

End 

Net : sel_output_c
T_6_23_wire_logic_cluster/lc_6/out
T_7_23_lc_trk_g1_6
T_7_23_wire_logic_cluster/lc_1/in_0

T_6_23_wire_logic_cluster/lc_6/out
T_5_23_lc_trk_g3_6
T_5_23_wire_logic_cluster/lc_1/in_0

T_6_23_wire_logic_cluster/lc_6/out
T_7_22_lc_trk_g2_6
T_7_22_wire_logic_cluster/lc_0/in_0

T_6_23_wire_logic_cluster/lc_6/out
T_7_23_lc_trk_g1_6
T_7_23_wire_logic_cluster/lc_0/in_1

T_6_23_wire_logic_cluster/lc_6/out
T_5_23_lc_trk_g3_6
T_5_23_wire_logic_cluster/lc_0/in_3

T_6_23_wire_logic_cluster/lc_6/out
T_6_23_sp4_h_l_1
T_9_19_sp4_v_t_42
T_9_22_lc_trk_g1_2
T_9_22_input_2_7
T_9_22_wire_logic_cluster/lc_7/in_2

T_6_23_wire_logic_cluster/lc_6/out
T_6_17_sp12_v_t_23
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_19_5_sp12_h_l_0
T_26_5_sp4_h_l_9
T_30_5_sp4_h_l_0
T_33_1_span4_vert_t_14
T_33_4_lc_trk_g1_6
T_33_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_34
T_9_24_wire_logic_cluster/lc_5/out
T_9_24_lc_trk_g1_5
T_9_24_wire_logic_cluster/lc_4/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_59
T_4_26_wire_logic_cluster/lc_3/out
T_5_26_lc_trk_g1_3
T_5_26_wire_logic_cluster/lc_2/in_0

End 

Net : switch_clk_2MHz_inst.bit_sequence_dinZ0Z_0
T_2_20_wire_logic_cluster/lc_3/out
T_2_20_lc_trk_g1_3
T_2_20_wire_logic_cluster/lc_4/in_0

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_14
T_7_24_wire_logic_cluster/lc_7/out
T_7_24_lc_trk_g1_7
T_7_24_wire_logic_cluster/lc_2/in_0

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_29
T_3_18_wire_logic_cluster/lc_7/out
T_3_18_lc_trk_g1_7
T_3_18_wire_logic_cluster/lc_5/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_3
T_4_18_wire_logic_cluster/lc_7/out
T_4_18_lc_trk_g2_7
T_4_18_wire_logic_cluster/lc_2/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_30
T_3_18_wire_logic_cluster/lc_5/out
T_3_18_lc_trk_g3_5
T_3_18_wire_logic_cluster/lc_1/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_31
T_3_18_wire_logic_cluster/lc_1/out
T_3_19_lc_trk_g0_1
T_3_19_wire_logic_cluster/lc_4/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_34
T_2_19_wire_logic_cluster/lc_1/out
T_2_19_lc_trk_g2_1
T_2_19_wire_logic_cluster/lc_0/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_35
T_2_19_wire_logic_cluster/lc_0/out
T_1_19_lc_trk_g3_0
T_1_19_wire_logic_cluster/lc_0/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_37
T_1_19_wire_logic_cluster/lc_5/out
T_2_19_lc_trk_g0_5
T_2_19_wire_logic_cluster/lc_2/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_38
T_2_19_wire_logic_cluster/lc_2/out
T_3_19_lc_trk_g1_2
T_3_19_wire_logic_cluster/lc_0/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_40
T_6_19_wire_logic_cluster/lc_6/out
T_6_19_lc_trk_g3_6
T_6_19_wire_logic_cluster/lc_2/in_1

End 

Net : config_register_latched_dec_inst.STATSRZ0Z_0
T_7_23_wire_logic_cluster/lc_1/out
T_7_22_lc_trk_g0_1
T_7_22_wire_logic_cluster/lc_0/in_1

T_7_23_wire_logic_cluster/lc_1/out
T_7_23_lc_trk_g3_1
T_7_23_wire_logic_cluster/lc_1/in_3

T_7_23_wire_logic_cluster/lc_1/out
T_6_23_sp4_h_l_10
T_9_19_sp4_v_t_41
T_9_22_lc_trk_g1_1
T_9_22_wire_logic_cluster/lc_7/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_46
T_4_18_wire_logic_cluster/lc_4/out
T_5_17_lc_trk_g2_4
T_5_17_wire_logic_cluster/lc_5/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_47
T_5_17_wire_logic_cluster/lc_5/out
T_5_17_lc_trk_g1_5
T_5_17_wire_logic_cluster/lc_7/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_5
T_4_18_wire_logic_cluster/lc_1/out
T_4_19_lc_trk_g1_1
T_4_19_wire_logic_cluster/lc_7/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_51
T_3_19_wire_logic_cluster/lc_7/out
T_2_19_lc_trk_g2_7
T_2_19_wire_logic_cluster/lc_4/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_53
T_1_19_wire_logic_cluster/lc_2/out
T_1_19_lc_trk_g3_2
T_1_19_wire_logic_cluster/lc_6/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_31
T_5_27_wire_logic_cluster/lc_6/out
T_6_27_lc_trk_g1_6
T_6_27_wire_logic_cluster/lc_2/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_61
T_5_17_wire_logic_cluster/lc_4/out
T_4_17_lc_trk_g2_4
T_4_17_wire_logic_cluster/lc_5/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_68
T_3_17_wire_logic_cluster/lc_4/out
T_2_17_lc_trk_g3_4
T_2_17_wire_logic_cluster/lc_6/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_4
T_11_24_wire_logic_cluster/lc_2/out
T_11_24_lc_trk_g1_2
T_11_24_wire_logic_cluster/lc_6/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_70
T_4_17_wire_logic_cluster/lc_2/out
T_4_17_lc_trk_g2_2
T_4_17_wire_logic_cluster/lc_3/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_43
T_9_26_wire_logic_cluster/lc_1/out
T_9_26_lc_trk_g2_1
T_9_26_wire_logic_cluster/lc_2/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_45
T_9_26_wire_logic_cluster/lc_3/out
T_9_26_lc_trk_g0_3
T_9_26_wire_logic_cluster/lc_0/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_76
T_1_19_wire_logic_cluster/lc_1/out
T_1_19_lc_trk_g0_1
T_1_19_wire_logic_cluster/lc_4/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_79
T_1_18_wire_logic_cluster/lc_1/out
T_1_17_lc_trk_g0_1
T_1_17_wire_logic_cluster/lc_2/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_8
T_3_18_wire_logic_cluster/lc_2/out
T_2_18_lc_trk_g2_2
T_2_18_wire_logic_cluster/lc_3/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_5
T_11_24_wire_logic_cluster/lc_6/out
T_10_24_lc_trk_g2_6
T_10_24_wire_logic_cluster/lc_5/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_81
T_3_17_wire_logic_cluster/lc_5/out
T_4_17_lc_trk_g1_5
T_4_17_wire_logic_cluster/lc_1/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_82
T_4_17_wire_logic_cluster/lc_1/out
T_5_17_lc_trk_g1_1
T_5_17_wire_logic_cluster/lc_3/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_83
T_5_17_wire_logic_cluster/lc_3/out
T_6_18_lc_trk_g2_3
T_6_18_wire_logic_cluster/lc_6/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_52
T_7_24_wire_logic_cluster/lc_4/out
T_7_25_lc_trk_g0_4
T_7_25_wire_logic_cluster/lc_1/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_9
T_2_18_wire_logic_cluster/lc_3/out
T_1_18_lc_trk_g2_3
T_1_18_wire_logic_cluster/lc_6/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_53
T_7_25_wire_logic_cluster/lc_1/out
T_7_24_lc_trk_g1_1
T_7_24_wire_logic_cluster/lc_3/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_55
T_6_25_wire_logic_cluster/lc_4/out
T_6_25_lc_trk_g0_4
T_6_25_wire_logic_cluster/lc_5/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_58
T_4_26_wire_logic_cluster/lc_2/out
T_4_26_lc_trk_g0_2
T_4_26_wire_logic_cluster/lc_3/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_68
T_9_25_wire_logic_cluster/lc_7/out
T_9_26_lc_trk_g0_7
T_9_26_wire_logic_cluster/lc_6/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_7
T_10_24_wire_logic_cluster/lc_4/out
T_10_24_lc_trk_g0_4
T_10_24_wire_logic_cluster/lc_3/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_71
T_9_27_wire_logic_cluster/lc_4/out
T_10_27_lc_trk_g0_4
T_10_27_wire_logic_cluster/lc_5/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_73
T_10_26_wire_logic_cluster/lc_7/out
T_9_25_lc_trk_g2_7
T_9_25_wire_logic_cluster/lc_2/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_74
T_9_25_wire_logic_cluster/lc_2/out
T_9_25_lc_trk_g3_2
T_9_25_wire_logic_cluster/lc_6/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_75
T_9_25_wire_logic_cluster/lc_6/out
T_9_25_lc_trk_g3_6
T_9_25_wire_logic_cluster/lc_4/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_0
T_12_26_wire_logic_cluster/lc_0/out
T_12_26_lc_trk_g0_0
T_12_26_wire_logic_cluster/lc_1/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_78
T_11_24_wire_logic_cluster/lc_3/out
T_11_24_lc_trk_g0_3
T_11_24_wire_logic_cluster/lc_4/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_10
T_7_25_wire_logic_cluster/lc_7/out
T_7_25_lc_trk_g2_7
T_7_25_wire_logic_cluster/lc_2/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_9
T_7_24_wire_logic_cluster/lc_6/out
T_7_25_lc_trk_g0_6
T_7_25_wire_logic_cluster/lc_7/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_12
T_7_24_wire_logic_cluster/lc_0/out
T_7_24_lc_trk_g0_0
T_7_24_wire_logic_cluster/lc_5/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_13
T_7_24_wire_logic_cluster/lc_5/out
T_7_24_lc_trk_g3_5
T_7_24_wire_logic_cluster/lc_7/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_40
T_10_24_wire_logic_cluster/lc_1/out
T_10_24_lc_trk_g3_1
T_10_24_wire_logic_cluster/lc_7/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_3
T_12_24_wire_logic_cluster/lc_4/out
T_11_24_lc_trk_g3_4
T_11_24_wire_logic_cluster/lc_2/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_dinZ0Z_1
T_2_20_wire_logic_cluster/lc_4/out
T_2_20_lc_trk_g0_4
T_2_20_wire_logic_cluster/lc_5/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_dinZ0Z_10
T_2_21_wire_logic_cluster/lc_4/out
T_2_21_lc_trk_g1_4
T_2_21_wire_logic_cluster/lc_6/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_dinZ0Z_12
T_2_21_wire_logic_cluster/lc_3/out
T_2_21_lc_trk_g0_3
T_2_21_wire_logic_cluster/lc_0/in_1

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_19
T_11_24_wire_logic_cluster/lc_7/out
T_11_24_lc_trk_g2_7
T_11_24_wire_logic_cluster/lc_0/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_dinZ0Z_14
T_2_21_wire_logic_cluster/lc_1/out
T_2_21_lc_trk_g2_1
T_2_21_wire_logic_cluster/lc_2/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_dinZ0Z_3
T_2_20_wire_logic_cluster/lc_6/out
T_2_20_lc_trk_g2_6
T_2_20_wire_logic_cluster/lc_7/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_dinZ0Z_4
T_2_20_wire_logic_cluster/lc_7/out
T_1_20_lc_trk_g2_7
T_1_20_wire_logic_cluster/lc_0/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_dinZ0Z_6
T_1_20_wire_logic_cluster/lc_1/out
T_1_20_lc_trk_g2_1
T_1_20_wire_logic_cluster/lc_2/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_dinZ0Z_8
T_1_20_wire_logic_cluster/lc_7/out
T_1_20_lc_trk_g0_7
T_1_20_wire_logic_cluster/lc_6/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_dinZ0Z_9
T_1_20_wire_logic_cluster/lc_6/out
T_2_21_lc_trk_g3_6
T_2_21_wire_logic_cluster/lc_4/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_1
T_4_19_wire_logic_cluster/lc_2/out
T_4_19_lc_trk_g2_2
T_4_19_wire_logic_cluster/lc_3/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_10
T_1_18_wire_logic_cluster/lc_6/out
T_1_18_lc_trk_g3_6
T_1_18_wire_logic_cluster/lc_2/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_11
T_1_18_wire_logic_cluster/lc_2/out
T_1_17_lc_trk_g1_2
T_1_17_wire_logic_cluster/lc_6/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_13
T_1_17_wire_logic_cluster/lc_1/out
T_1_17_lc_trk_g2_1
T_1_17_wire_logic_cluster/lc_4/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_14
T_1_17_wire_logic_cluster/lc_4/out
T_2_17_lc_trk_g1_4
T_2_17_wire_logic_cluster/lc_4/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_17
T_2_19_wire_logic_cluster/lc_6/out
T_3_19_lc_trk_g1_6
T_3_19_wire_logic_cluster/lc_6/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_18
T_3_19_wire_logic_cluster/lc_6/out
T_3_19_lc_trk_g3_6
T_3_19_wire_logic_cluster/lc_2/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_20
T_3_19_wire_logic_cluster/lc_1/out
T_3_18_lc_trk_g1_1
T_3_18_wire_logic_cluster/lc_3/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_84
T_6_18_wire_logic_cluster/lc_6/out
T_6_18_lc_trk_g3_6
T_6_18_wire_logic_cluster/lc_4/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_21
T_3_18_wire_logic_cluster/lc_3/out
T_3_17_lc_trk_g1_3
T_3_17_wire_logic_cluster/lc_3/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_23
T_4_17_wire_logic_cluster/lc_4/out
T_4_18_lc_trk_g1_4
T_4_18_wire_logic_cluster/lc_0/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_24
T_4_18_wire_logic_cluster/lc_0/out
T_4_18_lc_trk_g1_0
T_4_18_wire_logic_cluster/lc_6/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_26
T_2_18_wire_logic_cluster/lc_7/out
T_2_18_lc_trk_g1_7
T_2_18_wire_logic_cluster/lc_5/in_1

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_28
T_2_18_wire_logic_cluster/lc_2/out
T_3_18_lc_trk_g0_2
T_3_18_wire_logic_cluster/lc_7/in_1

End 

Net : switch_clk_1MHz_inst.delay_inst.delay_regZ0Z_13
T_9_20_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g0_1
T_9_21_wire_logic_cluster/lc_6/in_1

End 

Net : switch_clk_1MHz_inst.CLK_uCZ0
T_6_24_wire_logic_cluster/lc_3/out
T_6_24_lc_trk_g2_3
T_6_24_input_2_3
T_6_24_wire_logic_cluster/lc_3/in_2

T_6_24_wire_logic_cluster/lc_3/out
T_6_24_lc_trk_g2_3
T_6_24_wire_logic_cluster/lc_6/in_3

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_57
T_5_25_wire_logic_cluster/lc_4/out
T_4_26_lc_trk_g0_4
T_4_26_input_2_2
T_4_26_wire_logic_cluster/lc_2/in_2

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_6
T_4_19_wire_logic_cluster/lc_7/out
T_4_18_lc_trk_g0_7
T_4_18_input_2_5
T_4_18_wire_logic_cluster/lc_5/in_2

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_78
T_1_18_wire_logic_cluster/lc_3/out
T_1_18_lc_trk_g1_3
T_1_18_wire_logic_cluster/lc_1/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_32
T_3_19_wire_logic_cluster/lc_4/out
T_3_19_lc_trk_g0_4
T_3_19_wire_logic_cluster/lc_3/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_33
T_3_19_wire_logic_cluster/lc_3/out
T_2_19_lc_trk_g3_3
T_2_19_wire_logic_cluster/lc_1/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_15
T_2_17_wire_logic_cluster/lc_4/out
T_2_17_lc_trk_g0_4
T_2_17_wire_logic_cluster/lc_5/in_3

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_61
T_5_26_wire_logic_cluster/lc_5/out
T_5_26_lc_trk_g1_5
T_5_26_wire_logic_cluster/lc_7/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_36
T_1_19_wire_logic_cluster/lc_0/out
T_1_19_lc_trk_g2_0
T_1_19_wire_logic_cluster/lc_5/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_dinZ0Z_5
T_1_20_wire_logic_cluster/lc_0/out
T_1_20_lc_trk_g2_0
T_1_20_wire_logic_cluster/lc_1/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_dinZ0Z_11
T_2_21_wire_logic_cluster/lc_6/out
T_2_21_lc_trk_g2_6
T_2_21_wire_logic_cluster/lc_3/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_85
T_6_18_wire_logic_cluster/lc_4/out
T_6_19_lc_trk_g0_4
T_6_19_wire_logic_cluster/lc_7/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_86
T_6_19_wire_logic_cluster/lc_7/out
T_6_19_lc_trk_g1_7
T_6_19_wire_logic_cluster/lc_5/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_4
T_4_18_wire_logic_cluster/lc_2/out
T_4_18_lc_trk_g0_2
T_4_18_wire_logic_cluster/lc_1/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_19
T_3_19_wire_logic_cluster/lc_2/out
T_3_19_lc_trk_g0_2
T_3_19_wire_logic_cluster/lc_1/in_3

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_56
T_6_25_wire_logic_cluster/lc_5/out
T_5_25_lc_trk_g2_5
T_5_25_wire_logic_cluster/lc_4/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_42
T_3_19_wire_logic_cluster/lc_5/out
T_2_19_lc_trk_g3_5
T_2_19_wire_logic_cluster/lc_3/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_2
T_4_19_wire_logic_cluster/lc_3/out
T_4_18_lc_trk_g1_3
T_4_18_wire_logic_cluster/lc_7/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_44
T_2_18_wire_logic_cluster/lc_1/out
T_2_18_lc_trk_g2_1
T_2_18_wire_logic_cluster/lc_6/in_3

End 

Net : switch_clk_1MHz_inst.bit_sequence_dinZ0Z_13
T_3_22_wire_logic_cluster/lc_6/out
T_3_22_lc_trk_g2_6
T_3_22_wire_logic_cluster/lc_5/in_3

End 

Net : switch_clk_1MHz_inst.bit_sequence_dinZ0Z_14
T_3_22_wire_logic_cluster/lc_5/out
T_3_22_lc_trk_g1_5
T_3_22_wire_logic_cluster/lc_3/in_3

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_49
T_9_23_wire_logic_cluster/lc_5/out
T_9_23_lc_trk_g1_5
T_9_23_wire_logic_cluster/lc_1/in_3

End 

Net : switch_clk_1MHz_inst.bit_sequence_dinZ0Z_2
T_2_22_wire_logic_cluster/lc_5/out
T_2_22_lc_trk_g2_5
T_2_22_wire_logic_cluster/lc_0/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_dinZ0Z_7
T_1_20_wire_logic_cluster/lc_2/out
T_1_20_lc_trk_g0_2
T_1_20_wire_logic_cluster/lc_7/in_3

End 

Net : switch_clk_1MHz_inst.bit_sequence_dinZ0Z_4
T_2_23_wire_logic_cluster/lc_3/out
T_2_23_lc_trk_g0_3
T_2_23_wire_logic_cluster/lc_6/in_3

End 

Net : switch_clk_1MHz_inst.bit_sequence_dinZ0Z_5
T_2_23_wire_logic_cluster/lc_6/out
T_2_22_lc_trk_g1_6
T_2_22_wire_logic_cluster/lc_2/in_3

End 

Net : switch_clk_1MHz_inst.bit_sequence_dinZ0Z_6
T_2_22_wire_logic_cluster/lc_2/out
T_2_22_lc_trk_g3_2
T_2_22_wire_logic_cluster/lc_4/in_3

End 

Net : switch_clk_1MHz_inst.bit_sequence_dinZ0Z_7
T_2_22_wire_logic_cluster/lc_4/out
T_2_22_lc_trk_g1_4
T_2_22_wire_logic_cluster/lc_6/in_3

End 

Net : switch_clk_1MHz_inst.bit_sequence_dinZ0Z_8
T_2_22_wire_logic_cluster/lc_6/out
T_3_22_lc_trk_g0_6
T_3_22_wire_logic_cluster/lc_1/in_3

End 

Net : config_register_latched_dec_inst.STATCNF_1Z0Z_0
T_7_22_wire_logic_cluster/lc_0/out
T_7_22_lc_trk_g1_0
T_7_22_wire_logic_cluster/lc_0/in_3

T_7_22_wire_logic_cluster/lc_0/out
T_7_22_sp4_h_l_5
T_9_22_lc_trk_g3_0
T_9_22_wire_logic_cluster/lc_7/in_0

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_48
T_5_17_wire_logic_cluster/lc_7/out
T_4_18_lc_trk_g1_7
T_4_18_wire_logic_cluster/lc_3/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_49
T_4_18_wire_logic_cluster/lc_3/out
T_3_18_lc_trk_g2_3
T_3_18_wire_logic_cluster/lc_6/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_22
T_3_17_wire_logic_cluster/lc_3/out
T_4_17_lc_trk_g0_3
T_4_17_wire_logic_cluster/lc_4/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_50
T_3_18_wire_logic_cluster/lc_6/out
T_3_19_lc_trk_g0_6
T_3_19_wire_logic_cluster/lc_7/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_dinZ0Z_13
T_2_21_wire_logic_cluster/lc_0/out
T_2_21_lc_trk_g2_0
T_2_21_wire_logic_cluster/lc_1/in_3

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_48
T_9_23_wire_logic_cluster/lc_6/out
T_9_23_lc_trk_g2_6
T_9_23_wire_logic_cluster/lc_5/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_0
T_4_19_wire_logic_cluster/lc_1/out
T_4_19_lc_trk_g2_1
T_4_19_wire_logic_cluster/lc_2/in_3

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_38
T_12_24_wire_logic_cluster/lc_5/out
T_12_24_lc_trk_g1_5
T_12_24_wire_logic_cluster/lc_1/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_55
T_1_18_wire_logic_cluster/lc_0/out
T_1_18_lc_trk_g2_0
T_1_18_wire_logic_cluster/lc_7/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_56
T_1_18_wire_logic_cluster/lc_7/out
T_2_18_lc_trk_g0_7
T_2_18_wire_logic_cluster/lc_4/in_3

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_37
T_13_24_wire_logic_cluster/lc_1/out
T_12_24_lc_trk_g3_1
T_12_24_wire_logic_cluster/lc_5/in_3

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_60
T_5_26_wire_logic_cluster/lc_2/out
T_5_26_lc_trk_g2_2
T_5_26_wire_logic_cluster/lc_5/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_59
T_4_17_wire_logic_cluster/lc_7/out
T_5_17_lc_trk_g0_7
T_5_17_wire_logic_cluster/lc_6/in_3

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_84
T_10_23_wire_logic_cluster/lc_6/out
T_10_23_lc_trk_g3_6
T_10_23_wire_logic_cluster/lc_0/in_3

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_23
T_5_25_wire_logic_cluster/lc_5/out
T_5_25_lc_trk_g0_5
T_5_25_wire_logic_cluster/lc_2/in_3

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_24
T_5_25_wire_logic_cluster/lc_2/out
T_5_25_lc_trk_g3_2
T_5_25_wire_logic_cluster/lc_0/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_62
T_4_17_wire_logic_cluster/lc_5/out
T_4_17_lc_trk_g2_5
T_4_17_wire_logic_cluster/lc_6/in_3

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_26
T_5_25_wire_logic_cluster/lc_7/out
T_5_25_lc_trk_g2_7
T_5_25_wire_logic_cluster/lc_6/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_63
T_4_17_wire_logic_cluster/lc_6/out
T_3_17_lc_trk_g3_6
T_3_17_wire_logic_cluster/lc_0/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_64
T_3_17_wire_logic_cluster/lc_0/out
T_3_17_lc_trk_g1_0
T_3_17_wire_logic_cluster/lc_6/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_65
T_3_17_wire_logic_cluster/lc_6/out
T_3_18_lc_trk_g1_6
T_3_18_wire_logic_cluster/lc_0/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_66
T_3_18_wire_logic_cluster/lc_0/out
T_3_18_lc_trk_g1_0
T_3_18_wire_logic_cluster/lc_4/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_67
T_3_18_wire_logic_cluster/lc_4/out
T_3_17_lc_trk_g1_4
T_3_17_wire_logic_cluster/lc_4/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_27
T_2_18_wire_logic_cluster/lc_5/out
T_2_18_lc_trk_g2_5
T_2_18_wire_logic_cluster/lc_2/in_3

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_83
T_10_23_wire_logic_cluster/lc_1/out
T_10_23_lc_trk_g2_1
T_10_23_wire_logic_cluster/lc_6/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_60
T_5_17_wire_logic_cluster/lc_6/out
T_5_17_lc_trk_g3_6
T_5_17_wire_logic_cluster/lc_4/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_7
T_4_18_wire_logic_cluster/lc_5/out
T_3_18_lc_trk_g2_5
T_3_18_wire_logic_cluster/lc_2/in_3

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_66
T_9_24_wire_logic_cluster/lc_6/out
T_9_24_lc_trk_g2_6
T_9_24_wire_logic_cluster/lc_7/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_71
T_4_17_wire_logic_cluster/lc_3/out
T_4_17_lc_trk_g2_3
T_4_17_wire_logic_cluster/lc_0/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_12
T_1_17_wire_logic_cluster/lc_6/out
T_1_17_lc_trk_g2_6
T_1_17_wire_logic_cluster/lc_1/in_3

End 

Net : switch_clk_1MHz_inst.delay_inst.delay_regZ0Z_14
T_9_21_wire_logic_cluster/lc_6/out
T_9_21_lc_trk_g2_6
T_9_21_wire_logic_cluster/lc_7/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_73
T_2_17_wire_logic_cluster/lc_7/out
T_2_17_lc_trk_g1_7
T_2_17_wire_logic_cluster/lc_3/in_3

End 

Net : switch_clk_1MHz_inst.delay_inst.delay_regZ0Z_3
T_7_21_wire_logic_cluster/lc_5/out
T_7_20_lc_trk_g0_5
T_7_20_wire_logic_cluster/lc_4/in_3

End 

Net : switch_clk_1MHz_inst.delay_inst.delay_regZ0Z_4
T_7_20_wire_logic_cluster/lc_4/out
T_7_20_lc_trk_g0_4
T_7_20_wire_logic_cluster/lc_3/in_3

End 

Net : switch_clk_1MHz_inst.delay_inst.delay_regZ0Z_5
T_7_20_wire_logic_cluster/lc_3/out
T_7_19_lc_trk_g0_3
T_7_19_wire_logic_cluster/lc_6/in_3

End 

Net : switch_clk_1MHz_inst.delay_inst.delay_regZ0Z_7
T_7_20_wire_logic_cluster/lc_2/out
T_7_20_lc_trk_g3_2
T_7_20_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst.DYNCNF_1Z0Z_0
T_5_23_wire_logic_cluster/lc_1/out
T_5_23_lc_trk_g3_1
T_5_23_wire_logic_cluster/lc_1/in_3

T_5_23_wire_logic_cluster/lc_1/out
T_5_23_lc_trk_g3_1
T_5_23_wire_logic_cluster/lc_0/in_0

End 

Net : switch_clk_1MHz_inst.delay_inst.delay_regZ0Z_9
T_9_20_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g0_2
T_9_20_wire_logic_cluster/lc_5/in_3

End 

Net : switch_clk_1MHz_inst.delay_inst.delay_reg_0_6
T_7_19_wire_logic_cluster/lc_6/out
T_7_20_lc_trk_g1_6
T_7_20_wire_logic_cluster/lc_2/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_75
T_2_19_wire_logic_cluster/lc_5/out
T_1_19_lc_trk_g3_5
T_1_19_wire_logic_cluster/lc_1/in_3

End 

Net : switch_clk_1MHz_inst.delay_inst.delay_regZ0Z_0
T_6_24_wire_logic_cluster/lc_6/out
T_6_24_lc_trk_g1_6
T_6_24_wire_logic_cluster/lc_4/in_3

End 

Net : switch_clk_1MHz_inst.bit_sequence_statZ0Z_86
T_9_23_wire_logic_cluster/lc_4/out
T_9_23_lc_trk_g0_4
T_9_23_wire_logic_cluster/lc_3/in_3

End 

Net : switch_clk_1MHz_inst.delay_inst.delay_regZ0Z_10
T_9_20_wire_logic_cluster/lc_5/out
T_9_20_lc_trk_g1_5
T_9_20_wire_logic_cluster/lc_3/in_3

End 

Net : switch_clk_1MHz_inst.delay_inst.delay_regZ0Z_11
T_9_20_wire_logic_cluster/lc_3/out
T_9_20_lc_trk_g1_3
T_9_20_wire_logic_cluster/lc_7/in_3

End 

Net : switch_clk_2MHz_inst.delay_inst.delay_regZ0Z_0
T_3_20_wire_logic_cluster/lc_4/out
T_3_20_lc_trk_g0_4
T_3_20_wire_logic_cluster/lc_1/in_3

End 

Net : switch_clk_2MHz_inst.delay_inst.delay_regZ0Z_1
T_3_20_wire_logic_cluster/lc_1/out
T_3_20_lc_trk_g2_1
T_3_20_wire_logic_cluster/lc_6/in_3

End 

Net : switch_clk_2MHz_inst.delay_inst.delay_regZ0Z_3
T_7_21_wire_logic_cluster/lc_1/out
T_7_21_lc_trk_g2_1
T_7_21_wire_logic_cluster/lc_6/in_3

End 

Net : switch_clk_2MHz_inst.delay_inst.delay_regZ0Z_4
T_7_21_wire_logic_cluster/lc_6/out
T_7_21_lc_trk_g2_6
T_7_21_wire_logic_cluster/lc_7/in_3

End 

Net : switch_clk_2MHz_inst.delay_inst.delay_regZ0Z_5
T_7_21_wire_logic_cluster/lc_7/out
T_7_21_lc_trk_g2_7
T_7_21_wire_logic_cluster/lc_4/in_3

End 

Net : switch_clk_1MHz_inst.delay_inst.delay_regZ0Z_12
T_9_20_wire_logic_cluster/lc_7/out
T_9_20_lc_trk_g1_7
T_9_20_wire_logic_cluster/lc_1/in_3

End 

Net : switch_clk_2MHz_inst.bit_sequence_statZ0Z_77
T_1_19_wire_logic_cluster/lc_4/out
T_1_18_lc_trk_g0_4
T_1_18_wire_logic_cluster/lc_3/in_3

End 

Net : bfn_3_21_0_
Net : DYNCNF_i_0
T_5_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_2
T_3_1_sp4_v_t_39
T_3_0_span4_vert_2
T_3_0_lc_trk_g1_2
T_3_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_7_18_wire_logic_cluster/lc_1/out
T_6_18_sp4_h_l_10
T_5_18_lc_trk_g0_2
T_5_18_wire_logic_cluster/lc_2/in_0

End 

Net : CLK_ibuf_gb_io_gb_input
T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_16
T_5_30_sp12_h_l_0
T_16_30_sp12_v_t_23
T_16_33_lc_trk_g0_3
T_16_33_wire_gbuf/in

End 

Net : CLK_1_c_g
T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_26_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_26_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_27_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_26_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_26_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_27_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_27_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_26_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_26_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_26_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_26_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_26_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_26_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_27_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_27_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_27_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_26_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_26_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_26_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_26_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_26_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_26_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_17_wire_logic_cluster/lc_3/clk

End 

Net : mosi_2MHz
T_5_21_wire_logic_cluster/lc_4/out
T_6_22_lc_trk_g2_4
T_6_22_wire_logic_cluster/lc_1/in_3

End 

Net : mosi_1MHz
T_10_22_wire_logic_cluster/lc_0/out
T_7_22_sp12_h_l_0
T_6_22_lc_trk_g0_0
T_6_22_wire_logic_cluster/lc_1/in_1

End 

Net : miso_input_c
T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_23_sp12_v_t_23
T_17_23_sp12_h_l_0
T_5_23_sp12_h_l_0
T_7_23_lc_trk_g1_7
T_7_23_wire_logic_cluster/lc_0/in_0

T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_23_sp12_v_t_23
T_17_23_sp12_h_l_0
T_5_23_sp12_h_l_0
T_7_23_lc_trk_g1_7
T_7_23_wire_logic_cluster/lc_1/in_1

End 

Net : config_register_latched_dec_inst.STATCNF_0
T_9_22_wire_logic_cluster/lc_7/out
T_7_22_sp12_h_l_1
T_19_22_sp12_h_l_1
T_31_22_sp12_h_l_1
T_32_22_lc_trk_g1_5
T_32_22_wire_logic_cluster/lc_5/in_3

End 

Net : mosi_output_c
T_6_22_wire_logic_cluster/lc_1/out
T_6_11_sp12_v_t_22
T_7_11_sp12_h_l_1
T_19_11_sp12_h_l_1
T_30_0_span12_vert_21
T_30_2_sp4_v_t_42
T_31_2_sp4_h_l_0
T_33_2_lc_trk_g0_0
T_33_2_wire_io_cluster/io_0/D_OUT_0

End 

Net : config_register_latched_dec_inst.DYNCNF_0
T_5_23_wire_logic_cluster/lc_0/out
T_5_11_sp12_v_t_23
T_5_0_span12_vert_20
T_5_5_lc_trk_g3_4
T_5_5_wire_logic_cluster/lc_5/in_0

End 

Net : bfn_4_23_0_
Net : bfn_4_22_0_
Net : bfn_4_20_0_
Net : STATCNF_i_0
T_32_22_wire_logic_cluster/lc_5/out
T_33_21_lc_trk_g0_5
T_33_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : RST_N_c_i_g
T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_18_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_26_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_26_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_26_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_26_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_26_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_26_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_26_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_26_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_26_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_26_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_26_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_26_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_26_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_27_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_26_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_26_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_26_wire_logic_cluster/lc_5/s_r

End 

Net : RST_N_c_i
T_1_21_wire_logic_cluster/lc_5/out
T_0_21_span4_horz_31
T_0_17_span4_vert_t_13
T_0_13_span4_vert_t_13
T_0_16_lc_trk_g0_5
T_0_16_wire_gbuf/in

End 

Net : RST_N_c
T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_20
T_2_18_sp12_v_t_23
T_2_20_sp4_v_t_43
T_1_21_lc_trk_g3_3
T_1_21_wire_logic_cluster/lc_5/in_3

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_12
T_6_18_sp12_v_t_23
T_6_20_sp4_v_t_43
T_5_23_lc_trk_g3_3
T_5_23_wire_logic_cluster/lc_1/in_1

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_12
T_6_18_sp12_v_t_23
T_6_20_sp4_v_t_43
T_5_23_lc_trk_g3_3
T_5_23_input_2_0
T_5_23_wire_logic_cluster/lc_0/in_2

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_12
T_2_30_sp4_h_l_9
T_5_26_sp4_v_t_38
T_5_22_sp4_v_t_38
T_6_22_sp4_h_l_8
T_7_22_lc_trk_g2_0
T_7_22_input_2_0
T_7_22_wire_logic_cluster/lc_0/in_2

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_12
T_2_30_sp4_h_l_9
T_5_26_sp4_v_t_38
T_5_22_sp4_v_t_38
T_6_22_sp4_h_l_8
T_10_22_sp4_h_l_11
T_9_22_lc_trk_g1_3
T_9_22_wire_logic_cluster/lc_7/in_1

End 

