static int F_1 ( struct V_1 * V_2 , T_1 V_3 , T_1 V_4 )\r\n{\r\nF_2 ((0 == (3 & smc_addr)), L_1 , return -EINVAL) ;\r\nF_2 ((limit > (smc_addr + 3)), L_2 , return -EINVAL) ;\r\nF_3 ( V_2 -> V_5 , V_6 , V_3 ) ;\r\nF_4 ( V_2 -> V_5 , V_7 , V_8 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nint F_5 ( struct V_1 * V_2 , T_1 V_9 , T_1 * V_10 , T_1 V_11 , T_1 V_4 )\r\n{\r\nT_1 V_12 ;\r\nT_1 V_13 ;\r\nT_2 * V_14 ;\r\nT_2 V_15 , V_16 [ 4 ] = { 0 } ;\r\nT_1 * V_17 = ( T_1 * ) & V_16 ;\r\nF_2 ((0 == (3 & smc_start_address)), L_1 , return -1;) ;\r\nF_2 ((limit > (smc_start_address + byte_count)), L_3 , return -1 ) ;\r\nV_13 = V_9 ;\r\nwhile ( V_11 >= 4 ) {\r\nF_6 ( V_2 , V_13 , & V_12 , V_4 ) ;\r\n* V_10 = F_7 ( V_12 ) ;\r\nV_10 += 1 ;\r\nV_11 -= 4 ;\r\nV_13 += 4 ;\r\n}\r\nif ( V_11 ) {\r\nF_6 ( V_2 , V_13 , & V_12 , V_4 ) ;\r\n* V_17 = F_7 ( V_12 ) ;\r\nV_14 = ( T_2 * ) V_10 ;\r\nfor ( V_15 = 0 ; V_15 < V_11 ; V_15 ++ )\r\nV_14 [ V_15 ] = V_16 [ V_15 ] ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_8 ( struct V_1 * V_2 , T_1 V_9 ,\r\nconst T_2 * V_18 , T_1 V_11 , T_1 V_4 )\r\n{\r\nint V_19 ;\r\nT_1 V_12 = 0 ;\r\nT_1 V_20 ;\r\nT_1 V_13 = 0 ;\r\nT_1 V_21 ;\r\nF_2 ((0 == (3 & smc_start_address)), L_1 , return -1 ) ;\r\nF_2 ((limit > (smc_start_address + byte_count)), L_3 , return -1 ) ;\r\nV_13 = V_9 ;\r\nwhile ( V_11 >= 4 ) {\r\nV_12 = V_18 [ 0 ] * 0x1000000 + V_18 [ 1 ] * 0x10000 + V_18 [ 2 ] * 0x100 + V_18 [ 3 ] ;\r\nV_19 = F_1 ( V_2 , V_13 , V_4 ) ;\r\nif ( 0 != V_19 )\r\nreturn V_19 ;\r\nF_3 ( V_2 -> V_5 , V_22 , V_12 ) ;\r\nV_18 += 4 ;\r\nV_11 -= 4 ;\r\nV_13 += 4 ;\r\n}\r\nif ( 0 != V_11 ) {\r\nV_12 = 0 ;\r\nV_19 = F_1 ( V_2 , V_13 , V_4 ) ;\r\nif ( 0 != V_19 )\r\nreturn V_19 ;\r\nV_20 = F_9 ( V_2 -> V_5 , V_22 ) ;\r\nV_21 = 8 * ( 4 - V_11 ) ;\r\nwhile ( V_11 > 0 ) {\r\nV_12 = ( 0x100 * V_12 ) + * V_18 ++ ;\r\nV_11 -- ;\r\n}\r\nV_12 <<= V_21 ;\r\nV_12 |= ( V_20 & ~ ( ( ~ 0UL ) << V_21 ) ) ;\r\nV_19 = F_1 ( V_2 , V_13 , V_4 ) ;\r\nif ( 0 != V_19 )\r\nreturn V_19 ;\r\nF_3 ( V_2 -> V_5 , V_22 , V_12 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_10 ( struct V_1 * V_2 )\r\n{\r\nstatic const unsigned char V_12 [ 4 ] = { 0xE0 , 0x00 , 0x80 , 0x40 } ;\r\nF_8 ( V_2 , 0x0 , V_12 , 4 , sizeof( V_12 ) + 1 ) ;\r\nreturn 0 ;\r\n}\r\nbool F_11 ( struct V_1 * V_2 )\r\n{\r\nreturn ( ( 0 == F_12 ( V_2 -> V_5 , V_23 , V_24 , V_25 ) )\r\n&& ( 0x20100 <= F_13 ( V_2 -> V_5 , V_23 , V_26 ) ) ) ;\r\n}\r\nstatic bool F_14 ( struct V_1 * V_2 )\r\n{\r\nT_1 V_27 ;\r\nV_27 = F_13 ( V_2 -> V_5 , V_23 , V_28 + ( 49 * 4 ) ) ;\r\nV_27 &= 0x00000001 ;\r\nif ( V_27 )\r\nreturn true ;\r\nreturn false ;\r\n}\r\nint F_15 ( struct V_1 * V_2 , T_3 V_29 )\r\n{\r\nint V_30 ;\r\nif ( ! F_11 ( V_2 ) )\r\nreturn - 1 ;\r\nF_16 ( V_2 , V_31 , V_32 , 0 ) ;\r\nV_30 = F_17 ( V_2 -> V_5 , V_31 , V_32 ) ;\r\nif ( V_30 != 1 )\r\nF_18 ( L_4 , V_29 , V_30 ) ;\r\nF_3 ( V_2 -> V_5 , V_33 , V_29 ) ;\r\nF_16 ( V_2 , V_31 , V_32 , 0 ) ;\r\nV_30 = F_17 ( V_2 -> V_5 , V_31 , V_32 ) ;\r\nif ( V_30 != 1 )\r\nF_18 ( L_5 , V_29 , V_30 ) ;\r\nreturn 0 ;\r\n}\r\nint F_19 ( struct V_1 * V_2 , T_3 V_29 )\r\n{\r\nF_3 ( V_2 -> V_5 , V_33 , V_29 ) ;\r\nreturn 0 ;\r\n}\r\nint F_20 ( struct V_1 * V_2 , T_3 V_29 , T_1 V_34 )\r\n{\r\nif ( ! F_11 ( V_2 ) ) {\r\nreturn - 1 ;\r\n}\r\nF_16 ( V_2 , V_31 , V_32 , 0 ) ;\r\nF_3 ( V_2 -> V_5 , V_35 , V_34 ) ;\r\nreturn F_15 ( V_2 , V_29 ) ;\r\n}\r\nint F_21 ( struct V_1 * V_2 , T_3 V_29 , T_1 V_34 )\r\n{\r\nF_3 ( V_2 -> V_5 , V_35 , V_34 ) ;\r\nreturn F_19 ( V_2 , V_29 ) ;\r\n}\r\nint F_22 ( struct V_1 * V_2 )\r\n{\r\nF_3 ( V_2 -> V_5 , V_35 , 0x20000 ) ;\r\nF_3 ( V_2 -> V_5 , V_33 , V_36 ) ;\r\nF_16 ( V_2 , V_31 , V_32 , 0 ) ;\r\nif ( 1 != F_17 ( V_2 -> V_5 , V_31 , V_32 ) )\r\nF_18 ( L_6 ) ;\r\nreturn 0 ;\r\n}\r\nint F_23 ( struct V_1 * V_2 )\r\n{\r\nif ( ! F_11 ( V_2 ) )\r\nreturn - 1 ;\r\nF_24 ( V_2 , V_37 , V_24 , V_38 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_25 ( struct V_1 * V_2 , T_1 V_39 , T_1 * V_18 , T_1 V_4 )\r\n{\r\nT_1 V_11 = V_39 ;\r\nF_2 ((limit >= byte_count), L_3 , return -1 ) ;\r\nF_3 ( V_2 -> V_5 , V_6 , 0x20000 ) ;\r\nF_4 ( V_2 -> V_5 , V_7 , V_8 , 1 ) ;\r\nfor (; V_11 >= 4 ; V_11 -= 4 )\r\nF_3 ( V_2 -> V_5 , V_22 , * V_18 ++ ) ;\r\nF_4 ( V_2 -> V_5 , V_7 , V_8 , 0 ) ;\r\nF_2 ((0 == byte_count), L_7 , return -1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic enum V_40 F_26 ( T_1 V_41 )\r\n{\r\nenum V_40 V_19 = V_42 ;\r\nswitch ( V_41 ) {\r\ncase V_43 :\r\nV_19 = V_44 ;\r\nbreak;\r\ncase V_45 :\r\nV_19 = V_46 ;\r\nbreak;\r\ncase V_47 :\r\nV_19 = V_48 ;\r\nbreak;\r\ncase V_49 :\r\nV_19 = V_50 ;\r\nbreak;\r\ncase V_51 :\r\nV_19 = V_52 ;\r\nbreak;\r\ncase V_53 :\r\nV_19 = V_54 ;\r\nbreak;\r\ncase V_55 :\r\nV_19 = V_56 ;\r\nbreak;\r\ncase V_57 :\r\nV_19 = V_58 ;\r\nbreak;\r\ncase V_59 :\r\nV_19 = V_60 ;\r\nbreak;\r\ncase V_61 :\r\nV_19 = V_62 ;\r\nbreak;\r\ncase V_63 :\r\nV_19 = V_64 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_19 ;\r\n}\r\nstatic int F_27 ( struct V_1 * V_2 )\r\n{\r\nint V_19 = 0 ;\r\nstruct V_65 * V_66 = (struct V_65 * ) ( V_2 -> V_67 ) ;\r\nstruct V_68 V_69 = { 0 } ;\r\nif ( V_66 -> V_70 == 1 )\r\nF_28 ( V_2 -> V_5 ,\r\nF_26 ( V_43 ) , & V_69 ) ;\r\nelse\r\nF_28 ( V_2 -> V_5 ,\r\nF_26 ( V_45 ) , & V_69 ) ;\r\nV_19 = F_25 ( V_2 , V_69 . V_71 , ( T_1 * ) V_69 . V_72 , V_73 ) ;\r\nreturn V_19 ;\r\n}\r\nint F_6 ( struct V_1 * V_2 , T_1 V_3 , T_1 * V_74 , T_1 V_4 )\r\n{\r\nint V_19 ;\r\nV_19 = F_1 ( V_2 , V_3 , V_4 ) ;\r\nif ( V_19 )\r\nreturn V_19 ;\r\n* V_74 = F_9 ( V_2 -> V_5 , V_22 ) ;\r\nreturn 0 ;\r\n}\r\nint F_29 ( struct V_1 * V_2 , T_1 V_3 , T_1 V_74 , T_1 V_4 )\r\n{\r\nint V_19 ;\r\nV_19 = F_1 ( V_2 , V_3 , V_4 ) ;\r\nif ( V_19 )\r\nreturn V_19 ;\r\nF_3 ( V_2 -> V_5 , V_22 , V_74 ) ;\r\nreturn 0 ;\r\n}\r\nint F_30 ( struct V_1 * V_2 )\r\n{\r\nif ( V_2 -> V_67 ) {\r\nF_31 ( V_2 -> V_67 ) ;\r\nV_2 -> V_67 = NULL ;\r\n}\r\nF_32 ( V_2 -> V_5 , V_44 ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_1 F_33 ( T_1 V_41 )\r\n{\r\nT_1 V_19 = 0 ;\r\nswitch ( V_41 ) {\r\ncase V_47 :\r\nV_19 = V_75 ;\r\nbreak;\r\ncase V_49 :\r\nV_19 = V_76 ;\r\nbreak;\r\ncase V_51 :\r\nV_19 = V_77 ;\r\nbreak;\r\ncase V_53 :\r\nV_19 = V_78 ;\r\nbreak;\r\ncase V_55 :\r\nV_19 = V_79 ;\r\nbreak;\r\ncase V_59 :\r\ncase V_61 :\r\nV_19 = V_80 ;\r\nbreak;\r\ncase V_63 :\r\nV_19 = V_81 ;\r\nbreak;\r\ndefault:\r\nF_18 ( L_8 ) ;\r\nV_19 = 0 ;\r\n}\r\nreturn V_19 ;\r\n}\r\nstatic int F_34 ( struct V_1 * V_2 ,\r\nT_1 V_41 ,\r\nstruct V_82 * V_83 )\r\n{\r\nint V_19 = 0 ;\r\nstruct V_68 V_69 = { 0 } ;\r\nV_19 = F_28 ( V_2 -> V_5 ,\r\nF_26 ( V_41 ) ,\r\n& V_69 ) ;\r\nif ( ! V_19 ) {\r\nV_83 -> V_84 = V_69 . V_84 ;\r\nV_83 -> V_85 = ( T_3 ) V_41 ;\r\nV_83 -> V_86 = F_35 ( V_69 . V_87 ) ;\r\nV_83 -> V_88 = F_36 ( V_69 . V_87 ) ;\r\nV_83 -> V_89 = 0 ;\r\nV_83 -> V_90 = 0 ;\r\nV_83 -> V_91 = V_69 . V_71 ;\r\nV_83 -> V_92 = 0 ;\r\n}\r\nif ( V_41 == V_63 )\r\nV_83 -> V_93 = 1 ;\r\nelse\r\nV_83 -> V_93 = 0 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_37 ( struct V_1 * V_2 )\r\n{\r\nstruct V_65 * V_66 = (struct V_65 * ) ( V_2 -> V_67 ) ;\r\nT_1 V_94 ;\r\nint V_19 = 0 ;\r\nstruct V_95 * V_96 ;\r\nif ( ! V_2 -> V_97 ) {\r\nF_18 ( V_98 L_9 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_66 -> V_99 )\r\nF_38 ( V_2 -> V_5 , V_23 ,\r\nV_66 -> V_99 + F_39 ( V_100 , V_101 ) ,\r\n0x0 ) ;\r\nF_20 ( V_2 , V_102 , V_66 -> V_103 . V_104 ) ;\r\nF_20 ( V_2 , V_105 , V_66 -> V_103 . V_106 ) ;\r\nV_96 = (struct V_95 * ) V_66 -> V_107 ;\r\nV_96 -> V_108 = 0 ;\r\nV_96 -> V_109 = 1 ;\r\nF_2 ( 0 == polaris10_populate_single_firmware_entry(smumgr, UCODE_ID_RLC_G, &toc->entry[toc->num_entries++]), L_10 , return -1 ) ;\r\nF_2 ( 0 == polaris10_populate_single_firmware_entry(smumgr, UCODE_ID_CP_CE, &toc->entry[toc->num_entries++]), L_10 , return -1 ) ;\r\nF_2 ( 0 == polaris10_populate_single_firmware_entry(smumgr, UCODE_ID_CP_PFP, &toc->entry[toc->num_entries++]), L_10 , return -1 ) ;\r\nF_2 ( 0 == polaris10_populate_single_firmware_entry(smumgr, UCODE_ID_CP_ME, &toc->entry[toc->num_entries++]), L_10 , return -1 ) ;\r\nF_2 ( 0 == polaris10_populate_single_firmware_entry(smumgr, UCODE_ID_CP_MEC, &toc->entry[toc->num_entries++]), L_10 , return -1 ) ;\r\nF_2 ( 0 == polaris10_populate_single_firmware_entry(smumgr, UCODE_ID_CP_MEC_JT1, &toc->entry[toc->num_entries++]), L_10 , return -1 ) ;\r\nF_2 ( 0 == polaris10_populate_single_firmware_entry(smumgr, UCODE_ID_CP_MEC_JT2, &toc->entry[toc->num_entries++]), L_10 , return -1 ) ;\r\nF_2 ( 0 == polaris10_populate_single_firmware_entry(smumgr, UCODE_ID_SDMA0, &toc->entry[toc->num_entries++]), L_10 , return -1 ) ;\r\nF_2 ( 0 == polaris10_populate_single_firmware_entry(smumgr, UCODE_ID_SDMA1, &toc->entry[toc->num_entries++]), L_10 , return -1 ) ;\r\nF_20 ( V_2 , V_110 , V_66 -> V_111 . V_104 ) ;\r\nF_20 ( V_2 , V_112 , V_66 -> V_111 . V_106 ) ;\r\nV_94 = V_81\r\n+ V_75\r\n+ V_76\r\n+ V_77\r\n+ V_79\r\n+ V_78\r\n+ V_80 ;\r\nif ( F_20 ( V_2 , V_113 , V_94 ) )\r\nF_18 ( V_114 L_11 ) ;\r\nreturn V_19 ;\r\n}\r\nstatic int F_40 ( struct V_1 * V_2 , T_1 V_41 )\r\n{\r\nstruct V_65 * V_66 = (struct V_65 * ) ( V_2 -> V_67 ) ;\r\nT_1 V_115 = F_33 ( V_41 ) ;\r\nT_1 V_30 ;\r\nV_30 = F_41 ( V_2 , V_6 ,\r\nV_66 -> V_99 + F_39 ( V_100 , V_101 ) ,\r\nV_115 , V_115 ) ;\r\nreturn V_30 ;\r\n}\r\nstatic int F_42 ( struct V_1 * V_2 )\r\n{\r\nreturn V_2 -> V_116 -> V_117 ( V_2 ) ;\r\n}\r\nstatic int F_43 ( struct V_1 * V_2 )\r\n{\r\nint V_15 ;\r\nint V_19 = - 1 ;\r\nT_1 V_118 , V_12 ;\r\nconst T_4 * V_119 = V_120 ;\r\nstruct V_65 * V_66 = (struct V_65 * ) ( V_2 -> V_67 ) ;\r\nfor ( V_15 = 0 ; V_15 < V_121 ; V_15 ++ ) {\r\nswitch ( V_119 -> V_122 ) {\r\ncase V_123 :\r\nV_118 = V_119 -> V_118 ;\r\nV_12 = V_119 -> V_12 ;\r\nF_3 ( V_2 -> V_5 , V_118 , V_12 ) ;\r\nbreak;\r\ncase V_124 :\r\nV_19 = 0 ;\r\nbreak;\r\ndefault:\r\nF_18 ( L_12 ) ;\r\nV_66 -> V_125 . V_126 = V_127 ;\r\nV_19 = - 1 ;\r\nbreak;\r\n}\r\nV_119 ++ ;\r\n}\r\nreturn V_19 ;\r\n}\r\nstatic int F_44 ( struct V_1 * V_2 )\r\n{\r\nint V_19 = 0 ;\r\nstruct V_65 * V_66 = (struct V_65 * ) ( V_2 -> V_67 ) ;\r\nif ( 0 != V_66 -> V_125 . V_128 ) {\r\nif ( 0 != F_20 ( V_2 , V_129 , V_66 -> V_125 . V_128 ) ) {\r\nF_18 ( L_13 ) ;\r\nV_19 = - 1 ;\r\n}\r\n}\r\nif ( V_66 -> V_125 . V_128 > 1 ) {\r\nF_3 ( V_2 -> V_5 , V_130 , 0x50000000 ) ;\r\nF_3 ( V_2 -> V_5 , V_131 , 0xffffffff ) ;\r\nF_3 ( V_2 -> V_5 , V_131 , 0 ) ;\r\n}\r\nreturn V_19 ;\r\n}\r\nint F_45 ( struct V_1 * V_2 )\r\n{\r\nT_1 V_132 ;\r\nT_1 V_133 ;\r\nT_3 V_134 ;\r\nT_1 V_135 , V_136 , V_137 ;\r\nV_137 = sizeof( V_138 ) ;\r\nV_134 = F_46 ( 1300 * V_139 ) ;\r\nF_2 ( 0 == polaris10_read_smc_sram_dword(smumgr,\r\nSMU7_FIRMWARE_HEADER_LOCATION + offsetof(SMU74_Firmware_Header, DpmTable),\r\n&dpm_table_start, 0x40000),\r\nL_14 ,\r\nreturn -1 ) ;\r\nV_132 = 0x01000500 ;\r\nV_136 = V_133 + F_39 ( V_140 , V_141 ) ;\r\nF_2 ( 0 == polaris10_copy_bytes_to_smc(smumgr, vr_config_address,\r\n(uint8_t *)&vr_config, sizeof(uint32_t), 0x40000),\r\nL_15 ,\r\nreturn -1 ) ;\r\nV_135 = V_133 + F_39 ( V_140 , V_142 ) ;\r\nF_2 ( 0 == polaris10_copy_bytes_to_smc(smumgr, graphics_level_address,\r\n(uint8_t *)(&avfs_graphics_level_polaris10),\r\ngraphics_level_size, 0x40000),\r\nL_16 ,\r\nreturn -1 ) ;\r\nV_135 = V_133 + F_39 ( V_140 , V_143 ) ;\r\nF_2 ( 0 == polaris10_copy_bytes_to_smc(smumgr, graphics_level_address,\r\n(uint8_t *)(&avfs_memory_level_polaris10), sizeof(avfs_memory_level_polaris10), 0x40000),\r\nL_17 ,\r\nreturn -1 ) ;\r\nV_135 = V_133 + F_39 ( V_140 , V_144 ) ;\r\nF_2 ( 0 == polaris10_copy_bytes_to_smc(smumgr, graphics_level_address,\r\n(uint8_t *)(&u16_boot_mvdd), sizeof(u16_boot_mvdd), 0x40000),\r\nL_18 ,\r\nreturn -1 ) ;\r\nreturn 0 ;\r\n}\r\nint F_47 ( struct V_1 * V_2 , bool V_145 )\r\n{\r\nstruct V_65 * V_66 = (struct V_65 * ) ( V_2 -> V_67 ) ;\r\nswitch ( V_66 -> V_125 . V_126 ) {\r\ncase V_146 :\r\nbreak;\r\ncase V_147 :\r\nV_66 -> V_125 . V_126 = V_148 ;\r\nF_2 ( 0 == polaris10_setup_graphics_level_structure(smumgr),\r\nL_19 ,\r\nreturn -1 ) ;\r\nif ( V_66 -> V_125 . V_128 > 1 ) {\r\nF_18 ( L_20 ) ;\r\nV_66 -> V_125 . V_126 = V_127 ;\r\nF_2 (-1 == polaris10_setup_pwr_virus(smumgr),\r\nL_21 ,\r\nreturn -1 ) ;\r\n}\r\nV_66 -> V_125 . V_126 = V_149 ;\r\nF_2 ( 0 == polaris10_perform_btc(smumgr),\r\nL_22 ,\r\nreturn -1 ) ;\r\nbreak;\r\ncase V_150 :\r\ncase V_151 :\r\nbreak;\r\ndefault:\r\nF_18 ( L_23 ) ;\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_48 ( struct V_1 * V_2 )\r\n{\r\nint V_19 = 0 ;\r\nF_49 ( V_2 -> V_5 , V_23 ,\r\nV_152 , V_153 , 1 ) ;\r\nV_19 = F_27 ( V_2 ) ;\r\nif ( V_19 != 0 )\r\nreturn V_19 ;\r\nF_38 ( V_2 -> V_5 , V_23 , V_154 , 0 ) ;\r\nF_49 ( V_2 -> V_5 , V_23 ,\r\nV_24 , V_25 , 0 ) ;\r\nF_49 ( V_2 -> V_5 , V_23 ,\r\nV_152 , V_153 , 0 ) ;\r\nF_24 ( V_2 , V_37 , V_155 , V_156 , 1 ) ;\r\nF_22 ( V_2 ) ;\r\nF_50 ( V_2 , V_37 , V_157 , V_158 , 0 ) ;\r\nif ( 1 != F_12 ( V_2 -> V_5 , V_23 ,\r\nV_157 , V_159 ) )\r\nF_2 (false, L_24 , return -1 ) ;\r\nF_38 ( V_2 -> V_5 , V_23 , V_160 , 0 ) ;\r\nF_49 ( V_2 -> V_5 , V_23 ,\r\nV_152 , V_153 , 1 ) ;\r\nF_49 ( V_2 -> V_5 , V_23 ,\r\nV_152 , V_153 , 0 ) ;\r\nF_24 ( V_2 , V_37 , V_161 , V_156 , 1 ) ;\r\nreturn V_19 ;\r\n}\r\nstatic int F_51 ( struct V_1 * V_2 )\r\n{\r\nint V_19 = 0 ;\r\nF_50 ( V_2 , V_37 , V_155 , V_162 , 0 ) ;\r\nF_38 ( V_2 -> V_5 , V_23 ,\r\nV_160 , 0 ) ;\r\nF_49 ( V_2 -> V_5 , V_23 ,\r\nV_152 ,\r\nV_153 , 1 ) ;\r\nV_19 = F_27 ( V_2 ) ;\r\nif ( V_19 != 0 )\r\nreturn V_19 ;\r\nF_10 ( V_2 ) ;\r\nF_49 ( V_2 -> V_5 , V_23 ,\r\nV_24 , V_25 , 0 ) ;\r\nF_49 ( V_2 -> V_5 , V_23 ,\r\nV_152 , V_153 , 0 ) ;\r\nF_24 ( V_2 , V_37 ,\r\nV_161 , V_156 , 1 ) ;\r\nreturn V_19 ;\r\n}\r\nstatic int F_52 ( struct V_1 * V_2 )\r\n{\r\nint V_19 = 0 ;\r\nstruct V_65 * V_66 = (struct V_65 * ) ( V_2 -> V_67 ) ;\r\nbool V_145 ;\r\nif ( ! F_11 ( V_2 ) ) {\r\nV_145 = false ;\r\nV_66 -> V_163 = ( T_2 ) ( F_12 ( V_2 -> V_5 , V_23 , V_164 , V_165 ) ) ;\r\nV_66 -> V_70 = ( T_2 ) ( F_12 ( V_2 -> V_5 , V_23 , V_164 , V_166 ) ) ;\r\nif ( V_66 -> V_163 == 0 ) {\r\nV_19 = F_51 ( V_2 ) ;\r\n} else {\r\nV_19 = F_48 ( V_2 ) ;\r\nif ( V_19 != 0 ) {\r\nV_66 -> V_70 ^= 1 ;\r\nV_19 = F_48 ( V_2 ) ;\r\n}\r\n}\r\nif ( V_19 != 0 )\r\nF_2 ( 0 , L_25 , return result) ;\r\nF_47 ( V_2 , true ) ;\r\n} else\r\nV_145 = true ;\r\nV_66 -> V_167 = true ;\r\nF_47 ( V_2 , V_145 ) ;\r\nF_6 ( V_2 , V_168 + F_39 ( V_169 , V_170 ) ,\r\n& ( V_66 -> V_99 ) , 0x40000 ) ;\r\nV_19 = F_37 ( V_2 ) ;\r\nreturn V_19 ;\r\n}\r\nstatic int F_53 ( struct V_1 * V_2 )\r\n{\r\nstruct V_65 * V_66 ;\r\nT_2 * V_171 ;\r\nT_5 V_87 = 0 ;\r\nV_66 = (struct V_65 * ) ( V_2 -> V_67 ) ;\r\nV_66 -> V_111 . V_172 =\r\n( ( sizeof( struct V_95 ) / 4096 ) + 1 ) * 4096 ;\r\nV_66 -> V_103 . V_172 = 200 * 4096 ;\r\nV_66 -> V_125 . V_126 = V_151 ;\r\nF_54 ( V_2 -> V_5 ,\r\nV_66 -> V_111 . V_172 ,\r\nV_173 ,\r\nV_174 ,\r\n& V_87 ,\r\n& V_66 -> V_111 . V_175 ,\r\n& V_66 -> V_111 . V_176 ) ;\r\nV_66 -> V_107 = V_66 -> V_111 . V_175 ;\r\nV_66 -> V_111 . V_104 = F_35 ( V_87 ) ;\r\nV_66 -> V_111 . V_106 = F_36 ( V_87 ) ;\r\nF_2 ((NULL != smu_data->header),\r\nL_26 ,\r\nkfree(smumgr->backend);\r\ncgs_free_gpu_mem(smumgr->device,\r\n(cgs_handle_t)smu_data->header_buffer.handle);\r\nreturn -1 ) ;\r\nF_54 ( V_2 -> V_5 ,\r\nV_66 -> V_103 . V_172 ,\r\nV_173 ,\r\nV_174 ,\r\n& V_87 ,\r\n& V_66 -> V_103 . V_175 ,\r\n& V_66 -> V_103 . V_176 ) ;\r\nV_171 = V_66 -> V_103 . V_175 ;\r\nV_66 -> V_103 . V_104 = F_35 ( V_87 ) ;\r\nV_66 -> V_103 . V_106 = F_36 ( V_87 ) ;\r\nF_2 ((NULL != internal_buf),\r\nL_26 ,\r\nkfree(smumgr->backend);\r\ncgs_free_gpu_mem(smumgr->device,\r\n(cgs_handle_t)smu_data->smu_buffer.handle);\r\nreturn -1;) ;\r\nif ( F_14 ( V_2 ) )\r\nV_66 -> V_125 . V_126 = V_147 ;\r\nelse\r\nV_66 -> V_125 . V_126 = V_151 ;\r\nreturn 0 ;\r\n}\r\nint F_55 ( struct V_1 * V_2 )\r\n{\r\nstruct V_65 * V_177 = NULL ;\r\nV_177 = F_56 ( sizeof( struct V_65 ) , V_178 ) ;\r\nif ( V_177 == NULL )\r\nreturn - 1 ;\r\nV_2 -> V_67 = V_177 ;\r\nV_2 -> V_116 = & V_179 ;\r\nreturn 0 ;\r\n}
