{"vcs1":{"timestamp_begin":1747219336.469910242, "rt":8.11, "ut":8.22, "st":0.61}}
{"vcselab":{"timestamp_begin":1747219344.667961497, "rt":0.39, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1747219345.116787913, "rt":0.41, "ut":0.19, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747219335.829030689}
{"VCS_COMP_START_TIME": 1747219335.829030689}
{"VCS_COMP_END_TIME": 1747219345.674017779}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 480880}}
{"vcselab": {"peak_mem": 183888}}
