Fitter Status : Successful - Wed Jun 11 11:20:46 2008
Quartus II Version : 6.0 Build 202 06/20/2006 SP 1 SJ Web Edition
Revision Name : VHDL_VAR_SIG
Top-level Entity Name : VHDL_VAR_SIG
Family : MAX7000AE
Device : EPM7512AEQC208-10
Timing Models : Final
Total macrocells : 58 / 512 ( 11 % )
Total pins : 38 / 176 ( 22 % )
