<profile>

<section name = "Vitis HLS Report for 'neural_network'" level="0">
<item name = "Date">Sun Sep 15 03:51:55 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">hlsc_fcnn_unsw</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.120 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">521, 521, 5.210 us, 5.210 us, 522, 522, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_974">neural_network_Pipeline_VITIS_LOOP_58_1, 111, 111, 1.110 us, 1.110 us, 111, 111, no</column>
<column name="grp_neural_network_Pipeline_VITIS_LOOP_70_3_fu_1209">neural_network_Pipeline_VITIS_LOOP_70_3, 70, 70, 0.700 us, 0.700 us, 70, 70, no</column>
<column name="grp_neural_network_Pipeline_VITIS_LOOP_23_1_fu_1396">neural_network_Pipeline_VITIS_LOOP_23_1, 11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
<column name="grp_neural_network_Pipeline_VITIS_LOOP_29_2_fu_1411">neural_network_Pipeline_VITIS_LOOP_29_2, 17, 17, 0.170 us, 0.170 us, 17, 17, no</column>
<column name="grp_neural_network_Pipeline_VITIS_LOOP_36_3_fu_1453">neural_network_Pipeline_VITIS_LOOP_36_3, 303, 303, 3.030 us, 3.030 us, 303, 303, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 103, 9537, 5837, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 305, -</column>
<column name="Register">-, -, 703, -, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 114, 24, 29, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="CONTROL_s_axi_U">CONTROL_s_axi, 0, 0, 36, 40, 0</column>
<column name="INPUT_s_axi_U">INPUT_s_axi, 0, 0, 976, 1416, 0</column>
<column name="OUTPUT_s_axi_U">OUTPUT_s_axi, 0, 0, 470, 680, 0</column>
<column name="grp_neural_network_Pipeline_VITIS_LOOP_23_1_fu_1396">neural_network_Pipeline_VITIS_LOOP_23_1, 0, 0, 22, 151, 0</column>
<column name="grp_neural_network_Pipeline_VITIS_LOOP_29_2_fu_1411">neural_network_Pipeline_VITIS_LOOP_29_2, 0, 3, 638, 647, 0</column>
<column name="grp_neural_network_Pipeline_VITIS_LOOP_36_3_fu_1453">neural_network_Pipeline_VITIS_LOOP_36_3, 0, 0, 1591, 1574, 0</column>
<column name="grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_974">neural_network_Pipeline_VITIS_LOOP_58_1, 0, 43, 3053, 899, 0</column>
<column name="grp_neural_network_Pipeline_VITIS_LOOP_70_3_fu_1209">neural_network_Pipeline_VITIS_LOOP_70_3, 0, 57, 2751, 430, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">45, 11, 1, 11</column>
<column name="output_0_o">13, 3, 16, 48</column>
<column name="output_0_o_ap_vld">13, 3, 1, 3</column>
<column name="output_1_o">13, 3, 16, 48</column>
<column name="output_1_o_ap_vld">13, 3, 1, 3</column>
<column name="output_2_o">13, 3, 16, 48</column>
<column name="output_2_o_ap_vld">13, 3, 1, 3</column>
<column name="output_3_o">13, 3, 16, 48</column>
<column name="output_3_o_ap_vld">13, 3, 1, 3</column>
<column name="output_4_o">13, 3, 16, 48</column>
<column name="output_4_o_ap_vld">13, 3, 1, 3</column>
<column name="output_5_o">13, 3, 16, 48</column>
<column name="output_5_o_ap_vld">13, 3, 1, 3</column>
<column name="output_6_o">13, 3, 16, 48</column>
<column name="output_6_o_ap_vld">13, 3, 1, 3</column>
<column name="output_7_o">13, 3, 16, 48</column>
<column name="output_7_o_ap_vld">13, 3, 1, 3</column>
<column name="output_8_o">13, 3, 16, 48</column>
<column name="output_8_o_ap_vld">13, 3, 1, 3</column>
<column name="output_9_o">13, 3, 16, 48</column>
<column name="output_9_o_ap_vld">13, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="grp_neural_network_Pipeline_VITIS_LOOP_23_1_fu_1396_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_neural_network_Pipeline_VITIS_LOOP_29_2_fu_1411_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_neural_network_Pipeline_VITIS_LOOP_36_3_fu_1453_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_neural_network_Pipeline_VITIS_LOOP_58_1_fu_974_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_neural_network_Pipeline_VITIS_LOOP_70_3_fu_1209_ap_start_reg">1, 0, 1, 0</column>
<column name="input_0_read_reg_2168">16, 0, 16, 0</column>
<column name="input_10_read_reg_2218">16, 0, 16, 0</column>
<column name="input_11_read_reg_2223">16, 0, 16, 0</column>
<column name="input_12_read_reg_2228">16, 0, 16, 0</column>
<column name="input_13_read_reg_2233">16, 0, 16, 0</column>
<column name="input_14_read_reg_2238">16, 0, 16, 0</column>
<column name="input_15_read_reg_2243">16, 0, 16, 0</column>
<column name="input_16_read_reg_2248">16, 0, 16, 0</column>
<column name="input_17_read_reg_2253">16, 0, 16, 0</column>
<column name="input_18_read_reg_2258">16, 0, 16, 0</column>
<column name="input_19_read_reg_2263">16, 0, 16, 0</column>
<column name="input_1_read_reg_2173">16, 0, 16, 0</column>
<column name="input_20_read_reg_2268">16, 0, 16, 0</column>
<column name="input_21_read_reg_2273">16, 0, 16, 0</column>
<column name="input_22_read_reg_2278">16, 0, 16, 0</column>
<column name="input_23_read_reg_2283">16, 0, 16, 0</column>
<column name="input_24_read_reg_2288">16, 0, 16, 0</column>
<column name="input_25_read_reg_2293">16, 0, 16, 0</column>
<column name="input_26_read_reg_2298">16, 0, 16, 0</column>
<column name="input_27_read_reg_2303">16, 0, 16, 0</column>
<column name="input_28_read_reg_2308">16, 0, 16, 0</column>
<column name="input_29_read_reg_2313">16, 0, 16, 0</column>
<column name="input_2_read_reg_2178">16, 0, 16, 0</column>
<column name="input_30_read_reg_2318">16, 0, 16, 0</column>
<column name="input_31_read_reg_2323">16, 0, 16, 0</column>
<column name="input_32_read_reg_2328">16, 0, 16, 0</column>
<column name="input_33_read_reg_2333">16, 0, 16, 0</column>
<column name="input_34_read_reg_2338">16, 0, 16, 0</column>
<column name="input_35_read_reg_2343">16, 0, 16, 0</column>
<column name="input_36_read_reg_2348">16, 0, 16, 0</column>
<column name="input_37_read_reg_2353">16, 0, 16, 0</column>
<column name="input_38_read_reg_2358">16, 0, 16, 0</column>
<column name="input_39_read_reg_2363">16, 0, 16, 0</column>
<column name="input_3_read_reg_2183">16, 0, 16, 0</column>
<column name="input_40_read_reg_2368">16, 0, 16, 0</column>
<column name="input_41_read_reg_2373">16, 0, 16, 0</column>
<column name="input_42_read_reg_2378">16, 0, 16, 0</column>
<column name="input_4_read_reg_2188">16, 0, 16, 0</column>
<column name="input_5_read_reg_2193">16, 0, 16, 0</column>
<column name="input_6_read_reg_2198">16, 0, 16, 0</column>
<column name="input_7_read_reg_2203">16, 0, 16, 0</column>
<column name="input_8_read_reg_2208">16, 0, 16, 0</column>
<column name="input_9_read_reg_2213">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CONTROL_AWVALID">in, 1, s_axi, CONTROL, return void</column>
<column name="s_axi_CONTROL_AWREADY">out, 1, s_axi, CONTROL, return void</column>
<column name="s_axi_CONTROL_AWADDR">in, 4, s_axi, CONTROL, return void</column>
<column name="s_axi_CONTROL_WVALID">in, 1, s_axi, CONTROL, return void</column>
<column name="s_axi_CONTROL_WREADY">out, 1, s_axi, CONTROL, return void</column>
<column name="s_axi_CONTROL_WDATA">in, 32, s_axi, CONTROL, return void</column>
<column name="s_axi_CONTROL_WSTRB">in, 4, s_axi, CONTROL, return void</column>
<column name="s_axi_CONTROL_ARVALID">in, 1, s_axi, CONTROL, return void</column>
<column name="s_axi_CONTROL_ARREADY">out, 1, s_axi, CONTROL, return void</column>
<column name="s_axi_CONTROL_ARADDR">in, 4, s_axi, CONTROL, return void</column>
<column name="s_axi_CONTROL_RVALID">out, 1, s_axi, CONTROL, return void</column>
<column name="s_axi_CONTROL_RREADY">in, 1, s_axi, CONTROL, return void</column>
<column name="s_axi_CONTROL_RDATA">out, 32, s_axi, CONTROL, return void</column>
<column name="s_axi_CONTROL_RRESP">out, 2, s_axi, CONTROL, return void</column>
<column name="s_axi_CONTROL_BVALID">out, 1, s_axi, CONTROL, return void</column>
<column name="s_axi_CONTROL_BREADY">in, 1, s_axi, CONTROL, return void</column>
<column name="s_axi_CONTROL_BRESP">out, 2, s_axi, CONTROL, return void</column>
<column name="s_axi_INPUT_AWVALID">in, 1, s_axi, INPUT, pointer</column>
<column name="s_axi_INPUT_AWREADY">out, 1, s_axi, INPUT, pointer</column>
<column name="s_axi_INPUT_AWADDR">in, 9, s_axi, INPUT, pointer</column>
<column name="s_axi_INPUT_WVALID">in, 1, s_axi, INPUT, pointer</column>
<column name="s_axi_INPUT_WREADY">out, 1, s_axi, INPUT, pointer</column>
<column name="s_axi_INPUT_WDATA">in, 32, s_axi, INPUT, pointer</column>
<column name="s_axi_INPUT_WSTRB">in, 4, s_axi, INPUT, pointer</column>
<column name="s_axi_INPUT_ARVALID">in, 1, s_axi, INPUT, pointer</column>
<column name="s_axi_INPUT_ARREADY">out, 1, s_axi, INPUT, pointer</column>
<column name="s_axi_INPUT_ARADDR">in, 9, s_axi, INPUT, pointer</column>
<column name="s_axi_INPUT_RVALID">out, 1, s_axi, INPUT, pointer</column>
<column name="s_axi_INPUT_RREADY">in, 1, s_axi, INPUT, pointer</column>
<column name="s_axi_INPUT_RDATA">out, 32, s_axi, INPUT, pointer</column>
<column name="s_axi_INPUT_RRESP">out, 2, s_axi, INPUT, pointer</column>
<column name="s_axi_INPUT_BVALID">out, 1, s_axi, INPUT, pointer</column>
<column name="s_axi_INPUT_BREADY">in, 1, s_axi, INPUT, pointer</column>
<column name="s_axi_INPUT_BRESP">out, 2, s_axi, INPUT, pointer</column>
<column name="s_axi_OUTPUT_AWVALID">in, 1, s_axi, OUTPUT, pointer</column>
<column name="s_axi_OUTPUT_AWREADY">out, 1, s_axi, OUTPUT, pointer</column>
<column name="s_axi_OUTPUT_AWADDR">in, 8, s_axi, OUTPUT, pointer</column>
<column name="s_axi_OUTPUT_WVALID">in, 1, s_axi, OUTPUT, pointer</column>
<column name="s_axi_OUTPUT_WREADY">out, 1, s_axi, OUTPUT, pointer</column>
<column name="s_axi_OUTPUT_WDATA">in, 32, s_axi, OUTPUT, pointer</column>
<column name="s_axi_OUTPUT_WSTRB">in, 4, s_axi, OUTPUT, pointer</column>
<column name="s_axi_OUTPUT_ARVALID">in, 1, s_axi, OUTPUT, pointer</column>
<column name="s_axi_OUTPUT_ARREADY">out, 1, s_axi, OUTPUT, pointer</column>
<column name="s_axi_OUTPUT_ARADDR">in, 8, s_axi, OUTPUT, pointer</column>
<column name="s_axi_OUTPUT_RVALID">out, 1, s_axi, OUTPUT, pointer</column>
<column name="s_axi_OUTPUT_RREADY">in, 1, s_axi, OUTPUT, pointer</column>
<column name="s_axi_OUTPUT_RDATA">out, 32, s_axi, OUTPUT, pointer</column>
<column name="s_axi_OUTPUT_RRESP">out, 2, s_axi, OUTPUT, pointer</column>
<column name="s_axi_OUTPUT_BVALID">out, 1, s_axi, OUTPUT, pointer</column>
<column name="s_axi_OUTPUT_BREADY">in, 1, s_axi, OUTPUT, pointer</column>
<column name="s_axi_OUTPUT_BRESP">out, 2, s_axi, OUTPUT, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, neural_network, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, neural_network, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, neural_network, return value</column>
</table>
</item>
</section>
</profile>
