Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot gtwizard_0_TB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.gtwizard_0_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-4969] module 'BUFG' is instantiated multiple times from VHDL or from both Verilog and VHDL, elaboration result may be incorrect [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/BUFG.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "gtwizard_0_TB_time_synth.sdf", for root module "gtwizard_0_TB/gtwizard_0_exdes_i".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "gtwizard_0_TB_time_synth.sdf", for root module "gtwizard_0_TB/gtwizard_0_exdes_i".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture glbl_vhd_v of entity unisim.GLBL_VHD [\GLBL_VHD(1,1)\]
Compiling architecture behavioral of entity xil_defaultlib.SIM_RESET_GT_MODEL [sim_reset_gt_model_default]
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUFDS
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDRE(XON="FALSE")
Compiling module xil_defaultlib.gtwizard_0_GT_FRAME_GEN
Compiling module simprims_ver.FDCE(XON="FALSE")
Compiling module simprims_ver.GTXE2_COMMON(QPLL_CFG=27'b011010...
Compiling module xil_defaultlib.gtwizard_0_common
Compiling module simprims_ver.IBUFDS_GTE2
Compiling module xil_defaultlib.gtwizard_0_GT_USRCLK_SOURCE
Compiling module simprims_ver.GND
Compiling module xil_defaultlib.gtwizard_0_sync_block
Compiling module xil_defaultlib.gtwizard_0_sync_block_0
Compiling module xil_defaultlib.gtwizard_0_sync_block_1
Compiling module xil_defaultlib.gtwizard_0_sync_block_2
Compiling module xil_defaultlib.gtwizard_0_sync_block_3
Compiling module xil_defaultlib.gtwizard_0_sync_block_4
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.gtwizard_0_TX_STARTUP_FSM
Compiling module simprims_ver.SRLC32E_default
Compiling module simprims_ver.BUFH
Compiling module xil_defaultlib.gtwizard_0_cpll_railing
Compiling module simprims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_0_GT
Compiling module xil_defaultlib.gtwizard_0_multi_gt
Compiling module xil_defaultlib.gtwizard_0_init
Compiling module xil_defaultlib.gtwizard_0
Compiling module xil_defaultlib.gtwizard_0_support
Compiling module xil_defaultlib.gtwizard_0_exdes
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture rtl of entity xil_defaultlib.rx_gtwizard_0_GT_USRCLK_SOURCE [rx_gtwizard_0_gt_usrclk_source_d...]
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_cfg="00000110...]
Compiling architecture rtl of entity xil_defaultlib.rx_gtwizard_0_common [\rx_gtwizard_0_common(1,4)(0,2)\]
Compiling architecture rtl of entity xil_defaultlib.rx_gtwizard_0_common_reset [\rx_gtwizard_0_common_reset(stab...]
Compiling module simprims_ver.FDRE_default_1
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDSE_default_1
Compiling module xil_defaultlib.rx_gtwizard_0_sync_block
Compiling module xil_defaultlib.rx_gtwizard_0_sync_block_0
Compiling module xil_defaultlib.rx_gtwizard_0_sync_block_1
Compiling module xil_defaultlib.rx_gtwizard_0_sync_block_2
Compiling module xil_defaultlib.rx_gtwizard_0_sync_block_3
Compiling module xil_defaultlib.rx_gtwizard_0_sync_block_4
Compiling module xil_defaultlib.rx_gtwizard_0_sync_block_5
Compiling module xil_defaultlib.rx_gtwizard_0_RX_STARTUP_FSM
Compiling module simprims_ver.SRLC32E_default_1
Compiling module xil_defaultlib.rx_gtwizard_0_cpll_railing
Compiling module simprims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.rx_gtwizard_0_GT
Compiling module xil_defaultlib.rx_gtwizard_0_multi_gt
Compiling module xil_defaultlib.rx_gtwizard_0_init
Compiling module xil_defaultlib.rx_gtwizard_0
Compiling architecture rtl of entity xil_defaultlib.rx_gtwizard_0_support [\rx_gtwizard_0_support(1,4)\]
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(1,9)(1,5)(1,1)(1,4)(1,7)...]
Compiling architecture rtl of entity xil_defaultlib.rx_gtwizard_0_GT_FRAME_CHECK [\rx_gtwizard_0_GT_FRAME_CHECK(wo...]
Compiling architecture rtl of entity xil_defaultlib.rx_gtwizard_0_exdes [\rx_gtwizard_0_exdes(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.gtwizard_0_tb
Built simulation snapshot gtwizard_0_TB_time_synth
