---
created: '2026-01-06'
---

## SR Latch
> set to reset latch


cross-coupled nor gate 交叉耦合  

振荡状态![[Pasted image 20251019142348.png]]
当然也可以用与非门


## Gated SR Latch
![[Pasted image 20251019142800.png]]
最后一项 非法
clk只是用来控制

## D Latch
![[Pasted image 20251019143210.png]]
## D Flip-Flop
> 利用锁存器 构建 flip-flop

![[Pasted image 20251019143844.png]]
时钟这条线的设计
输出只在时钟的下降沿 改变；negative edge triggered 负边沿触发
![[Pasted image 20251019144000.png]]
小圆圈 负沿触发
