<stg><name>Fullc2_Cal</name>


<trans_list>

<trans id="97" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="8" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i7 [ 0, %0 ], [ %i, %FULL2_LEN3_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:1  %phi_mul = phi i13 [ 0, %0 ], [ %add_ln190, %FULL2_LEN3_end ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln190 = add i13 %phi_mul, 84

]]></Node>
<StgValue><ssdm name="add_ln190"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %icmp_ln190 = icmp eq i7 %i_0, -63

]]></Node>
<StgValue><ssdm name="icmp_ln190"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65, i64 65, i64 65) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln190, label %7, label %FULL2_LEN3_begin

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="7">
<![CDATA[
FULL2_LEN3_begin:2  %zext_ln191 = zext i7 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln191"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
FULL2_LEN3_begin:3  %bias2_V_addr = getelementptr [65 x i4]* @bias2_V, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="bias2_V_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="7">
<![CDATA[
FULL2_LEN3_begin:4  %bias2_V_load = load i4* %bias2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias2_V_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
FULL2_LEN3_begin:6  %flatten3_V_addr = getelementptr [65 x i12]* @flatten3_V, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="flatten3_V_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln197"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
FULL2_LEN3_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str44) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln190"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
FULL2_LEN3_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str44) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="7">
<![CDATA[
FULL2_LEN3_begin:4  %bias2_V_load = load i4* %bias2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias2_V_load"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="4">
<![CDATA[
FULL2_LEN3_begin:5  %sext_ln203 = sext i4 %bias2_V_load to i12

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="12" op_1_bw="7">
<![CDATA[
FULL2_LEN3_begin:7  store i12 %sext_ln203, i12* %flatten3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
FULL2_LEN3_begin:8  br label %2

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j_0 = phi i7 [ 0, %FULL2_LEN3_begin ], [ %j, %_ZN13ap_fixed_baseILi12ELi6ELb1EL9ap_q_mode1EL9ap_o_mode0ELi0EEpLILi24ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln193 = icmp eq i7 %j_0, -44

]]></Node>
<StgValue><ssdm name="icmp_ln193"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_147 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %j = add i7 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln193, label %FULL2_LEN3_end, label %_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:2  %zext_ln1116 = zext i7 %j_0 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:3  %add_ln1116 = add i13 %phi_mul, %zext_ln1116

]]></Node>
<StgValue><ssdm name="add_ln1116"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:4  %zext_ln1116_1 = zext i13 %add_ln1116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_1"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:5  %weight2_V_addr = getelementptr [5460 x i6]* @weight2_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="weight2_V_addr"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:6  %weight2_V_load = load i6* %weight2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight2_V_load"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
FULL2_LEN3_end:0  %empty_148 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str44, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
FULL2_LEN3_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:1  %zext_ln194 = zext i7 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln194"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:6  %weight2_V_load = load i6* %weight2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight2_V_load"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:8  %flatten2_V_addr = getelementptr [84 x i12]* @flatten2_V, i64 0, i64 %zext_ln194

]]></Node>
<StgValue><ssdm name="flatten2_V_addr"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:9  %flatten2_V_load = load i12* %flatten2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flatten2_V_load"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:12  %p_Val2_s = load i12* %flatten3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="19" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:7  %sext_ln1116 = sext i6 %weight2_V_load to i19

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:9  %flatten2_V_load = load i12* %flatten2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="flatten2_V_load"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="19" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:10  %sext_ln1118 = sext i12 %flatten2_V_load to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:11  %r_V = mul i19 %sext_ln1118, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:12  %p_Val2_s = load i12* %flatten3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="18" op_0_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:15  %trunc_ln1192 = trunc i19 %r_V to i18

]]></Node>
<StgValue><ssdm name="trunc_ln1192"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:20  %trunc_ln718 = trunc i19 %r_V to i5

]]></Node>
<StgValue><ssdm name="trunc_ln718"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str45) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln193"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="18" op_0_bw="18" op_1_bw="12" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:13  %lhs_V = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %p_Val2_s, i6 0)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="19" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:14  %sext_ln728 = sext i18 %lhs_V to i19

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:16  %ret_V = add i19 %r_V, %sext_ln728

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:17  %add_ln1192_1 = add i18 %lhs_V, %trunc_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:18  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="12" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:19  %p_Val2_9 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %add_ln1192_1, i32 6, i32 17)

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:21  %r = icmp ne i5 %trunc_ln718, 0

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:22  %p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_1, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:23  %or_ln406 = or i1 %p_Result_s, %r

]]></Node>
<StgValue><ssdm name="or_ln406"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:24  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:25  %and_ln415 = and i1 %tmp_31, %or_ln406

]]></Node>
<StgValue><ssdm name="and_ln415"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:26  %zext_ln415 = zext i1 %and_ln415 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:27  %p_Val2_10 = add i12 %zext_ln415, %p_Val2_9

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:28  store i12 %p_Val2_10, i12* %flatten3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:29  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_10, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:30  %xor_ln416_1 = xor i1 %tmp_32, true

]]></Node>
<StgValue><ssdm name="xor_ln416_1"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:31  %carry_1 = and i1 %p_Result_18, %xor_ln416_1

]]></Node>
<StgValue><ssdm name="carry_1"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:32  %p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_10, i32 11)

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:33  %Range2_all_ones = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:34  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:35  %xor_ln779 = xor i1 %tmp_35, true

]]></Node>
<StgValue><ssdm name="xor_ln779"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:36  %xor_ln416_2 = xor i1 %p_Result_18, true

]]></Node>
<StgValue><ssdm name="xor_ln416_2"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:37  %or_ln416_1 = or i1 %tmp_32, %xor_ln416_2

]]></Node>
<StgValue><ssdm name="or_ln416_1"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:38  %or_ln416 = or i1 %or_ln416_1, %xor_ln779

]]></Node>
<StgValue><ssdm name="or_ln416"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:39  %deleted_ones = and i1 %Range2_all_ones, %or_ln416

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:40  %and_ln781 = and i1 %carry_1, %Range2_all_ones

]]></Node>
<StgValue><ssdm name="and_ln781"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:41  %xor_ln785 = xor i1 %Range2_all_ones, %carry_1

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:42  %or_ln785 = or i1 %p_Result_19, %xor_ln785

]]></Node>
<StgValue><ssdm name="or_ln785"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:43  %xor_ln785_1 = xor i1 %p_Result_s, true

]]></Node>
<StgValue><ssdm name="xor_ln785_1"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:44  %overflow = and i1 %or_ln785, %xor_ln785_1

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:45  %and_ln786 = and i1 %p_Result_19, %deleted_ones

]]></Node>
<StgValue><ssdm name="and_ln786"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:46  %or_ln786 = or i1 %and_ln781, %and_ln786

]]></Node>
<StgValue><ssdm name="or_ln786"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:47  %xor_ln786 = xor i1 %or_ln786, true

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:48  %underflow = and i1 %p_Result_s, %xor_ln786

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:49  %or_ln340 = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv:50  br i1 %or_ln340, label %3, label %_ZN13ap_fixed_baseILi12ELi6ELb1EL9ap_q_mode1EL9ap_o_mode0ELi0EEpLILi24ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %overflow, label %4, label %5

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="1"/>
<literal name="overflow" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %underflow, label %6, label %._crit_edge160

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="91" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="1"/>
<literal name="overflow" val="0"/>
<literal name="underflow" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  store i12 -2048, i12* %flatten3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="1"/>
<literal name="overflow" val="0"/>
<literal name="underflow" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge160

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="1"/>
<literal name="overflow" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge160:0  br label %_ZN13ap_fixed_baseILi12ELi6ELb1EL9ap_q_mode1EL9ap_o_mode0ELi0EEpLILi24ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="1"/>
<literal name="overflow" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  store i12 2047, i12* %flatten3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="1"/>
<literal name="overflow" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZN13ap_fixed_baseILi12ELi6ELb1EL9ap_q_mode1EL9ap_o_mode0ELi0EEpLILi24ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi12ELi6ELb1EL9ap_q_mode1EL9ap_o_mode0ELi0EEpLILi24ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0  br label %2

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="112" name="bias2_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="bias2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="113" name="flatten3_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="flatten3_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="114" name="weight2_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="weight2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="115" name="flatten2_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="flatten2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="117" from="StgValue_116" to="i_0" fromId="116" toId="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="118" from="br_ln190" to="i_0" fromId="9" toId="10">
</dataflow>
<dataflow id="119" from="i" to="i_0" fromId="15" toId="10">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="120" from="br_ln190" to="i_0" fromId="39" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="122" from="StgValue_121" to="phi_mul" fromId="121" toId="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="123" from="br_ln190" to="phi_mul" fromId="9" toId="11">
</dataflow>
<dataflow id="124" from="add_ln190" to="phi_mul" fromId="12" toId="11">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="125" from="br_ln190" to="phi_mul" fromId="39" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="126" from="phi_mul" to="add_ln190" fromId="11" toId="12">
</dataflow>
<dataflow id="128" from="StgValue_127" to="add_ln190" fromId="127" toId="12">
</dataflow>
<dataflow id="129" from="i_0" to="icmp_ln190" fromId="10" toId="13">
</dataflow>
<dataflow id="131" from="StgValue_130" to="icmp_ln190" fromId="130" toId="13">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="132" toId="14">
</dataflow>
<dataflow id="135" from="StgValue_134" to="empty" fromId="134" toId="14">
</dataflow>
<dataflow id="136" from="StgValue_134" to="empty" fromId="134" toId="14">
</dataflow>
<dataflow id="137" from="StgValue_134" to="empty" fromId="134" toId="14">
</dataflow>
<dataflow id="138" from="i_0" to="i" fromId="10" toId="15">
</dataflow>
<dataflow id="140" from="StgValue_139" to="i" fromId="139" toId="15">
</dataflow>
<dataflow id="141" from="icmp_ln190" to="br_ln190" fromId="13" toId="16">
</dataflow>
<dataflow id="142" from="i_0" to="zext_ln191" fromId="10" toId="17">
</dataflow>
<dataflow id="143" from="bias2_V" to="bias2_V_addr" fromId="112" toId="18">
</dataflow>
<dataflow id="145" from="StgValue_144" to="bias2_V_addr" fromId="144" toId="18">
</dataflow>
<dataflow id="146" from="zext_ln191" to="bias2_V_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="147" from="bias2_V_addr" to="bias2_V_load" fromId="18" toId="19">
</dataflow>
<dataflow id="148" from="flatten3_V" to="flatten3_V_addr" fromId="113" toId="20">
</dataflow>
<dataflow id="149" from="StgValue_144" to="flatten3_V_addr" fromId="144" toId="20">
</dataflow>
<dataflow id="150" from="zext_ln191" to="flatten3_V_addr" fromId="17" toId="20">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecLoopName" to="specloopname_ln190" fromId="151" toId="22">
</dataflow>
<dataflow id="154" from="p_str44" to="specloopname_ln190" fromId="153" toId="22">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecRegionBegin" to="tmp" fromId="155" toId="23">
</dataflow>
<dataflow id="157" from="p_str44" to="tmp" fromId="153" toId="23">
</dataflow>
<dataflow id="158" from="bias2_V_addr" to="bias2_V_load" fromId="18" toId="24">
</dataflow>
<dataflow id="159" from="bias2_V_load" to="sext_ln203" fromId="24" toId="25">
</dataflow>
<dataflow id="160" from="sext_ln203" to="store_ln191" fromId="25" toId="26">
</dataflow>
<dataflow id="161" from="flatten3_V_addr" to="store_ln191" fromId="20" toId="26">
</dataflow>
<dataflow id="162" from="StgValue_116" to="j_0" fromId="116" toId="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="163" from="br_ln193" to="j_0" fromId="27" toId="28">
</dataflow>
<dataflow id="164" from="j" to="j_0" fromId="31" toId="28">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="165" from="br_ln193" to="j_0" fromId="96" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="166" from="j_0" to="icmp_ln193" fromId="28" toId="29">
</dataflow>
<dataflow id="168" from="StgValue_167" to="icmp_ln193" fromId="167" toId="29">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecLoopTripCount" to="empty_147" fromId="132" toId="30">
</dataflow>
<dataflow id="171" from="StgValue_170" to="empty_147" fromId="170" toId="30">
</dataflow>
<dataflow id="172" from="StgValue_170" to="empty_147" fromId="170" toId="30">
</dataflow>
<dataflow id="173" from="StgValue_170" to="empty_147" fromId="170" toId="30">
</dataflow>
<dataflow id="174" from="j_0" to="j" fromId="28" toId="31">
</dataflow>
<dataflow id="175" from="StgValue_139" to="j" fromId="139" toId="31">
</dataflow>
<dataflow id="176" from="icmp_ln193" to="br_ln193" fromId="29" toId="32">
</dataflow>
<dataflow id="177" from="j_0" to="zext_ln1116" fromId="28" toId="33">
</dataflow>
<dataflow id="178" from="phi_mul" to="add_ln1116" fromId="11" toId="34">
</dataflow>
<dataflow id="179" from="zext_ln1116" to="add_ln1116" fromId="33" toId="34">
</dataflow>
<dataflow id="180" from="add_ln1116" to="zext_ln1116_1" fromId="34" toId="35">
</dataflow>
<dataflow id="181" from="weight2_V" to="weight2_V_addr" fromId="114" toId="36">
</dataflow>
<dataflow id="182" from="StgValue_144" to="weight2_V_addr" fromId="144" toId="36">
</dataflow>
<dataflow id="183" from="zext_ln1116_1" to="weight2_V_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="184" from="weight2_V_addr" to="weight2_V_load" fromId="36" toId="37">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecRegionEnd" to="empty_148" fromId="185" toId="38">
</dataflow>
<dataflow id="187" from="p_str44" to="empty_148" fromId="153" toId="38">
</dataflow>
<dataflow id="188" from="tmp" to="empty_148" fromId="23" toId="38">
</dataflow>
<dataflow id="189" from="j_0" to="zext_ln194" fromId="28" toId="40">
</dataflow>
<dataflow id="190" from="weight2_V_addr" to="weight2_V_load" fromId="36" toId="41">
</dataflow>
<dataflow id="191" from="flatten2_V" to="flatten2_V_addr" fromId="115" toId="42">
</dataflow>
<dataflow id="192" from="StgValue_144" to="flatten2_V_addr" fromId="144" toId="42">
</dataflow>
<dataflow id="193" from="zext_ln194" to="flatten2_V_addr" fromId="40" toId="42">
</dataflow>
<dataflow id="194" from="flatten2_V_addr" to="flatten2_V_load" fromId="42" toId="43">
</dataflow>
<dataflow id="195" from="flatten3_V_addr" to="p_Val2_s" fromId="20" toId="44">
</dataflow>
<dataflow id="196" from="weight2_V_load" to="sext_ln1116" fromId="41" toId="45">
</dataflow>
<dataflow id="197" from="flatten2_V_addr" to="flatten2_V_load" fromId="42" toId="46">
</dataflow>
<dataflow id="198" from="flatten2_V_load" to="sext_ln1118" fromId="46" toId="47">
</dataflow>
<dataflow id="199" from="sext_ln1118" to="r_V" fromId="47" toId="48">
</dataflow>
<dataflow id="200" from="sext_ln1116" to="r_V" fromId="45" toId="48">
</dataflow>
<dataflow id="201" from="flatten3_V_addr" to="p_Val2_s" fromId="20" toId="49">
</dataflow>
<dataflow id="202" from="r_V" to="trunc_ln1192" fromId="48" toId="50">
</dataflow>
<dataflow id="203" from="r_V" to="trunc_ln718" fromId="48" toId="51">
</dataflow>
<dataflow id="204" from="_ssdm_op_SpecLoopName" to="specloopname_ln193" fromId="151" toId="52">
</dataflow>
<dataflow id="206" from="p_str45" to="specloopname_ln193" fromId="205" toId="52">
</dataflow>
<dataflow id="208" from="_ssdm_op_BitConcatenate.i18.i12.i6" to="lhs_V" fromId="207" toId="53">
</dataflow>
<dataflow id="209" from="p_Val2_s" to="lhs_V" fromId="49" toId="53">
</dataflow>
<dataflow id="211" from="StgValue_210" to="lhs_V" fromId="210" toId="53">
</dataflow>
<dataflow id="212" from="lhs_V" to="sext_ln728" fromId="53" toId="54">
</dataflow>
<dataflow id="213" from="r_V" to="ret_V" fromId="48" toId="55">
</dataflow>
<dataflow id="214" from="sext_ln728" to="ret_V" fromId="54" toId="55">
</dataflow>
<dataflow id="215" from="lhs_V" to="add_ln1192_1" fromId="53" toId="56">
</dataflow>
<dataflow id="216" from="trunc_ln1192" to="add_ln1192_1" fromId="50" toId="56">
</dataflow>
<dataflow id="218" from="_ssdm_op_BitSelect.i1.i19.i32" to="p_Result_s" fromId="217" toId="57">
</dataflow>
<dataflow id="219" from="ret_V" to="p_Result_s" fromId="55" toId="57">
</dataflow>
<dataflow id="221" from="StgValue_220" to="p_Result_s" fromId="220" toId="57">
</dataflow>
<dataflow id="223" from="_ssdm_op_PartSelect.i12.i18.i32.i32" to="p_Val2_9" fromId="222" toId="58">
</dataflow>
<dataflow id="224" from="add_ln1192_1" to="p_Val2_9" fromId="56" toId="58">
</dataflow>
<dataflow id="226" from="StgValue_225" to="p_Val2_9" fromId="225" toId="58">
</dataflow>
<dataflow id="228" from="StgValue_227" to="p_Val2_9" fromId="227" toId="58">
</dataflow>
<dataflow id="229" from="trunc_ln718" to="r" fromId="51" toId="59">
</dataflow>
<dataflow id="231" from="StgValue_230" to="r" fromId="230" toId="59">
</dataflow>
<dataflow id="233" from="_ssdm_op_BitSelect.i1.i18.i32" to="p_Result_18" fromId="232" toId="60">
</dataflow>
<dataflow id="234" from="add_ln1192_1" to="p_Result_18" fromId="56" toId="60">
</dataflow>
<dataflow id="235" from="StgValue_227" to="p_Result_18" fromId="227" toId="60">
</dataflow>
<dataflow id="236" from="p_Result_s" to="or_ln406" fromId="57" toId="61">
</dataflow>
<dataflow id="237" from="r" to="or_ln406" fromId="59" toId="61">
</dataflow>
<dataflow id="238" from="_ssdm_op_BitSelect.i1.i19.i32" to="tmp_31" fromId="217" toId="62">
</dataflow>
<dataflow id="239" from="r_V" to="tmp_31" fromId="48" toId="62">
</dataflow>
<dataflow id="241" from="StgValue_240" to="tmp_31" fromId="240" toId="62">
</dataflow>
<dataflow id="242" from="tmp_31" to="and_ln415" fromId="62" toId="63">
</dataflow>
<dataflow id="243" from="or_ln406" to="and_ln415" fromId="61" toId="63">
</dataflow>
<dataflow id="244" from="and_ln415" to="zext_ln415" fromId="63" toId="64">
</dataflow>
<dataflow id="245" from="zext_ln415" to="p_Val2_10" fromId="64" toId="65">
</dataflow>
<dataflow id="246" from="p_Val2_9" to="p_Val2_10" fromId="58" toId="65">
</dataflow>
<dataflow id="247" from="p_Val2_10" to="store_ln194" fromId="65" toId="66">
</dataflow>
<dataflow id="248" from="flatten3_V_addr" to="store_ln194" fromId="20" toId="66">
</dataflow>
<dataflow id="250" from="_ssdm_op_BitSelect.i1.i12.i32" to="tmp_32" fromId="249" toId="67">
</dataflow>
<dataflow id="251" from="p_Val2_10" to="tmp_32" fromId="65" toId="67">
</dataflow>
<dataflow id="253" from="StgValue_252" to="tmp_32" fromId="252" toId="67">
</dataflow>
<dataflow id="254" from="tmp_32" to="xor_ln416_1" fromId="67" toId="68">
</dataflow>
<dataflow id="256" from="StgValue_255" to="xor_ln416_1" fromId="255" toId="68">
</dataflow>
<dataflow id="257" from="p_Result_18" to="carry_1" fromId="60" toId="69">
</dataflow>
<dataflow id="258" from="xor_ln416_1" to="carry_1" fromId="68" toId="69">
</dataflow>
<dataflow id="259" from="_ssdm_op_BitSelect.i1.i12.i32" to="p_Result_19" fromId="249" toId="70">
</dataflow>
<dataflow id="260" from="p_Val2_10" to="p_Result_19" fromId="65" toId="70">
</dataflow>
<dataflow id="261" from="StgValue_252" to="p_Result_19" fromId="252" toId="70">
</dataflow>
<dataflow id="262" from="_ssdm_op_BitSelect.i1.i19.i32" to="Range2_all_ones" fromId="217" toId="71">
</dataflow>
<dataflow id="263" from="ret_V" to="Range2_all_ones" fromId="55" toId="71">
</dataflow>
<dataflow id="264" from="StgValue_220" to="Range2_all_ones" fromId="220" toId="71">
</dataflow>
<dataflow id="265" from="_ssdm_op_BitSelect.i1.i19.i32" to="tmp_35" fromId="217" toId="72">
</dataflow>
<dataflow id="266" from="ret_V" to="tmp_35" fromId="55" toId="72">
</dataflow>
<dataflow id="267" from="StgValue_220" to="tmp_35" fromId="220" toId="72">
</dataflow>
<dataflow id="268" from="tmp_35" to="xor_ln779" fromId="72" toId="73">
</dataflow>
<dataflow id="269" from="StgValue_255" to="xor_ln779" fromId="255" toId="73">
</dataflow>
<dataflow id="270" from="p_Result_18" to="xor_ln416_2" fromId="60" toId="74">
</dataflow>
<dataflow id="271" from="StgValue_255" to="xor_ln416_2" fromId="255" toId="74">
</dataflow>
<dataflow id="272" from="tmp_32" to="or_ln416_1" fromId="67" toId="75">
</dataflow>
<dataflow id="273" from="xor_ln416_2" to="or_ln416_1" fromId="74" toId="75">
</dataflow>
<dataflow id="274" from="or_ln416_1" to="or_ln416" fromId="75" toId="76">
</dataflow>
<dataflow id="275" from="xor_ln779" to="or_ln416" fromId="73" toId="76">
</dataflow>
<dataflow id="276" from="Range2_all_ones" to="deleted_ones" fromId="71" toId="77">
</dataflow>
<dataflow id="277" from="or_ln416" to="deleted_ones" fromId="76" toId="77">
</dataflow>
<dataflow id="278" from="carry_1" to="and_ln781" fromId="69" toId="78">
</dataflow>
<dataflow id="279" from="Range2_all_ones" to="and_ln781" fromId="71" toId="78">
</dataflow>
<dataflow id="280" from="Range2_all_ones" to="xor_ln785" fromId="71" toId="79">
</dataflow>
<dataflow id="281" from="carry_1" to="xor_ln785" fromId="69" toId="79">
</dataflow>
<dataflow id="282" from="p_Result_19" to="or_ln785" fromId="70" toId="80">
</dataflow>
<dataflow id="283" from="xor_ln785" to="or_ln785" fromId="79" toId="80">
</dataflow>
<dataflow id="284" from="p_Result_s" to="xor_ln785_1" fromId="57" toId="81">
</dataflow>
<dataflow id="285" from="StgValue_255" to="xor_ln785_1" fromId="255" toId="81">
</dataflow>
<dataflow id="286" from="or_ln785" to="overflow" fromId="80" toId="82">
</dataflow>
<dataflow id="287" from="xor_ln785_1" to="overflow" fromId="81" toId="82">
</dataflow>
<dataflow id="288" from="p_Result_19" to="and_ln786" fromId="70" toId="83">
</dataflow>
<dataflow id="289" from="deleted_ones" to="and_ln786" fromId="77" toId="83">
</dataflow>
<dataflow id="290" from="and_ln781" to="or_ln786" fromId="78" toId="84">
</dataflow>
<dataflow id="291" from="and_ln786" to="or_ln786" fromId="83" toId="84">
</dataflow>
<dataflow id="292" from="or_ln786" to="xor_ln786" fromId="84" toId="85">
</dataflow>
<dataflow id="293" from="StgValue_255" to="xor_ln786" fromId="255" toId="85">
</dataflow>
<dataflow id="294" from="p_Result_s" to="underflow" fromId="57" toId="86">
</dataflow>
<dataflow id="295" from="xor_ln786" to="underflow" fromId="85" toId="86">
</dataflow>
<dataflow id="296" from="underflow" to="or_ln340" fromId="86" toId="87">
</dataflow>
<dataflow id="297" from="overflow" to="or_ln340" fromId="82" toId="87">
</dataflow>
<dataflow id="298" from="or_ln340" to="br_ln194" fromId="87" toId="88">
</dataflow>
<dataflow id="299" from="overflow" to="br_ln194" fromId="82" toId="89">
</dataflow>
<dataflow id="300" from="underflow" to="br_ln194" fromId="86" toId="90">
</dataflow>
<dataflow id="302" from="StgValue_301" to="store_ln194" fromId="301" toId="91">
</dataflow>
<dataflow id="303" from="flatten3_V_addr" to="store_ln194" fromId="20" toId="91">
</dataflow>
<dataflow id="305" from="StgValue_304" to="store_ln194" fromId="304" toId="94">
</dataflow>
<dataflow id="306" from="flatten3_V_addr" to="store_ln194" fromId="20" toId="94">
</dataflow>
<dataflow id="307" from="icmp_ln190" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="308" from="icmp_ln193" to="StgValue_4" fromId="29" toId="4">
</dataflow>
<dataflow id="309" from="or_ln340" to="StgValue_7" fromId="87" toId="7">
</dataflow>
<dataflow id="310" from="overflow" to="StgValue_7" fromId="82" toId="7">
</dataflow>
<dataflow id="311" from="or_ln340" to="StgValue_8" fromId="87" toId="8">
</dataflow>
<dataflow id="312" from="overflow" to="StgValue_8" fromId="82" toId="8">
</dataflow>
<dataflow id="313" from="underflow" to="StgValue_8" fromId="86" toId="8">
</dataflow>
</dataflows>


</stg>
