<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="SingleCPU_SIM_behav.wdb" id="1">
         <top_modules>
            <top_module name="SingleCPU_SIM" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="49" />
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/CLK" type="logic">
      <obj_property name="ElementShortName">CLK</obj_property>
      <obj_property name="ObjectShortName">CLK</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/Reset" type="logic">
      <obj_property name="ElementShortName">Reset</obj_property>
      <obj_property name="ObjectShortName">Reset</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/Addr" type="array">
      <obj_property name="ElementShortName">Addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">Addr[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/NextPC" type="array">
      <obj_property name="ElementShortName">NextPC[31:0]</obj_property>
      <obj_property name="ObjectShortName">NextPC[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/Instruction" type="array">
      <obj_property name="ElementShortName">Instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">Instruction[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/opcode" type="array">
      <obj_property name="ElementShortName">opcode[5:0]</obj_property>
      <obj_property name="ObjectShortName">opcode[5:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/zero" type="logic">
      <obj_property name="ElementShortName">zero</obj_property>
      <obj_property name="ObjectShortName">zero</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/PCWre" type="logic">
      <obj_property name="ElementShortName">PCWre</obj_property>
      <obj_property name="ObjectShortName">PCWre</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/ALUSrcA" type="logic">
      <obj_property name="ElementShortName">ALUSrcA</obj_property>
      <obj_property name="ObjectShortName">ALUSrcA</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/ALUSrcB" type="logic">
      <obj_property name="ElementShortName">ALUSrcB</obj_property>
      <obj_property name="ObjectShortName">ALUSrcB</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/DBDataSrc" type="logic">
      <obj_property name="ElementShortName">DBDataSrc</obj_property>
      <obj_property name="ObjectShortName">DBDataSrc</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/RegWre" type="logic">
      <obj_property name="ElementShortName">RegWre</obj_property>
      <obj_property name="ObjectShortName">RegWre</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/InsMemRW" type="logic">
      <obj_property name="ElementShortName">InsMemRW</obj_property>
      <obj_property name="ObjectShortName">InsMemRW</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/mRD" type="logic">
      <obj_property name="ElementShortName">mRD</obj_property>
      <obj_property name="ObjectShortName">mRD</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/mWR" type="logic">
      <obj_property name="ElementShortName">mWR</obj_property>
      <obj_property name="ObjectShortName">mWR</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/RegDst" type="logic">
      <obj_property name="ElementShortName">RegDst</obj_property>
      <obj_property name="ObjectShortName">RegDst</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/ExtSel" type="logic">
      <obj_property name="ElementShortName">ExtSel</obj_property>
      <obj_property name="ObjectShortName">ExtSel</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/PCSrc" type="array">
      <obj_property name="ElementShortName">PCSrc[1:0]</obj_property>
      <obj_property name="ObjectShortName">PCSrc[1:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/ALUOp" type="array">
      <obj_property name="ElementShortName">ALUOp[2:0]</obj_property>
      <obj_property name="ObjectShortName">ALUOp[2:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/PC4" type="array">
      <obj_property name="ElementShortName">PC4[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC4[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/rd" type="array">
      <obj_property name="ElementShortName">rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd[4:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/rt" type="array">
      <obj_property name="ElementShortName">rt[4:0]</obj_property>
      <obj_property name="ObjectShortName">rt[4:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/ReadReg1" type="array">
      <obj_property name="ElementShortName">ReadReg1[4:0]</obj_property>
      <obj_property name="ObjectShortName">ReadReg1[4:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/ReadReg2" type="array">
      <obj_property name="ElementShortName">ReadReg2[4:0]</obj_property>
      <obj_property name="ObjectShortName">ReadReg2[4:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/WriteReg" type="array">
      <obj_property name="ElementShortName">WriteReg[4:0]</obj_property>
      <obj_property name="ObjectShortName">WriteReg[4:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/WriteData" type="array">
      <obj_property name="ElementShortName">WriteData[31:0]</obj_property>
      <obj_property name="ObjectShortName">WriteData[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/ReadData1" type="array">
      <obj_property name="ElementShortName">ReadData1[31:0]</obj_property>
      <obj_property name="ObjectShortName">ReadData1[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/ReadData2" type="array">
      <obj_property name="ElementShortName">ReadData2[31:0]</obj_property>
      <obj_property name="ObjectShortName">ReadData2[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/ExtendNum" type="array">
      <obj_property name="ElementShortName">ExtendNum[31:0]</obj_property>
      <obj_property name="ObjectShortName">ExtendNum[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/sa" type="array">
      <obj_property name="ElementShortName">sa[4:0]</obj_property>
      <obj_property name="ObjectShortName">sa[4:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/NumA" type="array">
      <obj_property name="ElementShortName">NumA[31:0]</obj_property>
      <obj_property name="ObjectShortName">NumA[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/NumB" type="array">
      <obj_property name="ElementShortName">NumB[31:0]</obj_property>
      <obj_property name="ObjectShortName">NumB[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/ALUResult" type="array">
      <obj_property name="ElementShortName">ALUResult[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALUResult[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/DataOut" type="array">
      <obj_property name="ElementShortName">DataOut[31:0]</obj_property>
      <obj_property name="ObjectShortName">DataOut[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/Imm" type="array">
      <obj_property name="ElementShortName">Imm[25:0]</obj_property>
      <obj_property name="ObjectShortName">Imm[25:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/PCAddImm" type="array">
      <obj_property name="ElementShortName">PCAddImm[31:0]</obj_property>
      <obj_property name="ObjectShortName">PCAddImm[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/uut/myRegisterFile/regFile[1]" type="array">
      <obj_property name="ElementShortName">[1][31:0]</obj_property>
      <obj_property name="ObjectShortName">regFile[1][31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/uut/myRegisterFile/regFile[2]" type="array">
      <obj_property name="ElementShortName">[2][31:0]</obj_property>
      <obj_property name="ObjectShortName">regFile[2][31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/uut/myRegisterFile/regFile[3]" type="array">
      <obj_property name="ElementShortName">[3][31:0]</obj_property>
      <obj_property name="ObjectShortName">regFile[3][31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/uut/myRegisterFile/regFile[4]" type="array">
      <obj_property name="ElementShortName">[4][31:0]</obj_property>
      <obj_property name="ObjectShortName">regFile[4][31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/uut/myRegisterFile/regFile[5]" type="array">
      <obj_property name="ElementShortName">[5][31:0]</obj_property>
      <obj_property name="ObjectShortName">regFile[5][31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/uut/myRegisterFile/regFile[6]" type="array">
      <obj_property name="ElementShortName">[6][31:0]</obj_property>
      <obj_property name="ObjectShortName">regFile[6][31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/uut/myRegisterFile/regFile[7]" type="array">
      <obj_property name="ElementShortName">[7][31:0]</obj_property>
      <obj_property name="ObjectShortName">regFile[7][31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/uut/myRegisterFile/regFile[8]" type="array">
      <obj_property name="ElementShortName">[8][31:0]</obj_property>
      <obj_property name="ObjectShortName">regFile[8][31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/uut/myRegisterFile/regFile[9]" type="array">
      <obj_property name="ElementShortName">[9][31:0]</obj_property>
      <obj_property name="ObjectShortName">regFile[9][31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/uut/myDataMemory/ram[12]" type="array">
      <obj_property name="ElementShortName">[12][7:0]</obj_property>
      <obj_property name="ObjectShortName">ram[12][7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/uut/myDataMemory/ram[13]" type="array">
      <obj_property name="ElementShortName">[13][7:0]</obj_property>
      <obj_property name="ObjectShortName">ram[13][7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/uut/myDataMemory/ram[14]" type="array">
      <obj_property name="ElementShortName">[14][7:0]</obj_property>
      <obj_property name="ObjectShortName">ram[14][7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/SingleCPU_SIM/uut/myDataMemory/ram[15]" type="array">
      <obj_property name="ElementShortName">[15][7:0]</obj_property>
      <obj_property name="ObjectShortName">ram[15][7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
</wave_config>
