// Seed: 319006211
module module_0 (
    input  wand id_0,
    input  tri0 id_1,
    output tri  id_2,
    input  tri0 id_3,
    input  tri1 id_4,
    output wand id_5,
    output tri0 id_6,
    input  wire id_7
);
  wire id_9 = 1;
  wire id_10, id_11;
endmodule
module module_1 #(
    parameter id_2 = 32'd80
) (
    output wire id_0,
    input  tri1 id_1,
    input  tri1 _id_2
);
  parameter id_4 = -1;
  always @(1'b0 or negedge 1) begin : LABEL_0
    deassign id_0;
  end
  wire [id_2 : -1] id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
