$date
	Sat Jun 11 19:33:28 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 5 ! s [4:0] $end
$var wire 1 " co $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$var reg 1 % ci $end
$var reg 5 & f [4:0] $end
$scope module _alu $end
$var wire 8 ' a [7:0] $end
$var wire 8 ( b [7:0] $end
$var wire 1 % ci $end
$var wire 5 ) f [4:0] $end
$var reg 1 " co $end
$var reg 5 * s [4:0] $end
$upscope $end
$scope task alu_calc $end
$var reg 8 + _a [7:0] $end
$var reg 8 , _b [7:0] $end
$var reg 1 - _ci $end
$var reg 5 . _f [4:0] $end
$upscope $end
$scope task alu_init $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 .
0-
b10 ,
b1 +
b0 *
b10100 )
b0 (
b0 '
b10100 &
0%
b0 $
b0 #
0"
b0 !
$end
#1
b11 !
b11 *
b1 &
b1 )
b10 $
b10 (
b1 #
b1 '
