$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # a $end
  $var wire 1 $ b $end
  $var wire 1 % na_and_nb $end
  $var wire 1 & sw $end
  $scope module sw2way $end
   $var wire 1 ' a $end
   $var wire 1 ( b $end
   $var wire 1 ) na_and_nb $end
   $var wire 1 * sw $end
   $var wire 1 + not_a $end
   $var wire 1 , not_b $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
1%
0&
0'
0(
1)
0*
1+
1,
#10
1$
0%
1&
1(
0)
1*
0,
#20
1#
0$
1'
0(
0+
1,
#30
1$
0&
1(
0*
0,
#40
#50
#60
#70
