set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {alu32.vo alu32_v.sdo}}
	{{"Fast Model"} {alu32_fast.vo alu32_v_fast.sdo}}
}
