#include "cpu.h"

int8_t* mapper_0(uint16_t logical_address){
    int8_t* physical_address;
    
    // Mem贸ria do cartucho acessada pela CPU
    if(logical_address >= CPU_CART_MEM){
        // Expansion ROM
        if ((logical_address >= EX_ROM) && (logical_address < SRAM)){
            physical_address = &cartridge.EX_ROM[logical_address - EX_ROM];
        }
        // SRAM
        else if((logical_address >= SRAM) && (logical_address < PRG_ROM_LB)){
            physical_address = &cartridge.SRAM[logical_address - SRAM];
        }
        // 32k PRG-ROM
        // PRG-ROM Lower Bank e Upper Bank (PRG_ROM_LB <= logical_address < 0x10000)
        else{
            physical_address = &cartridge.PRG_ROM[logical_address - PRG_ROM_LB];
        }
    }
    // Mem贸ria do cartucho acessada pela PPU
    else if(logical_address >= 0x0000 && logical_address < 0x2000){
        if(cartridge.N_CHR_ROM_PAG != 0){
            physical_address = &cartridge.CHR_ROM[logical_address - 0x0000];
        }
        else{
            // Usa a VRAM da PPU
        }
    }

    return physical_address; 
}

int8_t* cpu_memory_mapper(uint16_t logical_address){
    int8_t *physical_address;

    // Mem贸ria RAM interna
    if((logical_address >= RAM) && (logical_address < IO_REG)){
        physical_address = &cpu_ram[logical_address - RAM];
    }
    // I/O Registers
    else if(logical_address >= IO_REG && logical_address < 0x4020){
        physical_address = &io_reg[logical_address - IO_REG];
    }
    // Mem贸ria ROM/RAM do cartucho (0x4020 <= logical_address < 0x10000)
    else{
        // Utiliza o mapeador configurado para o cartucho
        physical_address = (*mapper)(logical_address);
    }
    return physical_address;
}