

================================================================
== Vitis HLS Report for 'input_bucket_1_1'
================================================================
* Date:           Mon Apr 17 11:33:47 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.621 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      126|      126|  1.260 us|  1.260 us|  126|  126|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |      125|      125|         5|          -|          -|    25|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 8 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sorted_data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %i_read, i2 0"   --->   Operation 10 'bitconcatenate' 'mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i5 %mul" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:11]   --->   Operation 11 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln11 = store i5 0, i5 %j" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:11]   --->   Operation 12 'store' 'store_ln11' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:11]   --->   Operation 13 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%j_2 = load i5 %j" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:11]   --->   Operation 14 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i5 %j_2" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:11]   --->   Operation 15 'zext' 'zext_ln11_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.75ns)   --->   "%icmp_ln11 = icmp_eq  i5 %j_2, i5 25" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:11]   --->   Operation 16 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25"   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.78ns)   --->   "%add_ln11 = add i5 %j_2, i5 1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:11]   --->   Operation 18 'add' 'add_ln11' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %for.inc.split, void %for.end" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:11]   --->   Operation 19 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sorted_data_addr = getelementptr i32 %sorted_data, i64 0, i64 %zext_ln11_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:12]   --->   Operation 20 'getelementptr' 'sorted_data_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (1.23ns)   --->   "%sorted_data_load = load i6 %sorted_data_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:12]   --->   Operation 21 'load' 'sorted_data_load' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln11 = store i5 %add_ln11, i5 %j" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:11]   --->   Operation 22 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.42>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln17 = ret" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:17]   --->   Operation 23 'ret' 'ret_ln17' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.62>
ST_3 : Operation 24 [1/2] (1.23ns)   --->   "%sorted_data_load = load i6 %sorted_data_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:12]   --->   Operation 24 'load' 'sorted_data_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 25 [1/1] (1.38ns)   --->   "%shifted = ashr i32 %sorted_data_load, i32 %zext_ln11" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:12]   --->   Operation 25 'ashr' 'shifted' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%ith_radix = trunc i32 %shifted" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:12]   --->   Operation 26 'trunc' 'ith_radix' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i4 %ith_radix" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14]   --->   Operation 27 'zext' 'zext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [3/3] (0.99ns) (grouped into DSP with root node add_ln14)   --->   "%mul_ln14 = mul i9 %zext_ln14_1, i9 25" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14]   --->   Operation 28 'mul' 'mul_ln14' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i4 %ith_radix" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14]   --->   Operation 29 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [2/3] (0.99ns) (grouped into DSP with root node add_ln14)   --->   "%mul_ln14 = mul i9 %zext_ln14_1, i9 25" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14]   --->   Operation 30 'mul' 'mul_ln14' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%bucket_pointer_addr = getelementptr i32 %bucket_pointer, i64 0, i64 %zext_ln14" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14]   --->   Operation 31 'getelementptr' 'bucket_pointer_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (0.67ns)   --->   "%bucket_pointer_load = load i4 %bucket_pointer_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14]   --->   Operation 32 'load' 'bucket_pointer_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 2.37>
ST_5 : Operation 33 [1/3] (0.00ns) (grouped into DSP with root node add_ln14)   --->   "%mul_ln14 = mul i9 %zext_ln14_1, i9 25" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14]   --->   Operation 33 'mul' 'mul_ln14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 34 [1/2] (0.67ns)   --->   "%bucket_pointer_load = load i4 %bucket_pointer_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14]   --->   Operation 34 'load' 'bucket_pointer_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i32 %bucket_pointer_load" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14]   --->   Operation 35 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln14 = add i9 %mul_ln14, i9 %trunc_ln14" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14]   --->   Operation 36 'add' 'add_ln14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 37 [1/1] (1.01ns)   --->   "%add_ln15 = add i32 %bucket_pointer_load, i32 1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:15]   --->   Operation 37 'add' 'add_ln15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.67ns)   --->   "%store_ln15 = store i32 %add_ln15, i4 %bucket_pointer_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:15]   --->   Operation 38 'store' 'store_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 1.88>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:11]   --->   Operation 39 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln14 = add i9 %mul_ln14, i9 %trunc_ln14" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14]   --->   Operation 40 'add' 'add_ln14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i9 %add_ln14" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14]   --->   Operation 41 'zext' 'zext_ln14_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%bucket_addr = getelementptr i32 %bucket, i64 0, i64 %zext_ln14_2" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14]   --->   Operation 42 'getelementptr' 'bucket_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (1.23ns)   --->   "%store_ln14 = store i32 %sorted_data_load, i9 %bucket_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14]   --->   Operation 43 'store' 'store_ln14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:11]   --->   Operation 44 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('j') [5]  (0 ns)
	'store' operation ('store_ln11', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:11) of constant 0 on local variable 'j' [10]  (0.427 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('j', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:11) on local variable 'j' [13]  (0 ns)
	'getelementptr' operation ('sorted_data_addr', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:12) [21]  (0 ns)
	'load' operation ('sorted_data_load', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:12) on array 'sorted_data' [22]  (1.24 ns)

 <State 3>: 3.62ns
The critical path consists of the following:
	'load' operation ('sorted_data_load', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:12) on array 'sorted_data' [22]  (1.24 ns)
	'ashr' operation ('shifted', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:12) [23]  (1.39 ns)
	'mul' operation of DSP[31] ('mul_ln14', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14) [27]  (0.996 ns)

 <State 4>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[31] ('mul_ln14', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14) [27]  (0.996 ns)

 <State 5>: 2.37ns
The critical path consists of the following:
	'load' operation ('bucket_pointer_load', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14) on array 'bucket_pointer' [29]  (0.677 ns)
	'add' operation ('add_ln15', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:15) [35]  (1.02 ns)
	'store' operation ('store_ln15', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:15) of variable 'add_ln15', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:15 on array 'bucket_pointer' [36]  (0.677 ns)

 <State 6>: 1.88ns
The critical path consists of the following:
	'add' operation of DSP[31] ('add_ln14', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14) [31]  (0.645 ns)
	'getelementptr' operation ('bucket_addr', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14) [33]  (0 ns)
	'store' operation ('store_ln14', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:14) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:12 on array 'bucket' [34]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
