# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 59023512 # Weave simulation time
  domain-1: # Domain stats
   time: 353070 # Weave simulation time
 time: # Simulator time breakdown
  init: 297063666835
  bound: 1550014560412
  weave: 141095010
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 1090 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 109048651 # Simulated unhalted cycles
   cCycles: 0 # Cycles due to contention stalls
   instrs: 99999993 # Simulated instructions
   uops: 118130925 # Retired micro-ops
   bbls: 19690453 # Basic blocks
   approxInstrs: 2625050 # Instrs with approx uop decoding
   mispredBranches: 18 # Mispredicted branches
   disp: # Contains the offsets of branches taken. Returns are considered 0 length (target present in register).
    0: 1350603
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 0
    14: 0
    15: 0
    16: 0
    17: 0
    18: 0
    19: 0
    20: 0
    21: 0
    22: 0
    23: 0
    24: 0
    25: 0
    26: 0
    27: 0
    28: 0
    29: 0
    30: 0
    31: 0
    32: 0
    33: 0
    34: 0
    35: 0
    36: 0
    37: 0
    38: 0
    39: 0
    40: 0
    41: 0
    42: 0
    43: 0
    44: 0
    45: 0
    46: 0
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
   lowBits: # Count 0 bits starting at the little end - gives us how far we have jumped.
    0: 1350603
    1: 0
    2: 1960657
    3: 2216724
    4: 3063935
    5: 1798733
    6: 1872771
    7: 1405741
    8: 1323145
    9: 924970
    10: 865297
    11: 495062
    12: 323759
    13: 247666
    14: 156980
    15: 124114
    16: 198795
    17: 74873
    18: 151615
    19: 42788
    20: 56745
    21: 136696
    22: 173905
    23: 567
    24: 30428
    25: 18775
    26: 338053
    27: 25365
    28: 27632
    29: 0
    30: 0
    31: 0
    32: 0
    33: 0
    34: 0
    35: 0
    36: 0
    37: 0
    38: 0
    39: 6237
    40: 0
    41: 0
    42: 0
    43: 0
    44: 0
    45: 0
    46: 265982
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 4
    65: 0
   condBranches: 15433302 # Conditional Branches
   fetchStalls: 143615177 # Fetch stalls
   decodeStalls: 17543804 # Decode stalls
   issueStalls: 6754547 # Issue stalls
   rfStalls: 1984214 # Register File read stalls
   robStalls: 241630 # Reorder Buffer stalls
   rrStalls: 1330462 # Register Renaming stalls
   takenCondBranches: 15433302 # Taken conditional branches
   bpStalls: 245 # Branch Misprediction stalls
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 0 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 23217389 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 1092192 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 11705415 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
   hSpecGETS: 0 # Speculative GETS hits (disjoint from demand)
   mSpecGETS: 0 # Speculative GETS misses (disjoint from demand)
   hSWSpecGETS: 0 # SW prefetch speculative GETS hits (disjoint from demand)
   mSWSpecGETS: 0 # SW prefetch speculative GETS misses (disjoint from demand)
   array: # Cache array stats
    prefHits: 0 # Cache line hits that were previously prefetched
    prefEarlyMiss: 0 # Prefetched cache lines that were never used or fetched too early so they were already evicted from the cache
    prefLateMiss: 0 # Prefetched cache lines that were fetched too late and were still in flight
    prefTotalLateCyc: 0 # Total cycles lost waiting on late prefetches
    prefSavedCyc: 0 # Total cycles saved by hitting a prefetched line (also if late)
    prefInCache: 0 # Prefetch that hits cache
    prefNotInCache: 0 # Prefetch that misses cache
    prefPostInsert: 0 # Prefetch that leads to replacement
    prefReplacePref: 0 # Prefetch replacing an already prefetched line
    prefHitPref: 0 # Prefetch hitting an already prefetched line
    prefAccesses: 0 # Total number of accesses that are prefetches
    hitDelayCycles: 0 # Delay cycles on an inflight hit
    cacheLineUsedBytes: # Number of presences with n bytes accessed
     0: 0
     1: 10518
     2: 23333
     3: 12677
     4: 14969
     5: 33817
     6: 43252
     7: 18556
     8: 30818
     9: 31070
     10: 23057
     11: 19646
     12: 19105
     13: 21353
     14: 15955
     15: 30437
     16: 62878
     17: 17145
     18: 18850
     19: 17794
     20: 16460
     21: 17441
     22: 13172
     23: 16269
     24: 18152
     25: 11426
     26: 11401
     27: 13298
     28: 11562
     29: 13985
     30: 12365
     31: 9070
     32: 41813
     33: 10423
     34: 11113
     35: 7148
     36: 9274
     37: 13652
     38: 8206
     39: 8831
     40: 17501
     41: 8138
     42: 9195
     43: 9311
     44: 8074
     45: 5606
     46: 6756
     47: 6361
     48: 28416
     49: 6260
     50: 5819
     51: 7370
     52: 5086
     53: 5435
     54: 6872
     55: 7040
     56: 7252
     57: 6650
     58: 6213
     59: 6621
     60: 6597
     61: 5979
     62: 3163
     63: 92765
     64: 20097
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 0 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 24512123 # GETS hits
   hGETX: 13127754 # GETX hits
   mGETS: 0 # GETS misses
   mGETXIM: 1 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 259 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
   hSpecGETS: 24512122 # Speculative GETS hits (disjoint from demand)
   mSpecGETS: 1 # Speculative GETS misses (disjoint from demand)
   hSWSpecGETS: 61812 # SW prefetch speculative GETS hits (disjoint from demand)
   mSWSpecGETS: 0 # SW prefetch speculative GETS misses (disjoint from demand)
   array: # Cache array stats
    prefHits: 0 # Cache line hits that were previously prefetched
    prefEarlyMiss: 0 # Prefetched cache lines that were never used or fetched too early so they were already evicted from the cache
    prefLateMiss: 0 # Prefetched cache lines that were fetched too late and were still in flight
    prefTotalLateCyc: 0 # Total cycles lost waiting on late prefetches
    prefSavedCyc: 0 # Total cycles saved by hitting a prefetched line (also if late)
    prefInCache: 24512122 # Prefetch that hits cache
    prefNotInCache: 1 # Prefetch that misses cache
    prefPostInsert: 1 # Prefetch that leads to replacement
    prefReplacePref: 0 # Prefetch replacing an already prefetched line
    prefHitPref: 24512122 # Prefetch hitting an already prefetched line
    prefAccesses: 24512123 # Total number of accesses that are prefetches
    hitDelayCycles: 0 # Delay cycles on an inflight hit
    cacheLineUsedBytes: # Number of presences with n bytes accessed
     0: 0
     1: 0
     2: 0
     3: 0
     4: 0
     5: 0
     6: 0
     7: 0
     8: 0
     9: 0
     10: 0
     11: 0
     12: 0
     13: 0
     14: 0
     15: 0
     16: 0
     17: 0
     18: 0
     19: 0
     20: 0
     21: 0
     22: 0
     23: 0
     24: 0
     25: 0
     26: 0
     27: 0
     28: 0
     29: 0
     30: 0
     31: 0
     32: 0
     33: 0
     34: 0
     35: 0
     36: 0
     37: 0
     38: 0
     39: 0
     40: 0
     41: 0
     42: 0
     43: 0
     44: 0
     45: 0
     46: 0
     47: 0
     48: 0
     49: 0
     50: 0
     51: 0
     52: 0
     53: 0
     54: 0
     55: 0
     56: 0
     57: 0
     58: 0
     59: 0
     60: 0
     61: 0
     62: 0
     63: 0
     64: 0
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 1071944 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 20248 # GETS misses
   mGETXIM: 1 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 1091680 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 4060323 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
   hSpecGETS: 0 # Speculative GETS hits (disjoint from demand)
   mSpecGETS: 1 # Speculative GETS misses (disjoint from demand)
   hSWSpecGETS: 0 # SW prefetch speculative GETS hits (disjoint from demand)
   mSWSpecGETS: 0 # SW prefetch speculative GETS misses (disjoint from demand)
   array: # Cache array stats
    prefHits: 0 # Cache line hits that were previously prefetched
    prefEarlyMiss: 0 # Prefetched cache lines that were never used or fetched too early so they were already evicted from the cache
    prefLateMiss: 0 # Prefetched cache lines that were fetched too late and were still in flight
    prefTotalLateCyc: 0 # Total cycles lost waiting on late prefetches
    prefSavedCyc: 0 # Total cycles saved by hitting a prefetched line (also if late)
    prefInCache: 0 # Prefetch that hits cache
    prefNotInCache: 1 # Prefetch that misses cache
    prefPostInsert: 1 # Prefetch that leads to replacement
    prefReplacePref: 0 # Prefetch replacing an already prefetched line
    prefHitPref: 0 # Prefetch hitting an already prefetched line
    prefAccesses: 1 # Total number of accesses that are prefetches
    hitDelayCycles: 0 # Delay cycles on an inflight hit
    cacheLineUsedBytes: # Number of presences with n bytes accessed
     0: 0
     1: 105
     2: 124
     3: 115
     4: 145
     5: 179
     6: 185
     7: 132
     8: 212
     9: 252
     10: 157
     11: 137
     12: 177
     13: 140
     14: 147
     15: 126
     16: 254
     17: 96
     18: 76
     19: 132
     20: 69
     21: 74
     22: 49
     23: 45
     24: 82
     25: 47
     26: 38
     27: 47
     28: 21
     29: 38
     30: 36
     31: 18
     32: 110
     33: 40
     34: 28
     35: 19
     36: 24
     37: 24
     38: 21
     39: 19
     40: 21
     41: 12
     42: 17
     43: 16
     44: 13
     45: 18
     46: 17
     47: 19
     48: 62
     49: 9
     50: 9
     51: 10
     52: 11
     53: 6
     54: 9
     55: 5
     56: 10
     57: 10
     58: 8
     59: 7
     60: 4
     61: 4
     62: 8
     63: 196
     64: 23
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 4633 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 15615 # GETS misses
   mGETXIM: 1 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 5673 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 3513600 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
   hSpecGETS: 0 # Speculative GETS hits (disjoint from demand)
   mSpecGETS: 1 # Speculative GETS misses (disjoint from demand)
   hSWSpecGETS: 0 # SW prefetch speculative GETS hits (disjoint from demand)
   mSWSpecGETS: 0 # SW prefetch speculative GETS misses (disjoint from demand)
   array: # Cache array stats
    prefHits: 0 # Cache line hits that were previously prefetched
    prefEarlyMiss: 0 # Prefetched cache lines that were never used or fetched too early so they were already evicted from the cache
    prefLateMiss: 0 # Prefetched cache lines that were fetched too late and were still in flight
    prefTotalLateCyc: 0 # Total cycles lost waiting on late prefetches
    prefSavedCyc: 0 # Total cycles saved by hitting a prefetched line (also if late)
    prefInCache: 0 # Prefetch that hits cache
    prefNotInCache: 1 # Prefetch that misses cache
    prefPostInsert: 1 # Prefetch that leads to replacement
    prefReplacePref: 0 # Prefetch replacing an already prefetched line
    prefHitPref: 0 # Prefetch hitting an already prefetched line
    prefAccesses: 1 # Total number of accesses that are prefetches
    hitDelayCycles: 0 # Delay cycles on an inflight hit
    cacheLineUsedBytes: # Number of presences with n bytes accessed
     0: 0
     1: 0
     2: 0
     3: 0
     4: 0
     5: 0
     6: 0
     7: 0
     8: 0
     9: 0
     10: 0
     11: 0
     12: 0
     13: 0
     14: 0
     15: 0
     16: 0
     17: 0
     18: 0
     19: 0
     20: 0
     21: 0
     22: 0
     23: 0
     24: 0
     25: 0
     26: 0
     27: 0
     28: 0
     29: 0
     30: 0
     31: 0
     32: 0
     33: 0
     34: 0
     35: 0
     36: 0
     37: 0
     38: 0
     39: 0
     40: 0
     41: 0
     42: 0
     43: 0
     44: 0
     45: 0
     46: 0
     47: 0
     48: 0
     49: 0
     50: 0
     51: 0
     52: 0
     53: 0
     54: 0
     55: 0
     56: 0
     57: 0
     58: 0
     59: 0
     60: 0
     61: 0
     62: 0
     63: 0
     64: 0
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 15617 # Read requests
   wr: 0 # Write requests
   rdlat: 3513825 # Total latency experienced by read requests
   wrlat: 0 # Total latency experienced by write requests
   load: 0 # Sum of load factors (0-100) per update
   ups: 436 # Number of latency updates
   clampedLoads: 0 # Number of updates where the load was clamped to 95%
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
