<html>
 <head>  <link rel="stylesheet" href="../def-style.css"></head> 
 <body> 
  <h2>DUPM</h2> 
  <p>Broadcast logical bitmask immediate to vector (unpredicated)</p> 
  <p>Unconditionally broadcast the logical bitmask immediate into each element of the destination vector. This instruction is unpredicated. The immediate is a 64-bit value consisting of a single run of ones or zeros repeating every 2, 4, 8, 16, 32 or 64 bits.</p> 
  <p>This instruction is used by the alias <a title="Move logical bitmask immediate to vector (unpredicated)" href="MOV--Move-logical-bitmask-immediate-to-vector--unpredicated---an-alias-of-DUPM-.html" class="document-topic">MOV</a>.</p> 
  <p></p> 
  <div> 
   <table> 
    <thead> 
     <tr> 
      <td>31</td> 
      <td>30</td> 
      <td>29</td> 
      <td>28</td> 
      <td>27</td> 
      <td>26</td> 
      <td>25</td> 
      <td>24</td> 
      <td>23</td> 
      <td>22</td> 
      <td>21</td> 
      <td>20</td> 
      <td>19</td> 
      <td>18</td> 
      <td>17</td> 
      <td>16</td> 
      <td>15</td> 
      <td>14</td> 
      <td>13</td> 
      <td>12</td> 
      <td>11</td> 
      <td>10</td> 
      <td>9</td> 
      <td>8</td> 
      <td>7</td> 
      <td>6</td> 
      <td>5</td> 
      <td>4</td> 
      <td>3</td> 
      <td>2</td> 
      <td>1</td> 
      <td>0</td> 
     </tr> 
    </thead> 
    <tbody> 
     <tr> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td colspan="13">imm13</td> 
      <td colspan="5">Zd</td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div> 
   <h4></h4> 
   <a id="dupm_z_i_"></a> 
   <p>DUPM <a title="Destination scalable vector register (field &quot;Zd&quot;)" class="document-topic">&lt;Zd&gt;</a>.<a title="Size specifier (field &quot;imm13<12>:imm13<5:0>&quot;) [B,D,H,S]" class="document-topic">&lt;T&gt;</a>, #<a title="64, 32, 16 or 8-bit bitmask consisting of replicated 2, 4, 8, 16, 32 or 64 bit fields, each field containing a rotated run of non-zero bits (field &quot;imm13&quot;)" class="document-topic">&lt;const&gt;</a></p> 
  </div> 
  <pre>if !<a title="function: boolean HaveSVE()" class="document-topic">HaveSVE</a>() &amp;&amp; !<a title="function: boolean HaveSME()" class="document-topic">HaveSME</a>() then UNDEFINED;
constant integer esize = 64;
integer d = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Zd);
bits(esize) imm;
(imm, -) = <a title="function: (bits(M), bits(M)) DecodeBitMasks(bit immN, bits(6) imms, bits(6) immr, boolean immediate, integer M)" class="document-topic">DecodeBitMasks</a>(imm13&lt;12&gt;, imm13&lt;5:0&gt;, imm13&lt;11:6&gt;, TRUE, esize);</pre> 
  <div></div> 
  <h3>Assembler Symbols</h3> 
  <div> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Zd&gt;</td> 
      <td><a id="sa_zd"></a> <p>Is the name of the destination scalable vector register, encoded in the "Zd" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;T&gt;</td> 
      <td><a id="sa_t"></a> <p>Is the size specifier, encoded in <q>imm13&lt;12&gt;:imm13&lt;5:0&gt;</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>imm13&lt;12&gt;</th> 
          <th>imm13&lt;5:0&gt;</th> 
          <th>&lt;T&gt;</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>0</td> 
          <td>0xxxxx</td> 
          <td>S</td> 
         </tr> 
         <tr> 
          <td>0</td> 
          <td>10xxxx</td> 
          <td>H</td> 
         </tr> 
         <tr> 
          <td>0</td> 
          <td>110xxx</td> 
          <td>B</td> 
         </tr> 
         <tr> 
          <td>0</td> 
          <td>1110xx</td> 
          <td>B</td> 
         </tr> 
         <tr> 
          <td>0</td> 
          <td>11110x</td> 
          <td>B</td> 
         </tr> 
         <tr> 
          <td>0</td> 
          <td>111110</td> 
          <td>RESERVED</td> 
         </tr> 
         <tr> 
          <td>0</td> 
          <td>111111</td> 
          <td>RESERVED</td> 
         </tr> 
         <tr> 
          <td>1</td> 
          <td>xxxxxx</td> 
          <td>D</td> 
         </tr> 
        </tbody> 
       </table> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;const&gt;</td> 
      <td><a id="sa_const"></a> <p>Is a 64, 32, 16 or 8-bit bitmask consisting of replicated 2, 4, 8, 16, 32 or 64 bit fields, each field containing a rotated run of non-zero bits, encoded in the "imm13" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div></div> 
  <h3>Alias Conditions</h3> 
  <table> 
   <thead> 
    <tr> 
     <th>Alias</th> 
     <th>Is preferred when</th> 
    </tr> 
   </thead> 
   <tbody> 
    <tr> 
     <td><a href="MOV--Move-logical-bitmask-immediate-to-vector--unpredicated---an-alias-of-DUPM-.html" title="Move logical bitmask immediate to vector (unpredicated)" class="document-topic">MOV</a></td> 
     <td><span><a title="function: boolean SVEMoveMaskPreferred(bits(13) imm13)" class="document-topic">SVEMoveMaskPreferred</a>(imm13)</span></td> 
    </tr> 
   </tbody> 
  </table> 
  <div> 
   <a id="execute"></a> 
   <h3>Operation</h3> 
   <pre><a title="function: CheckSVEEnabled()" class="document-topic">CheckSVEEnabled</a>();
constant integer VL = <a title="accessor: integer CurrentVL" class="document-topic">CurrentVL</a>;
bits(VL) result = <a title="function: bits(M*N) Replicate(bits(M) x, integer N)" class="document-topic">Replicate</a>(imm, VL DIV esize);
<a title="accessor: Z[integer n, integer width] = bits(width) value" class="document-topic">Z</a>[d, VL] = result;</pre> 
  </div> 
  <h3>Operational information</h3> 
  <p>If FEAT_SVE2 is implemented or FEAT_SME is implemented, then if PSTATE.DIT is 1:</p> 
  <ul> 
   <li>The execution time of this instruction is independent of: 
    <ul> 
     <li>The values of the data supplied in any of its registers.</li> 
     <li>The values of the NZCV flags.</li> 
    </ul></li> 
   <li>The response of this instruction to asynchronous exceptions does not vary based on: 
    <ul> 
     <li>The values of the data supplied in any of its registers.</li> 
     <li>The values of the NZCV flags.</li> 
    </ul></li> 
  </ul>  
 </body>
</html>