# Finite State Machine

The following Verilog code is the implementation of the FSM given below:-

![alt tag](https://github.com/RudraNilBasu/verilog/blob/master/Lab/Finite%20State%20Machine/fsm.jpg)
