// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition"

// DATE "03/14/2023 08:32:57"

// 
// Device: Altera EP4CE115F29C8 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module IMAGENES_LCD (
	CLK,
	RST_n,
	NCLK,
	GREST,
	HD,
	VD,
	DEN,
	R,
	G,
	B);
input 	CLK;
input 	RST_n;
output 	NCLK;
output 	GREST;
output 	HD;
output 	VD;
output 	DEN;
output 	[7:0] R;
output 	[7:0] G;
output 	[7:0] B;

// Design Ports Information
// NCLK	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GREST	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HD	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VD	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DEN	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[0]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[1]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[2]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[3]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[6]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[7]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[0]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[1]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[2]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[3]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[5]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[6]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[7]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[4]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[5]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[6]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[7]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RST_n	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Proyecto2_8_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLK~input_o ;
wire \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_NCLK_outclk ;
wire \RST_n~input_o ;
wire \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \LCD_SYNC|HCOUNT|Add0~0_combout ;
wire \RST_n~inputclkctrl_outclk ;
wire \LCD_SYNC|HCOUNT|Add0~1 ;
wire \LCD_SYNC|HCOUNT|Add0~2_combout ;
wire \LCD_SYNC|HCOUNT|Add0~3 ;
wire \LCD_SYNC|HCOUNT|Add0~4_combout ;
wire \LCD_SYNC|HCOUNT|Add0~5 ;
wire \LCD_SYNC|HCOUNT|Add0~6_combout ;
wire \LCD_SYNC|HCOUNT|Add0~7 ;
wire \LCD_SYNC|HCOUNT|Add0~8_combout ;
wire \LCD_SYNC|HCOUNT|Equal0~4_combout ;
wire \LCD_SYNC|HCOUNT|Equal0~0_combout ;
wire \LCD_SYNC|HCOUNT|Add0~9 ;
wire \LCD_SYNC|HCOUNT|Add0~10_combout ;
wire \LCD_SYNC|HCOUNT|Add0~17 ;
wire \LCD_SYNC|HCOUNT|Add0~18_combout ;
wire \LCD_SYNC|HCOUNT|Add0~19 ;
wire \LCD_SYNC|HCOUNT|Add0~20_combout ;
wire \LCD_SYNC|HCOUNT|COUNT~0_combout ;
wire \LCD_SYNC|HCOUNT|COUNT~1_combout ;
wire \LCD_SYNC|HCOUNT|Add0~11 ;
wire \LCD_SYNC|HCOUNT|Add0~12_combout ;
wire \LCD_SYNC|HCOUNT|Add0~13 ;
wire \LCD_SYNC|HCOUNT|Add0~14_combout ;
wire \LCD_SYNC|HCOUNT|Add0~15 ;
wire \LCD_SYNC|HCOUNT|Add0~16_combout ;
wire \LCD_SYNC|HCOUNT|Equal0~1_combout ;
wire \LCD_SYNC|HCOUNT|Equal0~2_combout ;
wire \LCD_SYNC|HCOUNT|Equal0~3_combout ;
wire \LCD_SYNC|VCOUNT|Add0~0_combout ;
wire \LCD_SYNC|VCOUNT|Add0~3 ;
wire \LCD_SYNC|VCOUNT|Add0~4_combout ;
wire \LCD_SYNC|VCOUNT|COUNT~2_combout ;
wire \LCD_SYNC|VCOUNT|Add0~5 ;
wire \LCD_SYNC|VCOUNT|Add0~6_combout ;
wire \LCD_SYNC|VCOUNT|COUNT~1_combout ;
wire \LCD_SYNC|VCOUNT|Add0~7 ;
wire \LCD_SYNC|VCOUNT|Add0~8_combout ;
wire \LCD_SYNC|VCOUNT|Add0~9 ;
wire \LCD_SYNC|VCOUNT|Add0~10_combout ;
wire \LCD_SYNC|VCOUNT|Add0~11 ;
wire \LCD_SYNC|VCOUNT|Add0~12_combout ;
wire \LCD_SYNC|VCOUNT|Add0~13 ;
wire \LCD_SYNC|VCOUNT|Add0~14_combout ;
wire \LCD_SYNC|VCOUNT|Add0~15 ;
wire \LCD_SYNC|VCOUNT|Add0~16_combout ;
wire \LCD_SYNC|VCOUNT|Add0~17 ;
wire \LCD_SYNC|VCOUNT|Add0~18_combout ;
wire \LCD_SYNC|VCOUNT|COUNT~0_combout ;
wire \LCD_SYNC|VCOUNT|Equal0~1_combout ;
wire \LCD_SYNC|VCOUNT|COUNT~3_combout ;
wire \LCD_SYNC|VCOUNT|Add0~1 ;
wire \LCD_SYNC|VCOUNT|Add0~2_combout ;
wire \LCD_SYNC|GEN_DEN|LessThan2~0_combout ;
wire \LCD_SYNC|VCOUNT|Equal0~0_combout ;
wire \LCD_SYNC|VCOUNT|Equal0~2_combout ;
wire \LCD_SYNC|GEN_DEN|DEN~0_combout ;
wire \LCD_SYNC|GEN_DEN|LessThan0~2_combout ;
wire \LCD_SYNC|GEN_DEN|LessThan0~3_combout ;
wire \LCD_SYNC|GEN_DEN|LessThan2~1_combout ;
wire \LCD_SYNC|GEN_DEN|LessThan1~2_combout ;
wire \LCD_SYNC|GEN_DEN|LessThan1~1_combout ;
wire \LCD_SYNC|GEN_DEN|LessThan1~0_combout ;
wire \LCD_SYNC|GEN_DEN|DEN~1_combout ;
wire \LCD_SYNC|GEN_DEN|DEN~2_combout ;
wire \LCD_SYNC|GEN_DEN|LessThan0~0_combout ;
wire \LCD_SYNC|GEN_DEN|LessThan0~1_combout ;
wire \LCD_SYNC|GEN_DEN|DEN~3_combout ;
wire \DIR|Add0~1 ;
wire \DIR|Add0~3 ;
wire \DIR|Add0~5 ;
wire \DIR|Add0~7 ;
wire \DIR|Add0~9 ;
wire \DIR|Add0~11 ;
wire \DIR|Add0~12_combout ;
wire \DIR|Add0~8_combout ;
wire \DIR|Add0~10_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ;
wire \DIR|Add1~0_combout ;
wire \DIR|Add1~1 ;
wire \DIR|Add1~2_combout ;
wire \DIR|Add1~3 ;
wire \DIR|Add1~4_combout ;
wire \DIR|Add1~5 ;
wire \DIR|Add1~6_combout ;
wire \DIR|Add1~7 ;
wire \DIR|Add1~8_combout ;
wire \DIR|Add1~9 ;
wire \DIR|Add1~10_combout ;
wire \DIR|Add1~11 ;
wire \DIR|Add1~12_combout ;
wire \DIR|Add0~0_combout ;
wire \DIR|Add0~2_combout ;
wire \DIR|Add0~4_combout ;
wire \DIR|Add0~6_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~2_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~3_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~1_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~4_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~8_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~7_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~5_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~6_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~9_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~13_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~12_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~10_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~11_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~14_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~15_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~16_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~18_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~17_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~19_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~22_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~23_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~20_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~21_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~25_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~26_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~27_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~28_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~29_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~30_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~31_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~32_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~33_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~34_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~35_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~36_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~38_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~37_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~39_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~42_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~40_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~41_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~43_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~48_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~47_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~45_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~49_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~52_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~53_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~50_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~51_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~54_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~55_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~56_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~57_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~59_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~62_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~60_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~61_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~63_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~68_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~65_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~66_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~67_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~69_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~72_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~70_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~71_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~73_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~74_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~75_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~76_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~78_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~77_combout ;
wire \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~79_combout ;
wire [4:0] \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [3:0] \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w ;
wire [3:0] \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [10:0] \LCD_SYNC|HCOUNT|COUNT ;
wire [9:0] \LCD_SYNC|VCOUNT|COUNT ;

wire [4:0] \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;

assign \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \NCLK~output (
	.i(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_NCLK_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(NCLK),
	.obar());
// synopsys translate_off
defparam \NCLK~output .bus_hold = "false";
defparam \NCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \GREST~output (
	.i(\RST_n~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GREST),
	.obar());
// synopsys translate_off
defparam \GREST~output .bus_hold = "false";
defparam \GREST~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \HD~output (
	.i(!\LCD_SYNC|HCOUNT|Equal0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HD),
	.obar());
// synopsys translate_off
defparam \HD~output .bus_hold = "false";
defparam \HD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VD~output (
	.i(!\LCD_SYNC|VCOUNT|Equal0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VD),
	.obar());
// synopsys translate_off
defparam \VD~output .bus_hold = "false";
defparam \VD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \DEN~output (
	.i(\LCD_SYNC|GEN_DEN|DEN~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DEN),
	.obar());
// synopsys translate_off
defparam \DEN~output .bus_hold = "false";
defparam \DEN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \R[0]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[0]),
	.obar());
// synopsys translate_off
defparam \R[0]~output .bus_hold = "false";
defparam \R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \R[1]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[1]),
	.obar());
// synopsys translate_off
defparam \R[1]~output .bus_hold = "false";
defparam \R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \R[2]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[2]),
	.obar());
// synopsys translate_off
defparam \R[2]~output .bus_hold = "false";
defparam \R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \R[3]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[3]),
	.obar());
// synopsys translate_off
defparam \R[3]~output .bus_hold = "false";
defparam \R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \R[4]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[4]),
	.obar());
// synopsys translate_off
defparam \R[4]~output .bus_hold = "false";
defparam \R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \R[5]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[5]),
	.obar());
// synopsys translate_off
defparam \R[5]~output .bus_hold = "false";
defparam \R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \R[6]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[6]),
	.obar());
// synopsys translate_off
defparam \R[6]~output .bus_hold = "false";
defparam \R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \R[7]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[7]),
	.obar());
// synopsys translate_off
defparam \R[7]~output .bus_hold = "false";
defparam \R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \G[0]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[0]),
	.obar());
// synopsys translate_off
defparam \G[0]~output .bus_hold = "false";
defparam \G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \G[1]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[1]),
	.obar());
// synopsys translate_off
defparam \G[1]~output .bus_hold = "false";
defparam \G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \G[2]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[2]),
	.obar());
// synopsys translate_off
defparam \G[2]~output .bus_hold = "false";
defparam \G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \G[3]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[3]),
	.obar());
// synopsys translate_off
defparam \G[3]~output .bus_hold = "false";
defparam \G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \G[4]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[4]),
	.obar());
// synopsys translate_off
defparam \G[4]~output .bus_hold = "false";
defparam \G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \G[5]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[5]),
	.obar());
// synopsys translate_off
defparam \G[5]~output .bus_hold = "false";
defparam \G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \G[6]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[6]),
	.obar());
// synopsys translate_off
defparam \G[6]~output .bus_hold = "false";
defparam \G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \G[7]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[7]),
	.obar());
// synopsys translate_off
defparam \G[7]~output .bus_hold = "false";
defparam \G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \B[0]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[0]),
	.obar());
// synopsys translate_off
defparam \B[0]~output .bus_hold = "false";
defparam \B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \B[1]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[1]),
	.obar());
// synopsys translate_off
defparam \B[1]~output .bus_hold = "false";
defparam \B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \B[2]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[2]),
	.obar());
// synopsys translate_off
defparam \B[2]~output .bus_hold = "false";
defparam \B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \B[3]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[3]),
	.obar());
// synopsys translate_off
defparam \B[3]~output .bus_hold = "false";
defparam \B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \B[4]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[4]),
	.obar());
// synopsys translate_off
defparam \B[4]~output .bus_hold = "false";
defparam \B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \B[5]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[5]),
	.obar());
// synopsys translate_off
defparam \B[5]~output .bus_hold = "false";
defparam \B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \B[6]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[6]),
	.obar());
// synopsys translate_off
defparam \B[6]~output .bus_hold = "false";
defparam \B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \B[7]~output (
	.i(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[7]),
	.obar());
// synopsys translate_off
defparam \B[7]~output .bus_hold = "false";
defparam \B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_PLL1E0
cycloneive_clkctrl \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_NCLK (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_NCLK_outclk ));
// synopsys translate_off
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_NCLK .clock_type = "external clock output";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_NCLK .ena_register_mode = "double register";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
cycloneive_io_ibuf \RST_n~input (
	.i(RST_n),
	.ibar(gnd),
	.o(\RST_n~input_o ));
// synopsys translate_off
defparam \RST_n~input .bus_hold = "false";
defparam \RST_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N4
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Add0~0 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Add0~0_combout  = \LCD_SYNC|HCOUNT|COUNT [0] $ (VCC)
// \LCD_SYNC|HCOUNT|Add0~1  = CARRY(\LCD_SYNC|HCOUNT|COUNT [0])

	.dataa(gnd),
	.datab(\LCD_SYNC|HCOUNT|COUNT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\LCD_SYNC|HCOUNT|Add0~0_combout ),
	.cout(\LCD_SYNC|HCOUNT|Add0~1 ));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Add0~0 .lut_mask = 16'h33CC;
defparam \LCD_SYNC|HCOUNT|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \RST_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RST_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RST_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \RST_n~inputclkctrl .clock_type = "global clock";
defparam \RST_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X32_Y35_N5
dffeas \LCD_SYNC|HCOUNT|COUNT[0] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|HCOUNT|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|HCOUNT|COUNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|COUNT[0] .is_wysiwyg = "true";
defparam \LCD_SYNC|HCOUNT|COUNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N6
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Add0~2 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Add0~2_combout  = (\LCD_SYNC|HCOUNT|COUNT [1] & (!\LCD_SYNC|HCOUNT|Add0~1 )) # (!\LCD_SYNC|HCOUNT|COUNT [1] & ((\LCD_SYNC|HCOUNT|Add0~1 ) # (GND)))
// \LCD_SYNC|HCOUNT|Add0~3  = CARRY((!\LCD_SYNC|HCOUNT|Add0~1 ) # (!\LCD_SYNC|HCOUNT|COUNT [1]))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|HCOUNT|Add0~1 ),
	.combout(\LCD_SYNC|HCOUNT|Add0~2_combout ),
	.cout(\LCD_SYNC|HCOUNT|Add0~3 ));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Add0~2 .lut_mask = 16'h5A5F;
defparam \LCD_SYNC|HCOUNT|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y35_N7
dffeas \LCD_SYNC|HCOUNT|COUNT[1] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|HCOUNT|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|HCOUNT|COUNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|COUNT[1] .is_wysiwyg = "true";
defparam \LCD_SYNC|HCOUNT|COUNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N8
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Add0~4 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Add0~4_combout  = (\LCD_SYNC|HCOUNT|COUNT [2] & (\LCD_SYNC|HCOUNT|Add0~3  $ (GND))) # (!\LCD_SYNC|HCOUNT|COUNT [2] & (!\LCD_SYNC|HCOUNT|Add0~3  & VCC))
// \LCD_SYNC|HCOUNT|Add0~5  = CARRY((\LCD_SYNC|HCOUNT|COUNT [2] & !\LCD_SYNC|HCOUNT|Add0~3 ))

	.dataa(gnd),
	.datab(\LCD_SYNC|HCOUNT|COUNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|HCOUNT|Add0~3 ),
	.combout(\LCD_SYNC|HCOUNT|Add0~4_combout ),
	.cout(\LCD_SYNC|HCOUNT|Add0~5 ));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Add0~4 .lut_mask = 16'hC30C;
defparam \LCD_SYNC|HCOUNT|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y35_N9
dffeas \LCD_SYNC|HCOUNT|COUNT[2] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|HCOUNT|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|HCOUNT|COUNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|COUNT[2] .is_wysiwyg = "true";
defparam \LCD_SYNC|HCOUNT|COUNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N10
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Add0~6 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Add0~6_combout  = (\LCD_SYNC|HCOUNT|COUNT [3] & (!\LCD_SYNC|HCOUNT|Add0~5 )) # (!\LCD_SYNC|HCOUNT|COUNT [3] & ((\LCD_SYNC|HCOUNT|Add0~5 ) # (GND)))
// \LCD_SYNC|HCOUNT|Add0~7  = CARRY((!\LCD_SYNC|HCOUNT|Add0~5 ) # (!\LCD_SYNC|HCOUNT|COUNT [3]))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|HCOUNT|Add0~5 ),
	.combout(\LCD_SYNC|HCOUNT|Add0~6_combout ),
	.cout(\LCD_SYNC|HCOUNT|Add0~7 ));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Add0~6 .lut_mask = 16'h5A5F;
defparam \LCD_SYNC|HCOUNT|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y35_N11
dffeas \LCD_SYNC|HCOUNT|COUNT[3] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|HCOUNT|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|HCOUNT|COUNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|COUNT[3] .is_wysiwyg = "true";
defparam \LCD_SYNC|HCOUNT|COUNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N12
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Add0~8 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Add0~8_combout  = (\LCD_SYNC|HCOUNT|COUNT [4] & (\LCD_SYNC|HCOUNT|Add0~7  $ (GND))) # (!\LCD_SYNC|HCOUNT|COUNT [4] & (!\LCD_SYNC|HCOUNT|Add0~7  & VCC))
// \LCD_SYNC|HCOUNT|Add0~9  = CARRY((\LCD_SYNC|HCOUNT|COUNT [4] & !\LCD_SYNC|HCOUNT|Add0~7 ))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|HCOUNT|Add0~7 ),
	.combout(\LCD_SYNC|HCOUNT|Add0~8_combout ),
	.cout(\LCD_SYNC|HCOUNT|Add0~9 ));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Add0~8 .lut_mask = 16'hA50A;
defparam \LCD_SYNC|HCOUNT|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y35_N13
dffeas \LCD_SYNC|HCOUNT|COUNT[4] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|HCOUNT|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|HCOUNT|COUNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|COUNT[4] .is_wysiwyg = "true";
defparam \LCD_SYNC|HCOUNT|COUNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N4
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Equal0~4 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Equal0~4_combout  = (\LCD_SYNC|HCOUNT|COUNT [3] & (!\LCD_SYNC|HCOUNT|COUNT [5] & (\LCD_SYNC|HCOUNT|Equal0~1_combout  & \LCD_SYNC|HCOUNT|COUNT [4])))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [3]),
	.datab(\LCD_SYNC|HCOUNT|COUNT [5]),
	.datac(\LCD_SYNC|HCOUNT|Equal0~1_combout ),
	.datad(\LCD_SYNC|HCOUNT|COUNT [4]),
	.cin(gnd),
	.combout(\LCD_SYNC|HCOUNT|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Equal0~4 .lut_mask = 16'h2000;
defparam \LCD_SYNC|HCOUNT|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N0
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Equal0~0 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Equal0~0_combout  = (\LCD_SYNC|HCOUNT|COUNT [0] & (\LCD_SYNC|HCOUNT|COUNT [2] & \LCD_SYNC|HCOUNT|COUNT [1]))

	.dataa(gnd),
	.datab(\LCD_SYNC|HCOUNT|COUNT [0]),
	.datac(\LCD_SYNC|HCOUNT|COUNT [2]),
	.datad(\LCD_SYNC|HCOUNT|COUNT [1]),
	.cin(gnd),
	.combout(\LCD_SYNC|HCOUNT|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Equal0~0 .lut_mask = 16'hC000;
defparam \LCD_SYNC|HCOUNT|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N14
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Add0~10 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Add0~10_combout  = (\LCD_SYNC|HCOUNT|COUNT [5] & (!\LCD_SYNC|HCOUNT|Add0~9 )) # (!\LCD_SYNC|HCOUNT|COUNT [5] & ((\LCD_SYNC|HCOUNT|Add0~9 ) # (GND)))
// \LCD_SYNC|HCOUNT|Add0~11  = CARRY((!\LCD_SYNC|HCOUNT|Add0~9 ) # (!\LCD_SYNC|HCOUNT|COUNT [5]))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|HCOUNT|Add0~9 ),
	.combout(\LCD_SYNC|HCOUNT|Add0~10_combout ),
	.cout(\LCD_SYNC|HCOUNT|Add0~11 ));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Add0~10 .lut_mask = 16'h5A5F;
defparam \LCD_SYNC|HCOUNT|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N20
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Add0~16 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Add0~16_combout  = (\LCD_SYNC|HCOUNT|COUNT [8] & (\LCD_SYNC|HCOUNT|Add0~15  $ (GND))) # (!\LCD_SYNC|HCOUNT|COUNT [8] & (!\LCD_SYNC|HCOUNT|Add0~15  & VCC))
// \LCD_SYNC|HCOUNT|Add0~17  = CARRY((\LCD_SYNC|HCOUNT|COUNT [8] & !\LCD_SYNC|HCOUNT|Add0~15 ))

	.dataa(gnd),
	.datab(\LCD_SYNC|HCOUNT|COUNT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|HCOUNT|Add0~15 ),
	.combout(\LCD_SYNC|HCOUNT|Add0~16_combout ),
	.cout(\LCD_SYNC|HCOUNT|Add0~17 ));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Add0~16 .lut_mask = 16'hC30C;
defparam \LCD_SYNC|HCOUNT|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N22
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Add0~18 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Add0~18_combout  = (\LCD_SYNC|HCOUNT|COUNT [9] & (!\LCD_SYNC|HCOUNT|Add0~17 )) # (!\LCD_SYNC|HCOUNT|COUNT [9] & ((\LCD_SYNC|HCOUNT|Add0~17 ) # (GND)))
// \LCD_SYNC|HCOUNT|Add0~19  = CARRY((!\LCD_SYNC|HCOUNT|Add0~17 ) # (!\LCD_SYNC|HCOUNT|COUNT [9]))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|HCOUNT|Add0~17 ),
	.combout(\LCD_SYNC|HCOUNT|Add0~18_combout ),
	.cout(\LCD_SYNC|HCOUNT|Add0~19 ));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Add0~18 .lut_mask = 16'h5A5F;
defparam \LCD_SYNC|HCOUNT|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y35_N23
dffeas \LCD_SYNC|HCOUNT|COUNT[9] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|HCOUNT|Add0~18_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|HCOUNT|COUNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|COUNT[9] .is_wysiwyg = "true";
defparam \LCD_SYNC|HCOUNT|COUNT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N24
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Add0~20 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Add0~20_combout  = \LCD_SYNC|HCOUNT|Add0~19  $ (!\LCD_SYNC|HCOUNT|COUNT [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LCD_SYNC|HCOUNT|COUNT [10]),
	.cin(\LCD_SYNC|HCOUNT|Add0~19 ),
	.combout(\LCD_SYNC|HCOUNT|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Add0~20 .lut_mask = 16'hF00F;
defparam \LCD_SYNC|HCOUNT|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N24
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|COUNT~0 (
// Equation(s):
// \LCD_SYNC|HCOUNT|COUNT~0_combout  = (\LCD_SYNC|HCOUNT|Add0~20_combout  & (((!\LCD_SYNC|HCOUNT|COUNT [10]) # (!\LCD_SYNC|HCOUNT|Equal0~4_combout )) # (!\LCD_SYNC|HCOUNT|Equal0~0_combout )))

	.dataa(\LCD_SYNC|HCOUNT|Equal0~0_combout ),
	.datab(\LCD_SYNC|HCOUNT|Equal0~4_combout ),
	.datac(\LCD_SYNC|HCOUNT|COUNT [10]),
	.datad(\LCD_SYNC|HCOUNT|Add0~20_combout ),
	.cin(gnd),
	.combout(\LCD_SYNC|HCOUNT|COUNT~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|COUNT~0 .lut_mask = 16'h7F00;
defparam \LCD_SYNC|HCOUNT|COUNT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y35_N25
dffeas \LCD_SYNC|HCOUNT|COUNT[10] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|HCOUNT|COUNT~0_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|HCOUNT|COUNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|COUNT[10] .is_wysiwyg = "true";
defparam \LCD_SYNC|HCOUNT|COUNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N26
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|COUNT~1 (
// Equation(s):
// \LCD_SYNC|HCOUNT|COUNT~1_combout  = (\LCD_SYNC|HCOUNT|Add0~10_combout  & (((!\LCD_SYNC|HCOUNT|COUNT [10]) # (!\LCD_SYNC|HCOUNT|Equal0~0_combout )) # (!\LCD_SYNC|HCOUNT|Equal0~4_combout )))

	.dataa(\LCD_SYNC|HCOUNT|Equal0~4_combout ),
	.datab(\LCD_SYNC|HCOUNT|Equal0~0_combout ),
	.datac(\LCD_SYNC|HCOUNT|Add0~10_combout ),
	.datad(\LCD_SYNC|HCOUNT|COUNT [10]),
	.cin(gnd),
	.combout(\LCD_SYNC|HCOUNT|COUNT~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|COUNT~1 .lut_mask = 16'h70F0;
defparam \LCD_SYNC|HCOUNT|COUNT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N27
dffeas \LCD_SYNC|HCOUNT|COUNT[5] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|HCOUNT|COUNT~1_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|HCOUNT|COUNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|COUNT[5] .is_wysiwyg = "true";
defparam \LCD_SYNC|HCOUNT|COUNT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N16
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Add0~12 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Add0~12_combout  = (\LCD_SYNC|HCOUNT|COUNT [6] & (\LCD_SYNC|HCOUNT|Add0~11  $ (GND))) # (!\LCD_SYNC|HCOUNT|COUNT [6] & (!\LCD_SYNC|HCOUNT|Add0~11  & VCC))
// \LCD_SYNC|HCOUNT|Add0~13  = CARRY((\LCD_SYNC|HCOUNT|COUNT [6] & !\LCD_SYNC|HCOUNT|Add0~11 ))

	.dataa(gnd),
	.datab(\LCD_SYNC|HCOUNT|COUNT [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|HCOUNT|Add0~11 ),
	.combout(\LCD_SYNC|HCOUNT|Add0~12_combout ),
	.cout(\LCD_SYNC|HCOUNT|Add0~13 ));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Add0~12 .lut_mask = 16'hC30C;
defparam \LCD_SYNC|HCOUNT|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y35_N17
dffeas \LCD_SYNC|HCOUNT|COUNT[6] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|HCOUNT|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|HCOUNT|COUNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|COUNT[6] .is_wysiwyg = "true";
defparam \LCD_SYNC|HCOUNT|COUNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N18
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Add0~14 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Add0~14_combout  = (\LCD_SYNC|HCOUNT|COUNT [7] & (!\LCD_SYNC|HCOUNT|Add0~13 )) # (!\LCD_SYNC|HCOUNT|COUNT [7] & ((\LCD_SYNC|HCOUNT|Add0~13 ) # (GND)))
// \LCD_SYNC|HCOUNT|Add0~15  = CARRY((!\LCD_SYNC|HCOUNT|Add0~13 ) # (!\LCD_SYNC|HCOUNT|COUNT [7]))

	.dataa(gnd),
	.datab(\LCD_SYNC|HCOUNT|COUNT [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|HCOUNT|Add0~13 ),
	.combout(\LCD_SYNC|HCOUNT|Add0~14_combout ),
	.cout(\LCD_SYNC|HCOUNT|Add0~15 ));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Add0~14 .lut_mask = 16'h3C3F;
defparam \LCD_SYNC|HCOUNT|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y35_N19
dffeas \LCD_SYNC|HCOUNT|COUNT[7] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|HCOUNT|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|HCOUNT|COUNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|COUNT[7] .is_wysiwyg = "true";
defparam \LCD_SYNC|HCOUNT|COUNT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y35_N21
dffeas \LCD_SYNC|HCOUNT|COUNT[8] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|HCOUNT|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|HCOUNT|COUNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|COUNT[8] .is_wysiwyg = "true";
defparam \LCD_SYNC|HCOUNT|COUNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N26
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Equal0~1 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Equal0~1_combout  = (!\LCD_SYNC|HCOUNT|COUNT [8] & (!\LCD_SYNC|HCOUNT|COUNT [9] & (!\LCD_SYNC|HCOUNT|COUNT [6] & !\LCD_SYNC|HCOUNT|COUNT [7])))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [8]),
	.datab(\LCD_SYNC|HCOUNT|COUNT [9]),
	.datac(\LCD_SYNC|HCOUNT|COUNT [6]),
	.datad(\LCD_SYNC|HCOUNT|COUNT [7]),
	.cin(gnd),
	.combout(\LCD_SYNC|HCOUNT|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Equal0~1 .lut_mask = 16'h0001;
defparam \LCD_SYNC|HCOUNT|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N20
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Equal0~2 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Equal0~2_combout  = (\LCD_SYNC|HCOUNT|COUNT [3] & (\LCD_SYNC|HCOUNT|COUNT [4] & !\LCD_SYNC|HCOUNT|COUNT [5]))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [3]),
	.datab(gnd),
	.datac(\LCD_SYNC|HCOUNT|COUNT [4]),
	.datad(\LCD_SYNC|HCOUNT|COUNT [5]),
	.cin(gnd),
	.combout(\LCD_SYNC|HCOUNT|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Equal0~2 .lut_mask = 16'h00A0;
defparam \LCD_SYNC|HCOUNT|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N14
cycloneive_lcell_comb \LCD_SYNC|HCOUNT|Equal0~3 (
// Equation(s):
// \LCD_SYNC|HCOUNT|Equal0~3_combout  = (\LCD_SYNC|HCOUNT|Equal0~1_combout  & (\LCD_SYNC|HCOUNT|Equal0~2_combout  & (\LCD_SYNC|HCOUNT|Equal0~0_combout  & \LCD_SYNC|HCOUNT|COUNT [10])))

	.dataa(\LCD_SYNC|HCOUNT|Equal0~1_combout ),
	.datab(\LCD_SYNC|HCOUNT|Equal0~2_combout ),
	.datac(\LCD_SYNC|HCOUNT|Equal0~0_combout ),
	.datad(\LCD_SYNC|HCOUNT|COUNT [10]),
	.cin(gnd),
	.combout(\LCD_SYNC|HCOUNT|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|HCOUNT|Equal0~3 .lut_mask = 16'h8000;
defparam \LCD_SYNC|HCOUNT|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N8
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|Add0~0 (
// Equation(s):
// \LCD_SYNC|VCOUNT|Add0~0_combout  = \LCD_SYNC|VCOUNT|COUNT [0] $ (VCC)
// \LCD_SYNC|VCOUNT|Add0~1  = CARRY(\LCD_SYNC|VCOUNT|COUNT [0])

	.dataa(gnd),
	.datab(\LCD_SYNC|VCOUNT|COUNT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\LCD_SYNC|VCOUNT|Add0~0_combout ),
	.cout(\LCD_SYNC|VCOUNT|Add0~1 ));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|Add0~0 .lut_mask = 16'h33CC;
defparam \LCD_SYNC|VCOUNT|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N10
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|Add0~2 (
// Equation(s):
// \LCD_SYNC|VCOUNT|Add0~2_combout  = (\LCD_SYNC|VCOUNT|COUNT [1] & (!\LCD_SYNC|VCOUNT|Add0~1 )) # (!\LCD_SYNC|VCOUNT|COUNT [1] & ((\LCD_SYNC|VCOUNT|Add0~1 ) # (GND)))
// \LCD_SYNC|VCOUNT|Add0~3  = CARRY((!\LCD_SYNC|VCOUNT|Add0~1 ) # (!\LCD_SYNC|VCOUNT|COUNT [1]))

	.dataa(\LCD_SYNC|VCOUNT|COUNT [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|VCOUNT|Add0~1 ),
	.combout(\LCD_SYNC|VCOUNT|Add0~2_combout ),
	.cout(\LCD_SYNC|VCOUNT|Add0~3 ));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|Add0~2 .lut_mask = 16'h5A5F;
defparam \LCD_SYNC|VCOUNT|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N12
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|Add0~4 (
// Equation(s):
// \LCD_SYNC|VCOUNT|Add0~4_combout  = (\LCD_SYNC|VCOUNT|COUNT [2] & (\LCD_SYNC|VCOUNT|Add0~3  $ (GND))) # (!\LCD_SYNC|VCOUNT|COUNT [2] & (!\LCD_SYNC|VCOUNT|Add0~3  & VCC))
// \LCD_SYNC|VCOUNT|Add0~5  = CARRY((\LCD_SYNC|VCOUNT|COUNT [2] & !\LCD_SYNC|VCOUNT|Add0~3 ))

	.dataa(gnd),
	.datab(\LCD_SYNC|VCOUNT|COUNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|VCOUNT|Add0~3 ),
	.combout(\LCD_SYNC|VCOUNT|Add0~4_combout ),
	.cout(\LCD_SYNC|VCOUNT|Add0~5 ));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|Add0~4 .lut_mask = 16'hC30C;
defparam \LCD_SYNC|VCOUNT|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N30
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|COUNT~2 (
// Equation(s):
// \LCD_SYNC|VCOUNT|COUNT~2_combout  = (\LCD_SYNC|VCOUNT|Add0~4_combout  & ((!\LCD_SYNC|VCOUNT|Equal0~0_combout ) # (!\LCD_SYNC|VCOUNT|Equal0~1_combout )))

	.dataa(\LCD_SYNC|VCOUNT|Equal0~1_combout ),
	.datab(\LCD_SYNC|VCOUNT|Equal0~0_combout ),
	.datac(gnd),
	.datad(\LCD_SYNC|VCOUNT|Add0~4_combout ),
	.cin(gnd),
	.combout(\LCD_SYNC|VCOUNT|COUNT~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT~2 .lut_mask = 16'h7700;
defparam \LCD_SYNC|VCOUNT|COUNT~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N5
dffeas \LCD_SYNC|VCOUNT|COUNT[2] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\LCD_SYNC|VCOUNT|COUNT~2_combout ),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LCD_SYNC|HCOUNT|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|VCOUNT|COUNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT[2] .is_wysiwyg = "true";
defparam \LCD_SYNC|VCOUNT|COUNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N14
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|Add0~6 (
// Equation(s):
// \LCD_SYNC|VCOUNT|Add0~6_combout  = (\LCD_SYNC|VCOUNT|COUNT [3] & (!\LCD_SYNC|VCOUNT|Add0~5 )) # (!\LCD_SYNC|VCOUNT|COUNT [3] & ((\LCD_SYNC|VCOUNT|Add0~5 ) # (GND)))
// \LCD_SYNC|VCOUNT|Add0~7  = CARRY((!\LCD_SYNC|VCOUNT|Add0~5 ) # (!\LCD_SYNC|VCOUNT|COUNT [3]))

	.dataa(\LCD_SYNC|VCOUNT|COUNT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|VCOUNT|Add0~5 ),
	.combout(\LCD_SYNC|VCOUNT|Add0~6_combout ),
	.cout(\LCD_SYNC|VCOUNT|Add0~7 ));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|Add0~6 .lut_mask = 16'h5A5F;
defparam \LCD_SYNC|VCOUNT|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N6
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|COUNT~1 (
// Equation(s):
// \LCD_SYNC|VCOUNT|COUNT~1_combout  = (\LCD_SYNC|VCOUNT|Add0~6_combout  & ((!\LCD_SYNC|VCOUNT|Equal0~0_combout ) # (!\LCD_SYNC|VCOUNT|Equal0~1_combout )))

	.dataa(\LCD_SYNC|VCOUNT|Equal0~1_combout ),
	.datab(\LCD_SYNC|VCOUNT|Equal0~0_combout ),
	.datac(\LCD_SYNC|VCOUNT|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\LCD_SYNC|VCOUNT|COUNT~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT~1 .lut_mask = 16'h7070;
defparam \LCD_SYNC|VCOUNT|COUNT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N7
dffeas \LCD_SYNC|VCOUNT|COUNT[3] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|VCOUNT|COUNT~1_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD_SYNC|HCOUNT|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|VCOUNT|COUNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT[3] .is_wysiwyg = "true";
defparam \LCD_SYNC|VCOUNT|COUNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N16
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|Add0~8 (
// Equation(s):
// \LCD_SYNC|VCOUNT|Add0~8_combout  = (\LCD_SYNC|VCOUNT|COUNT [4] & (\LCD_SYNC|VCOUNT|Add0~7  $ (GND))) # (!\LCD_SYNC|VCOUNT|COUNT [4] & (!\LCD_SYNC|VCOUNT|Add0~7  & VCC))
// \LCD_SYNC|VCOUNT|Add0~9  = CARRY((\LCD_SYNC|VCOUNT|COUNT [4] & !\LCD_SYNC|VCOUNT|Add0~7 ))

	.dataa(gnd),
	.datab(\LCD_SYNC|VCOUNT|COUNT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|VCOUNT|Add0~7 ),
	.combout(\LCD_SYNC|VCOUNT|Add0~8_combout ),
	.cout(\LCD_SYNC|VCOUNT|Add0~9 ));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|Add0~8 .lut_mask = 16'hC30C;
defparam \LCD_SYNC|VCOUNT|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y43_N17
dffeas \LCD_SYNC|VCOUNT|COUNT[4] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|VCOUNT|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD_SYNC|HCOUNT|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|VCOUNT|COUNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT[4] .is_wysiwyg = "true";
defparam \LCD_SYNC|VCOUNT|COUNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N18
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|Add0~10 (
// Equation(s):
// \LCD_SYNC|VCOUNT|Add0~10_combout  = (\LCD_SYNC|VCOUNT|COUNT [5] & (!\LCD_SYNC|VCOUNT|Add0~9 )) # (!\LCD_SYNC|VCOUNT|COUNT [5] & ((\LCD_SYNC|VCOUNT|Add0~9 ) # (GND)))
// \LCD_SYNC|VCOUNT|Add0~11  = CARRY((!\LCD_SYNC|VCOUNT|Add0~9 ) # (!\LCD_SYNC|VCOUNT|COUNT [5]))

	.dataa(gnd),
	.datab(\LCD_SYNC|VCOUNT|COUNT [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|VCOUNT|Add0~9 ),
	.combout(\LCD_SYNC|VCOUNT|Add0~10_combout ),
	.cout(\LCD_SYNC|VCOUNT|Add0~11 ));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|Add0~10 .lut_mask = 16'h3C3F;
defparam \LCD_SYNC|VCOUNT|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y43_N19
dffeas \LCD_SYNC|VCOUNT|COUNT[5] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|VCOUNT|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD_SYNC|HCOUNT|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|VCOUNT|COUNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT[5] .is_wysiwyg = "true";
defparam \LCD_SYNC|VCOUNT|COUNT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N20
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|Add0~12 (
// Equation(s):
// \LCD_SYNC|VCOUNT|Add0~12_combout  = (\LCD_SYNC|VCOUNT|COUNT [6] & (\LCD_SYNC|VCOUNT|Add0~11  $ (GND))) # (!\LCD_SYNC|VCOUNT|COUNT [6] & (!\LCD_SYNC|VCOUNT|Add0~11  & VCC))
// \LCD_SYNC|VCOUNT|Add0~13  = CARRY((\LCD_SYNC|VCOUNT|COUNT [6] & !\LCD_SYNC|VCOUNT|Add0~11 ))

	.dataa(gnd),
	.datab(\LCD_SYNC|VCOUNT|COUNT [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|VCOUNT|Add0~11 ),
	.combout(\LCD_SYNC|VCOUNT|Add0~12_combout ),
	.cout(\LCD_SYNC|VCOUNT|Add0~13 ));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|Add0~12 .lut_mask = 16'hC30C;
defparam \LCD_SYNC|VCOUNT|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y43_N21
dffeas \LCD_SYNC|VCOUNT|COUNT[6] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|VCOUNT|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD_SYNC|HCOUNT|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|VCOUNT|COUNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT[6] .is_wysiwyg = "true";
defparam \LCD_SYNC|VCOUNT|COUNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N22
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|Add0~14 (
// Equation(s):
// \LCD_SYNC|VCOUNT|Add0~14_combout  = (\LCD_SYNC|VCOUNT|COUNT [7] & (!\LCD_SYNC|VCOUNT|Add0~13 )) # (!\LCD_SYNC|VCOUNT|COUNT [7] & ((\LCD_SYNC|VCOUNT|Add0~13 ) # (GND)))
// \LCD_SYNC|VCOUNT|Add0~15  = CARRY((!\LCD_SYNC|VCOUNT|Add0~13 ) # (!\LCD_SYNC|VCOUNT|COUNT [7]))

	.dataa(\LCD_SYNC|VCOUNT|COUNT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|VCOUNT|Add0~13 ),
	.combout(\LCD_SYNC|VCOUNT|Add0~14_combout ),
	.cout(\LCD_SYNC|VCOUNT|Add0~15 ));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|Add0~14 .lut_mask = 16'h5A5F;
defparam \LCD_SYNC|VCOUNT|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y43_N23
dffeas \LCD_SYNC|VCOUNT|COUNT[7] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|VCOUNT|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD_SYNC|HCOUNT|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|VCOUNT|COUNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT[7] .is_wysiwyg = "true";
defparam \LCD_SYNC|VCOUNT|COUNT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N24
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|Add0~16 (
// Equation(s):
// \LCD_SYNC|VCOUNT|Add0~16_combout  = (\LCD_SYNC|VCOUNT|COUNT [8] & (\LCD_SYNC|VCOUNT|Add0~15  $ (GND))) # (!\LCD_SYNC|VCOUNT|COUNT [8] & (!\LCD_SYNC|VCOUNT|Add0~15  & VCC))
// \LCD_SYNC|VCOUNT|Add0~17  = CARRY((\LCD_SYNC|VCOUNT|COUNT [8] & !\LCD_SYNC|VCOUNT|Add0~15 ))

	.dataa(gnd),
	.datab(\LCD_SYNC|VCOUNT|COUNT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LCD_SYNC|VCOUNT|Add0~15 ),
	.combout(\LCD_SYNC|VCOUNT|Add0~16_combout ),
	.cout(\LCD_SYNC|VCOUNT|Add0~17 ));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|Add0~16 .lut_mask = 16'hC30C;
defparam \LCD_SYNC|VCOUNT|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y43_N25
dffeas \LCD_SYNC|VCOUNT|COUNT[8] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|VCOUNT|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD_SYNC|HCOUNT|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|VCOUNT|COUNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT[8] .is_wysiwyg = "true";
defparam \LCD_SYNC|VCOUNT|COUNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N26
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|Add0~18 (
// Equation(s):
// \LCD_SYNC|VCOUNT|Add0~18_combout  = \LCD_SYNC|VCOUNT|Add0~17  $ (\LCD_SYNC|VCOUNT|COUNT [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LCD_SYNC|VCOUNT|COUNT [9]),
	.cin(\LCD_SYNC|VCOUNT|Add0~17 ),
	.combout(\LCD_SYNC|VCOUNT|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|Add0~18 .lut_mask = 16'h0FF0;
defparam \LCD_SYNC|VCOUNT|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N30
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|COUNT~0 (
// Equation(s):
// \LCD_SYNC|VCOUNT|COUNT~0_combout  = (\LCD_SYNC|VCOUNT|Add0~18_combout  & ((!\LCD_SYNC|VCOUNT|Equal0~1_combout ) # (!\LCD_SYNC|VCOUNT|Equal0~0_combout )))

	.dataa(\LCD_SYNC|VCOUNT|Equal0~0_combout ),
	.datab(gnd),
	.datac(\LCD_SYNC|VCOUNT|Add0~18_combout ),
	.datad(\LCD_SYNC|VCOUNT|Equal0~1_combout ),
	.cin(gnd),
	.combout(\LCD_SYNC|VCOUNT|COUNT~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT~0 .lut_mask = 16'h50F0;
defparam \LCD_SYNC|VCOUNT|COUNT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N29
dffeas \LCD_SYNC|VCOUNT|COUNT[9] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\LCD_SYNC|VCOUNT|COUNT~0_combout ),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LCD_SYNC|HCOUNT|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|VCOUNT|COUNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT[9] .is_wysiwyg = "true";
defparam \LCD_SYNC|VCOUNT|COUNT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N28
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|Equal0~1 (
// Equation(s):
// \LCD_SYNC|VCOUNT|Equal0~1_combout  = (\LCD_SYNC|VCOUNT|COUNT [3] & (\LCD_SYNC|VCOUNT|COUNT [2] & (\LCD_SYNC|VCOUNT|COUNT [9] & !\LCD_SYNC|VCOUNT|COUNT [0])))

	.dataa(\LCD_SYNC|VCOUNT|COUNT [3]),
	.datab(\LCD_SYNC|VCOUNT|COUNT [2]),
	.datac(\LCD_SYNC|VCOUNT|COUNT [9]),
	.datad(\LCD_SYNC|VCOUNT|COUNT [0]),
	.cin(gnd),
	.combout(\LCD_SYNC|VCOUNT|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|Equal0~1 .lut_mask = 16'h0080;
defparam \LCD_SYNC|VCOUNT|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N0
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|COUNT~3 (
// Equation(s):
// \LCD_SYNC|VCOUNT|COUNT~3_combout  = (\LCD_SYNC|VCOUNT|Add0~0_combout  & ((!\LCD_SYNC|VCOUNT|Equal0~0_combout ) # (!\LCD_SYNC|VCOUNT|Equal0~1_combout )))

	.dataa(\LCD_SYNC|VCOUNT|Add0~0_combout ),
	.datab(\LCD_SYNC|VCOUNT|Equal0~1_combout ),
	.datac(gnd),
	.datad(\LCD_SYNC|VCOUNT|Equal0~0_combout ),
	.cin(gnd),
	.combout(\LCD_SYNC|VCOUNT|COUNT~3_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT~3 .lut_mask = 16'h22AA;
defparam \LCD_SYNC|VCOUNT|COUNT~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N31
dffeas \LCD_SYNC|VCOUNT|COUNT[0] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\LCD_SYNC|VCOUNT|COUNT~3_combout ),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LCD_SYNC|HCOUNT|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|VCOUNT|COUNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT[0] .is_wysiwyg = "true";
defparam \LCD_SYNC|VCOUNT|COUNT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N11
dffeas \LCD_SYNC|VCOUNT|COUNT[1] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LCD_SYNC|VCOUNT|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\RST_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LCD_SYNC|HCOUNT|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LCD_SYNC|VCOUNT|COUNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|COUNT[1] .is_wysiwyg = "true";
defparam \LCD_SYNC|VCOUNT|COUNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N0
cycloneive_lcell_comb \LCD_SYNC|GEN_DEN|LessThan2~0 (
// Equation(s):
// \LCD_SYNC|GEN_DEN|LessThan2~0_combout  = (!\LCD_SYNC|VCOUNT|COUNT [8] & (!\LCD_SYNC|VCOUNT|COUNT [7] & !\LCD_SYNC|VCOUNT|COUNT [6]))

	.dataa(gnd),
	.datab(\LCD_SYNC|VCOUNT|COUNT [8]),
	.datac(\LCD_SYNC|VCOUNT|COUNT [7]),
	.datad(\LCD_SYNC|VCOUNT|COUNT [6]),
	.cin(gnd),
	.combout(\LCD_SYNC|GEN_DEN|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|GEN_DEN|LessThan2~0 .lut_mask = 16'h0003;
defparam \LCD_SYNC|GEN_DEN|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N2
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|Equal0~0 (
// Equation(s):
// \LCD_SYNC|VCOUNT|Equal0~0_combout  = (!\LCD_SYNC|VCOUNT|COUNT [1] & (!\LCD_SYNC|VCOUNT|COUNT [5] & (\LCD_SYNC|GEN_DEN|LessThan2~0_combout  & !\LCD_SYNC|VCOUNT|COUNT [4])))

	.dataa(\LCD_SYNC|VCOUNT|COUNT [1]),
	.datab(\LCD_SYNC|VCOUNT|COUNT [5]),
	.datac(\LCD_SYNC|GEN_DEN|LessThan2~0_combout ),
	.datad(\LCD_SYNC|VCOUNT|COUNT [4]),
	.cin(gnd),
	.combout(\LCD_SYNC|VCOUNT|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|Equal0~0 .lut_mask = 16'h0010;
defparam \LCD_SYNC|VCOUNT|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N8
cycloneive_lcell_comb \LCD_SYNC|VCOUNT|Equal0~2 (
// Equation(s):
// \LCD_SYNC|VCOUNT|Equal0~2_combout  = (\LCD_SYNC|VCOUNT|Equal0~0_combout  & \LCD_SYNC|VCOUNT|Equal0~1_combout )

	.dataa(\LCD_SYNC|VCOUNT|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LCD_SYNC|VCOUNT|Equal0~1_combout ),
	.cin(gnd),
	.combout(\LCD_SYNC|VCOUNT|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|VCOUNT|Equal0~2 .lut_mask = 16'hAA00;
defparam \LCD_SYNC|VCOUNT|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N2
cycloneive_lcell_comb \LCD_SYNC|GEN_DEN|DEN~0 (
// Equation(s):
// \LCD_SYNC|GEN_DEN|DEN~0_combout  = ((\LCD_SYNC|VCOUNT|Equal0~0_combout  & (!\LCD_SYNC|VCOUNT|COUNT [3] & !\LCD_SYNC|VCOUNT|COUNT [2]))) # (!\LCD_SYNC|VCOUNT|COUNT [9])

	.dataa(\LCD_SYNC|VCOUNT|Equal0~0_combout ),
	.datab(\LCD_SYNC|VCOUNT|COUNT [3]),
	.datac(\LCD_SYNC|VCOUNT|COUNT [2]),
	.datad(\LCD_SYNC|VCOUNT|COUNT [9]),
	.cin(gnd),
	.combout(\LCD_SYNC|GEN_DEN|DEN~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|GEN_DEN|DEN~0 .lut_mask = 16'h02FF;
defparam \LCD_SYNC|GEN_DEN|DEN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N8
cycloneive_lcell_comb \LCD_SYNC|GEN_DEN|LessThan0~2 (
// Equation(s):
// \LCD_SYNC|GEN_DEN|LessThan0~2_combout  = (\LCD_SYNC|HCOUNT|COUNT [7] & (\LCD_SYNC|HCOUNT|COUNT [6] & \LCD_SYNC|HCOUNT|COUNT [5]))

	.dataa(gnd),
	.datab(\LCD_SYNC|HCOUNT|COUNT [7]),
	.datac(\LCD_SYNC|HCOUNT|COUNT [6]),
	.datad(\LCD_SYNC|HCOUNT|COUNT [5]),
	.cin(gnd),
	.combout(\LCD_SYNC|GEN_DEN|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|GEN_DEN|LessThan0~2 .lut_mask = 16'hC000;
defparam \LCD_SYNC|GEN_DEN|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N18
cycloneive_lcell_comb \LCD_SYNC|GEN_DEN|LessThan0~3 (
// Equation(s):
// \LCD_SYNC|GEN_DEN|LessThan0~3_combout  = (\LCD_SYNC|HCOUNT|COUNT [8]) # ((\LCD_SYNC|HCOUNT|COUNT [9]) # (\LCD_SYNC|GEN_DEN|LessThan0~2_combout ))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [8]),
	.datab(\LCD_SYNC|HCOUNT|COUNT [9]),
	.datac(\LCD_SYNC|GEN_DEN|LessThan0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\LCD_SYNC|GEN_DEN|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|GEN_DEN|LessThan0~3 .lut_mask = 16'hFEFE;
defparam \LCD_SYNC|GEN_DEN|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N4
cycloneive_lcell_comb \LCD_SYNC|GEN_DEN|LessThan2~1 (
// Equation(s):
// \LCD_SYNC|GEN_DEN|LessThan2~1_combout  = (\LCD_SYNC|VCOUNT|COUNT [5] & ((\LCD_SYNC|VCOUNT|COUNT [3]) # ((\LCD_SYNC|VCOUNT|COUNT [2]) # (\LCD_SYNC|VCOUNT|COUNT [4]))))

	.dataa(\LCD_SYNC|VCOUNT|COUNT [3]),
	.datab(\LCD_SYNC|VCOUNT|COUNT [5]),
	.datac(\LCD_SYNC|VCOUNT|COUNT [2]),
	.datad(\LCD_SYNC|VCOUNT|COUNT [4]),
	.cin(gnd),
	.combout(\LCD_SYNC|GEN_DEN|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|GEN_DEN|LessThan2~1 .lut_mask = 16'hCCC8;
defparam \LCD_SYNC|GEN_DEN|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N10
cycloneive_lcell_comb \LCD_SYNC|GEN_DEN|LessThan1~2 (
// Equation(s):
// \LCD_SYNC|GEN_DEN|LessThan1~2_combout  = (!\LCD_SYNC|HCOUNT|COUNT [8]) # (!\LCD_SYNC|HCOUNT|COUNT [5])

	.dataa(gnd),
	.datab(\LCD_SYNC|HCOUNT|COUNT [5]),
	.datac(\LCD_SYNC|HCOUNT|COUNT [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\LCD_SYNC|GEN_DEN|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|GEN_DEN|LessThan1~2 .lut_mask = 16'h3F3F;
defparam \LCD_SYNC|GEN_DEN|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N16
cycloneive_lcell_comb \LCD_SYNC|GEN_DEN|LessThan1~1 (
// Equation(s):
// \LCD_SYNC|GEN_DEN|LessThan1~1_combout  = (((!\LCD_SYNC|HCOUNT|COUNT [7]) # (!\LCD_SYNC|HCOUNT|COUNT [4])) # (!\LCD_SYNC|HCOUNT|COUNT [9])) # (!\LCD_SYNC|HCOUNT|COUNT [6])

	.dataa(\LCD_SYNC|HCOUNT|COUNT [6]),
	.datab(\LCD_SYNC|HCOUNT|COUNT [9]),
	.datac(\LCD_SYNC|HCOUNT|COUNT [4]),
	.datad(\LCD_SYNC|HCOUNT|COUNT [7]),
	.cin(gnd),
	.combout(\LCD_SYNC|GEN_DEN|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|GEN_DEN|LessThan1~1 .lut_mask = 16'h7FFF;
defparam \LCD_SYNC|GEN_DEN|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N2
cycloneive_lcell_comb \LCD_SYNC|GEN_DEN|LessThan1~0 (
// Equation(s):
// \LCD_SYNC|GEN_DEN|LessThan1~0_combout  = (!\LCD_SYNC|HCOUNT|COUNT [3] & (((!\LCD_SYNC|HCOUNT|COUNT [1]) # (!\LCD_SYNC|HCOUNT|COUNT [2])) # (!\LCD_SYNC|HCOUNT|COUNT [0])))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [3]),
	.datab(\LCD_SYNC|HCOUNT|COUNT [0]),
	.datac(\LCD_SYNC|HCOUNT|COUNT [2]),
	.datad(\LCD_SYNC|HCOUNT|COUNT [1]),
	.cin(gnd),
	.combout(\LCD_SYNC|GEN_DEN|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|GEN_DEN|LessThan1~0 .lut_mask = 16'h1555;
defparam \LCD_SYNC|GEN_DEN|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N28
cycloneive_lcell_comb \LCD_SYNC|GEN_DEN|DEN~1 (
// Equation(s):
// \LCD_SYNC|GEN_DEN|DEN~1_combout  = (!\LCD_SYNC|HCOUNT|COUNT [10] & ((\LCD_SYNC|GEN_DEN|LessThan1~2_combout ) # ((\LCD_SYNC|GEN_DEN|LessThan1~1_combout ) # (\LCD_SYNC|GEN_DEN|LessThan1~0_combout ))))

	.dataa(\LCD_SYNC|GEN_DEN|LessThan1~2_combout ),
	.datab(\LCD_SYNC|GEN_DEN|LessThan1~1_combout ),
	.datac(\LCD_SYNC|GEN_DEN|LessThan1~0_combout ),
	.datad(\LCD_SYNC|HCOUNT|COUNT [10]),
	.cin(gnd),
	.combout(\LCD_SYNC|GEN_DEN|DEN~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|GEN_DEN|DEN~1 .lut_mask = 16'h00FE;
defparam \LCD_SYNC|GEN_DEN|DEN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N4
cycloneive_lcell_comb \LCD_SYNC|GEN_DEN|DEN~2 (
// Equation(s):
// \LCD_SYNC|GEN_DEN|DEN~2_combout  = (\LCD_SYNC|GEN_DEN|DEN~1_combout  & (((\LCD_SYNC|GEN_DEN|LessThan2~1_combout ) # (\LCD_SYNC|VCOUNT|COUNT [9])) # (!\LCD_SYNC|GEN_DEN|LessThan2~0_combout )))

	.dataa(\LCD_SYNC|GEN_DEN|LessThan2~0_combout ),
	.datab(\LCD_SYNC|GEN_DEN|LessThan2~1_combout ),
	.datac(\LCD_SYNC|GEN_DEN|DEN~1_combout ),
	.datad(\LCD_SYNC|VCOUNT|COUNT [9]),
	.cin(gnd),
	.combout(\LCD_SYNC|GEN_DEN|DEN~2_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|GEN_DEN|DEN~2 .lut_mask = 16'hF0D0;
defparam \LCD_SYNC|GEN_DEN|DEN~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N22
cycloneive_lcell_comb \LCD_SYNC|GEN_DEN|LessThan0~0 (
// Equation(s):
// \LCD_SYNC|GEN_DEN|LessThan0~0_combout  = (\LCD_SYNC|HCOUNT|COUNT [3] & (\LCD_SYNC|HCOUNT|COUNT [7] & (\LCD_SYNC|HCOUNT|COUNT [6] & \LCD_SYNC|HCOUNT|COUNT [4])))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [3]),
	.datab(\LCD_SYNC|HCOUNT|COUNT [7]),
	.datac(\LCD_SYNC|HCOUNT|COUNT [6]),
	.datad(\LCD_SYNC|HCOUNT|COUNT [4]),
	.cin(gnd),
	.combout(\LCD_SYNC|GEN_DEN|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|GEN_DEN|LessThan0~0 .lut_mask = 16'h8000;
defparam \LCD_SYNC|GEN_DEN|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N28
cycloneive_lcell_comb \LCD_SYNC|GEN_DEN|LessThan0~1 (
// Equation(s):
// \LCD_SYNC|GEN_DEN|LessThan0~1_combout  = (\LCD_SYNC|GEN_DEN|LessThan0~0_combout  & ((\LCD_SYNC|HCOUNT|COUNT [1]) # ((\LCD_SYNC|HCOUNT|COUNT [0]) # (\LCD_SYNC|HCOUNT|COUNT [2]))))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [1]),
	.datab(\LCD_SYNC|HCOUNT|COUNT [0]),
	.datac(\LCD_SYNC|HCOUNT|COUNT [2]),
	.datad(\LCD_SYNC|GEN_DEN|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\LCD_SYNC|GEN_DEN|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|GEN_DEN|LessThan0~1 .lut_mask = 16'hFE00;
defparam \LCD_SYNC|GEN_DEN|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N30
cycloneive_lcell_comb \LCD_SYNC|GEN_DEN|DEN~3 (
// Equation(s):
// \LCD_SYNC|GEN_DEN|DEN~3_combout  = (\LCD_SYNC|GEN_DEN|DEN~0_combout  & (\LCD_SYNC|GEN_DEN|DEN~2_combout  & ((\LCD_SYNC|GEN_DEN|LessThan0~3_combout ) # (\LCD_SYNC|GEN_DEN|LessThan0~1_combout ))))

	.dataa(\LCD_SYNC|GEN_DEN|DEN~0_combout ),
	.datab(\LCD_SYNC|GEN_DEN|LessThan0~3_combout ),
	.datac(\LCD_SYNC|GEN_DEN|DEN~2_combout ),
	.datad(\LCD_SYNC|GEN_DEN|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\LCD_SYNC|GEN_DEN|DEN~3_combout ),
	.cout());
// synopsys translate_off
defparam \LCD_SYNC|GEN_DEN|DEN~3 .lut_mask = 16'hA080;
defparam \LCD_SYNC|GEN_DEN|DEN~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N18
cycloneive_lcell_comb \DIR|Add0~0 (
// Equation(s):
// \DIR|Add0~0_combout  = (\LCD_SYNC|VCOUNT|COUNT [0] & (\LCD_SYNC|VCOUNT|COUNT [1] $ (VCC))) # (!\LCD_SYNC|VCOUNT|COUNT [0] & (\LCD_SYNC|VCOUNT|COUNT [1] & VCC))
// \DIR|Add0~1  = CARRY((\LCD_SYNC|VCOUNT|COUNT [0] & \LCD_SYNC|VCOUNT|COUNT [1]))

	.dataa(\LCD_SYNC|VCOUNT|COUNT [0]),
	.datab(\LCD_SYNC|VCOUNT|COUNT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DIR|Add0~0_combout ),
	.cout(\DIR|Add0~1 ));
// synopsys translate_off
defparam \DIR|Add0~0 .lut_mask = 16'h6688;
defparam \DIR|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N20
cycloneive_lcell_comb \DIR|Add0~2 (
// Equation(s):
// \DIR|Add0~2_combout  = (\LCD_SYNC|VCOUNT|COUNT [2] & (\DIR|Add0~1  & VCC)) # (!\LCD_SYNC|VCOUNT|COUNT [2] & (!\DIR|Add0~1 ))
// \DIR|Add0~3  = CARRY((!\LCD_SYNC|VCOUNT|COUNT [2] & !\DIR|Add0~1 ))

	.dataa(\LCD_SYNC|VCOUNT|COUNT [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DIR|Add0~1 ),
	.combout(\DIR|Add0~2_combout ),
	.cout(\DIR|Add0~3 ));
// synopsys translate_off
defparam \DIR|Add0~2 .lut_mask = 16'hA505;
defparam \DIR|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N22
cycloneive_lcell_comb \DIR|Add0~4 (
// Equation(s):
// \DIR|Add0~4_combout  = (\LCD_SYNC|VCOUNT|COUNT [3] & ((GND) # (!\DIR|Add0~3 ))) # (!\LCD_SYNC|VCOUNT|COUNT [3] & (\DIR|Add0~3  $ (GND)))
// \DIR|Add0~5  = CARRY((\LCD_SYNC|VCOUNT|COUNT [3]) # (!\DIR|Add0~3 ))

	.dataa(gnd),
	.datab(\LCD_SYNC|VCOUNT|COUNT [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DIR|Add0~3 ),
	.combout(\DIR|Add0~4_combout ),
	.cout(\DIR|Add0~5 ));
// synopsys translate_off
defparam \DIR|Add0~4 .lut_mask = 16'h3CCF;
defparam \DIR|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N24
cycloneive_lcell_comb \DIR|Add0~6 (
// Equation(s):
// \DIR|Add0~6_combout  = (\LCD_SYNC|VCOUNT|COUNT [4] & (\DIR|Add0~5  & VCC)) # (!\LCD_SYNC|VCOUNT|COUNT [4] & (!\DIR|Add0~5 ))
// \DIR|Add0~7  = CARRY((!\LCD_SYNC|VCOUNT|COUNT [4] & !\DIR|Add0~5 ))

	.dataa(gnd),
	.datab(\LCD_SYNC|VCOUNT|COUNT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DIR|Add0~5 ),
	.combout(\DIR|Add0~6_combout ),
	.cout(\DIR|Add0~7 ));
// synopsys translate_off
defparam \DIR|Add0~6 .lut_mask = 16'hC303;
defparam \DIR|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N26
cycloneive_lcell_comb \DIR|Add0~8 (
// Equation(s):
// \DIR|Add0~8_combout  = (\LCD_SYNC|VCOUNT|COUNT [5] & (\DIR|Add0~7  $ (GND))) # (!\LCD_SYNC|VCOUNT|COUNT [5] & (!\DIR|Add0~7  & VCC))
// \DIR|Add0~9  = CARRY((\LCD_SYNC|VCOUNT|COUNT [5] & !\DIR|Add0~7 ))

	.dataa(\LCD_SYNC|VCOUNT|COUNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DIR|Add0~7 ),
	.combout(\DIR|Add0~8_combout ),
	.cout(\DIR|Add0~9 ));
// synopsys translate_off
defparam \DIR|Add0~8 .lut_mask = 16'hA50A;
defparam \DIR|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N28
cycloneive_lcell_comb \DIR|Add0~10 (
// Equation(s):
// \DIR|Add0~10_combout  = (\LCD_SYNC|VCOUNT|COUNT [6] & (\DIR|Add0~9  & VCC)) # (!\LCD_SYNC|VCOUNT|COUNT [6] & (!\DIR|Add0~9 ))
// \DIR|Add0~11  = CARRY((!\LCD_SYNC|VCOUNT|COUNT [6] & !\DIR|Add0~9 ))

	.dataa(gnd),
	.datab(\LCD_SYNC|VCOUNT|COUNT [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DIR|Add0~9 ),
	.combout(\DIR|Add0~10_combout ),
	.cout(\DIR|Add0~11 ));
// synopsys translate_off
defparam \DIR|Add0~10 .lut_mask = 16'hC303;
defparam \DIR|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N30
cycloneive_lcell_comb \DIR|Add0~12 (
// Equation(s):
// \DIR|Add0~12_combout  = \DIR|Add0~11  $ (\LCD_SYNC|VCOUNT|COUNT [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LCD_SYNC|VCOUNT|COUNT [7]),
	.cin(\DIR|Add0~11 ),
	.combout(\DIR|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \DIR|Add0~12 .lut_mask = 16'h0FF0;
defparam \DIR|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N12
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout  = (!\DIR|Add0~12_combout  & (!\DIR|Add0~8_combout  & \DIR|Add0~10_combout ))

	.dataa(\DIR|Add0~12_combout ),
	.datab(gnd),
	.datac(\DIR|Add0~8_combout ),
	.datad(\DIR|Add0~10_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0 .lut_mask = 16'h0500;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N4
cycloneive_lcell_comb \DIR|Add1~0 (
// Equation(s):
// \DIR|Add1~0_combout  = \LCD_SYNC|HCOUNT|COUNT [3] $ (VCC)
// \DIR|Add1~1  = CARRY(\LCD_SYNC|HCOUNT|COUNT [3])

	.dataa(\LCD_SYNC|HCOUNT|COUNT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DIR|Add1~0_combout ),
	.cout(\DIR|Add1~1 ));
// synopsys translate_off
defparam \DIR|Add1~0 .lut_mask = 16'h55AA;
defparam \DIR|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N6
cycloneive_lcell_comb \DIR|Add1~2 (
// Equation(s):
// \DIR|Add1~2_combout  = (\LCD_SYNC|HCOUNT|COUNT [4] & (!\DIR|Add1~1 )) # (!\LCD_SYNC|HCOUNT|COUNT [4] & ((\DIR|Add1~1 ) # (GND)))
// \DIR|Add1~3  = CARRY((!\DIR|Add1~1 ) # (!\LCD_SYNC|HCOUNT|COUNT [4]))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DIR|Add1~1 ),
	.combout(\DIR|Add1~2_combout ),
	.cout(\DIR|Add1~3 ));
// synopsys translate_off
defparam \DIR|Add1~2 .lut_mask = 16'h5A5F;
defparam \DIR|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N8
cycloneive_lcell_comb \DIR|Add1~4 (
// Equation(s):
// \DIR|Add1~4_combout  = (\LCD_SYNC|HCOUNT|COUNT [5] & ((GND) # (!\DIR|Add1~3 ))) # (!\LCD_SYNC|HCOUNT|COUNT [5] & (\DIR|Add1~3  $ (GND)))
// \DIR|Add1~5  = CARRY((\LCD_SYNC|HCOUNT|COUNT [5]) # (!\DIR|Add1~3 ))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DIR|Add1~3 ),
	.combout(\DIR|Add1~4_combout ),
	.cout(\DIR|Add1~5 ));
// synopsys translate_off
defparam \DIR|Add1~4 .lut_mask = 16'h5AAF;
defparam \DIR|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N10
cycloneive_lcell_comb \DIR|Add1~6 (
// Equation(s):
// \DIR|Add1~6_combout  = (\LCD_SYNC|HCOUNT|COUNT [6] & (!\DIR|Add1~5 )) # (!\LCD_SYNC|HCOUNT|COUNT [6] & ((\DIR|Add1~5 ) # (GND)))
// \DIR|Add1~7  = CARRY((!\DIR|Add1~5 ) # (!\LCD_SYNC|HCOUNT|COUNT [6]))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DIR|Add1~5 ),
	.combout(\DIR|Add1~6_combout ),
	.cout(\DIR|Add1~7 ));
// synopsys translate_off
defparam \DIR|Add1~6 .lut_mask = 16'h5A5F;
defparam \DIR|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N12
cycloneive_lcell_comb \DIR|Add1~8 (
// Equation(s):
// \DIR|Add1~8_combout  = (\LCD_SYNC|HCOUNT|COUNT [7] & (\DIR|Add1~7  $ (GND))) # (!\LCD_SYNC|HCOUNT|COUNT [7] & (!\DIR|Add1~7  & VCC))
// \DIR|Add1~9  = CARRY((\LCD_SYNC|HCOUNT|COUNT [7] & !\DIR|Add1~7 ))

	.dataa(gnd),
	.datab(\LCD_SYNC|HCOUNT|COUNT [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DIR|Add1~7 ),
	.combout(\DIR|Add1~8_combout ),
	.cout(\DIR|Add1~9 ));
// synopsys translate_off
defparam \DIR|Add1~8 .lut_mask = 16'hC30C;
defparam \DIR|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N14
cycloneive_lcell_comb \DIR|Add1~10 (
// Equation(s):
// \DIR|Add1~10_combout  = (\LCD_SYNC|HCOUNT|COUNT [8] & (\DIR|Add1~9  & VCC)) # (!\LCD_SYNC|HCOUNT|COUNT [8] & (!\DIR|Add1~9 ))
// \DIR|Add1~11  = CARRY((!\LCD_SYNC|HCOUNT|COUNT [8] & !\DIR|Add1~9 ))

	.dataa(\LCD_SYNC|HCOUNT|COUNT [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DIR|Add1~9 ),
	.combout(\DIR|Add1~10_combout ),
	.cout(\DIR|Add1~11 ));
// synopsys translate_off
defparam \DIR|Add1~10 .lut_mask = 16'hA505;
defparam \DIR|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N16
cycloneive_lcell_comb \DIR|Add1~12 (
// Equation(s):
// \DIR|Add1~12_combout  = \DIR|Add1~11  $ (\LCD_SYNC|HCOUNT|COUNT [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LCD_SYNC|HCOUNT|COUNT [9]),
	.cin(\DIR|Add1~11 ),
	.combout(\DIR|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \DIR|Add1~12 .lut_mask = 16'h0FF0;
defparam \DIR|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000005DFF88000001000000036E80E01184000000000000000000000000000000CFFDFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000077FF70000001800000066804018E0000000000000000000000000000003F7FBFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000001DFFEE00000018000000FE400E06400000000000000000000000000000CFFF3FFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000001F7FF080000000C000001E40000F400000000000000000000000000003E7FC7FFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000007DFFE0000006FC600000540000E40000000000000000000000000000CFBF8FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000001E7FFF80000FFFE300000A0010E40000000000000000000000000001E7FF3FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000FDFF780410FFFFF8C00006000E40000000000000000000000000014F1FEFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000003F7E7F03C03FFFFFE3800060000000000000000000000000000007E3DFDFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000FFE7F70CBBFFFFFFFC3C01400000000000000000000000000002CF1FFF81FFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000003F77F7FFBF7FFFFFFFF007F60000000000000000000000000015E78FFC047FFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000FDFDFFFFFFFFFFFFFFFE201C0000000000000000000000000BCF1FFE4008BFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000003F7DFFF9FFFFFFFFFFFFF085E00000000000000000000000D1E78FF88000EFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000FDFFF8FBFFFFFFFFFFFFBFF0F000000000000000000000C38F1EFFD00000FFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000001F7FFF9E4FFFFFFFFFFFF8E003C000000000000000000C71C78FFFC000001FFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000005DFFE415BFFFFFFFFFFF9E0000F0000000000000001AC38F3EFF900000007FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000077FF809A1FFFFFFFFFFFFE48300F800000000000E9861C79FFFD0000009FFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N2
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout  = (!\DIR|Add0~12_combout  & (\DIR|Add0~8_combout  & \DIR|Add0~10_combout ))

	.dataa(\DIR|Add0~12_combout ),
	.datab(gnd),
	.datac(\DIR|Add0~8_combout ),
	.datad(\DIR|Add0~10_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0 .lut_mask = 16'h5000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'h000000000000000000000000000000000000000037FFE20000000007FDFFF80060000800004000000000000000000000000000E0007FF860F7FFFFFFFFFFFFFF00000000000000000000000000000000000000007BFFF04000000002FFFFFE0062800C200000000000000000000000000000000001CFECC3CFFFFFFFFFFFFFFF000000000000000000000000000000000000000006FFF01800000000BFFFFF3003E40C0001000000000000000000000000000000033FED058FFFFFFFFFFFFFFF0000000000000000000000000000000000000000077FF002000000000FFFFF9BF364C8000010000000000000000000000000001007FF700FBFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'h000000000000000000000000000000000000000002DFFC00C000000005FDF7FA801008000102000000000000000000000000000C07FFE01FBFFFFFFFFFFFFFFF000000000000000000000000000000000000000000F7FE0018000000007FF7FFB83C00000F82000800000000000000000000000277F9007E7FFFFFFFFFFFFFFF0000000000000000000000000000000000000000005BFF8002000000003FF7FFE1BC0800210200000000000000000000000000009BFF00FC7FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000EFFF000C00000000BFBDFF1F80C0000020000000000000000000000000000B5D203FDFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h0000000000000000000000000000000000000000000F3BF8001800000001FFDEFDF0000000000000000000000000000000000000373807FBFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000004FFC0003000000005FFE91D42000020000000000000000000000000000000EB81BFBFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000177FF8000600000000FFE01C484000000000000000000000000000000000002007FF7FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000007DFF80000C00000000FF8CFC84000000000000000000000000000000000000015FC7FFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'h000000000000000000000000000000000000000000002EFFE00001C00000005FDDFC2400000000000000000000000000000000000284DF8FFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000003BFF00000180000000FFFF88000000000000000000000000000000000000059FF1FFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000001EFFE00000180000000EEE0000000000000000000000000000000000000007CFF7FFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000FFFE000000180000001FC0000000000000000000000000000000000000005FFEFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: FF_X55_Y44_N29
dffeas \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DIR|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N27
dffeas \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DIR|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N18
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~2 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~2_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~2 .lut_mask = 16'hC0A0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N14
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout  = (!\DIR|Add0~12_combout  & (\DIR|Add0~8_combout  & !\DIR|Add0~10_combout ))

	.dataa(\DIR|Add0~12_combout ),
	.datab(gnd),
	.datac(\DIR|Add0~8_combout ),
	.datad(\DIR|Add0~10_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0 .lut_mask = 16'h0050;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000001EFFE6E17DEFFFFFFFFFFFFF000000E3E000078630830E3CFFC80000000CFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000017BFFF7292F78FFFFFFFFF7F0000051C6029BFCE1041871FFFE8000000047FFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000007EFFF9A6171F1DEFFFFDE66001D679D243CFBC70820C3CFFE600000000465FFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000BDFFF63EC6EDFF8F00C001CDDF6FBC86BFFDE3041071EFFF400000000003FFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000F7FFF1E3C88C7E71E9D7BCF1C639867FFFCF1800838FFF30000000000037FFFFFFFFFFF000000000000000000000000000000000000000000000000000000000DEFFFCE1CF9918F4E3A73DF5D0414FB7D9E38C1041EFFFA000000000006FFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000007DFFF39E3CFA144498F4D430C79B6FF6CF1840820FFFF80000000000041FFFFFFFFFFF00000000000000000000000000000000000000000000000000000000002F3FFF8E1C79F268C1471868F7FFF6FBE78C2041CFFF7000000000000002DFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000DE7FFC79E3CFBE7DFA6DB76DF7FFE38E3CE1061FFF940000000000000027BFFFFFFFF000000000000000000000000000000000000000000000000000000000001FDFFF90E3C38F3EFBF7DF7FFB6CF3C71C70839FFE5000000000000000014FFFFFFFF0000000000000000000000000000000000000000000000000000000000000FBFFF8F1E3CF3E7DF7EFBFEFB679E38E3841FFF90000000000000000012FFFFFFFF00000000000000000000000000000000000000000000000000000000000001F3FF031E3CF9F7DFBEFFBE79F3CD3C79C7FFFF40000000000000000004BFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000003E7F038F3E7CF3EFFF7FDF3CF1E79E3CC3FFFF000000000000000000001FFFFFFF000000000000000000000000000000000000000000000000000000000000000FCF81A31E3CFBFFFFF7CF9E78F3CF1E7FFFCD000000000000000000002FFFFFFF0000000000000000000000000000800000000000000000000000000000000003FDC03C1F3EFDFFFFFBE78F3CF9E79FFFFFBC000000000000000000000EFFFFFF0000000000000000000000000000D000000000000000000000000000000000006FB678033E7DFBFFFDF3CF9E78F3CFFFF9B00000000000000000000004FFFFFF;
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N0
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w[3] (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3] = (!\DIR|Add0~12_combout  & (!\DIR|Add0~8_combout  & !\DIR|Add0~10_combout ))

	.dataa(\DIR|Add0~12_combout ),
	.datab(gnd),
	.datac(\DIR|Add0~8_combout ),
	.datad(\DIR|Add0~10_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w[3] .lut_mask = 16'h0005;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h0000000000000000000000000000E000000000000000000000000000000000000DFBF0000F7EFBFF7CF9E78F3CF1FFFFD600000000000000000000000080FFFF0000000000000000000000000000DC8000000000000000000000000004000000005F3000003EFDFFBE78F3C79E7FFFFEB400000000000000000000000036BFFF0000000000000000000000000000FFE0000000000000000000000000000000000003F60000007DEF9F3CF1E79FFFFFF5F000000000000000000000000004DBFF0000000000000000000000000000FFCE008000000000000000000000020200000001BF20000000FFDF3E7DFFFFFFFFDF800000000000000000000000000077C6;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h0000000000000000000000000000FFF7C800000000000000000000004000400000001BF90000000033FFFFFFFFFFFCEC000000000000000000000000000004AC0000000000000000000000000000FFFFFD10C0000000000000000000000840200000019FC800000005FFFFFFFFFF5F20000000000000000000000000000000030000000000000000000000000000FFFFF04010008000000000000000004251404000000CFF20000001FFFFFFFFE9F600000000000000000000000000000000000000000000000000000000000000FFFFFD7C3E950000000000000000011820000000000057FCC00000FFFFFFF67EA00000000000000000000000000000000200;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFDFED9E0080000000000090500BC9800000000009FF860001F801C7FD00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFEFDFE51C001000104820769893190400000000053FFFC00007FFE5000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFA1A8AB6048408194BF81344AC30000000000058FFFFFFF8D80000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFB8FE15F013033CBD3819148008000000000000060FC0C000000000000000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFBFFF617BBBF3FEFE9C7C24000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFEFFDFF7B7EBFFFFFFF7FC3010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFDFFFFFFBFFFFBBFEFF7EA0620D600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N20
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~3 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~3_combout  = (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~3 .lut_mask = 16'h0A0C;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N31
dffeas \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DIR|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N10
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout  = (\DIR|Add0~12_combout  & (\DIR|Add0~8_combout  & !\DIR|Add0~10_combout ))

	.dataa(\DIR|Add0~12_combout ),
	.datab(gnd),
	.datac(\DIR|Add0~8_combout ),
	.datad(\DIR|Add0~10_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0 .lut_mask = 16'h00A0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = 2048'h0000000000000000000000000000000000EFFFBFFFFFFFFFFFFFFFFFFFFFEFFFBFEFCB8001B8410384100060000001000000F5F70F7FFE94484287C700000000000000000000000000000000000000000013FFEFFFFFFFFFFFFFFFFFFFFFF7FB9F6786439969418380100060000000000019F4FA0FFFD4000C010F8E000000000000000000000000000000000000000000001FFBFFFFFFFFFFFFFFFFFFFFFFFF7FBF384A106192030010004000000041FE23D77071FF1AB5C0019F1D0000000000000000000000000000000000000000000000BEFFFFFFFFFFFFFFFFFFFFFFFF1E7FB8840180C00300000040000000F8EF73AFFDF7FF8EF800023E2200000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = 2048'h0000000000000000000000000000000000000005BFFFFFFFFFFFFFFFFFFFFFFF9C7EB8980588800300000000000000CDFF7FF261E52B23F200037C64000000000000000000000000000000000000000000000000AFFFFFFFFFFFFFFFFFFFFFEFDFFFFC381F218C03000000000000005F801F87AFBA1DE1F60004F8C0000002D000000000000000000000000000000000000000001BFFFFFFFFFFFFFFFFFFFFF03F97D8103C819003000000000000001DFC37CF91D401C73E0003F3800000C3D8000000000000000000000000000000024000000002FFFFFFFFFFFFFFFFFFFBEDF71FD820306180000000000000000000007FDFB05803E6020033FF800000FFFE;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = 2048'h000000000000000000000000000000039000000000BFFFFFFFFFFEFFFFFFFBD3FFAFF000384100000000000000000000000FFFE07821E7E001E47EA0001FFFFF00000000000000000000000000000000D0000000002FFFFFFFFFFEFFFFFFFBF79F17940030000000000000000000000000027FC01841E0380E487C40007FFFFF00000000000000000000000000000000B4000000000BFFFFFFFFFFFFFFFFF1039F1F9804000000000000000000000000000077F8808061C0EC20F8800BFFFFFF000000000000000000000000000000007B0000000002FFFFFFFFFFFFFFFFF3771F97000004000003000000000000000000000384B08066E6B010F3003FFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = 2048'h0000000000000000000000000000000004D000000000BFFFFFFFFFFFFFF7DC3043B700401810000300000000000000000000039C805065320021E200FFFFFFFF000000000000000000000000000000000B70000000002FFFFFFFFFFFFFFFFC7581FB8000184180020000000000000000000003CC8888E1F803E3C40DFFFFFFFF00000000000000000000000000000000039C000000000BFFFFFFFFFFFFFFFC7E3BEF9810300100020000000000000000000003B070F8E7E0014389BFFFFFFFFF00000000000000000000000000000000016F0000000002FFFFFFFFFFFFFFFB3DDF8218C0300100020000000000000000000001C4C830EFE0008717FFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N4
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout  = (\DIR|Add0~12_combout  & (!\DIR|Add0~8_combout  & \DIR|Add0~10_combout ))

	.dataa(\DIR|Add0~12_combout ),
	.datab(gnd),
	.datac(\DIR|Add0~8_combout ),
	.datad(\DIR|Add0~10_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0 .lut_mask = 16'h0A00;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF87CF9F1AFC18280000000000008C9BFF96FE6FEDFFFFFFFFF00FF1000000000000000000000000000000000FFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFF7F7F7EF9F17DD803808000008000000F9FFBFE6FF6FF1FFFFFFFFE01FF0000000000000000000000000000000000FFFFFFFFFEFFFFFF4DFFFFFFFFFFFFFFFFFF7FF73BF8FCFED20380080000000000087FFDFE6FF4FFFFDFFFBC6807FE2000000000000000000000000000000000FFFFFFFFFC7FFFF42BFFFFFFFFFFFFFFFFFF7F7E3EF9F0F9822B800000300000001F7FFDFFCFFDFFFFFFFC00001FFA000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFF817FF403FFFFFFFFFFFFFFFFFFF7FFFBE7CF8F98C07000000200000001F7FFDFF1FFFFFFFFFF00000FFE40000000000000000000000000000000000FFFFFFFFF00DF4053FFFFFFF7FFFFFFFFFFFBFFF3B3860E48480000000000000003F7FFBFFFFFFFFFFFF80000FFFE08000000000000000000000000000000000FFFFFFFFE000C0073FFFFFFFFFFFFFFFFFFEBFFFBBF8C379D802000000000000003F7FFFFCFFFFFFFFF000003FFF080000000000000000000000000000000000FFFFFFFFC00C00067FFFFFFFFFFFFFFFFFF9FDFFFF1881F9E000000008000000007FFFFFFFFFFFFFFF800007FFFC11000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFF81830007FFFFFFFFFFFFFFFFFFFFF3FFBC18A279802100080004000000FFFFFFFE3FCFFFF000007FFFF0020000000000000000000000000000000000FFFFFFFF33EF40177FFFFFFFFFFFFFFFFFFFFFFFBC98A1498001810800020000007FFFFF701E0DFFE000FFFFFFE0200000000000000000000000000000000000FFFFFFFE7FFF7041FDFFFFFFFFFFFFFFFFFE3FFEB4F8F0BC918380100000000000FFFFFE0000029B003F3FFFB8784400000000000000000000000000000000007FFFFFFFFFFFF80FFBFFFFFFFFFFFFFFFFFF3FBBB0D8B878F18080000000000000D0FFC00000020003DF7FF8A0E048000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000DFFFFFFFFFFF84FFFFFFFFFFFFFFFFFEFFE3FBFBFF838E081000000001000002104378000000001F5DFEFA381F080000000000000000000000000000000000002537FFFFFFFFF1CFFFFFFFFFFFFFFFFFFFF3F3FBE38B100100040000020000001000100000003FE3FDFF9BA05F10000000000000000000000000000000000000001BFFFFBFFE67DFFFFFFFFFFFFFFFFFFFE3F7FBC50883A2201C00000600000010000000000F42E77FFDD720BE3200000000000000000000000000000000000000187FFFEFFFFFDFFFFFFFFFFFFFFFFFFFEBE2F868900383083C0100020000001000000007F863E7FFBE0D207C740000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N6
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout  = (\DIR|Add0~12_combout  & (!\DIR|Add0~8_combout  & !\DIR|Add0~10_combout ))

	.dataa(\DIR|Add0~12_combout ),
	.datab(gnd),
	.datac(\DIR|Add0~8_combout ),
	.datad(\DIR|Add0~10_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0 .lut_mask = 16'h000A;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = 2048'h000000000000000000000000000000000077D000000000BFFFFFFFFFFFFFF9BF8F1E9E28380100020000000000000000000001B09081EFE0058E3FFFFFFFFFFF00000000000000000000000000000000000934000000002FFFFFFFFFFFFFFDFB8E821E00180100000000000000000000000001803901FFE0011C7FFFFFFFFFFF0000000000000000000000000000000000167D0000000003FFFFFFFFFFFFECFF0F979818380100000000000000000000000001D0C901FFE00238FFFFFFFFFFFF0000000000000000000000000000000000073F4000000000FFFFFFFFFFFFFDFC07C21A00300100000000000000000000000001C80001FF000661FFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = 2048'h000000000000000000000000000000000002C7D0000000007FFFFFFFFFFEFDFC05B1984C300000000000000000000000000001608201FC000E43FFFFFFFFFFFF000000000000000000000000000000000000E6F4000000001FFFFFFFFFBF90E807E1500000000000000000000000000000000171300000001C87FFFFFFFFFFFF000000000000000000000000000000000000180F0000000005FFFFFFFFBFE4C085C090000000000000000000000000000000010DF40000003D0FFFFFFFFFFFFF0000000000000000000000000000000000003C0B80000000017FFFFFFFFF743E0448100000000000000000000000000000000148E00000603E1FFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = 2048'h000000000000000000000000000000000000077FE8000000001FFFFFFFFF0038C2F2980003000000000000000000000000000038C00001C07C3FFFFFFFFFFFFF00000000000000000000000000000000000005BFFA000000000FFFFFFFBFF00380000800014000000000000000000000000001FCC0000640F0FFFFFFFFFFFFFF00000000000000000000000000000000000001EFFE8000000002FFFFFFBFE00184000800000000000000000000000000000007B380001FC1E0FFFFFFFFFFFFFF00000000000000000000000000000000000000B7EFA000000000BFFFFFDE6C70C080080000000000000000000000000000001FE9000077C3C0FFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = 2048'h000000000000000000000000000000000000003DFFE4000000000FFFFFDFDE004000080000000000000000000000000000001FC80001CFD704FFFFFFFFFFFFFF0000000000000000000000000000000000000016FFF90000000007FFFFFFFC0000000800000000000000000000000000000003980007FFCE15FFFFFFFFFFFFFF0000000000000000000000000000000000000007BFFC40000000017FFFFFFC0000000800000000000000000000000000000007F8000E7E9C23FFFFFFFFFFFFFF0000000000000000000000000000000000000002DFFF08000000001FFBFFD40000040810004000000000000000000000000000F0003FFF3067FFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N8
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ) # 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0 .lut_mask = 16'hCBC8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N16
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout  = (\DIR|Add0~12_combout  & (\DIR|Add0~8_combout  & \DIR|Add0~10_combout ))

	.dataa(\DIR|Add0~12_combout ),
	.datab(gnd),
	.datac(\DIR|Add0~8_combout ),
	.datad(\DIR|Add0~10_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0 .lut_mask = 16'hA000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFE03FFFFFFF80500007FFFFFFFFFFFFFFFFFFF5FFBEC2000000000000000000000001FFFFFCE007FFF6D10000000000000000000000000000000FFFFFFFFFFFFFF17FFFFFFF00000007FFFFFFFFFFFFFFFFFF66FFFC1F40014800000000000000001FFFF1E003FFFF40F00000000000000000000000000000000FFFFFFFFFFFFFFBFFFFFFFF0000001FFFFFFFFFFFFFFFFFDF7FFBAE70400B8000000000C000000007E3C00FFFFFF378E20000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF8000005FFFFFFFFFFFFFFFFFFBE7DD346001840000000003000000018F000FFFFFFF2379E0000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFF7FFFFFFFFFC007AFFFFFFFFFFFFFFFF9FBFFFDC38404080000000000000000C3C003FFFFFFFEFE3B9E00000000000000000000000000000000FFFFFFFFFFFFFEFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFEF360003000000000000100071E1807FFFFFFFFFE487AFC40000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF9FBFDFBC060E140000000000002387FE017FFFFFFE7FFFED9FBFC00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFDFBFBF501B5E800000800000001FF8007FFFFFF803FFFCF01FFF88000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFEFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFF5FFDE05B4800000000000000E000107FFFE000FFFF1C263F7F800000000000000000000000000000000FFFFFFFFFFFFDFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFDF7FF3FCD7B6B0010400000000000002FF8FF1FFFFBF1D8C7F7F100000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFAF7FFFFFFFFFFFFFFFFEFFFFFFDF5EF8800100000000000000047FE1FFFEFE5221C07CFF000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF9E7FFFFFFFFFFFFFFFFBFF9FFFFFFE1C3882C180000000000003E181FFFFF880DCA317FCFE20000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFDFFFFFFFFF97FFFFFFFFFFFFFFFFFFFDFFDFFFFC1CB9804108000000003807006FF22C03BE907E5FF9FE000000000000000000000000000000000FFFFFFFFFFFBFFFFFFFFF3FFFFFFFFFFFFFFFFFF7FFFF9FDFBC7C00800000000000279C0000003E27CF801E88FFF1FC400000000000000000000000000000000FFFFFFFFFFF7FFFFFFFEBFFFFBFFFFFFFFE7FFFFFEFDF8F9D4C3C038000000000003000190384D1E739BFBFC3FFE37C000000000000000000000000000000000FFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFB7FFEFFF987C58B880000000000002030877836FF7FF3FFFFFFE067800000;
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N24
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~1 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~1_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout  & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout 
// ) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout  & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout  & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~1 .lut_mask = 16'hE2CC;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N30
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~4 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~4_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~1_combout )))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~2_combout ) # ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~3_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~2_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~3_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~1_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~4 .lut_mask = 16'hFE0E;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFBF0006FD85E0000000000000000000001FFFF807FFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007EED0B800000000000000006A29BEFBFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFDF0001E7D8803C000000000001D90435DFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF7E00063EFD1A104F000001CEC31C73BEFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFDF80001E3CF9342881410820A29A7FFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF0000E1CF9F268D1068A38C37DF7FF7DFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE00031E3CFBF7CBA68D37FFFFFBEFFEFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFC0000E1C79F3EFDF7FFBEFFFFFF7FFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF800071E3CFBE7DFBEFBF7DF7FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E00010E3C38F3EFBF7DF7FFBEFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFC0000F1E3CF3E7DF7EFBFFFF7FFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFC00031E3CF9F7DFBEFFFFFFFFFDFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F80000F3E7CF3EFFF7FFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F000031E3CFBFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE00001F3EFDFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFC000033E7DFBFFFFFFFFFFFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFC00000F7EFBFFFFFFFFFFFFFFFFFFCF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000237FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF3FC000003EFDFFFFFFFFFFFFFFFFFE7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F80000007DFFFFFFFFFFFFFFFFF3DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000031FF7FFFFFFFFFFFFFFFFFFFFFFDFDFFFFFFFF7FC0000000FFFFFFFFFFFFFFFFBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h0000000000000000000000000000000837FFFFFFFFFFFFFFFFFFFFFFBFFFBFFFFFFFF7FE0000000033FFFFFFFFFFFBF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000002EF3FFFFFFFFFFFFFFFFFFFFFF7BFDFFFFFFF7FF000000005FFFFFFFFFF3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000FBFEFFF7FFFFFFFFFFFFFFFFFBDAEBFBFFFFFFBFFC0000001FFFFFFFFE7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000283C16AFFFFFFFFFFFFFFFFFEE7DFFFFFFFFFFFCFFF000000FFFFFFF1FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000201261FF7FFFFFFFFFFF6FAFF4367FFFFFFFFFE7FFF80001F8003FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000010201AE3FFEFFFEFB7DF89676CE6FBFFFFFFFFFCFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000005E57549FB7BF7E6B407ECBB53CFFFFFFFFFFFC7FFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000004701EA0FECFCC342C7E6EB7FF7FFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000040009E84440C01016383DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000100200848140000000803CFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000200000040000440100815F9DF29FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N6
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~8 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~8_combout  = (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~8 .lut_mask = 16'h4450;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFF780003FFFFFFFFF0020007FF9FFFF7FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FB9FEFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFDC00007FFFFFFFFE000001FF9D7FF3DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFDFFF3FDFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFEF00001FFFFFFFFF800000CFFC1BF3FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF7FDEFDAFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFB800003FFFFFFFFE00000640C9B37FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFEFFFFFFDFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFE00000FFFFFFFFFC0208057FEFF7FFFEFDFFFFFFFFFFFFFFFFFFFFFFFFFFF7FBFEFFFF7FFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFF7800001FFFFFFFFF00080047C3FFFFF07DFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFC000003FFFFFFFFE008001E43F7FFDEFDFFFFFFFFFFFFFFFFFFFFFFFFFFFEABF7FFFD7FFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFEF000000FFFFFFFFF804200E07F3FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF75FFFFFEFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFBC400001FFFFFFFFF0021020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBFFFFDFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFDF0000003FFFFFFFFC0016E2BDFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF7FFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFF80000007FFFFFFFF801FE3B7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFEFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFBE0000000FFFFFFFFE0073037BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF7FD7FFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFF00000001FFFFFFFFC02203DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFCFFAFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFF7C00000001FFFFFFFF800077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF73FF5FFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFDF000000001FFFFFFFE111FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFBFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFF78000000001FFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF7FFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFE0000000001FFFFFFF8917F1FEE7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFEFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFEF80000000001FFFFFFF197FBFE71FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFBE00000000001FFFFFFE01BFF1F9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFEF800000000000FFFFFFC1BFFFF0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFBE0000000000007FFFFFCBFFFF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFBFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFEF80000000000003FFFFF9FFEF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF5FFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFBE00000000000000FFFFF1FFF1BFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFEBFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFEF8000000000000003FFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFD7FFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFBC00000000000000003FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFAFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFEF80000000000000000007F1FFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFF5FFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFBE0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFEF80000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF1FFFFFFBFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFBE00010800000000000000000FFFFFFFFFFFFFFFFFFFFF1FFFFFFF7FFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFEF8001E44000000000000000003FFFFFFFFFFFFFFFFFF1FFFFFFFEBFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFBE0007D80000000000000000000FFFFFFFFFFFFFFFE3FFFFFFFFB7FFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFEF8001CE5F80000000000000000007FFFFFFFFFFF0FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N4
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~7 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~7_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~7 .lut_mask = 16'hA280;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFF800000000000000000000010004010347FFE47BEFC7BEFFF9FFFFFFEFFFFFF00000000016D403E0000800000000000000000000000000000000000FFFFFFFFFFE0000000000000000000000804609879BC6696BE7C7FEFFF9FFFFFFFFFFFE00000000023F003FF8001000000000000000000000000000000000000FFFFFFFFFFF80000000000000000000000008040C7B5EF9E6DFCFFEFFFBFFFFFFFBE000000000E00E6B83FFF0003000000000000000000000000000000000000FFFFFFFFFFFE000000000000000000000000E180477BFE7F3FFCFFFFFFBFFFFFFF800000000018038705FFFF001E00000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFF80000000000000000000000063814767FA777FFCFFFFFFFFFFFFFF00000009BA70C4400DFFFE001C000000000000000000000000000000000000FFFFFFFFFFFFE00000000000000000000010200003C7E0DE73FCFFFFFFFFFFFFFFC07F9E7FC816120009FFFA0038000002D00000000000000000000000000000FFFFFFFFFFFFF8000000000000000000000FC06827EFC37E6FFCFFFFFFFFFFFFFFF803FFFFC7B87E00C1FFFC00700000C3D80000000000000000000000000000FFFD7FFFFFFFFE000000000000000000041208E027DFCF9E7FFFFFFFFFFFFFFFFFFFFFFFFFC2307C01FDFFF800600000FFFE;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = 2048'h0000000000000000000000000000FFFDDFFFFFFFFF800000000001000000042C00500FFFC7BEFFFFFFFFFFFFFFFFFFFFFFFFFF90107E001FFFC80160001FFFFF0000000000000000000000000000FFFEE7FFFFFFFFE00000000001000000040860E86BFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90687E07C7FF7003C0007FFFFF0000000000000000000000000000FFFFF9FFFFFFFFF800000000000000000EFC60E067FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA8707F86FFF7F007800BFFFFFF0000000000000000000000000000FFFFDC7FFFFFFFFE00000000000000000C88E068FFFFFBFFFFFCFFFFFFFFFFFFFFFFFFFFFFC8487F801F3FE00D003FFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = 2048'h0000000000000000000000000000FFFFEF1FFFFFFFFF800000000000000823CFBC48FFBFE7EFFFFCFFFFFFFFFFFFFFFFFFFFFFEC182F800FFFC01E00FFFFFFFF0000000000000000000000000000FFFFFF87FFFFFFFFE000000000000000038A7E047FFFE7BE7FFDFFFFFFFFFFFFFFFFFFFFFFB830770007FF803C0DFFFFFFFF0000000000000000000000000000FFFFFDE1FFFFFFFFF8000000000000000381C41067EFCFFEFFFDFFFFFFFFFFFFFFFFFFFFFF84C007001FFF8079BFFFFFFFFF0000000000000000000000000000FFFFFFF07FFFFFFFFE0000000000000004C2207DE73FCFFEFFFDFFFFFFFFFFFFFFFFFFFFFFF870CF001FFF00F7FFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFB81FFFFFFFFF80000000000000064070E161D7C7FEFFFDFFFFFFFFFFFFFFFFFFFFFF9C607E001FFE01FFFFFFFFFFFF0000000000000000000000000000FFFFFFDEC7FFFFFFFFE00000000000000204717DE1FFE7FEFFFFFFFFFFFFFFFFFFFFFFFFFF9C00FE001FFE03FFFFFFFFFFFF0000000000000000000000000000FFFFFFFF81FFFFFFFFF80000000000001300F06867E7C7FEFFFFFFFFFFFFFFFFFFFFFFFFFFEC70FE001FFC07FFFFFFFFFFFF0000000000000000000000000000FFFFFFFBC07FFFFFFFFE0000000000000203F83DE5FFCFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF8F9FE00FFF81FFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFF81FFFFFFFFFC000000000010203FA4E67B3CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE879FE03FFF03FFFFFFFFFFFFF0000000000000000000000000000FFFFFFFF7907FFFFFFFFF000000000406F17F81EAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDCFBFFFFFFE07FFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFBFF1FFFFFFFFFC00000000401B3F7A3F6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4FBFFFFFFC0FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFEFF43FFFFFFFFF00000000008BC1FBB7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFFFFC1FFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFF7800FFFFFFFFFC000000000FFC73D0D67FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFCDFFFFFFBF83FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFC003FFFFFFFFF8000000400FFC7FFFF7FFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFA9FFFFFEFF0FFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFEF000FFFFFFFFFE000000401FFE7BFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFDFE1E7FFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFF8103FFFFFFFFF80000021938F3F7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC3DFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFDE0007FFFFFFFFE000002021FFBFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFDFD8FEFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFF0001FFFFFFFFFC00000003FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFBFF1F3FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFBC0007FFFFFFFFF00000003FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFEFFE3E7FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFE0000FFFFFFFFFC004002BFFFFFBF7EFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFDFDCFEBFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFC0000000C0000000000000000000000783060E503E7D7FFFFFFFFFFFF0203FF91FF1FF3FFFFFFFFFFF00F000000000000000000000000000000000FFFFFFFFFF8000000C000000000000000000808081060E8227FC7F7FFFFF7FFFFFFF9FFFFF1FF1FFFFFFFFFFFFFE00E000000000000000000000000000000000FFFFFFFFFF000000C00000000000000000008008C40703012DFC7FF7FFFFFFFFFFEFFFFFFF1FFBFFFFFFFFFFFFF801E000000000000000000000000000000000FFFFFFFFFF80000C000000000000000000008081C1060F067DD47FFFFFCFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFE001C00000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFE800C00000000000000000000080004183070673F8FFFFFFDFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF00038000000000000000000000000000000000FFFFFFFFFFF20C00000000000000000000004000C4C79F1B7B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000078000000000000000000000000000000000FFFFFFFFFFFFC00000000000000000000001400044073C8627FDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFC000070000000000000000000000000000000000FFFFFFFFFFFC000000000000000000000006020000E77E061FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000F000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFF800000000000000000000000000C0043E75D867FDEFFF7FFFBFFFFFF7FFFFFFFFFFFFFFFFFFF8000001E0000000000000000000000000000000000FFFFFFFFF000000000000000000000000000000043675EB67FFE7EF7FFFDFFFFFF7FFFFFFFFFFFFFFFFF000000001C0000000000000000000000000000000000FFFFFFFE0000000000000000000000000001C0014B070F436E7C7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000040003C0000000000000000000000000000000000FFFFFFFF0000000000000000000000000000C0444F2747870E7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000007C00038000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFC000000000000000000000001001C0404007C71F7EFFFFFFFFEFFFFFDEFFFFFFFFFFFFFE0000005A0000700000000000000000000000000000000000FFFFFFFFF000000000000000000000000000C0C041C74EFFEFFFBFFFFFDFFFFFFEFFFFFFFFFFFC000000073A0000E00000000000000000000000000000000000FFFFFFFFF800000000000000000000000001C08043AF77C5DDFE3FFFFF9FFFFFFEFFFFFFFFFF000000003DB20000E00000000000000000000000000000000000FFFFFFFFFE0000000000000000000000000141D07976FFC7CF7C3FEFFFDFFFFFFEFFFFFFFF8000000006A08E0000C0000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N0
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~5 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~5_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~5 .lut_mask = 16'hF2C2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFE040000000000000000000000000000000000A00413DFFFFFFFFFFFFFFF7FFFFFFFFFFFFFC1FFFFFFA2F0000000000000000000000000000000FFFFFFFFFFFFFF18000000000000008000000000000000000990003E0BFFEB7FFFFFFFFDFFFFFFFFFFFF01FFFFFFF900E0000000000000000000000000000000FFFFFFFFFFFFFFA00000000000000080000000000000000208004518FBFF47FFFFFFFFF7FFFFFFFFFE03FFFFFFFFD801E0000000000000000000000000000000FFFFFFFFFFFFFFC00000000000000C00000000000000000041822CB9FFE7BFFFFFFFFFDFFFFFFFF80FFFFFFFFFFC3801C000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFF800000000000006000000000000000060400023C7BFBF7FFFFFFFFFFBFFFFFC03FFFFFFFFFFFD03C01C0000000000000000000000000000000FFFFFFFFFFFFFF0000000000000200000000000000000000010C9FFFCFFFFFFFFFFFFEFFFF01E7FFFFFFFFFFFED07D03C0000000000000000000000000000000FFFFFFFFFFFFFC0000000000001000000000000000060402043F9F1EBFFFFFFFFFFFFFF8001FFFFFFFFFFFFFEE61FC0380000000000000000000000000000000FFFFFFFFFFFFF800000000000080000000000000000204040AFE4A17FFFFF7FFFFFFF8007FFFFFFFFFFFFFFFF661F8078000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFF000000000000C0000000000000000000A0021FA4B7FFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFBF703F80700000000000000000000000000000000FFFFFFFFFFFFE00000000000600000000000000000020800C0328494FFEFBFFFFFFFFFFFFFFFFF00FFFFFFF5FF07F80F00000000000000000000000000000000FFFFFFFFFFFF800000000006000000000000000000100000020A1077FFEFFFFFFFFFFFFFFFF801FFFFFFF1F7E807F00E00000000000000000000000000000000FFFFFFFFFFFF000000000620000000000000000040060000001E3C77D3E7FFFFFFFFFFFFC007FFFFFFE7F237C17FF01E0000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFE000000000700000000000000000000200200003E3467FBEF7FFFFFFFFC000FFFFFFF3FE0070605FFE01C00000000000000000000000000000000FFFFFFFFFFFC00000000100000000000000000008000060204383FF7FFFFFFFFFFFC783FFFFFFC0020040FE80FFFE03C00000000000000000000000000000000FFFFFFFFFFF80000000180000000000000180000010207062B3C3FC7FFFFFFFFFFFCFFFE6FC78B1F13A7FFFC3FFFC83800000000000000000000000000000000FFFFFFFFFFE0000000180000000000000000000480010006783A7477FFFFFFFFFFFFDFC0807831FE1FEFFFFFFFFF98700000;
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N10
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~6 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~6_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~5_combout  & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout 
// ) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~5_combout  & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout  & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~5_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~6 .lut_mask = 16'hE2CC;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N8
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~9 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~9_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~6_combout )))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~8_combout ) # ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~7_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~8_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~7_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~6_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~9 .lut_mask = 16'hFE0E;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y62_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000007FFFFFFF081040000000000000000003F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFC102000000000000000001FC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF8200000000000000000FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFF00000000000000007F00000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFCC000000000007F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFA0000000000FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFE000000001FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFF0000000FFFC00000000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFE07FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF0000000000000000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y67_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000007FFFF902021FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000003C00000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF8102047FFFFFFFFFFFFFFFF84104104000000000000070000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE182060C3FFFFFFFFFFFE20820820000000000000001E0000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF9C102040830FFFFFE30000000410000000000000003800000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000003FFFFFE1C30608106082041041040000000000000000000F0000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF1E3060C1020C1040020820800820000000000001C0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFCE1C304083041020800000410010000000000007800000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF1E3860C102080041000000800000000000001E0000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000007FFFFF8E1C30418204104082080000000000000000780000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFEF1C3C70C104082080041000000000000001E000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF0E1C30C182081040000800000000000007C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFCE1C30608204100000000020000000001F000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000FFFFFFF0C1830C100080000000000000000007C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFCE1C30400000000000000000000003E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFE0C1020000000000000000000000F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFCC1820400000000000000000007E00000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N24
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~13 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~13_combout  = (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~13 .lut_mask = 16'h5404;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'h0000000000000000000000000000000000000000FFFFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFC00180000000000000000000000000000000000000000000000000000003FFFFF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FF000300000000000000000000000000000000000000000000000000000001FFFFFE0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFE0027000000000000000000000000000000000000000000000000000000007FFFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FF80006000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'h000000000000000000000000000000000000000001FFFFFF0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FF0000C000000000000000000000000000000000000000000000000000000000FFFFFFE000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FE000180000000000000000000000000000000000000000000000000000000003FFFFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77F8000380000000000000000000000000000000000000000000000000000000001FFFFFFF0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE000030000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000007FFFFFFE000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8C00006000000000000000000000000000000000000000000000000000000000003FFFFFFFC000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000C000000000000000000000000000000000000000000000000000000000000FFFFFFFF8000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000180000000000000000000000000000000000000000000000000000000000007FFFFFFFF000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0080380000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'h000000000000000000000000000000000000000000001FFFFFFFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0300700000000000000000000000000000000000000000000000000000000000000FFFFFFFFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C00E000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFE00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000C000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001800000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y58_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000003FFFFFFFFFFE00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800300000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0006000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000C000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00038000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000007FFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000700000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000E000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001C000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000380000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000700000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000E000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000018000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000007000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000007FFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000E00000000000000000000000000000000000000000000000000000000000000000000000001FFFFE03BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000001C000000000000000000000000000000000000000000000000000000000000000000000000007FFFF8207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000078000000000000000000000000000000000000000000000000000000000000000000000000001FFFFE30207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000E0000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N8
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~12 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~12_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~12 .lut_mask = 16'h8C80;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = 2048'h00000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC006000000000000000000000FFFFF0000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0600000000000000000000000001FFFFF000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000001FFFFF00000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000003FFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = 2048'h0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000007FFFFF000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000007FFFFF00000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000FFFFFF0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = 2048'h000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000001FFFFFF0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000003FFFFFF000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000003FFFFFF000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000007FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = 2048'h0000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000400000FFFFFFF0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000004400001FFFFFFF00000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000024C00001FFFFFFF00000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001F7C00003FFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = 2048'h00000000000000000000000000000000007FE0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000003FF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0C0000000000000000000000000000000000000000000000000000000000FFE0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000007FF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF84000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = 2048'h000000000000000000000000000000000001FFE0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C000000000000000000000000000000000000000000000000000000000000FFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000000000000000000000000000000000000000000000000000000007FFE0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB80000000000000000000000000000000000000000000000000000000000001FFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = 2048'h0000000000000000000000000000000000000FFFF0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000060000000000000000000000000000000000000000000000000000003FFFC0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001E0000000000000000000000000000000000000000000000000000001FFFF0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000003E00180000000000000000000000000000000000000000000000000007FFFC0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FE00300000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = 2048'h000000000000000000000000000000000000003FFFF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003FE00300000000000000000000000000000000000000000000000000000FFFFE0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000007F800E000000000000000000000000000000000000000000000000000007FFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FF001C000000000000000000000000000000000000000000000000000001FFFFF0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003FE001C00000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N26
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~10 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~10_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ) # 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout  & 
// !\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~10 .lut_mask = 16'hF0AC;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = 2048'h000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000002BFFC00007FFFFFFF000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFC0000FFFFFFFF0000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000143FFFC0000FFFFFFFF0000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007003FFFC0001FFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = 2048'h00000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000007C4181B8003FFFC0003FFFFFFFF00000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800061FFF479E00003FFFC0007FFFFFD2F000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFC78000003FFFC000FFFFF3C27000000000000000000000000000000038000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC78000003FFFC001FFFFF0001;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000003E0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC78000003FFF0001FFFE0000000000000000000000000000000000001F8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC70000003FF80003FFF800000000000000000000000000000000000007E0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC78000003F800007FF4000000000000000000000000000000000000003F8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC70000003C00000FFC0000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = 2048'h000000000000000000000000000000001FE0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF060000000000001FF000000000000000000000000000000000000000007F8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF040000000000003F2000000000000000000000000000000000000000003FE0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000640000000000000000000000000000000000000000000FF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000080000000000;
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = 2048'h000000000000000000000000000000000000000001F800000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFC00FFF000000000000000000000000000000000000000000E0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFE001FFF00000000000000000000000000000000000000000040000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000001FFFFFFFFFFE0001FFF0000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFFFFFFFFFFC0003FFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFC0003FFF00000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFF80003FFF0000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFE00007FFF0000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFE00007FFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFC0000FFFF00000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE7F80000FFFF0000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF9F7F80001FFFF000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F9FE800001FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F0F9FA000003FFFF0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFF1FC3F017F0000003FFFF0000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E00C400003C0000007FFFF000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F87C000000000000000000FFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N28
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~11 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~11_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~10_combout  & 
// (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~10_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~10_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~11 .lut_mask = 16'hE4AA;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N26
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~14 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~14_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~11_combout )))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~13_combout ) # ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~12_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~13_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~12_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~11_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~14 .lut_mask = 16'hFE54;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = 2048'h0000000000000000000000000000FFFFFF100060278CD70F6EB8F1821EFFEDFFBFEFCB8001B84133B47437FD3FED72FFFFF64A0DC2BEA293E065383F7F0000000000000000000000000000000000FFFFFFEC0038CF87EF4FFE819151FEF7F7FB9F678643996941B3A210F5FE7FFC768606C60B0536C8BE4431F4D0767E0000000000000000000000000000000000FFFFFFFFE00E678FFFF6FA118069F9FFFFFF7FBF384A106392172233F3C17FEC7E4511DDA8EB83C333A4537680EDF80000000000000000000000000000000000FFFFFFFFFF42A64FF3C1F189F00001DFFFFF1E7FA8840182C0F32C07E35CBFF87897108C53038400C849797181E180000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFA962F18CBFF9DB40E05FBFFFF9C7EA89805888002600E570FF7F0FC32B4E3F34836470521FB4203E3C00000000000000000000000000000000000FFFFFFFFFFFF51271EC1DF1E787E1DFFFFEFDFFFEC381F238C134000DF1F7FF47C64E93681DBD8463F377C474748000002D00000000000000000000000000000FFFFFFFFFFFFE4FFEBE59F14301E3F7FFFF03F97D8110C8390132083FFFEEFFCE62CA94833D902B3B925E87C8C800000C3D80000000000000000000000000000FFFE3FFFFFFFFD7E3E6CBF1C52821F7FFBEDF71FD8211061881028037FF9FFF8E414378021A9C4DBF40A099C01A00000FFFE;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = 2048'h0000000000000000000000000000FFFF2FFFFFFFFF7E7FA1FB8D1A871B3FFBD3FDAFF00038430000002C47CDF7F06581FFF000C2C6C9D3A43C6382A0001FFFFF0000000000000000000000000000FFFF67FFFFFFFFDDB1A67B0E1A8F3B7FFBF79F1794003000020009BD7FC7EFF14200DFFD80A8B6AD9313DFBE8440007FFFFF0000000000000000000000000000FFFFA1FFFFFFFFFFF8706F868BDF475FF1039F1F98040000020470469319EFF06E801FFF8880168C700B1D6C08000BFFFFFF0000000000000000000000000000BFFF8B7FFFFFFFFEBC214FE741C3C7BFF3771F97000004000343684B9F32CFE6E4B03FFFFCBA6A0E51E9A88D02003FFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000003FFFEEAFFFFFFFFFA800E7E401CB87B7DC3043B700401812011361CF8F72FFDFF17007DFFC9EF2D012CCBC5A0200FFFFFFFF000000000000000000000000000003FDF2EFFFF7FFFFE9187F80004BC7FFFC7581FB800018479C2A7A5FFD79FFB5F070019FFC761EF8D77F8450840DFFFFFFFF00000000000000000000000000000045BC1BFFFFFFFFF8037FE0006D86EFFC7E3AEF981030030A6A685DDC7BFE3FD560000FFC1A3D90FD01F6B781BFFFFFFFFF000000000000000000000000000000010FCEF06B7EDF7CC0DFE180E8CF9FFB3DDF8218C132070E62C14F9DFFFF3FE260000FFE54F5B0E4A0DDEF07FFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = 2048'h0000000000000000000000000000F980000000FFFE00007FC006FAF0004001DE43011FF60FBE1F5FFBEC20800073FFFDF81F00FE00FFE011FEF6B19C00B56FFF0000000000000000000000000000FFE00000003FFF1C00FFE0087FC000C0130D02005FF88FD7366FFFC1F4801482DC74E01BFF8003FE00106BF9DFFD3D977FFF0000000000000000000000000000FFFF4000001FFF8C03FFE0083F0000401411CE1010780FA477FEBAE70480B807FCFCC11BB00037FF80DDF13FFFFE0136DFFF0000000000000000000000000000FFFFBA80001FFFBE06FFF0060007F2402E1BAC008DEF0FFF3A7CD3460198420EFDB841608003FFE956677DBFBF941EEEDFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = 2048'h0000000000000000000000000000FFFFFEC00007FF7F0E7FF0603FF8782430101C0005FF89FBFFFDC384058B00473F9000C0000114D9C4FFF03F790C1362FFFF0000000000000000000000000000FFFFFFF00003FCFE122FF8FFFFFEF00215C3DC029FCF4FFF6EF36000338400F7FFF00180014A1F9823DE703E80D410A37FFF0000000000000000000000000000FFFFFFFD0001FDFEC007F1BFF7DBF240140990468FC9AADD7BC060E1402000EBF9E1061AAFEC6800C3C418C05615B3B7BFFF0000000000000000000000000000FFFFFFFF0000F3FE8003F17F03FF700000738E808EFD0BFBF501B5E80C0008FFDB001EC19CF800100150DFFFF9D473FFF87F;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFF8000CFFF0003FC2709F8E0020B1FA38F9FFE95FFDE05B48001A0006FFA313A37FEF800017B727FFBDDC2CB7100010000000000000000000000000000FFFFFFFFC0003FFC0003FC01AB61C400861C0B9AFFFCF7FF3FCD7B6B0393443C5E31727FFFD005C16000246432A3877000000000000000000000000000000000FFFFFFFFE800CDFA0003F0050A7BC6010B1219A2FBEFFFFFFDF5EF88039602BD93C158FFFFADE622001018D58BA2BFE8000000000000000000000000000000007FFFFFFFF00105F70003B1C0003AC60008049A57BFF8DFFFFFE8C39A2D9A00BFBD33B0DFA12260000067DDE411FABA8E0000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFF40203E70001F0B0305FE8309023B092F7DFCDFFFF18CB98059280FF1C23215D5CF900D4E69D62F39D726818000000000000000000000000000000003BFFFFFFFF0000D30001C75170BB7440043F80677FF5C9FD3B46C008031005EE9C042E4DFFFFC19BE83D696960DCE72C0000000000000000000000000000000013FFFFFFFF1C018A800158F31EF980E0008709FFFEEDC8F9D4D3D038809041D9040300019223781F5FAC340436C1976800000000000000000000000000000000020FFFFFFFFE0180000A6AF36BC90380001C29DB7FEEEFF987DD8B8C111041FFAC0AAE66FE1B3AF1A4BFE77C581F24F00000;
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = 2048'h000000000000000000000000000000000187A8100518216090F604F4CB9FF9BF8F1E9E293A032CB2C307BFFFFF3FF8C2D00FFE3EF591F61A0A7E1FFFFFFFFFFF00000000000000000000000000000000005D30000000001850F28061C78FFDFA8E821F011A0308A8F00FDEEFC7DF90D0000BFE4C3631E7EC94EC3FFFFFFFFFFF0000000000000000000000000000000000147C000000000A0A72002287FFECFF0F9798183E010308E29FFFFFF3CB11E00007FE16CD21EFF277D87FFFFFFFFFFF000000000000000000000000000000000009BE400000000200F00838BF7F7DFC07C23A0132050A08F1FFFFFF73CFA3E00001EE3BAEE1FF1C8D80FFFFFFF7FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = 2048'h000000000000000000000000000000000002A7900000000050701038F3EEFDFC15B1984D30205F6BFFFFFF7BBFDFC3C00021CEC540C1FC7C6183FFFFFE6905FF00000000000000000000000000000000000136C800000000044A2033DCBF906807E150000030F739EFBFFEF3BF3FEACF500046C986C003EF1337FFFFB000097F000000000000000000000000000000000000748980000000060B0239FDBFE4C085C090000010E5F1C5BF9E77BF7F479F204006008DC00C17F2F7FFEB000000070000000000000000000000000000000000001C092000000000898A3BFFFF743E04481000280638FBAD7EFFFFBF7FFFFA0000062C99802190A3CFFFC800000001;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = 2048'h0000000000000000000000000000000000000A4E400000000050830DFFFF0038C2F29800030E78FBFF47FFFFBE7FFFE6C0000E493381866E279FFA0000000000000000000000000000000000000000000000078C12000000000003081FBFF003800008000140FE7FFF4FFFEEFCFFFF66E00064F337063BE657FD200000000000000000000000000000000000000000000000024FE40000000003018C3FBFE0018C0009080786EFD77F7FFFBEFDFFFF3F920109BC6708EED8DE600000000000000000000000000000000000000000000000000035EB700000000068800BDE6C70C08008100400FFD77F7FFFFFFEFFFFFDD80233FECFF3AB5BE480000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = 2048'h000000000000000000000000000000000000000B6090000000002C5E4E57DE00480008000020F7DBA77F7FFFFFFFF3FFC88463F9DFC6474F31000000000000000000000000000000000000000000000000000016F00600000000E43E7CFFFC000000081040043DFB1F7EDEFFFFEFF6EFE000F1D49F192F39200000000000000000000000000000000000000000000000004AA8817F636000100FF9A777FFFC8000000901040CB1F1BF7FFFFFF9FBF3FBF80004A73C713FF44600000000000000000000000000000000000000000000000106DEF1F298D80023BFFFE17BFFD40000040953004519C1FB7FFFFFDFFFF9BF6800068DF8CF7EE02800000000000000;
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000002DFFFFFBF82C00140F2F36A1800003033CDFFF86CC9F1AFD982802DF80FF9F80843B71CB2900FC9E0FC4BF8FEEC000000000000000000000000000000000000000FFFFF7FC7000300C2F17A8101043073437F5ECBD17DD8128080F74CBD79C5963D20E79A9FBFFF8F9E0001F91D9006B00000000000000000000000000000000001FFFFFFCF00D204C3FFF880C3A0B3F353F73BE84CFED2029009DC00098FA20EE079FDFFF5FFF823004397CC18009FFB00000000000000000000000000000000006FFE7FDF04D4A0E3FF8460000426DB717E3EE9C0F9822B80037176C5FF2E10BFDB7F1FFAFFFE8003FFFFBC77C0FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = 2048'h000000000000000000000000000000000017FC17BCCFC060A2F325670260963F75FF9E64D8F98C070007C1E68DFF0CB0BFC3F7CFD4FFF0000FFC19BF5F9BFFFF000000000000000000000000000000000007F38DE8FAC0F8E393A570008147FFA1FF1B2A60E484800006F3065FFE0C809C840020F4FF00007FE05B3C9BBFFFFF00000000000000000000000000000000000084C27FD8C0F3FAB325A00002D17E91FF9BEAC379D80300E433E61FF3D840BD80030016E4000FFFC1A00AF6FFFFFF0000000000000000000000000000000000000F1DFF99905F9EF3256580070BF9DDFEFF1881F9E00004002B8018FB9800218000000000007FF4144DC3EFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = 2048'h0000000000000000000000000000000000007FDCFE98007FCF7B240400C47FFFD3BD9C1AA27981210429C3141BB9DC80000001C030000FFF0447DF6FEDFFFFFF000000000000000000000000000000000000DC10B6E880E3C8FBF5F600C67FFBDC7F8C9EA9498011812886028BFD908000008FE1F2001FE28DF1DE1FCFFFFFFF000000000000000000000000000000000003A3C08FBE222407FBD5C130817FF03BFEB4EAF0BC91BBA011AC0087E8F0000001FFFFFD64FEA2E08F1787C7FFFF7F00000000000000000000000000008000000111F707F2056C6F9BFE907C23DFF321BAA0D9B878F1908000DEC44B71812F003FFFDFFDFF8B62E093FB1FCFFFF43F;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = 2048'h0000000000000000000000000000F2000000402307BC210EEDDDFA8089382FFABBBFBFE81AE28174000178941BFBB1FBC87FFF5DF39D7A8873F1C60F8FFF80000000000000000000000000000000FDAC800010B3A0EB63067C5BF9808438FBFB3B3FBE3AB30010004001C3AC0BFE18FFFEFF9F07CAA5C1BF5C25EA0E0FFE00000000000000000000000000000000FFFE4000000FB99E71067C79F3901D7EFFFE7B7FBC50883A2201C00387EC3BFE12FFFFFF8E06CAD58BB6FBBDE41F1FF400000000000000000000000000000000FFFE78000005263E71867D78F1860C61FFFEBE2F868900383083E077A5AE3FF652FFFFF00A6C7BCDA2E950C1F83B3FE00000;
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N8
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~15 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~15_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ) # 
// (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout  & 
// ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~15 .lut_mask = 16'hCCE2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N10
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~16 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~16_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~15_combout  & 
// (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~15_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~15_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~16 .lut_mask = 16'hCAF0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h0000000000000000000000000000E0000000000000000000000000000000000000040F82DBD64A9C9B0779DE424FF000034000000000FFFFFFFFFFFFFF7F00000000000000000000000000000000DC800000000000000000000000000400000001618F80E06BA08555EF6E2E31FE00000A00000000001FFFFFFFFFFFFFC940000000000000000000000000000000FFE000000000000000000000000000000000003F05D0403CD0D57ECB2F9A6F80000E1000000000004EFFFFFFFFFFFFFB24000000000000000000000000000000FFCE008000000000000000000000020200000002B19C003FF2B6AADDE274000003A880000000000003FFFFFFFFFFFFFF8839;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h0000000000000000000000000000FFF7C800000000000000000000004000400000002B01E01A4F803258800000007900000000000000107FFFFFFFFFFFFFFB530000000000000000000000000000FFFFFD10C0000000000000000000000840200000022064083B8005FFFC00005FA400D80000000000003FFFFFFFFFFFFFFFFC0000000000000000000000000000FFFFF04010008000000000000000004251404000000942103FD001FFFFFFFFF74A47CE0000000000007FFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFD7C3E9500000000000000000118200000000001B60FDFF800FFFFFFF9FDC7FFFB400000000000E9FFFFFFFFFFFFFDFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFDFED9E0080000000000090500BC980000000007981D3C001F802C9F44FFFFFF5000000000000BDFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFEFDFE51C001000104820769893190400000000120AA8B9C1FB7F87BFFFFFFFF1000000000003BFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFA1A8AB6048408194BF81344AC300000000007D9DFFFFFFCE1FFFFFFFFFF40000000000053EFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFB8FE15F013033CBD3819148008000000000007CF3133A3FFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFBFFF617BBBF3FEFE9C7C24000000000000FFFFFFDFFFFFFFFFFFFA0000000000000FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFEFFDFF7B7EBFFFFFFF7FC301000000000000000000050DFFFFFFFFFFA0000000000005BFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFDFFFFFFBFFFFBBFEFF7EA0620D60000000000000000004BFFFFFFFFFF80000000000003FFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000CCD5DF993F700C7E79000000FFFFFF1DACF6E659C840B55B400FFFFFFFF3000000000000000000000000000000000000000000000000000000000000000000003199EFCE951F3CF271800080FF763F6ACAD6A0B5EC345AAE0067FFFFFFFB800000000000000000000000000000000000000000000000000000000000000000000978FFE75D7DBC8961002199FE100958611B75FAF41E2D1400FFFFFFFFFB9A000000000000000000000000000000000000000000000000000000000000000000005BFFEC333183744567266B13A8A5FC104C1ADCCA0F8E10027FFFFFFFFFFC000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000053FFFCDB94345CC83426B4BAEA41F6D982137E670687F00BEFFFFFFFFFFC80000000000000000000000000000000000000000000000000000000000000000000065FFC07CDA323A8252834FAC641A734016DC5228B4040358BFFFFFFFFF9000000000000000000000000000000000000000000000000000000000000000000000273FE0375B9D72B84BAF6E8FB4B6A88C831F4B145AB844401FFFFFFFFFBE000000000000000000000000000000000000000000000000000000000000000000000C3BF4427CD549B8CEF93400749030575997A58B22728E001BFFFFFFFFFFD2000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000001A77C0237504F6C8B1FE2A8550010FD79D312C183E45A001FFFFFFFFFFFD8400000000000000000000000000000000000000000000000000000000000000000003872007A762B241B7734C1618A837D7CF6A9606F81100006FFFFFFFFFFFEB0000000000000000000000000000000000000000000000000000000000000000000048B0004AD49A62C36B648805255969D7D74BA7C04200005FFFFFFFFFFFED000000000000000000000000000000000000000000000000000000000000000000000D3B80F33599B4C59D12C24D8EECB1DAE3201F809800001FFFFFFFFFFFFB40000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000012740F0632D56E344EB23A6CB3E5961413DF80C8000003FFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000028687E515E9BF2BA69CB30779F4DF7B1EFE02F00000007FFFFFFFFFFFFD000000000000000000000000000000000008000000000000000000000000000000000070A3FC3962FAD1F54E5D973C32349667C0098000000157FFFFFFFFFFFF10000000000000000000000000000000000D00000000000000000000000000000000000F0A9878B6F15422A6A9CB7758DF63FE00760000000017FFFFFFFFFFFFB000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N14
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~18 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~18_combout  = (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~18 .lut_mask = 16'h3022;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'h0000000000000000000000000000E000048FFFFC6074170F91FFFFE6FD5FF80060000843044001C0A1FFFEFBFFFF23F79B90001BF1A0FCF1F0000000000000000000000000000000000000000000FA203827FFFC3F030C4F7FFFFFF9BB1FFE0062800C20000015105ABFBFFB9EFF87F7336000B76601EFC378000042000000000000000000000000000000000000FFF6DBFFFFFFDF018FB3FFFFFFFF1B1FFF3003E40C020100357006F5BFFBFFFFC9E9860003B605079387F00004EF380400000000000000000000000000000000FFFBFFFFFFFFFBC53FC47FFFFFFFCFBFFF9BF364C800001051C316FF37FFF7FFD3FF878000742B8F6904A9B2FFFFFF600000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'h0000000000000000000000000000FFBFFBFFFFFFFAD013C19FFFFFFFFFFDF7FA80100800010681F106FD29FFFCFA06EFCFD8001B2C1CD4351FFFFFFFFFFD00000000000000000000000000000000FFFFFFFFFFFFFEA209F823FFFFFFFFBFF7FFB83C00020F8AE46B20FE6FF7B8EEB7DDEF00013FA038402BBFFFFFFFFFBC80000000000000000000000000000000FFFFFFFFFFFFFFBC907E05FFFFFFFF8FD7FFE1A40801210EE76604FE3FF778E9FFFFDE0004E49E75E9F3FFFFFFFFFFFF40000000000000000000000000000000FFFFFFFFFFFFFFD50F0F03DFFFFFFFF1FBDDF1F80C41000EEBE644FE7FC707FBDFF8810003FDACE483C4FFFFFFFFFFFFE800;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFF7BAE781DBFFFFFFFD7FDEFDF000183008F16714FA7FE1C0DFFFF01B80017FB554094BFFFFFFFFFFFFFE100000000000000000000000000000FFFFFFFFFFFFFFFCEF9BE1FF7FFFFFFF8FFE91D420013204F9791DFA7EE7F19FFFE3FF8000DFED440F13FFFFFFFFFFFFFFF40000000000000000000000000000FFFFFFFFFFFFFFFFFB8E61FB6FFFFFFFFBFE01C484031801FFC99BFC7F8CF77FFFFBCF000107E010330BFFFFFFFFFFFFFFF70000000000000000000000000000FFFFFFFFFFFFFFFFD94679DBCFFFFFFFFFFF8CFC84010E09FFE7FFFD9F8BFE3BBFE3D000000FF7D30C14FFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFEFF31801F51FFFFFFFEFDDFC24110E9DF7E7FFF8FF9FDF359EE797600000814F6C68FBFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFF3408F00FD9FFFFF9773FFF8801C461FFFFBFBFDBF9FC67FBCF5971000000047C0600067FFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFAD03FE21FFD3FFFF905EEE300010007F7FADBF9BFFFFF7F0C6F38000000032EE1400023FFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFF43DF601BFC7FF4001FFC00003000BF7810B3F7EFFFFFFDF1F080800006FDE020000103BFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFBF0476001D06FD40001F6E80E01184014413F9FFBFFFFFF75B48340000FE3F0500000017DFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFE73B0880170207480003E6804018E01847117DFF3F3DEFBFF48099800FFD600A00000005FFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFBD2611F0D06FB3000004FE400E06405061073BF7FFF89FC802010A03FE7FC10000000005DFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFC6A76F7001FFFC3000000E40000F4078200F3FE7FFF91C4080024FFFEB3A0400000000001DFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFCD2F5B83DF701FF902180001E40000E4278421F1FC3E38F8C84000FF7FFE532180000000000157FFFFFF0000000000000000000000000000FFFFFFFFFFFFFFF6810FEF8AF07E7FF002124000160010E404043FF3FEFFFDEFD80084DFFFFA5B43E0000000000017FFFFFF00000000000000000000000000002FFFFFFFFFFFFFF61010378AEFFFBEF006FE4F00003000E438047BFFFDFDFFE7E181843FFFE03E064000000000000EFFFFFF00000000000000000000000000003DFFFFFFFFFFFDDB80000FE7DF8FC3FC0DFFF966003A0003EE0C7DF7FDFFFFFE33008FFFEF34780E800000000000009FFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'h000000000000000000000000000005F3FFFFFFFFBDC0000003FA5C08F34407BFFE026AC3C008E98D5FF7FBF9FFFF22CFFFFFBC96780C7E0000000000013FFFFF00000000000000000000000000000065FFFFBFBEEE000000007E4C08204083FFFFF80FB676006FFFFFFFFFFFFBFE7DBFFFFEE24BF01BFB8000000000001557FF00000000000000000000000000000263FEFF3BF529000000001FB5A033807FF89FFC201DFE807FDFFDEFF7FFFFFD23FFFBCE192FD03FFF740000000000091FFF00000000000000000000000000000005DB35FDB9800000000007EBE332603FF9C7FD6000F7AAFB7FF9EEFF87F7FFD3BD97FABC9F006FFFF1000000000000BDFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h0000000000000000000000000000000040444E2C0C00000000013CC3F7F1BFFF45FFF000400F56D61B9CC71FFF7F3F787FF75EED004FFFFF000000000000827F00000000000000000000000000000000040801080000000000003703DF8077FC4C3FF000071FFD501F988E1FE7C40002C0A6ABF001BFFFFFE000000000000027000000000000000000000000000000000000000080000000000003C2877E65830243D800061FFFF563C830030800000C4AC765C0047FFFFFF80000000000001B000000000000000000000000000000000000000000000000000003BFD5D71C2B70803F900001B7CFF598621000008296416BB2F00CFFFFFF6000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N4
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~17 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~17_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~17 .lut_mask = 16'hB080;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N0
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~19 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~19_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~16_combout )) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~18_combout ) # (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~17_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~16_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~18_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~17_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~19 .lut_mask = 16'hAAFC;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[11]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'h000000000000000000000000000000000000000000000043F877FFE2F9800000096E80E01184000000060040000008A4B7CBFFFF0060FF000000000000000000000000000000000000000000000000000000000000000008FC08FFE8FFD000000126804018E00000000200C0C210400B7F667FF0018BFE0000000000000000000000000000000000000000000000000000000000000000063C011FF2FFFD40000027E400E0640000000C40800076037FDFEF5FC00E03F80000000000000000000000000000000000000000000000000000000000000000020408F7FFFFFFE8000004E40000F40000000C0180006E3BF7FFDB00011D1FD0000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000807C1FFFFFF903400000740000E40000000E03C1C70737BFFF008000645FA0000000000000000000000000000000000000000000000000000000000000000000317C007FFFF0001A8000000010E40000000C0100021027FF7B20000390BF60000000000000000000000000000000000000000000000000000000000000000000041C087FBEF000006A00012000E400000000020200181E7E7BC0001A4BFF400000000000000000000000000000000000000000000000000000000000000000000100180FC3FC000001B4001200000000000802000001CCFF7000100943FE00000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000421B88F34400400003B30000000000000804060000DD3000004320A7F87E00000000000000000000000000000000000000000000000000000000000000000000100B880040800000000FC79A0000000000000004018240000118905FF9FB80000000000000000000000000000000000000000000000000000000000000000000040220000000076000001DFE400000021008000002DC000430224A0FEFFF7400000000000000000000000000000000000000000000000000000000000000000001042001E0000638000000F7A604800611007808002C426808C125FFB7FFF10000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000430006F50000BA000000400F3129E46338E00080C087809860B1FF0FFFFF0000000000000000000000000000000000000000000000000000000000000000000020C00158D003F3C00000071FFCCFE06771E0183BFFFD2908305FFF3FFFFFE00000000000000000000000000000000000000000000000000000000000000000000A310926693CFFBC2000061FFFF31C37CFFCF7FFFFF113040817FA7FFFFFF800000000000000000000000000000000000000000000000000000000000000000001CC085C5D098F7FC0000001B7CFF3879DEFFFFF7CCE7982040FF0FFFFFF6000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000001FFFFB700003C7F81BF06E000013FDFFF8006000080000400000000000040000DC08646FFE9C0F93F36FF7FFFFFFFFFFFFFF000000000000000000000000000005DFC7D80003A7FC0F3080000007FFFFFE0062800C20000000000000400461007808CC9FFF389E7FFAFFFFFFFFBDFFFFFFFF000000000000000000000000000000092400000028FE0FD4000000007FFFFF3003E40C0001000000000040040000361679FFFFF9FC3FD179AFFFFB10C7FBFFFF00000000000000000000000000000004000000000CFBCFFB8000000027FFFF9BF364C800001000000000C00008002C00787FFFEBFB7FC0FFD64D0000009FFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'h0000000000000000000000000000004004000000073FE3FEA000000003FDF7FA80100800010200000000C6000301F9103027FFF8F9FE13EFA00000000002FFFF00000000000000000000000000000000000000000107F1FFD4000000017FF7FFB83C00000F860008000180084711482210FFFFFB8BFCEFF7C000000000437FFF00000000000000000000000000000000000000000047E07FFB000000006FF7FFE1BC0800210200000001C0088716000021FFFFFF71E69F3D000000000000BFFF00000000000000000000000000000000000000000030F00FFCA000000007FBDFF1F80C000002000000018038F80420077EFFFFFFD8DD7DFE00000000000017FF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000004BB07FE14000000037FDEFDF00000000000800001801E3F20000FE47FFFFFA047FEFA00000000000001EF00000000000000000000000000000000000000000001AFE3FE02800000003FFE91D4200002000080000181180E60001C007FFFFFC147FFFC000000000000000B0000000000000000000000000000000000000000000087F07E04500000000BFE01C4840000000000000380730880000430FFFFFFF1CFAFEC00000000000000080000000000000000000000000000000000000000000081F87E240A000000027F8CFC8400000000000002607401C4401C2FFFFFFFFE2C3FF00000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'h0000000000000000000000000000000000000000000001FC1FFE01A00000003FDDFC2400000000000007006020CA6118689FFFFFFEF2AFB0000000000000000000000000000000000000000000000000000000000000043F0FFF00140000000BFFF8800000000000000200603980430A68EFFFFFFEA67F60000000000000000000000000000000000000000000000000000000000000060FC1FFE001400000026EE0000000000000000600000080F390C7FFFFFFFC1B1F800000000000000000000000000000000000000000000000000000000000000187C1FFFE40100000004FC000000000000000000100000020E0F7F7FFFF90407F800000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N6
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~22 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~22_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~22 .lut_mask = 16'hC088;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000300813C74E27F38000000000FFFFFF1F60080765CF7CC1823FD7FFFFFFF3000000000000000000000000000000000000000000000000000000000000000000001660006F5482930C00000080FFFFC325AA460131EFBA60C07F9FFFFFFFFB800000000000000000000000000000000000000000000000000000000000000000000298005557F11E4100002199FFDE74D4A9CB24B8F7D93023FE1FFFFFFFFB9A00000000000000000000000000000000000000000000000000000000000000000001600001A3ACE837BB793F8DE1E78C9DAA44325CFBEC0817FCFFFFFFFFFFFC000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000CC000912244DA51036D986904A9B9F9860B0E7FF7440FF4FFFFFFFFFFFC800000000000000000000000000000000000000000000000000000000000000000000380002891C245AF320118591C0963244161D73EFBA13FFBFFFFFFFFFFF900000000000000000000000000000000000000000000000000000000000000000000000000091B268FF8057AF8C061F9608068B6E7BF7DD07B87FFFFFFFFFFFBE0000000000000000000000000000000000000000000000000000000000000000000005C80004891EB01B7522BAB8769861124DB73DFBE30D6AFFFFFFFFFFFFFFD2000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000079000351BBE8B245098A29100430DF75DB5EF9E01BE7FFFFFFFFFFFFFFD8400000000000000000000000000000000000000000000000000000000000000000001BB0005C8BD08BA68A101043008B6DBAEB8F7C607FFFFFFFFFFFFFFFFFFEB000000000000000000000000000000000000000000000000000000000000000000000760006D9B249724D0420219741B6FE71C7BE03FFFFFFFFFFFFFFFFFFFED0000000000000000000000000000000000000000000000000000000000000000000000C800FADA24C93650A08749B6ED34C78638007EEFFFFFFFFFFFFFFFFFFB40000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000001900FC4DB26C922870432CD37F9B6FE33C07FD3FFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000BA07E5A90248B1C30E9B769B7AD30E7801FC1FFFFFFFFFFFFFFFFFFFFD00000000000000000000000000000000000800000000000000000000000000000000003713FC3D9B2C58E38749B7EDB769B6003FF6FFFFFFFFFFFFFFFFFFFFFF10000000000000000000000000000000000D000000000000000000000000000000000001F6987F3B0618B1C32ED3369B72D301FF8CFFFFFFFFFFFFFFFFFFFFFFB000000;
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h0000000000000000000000000000E0000000000000000000000000000000000003F20FFDED62830EB3769B70DB0E0FFFDC7FFFFFFFFFFFFFFFFFFFFFFF7F00000000000000000000000000000000DC8000000000000000000000000004000000007E8FFFFFB0C50E59B78DB96181FFFEFBFFFFFFFFFFFFFFFFFFFFFFFFC940000000000000000000000000000000FFE0000000000000000000000000000000000019EDFFFFC1611668F34E18607FFFF7AFFFFFFFFFFFFFFFFFFFFFFFFFFB24000000000000000000000000000000FFCE0080000000000000000000000202000000015EBFFFC000C72CD18283FFFFFF8DFFFFFFFFFFFFFFFFFFFFFFFFFFFF8839;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h0000000000000000000000000000FFF7C8000000000000000000000040004000000015F4FFE5B00033BF7FFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB530000000000000000000000000000FFFFFD10C0000000000000000000000840200000013FAFF7C00005FFFFFFFFFF4E5F27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000FFFFF040100080000000000000000042514040000019FCBFC00001FFFFFFFFFAE1B831FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFD7C3E95000000000000000001182000000000007BF2A00000FFFFFFF2B9D80004BFFFFFFFFFFFFFFFFFFFFFFFFFFDFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFDFED9E0080000000000090500BC9800000000022FE650001F8005BFB7000000AFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFEFDFE51C0010001048207698931904000000000F5FFC3E0078FFD2C00000000EFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFA1A8AB6048408194BF81344AC300000000000EB3FFFFFE7B60000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFB8FE15F013033CBD38191480080000000000003AF03C3C0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFBFFF617BBBF3FEFE9C7C2400000000000000000000000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFEFFDFF7B7EBFFFFFFF7FC301000000000000000000000000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFDFFFFFFBFFFFBBFEFF7EA0620D60000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N24
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~23 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~23_combout  = (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~23 .lut_mask = 16'h0A0C;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = 2048'h0000000000000000000000000000FFFFFF10001FC00000F091470E7FFFFFEFFFBFEFCB8001B841038410006000128DFFFFF8EA08F4807E1153D0F83F800000000000000000000000000000000000FFFFFFEC0007F00000B0017E6EFFFFFFF7FB9F6786439969418380100060000388FFF9160B05FD37DD12C402F07E000000000000000000000000000000000000FFFFFFFFE001F800000905EE7FFFFFFFFFFF7FBF384A1061920300100048000381C1E1DC288F91FB10B64C0360FD000000000000000000000000000000000000FFFFFFFFFF417980003E0E760FFFFFFFFFFF1E7FB8840180C0030000004000078787108C50C277CC248A8601C1C200000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFA79C0003000624BFFFFFFFFFF9C7EB8980588800300000000000F03B240800C4183A3BDC0040083A0000000000000000000000000000000000000FFFFFFFFFFFF7EC0003820E187FFFFFFFFEFDFFFFC381F218C0300000000000B83AB9793E81FEEDB07C480050748000002D00000000000000000000000000000FFFFFFFFFFFFEF00041860E3CFFFFFFFFFF03F97D8103C81900300000000000319BB72C83003FBE1213E00080C900000C3D80000000000000000000000000000FFFFBFFFFFFFFF81801840E3AFFFFFFFFBEDF71FD820306180000000000000071BC3FF80200BDBE3CA02005801800000FFFE;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = 2048'h0000000000000000000000000000FFFE0FFFFFFFFFC1801C0473E6FFFFFFFBD3FFAFF0003841000000000000000F1A7FFFF0007FF1D1E96002AB82A0001FFFFF0000000000000000000000000000FFFF37FFFFFFFFF04E1C04F1E6FFFFFFFBF79F1794003000000000000000000E3DFFFFFD805399F10EA834878440007FFFFF0000000000000000000000000000FFFFC5FFFFFFFFF4078E1079F7FFFFFFF1039F1F98040000000000000C00000E117FFFFF8857717048317FCF08800BFFFFFF0000000000000000000000000000FFFFA67FFFFFFFFD03DE3018FFFFFFFFF3771F970000040000030000000020181B4FFFFFFC397D304983CCEF13003FFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = 2048'h0000000000000000000000000000FFFFEACFFFFFFFFF57FF181BFFFFFFF7DC3043B70040181000030000000000200E8FFFFFFC0955D04AC51F3E2000FFFFFFFF0000000000000000000000000000FFFFF077FFFFFFFFD6E7807FFFFFFFFFFC7581FB8000184180020000020000420F8FFFFFFC1DE108EE1BCC5C400DFFFFFFFF0000000000000000000000000000FFFFFC5DFFFFFFFFF7FF801FFFFFFFFFFC7E3BEF9810300100020000020001C02A9FFFFFFC492B68E821E2BC81BFFFFFFFFF0000000000000000000000000000FFFFFF0F7FFFFFFFFD3FA01E7FFFFFFFFB3DDF8218C0300100020000020000C01D9FFFFFFE5F2B00F358787907FFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFCFCFFFFFFFFF1FEF09FBEFFFFFF9BF8F1E9E28380100020000000000C0073D3FFFFE199BE1FFEC3B721FFFFFFFFFFF0000000000000000000000000000FFFFFFF53BFFFFFFFFC7EF0D7FFFFFFFFDFB8E821E00180100000000000038206F2FFFFFFE5B73C1EFE70CE43FFFFFFFFFFF0000000000000000000000000000FFFFFFE17EFFFFFFFFF9F78DFFFFFFFFECFF0F97981838010000000000000C34EE1FFFFFFE1183C1EFE181C87FFFFFFFFFFF0000000000000000000000000000FFFFFFF8BFBFFFFFFFFE7F8FF7F7FFFFFDFC07C21A0030010000000000008C305C1FFFFFFE5D1201EF1871A0FFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFF07EFFFFFFFFFDFCFFFF7FFFEFDFC05B1984C300000000000000000203C3FFFDFFEA79F01FC1E39C1FFFFFFFFFFFF0000000000000000000000000000FFFFFFFF96FFFFFFFFFFF7E7DFFFFFBF90E807E15000000000000000000000C01430AFFFFE8ECD00000F9383FFFFFFFFFFFF0000000000000000000000000000FFFFFFFFA00DFFFFFFFFFBF7FFFFFFBFE4C085C0900000000008020000000080B860DFFFFEBF0E0003E3E30FFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFD20A3FFFFFFFFE7FFFFFFFFF743E04481000000000000201000000800005FFFFFEF21E001F99823FFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFF87F87FFFFFFFFCFFFFFFFFF0038C2F298000300000000380000018000193FFFFF023C007E9C447FFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFF87FE5FFFFFFFFFBFFFFFFBFF003800008000140000000300011030000991FFF9A133801F8DE80FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFE0FF9FFFFFFFFFDFFFFFFBFE001840008000000000800000001020000C06DFFF8447807E7C521FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFCFEC7FFFFFFFFF1FFFFFDE6C70C080080000000008000000000100000227FFE01CF00F9BD259FFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFC1FF13FFFFFFFFE7FFFFDFDE0040000800000000000000000000000C00377FE027E03E0FA44FFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFF9FF85FFFFFFFF1DFFFFFFFC00000008000000000000002000000009101FFFF847E0F89F6EC5FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFB557783F83FFFFEFF006FFFFFFFC0000000800000000000000000006040C0407FFFCC4C3F2FE5FAFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFEF9210E3FE0E7FFDC40005FFBFFD4000004081000400000000000002000064097FFFC0C07C6FCB7EBFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = 2048'h000000000000000000000000000000000000003FFD3FFF60000001E7FFFFFFFFF3FFF87CF9F1AFC182800000000607FF5473FA9FFAF14600000000FE386FFFFF000000000000000000000000000000000000007FF8FFFD000000017EFFFFFFFF7F7F7EF9F17DD8038080000080863A699FC51EA56A40A000000001FCE06FF94F00000000000000000000000000000000000001FFF0FF12000000027F3FFFFFFF7FF73BF8FCFED2038008000000005DF79F8202A00D000020004397F3E0FF6004000000000000000000000000000000000000027FE0F1D400000018FFFFFFFFFF7F7E3EF9F0F9822B800000300000D1C0000200D00200000003FFFFD3867F0000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = 2048'h0000000000000000000000000000000000000417C31FC000000C18F8FFFFFFFF7BFFBE7CF8F98C07000000200000F340800200A0000000000FFFFEE0982400000000000000000000000000000000000000000C0D9DFAC000000C98FFFFFFFFFFBFFF3B3860E48480000000000001F30080040000000000007FFFECEB184000000000000000000000000000000000000000001F015FF8C000010C187FFFFFFFFEBFFFBBF8C379D80200000000000C27C0800003000000000FFFFE3CFCF90000000000000000000000000000000000000000003FF7FFF98000010C18FA7FFFFFF9FDFFFF1881F9E0000000080000046780000000000000007FFFE7B033E1000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = 2048'h0000000000000000000000000000000000007EBCFFF80000000419FBFFFFFFFFF3FFBC18A27980210008000400462380000001C030000FFFF870200FE0000000000000000000000000000000000000000000D410BFE8800007040809FFFFFFFFFFFFBC98A14980018108000200026F8000008FE1F2001FFCF00C201FE00000000000000000000000000000000000000000009C008FBE02C38004083EFFFFFFFE3FFEB4F8F0BC91838010000000170F800001FFFFFD64FF38C108A787840000000000000000000000000000000000800000017E0007F004838004006FFFFFFFFD3FBBB0D8B878F18080000000000E4E2F003FFFFFFDFFF220A1085F1FC0000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = 2048'h0000000000000000000000000000F20000005FC007B000E10202047FFFFFEFFE3FBFBFF838E081000000001000046FFBC87FFFFFFFE08A2019A13E0F900000000000000000000000000000000000FDAC800017C000E300E18384067FFFFFFFFF3F3FBE38B1001000400000200001C7FFFEFFFFFFF361C020FADC1A0F000000000000000000000000000000000000FFFE400001F0198200E183860E7FFFFFFFFE3F7FBC50883A2201C00000600001CDFFFFFFFFF8FBD18809D0B6141D200000000000000000000000000000000000FFFE7800007A8002006182870E7FFFFFFFFEBE2F868900383083C010022000098DFFFFFFF47079C185F5C2A6183B00000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N18
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~20 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~20_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ) # 
// (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  & 
// ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~20 .lut_mask = 16'hF0CA;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = 2048'h0000000000000000000000000000067FFFFFFFFFFE0400000007FAFFFF3FFFEDFFFFFFFFFFFFFF5FFBEC20000000000207FE0001FFFFE00000524F83FFD17FFF0000000000000000000000000000001FFFFFFFFFFF100000000FFFFFFF3FEFFEFFFFBFFFFFFFF66FFFC1F400148020031FFE007FFFFE00012607C002CEF7EFFF00000000000000000000000000000000BFFFFFFFFFB00000000FFFFFFFBFEFEE3FFFFFFFFFFDF7FFBAE70400B80000033FF04FFFFFFF824C0F000000987EDFFF00000000000000000000000000000000457FFFFFFF8001000007FFFFF7BFD9E47FFFFFFFFFFFBE7DD346001840010047BFFF7FFFFFFB301F00000003AD6FDFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = 2048'h00000000000000000000000000000000013FFFFFFF80018000003FF837DFCFEFFFFFFFFFF9FBFFFDC38404080000006FFF3FFFFF4DC03C000000068121FFFFFF00000000000000000000000000000000000FFFFFFE000DD0000000028FFDEFFFBFFFFFFFFFFFFEF3600030000000000FFEFFFB261878000000017EBF629DFFFF000000000000000000000000000000000002FFFFFA003FF8004008200FBFEFF7FFFFFFF9DBFDFBC060E140000000001EFBC99FE3E8000000183F8181C3CFFFFF000000000000000000000000000000000000FFFFF4007FFC0080FD008FFFFFEFF1FFFFFDFBFBF501B5E80000080000FFF63F83F80000006FC00029798783FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = 2048'h0000000000000000000000000000000000007FFFF000FFFC03D8F6071FFDFFFFDFFFFFFFF5FFDE05B4800000000001CFE60FFEF8000180F0000235730F8FFFFF0000000000000000000000000000000000003FFFC003FFFC03FEB89E3FFFFFFFFFFFFFFDF7FF3FCD7B6B0010400021CFFFFFFFD006FFE000000A34360387FFFF00000000000000000000000000000000000017FF7207FFFC0FFA09843FFFFFFDFFFFFFEFFFFFFDF5EF88001000006C3FFFFFFFB602E0001016DDF7C53317FFFF0000000000000000000000000000000000000FFEFA0FFFFC49C803C53FFFFFFFFFFFBFF9FFFFFFE1C3882C18000040CFFFFF31E9E0000047C584AB7C2703FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = 2048'h0000000000000000000000000000000000000BFFFC1FFFFE0B0003A017FFFFFFFFFFFFDFFDFFFFC1CB9804108000E3DFF260B3F900DD9802D93CC5CC7627FFFF00000000000000000000000000000000000000FFFF3FFFFE240003448BFFFFFFFFFF7FFFF9FDFBC7C0080000000063FE5AC3FFFFFB0E930C0AE90F20D817FFFF00000000000000000000000000000000000000E7FE7FFFFE800005067FFFFFE7F7FFFEFDF8F9D4C3C03800000000F3FF1FFF9598351EB39BFDFC3801F05FFFFF000000000000000000000000000000000000001FFE7FFFE200000036FFFFFFFFD7FB7FFEDFF987C58B880000000053F961AEE81839FFEF541883A01FC007FFFF;
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N12
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~21 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~21_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~20_combout  & 
// (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~20_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~20_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~21 .lut_mask = 16'hE2CC;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N2
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~21_combout )))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~22_combout ) # ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~23_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~22_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~23_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~21_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24 .lut_mask = 16'hF0EE;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000001805615D3FFFFE47BEFCFBFFFF9FFFFFFEFFFFF800000000016D007E0000800000000000000000000000000000000000000000000000000000000000000000000805ECD87FBC66DEFEFC7FEFFF9FFFFFFEFFFB000000000023F003FF80010000000000000000000000000000000000000000000000000000000000000000000000008058E7FFEF9E7FFCFFFFFFBFFFFFFF8000000000000026B87FFF0002000000000000000000000000000000000000000000000000000000000000000000000011EBC04F7FFE7F3FFCFFFFFFBFFFFFFF80000000001003870DFFFF000800000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000400020638167E7FEF77FFCFFFFFFFFFFFFFF00000009A478C4410DFFFE0004000000000000000000000000000000000000000000000000000000000000000000800011200063E7E0FE73FCFFFFFFFFFFFFFFC037DE7FC81612008DFFFE001800000000000000000000000000000000000000000000000000000000000000000000083FC0EA67EFC77E7FFCFFFFFFFFFFFFFFF803FFFFC7B87E01FFFFFC001000000000000000000000000000000000000000030000000000000000000000000000043B08E827FFCFFEFFFFFFFFFFFFFFFFFFF7FFFFFFC2307F81FFFFF8002000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000003C000000000000000000001000000043C8C706FFFC7BEFFFFFFFFFFFFFFFFFFFFFFFFFF90107F403FFFC800400000000000000000000000000000000000000000E000000000000000000001000000040868E86BFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFF94687E07CFFF700280000000000000000000000000000000000000000078000000000000000000000000000EFCE8F16FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA8707F84FFF7F0070000000000000000000000000000000000000000001E0000000000000000000080000C1C8CF0E9FFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFC8487F801F3FE00C0000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = 2048'h0000000000000000000000000000C0000F0000000000000000000000000837CFBE49FFFFF7EFFFFDFFFFFFFFFFFFFFFFFFFFFFEC102B800FFFC01C00000000000000000000000000000000000000A2000780200800000000000000000000039A7E057FFFEFFF7FFDFFFFFFFFFFFFFFFFFFFFFFB830770007EF801C00000000000000000000000000000000000000EFF2C1E06FFFE31FF0000000000000000783C41277FFCFFEFFFDFFFFFFFFFFFFFFFFFFFFFF80C007001FF7807800000000000000000000000000000000000000FFFFFCF03FFFFFFFFC0000000000000007C3207FEFFFCFFEFFFDFFFFFFFFFFFFFFFFFFFFFFF870CF001EFF00D00000000000;
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = 2048'h0000000000000000000000000000FFFFFF380FFFFFFFFF00000000000000064870F161FFE7FEFFFDFFFFFFFFFFFFFFFFFFFFFFDC60FE001FBE01E000000000000000000000000000000000000000FFFFFFDEC3FFFFFFFFE0000000000000060471FFE1FFE7FEFFFFFFFFFFFFFFFFFFFFFFFFFF9C00FE000FDE03C000000000000000000000000000000000000000FFFFFFEF80FFFFFFFFF8000000000000130EFC79F7E7E7FEFFFFFFFFFFFFFFFFFFFFFFFFFFEC70FC001FFC078000000000000000000000000000000000000000FFFFFFFBC03FFFFFFFFE0000000000000203FABFF5FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F9FC007FF81F000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFDF00FFFFFFFFF8000000000010203FB4E67F7CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF079F803FF703C0000000000000000000000000000000000000000FFFFFFFF7803FFFFFFFFE000000000427F1FFC1FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDCFBFC0FFFE0780000000000000000000000000000000000000000FFFFFFFFBFC0FFFFFFFFF800000000441B5FFA3FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4FBFFBFFFC0F00000000000000000000000000000000000000000FFFFFFFFDF603FFFFFFFFF0000000083DBCDFBF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFFFF81E0000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFF78007FFFFFFFFC000000000FFF7FFAFE7FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9FFFFFFBF87C00000000000000000000000000000000000000000FFFFFFFFFBC001FFFFFFFFF0000000401FFD7FFFF7FFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFA9FFFFFEFF0F800000000000000000000000000000000000000000FFFFFFFFFEF0007FFFFFFFFC000000405FFE7FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFE1E000000000000000000000000000000000000000000FFFFFFFFFF78001FFFFFFFFF80000021B38F3F7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DC3D00000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFDE0003FFFFFFFFE000002021FFBFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFDFD8FE000000000000000000000000000000000000000000FFFFFFFFFFEF0000FFFFFFFFF800000023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFBFF1FA000000000000000000000000000000000000000000FFFFFFFFFFFBC0003FFFFFFFFE00000027FFFFFFF7FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFB7FFFFEFFE3E4000000000000000000000000000000000000000000FFFFFFFFFFFDE00007FFFFFFFFC000002BFFFFF7F7EFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDCFF800000000000000;
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = 2048'h0000000000000000000000000000000000000020000000800000000000000000008887C70F0E7A7E7DFFFFFFFFFFFFF0023FF91FF0FF1FFFFFFFFFFE00F0000000000000000000000000000000000000000000C000000C00000000000000000081848F860F827FFE7FFFFFFF7FFFFFFFFFFFFF1FF0FFBFFFFFFFFFFC00E0000000000000000000000000000000000000000001980000C0000000000000000000808CC5070F832DFCFFFFFFFFFFFFFFEFFFFFFF1FF9FFFFFFFFFFFFF001C0000000000000000000000000000000000000000003DC000C000000000000000000018085C3070F077FFE7FFFFFEFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFE001C00000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = 2048'h00000000000000000000000000000000000007FF00C000000000000000000000C080C3870F067BFAFFFFFFDFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFE00038000000000000000000000000000000000000000000FFF0C00000000000000000000004002C7C79F7F7B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000078000000000000000000000000000000000000000001FFFC00000000000000000000003401047873D8FAFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFF0000070000000000000000000000000000000000000000003FF8000000000000000000000007024000E77E0F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000E000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = 2048'h0000000000000000000000000000000000007F800000000000000000000000040C0043E77D8F7FDEFFFFFFFBFFFFFF7FFFFFFFFFFFFFFFFFF80000000E000000000000000000000000000000000000000000F000000000000000000000000000000043E75EB6FFFE7EF7FFFDFFFFFF7FFFFFFFFFFFFFFFFE000000001C0000000000000000000000000000000000000000000000000000000000000000000001C043CB870FC76FFC7FEFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000380000000000000000000000000000000000000000000000000000000000000000000001C0464F67479F0E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007C00038000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000001001C0404087C77FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFC0000005B0000700000000000000000000000000000000000000000000000000000000000000000000000C0C0C1C74EFFEFFFBFFFFFDFFFFFFEFFFFFFFFFFF000000007020000E00000000000000000000000000000000000000000000000000000000000000000001001E08043FF7FE7FFFE3FFFFFDFFFFFFEFFFFFFFFFE000000002D820000C00000000000000000000000000000000000000000000000000000000000000000000803E9F07976FFC7EF7C7FEFFFFFFFFFFEFFFFFFFE0000000006600E0000C0000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N20
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~25 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~25_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ) # 
// (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  & 
// ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~25 .lut_mask = 16'hF0CA;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = 2048'h000000000000000000000000000000000000000000040000000000000000000000000800020000F487BFDFFFFFFFFFFFFFFF801FFFFFFFFFFFE003FFFFA0F000000000000000000000000000000000000000000000080000000000000080000000001C2004000DDA067E0BFFFFFFFFFFFFFD0FFFFFFFFFFF8007FFFFF900E00000000000000000000000000000000000000000000000000000000000008000000400000002024D00755BFFFFFFFFFFFFFFF7FFFFFFFFFF000BFFFFFF9800E000000000000000000000000000000000000000000000400000000000000C00000008000000060241C23FFBFFE7FFFFFFFFFFDFFFFFFFFC0007FFFFFFF47801C000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = 2048'h0000000000000000000000000000000000000000008000000000000060000000080000060604010A3C7BFBF7FFFFFFFFFFBFFFFFE0001FFFFFFFFFD0F801C0000000000000000000000000000000000000000000010000000000000200000000100000040600011EBFFFDFFFFFFFFFFFFEFFFF80007FFFFFFFFFFFD0F803800000000000000000000000000000000000000000000000000000000010000000000000000606020C3FDFDFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFEE43F803800000000000000000000000000000000000000000000800000000000080000000018000008607044EFEDE1FFFFFFFFFFFFFF80001FFFFFFFFFFFFFFE663F8070000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000000000000000000000000000000000001000000000000C0000000008800000020AA0E1FFCFFFFFFFFFFFFFFFF00FFFFFFFFFEFFFFFF7F78FF80700000000000000000000000000000000000000000000200000000000400000000000000010C26CCED13E94F7FFEFFFFFFFFFFE3FFFFFFE00FFFFFBF1FC0FF00E00000000000000000000000000000000000000000000400000000006000000000000000000322001620A15F7FFEFFFFFFFFFFF9FFFE000FFFFFFF9F7E83FF00E000000000000000000000000000000000000000000000000000000200000000000000000603E040B101E3C77F3E7FFFFFFFFFEBF0003FFFFFFD7C006057FE01C0000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = 2048'h00000000000000000000000000000000000000020000000003000000000000000000C0340602093E75F7FFFF7FFFFFFFF0000FFFFFFF1820010607FFE01C0000000000000000000000000000000000000000000400000000100000000000000E000080208703053E7FF7FFFFFFFFFFFCF803FFFFF80120079BFE3FFFC0380000000000000000000000000000000000000000000800000001800000000000001800808103471F3F3E7FF7FFFFFFFFFFFC0FDE058009FF13E7FFFFFFFFC03800000000000000000000000000000000000000000010000000180000000000000000000480010116783E7D77FFFFFFFFFFF8018180FCF1FE1FE7FFFFFFFF80700000;
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N22
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~26 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~26_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~25_combout  & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout 
// ) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~25_combout  & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout  & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~25_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~26 .lut_mask = 16'hE2CC;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFF780001FFFFFFFFF0020007FF9FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FB9FE8000000000000000000000000000000000000000000FFFFFFFFFFFFDC00003FFFFFFFFC000001FF9D7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFDFFF3FD0000000000000000000000000000000000000000000FFFFFFFFFFFFEF00000FFFFFFFFF800000FFFC1BF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF7FDEFDA0000000000000000000000000000000000000000000FFFFFFFFFFFFFBC00001FFFFFFFFE0001065CE9B77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFEFFFDFFC000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFDE000007FFFFFFFF800080D7FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF7FBFEFFFF40000000000000000000000000000000000000000000FFFFFFFFFFFFFF7800000FFFFFFFFF00080177C7FFFFF27DFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80000000000000000000000000000000000000000000FFFFFFFFFFFFFFBC000003FFFFFFFFC00C203E43FFFFFEEDFFFFFFFFFFFFFFFFFFFFFFFFFFFEABF7FFFD00000000000000000000000000000000000000000000FFFFFFFFFFFFFFEF0000007FFFFFFFF800200607FBFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFE0000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFC000000FFFFFFFFE0021A20FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF3FFFFE00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFDE0000001FFFFFFFFC0016E2BDFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF400000000000000000000000000000000000000000000FFFFFFFFFFFFFFFEF80000007FFFFFFFF001FE3B7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFE800000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFBE0000000FFFFFFFFE0073077BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF7FD00000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFF00000001FFFFFFFFC03007DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFCFFA000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF7C00000000FFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF73FF4000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFDF000000001FFFFFFFE113FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFF8000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFF7C000000001FFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFBE0000000001FFFFFFF8017F1FEE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFF0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFEF80000000000FFFFFFF083FBFE71FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFE0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFBE00000000000FFFFFFE01FFFBF9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFEF8000000000007FFFFFC1BFFFF2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF7FF8000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFBE0000000000003FFFFF8B7FFF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFE6FFFF00000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFEF80000000000001FFFFF9FFEF1BFFFFFFFFFFFFFFFFFFFFFFFFFFF9F7FF600000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFBE000000000000007FFFF1FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFE6FBFEC00000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF8000000000000001FFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F7FFD00000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFBE00000000000000001FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFCEFBFFA000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001E1FFFFFFFFFFFFFFFFFFFFFFFFFFE5F7FFF4000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFBE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF7EFBFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFEF80000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF3DF7DFFB780000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFBE0001C800000000000000000FFFFFFFFFFFFFFFFFFFFF1BEFBFFF6F800000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFEF8001E46000000000000000003FFFFFFFFFFFFFFFFFF3FDF7DFFEBFA80000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFBE000FDC40000000000000000007FFFFFFFFFFFFFFE3FFEFBFFFB7FC80000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFEF8003CE5D80000000000000000003FFFFFFFFFFF0FFFFF7DFFF6FFE4000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N16
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~27 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~27_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~27 .lut_mask = 16'hA0C0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFBF0006FD85F0000000000000000000000FFFF007FFFFFFBEFFFBFFFE8000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFEFC0007EE58BC00000000000000006A29BEFBFFFFFFFFFDFFFB7FFFF0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFDF0001EFD8903E000000000003D10435DFFFFFFFFFFFFEFFFDFFFFFD000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF7E00063EFD0A140F800001CEC30C73BEFFFFFFFFFFFFFFFDBFFFFFE00000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFDF80001E7DFA162841410820A38E7FFFFFFFFFFFFFFFFFF6FFFFFFB800000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF0000E3EFDFA3851828A38C34DF7FF7FFFFFFFFFFFFFEDFFFFFFFC00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE00031E7CFBF7E1A38D34FFFFFBEFFEFFFFFFFFFFFFB7FFFFFFFF80000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFC0001E3E79F3EFDF7FFBEFFFFFF7FFFFFFFFFFFFFEDFFFFFFFFFE000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF8000F1E7DFBF7DFBEFFF7FFFFFFFFFFFFFFFFFFFBBFFFFFFFFFD0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7E00011F3C7DF7EFBF7DFFFFBEFFFFFFFFFFFFFFEEFFFFFFFFFFF9000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFC0000F3E7DFBFFDFFFFBFFFF7FFFFFFFFFFFFFBBFFFFFFFFFFFE800000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFC00031E7EFBF7DFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFF0000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F80001F7E7DFBEFFF7FFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFD0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F000033F7CFFFFFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFFFFFFFE4000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFE00001F7EFFFFFFFFFFFFFFFFFFFFFFFF7BFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFC000033EFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFFFFFFFFFFFFFE08000000000;
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFC00000F7FFFFFFFFFFFFFFFFFFFFFCF7FFFFFFFFFFFFFFFFFFCC0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FC000003EFDFFFFFFFFFFFFFFFFFE7BFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC0000007FFFFFFFFFFFFFFFFFF3DFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC0000004FFFFFFFFFFFFFFFFBE7FFFFFFFFFFFFFFFFFFFFFFD00000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FE0000000037FFFFFFFFFFFBF3FFFFFFFFFFFFFFFFFFFFFFFEC00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF000000005FFFFFFFFFF3FBFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFC0000003FFFFFFFFE7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFF000000FFFFFFF1FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFF1800000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFF80001F8003FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5A000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA200000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N26
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~28 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~28_combout  = (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~28 .lut_mask = 16'h2230;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N28
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~29 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~29_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~26_combout )) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~27_combout ) # (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~28_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~26_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~27_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~28_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~29 .lut_mask = 16'hAAFC;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFC00FFF0000000000000000000000000000FFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFE001FFF0000000000000000000000000000FFFFFFFFFFFFFFE0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000FFFFFFFFFFE0001FFF0000000000000000000000000000FFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000003FFFFFFFFFFFF80003FFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFF00003FFF0000000000000000000000000000FFFFFFFFFFFFFE00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFEFF00007FFF0000000000000000000000000000FFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFC00007FFF0000000000000000000000000000FFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFC0000FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEF700000FFFF0000000000000000000000000000FFFFFFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE7F00001FFFF0000000000000000000000000000FFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F9F7C00001FFFF0000000000000000000000000000FFFFFFFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF1F9FA800003FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFC0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F0F9F8000003FFFF0000000000000000000000000000FFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFE1FC06001C0000007FFFF0000000000000000000000000000FFFFFFFFFFF0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000C00000000000007FFFF0000000000000000000000000000FFFFFFFFFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F030000000000000000000FFFFF;
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000002FFFC00007FFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFC0000FFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000143FFFC0001FFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007003FFFC0003FFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000007C0101B8003FFFC0003FFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800021FFF479E00003FFFC0007FFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFC78000003FFFC000FFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC78000003FFFC001FFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC78000003FFF0003FFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF870000003FF80007FFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC78000003F80000FFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC70000003C00001FFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF060000000000003FFFFFFFFFF00000000000000000000000000005DFFFFFFDFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF040000000000003FFFFFFFFFF0000000000000000000000000000100D3FFF90001CE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFF0000000000000000000000000000000003FFC000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000FFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC006000000000000000000000FFFFF0000000000000000000000000000FFFFFFFFFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000001FFFFF0000000000000000000000000000FFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000003FFFFF0000000000000000000000000000FFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000003FFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFF800003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000007FFFFF0000000000000000000000000000FFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000007FFFFF0000000000000000000000000000FFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000FFFFFF0000000000000000000000000000FFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000001FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000001FFFFFF0000000000000000000000000000FFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000003FFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000007FFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000007FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000400000FFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007C00001FFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000127C00003FFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000009FFC00003FFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = 2048'h0000000000000000000000000000000000FFF000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000000001FFFFFFFFFFF00000000000000000000000000000000003FFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0C000000000003FFFFFFFFFFF00000000000000000000000000000000001FFF0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFF000000000000000000000000000000000007FFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF84000000000000FFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = 2048'h000000000000000000000000000000000003FFF0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C000000000003FFFFFFFFFFFF000000000000000000000000000000000000FFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0000000000007FFFFFFFFFFFF0000000000000000000000000000000000007FFF0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB800000000000FFFFFFFFFFFFF0000000000000000000000000000000000003FFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC00000000001FFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'h0000000000000000000000000000000000000FFFF8000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000060003FFFFFFFFFFFFF00000000000000000000000000000000000007FFFE000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001E0007FFFFFFFFFFFFF00000000000000000000000000000000000001FFFF8000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000003E001FFFFFFFFFFFFFF00000000000000000000000000000000000000FFFFE0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FE003FFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'h000000000000000000000000000000000000003FFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003FE003FFFFFFFFFFFFFF000000000000000000000000000000000000001FFFFF0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000007F8007FFFFFFFFFFFFFF0000000000000000000000000000000000000007FFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FF001FFFFFFFFFFFFFFF0000000000000000000000000000000000000003FFFFF8000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000003FE000FFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N28
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~30 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~30_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout )) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~30 .lut_mask = 16'hEE50;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N22
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~31 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~31_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~30_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~30_combout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout 
// ))))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~30_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~30_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~31 .lut_mask = 16'hDDA0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000007FFFFFFFFFFE00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000001FFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000007FFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000001FFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000007FFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000787FFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000007FFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000F07FFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000001FFFFE039FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000001C057FFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000007FFFF0203FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000078037FFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000001FFFFC30207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000F001BFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'h0000000000000000000000000000000000000000FFFFFE000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFC001FFFFFFFFFFFFFFF00000000000000000000000000000000000000003FFFFFC000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FF0003FFFFFFFFFFFFFFF00000000000000000000000000000000000000001FFFFFF0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFE0027FFFFFFFFFFFFFFF000000000000000000000000000000000000000007FFFFFE000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FF80007FFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'h000000000000000000000000000000000000000003FFFFFF8000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FF0000FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000FFFFFFF000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FC0001FFFFFFFFFFFFFFFF0000000000000000000000000000000000000000007FFFFFFC000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77F80003FFFFFFFFFFFFFFFF0000000000000000000000000000000000000000001FFFFFFF8000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E00003FFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000007FFFFFFF000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8C00007FFFFFFFFFFFFFFFF00000000000000000000000000000000000000000003FFFFFFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000001FFFFFFFF800000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000007FFFFFFFF000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00803FFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h000000000000000000000000000000000000000000001FFFFFFFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03007FFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000FFFFFFFFFF00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C00FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000003FFFFFFFFFE00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000FFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N16
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~32 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~32_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~32 .lut_mask = 16'hC840;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000007FFFFFFF080000000000000000000003F800000000000000000033FFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFC102000000000000000001FC000000000000000000001FFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF8000000000000000000FE0000000000000000000000FFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFB00000000000000007F800000000000000000000002FFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFC8000000000007FC0000000000000000000000013FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFA0000000000FFC00000000000000000000000003FFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFC000000001FFC0000000000000000000000000003FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFF0000000FFFC0000000000000000000000000000E7FFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFE07FFFFFF8000000000000000000000000000001DFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFE000000000000000000000000000000001FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFF000000000000000000000000000000000007FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF0000000000000000000000000000000000000014FFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A5FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005DF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000007FFFF902020FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001C00017FFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000001FFFFF8102043FFFFFFFFFFFFFFFF841041040000000000000780000FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000003FFFFE102060C1FFFFFFFFFFFC20820820000000000000000E000002FFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFF9C1020408307FFFFE30000000410000000000000003C000001FFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000003FFFFFE1820408102082041040000000000000000000000F00000047FFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000007FFFFF1C10204002041040020820800800000000000001E00000003FFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000001FFFFFCE183040810400208000004100100000000000078000000007FFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000003FFFFFE1C1860C102080041000000800000000000001E0000000001FFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000007FFFFF0E18204082041000800000000000000000007C0000000002FFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000001FFFFFEE0C38208104082000041000000000000001F000000000006FFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000003FFFFFF0C18204002000040000800000000000007C0000000000017FFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000007FFFFFCE1810408200000000000000000000001F00000000000000FFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000FFFFFFE0818204100080000000000000000007C000000000000002FFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000001FFFFFFCC0830000000000000000000000003F0000000000000001BFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000003FFFFFFE081000000000000000000000000FC00000000000000007FFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000003FFFFFFCC1000000000000000000000007E000000000000000001F7FFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N18
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~33 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~33_combout  = (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~33 .lut_mask = 16'h3202;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N4
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~34 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~34_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~31_combout )) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~32_combout ) # (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~33_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~31_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~32_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~33_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~34 .lut_mask = 16'hAFAC;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFE007FF1B43DE00E9FE6BF3D8E28B94B1376012E6A3C5A8B667C00431D9F9B00F7E9AF47BAE8F2A9FBF69EC516007F20000000000000000000000000000FFFFFFF000BF8701FC06F2196C2ED8C81E3B667B5001E45F026594771525C531DD2B799F016083E0D8F8EA6344FDA7707FFF00000000000000000000000000007FFFFFFC00679E01DF05A13DA7DD3C2FC06F4973729A6170DED22B77235FD7B0B238B3EBE14BF5006405CDBC10CA23E1FFFF00000000000000000000000000003FFFFFFF01A3AF0E2AA3B1F198817C1F283617635CF2E2FA9D10E97108183331321DC03A1B36750003401C0F3E49A8E7FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = 2048'h000000000000000000000000000003FFFFFFA46048BA69E6E3BD0D88E58B1213033B7832F6EF940D26F22E2B66790410EFC7B9003800FF83B03815C0340FFFFF0000000000000000000000000000000BDFFFF19382B7E6FCE2DD14F1FE1C86CFCDFD381D6082A4BBD4F50CD88DCEAC8FE3EC1167DB1FF01F9FC026C4E0BFF43F0000000000000000000000000000000177FFD94B757F3CF3A9BB150E9BFD084525ED9C6CFA70557C641D4F0B3523787FBDEE8740FF6E01F01D8EF9AFC97FA0030000000000000000000000000000000037FFAD700F46545B9DCB18E16A3AA538F5ACEF4F11F26F2D2B65D553EFFAB87CABCC2C60D78037A3E0E45337DCFF0000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = 2048'h00000000000000000000000000000000006FF4D15DA7E772CC7468736F28006BBBBD8CCFCA70BA3DE1C636ED8DA8D9FF800F8E3FD52FFC1F0FD9B11F9FFE000000000000000000000000000000000000000714ECCE977CAA48F0B10BFC7113B7DF1DCE09E14B200CF14BE57E505D837FF05F7B0E1FFF806CD032EFFE7BFC00000000000000000000000000000000000000009319F1C22D21A0779DBE9A1CF6201C3C1471C43A965690E613B93A68E080FFFE0801921383819FAFB9BE9FE001C00000000000000000000000000000C40000016C57989ADBBD6D3D7DCB708C1A14B4B0C082AF26FFEC77CE0132B331A000038040F7FC80014912124F7CD7C01BFA;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = 2048'h0000000000000000000000000000F82000005FAB1845E9856A41743F7615A8F117B6A67D09882C8A76FA80CBE4EB81608008FDDFFF801EA76124B67817003FFF0000000000000000000000000000FF7C00001B1FB57C605598055BBFE2B67865F533673D8514F9AE49FE3E27FE7E38F1C08FFF024E90CFD09843AE702E01FFFF0000000000000000000000000000FFFFC00005FF063C3FA09CFF546CEAA04ACA87F7EC0EC6088015CCF826B04AB633FFFFFC00C815A648C9740684733007FFFF0000000000000000000000000000FFFFFF20003C38E5F245B6EE6D71E28836F8561F848D6C3816D78838C81DC27653033FF065832834A1DD06822861601FFFFF;
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = 2048'h0000000000000000000000000000FFFFFF3FFFFFFFFFFF2253187961116EF9B68F0EFC860DC55B4E34FF5A00FFBF78C2CE8F9246064507FF54072BFFF88000010000000000000000000000000000FFFFFFFF27FFFFFFFFFAA7FE79A030B679FAEE003EE2CDD57D510F40A113EFDE11501FCFFA432E0989FE699F7FFF800000000000000000000000000000000000FFFFFFFA79FFFFFFFFFB7542A5CD38066CF1F28669DB099F7CB55D61CE03534B18605E87FA0F1E6B103A733F7FFC000000000000000000000000000000000000FFFFFFF8B77FFFFFFFFE3B2484CF401675FC7551CA46C572C5F70C1FBD01534FA2609773FA9A27939380C90EFFFC00000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFE6E0FFFFFFF002FE6AF5F0C56FDFDECB18A1AF509A09C10E37C02DCDFC2C081C1FC5CEB77FDCFB6BDFF00003000000000000000000000000000000000FFFFFFFFC7AE822368000B8DFFDC33A582602BE0539F4EC708CE10CF3D0CFD2CEBCF50F0FC990EA3F4640B17F80003BF28000000000000000000000000000000FFFFFFFD88FC8000000001C0DC5B92AB242875E01FAE7CEF5A2E39594D88D96F469F20BE2E74CE205675E71D00000BFFFF0000000000000000000000000000002FFFD600009EA0000000013E7151F364243204081FB47FF8C76CD9BEDC1F917BFD7000EF0EB3A56052C3F52400007FFFFFB0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000000000000000000000000000BFC820000A170000000000FD720F3FB0008085019C87330A765068784377A959CF684B98EFF52634B3273200001FFFFFFF8000000000000000000000000000006F508000627D20000000086E5B9E9A7E3029800B8E3735E0598156BB7C23EBBFDE6A19CE835AAFC6C6C2FC0008FFFFFFFFF0000000000000000000000000000001800000107BB0000000029DE37D827A101A105EFF7E8581424B1BBF9C23DE0BFBB93CEEDA414F524BE6F800FFFFFFFFFFF000000000000000000000000000000040000000F92F00000007F97E338D24DF0DCBAFBA8CFF7222083FB78937EFBDDEDDB679BE849969A322610FFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'h0000000000000000000000000000000000000034F818000006FFCBA0B519DE80553DEBFF7FDF082D5BCBB8BF77E7F737C99F93DBB84AC1D61F3FFFFFF72FFFFF0000000000000000000000000000000000000010E8C900037CFFFBC18731DC219CE467EEBEBBE28567CB999C057FF7EFE21F85FC5124B3AC6DFFFFFE801BFFFF00000000000000000000000000000000000001B69812817BFFFFFEDA9C195860C1602EC6FAB3CC8A4086F9BFE06AF3B9FA2DFC95B454E7DA4DFFFF600000DFFF0000000000000000000000000000000000001FFB1B6CA7FFFFFFFFAE863254D08DFBE894DF78661A84625C3E96E3FBAF6861EF20F95FCF2857FFE400000007FF;
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N30
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~35 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~35_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ) # 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  & 
// !\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~35 .lut_mask = 16'hF0AC;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = 2048'h000000000000000000000000000037FFFFFF00FE03FBF000F015E080FF26A3CD988026F66DBB070B6053AD4279507A34B969FCE1E1F9F0EE31F8FD0051CD0000000000000000000000000000000005FFFFFF007F01F7E100701FBE3FF57EA85CC9A723D84B47B2A479A1F54EE16C44B4E5F8F0701F0101FE41E235C40FAFA0000000000000000000000000000000003FFFFFC07F01D363003C0A007C7F7D8346130C5A74EDA622F68AB453A0055BEA7A40E407E07F1F84FA55E781E081AF20000000000000000000000000000000002FFFFFE03F81A187FA1C2B38BFC3BD883027E8C35A49DC1F3EC034E2FC8D708B9852941103E03D0EEB211E405835683100;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = 2048'h00000000000000000000000000000004DFFFE03F81E387FF1E61C0033E98CE2FC5E555414B725EF55BB6C7E89F4C0B91067FF80E15B8E57C701A56CD02B87FCC0000000000000000000000000000000050FFE00FC383827F1B9FFFF43C557DCF0CAAF9E3281F2C614C17213BF78A3DF11EE7743E2E8B0001202CAEAAB65C7FFF0000000000000000000000000000000006BFF00FE787E00F1F1F01D845A67E979A019CEA69ADF7DBBF360D1D400148A5387BC1DAC7C08001C7040F64498D3FFF00000000000000000000000000000000004FF807FB03C80F1E0700218DFC58A65578AC7848DBB17123F553478307F9016A953F0179E013078E0E175EADE57FFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = 2048'h000000000000000000000000000000000007FC07EF0204078F001D079BC561071D859B7DB45E1E82701AFAC6DD842E344E16181037C8122F8120222097F4FFFF000000000000000000000000000000000003FC03CF8204078BF0A3BE70C3363BE38AEF3D03312EC16F08F854B9BC5E3E9FCB9CD638FE5F70DC0BABC869F5FD7F000000000000000000000000000010000003FE0201C74607CBFAE885C5C070D4D4907B4DDECE99763A3BCDF0D17E91468C63F83A2BDFF2D014DFB47B42B3E0070000000000000000000000000000FA900000FF0180C5D62FCE81CEC505F365A4106D9D40BBC4EEE2138CDE58F6009234914D550C437E007833A2951A5B008001;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = 2048'h0000000000000000000000000000FBBC00007F8191FCFE03CE72C78016A4086B0E6036690BEDB6203E6912649FCF81ED2635F6F9007E3608487E61FF310200000000000000000000000000000000FFFFC0003FE8F0DCFF0BF36B7745090D0791DB02569122BE3A51B4BBBCE7F2D1835AAB2C091AAF9148CBC48E667D712000000000000000000000000000000000FFFFF0000FE4719FFF0988F319167E37D006E5454EA48EA440E1AD0D5F0CBAA547B270E02965F7209F4128487BCCB00000000000000000000000000000000000FFFFFF800BDE39CBFF0B6B7B7C34FC13985793D347E65E6ABF62368BEE639A0FA1BDC077CCCE60041D6487DC8A436A900000;
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFF0002F6F00457EA91EA258896A63DA9EA2C0384BAA7D4E258BC862C26D5B000B8FD7B1EA9A5EC82F0998C9803FDA3F0000000000000000000000000000FFFFFFFDF0034FF6480029661088970077FA1324805F9927974FD1DD3A6887BC1761BDE07595085D1D368404899F00FFA0060000000000000000000000000000FFFFFFFFFE029CAD7F20702E47922343DFDF7FA7590114678CDA59CCAC54979E6E97974BF3587CE279ECE0B7F1AD03FF00000000000000000000000000000000FFFFFFFFFFE9925433C5F6E6DECC97CB7FE83037E0A30380FE0E53C81DCB162068576E7A3226C43C97065285D3F41FF80000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = 2048'h00000000000000000000000000001FFFFFFFFFFF40E358D2B51EF135E2B7399DDC76C95C712ED8E41AF5BBB83F70FC37B168A2C21A05041D04B9A7BC3FE00000000000000000000000000000000001FFFFFFFFFFED0D9DD4942C2CADC27FFF6AD3DC9C9F1F058D643FF126E8FFF46CDC8D7C884B2F365F2793B106E4FF80010000000000000000000000000000000004E9FFFFFFFCB4485AA7DD30D5C013F5C63F158296E8A18AED4F5809015EDC8620C8303230CDE81AFF57940565FE0037C00000000000000000000000000000000548069FFFFC4DACC02F8CE4BCE29D7986C137D886330D16CC56FC91040628040D2BF8023F14043B7BF29502DFF000FFF0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000005B000003BBDBEDD288BECB8F3AC8DEB4370CF141F2E457BD57F4339326FC4B18CF0DFC141C71A9565E580059FA003FFFB0000000000000000000000000000000004000000000D314F5B7DC457409C19F595170478729FE5FBF442EFB877F5020C5E0FBDE967F5576C9BA189FF003FFFFF00000000000000000000000000000000440000000006586C49177DA311AE3103740E9610EE1FDDF08F98F0E677D16E870E06FDCE14853BF99A4A70F000FFFFFF00000000000000000000000000000000150000000001EFED4703904817D323730D360CAFAB02FDBFF794EEF87FCF64B60E7075937B55394DA646F20007FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'h0000000000000000000000000000C000066000000000414D461D54E0F8778830C1B6509FCBF4BAEE7C127E15EC62E17167F834B37FD53B1E2E15E0003FFFFFFF0000000000000000000000000000A20009E02008000038A76D109130155C1C65057A82DE17B8E34685809C36C5BDD030B9F807C7C766F4281CCA6401BFFFF9FF0000000000000000000000000000EFF2C09A6FFFE31FFC24A5D7BD80913A187DB96DAB03F1875D8095B07DB4CE7D95625E1F078684829A599CC8000FFFFC001F0000000000000000000000000000FFFFFDDDBFFFFFFFFDCD5C7BFB462204183CDC843034B4A9798C3E926E3D923F6622160F83190924909D25D8305FFF80000F;
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N30
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~36 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~36_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~35_combout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout 
// ) # ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~35_combout  & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~35_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~36 .lut_mask = 16'hDA8A;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h0000000000000000000000000000C0000000000000000000000007FFFFFFFFFFE8C629E693792BACF209942403857C00DAFFFFFF0000003FFFFFFCC0000001FF000000000000000000000000000090000000000000000000000035FFFFFFFFFFFCB938F4B102F00F0B6997B78B020006C1FFFFFF000000AFFFFFFFE0000000AF0000000000000000000000000000FC40000000000000000000105BFFFFFFFFFFFFC2DA7EA07563304B53E0702B8001FDBFFFFFFEA0000008FFFFFFF0000000030000000000000000000000000000F9F5000000000000000000315FFFFFFFFFFFFFF9CE06F03FFF01F63E01B100003F5CF3FFFFFFC0000000FFFFFFFD00000005;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h0000000000000000000000000000FFF608000000000000000064FFFFFFFFFFFFFFFF89CF3D9BF04F24E9A1FF8BFFEF7A03FFFFFFF40000003FFFFFFEC00000000000000000000000000000000000FFFFFD8E411800000000018EDFFFFFFFFFFFFFFFF9AE0FDC347785002FFFFFF0AB0000CFFFFFF90000002FFFFFFFC00000000000000000000000000000000000FFFFFF6BF9FAD5F4020294F3FFFFFFFFFFFFFFFFFFC33CC0382EC3C00100002FB400001FFFFFFC00000023FFFFFFFC0000000000000000000000000000000000FFFFFFEFFDFFFFFEB2198FFFFFFFFFFFFFFFFFFFFFF859F91F87C0FC001FFE8280000004FFFFFFC8000003BFFFFFF1800000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2EFF00BF81F81EE47C808000002FFFFFFC8000003BFFFFFFE2000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01F75125B68F7FAD3FF72000006FFFFFF80000003FFFFFFFE000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8098E1817FFEA7FFFFFC000000FFFFFDA0000000CBFFFFFF800000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0039E95B9FF8FFFFFE0000004BFFFFE00000002FFFFFFFEB000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400000000000FFFFF8000002FFFFFE400000013FFFFFFF5A0000000000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000003FFFFF80000053FFFEE000000057FFFFFFFA20000000000000000000000000000047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED0000003FFFFF80000007FFFFF000000003FFFFFFFF4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y64_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFC000000CCA9E58EDA506C4CB66FBE700FFF7D9A793DAE2FFFCE05D560E3FFFE800000FFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFC0000003D0D1FA28C4D8491BC3FFE768F768C6F8A3811EE26A7426B81D7FFFF000000A9FFFFFFA0000000000000000000000000000000FFFFFFFFFFFFFFFFFFD0000000040D8FFD84FBCF54987CCD25DEB009F98599501D9953B05A03B3FFFFD000000BFFFFFFFB000000000000000000000000000000FFFFFFFFFFFFFFFFFFE0000000019F89F5199488FAEBCC9A6D913B9E68A9E41A22D638DC000F41FFFFE00000005FFFFFFDE0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFE00000000022497E09BFEB08C81B6569AE093D40CD8241A93B086AB01501FFFFB80000001FFFFFFFF000000000000000000000000000007FFFFFFFFFFFFFFFFDC0000000000BE5BE6A02C432BAA2E125A0973CAE192227FCCF05338072007FFFFC00000002FFFFFFF600000000000000000000000000001BBFFFFFFFFFFDFFE4000000000001F99C3653DFD8AE4BD8F3FEC99CE2843235BDC781C701F0005FFFFF80000000FFFFFFFE000000000000000000000000000000F3FF7FFBFFFFF0C200000000000033CF464D004AC0B1C61917E53D9555363BD8A3433003B0007FFFFFE00000001BFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h000000000000000000000000000000029EFDFDBAD637000000000000590767C01142FF8A6EDAC8EDF12DC100DB61C651EEA10900001FFFFFD000000003FFFFFF0000000000000000000000000000000004810904E5800100000000067F91EDF00F0DEC2E00DBB8291C1ABE94E8D14328E101EB000003FFFFF900000006FFFFFF00000000000000000000000000000000000000002400000000000036FFFC2C721F086FDDD535EED752097F3DCB488398943FEC800007FFFFFE800000007FFFFF0000000000000000000000000000000000000000000000000000002BFFFF41B0CFE9C25545D2C256E3F1ABF74A0C0949C1FF32D00000FFFFFFF0000000FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000E7FFFFF8B627EE815902238B136935E292059C400B1FE09FF00001FFFFFFFD0000002FFFFF00000000000000000000000000000000000000000000000000001A7FFFFFFF9E68E3F1D0B8FC018D2F98390D418ED2ABFE3F7FC000005DFFFFFE40000003FFFF000000000000000000000000000000000000000000000000000001FFFFFFFFF2CA3FFC0EE3CA434CBF999832A8631F3FC167FFFA000005FFFFFF8000000457FF00000000000000000000000000000000000000000000000000002DFFFFFFFFFF086FF8E06D935DA99B362A1A672303F804EFFFE8000001FFFFFFE080000001FF;
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N2
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~38 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~38_combout  = (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~38 .lut_mask = 16'h3210;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y56_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'h0000000000000000000000000000000000035FFE579E3AFFFFFFFFFBC8A478F26C3393928A149E775E04FD28F3FB63BF8B9BFF49F299B32817FF0000000002FF000000000000000000000000000000000002FFFFE7BAD39FFFFFFFC0476F56F26E980BC3C605E8EF2140BE589CD1977F33C5FEF765B3715FAD0000000000011F00000000000000000000000000000000003FFFFFF1314CBFFFFFFF802DDDF84001FC0FC5C246CB81790A2339EF99C93B8600FC466D2C0AE3600000000000006F0000000000000000000000000000C000035FFFFFF00455ECFFFFFD002C0DEEDA316C9BD7F6A4AA3429643F3FF789DBFF07803F8FD8187B512000000000000007;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'h0000000000000000000000000000F8009BFFFFFFFF01846DFFFFF600001FF4F2800123DBF81E7A46F50331FBFCFC8EEF5BCBBFCF3970A3BAC0000253E00000010000000000000000000000000000F528FFFFFFFFFFCF118C67FBAA0001A1F4FE8C7043D1FD921B9CFF01F677C0EABF5C4E467E04DEE3A6D18503FFFFF60000000000000000000000000000000000FFFFFFFFFFFFFFEB56730FFE00000132A341C7BE7262CF165891FB0966377BE9FEDFDE00780349D03F8DFFFFFFFFFE8000000000000000000000000000000000FFFFFFFFFFFFE7FBE8B9C336000000F28DCE7BE9579ED7026441BF1AF70307FFDC68C1003C00BF5E3D04FFFFFFFFFFF40000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFF402004287A640000003E6D8E4DF21367C8DC2A58EB024FE7C1DFF8F01B00FE01A6B84E4DFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFF80000947B3F00800001FF9A3697D423FACA49070662464EE7F1C69FA3FF80FF20C63C1B93FFFFFFFFFFFFC0000000000000000000000000000000FFFFFFFFFFDC0000CC865325D00005FFFD1241C487DC663C0596719E7F8D877F4FF8CD0072701C2C5E6801CF9FFFFFFFC2000000000000000000000000000000FFFFFFFFFF140000F0A95DFD6A0009FFFC838CFA87FEC1B4E3DA03F5938B0C3BBF63500027D000AC36900000847FFFFFFE00;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFC00000287BA60A3D403FFFFFF84FFA20EEE16A8E0807D4E7CFFD759E6783404FF665909F000000026FFFFFFCC00000000000000000000000000000FFFFFFFFFC0000000AB86AC18FC41FFFFFFF3FFE1BE3B8E0000405C7DF8F6B7EA4FD870507EFBEA40E00000000027FFFFFC00000000000000000000000000000FFFFFFFFF800000000A01C73F2211FFFFFD08AC4FFEE0FF80A05240379FFFF6D9C6D388023FFF0C555880000000003FFFFE00000000000000000000000000000FBFFFFDF780000000100229E1DE03BFFFFE83DC3FE3CFA900D0EE485BFFEFFDFDF5F00011EFD072E997F000000000AFFFFFE;
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000005BFFFFFA00000000005135FA01F17FFFFFF403FA8BA89181DE9BEC0F7F9E7FFBF71B412006703B0930FFFC000000037FFFFF00000000000000000000000000000146A950000000005F003E8FC8FEFAE3FF400037C94098EBE5B86E896F7EBFC7BFD480982023F195E1FFFFE00000003FFFFF000000000000000000000000000002109C000000004007D70B75D40EE1003FD00037E918456FFAF10693FF7CFFC9FC002010013FC3CF8FFFFFE00000000BFFFF0000000000000000000000000000000040000000001B1FF95984EE4D93FFC3E00007E70182D7F82DF712FE7DBF91DC080004C1FF0AB72FFFFFFC80000007FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'h0000000000000000000000000000000000000000004FFFFF34961DF09E780030000074983065F879DE31BE3238FAC840007D1F3BC59E6BFFFFFEDA0000002FFF0000000000000000000000000000000000000000005FFFFFF53D6481FC70FDE000000400F7E46BF3C0F36CF3FDBFD0006047FFED96BCC29FFFFFFC0000009FFF0000000000000000000000000000000000000000001FFFFFF5094ED048E0F9818D0001D822F247FB85F4CDEDFDE7A181003DE426D5F9800FFFFFFFB0000027FF000000000000000000000000000000000000000001FFFFFFFEC5B00A1CE07A0126300010E31E11F3A0067D9FBFFE33000EFBE98F2AF38001FFFFFFF30000113F;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h000000000000000000000000000000000000000009FFFFFFFFC1D89944C078F871E23500B8471472A1D7F90D9FFC028D3FEFA4A255F30000BFFFFFFC2000000F00000000000000000000000000000000000000001DFFFFFFFFEDE82C2E0F79452C1F8FAD158793081F1B8C7FFFFA3D97FFFF825587C400000FFFFFFAD000004F00000000000000000000000000000000000000007FFFFFFFFFFF4B61D7BF80F89C0FE01DF13F0FAA362BD7BEE7CD03E73BE252BC8790000001FFFFFFDC0000060000000000000000000000000000E14000000004FFFFFFFFFFFF5BE19036434BC7861200EBEC5FFFF82FF787E7FF420D97DF09C3C33F800000FFFFFFFC000001;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h0000000000000000000000000000EC8000018A3FFFFFFFFFC833F0C42BC4C38F57E00FC0410B23FF7AD0CF1A5D5F3E785D8DC746C62F8000017FFFFFFE8000000000000000000000000000000000FFF7A625FBFFFFFFFFFFE000CCCF55D539CEADBDCF80010FFE0037988B0DE7C40607E002F36A4D7FA800003DFFFFFFA000000000000000000000000000000000FFFF3FFE5FFFFFFFFFFF08001F0D5A8AA62F87419778000A02A7C3CC344C0890000CB8894F801EFFC800002FFFFFFFFA00000000000000000000000000000000FFFF77FFFFFFFFFFFFFF4000062571BB1C3627B0C34FE40000027C5CE250800090092C46ABF838FFE4000005FFFFFFF80000;
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N0
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~37 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~37_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~37 .lut_mask = 16'hC480;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N12
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~39 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~39_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~36_combout )) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~38_combout ) # (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~37_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~36_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~38_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~37_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~39 .lut_mask = 16'hAFAC;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y59_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000003F05FC01FEFF7FFFFFF3FE80E01188214413FFFFBFFFFFF71B402000003D88F40003FFFFFFFFFFFFFF000000000000000000000000000000000000000000005F03C30F80FFF9CBFFFFFE77C04018E01A471179FF7FBFC7BFD480980003FB07E800001FFFFFFFFFFFFF0000000000000000000000000000000000000000004007D7D205DB0FE102BFFFFFFFE0004064050E1173FF7FFFC9FC002010003FEB8B9000001FFFFFFFFFFFFF0000000000000000000000000000000000000000001B1FF86876FF0D800017FFFFFEE40000D407C200F3FE7FFF91DC080004C1FF82CF200000037FFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h0000000000000000000000000000000000000000004FFFFF1B17DF008107FE9FFFFFA48000E4078621F1FE3E38FAC840007D1FFDF91E4000000125FFFFFFFFFF0000000000000000000000000000000000000000005FFFFFCF86F0FE830FFDF57FFFF80010E404043FF3FCFFFDBFD0000047FFF4383C4000000003FFFFFFFFFF0000000000000000000000000000000000000000001FFFFFFFA2E97FF71FF981D5FFFFA000E038047BF7FDFDFFE7A181003FE7C9147900000000004FFFFFFFFF000000000000000000000000000000000000000001FFFFFFFEEE5F8DFF1FFA01275BFFE60001EE0C5FF7FDFFFFFE33000FFFEED48FF200000000000CFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h000000000000000000000000000000000000000009FFFFFFFFF81499BFBFF80001FC59FF6008EB8D5FF7FBFDFFFE028D3FFFBB9BC3F5000000000003DFFFFFFF00000000000000000000000000000000000000001DFFFFFFFFEE4C2C0E7FF800001FF031EE006FFFFFFFFFFFFFFE3D9FFFFFDB498FCA0000000000052FFFFFFF00000000000000000000000000000000000000007FFFFFFFFFFFB7E1E47F8007600FFFE200A07FDFFFEFF7BFE7CD03FFFBEE192CAFB800000000000023FFFFFF0000000000000000000000000000E14000000004FFFFFFFFFFFFEBA20596400638061FFF1416BFFFF9EFF787E7FF423D97E6BC8B3F6780000000000003FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h0000000000000000000000000000EC8000018A3FFFFFFFFFFFFF1CC3CE8E4000B8000FFFBEF0B7FF7BDCCF1FFF5F3E787E075EC57E4F800000000000017FFFFF0000000000000000000000000000FFF7A625FBFFFFFFFFFFFFFFC7038A063841B3C00FFFFEF003503F988F0FE7C40007E76BAFE1FDFFA80000000000005FFFFF0000000000000000000000000000FFFF3FFE5FFFFFFFFFFFFFFFFBC38DF16E507FBC677FFFF5FD5AA3CC34000800000CAD35E5CFF87FC800000000000005FFFF0000000000000000000000000000FFFF77FFFFFFFFFFFFFFFFFFFEBF847806A09F7FE04FFFFFFFFD8AC4E25000009299B69AF6F7FEFFE400000000000007FFFF;
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFCA001686831000000000C355FF8006000084104000180A1FFFEFBFFFF63FF9B90008BF1A07BD1F8000000000000000000000000000000000000000000FFFFFFFD00007E031CA000000000BB1FFE006280080000021710DEBFBFBB9EFF97FF33C001BF6300F4C370000000000000000000000000000000000000000000FFFFFFC000000F01832800000000DB0FFF0003E40C020000347206F53FFBEFFFC9FB860003B625E3BD04A00000000000000000000000000000000000000000003FFFFCA000000F056A05000000000FFFEF9A31648800000051C316FF27FFF7FFDBFF07800077BF8703048000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'h000000000000000000000000000007FF6400000002D017814000000001FFF7F280000000000681F10EFD29FFFCFA8EEF4FC8003B2D0D242540000253E000000000000000000000000000000000000AD70000000000A219F068000000003FF7FE883800020D8AE46B00FF6FF7F8EEBFDC4E0001FF8618607B8503FFFFF60000000000000000000000000000000000000000000000003D907C0E000000010FD3DFC1A40001011EE76604FF7FF77BE9FFDFDE0007FC163A617BFFFFFFFFFE8000000000000000000000000000000000000000000000000D0F3E0240000000FDFFDDF9F80461000EFBE644FE7FC307FFDFF8C10003FFBAA682C4FFFFFFFFFFF40000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h0000000000000000000000000000000000000000000B3ECF83880000003FFFDE5DF000183000F16714FE7FE7C1DFFFF01B0001FFB1B40F41FFFFFFFFFFFF000000000000000000000000000000000000000000000000FFB3C3FD000001FFEFFE91D420013204F9799DFA7EE7F1DFFFE3FF8000DFEB981883FFFFFFFFFFFFC00000000000000000000000000000000000000000000000FB0863FE600005FFF3FE01C484039801FBE98FFE7F8DF77FFFFBCD00018FE5FC254BFFFFFFFFFFFFC20000000000000000000000000000000000000000000000594E61FE8C0009FFFCFF8CF884010E09FFE7FFFD9F8BFE3BBFE35000002FFC7F729FFFFFFFFFFFFFFE00;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h000000000000000000000000000000000000000000002F82380BC1803FFFFFE7CFF824110E9DF7F7FFFCFFDFFF759EE783400009995E936FFFFFFFFFFFFFFCC0000000000000000000000000000000000000000000000B008F01F0081FFFFFF3FFF8001C461FFFFBFBFFBF9FEF7FBCFD8700001040C02E7FFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000D02381FFDD9FFFFFFCEEC30011F007F7FADBFBBFFFFF5F9C6D3800000000743D37FFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000F03DE01DFFD3FFFFFF9FC00003000BF3C11B7F7FFFFFFFDF5F0000000007EFFA80FFFFFFFFFFFFFFFE;
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N30
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~42 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~42_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~42 .lut_mask = 16'hA808;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = 2048'h0000000000000000000000000000FFFFFF47AFFFFFFFFF6090F000EEEF9FF9B78F0E9E011A032CB2C307BFFFFFBFF8C2D6806E6AF419F01A4E7E0BFFFFFFFFFF0000000000000000000000000000FFFFFFF533FFFFFFFFE840F20067CFCFF9FB9E001F011A0300A8F0BFDEEFEFDF91D003C0060E3C11E610B4EC3FFFFFFFFFFF0000000000000000000000000000FFFFFFE47CFFFFFFFFFA02C20032C7FFECF1038608181E010308E29FFFFFF3CB19E000800616CDB3EFF265D8FFFFFFFFFFFF0000000000000000000000000000FFFFFFFDBE3FFFFFFFFE80A00038BFFFFDFC05402A0112041A08F3FFFFFF73CFA3E0007006BB3EA3FF8C8581FFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFEAF9FFFFFFFFFD0701038F3EEFDFC14B1980932305F6BFFFFFFFFBFDFC3C0002002995047EC2CD381FFFFFFCFFFFF0000000000000000000000000000FFFFFFFF37C7FFFFFFFFF45A2033DCBD80E003E050000038F739EFBFFEF3BF3FEACF5010024966C3F3EF136BFFFFFC40D7FF0000000000000000000000000000FFFFFFFFF43AFFFFFFFFF8030239FDBBE4A005C010000010E5F9C5BF3E77BF7F479F204E0200ECC04E0796FFFFFFF40000FF0000000000000000000000000000FFFFFFFFCE9C3FFFFFFFFF818E3FFF7C243204081008000638FBA57EFFFFFF7FFFFA0007028CC98031B167CFFFFF8000004F;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFF24E47FFFFFFFFD00BDFFFFF000800501800030E78FBFF47FFFFBEFFFFF6800180259B80C60E43DFFFFE000000070000000000000000000000000000FFFFFFFFFB8C1DFFFFFFFF78030C1FBFE002800008040140FE7FFF6FFFEEFEFFFFE6A00090D7330218A657BFFF70000000000000000000000000000000000000FFFFFFFFFF4F4DFFFFFFFFD5018C3FBFA001980008080786EFD77F7FFFBEFDFFFFBB9201901E270CEC40BEFFF000000000000000000000000000000000000000FFFFFFFFFFB4FB7FFFFFFF80C8848F5E4C70C08008100008FFD77F7FFFEFFEFFFFFDDA00201C6E71A969E5EF000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFEB009BFFFFF9002C5E4E57DE00480008000020F7DBA77E7FFFFFFFF7FFC880702DDFC6575B11C00000000000000000000000000000000000000000FFFFFFFFFFF7908CFFFC8300043E7CFFDC800000001040043DFB9F7EDEFFFDEFF7EFE00074159F1D4FD56A000000000000000000000000000000000000000000FFFFFFFFFE4D7F637E84000000A767FFD88000030901040C35F1BF7FFFFFF9FBF3FBF80004273C301E0E46000000000000000000000000000000000000000000FFFFFFFFE005F0B0C000000000417FFFD40000080B53004599C1FBFFFFFFDFFFFBBF680013C5F8CF39C03C00000000000000;
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFE0001FE340013FECFAFE14031D747BC3777828D0F1859982003FF88FD9F8055399C18C63D0703783BF6E6F296007F20000000000000000000000000000FFFFFFF000BFF70000F9FF1FE8100337F1F7527B707BD07D8018A000FFDCBF39C512A3DFF8AF6F00F898EB9CF8F943E07FFF0000000000000000000000000000FFFFFFFC0167EE00F0FEBD3DE0A003F0BFF373733AE8D07CD3031401DC8029CFA2190C2E06840F0067DDF20010F842C1FFFF0000000000000000000000000000FFFFFFFF0023DF0501FCADF1E37803E4F7DA797A3CE8D0F880019607F1D7CDFF2212403E18D10100037FE00FFF8A2FE7FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFA780B88016F9FFB1D7701274FFFF317F1C68D0F984051807D1E69DFF043FAFFBB9303B00FFFC403FF9A03BCFFFFF0000000000000000000000000000FFFFFFFFF9E0E9B019FFFEF14E7800E37FFFB3FD182A648084800006F3077FFE0CB0A3F5EE3FDB1FFFE01FFFC02F7B3FFFFF0000000000000000000000000000FFFFFFFFE676F57003FFBCF3CF716402F7FC93EFB87AC272500383E633F617F35800FFF17B3F3F7FFE001FF0A709F6FFFFFF0000000000000000000000000000FFFFFFFFFD920F603FFBFCC7C27105C75BF8DDBFFF1881F0E002040223A018FB98407FF3F01F3FFFC803FF0FA307E2FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFF34F205E018FEFCF0A28000D7FFFBD3FFBC1A827081210421C3141BA9D8007FF070000AD0001FF468019FF3FFFFFF0000000000000000000000000000FFFFFFFE37030F8003B678F0F30203CEFFFBFCFFBC1EA949001181288E828BFD80000FA0031000000071F80E0FFF81FFFFFF0000000000000000000000000000FFFFFFFEC3E70181F0787873F78075E37FFA3BBC346AF238903BA011EC40C7E8F00000000001900002D95F286FBF43FFFE3F00000000000000000000000000003BFFFFFE907F6097213C7D597EA4FF73FFF86BB9B099B860F1900001FEC54FF19100000040F7FC807429838B337FCFFFE405;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = 2048'h000000000000000000000000000007DFFFFFA037E00E331C7871710089FA6FFEFBBFBF6A3A82007408057F841BFB91608008FDFFFFE3CE0739EAC67F9FFFC00000000000000000000000000000000083FFFFE0D3EA68FF0C187159C09D79FFFB3B3F3E3AB30210004001C3AC09FE18F1C08FFFFFFB514E60578DEE7E0FFE0000000000000000000000000000000000003FFFFA0F401CF15C1C7973101D7FEFFE5B7FBC0080180001C003CFAC3FFE13FFFFFFFF312E73CB404185E47D3FF800000000000000000000000000000000000000DFFF84673C7D3C3C7863861C77F7FC160F8689003810A3A077A58E3FF673FFFFFF801385F187C111CDF87B3FE00000;
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N26
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~40 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~40_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout )))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  & 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~40 .lut_mask = 16'hAEA4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y62_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000FFFE0B77FFF0E2818A0077EFFE5FA9EA2C00401B84133746437F53FED7BFFFFF6FDFB2104DCB2E11778FFFFC000000000000000000000000000000000000000020FF8CF8FF81028001077FEFFF7FA1327804399210133A230F5FF7FFC779E44DF7FEA01C73C8426FED1F77F00000000000000000000000000000000000000000001FE66DDFF207000006DFDFFFFFF7FA71880106180372223F3C37FEC7E0558367FE80511D3B78F7E81ECFC0000000000000000000000000000000000000000000017A24DFFC1F080D00369FFFFEE143FB0800182C0F32C27E35CFFF078F881F671C1500540CCAF7883F7E0000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = 2048'h0000000000000000000000000000000000000000D03FBFC7F51CB24E0DBBFFDFBC7E981901088103600E470FF7F0FC48CE8B535F9EE404CCFF4207FBC0000000000000000000000000000000000000000000000021177ECB944C3B7E3D7FFFEEDFFF8C181F038C13400EDF1F7FF45C3DC84A09DAD055FF56EC4B466B00000100000000000000000000000000000000000000000008FCFBC58714373E3FFFF7C03F159811188380132087FFFEEFFCE61B457811F90AE3F8C4A86484F2000037C00000000000000000000000000000000080000000027C7F4B2F6C43831F7FFBC4F717D8011003083028037FFBFFF8E40B17F821A8C58876EE0D6801D00000FFF0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'h000000000000000000000000000000006000000000BE5DE78B8D1E8F1B7FFBC3738F90003843002000BCC7CDF7F0618C0FFFC0C3864C934C1A6383E00003FFFB0000000000000000000000000000000178000000002F31A6DB0C028FBF7FFBF7971794003000020409BD1FC7EFF1420401FFBC2436E79733B63E8500003FFFFF000000000000000000000000000000002A000000000FD861C9068BDFEF5FF103170E90000000020C70479319EFF06E8301FFFC0E15D6730D076D088000FFFFFF00000000000000000000000000000000288000000003AC23C7036747EFB3E3730F16000040000343684B1F37EFEEE4B0018FFC3A1A2651A80C88030007FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'h0000000000000000000000000000C0001AA000000000E0824604ABDF87B7C83041B6000008120512C3CF8F7AFFFFF1706007FC0E8AD632CE9C5A00003FFFFFFF0000000000000000000000000000A20002F02008000018406D000ECFEFFFFC6581FA800010069CBA7A5FFD79FFB5F0303807FE725ED8DD7F9CD5A401BFFFFFFF0000000000000000000000000000EFF2C25E6FFFE31FF40325C0027FCEEFF87C3AED88003003227E685F9C7BFE3DD5601E00FE2E3D9CFD00FA33880FFFFFFFFF0000000000000000000000000000FFFFFD8EBFFFFFFFFDC0DCE180E9DFFFF83CDF80100332070672C14D9FFFFF3FE6600E007E48FD30ECA1DDEF205FFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = 2048'h000000000000000000000000000000000000FFFE0004007F00069F3F00915DEC677F17FF9DFEFF0B78402085807FFFFCF81F83E01FF80FEE0132FC9FFE9E1FFF000000000000000000000000000000000000FFFF001800FF8008004000C147AC265883DF9BFF7225F981F4800003DF7CE01AF00FFF00FFFF95D9E03BE2188FFF0000000000000000000000000000000000003FFF001C01FFC000408000404CA82AF3B5FB1DFDB2FF8AA400C00207FDF84118001FFF007D55B4C0001E07191FFF0000000000000000000000000000000000001FFF807E03FFE00C1F00320248D07417BDEF99FDBA3DC0040199020EFD9841700EFFE016A098800041814E010EFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = 2048'h0000000000000000000000000000000000001FFF817C0FFFE001FFFF794701C0361AAFF999FBFEF5C385058B00F7FF90018007FEEA8163000000303FB35A40330000000000000000000000000000000000001FFFC1FC127FE0600002338897F3AF179FDBD9FFFEE15000238400F7FFF001988A8A39870001001CD05150FE40000000000000000000000000000000000000000FFFE7F8200FE0E0FE1C4A199561B5FEEFD9B8DD73C0202002A200FFFFE1061EAE363FD8000101003E8A13F8800000000000000000000000000000000000000007FFFBFC400FE1F8FF210203A7622487DF7998FBB10121E00CA840FFDB001474A6FFF9E0104FBE0E315933988000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = 2048'h00000000000000000000000000000000000003FFFFFD0007F3FFF30084189FF743FFFFFCD55F1E00300001A0027FFA3129A1E7EFFFC110A07F3BD19DEB05800000000000000000000000000000000000000003FFAFFE0007F7FF17204F3CCF9C1FFFEF3C93312EC16B0803B3067FDE3161C06329FDFFC0802DF436D48304000000000000000000000000000000001000000001FF41FC0007FBFC34019E3F8F383BEFFFCDDFFE9DF5EA08039726BD91C1506007D40DC000101ED0D834931D00000000000000000000000000000000FA90000000FE80F2000FFF4E31001E089A5FFFD79FC1DBF4EFE9C39B0D9B00FF95330142AE2FC0000047D1A6FE1F9E0E0000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = 2048'h0000000000000000000000000000FBBC0000007E01E30003FF3FC8000079F7B7F09F3FCBF9FDF6D98A08018380FF8C2308A821F900F6E7B0FB3083C2271E00000000000000000000000000000000FFFFC000001700C3000BCBE7F80100F2FC71A0FF7FDF48FCFAC8800843100DEE8C04AD9DF7FBC1E79F399092BD5E681800000000000000000000000000000000FFFFF000000F818000092FFFF81001E82FE7137F7EFC98E0C0D9900880F045DB0C0A1020522A57E06013E1FBB3F0907000000000000000000000000000000000FFFFFF80003FC1C0000EFE7FF80003EC67BC41FB7FFECEE987D9829C119845FFA803EE6F0DE48B0FDE2C98830F8322780000;
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N4
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~41 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~41_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~40_combout  & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout 
// ) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~40_combout  & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~40_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~41 .lut_mask = 16'hEA4A;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y65_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF8DDC1A77E19FF380867FFFFFF00000A7D4FE486617934F7B9FEFFFFE80000000000000FFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFE598E0601B96430D8C3FFFFF7000B125C0293C5D0BC9A73EFFAFFFFF000000000000005FFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFB78F0188BC048369C7FFEFE20E8E411E4AAAEE70DE4D3B9FFDFFFFFD000000000000004FF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF5BF61F8C8B918F4110D884ECB2BD1CBC99E5D294F269EFFCFFFFFFE0000000000000021F;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F6828477C3202DEBA84F1CC3FD961238B2715A6D308FFAFFFFFFB8000000000000000F0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF2C2406A3059CD7ECEAF0A0E417DD0FF3F5C18EDB69DFFD5FFFFFFFC00000000000000090000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF736030884A33D42CE5880732DB914F7E0C05F6DA54FFCFFFFFFFFF80000000000000010000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83B0005832A2615B88AE69A0F22EB688A402BBEDD7FFFFFFFFFFFFE000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFA6FA70003D88E74D57AC14DF32BBDC7F24504F5DF79FFFFFFFFFFFFFD0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF9806E8F0008D991459E8B0C7979E532AB1E0825AEFFFFF1FFFFFFFFFFF9000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFC90003E0A01F6523678C1D56BFF2EAD864921451D303FFC77FFFFFFFFFFE800000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFD40000B83B0FFAD8C2CB569ACF3D9C6412CB36686DDFFE8D2FFFFFFFFFFFF0000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF180000078747F2F5722128AF3654CB2829449D0030FFECA00FFFFFFFFFFFFD0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE5800000007860FFF0A968374BA762A0865040CF6247FE2F803FFFFFFFFFFFFE4000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFE000000000D8A3FFF9BD25A6CFBD8444B200942517FC0900005FFFFFFFFFFFF8000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFD20000000000D0AFFF0B04BA3FE2342287046AC13FF807700017FFFFFFFFFFFFE08000000000;
// synopsys translate_on

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF8000000000014042E064EAD7D402888E5EE01CBFC0003800000FFFFFFFFFFFFFCC00000000000000000000000000000000000006FFFFFFFFFFFFFFFFFFFFFFFCA000000000003E19F0041675CBABE04F59D927E00000E000000FFFFFFFFFFFFFFE000000000000000000000000000000000000003BFFFFFFFFFFFFFFFFFFFEFA40000000000002501804079AEED1519C9A24F80000E100000015FFFFFFFFFFFFFF0000000000000000000000000000000000000060AFFFFFFFFFFFFFFFFFFCEA000000000000007F1D8003FF4A74CA265C5000000A1000000003FFFFFFFFFFFFFFD00000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000009F7FFFFFFFFFFFFFFFF9B00000000000000006A01C01BFF8036F1800000001920000000000BFFFFFFFFFFFFFEC0000000000000000000000000000000000000000271BEE7FFFFFFFFFE712000000000000000072074183B8005FFD000000FA4E00000000006FFFFFFFFFFFFFFC000000000000000000000000000000000000000009406052A0BFDFD6B0C0000000000000000003542103FD003FFFEFFFFF74A000000000003FFFFFFFFFFFFFFFC000000000000000000000000000000000000000010020000014DE6700000000000000000000007D60FDFF800FFFFFFF9FDA000000000000037FFFFFFFFFFFFF1800000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000001E901B3C001F802C9F080800000000000037FFFFFFFFFFFFFE20000000000000000000000000000000000000000000000000000000000000000000000000000001F818A8B9C1FB7F853FF720000000000007FFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000017FBD5FFEFFC4A7FFFFFC0000000000025FFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFD679D1FFFFFFFFE0000000000001FFFFFFFFFFFFFFFEB000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000BFFFFFFFFFFFFFFFF8000000000001BFFFFFFFFFFFFFFF5A0000000000000000000000000000000000000000000000000000000000000000000000000000000005FFFFFFFFFFFFFFFF8000000000011FFFFFFFFFFFFFFFFA20000000000000000000000000000000000000000000000000000000000000000000000000000000000012FFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFF4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N0
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~43 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~43_combout  = (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~43 .lut_mask = 16'h4540;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N2
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~41_combout )))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~42_combout ) # ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~43_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~42_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~41_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~43_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44 .lut_mask = 16'hCFCA;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000BF22FF9EB4FBE6ED3FE1F50DA8E03FFDC7FFFFFFFFFFFFFFFFFFCC0000000000000000000000000000000000000000000000000000000000000000000000000007E9FFFFEB69934F3B71828E381FFFEFBFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000011E9FFFF804F3E69E28E38607FFFF7BFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000011EBFFFC004C678F38702FFFFFF8D7FFFFFFFFFFFFFFFFFFFFFFD00000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000005F4FFE40000371E7FFFFFFFF9DBFFFFFFFFFFFFFFFFFFFFFFFEC000000000000000000000000000000000000000000000000000000000000000000000000000013FAFE7C00005FFFFFFFFFF4E7FFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000001FCBFC00003FFFFFFFFFAE3FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000005BF2A00000FFFFFFF2B9BFFFFFFFFFFFFFFFFFFFFFFFFFFFF1800000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000012FE250001F8005BFB7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFE20000000000000000000000000000000000000000000000000000000000000000000000000000000014FFC3E0078FFD1C008DFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000002B3FFFFFE7E8000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000004E01EE000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFEB000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF5A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFA200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000700013A14EB80000867FFFFFFFFFFFBD30000F43D8E38E7D8033FFFE8000000000000000000000000000000000000000000000000000000000000000000000000260004F5F0650018C3FFFFFFFFF4320AA6F1D79EC71C7BF8017FFFF0000000000000000000000000000000000000000000000000000000000000000000000000698004DD571D7379C7FFFFFFF3694D52D6BAEBDFE38E3D8013FFFFFD00000000000000000000000000000000000000000000000000000000000000000000000006000122F22F1B850E1E7090DF5949D06F5D75EEF1C71F800BFFFFFE00000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000CC002955D8FFC78D8E5516D2595B9FFBEEB8F679E3C8005FFFFFFB80000000000000000000000000000000000000000000000000000000000000000000000000F180042A39E99DDE0A690591D3533EF7F71CFF3CF1E8039FFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000399168B72C6EBFF0D76165F1C75EBAE679E7840007FFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000005C800010A34161C4D2079267DFBAE3AEFF737CF3E001BFFFFFFFFFE000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000F900028914182539E9C7FE3AF9F7DD71DFBBE7980063FFFFFFFFFD000000000000000000000000000000000000000000000000000000000000000000000000000B3000D91204504A32D387DD71E3EF3AEBDDF3F001EFFFFFFFFFFF90000000000000000000000000000000000000000000000000000000000000000000000000007601F48B0410A1906DD70F3AE3FFDE71CEBE0007FFFFFFFFFFFFE8000000000000000000000000000000000000000000000000000000000000000000000000004C80FF210628244926FBAF9D7FF7EE38E75C000FFFFFFFFFFFFFFF0000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000001907FED8E045AA83661F75F3FE9FF3E33C001D7FFFFFFFFFFFFFFD000000000000000000000000000000000000000000000000000000000000000000000000000BA0FFFA3148B65DB7CF3FE9F7AD38A58001C0FFFFFFFFFFFFFFFE4000000000000000000000000000000000000000000000000000000000000000000000000001F13FFFD2609FEED3EE9F76FBFE9971003F63FFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000007F6FFFF3B4DBB6FDA7CF3B69D52C3007F8DFFFFFFFFFFFFFFFFFE08000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N12
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~48 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~48_combout  = (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~48 .lut_mask = 16'h5044;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFF83F9FFFE00018000000DFE80E01180000000000040000008E4BFDFFFFFC1A80E0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFA0FCFC0FFF00060C000001B7C04018E00000000600804038402B7F67FFFC02141C0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFBFF82E3C05DFF01EFCC0000007E00040640000000C0080003603FFDFEFFFC00588780000000000000000000000000000000000000000000000FFFFFFFFFFFFFFE4E0060608FFF27FFFE4000000E40000D40000000C0180006E23F7FFFB3E0013C0F0000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFB00000C0681FFF7FFFFF200000348000E40000000E01C1C70537BFFF82E0019981E00000000000000000000000000000000000000000000000FFFFFFFFFFFFFFA00000317800FF7FFFFDF980000E0010E40000000C030002402FFFFFB800062C03400000000000000000000000000000000000000000000000FFFFFFFFFFFFFFE000000C1C087FFFFFF981E600002000E000000008020200185E7EFFC018159E06000000000000000000000000000000000000000000000000FFFFFFFFFFFFFE0000000200180FFFFFFA01279C001A00000000000802000001CCFFF00010D6CC0E80000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFF600000000C01B19FFFFF80001FF9E01A0000000000804020001FD72C00040DB6008000000000000000000000000000000000000000000000000FFFFFFFFFFFFE200000000200BAC0E7FF800001FFFC1EA000000000000000001C2600000076DD03A000000000000000000000000000000000000000000000000FFFFFFFFFFFF80000000000C0061C47F8000000FFFFFFF600000001008401832FC0004105DB6A06C0000000000000000000000000000000000000000000000001EBFFFFFFFFB00000000000304200476400000061FFFFFF20000061008781800BDC2680F3ECE00B780000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h0000000000000000000000000000137FFFFE75C0000000000000C3000F3B400000000FFFFFFF9000842330E000A0C18780979F66010F800000000000000000000000000000000000000000000000000859DA040000000000000030C0015EE84040000FFFFFFFFECFC06770F0183BFFF80E73CFB0033FA800000000000000000000000000000000000000000000000000C001A000000000000000023001A6A7400000077FFFFFFFF99C33CBFFF7FFFFF1AE39F7E802FFC8000000000000000000000000000000000000000000000000008800000000000000000000CC08745ABD0000004FFFFFFFFFF9C31DAFFFFF6CC7C71CFBF000FFE4000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFF47F03DFFFFFFFFF3FDFFF80060000800000000000000000400009C00646FFE8C0F93F06FF7FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFE7FC1F3FFFFFFFFCFFFFFE0062800800000000000000400461006800CC3FFF389F7FEAFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFF8FE0FCFFFFFFFFFFFFFFF0003E40C00000000000000C0041000360479FFFFF9DC1FED79AFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFC3B8FF9FFFFFFFFF7FFEF9A31648800000000000000C00008002400F87FFFE86B7FD2FFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFD3FE7FE7FFFFFFFF9FFF7F280000000000200000000C60003017110B037FFF8F8FF33EFBFFFFDAC1FFFFFFF0000000000000000000000000000FFFFFFFFFFFFFF07E1FF8FFFFFFFFFFFF7FE883800000D8600080000800807114023B1FFFFFBADFF4FA7FAFC000009FFFFFF0000000000000000000000000000FFFFFFFFFFFFFF86E07FF3FFFFFFFECFF3DFC1BC000001120000000080088416002021FFFFFFF1EC9F3580000000017FFFFF0000000000000000000000000000FFFFFFFFFFFFFFE8F03FFC7FFFFFFF0FFFDFF9F80400000200000001803CF80020073EFFFFFFCAC37DFF00000000000BFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFF83F0FFC0FFFFFFFC07FDE5DF0000000000080000180183E20000FE4FFFFFFA0FFF8F8000000000000FFFF0000000000000000000000000000FFFFFFFFFFFFFFFFBFC3FC01FFFFFE007FFE91D4200002000080000181180E20001C007FFFFFC3FFE77C0000000000003FFF0000000000000000000000000000FFFFFFFFFFFFFFFE87F07C007FFFFA0003FE01C4840000000000000180720880000432FFFFFFF423A3AC0000000000003DFF0000000000000000000000000000FFFFFFFFFFFFFFFF81F07E000FFFF600037F8CF88400000000000002607401C4401CAFFFFFFFFE004D7800000000000001FF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFE1FC3FF401FFC000007FCFF824000000000000030020008A61187CBFFFFFFEE23CA0000000000000033F0000000000000000000000000000FFFFFFFFFFFFFFFFF47F0FFE000FE0000003FFF8000000000000000000601080430278FFFFFFFE265140000000000000003F0000000000000000000000000000FFFFFFFFFFFFFFFFFC0FC1FE0001E00000036EC00000000000000004000000806392C7FFFFFFFF4E03C0000000000000001F0000000000000000000000000000FFFFFFFFFFFFFFFFFF83C1FFE2001C0000006FC000000000000000000000000020A0FFFFFFFFF86F87800000000000000001;
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N2
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~47 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~47_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~47 .lut_mask = 16'hE020;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = 2048'h000000000000000000000000000000000000005FC08000F1D7E75FFFFFFFE7FA9EA2C00001B84103040000680012840000071FFBDF802210AD3CF8FF800000000000000000000000000000000000000000000017F00007FFD7FFEFFFFFFFF7FA1327804399210103801000600003890004EF7FFFFFC0DF532DFEF1FE000000000000000000000000000000000000000000000005F90200DF8FFFFFFFFFFFFFFF7FA7180010618003000000480003817E1FFE7FF7FB0BD0B61FFF61FD0000000000000000000000000000000000000000000000017D82003E0F7F2FFFFFFFFFEE143FB0800180C00300000040000F87FFFFFE703FC5CB2CF3FFFDC3D400000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000007FC000380AE34FFFFFBFFFDF9C7E98180108800300000000000F03FFFF880C5E0B23BCF3FFFC87BC0000000000000000000000000000000000000000000000000EE000386BF3C7FFFF7FFFEEDFFF9C181F018C0300000000000B83BD4BDBE01FEECAC77BFFF906600000010000000000000000000000000000000000000000000303043878E3CFFFFFFFF7C03F1598103881800300000000000319A836F83003F3F16001FFF004F0000037C000000000000000000000000000000001000000000083803CD0F3BFFFFFFFFBC4F717D800300100000000000000071BC8FFF8200BDBB0481DFFD801F00000FFF0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000200000000001A21C7473E6FFFFFFFBC3738F90003841000000000000000F1E73FFFFC07EF150A9DFFEAB83A00003FFFB00000000000000000000000000000000380000000000CE1C24F3FEFFFFFFFBF7971794003000000000000000000E3DFBFFFFBC5719B908B7F4878540003FFFFF00000000000000000000000000000000C60000000004279E36F9F7FFFFFFF103170E90000000000000000C00000E117CFFFFFC5973784B337DCF080000FFFFFF0000000000000000000000000000000025800000000113DE38FCFF7FFFF3E3730F160000000000030000000000101B4FFFFFFC3965384983C8EE120007FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'h0000000000000000000000000000C0001AE0000000005FFFB9FBFFFFFFF7C83041B60000081000020000000000000E8F9FFFFC095DD46AC71F3E20003FFFFFFF0000000000000000000000000000A20000702008000017FF92FFFFFFFFFFFC6581FA8000100080020000020000420FCFC7FFFE1DA108EC1BD4DC6401BFFFFFFF0000000000000000000000000000EFF2C05E6FFFE31FF7FFDA3FFFFFFFFFF87C3BED8800300100020000020001C22A9FE1FFFE6D2B68E821EAB8880FFFFFFFFF0000000000000000000000000000FFFFFC0FBFFFFFFFFD3FA31E7FFFFFFFF83CDF801000300100020000000000C0199FF1FFFE572380F3597879305FFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFE000000000007803FFF7FFFFFFFFFF7FFFDFFFF0B784020000000000307FEFFE00007FFEE0169FC7FF01B7FFF0000000000000000000000000000FFFFFFFFFFFF00180000000F807FFF3FFFFFFFFFE3DFFBFFF225F981F400000020031FFEF00000FFFFFEB3F81FFFECFF6FFF0000000000000000000000000000FFFFFFFFFFFF00300000000FC0FFFFBFFFFFFBFFFFFFFDFDB2FF8AA4000000000007BFF4000000FFFF33F43FFFFF67F7DFFF0000000000000000000000000000FFFFFFFFFFFF80400000000FFFFFF7FFFFEFF7FFFFFFF9FDBE3DC004001800010067BFE000001FED9F787FFFBFF8526EFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFF810000000001FFFF37FFFFFFF7FFFFF9F9FBFEF5C38404080000006FFF000001A67FE0FFFFFFF07EDE67FFFF0000000000000000000000000000FFFFFFFFFFFFC2000D80000000024FFFEFFFEFFFFFFBF9FFFEE1400020000000000FFE000599C780FFFEFFFC81C49D41BFFF0000000000000000000000000000FFFFFFFFFFFFE2001FF000000023BFFFEFFFFFFFFFF9D9FDF3C0202000000000001EFA36600E0027FFFEFF003E6B9C07FFFF0000000000000000000000000000FFFFFFFFFFFFFC003FF0000001DEFFFFFFFE7BFFFF79F8FBB10121E00000000000FFF1F45E00061FEF807E0E1E0238037FFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFE000FFF8000006FF7FFFFFF77FFFFFFDF55F1E0030000000000001CFE8700000003E105FFF3DC6CEF00B7FFF0000000000000000000000000000FFFFFFFFFFFFF001FFF8000090DFBFFFFFFFFFFFEF3D93312EC16B080010000021CFC1C0000001013FFFF7F5CBEAF802FFFF0000000000000000000000000000EFFFFFFFFFFFBE03FFF8040303FE7FFFFFFFFFFFFFCDDFFE9DF5EA08001000006E3F806000180B3FFFEFE9221BB8E002FFFF0000000000000000000000000000056FFFFFFFFEFF0FFFF007C803FFFFFFFFFFFFFF9FC1FBF4EFE1C3880C18000068CF0140CFE43FFFFFB83639D563F801FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = 2048'h00000000000000000000000000000443FFFFFFFFFE1FFFFC058033FFFFFFFFFFFFFF3FCBF9FDF6C18A080000800073DE0CC09006FF0067E026022603C125FFFF000000000000000000000000000000003FFFFFFBFF3FFFF4201003FEFFFFFFF1FFFF7FDF78FCFAC180080000000073FEDB7C000404E98CC79C7FB05FA007FFFF000000000000000000000000000000000FFFFFFFFE7FFFF6D00003EFFFFFFFE7FF7F7EFCB8E0C0C1800800000000F3FDF021EA67E2FE93C81607C3FF0847FFFF00000000000000000000000000000000007FFFCFFE3FFFE2008003FFFFFFFFFFFFFB7FFEFEE987C182880000000057FFDE51E5FCF8F1B03880000FFC3A0FFFFF;
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = 2048'h0000000000000000000000000000FFFFFF4FEFFFFFFFFF5FEF0FFFFFFFFFF9B78F0E9E0018010002000000000040073D397FFE599A61FFEC7F722BFFFFFFFFFF0000000000000000000000000000FFFFFFF533FFFFFFFFF7FF0DFFFFFFFFF9FB8E001E00180100000000000010206E2FFC3FFE597BE1EFF72CE47FFFFFFFFFFF0000000000000000000000000000FFFFFFE17CFFFFFFFFFDFFBDFFFFFFFFECF10386081818010000000000000C34E61FFF7FFE1183C3EFE181C8FFFFFFFFFFFF0000000000000000000000000000FFFFFFF8BF3FFFFFFFFF7FDFFFF7FFFFFDFC05400A0010000000000000008C305C1FFF8FFEDD9243EF8871A1FFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFD0FCFFFFFFFFF9FCFFFF7FFFEFDFC04B19808300000000000000000203C3FFFDFFEBF9F87FC0EABC1FFFFFFFFFFFF0000000000000000000000000000FFFFFFFF97F3FFFFFFFFE7E7DFFFFFBD80E003E05000000000000000000000C01430AFEFFE8E4D03F00F9383FFFFFFFFFFFF0000000000000000000000000000FFFFFFFFE03DFFFFFFFFF9FFFFFFFFBBE4A005C0100000000000020080000080B860DFF1FEBF0F0041E3E707FFFFFFFFFFFF0000000000000000000000000000FFFFFFFFC29F7FFFFFFFFFFFFFFFFF7C243204081000000000000201000000800005FFF8FE720E000F98C63FFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFF07F97FFFFFFFFEFFFFFFFFF0008005018000300000000380000010000097FFE7F261C003EDC007FFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFF87FE5FFFFFFFFF3FFFFFFBFE002800008000140000000100011010000195FFF02173C01FBDE80FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFE0FF17FFFFFFFFDFFFFFFBFA001800008000000000800000001020000446DFF08443803E5C501FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFF4FFC5FFFFFFFFFFFFFFFDE4C70C080080000000008000000000100000225FFE01E700F9BF259FFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFC1FF13FFFFFFFFF7FFFFDFDE0040000800000000000000000000000800377FF027E03E0FB46EFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFE9FF0EFFFFFFFFF9FFFFFFDC00000000000000000000002000020008101FFFFC47E0FC9FAA8DFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFF83F83BFFFFFFFFEFFFFFFD80000000800000004000000000006040C0407FFFCC4C3F3FE55AFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFC3FC0F7FFFFFFFFFFFFFFD4000008081000400000000000002000044097FFFD0407C6FDB7FBFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = 2048'h00000000000000000000000000000000001FFF9FFCBFFF20120101EFFFFFFFFFFF777838F0F1858182000000002607F8ABAB39939901303F83BF6F91011FF80D00000000000000000000000000000000000FFFBFF8FFFE0000E013FFFFFFFFFF7E7B7079F07D80018000000080C63AE27C1A0680090058F8EBFFFF03020F8000000000000000000000000000000000000003FF67F1FF100042C21A7FFFFFFFFF7F733AF8F07CD2030000000000005DEE802C00A0020067FDFFFFEF08021E0000000000000000000000000000000000000000FE23E0F10000420E1CFFFFFFFFFE7F7A3CF8F0F88001800000100000DDDF403C18200700037FFFF000182E580000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = 2048'h0000000000000000000000000000000000005800C7500000004E38FFFFFFFFFF3F7F3C78F0F98405000000200000FBDF6FFDB9903B00FFFFFFC001003870000000000000000000000000000000000000000006009DB00000010E39FFFFFFFFFFBFFD383860808480000000000001F33F63FBFFFFDB1FFFFFE000080478C000000000000000000000000000000000000000000F8155700000430C38FFFFFFFFFCBFEFB878C270500200000000080CA7FF7FFFFCFFFF7FFFFFE000C301F90000000000000000000000000000000000000000003DFA0F600004033C3DFEFFFFFFF8FDBFFF1881F0E00000000000000467FFFFFFFFFFFFFFFFFC00080307E1000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000035B005E00001030F1DFFFFFFFFFBF3FFBC188270802100000004005627FFFFFFFFFFFFFFFFE00788019FF00000000000000000000000000000000000000000001C000F800041870F0CFDFFFFFFFFFFFFBC18A14900018108000200027FFFFFFFFCFFFFFFFF8100020FFFE4000000000000000000000000000000000000000001BC00018000C7878C087FFFFFFFFE3FBC3478F03890038010000000170F7FFFFFFFFE6FFFFCE1DE204FBF840000000000000000000000000000000000000000017F80009000C38286807FFFFFFFFE3FB9B098B860F18000000000000E4EFFFFFFBF08037F862992005F7FC8000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = 2048'h0000000000000000000000000000000000005FC0000000E3878E8EFFFFFFEFFE3FBFBF78388000000000000000044F9F7FF7020000020E2730343E7F9000000000000000000000000000000000000000000017E0006000E3E78EA67FFFFFFFFF3F3F3E38B1001000400000200001C70E3F7000000C31CE600A801E7F0000000000000000000000000000000000000000000005F0A00000E3E3868EFFFFFFEFFE1F7FBC0080180001C00000200001CC0000000001CFF3C840AD72147D00000000000000000000000000000000000000000000017B800000E3C3879E7FFFFFF7FC160F8689003810838010020000098C00000001E3FDF180253D56187B40000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N14
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~45 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~45_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ) # 
// (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  & 
// ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~45 .lut_mask = 16'hF0CA;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N16
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~45_combout  & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout 
// ) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~45_combout  & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~45_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46 .lut_mask = 16'hCAF0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N22
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~49 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~49_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout )))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~48_combout ) # ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~47_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~48_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~47_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~46_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~49 .lut_mask = 16'hFE0E;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFB7FFC1FFFFFFFFF7FDFFF80060000800000000000000000000000000000000F0007FF860F0000000000000000000000000000000000000000000FFFFFFFFFFFFFBFFE03FFFFFFFFDFFFFFE00628008000000000000000000000000000000000000CFECC3C0000000000000000000000000000000000000000000FFFFFFFFFFFFE6FFF00FFFFFFFFFBFFFFF0003E40C0000000000000000000000000000000000033FC10590000000000000000000000000000000000000000000FFFFFFFFFFFFFFBFF001FFFFFFFFEFFFEF9A316488000000000000000000000000000000001007FF620FA000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFCDFF8007FFFFFFFFBFFF7F2800000000002000000000000000000000000000C07FEC01F80000000000000000000000000000000000000000000FFFFFFFFFFFFFFF7FE000FFFFFFFFF7FF7FE883800000D82000800000000000000000000000273FA007E00000000000000000000000000000000000000000000FFFFFFFFFFFFFF9BFF8003FFFFFFFFDFF3DFC1BC0000011200000000000000000000000000009BF700FC00000000000000000000000000000000000000000000FFFFFFFFFFFFFFF6FFC0007FFFFFFFFBFFDFF9F8040000020000000000000000000000000000B7D003FD0000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFBBFF0000FFFFFFFFEFFDE5DF0000000000000000000000000000000000000378007F800000000000000000000000000000000000000000000FFFFFFFFFFFFFFFC5FFC0001FFFFFFFFDFFE91D42000020000000000000000000000000000000C001BF800000000000000000000000000000000000000000000FFFFFFFFFFFFFFFE77FF80007FFFFFFFF7FE01C484000000000000000000000000000000000006207FF000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFDFF80000FFFFFFFFEFF8CF884000000000000000000000000000000000000011FC00000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFEEFFC00001FFFFFFFFDFCFF82400000000000000000000000000000000000284CF9000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF3BFF000000FFFFFFFF7FFF80000000000000000000000000000000000000059FF2000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFEFFE000001FFFFFFFEEEC00000000000000000000000000000000000000038FF4000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFBFE0000001FFFFFFFDFC000000000000000000000000000000000000000707E800000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFF9DFE00000001FFFFFFFBFE80E0118000000000000000000000000000000147FC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFE77FF00000000FFFFFFF77C04018E0000000000000000000000000000001E3F80000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF9DFFA20000000FFFFFFEFE000406400000000000000000000000000000D77F00000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF7FF0000000007FFFFFDE40000D400000000000000000000000000003CBFE0000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFDFFE0000000003FFFFF948000E40000000000000000000000000001563FC00000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFE7FFF0000000201FFFFFA0010E40000000000000000000000000005CBFF000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFDFF7800000067E07FFFF6000E0000000000000000000000000001165FE800000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFEF7E7F0000005FED81FFFF6000000000000000000000000000000A8B1FD80000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFDE7E6000007FFFE001FFF600000000000000000000000000002145FFF000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFEF77D3F18007FFFFE00001E600000000000000000000000000128A0FFC000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFDF9E3B807FFFFFF0000000E0000000000000000000000000E1455FE0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF7DFFB89BFFFFFF9E000000E00000000000000000000000A20B2FF8780000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFDFFF031BFFFFFFFF00000007000000000000000000000C41058FFCF800000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF7FFF9867BFFFFFF000000001C000000000000000000A02082FFFFFA80000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFDDFFEC11DBFFFFFF88000000007800000000000000100010407F97FC80000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF77FFA0992BFFFFFFB00000000007C00000000000E80000820FFCFFE4000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N10
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~52 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~52_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~52 .lut_mask = 16'h8C80;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF9EFFE6C17D77FFFF7980000000000043F0000F84200000417FEFFFFE8000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFE7BFFF729873CFFE73C000000000051C6000A386100000207FE7FFFF0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF92E170B0E863800000003DE79C201C71C200000017FF7FFFFFD000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFE432C4FF73CF800001C1CF7FBC820E38E100000007FF3FFFFFE00000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFCF7FFD1A6103E5C7D61DBACB1D779861C71C708000007FF3FFFFFFB800000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFFF8C3EE509DF9EBC73DF5C300430438E300000007FF9FFFFFFFC00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7DFFC31E74CA102E1DF4C330C30A28E0C71800000BFFFFFFFFFFFF80000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF3FFF9E3E7992284143080861C71471C38C00000FFE7FFFFFFFFFE000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE7FFCF1E7DFBB451A2861470E38E38E38400007FF93FFFFFFFFFD0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDFFF11F3C7DF76CB3458E38A0C71C71C20000FFE4FFFFFFFFFFF9000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFBFE08F3E7DFBFED9E38B1C71430E38E3041FFF93FFFFFFFFFFFE800000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F3F0031E7EFBB75DF1C70E38E1871C71823FFF4FFFFFFFFFFFFFF0000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E78011F7E7DDB6CF9638E1C71E30E3CC3FFFF3FFFFFFFFFFFFFFD0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFCF00033F74CFBE78F1C71E38F3C71E7FFFCCFFFFFFFFFFFFFFFE4000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7DC0001D7EE79F3C71E38F1C71E78EFFFFB3FFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFB000033AE7CF1E78F1C79E38F3CFFFF9BFFFFFFFFFFFFFFFFFE08000000000;
// synopsys translate_on

// Location: M9K_X64_Y63_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBD0000D73C79F3C71E38F3C71FFFFD67FFFFFFFFFFFFFFFFFFCC0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5F20000038E5CF1C78E3C71C7FFFFEB7FFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF200000073C79E3C71C79FFFFFF5FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF20000004FF8F1C78FFFFFFFFDF7FFFFFFFFFFFFFFFFFFFFFFD00000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBF90000000037FFFFFFFFFFFCEBFFFFFFFFFFFFFFFFFFFFFFFEC00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FC800000005FFFFFFFFFF5F3FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FF20000003FFFFFFFFE9F7FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FCC00000FFFFFFF67EFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1800000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFC60001F801C7FD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3FFFC00007FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98FFFFFFF8CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5A000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA200000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N20
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~53 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~53_combout  = (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~53_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~53 .lut_mask = 16'h2320;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = 2048'h000000000000000000000000000000000000001FFFFFFF9FFFFFFFFFFFFFFFFFFF777838F0F1858182000000000000086237F86FE7FEEFC07C409001FE1FFFFF00000000000000000000000000000000000000BFFFFFF5FFFFFFFFFFFFFFFFFF7E7B7079F07D8001800000008000000DFFE1FE6FF7FF470714000002FD1FFFFF0000000000000000000000000000000000000167FFFF4FFFFFFFFFFFFFFFFFFF7F733AF8F07CD20300000000000000007FD1FE6FF6FF98020000000FFC1FFFFF0000000000000000000000000000000000000223FFF4FFFFFFFFFFFFFFFFFFFE7F7A3CF8F0F8800180000010000000003FC1E7EFF8FFFC8000000017D23FFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = 2048'h0000000000000000000000000000000000000400FF4FFFFFFFFFFFFFFFFFFFFF3F7F3C78F0F9840500000020000000001000460FC4FF0000000001FFC43FFFFF0000000000000000000000000000000000000800F44FFFFFFFFFFFFFFFFFFFFFBFFD38386080848000000000000000001C00000024E0000000000FFB80FFFFFF0000000000000000000000000000000000001000CA8FFFFFFFFFFFFFFFFFFFFCBFEFB878C2705002000000000000000000000000008000000000FCFE08FFFFFF0000000000000000000000000000000000000209F09FFFFFFFFFFFFFFFFFFFF8FDBFFF1881F0E00000000000000000000000000000000000000FFCF810FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = 2048'h0000000000000000000000000000000000004B8FFA1FFFFFFFFFFFFFFFFFFFFBF3FFBC18827080210000000400000080000000000000000007F7FE6013FFFFFF000000000000000000000000000000000000F3FFF07FFFFFFFFFFFFFFFFFFFFFFFFFBC18A149000181080002000000000000000000000001FFFDF00023FFFFFF0000000000000000000000000000000000007FFFFE7FFFFFFFFFFFFFFFFFFFFE3FBC3478F0389003801000000000008000000000000000FE21DFF04043FFFFFF000000000000000000000000000000000000FFFFFF6FFFFFFFFFFFFFFFFFFFFE3FB9B098B860F180000000000000000000000000000007D66DF8A0804FFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = 2048'h0000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFEFFE3FBFBF78388000000000000000000100000000000003F1D8CFA281808FFFFFFF0000000000000000000000000000000000000FFFFF9FFFFFFFFFFFFFFFFFFFFF3F3F3E38B10010004000002000000100000000000FEE319FF9C601811FFFFFFF00000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFEFFE1F7FBC0080180001C00000200000010000000001F00C37BFCFCE0B831FFFFFFF00000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF7FC160F8689003810838010000000000100000001FC020E7FFB227207877FFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = 2048'h0000000000000000000000000000FFFFFF77CFFFFFFFFF3FFFFFFFFFFFFFF9B78F0E9E00180100020000000000000000000001F09101EFE0418E3400000000000000000000000000000000000000FFFFFFC93BFFFFFFFFEFFFFFFFFFFFFFF9FB8E001E00180100000000000000000000000001803101FFF0211C4000000000000000000000000000000000000000FFFFFFE67EFFFFFFFFFBFFFFFFFFFFFFECF103860818180100000000000000000000000001D0C903FFE002388000000000000000000000000000000000000000FFFFFFFF3FBFFFFFFFFEFFFFFFFFFFFFFDFC05400A00100000000000000000000000000001480003FF900661000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFCCFEFFFFFFFFFBFFFFFFFFFFEFDFC04B19808300000000000000000000000000001788207FC108C400000000000000000000000000000000000000000FFFFFFFFE7FBFFFFFFFFEFFFFFFFFFBD80E003E0500000000000000000000000000000000171B003F0001C800000000000000000000000000000000000000000FFFFFFFF983EFFFFFFFFFBFFFFFFFFBBE4A005C010000000000000000000000000000000010DF400400039000000000000000000000000000000000000000000FFFFFFFFCC9FBFFFFFFFFF7FFFFFFF7C24320408100000000000000000000000000000000148F00000607A00000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFF7FE7FFFFFFFFDFFFFFFFFF0008005018000300000000000000000000000000001CE00001C078000000000000000000000000000000000000000000FFFFFFFFF9BFF9FFFFFFFFF7FFFFFFBFE00280000800014000000000000000000000000001F8C0000640F0800000000000000000000000000000000000000000FFFFFFFFFFEFFE7FFFFFFFFCFFFFFFBFA00180000800000000000000000000000000000007B3C0001DC1E0800000000000000000000000000000000000000000FFFFFFFFFF37FF9FFFFFFFFFBFFFFFDE4C70C080080000000000000000000000000000001FE9800077E3C000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFDFFE3FFFFFFFFEFFFFFDFDE004000080000000000000000000000000000000FC80001CFC705000000000000000000000000000000000000000000FFFFFFFFFFE6FFF0FFFFFFFFFBFFFFFFDC0000000000000000000000000000000000000007980003FF4E1C000000000000000000000000000000000000000000FFFFFFFFFFFFBFFC3FFFFFFFFE7FFFFFD80000000800000004000000000000000000000007F8000E7E9C20000000000000000000000000000000000000000000FFFFFFFFFFFCDFFF07FFFFFFFFDFFFFFD40000080810004000000000000000000000000001F8003FFE307400000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N14
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~50 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~50_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout )) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~50 .lut_mask = 16'hD9C8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = 2048'h0000000000000000000000000000000000000001FFFFFFFFFFF87FC0007FFFFFFFFFF7FFFDFFFF0B78402000000000000000FFE000000011FEE7FC000F671FFF0000000000000000000000000000000000000000FFE7FFFFFFF07F80007FFFFFFFFFE3DFFBFFF225F981F400000000000000F000000000018FF8000014071FFF0000000000000000000000000000000000000000FFDFFFFFFFF03F0001FFFFFFFBFFFFFFFDFDB2FF8AA4000000000000000800000000030FF4000000500F3FFF00000000000000000000000000000000000000007FFFFFFFFFF0000005FFFFFFF7FFFFFFF9FDBE3DC00400180000000000300000001C7FF80000000A659E1FFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = 2048'h00000000000000000000000000000000000000007EFFFFFFFFFE0000AFFFFFFFF7FFFFF9F9FBFEF5C3840408000000000000000061FFE00000000E80E59E3FFF00000000000000000000000000000000000000003CFFFFFFFFFFFFFCFFFFFFFFEFFFFFFBF9FFFEE1400020000000000001000387FF80000000037F08E7BC3FFF00000000000000000000000000000000000000001BFFFFFFFFFFFFF7FFFFFFFFFFFFFFF9F9FDF3C02020000000000000020E1FFE0000000000FFC0B3E7FC7FFF00000000000000000000000000000000000000000FFFFFFFFFFFFFBFFFFFFFFE7FFFFF79F8FBB10121E0000000000000000BFE000000000001F1D903C7F87FFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000000000000000000000000000000000001FFFFFFFFFFFF5FFFFFFFFF77FFFFFFDF55F1E00300000000000000007F000000000100000CC00EF07F8FFFF00000000000000000000000000000000000000001FFFFFFFFFFFCFFFFFFFFFFFFFFFEF3D93312EC16B0800100000000001C0000001FF00000404130F0FF0FFFF00000000000000000000000000000000000000003FFFFFFFFFFAFFFFFFFFFFFFFFFFFFCDDFFE9DF5EA080010000000000060001FF70000000C00043F0FF1FFFF0000000000000000000000000000000000000000FFFFFFFFFFE7FFFFFFFFFFFFFFFF9FC1FBF4EFE1C3880C18000000000140F01C000000303FF1E57C17E1FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = 2048'h0000000000000000000000000000000000000003FFFFFFFFFD7FFFFFFFFFFFFFFFFF3FCBF9FDF6C18A080000800000000F0070000000A7DBCF05C7FC1EE3FFFF0000000000000000000000000000000000000007FFFFFFFFF7FFFFFFFFFFFFF1FFFF7FDF78FCFAC18008000000000002F8FC00000703703B95FE3FA03FC3FFFF0000000000000000000000000000000000000007FFFFFFFEBFFFFFFFFFFFFFE7FF7F7EFCB8E0C0C18008000000000003F021FA5F8FFE73DBF9FFFC003FCFFFFF000000000000000000000000000000000000000FFFFFFFE9FFFFFFFFFFFFFFFFFFFB7FFEFEE987C18288000000000007FE61829CF6FF6FDB7FFFF0005D87FFFF;
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = 2048'h000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFE7FA9EA2C00001B8410304000060000001000007E004007FFE951A8287077FFFFFFF000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF7FA1327804399210103801000600000010004F08000003FD400DC010E0EFFFFFFFF0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF7FA7180010618003000000400000007FE001800000FFDAB580019E1CFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFEE143FB0800180C003000000400000008000018FC03BFC8EF000023C35FFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFBFFFDF9C7E98180108800300000000000000800077F27FED2B22F20003787FFFFFFFFF00000000000000000000000000000000000000001FFFFFFFFFFFFFFFFF7FFFEEDFFF9C181F018C030000000000000042C85787AFBA1D21720000F9EFFFFFFEFF000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF7C03F15981038818003000000000000001DF807CF91D4018600000BFBEFFFFFC83F000000000000000000000000000000008000000001FFFFFFFFFFFFFFFFFFFBC4F717D8003001000000000000000000080007DFB0584066000033FFCFFFFF000F;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = 2048'h0000000000000000000000000000000180000000007FFFFFFFFFFEFFFFFFFBC3738F900038410000000000000000000000003FE078A0A7C001E47F9FFFFC000400000000000000000000000000000001D0000000001FFFFFFFFFFEFFFFFFFBF797179400300000000000000000000000000043C49841E0300E487D3FFFC0000000000000000000000000000000000000340000000003FFFFFFFFFFFFFFFFF103170E9000000000000000000000000000000003F0808062C0EC20F87FFF00000000000000000000000000000000000000390000000000FFFFFFFFFF7FFFF3E3730F16000000000003000000000000000000000384B08066E6B011F2FFF8000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = 2048'h0000000000000000000000000000C00004C0000000003FFFFFFFFFFFFFF7C83041B600000810000200000000000000000000039C885445300021E1FFC00000000000000000000000000000000000A2000378200800000FFFFFFFFFFFFFFFFC6581FA8000100080020000000000000000000001CC8888E3F81363E7FE400000000000000000000000000000000000EFF2C39C6FFFE31FF3FFFFFFFFFFFFFFF87C3BED88003001000200000000000000000000019470F8E7E009478FF0000000000000000000000000000000000000FFFFFC6F3FFFFFFFFCFFFFFFFFFFFFFFF83CDF801000300100020000000000000000000001C4C830EFE100873FA000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N24
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~51 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~51_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~50_combout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~50_combout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout 
// ))))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~50_combout ))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~50_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~51 .lut_mask = 16'hE6C4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N6
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~54 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~54_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~51_combout )))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~52_combout ) # ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~53_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~52_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~53_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~51_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~54_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~54 .lut_mask = 16'hFE0E;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[8]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFB7FFFFFFFFFFFFFFFFFF9F3470000100000200100000000000000000000000000001B4D081EFE1C10E0000000000000000000000000000000000000000FFFFFFC9FFFFFFFFFFFFBFFFFF9E3E7180010000000000000000000000000000000000000180B101EFF8631C0000000000000000000000000000000000000000FFFFFFF6FFFFFFFFFFFFFFFFFFDF7E38800000000000100000000000000000000000000001F8A903FFEC1A380000000000000000000000000000000000000000FFFFFFFB7FFFFFFFFFFFFFFFFFCFC4A8800000000000100000000000000000000000000001C84003FFE70C30000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFEDFFFFFFFFFFFFFBFFFCF6D10000000000000000000000000000000000000000001788203FE01CC400000000000000000000000000000000000000000FFFFFFFF6FFFFFFFFFFFFFFDFFCE270800800000000000000000000000000000000000000171B007F01078840000000000000000000000000000000000000000FFFFFFFFDB7FFFFFFFFFFFFEFDC643000000000000000000000000000000000000000000010DFC01C01831080000000000000000000000000000000000000000FFFFFFFFEDFFFFFFFFFFFFFF75C0000000000000000000000000000000000000000000000148F80000666210000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFF77FFFFFFFFFFFFFFCF200000000000000000000000000000000000000000000001CF00001C1E4600000000000000000000000000000000000000000FFFFFFFFFDBFFFFFFFFFFFFFFCF7F40000000000000000000000000000000000000000003CF0E0000641D0000000000000000000000000000000000000000000FFFFFFFFFEDFFFFFFFFFFFFFFEFBC700000000000000000000000000000000000000000075B7E00019DBA0000000000000000000000000000000000000000000FFFFFFFFFFB7FFFFFFFFFFFFFF7FF78800000000000000000000000000000000000000001FE1C00077E7C100000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFDDFF8FFFFFFFFFFFFDF3C800000000000000000000000000000000000000000BC98001CFC784000000000000000000000000000000000000000000FFFFFFFFFFF6FFC1FFFFFFFFFFFDFBC20000000000000000000000000000000000000000079C0007FF4E1E000000000000000000000000000000000000000000FFFFFFFFFFFBBFE07FFFFFFFFFFDDBE0000000000000000000000000000000000000000004FC000E7E3C24000000000000000000000000000000000000000000FFFFFFFFFFFEDFF80FFFFFFFFFFFF0CC000000000000000000000000000000000000000000F8003BFE387000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = 2048'h000000000000000000000000000000000000005FFFFFFF9FFFFFFFFFFFFFDFCD7E00181830500001000000000000000F2673FE6FE7FE2400180000772890000000000000000000000000000000000000000000BFFFFFF5FFFFFFFFFFFFFFCFCC3C002078302480018000000000000009FFC1FE7FE7406000000000FE0100000000000000000000000000000000000000000000FFFFFF5FFFFFFFFFDFFF5F5F8C2E000878B00C000100000000000000001C81F67DF7000000000013F801000000000000000000000000000000000000000000007FFFF5FFFFFFFFFF97FFFBDDE46E180018300000010000000000000000800004E7E0000000000FFFF002400000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = 2048'h0000000000000000000000000000000000000013FF4FFFFFFFFFFF8FFFDF69E42E0424782010000000000000000000000000006200000000003FFFA004400000000000000000000000000000000000000000180DF5FFFFFFFFFFFF8FFFFFF9201E00203000000000000000000000000000000000000000000DFFF8000400000000000000000000000000000000000000000030009FFFFFFFFFFFFFDFFFFFFF80BE02201000000002000000000000000080000000000000003FFFE00008000000000000000000000000000000000000000000600BFFFFFFFFFFFFFF9FFFFDFE8028031010800000000000000000000000000000000000000FFFFC000011000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = 2048'h000000000000000000000000000000000000C13FFFFFFFFFFFFFFFFFFFBB8C1060423010000000000000000000000080000000000000007FFFC0000012000000000000000000000000000000000000000001B7FFFFFFFFFFFFFFFFFFFF398C4423E2301000000001000000000000000000000000000000FF8000000020000000000000000000000000000000000000000002FFFFFFFFFFBFFFFFFFFFEF7E88CE0600201830000001001000000000000000000001B0001BE00000600064000000000000000000000000000000000000000000EFFFFFFFFFFFFFFFFFFF83DFE02E1F0910181040000000000000000000000000007FFDEBFE000005200060000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = 2048'h0000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFF7EE7C30C24091B103000000000000000000001400003DCFFFFFE000000228000F00000000000000000000000000000000000000000001F7FFFFFFFFFFFFFFFFF7FC7079C060C08001000000000000000000001B0CC7FFFFFFF20000001C60101C000000000000000000000000000000000000000000007FFFFFFFFBFFFFFFDFFE7C18414140010000010000000000000000001FFFFFFFFFFE00000008FCE0003E000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFF9FBFFC000000002000000000000000000000001FFFFFFFFF0000000E13372000380000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N12
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~55 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~55_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout )))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  & 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~55 .lut_mask = 16'hAEA4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y58_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = 2048'h00000000000000000000000000000000000000000007FE7FFFF8FFC0007FFE3BFDFFF189F045F80038000000000000000008FFFFFFFC00000071FFE0076797FF0000000000000000000000000000000000000000000FFDFFFF707F80007FFFF3FFFFE007F0A8C00180000000000000000019FFFFFFF80000C3FFEB000407163F0000000000000000000000000000000000000000002FFBFFFFE03F0001FFF3FFF9FFEF9FF05990090000000000000000000BFFFFFFE001C3FFD9FF00C80F215F0000000000000000000000000000000000000000003FFFFFFFE01C0007FFF7FFD3FF7E95F061A4010000000000000000003FFFFFFFCE0E3FD6E1FE2CCC0E2000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = 2048'h000000000000000000000000000000000000000000FFCFFFFFE000001FFAFFFFF3FFFBB871A9A0108000000000000000003FFFFF3839FFFFCFE40100C41E0000000000000000000000000000000000000000000002FF9FFFFFFFECC4FFFFFA3CE3FD6638F1D0D280000000000000000001FFF9E087FFFFFFFF400133853C0000000000000000000000000000000000000000000005FFFFFFFFFFFFF7FDFFFBFE6FFD7731F1708000000000000000000003C7800FFFFF7FFF0000012785FC0000000000000000000000000000000000000000000007FFFFFFFFFFFFBFFFFFFFDC7FFF7B41F0200000000000000000000007001FFFFFEF1C70000011E603FC0000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = 2048'h00000000000000000000000000000000000000000FFFFFFFFFFFF5FFFFFFF6F07E7A6481610100000000000000000000103FFFFFFFE1FD00000E398E0B78000000000000000000000000000000000000000000003FFFFFFFFFFFDFFFFBFF79E7FC6500019000040000000000000000001FFFFFFFFFFF0000040F271A597800000000000000000000000000000000000000000000BFFFFFFFFFFAFFFFFBFCFDEFE7FF8480013004C1C0000000000000007FFFFFF82700001C1EDDE0783270000000000000000000000000000000000000000000017FFFFFFFFFEFFFFFF9FFF7FFEFAA028160300101C000000000000000FFFFC00C00002877F6B6C7E832300000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = 2048'h0000000000000000000000000000000000000001FFFFFFFFFD7FFFFFFFCF7FDCCFFF0880F010C4C18000000000000000FC027F8100FF3FDC5ECA1FC0202000000000000000000000000000000000000000000003FFFFFFFFF7FFFFFFFFBFFBC07FFD094A3840C0810000000000000003F8FFFFE1FD01403BF6FE7400E0040000000000000000000000000000000000000000000FFFFFFFFEBFFFFFFFFF9FFF61FF323058304000000000000000000003FFFFEFCF87FF7FEFFBFFF000D8480000000000000000000000000000000000000000002FFFFFFFEBFFFFFFFFFC7FFFE3FE28381CF08100818000000000000007DFE1909DF6FF6F1C1E81001398880000;
// synopsys translate_on

// Location: M9K_X51_Y65_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = 2048'h000000000000000000000000000000000000007FFFFFFFFFFFFFFFFDE5818220000000000010000100000000000001FFFFFF400000000395BB82840780000000000000000000000000000000000000000000001F3FFFFFEFFFFFFFAE01DB0000000300000000000000000000000000FFFFE0000000005400FC00080E0000000000000000000000000000000000000000000000079FFFFFFFFFFFFFF706180020000000000000000100000000000000FE000000000003DAB58001801D000000000000000000000000000000000000000000000001DFFFFFFFFFFFFFFFFE30800600001000000000000000000000000080000000C011C88EF00000103E00000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = 2048'h0000000000000000000000000000000000000000EFFFFFFFFFFFFDF1FA04C002000010000000000300000000000000800000027FAD2321F2000320780000000000000000000000000000000000000000000000003FFFFFF7FFBFFF81F200008000021000000000010000000000000040F85787AFBA1921F2000040F80000000000000000000000000000000000000003000000000FFFFFFFFFFFFFE9D180000000001000300000000000000000000019F807CF95D4658300000AC1F000000000000000000000000000000000000080004000000003FFFFF7FFDFFD7DE98002003000000020000000000000000000001C0001DFB078406300003107C000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'h0000000000000000000000000000C005B000000000FFFFFBFFFEFC78F5C000800200000000000000000000000000000000003FA0780023C001F01FA0000000000000000000000000000000000000F3DADF000000007FFFFBFFFFFC78E680600002009000000000000000000000000000000073C41870C6300E087F40000000000000000000000000000000000000F5B627200000003FFFFFFFFF3C38B8B1C00000000000000000000000000000000000000003D0089066C0EC107E80000000000000000000000000000000000000FE7B5BF209D0A9FFFFFFFFFFBE3CB84000000000000000000000000000000000000000000384380060E68310FF0000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'h0000000000000000000000000000FFFFE5FFEFFDFFFFFFFDFFFFFE3479400000000000000000000000000000000000000000039C287C4110E0E1F400000000000000000000000000000000000000FFF7FB7FFFFFFFFFFFFFFFFFFFB43822E00000000000000000000000000000000000000003CC906861383043F000000000000000000000000000000000000000FFFFFDBFFFFFFFFFFFFEFFFFFF977F9500000380000000000000000000000000000000000184A078673E0C43F000000000000000000000000000000000000000FFFFFF4FFFFFFFFFFFFFFFFFFF17F178200002000000000000020000000000000000000001E41030EFE78287E00000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N6
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~56 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~56_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~55_combout  & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout 
// ) # ((!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~55_combout  & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~55_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~56 .lut_mask = 16'hDA8A;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFF77FE03FFFFFFFFFFF8E2000000000000000000000000000000000000000000F8007FFC60F8000000000000000000000000000000000000000000FFFFFFFFFFFFDBFF807FFFFFFFFFFCF00000000000000000000000000000000000000000002001CFE9C3D0000000000000000000000000000000000000000000FFFFFFFFFFFFF6FFC00FFFFFFFFFF6F000000000000000000000000000000000000000000000033FC307A0000000000000000000000000000000000000000000FFFFFFFFFFFFFB7FF003FFFFFFFFFBE00000000000000000000000000000000000000000001005FF460F8000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFEDFF0007FFFFFFFFFE0000000000000000000000000000000000000000000040FFE081F80000000000000000000000000000000000000000000FFFFFFFFFFFFFF77F8000FFFFFFFFFFC0200000000000000000000000000000000000000000273FA907E80000000000000000000000000000000000000000000FFFFFFFFFFFFFFDBF00001FFFFFFFFFD608000180000000000000000000000000000000000009BF4007D00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFEFF00003FFFFFFFFF721300100000000000000000000000000000000000C8B7C803FC0000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFB7FE00007FFFFFFFF92000000000000000000000000000000000000000019BD8004F800000000000000000000000000000000000000000000FFFFFFFFFFFFFFFE5FF80000FFFFFFFFFCC00000000000000000000000000000000000000013CC001FFC00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF7FE00001FFFFFFFFFEC000000000000000000000000000000000000000185E063E800000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFBBFE000033FFFFFFFFFC0000000000000000000000000000000000000001F181AFD00000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFEEFE80001E3FFFFFFFFF800000000000000000000000000000000000000082850F8000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFBBFC0000267FFFFFFFCC00000000000000000000000000000000000000000401F8000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFEFFE0000007FFFFFFFE40000000000000000000000000000000000000000391F0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFF77FC0000080FFFFFFFF00000000000000000000000000000000000000000603E200000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y60_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFDDFC00000100FFFFFFFE0000000000000000000000000000000000000001107CFE40000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF77F000000000FFFFFFFC00000000000000000000000000000000000000109F9FB40040000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFDE70000000007FFFFFF80000000000000000000000000000000000000D03F3FFFD000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFEF67E0000000007FFFFFF0000000000000000000000000000000000001087E7FFFEB0100000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFBDFFC0000000003FFFFFF00000800000000000000000000000000001704FCFFFFFE80000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFEE7FF00000000000FFFFFE0000000000000000000000000000000004183F9FFFFFFFA400000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFB9FE1000000000003FFFEC000000000000000000000000000000013047EBFFFFFFFED3C000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFEE7E780000000000001FFFC0000000000000000000000000000008182FD7FFFFFFFE5F894000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFBB4780000000000000007FC0000000000000000000000000000270C1FEFFFFFFFFFFFFB80000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFEF678000000000000000000E00000000000000000000000000121823FDFFFFFFFFFFFED80000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFBDF8000000000000000001E60000000000000000000000000C70C07EBFFFFFFFFFFFF760000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFEF7C30100000000000000000600000000000000000000000AE387079FFFFFFFFFFFFCDF800000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFBDC3C1B500000000000000043000000000000000000000ECF0C13F5FFFFFFFFFFFFFDAE040000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFEF43C138600000000000000000C000000000000000000B9E3860FFBFFFFFFFFFFFFFDFF860000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFDFCC9DCD000000000000000003800000000000000153C71C30B97FFFFFFFFFFFFFFFF7D0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF7CC2339A9000000000000000003C00000000000CA79E38E01FDFFFFFFFFFFFFFFFFDEF130;
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N16
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~57 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~57_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~57 .lut_mask = 16'h8A80;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y63_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FA000019C5962ED1261B30D9053FFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF600000618A1451A30D146083FFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF400000EC31428E146180BFFFFF5DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F2000000FC638518283FFFFFFDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F9000004FFFFFFFFFFFFFFFCF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FC800007FFFFFFFFFFFFF5F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FF20002FFFFFFFFFFFE9F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FCC007FFFFFFFFF27F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FF8E0BFFFFFCC7FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFC00807FFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y64_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFDCFC0A9F2D3000000000000000088003F0000F1CC73CF1C301EBFFFFFFFFFFFFFFFFFFFAC00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF7B880C639CB6000000000000099F9C775D24130E39E38E013FFFFFFFFFFFFFFFFFFFFFE020000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFDE8E020CB7D18200000000001F6EDB6FAE9269871CF1C70875FFFFFFFFFFFFFFFFFFFFF900000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF009E018F233F19F19F7F3CF36DF7D64934C39E78E10DFFFFFFFFFFFFFFFFFFFFFFFBF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFEF740070C37FF54DE20FB651C75DFFEDB2698618F1C703B2FFFFFFFFFFFFFFFFFFFFFFF90000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE80031E3847FFB9B845F7DBEFAE9A69B71C30C78E300FBFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79400470C302E3FF5FFBEBEF7D64934D38E38E1C700BF7FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF600071E3860CD36EBBF5D34D9269A69B71C70C30165FFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE8001861C3061932C936C9A69B3CD30DB0E18601F97FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D000371E3C70C1060922C934D3671A61870C007E7FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFA0003861C30C1820C124D1A69B79C30C30607F93FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF60006F1C3860C30419A69C36D36E1861807FF7FFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE80003061830C10248B34D1B61B60E3043FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D0000671C38608224D1869970D304183FFCDFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF9000030E1820E11669932D32619203FFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFA0000F61830648A30D1B69822C03FFF9DFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N10
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~58 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout  = (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~58 .lut_mask = 16'h5404;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N28
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~59 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~59_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~56_combout )) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~57_combout ) # (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~56_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~57_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~59 .lut_mask = 16'hAFAC;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y61_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000003E000000010000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6FFF01BFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000F8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF7FE04BFFBFFFFFFFFFFFF000000000000000000000000000000000000000000000003E0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFC0002FFFFFFFFFFFFFF000000000000000000000000000000000000000000000001F8000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF7FF800014FEFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000007E0000000000000000000FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FBFF0000017FFFFFFFFFFFF0000000000000000000000000000000000000000000000001F80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E7FFE00000005BFFFFFFFFFF00000000000000000000000000000000000000000000000007E00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FBFEC000000012C3FFFFFFFF00000000000000000000000000000000000000000000000001F800000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E7DFD800000001A076BFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000007C000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC8F3FFB00000000000047FFFFFF000000000000000000000000000000000000000000000000001F8000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFE5E7DFF600000000000127FFFFFF0000000000000000000000000000000000000000000000000007E00000000000000000001E1FFFFFFFFFFFFFFFFFFFFFFFFF78F3FFFC00000000000089FFFFFF0000000000000000000000000000000000000000000000000001F80000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF31C78FFB0000000000003207FFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000007E0001CC00000000000000040FFFFFFFFFFFFFFFFFFFFF330F3EFF60000000000000251FBFFF00000000000000000000000000000000000000000000000000001F8001C46000000000000000003FFFFFFFFFFFFFFFFFF261C79FFEC000000000000020079FFF000000000000000000000000000000000000000000000000000003E000E1C40000000000000000007FFFFFFFFFFFFFFE6C38E3CFFB8000000000000000082FFF000000000000000000000000000000000000000000000000000000F8003FC5D80000000000000000003FFFFFFFFFFF0D861C71FFF60000000000000000210ECF;
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'h0000000000000000000000000000000000000000F800000000000000071DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF9FEFFFFFFFFFFFFFFF00000000000000000000000000000000000000003C00000000000000030FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFDFFE3FDFFFFFFFFFFFFFFF00000000000000000000000000000000000000000F00000000000000090FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF7FDCFFBFFFFFFFFFFFFFFF00000000000000000000000000000000000000000780000000000000041FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFCFFF9FFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'h000000000000000000000000000000000000000001E0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFEF7FF7FFFFFFFFFFFFFFF000000000000000000000000000000000000000000F80000000000000003FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFEFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000003C00000000000000029F7FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEABF7FFFDFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000F00000000000000008DECFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77F7FFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h0000000000000000000000000000000000000000000780000000000000006DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE73FFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000001E000000000000000033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFBF7FFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000F8000000000000000013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFEFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000007C000000300000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7FDFDFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h000000000000000000000000000000000000000000001F0000001E00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFDFFBFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000007C000000260000000033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF73FFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000001F000000000000000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000F800000008000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFDFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N18
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~62 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~62_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~62_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~62 .lut_mask = 16'hA808;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y66_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFF8000000000000000021A7E7DDFFFFFFFFFFFEFFFFEFFFFFFFFFFFFFE00000000000000006D007E0000FFFFFFFF0000000000000000000000000000FFFFFFFFFFE0C000001000000051FE24FFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000023F003FF8001FFFFFFFF0000000000000000000000000000FFFFFFFFFFF86000000000000008F9E7FFDFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF0000000000000026B87FFF0002FFFFFFFF0000000000000000000000000000FFFFFFFFFFFE200000000000000001CF7FF9FFFFEFFFFFFFFFFFFFFFFFFFFFFFFF80000000001003870DFFFF0001FFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFF100000000000020E05FB3FFDFFFFEFFFFFFFFFFCFFFFFFFFFFFFFF00000009A478C4400DFFFE0003FFFFFFFF0000000000000000000000000000FFFFFFFFFFFFC00000080040007E0DFFFF7FFFFDEFFFFFFFFFFEFFFFFFFFFFFFFFC007DE7FC81612000DFFFE000FFFFFFFFF0000000000000000000000000000FFFCFFFFFFFFF0000000000000162E7FFFFFFFFFEFFFCFFFFFFFFFFFFFFFFFFFFFF803FFFFC3B87A00FFFFFC001FFFFFFFFF00000000000000000000000000007FFFBFFFFFFFFC00000800200282167FFDFFCFFFFFFFDFFFFFFFFFFFFFFFFFFFFFE3FFFFFFC2107F80FFFFF8003FFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000003FFBCFFFFFFFFF000004000103870A3FFF7FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0107FC03FFFD8005FFFFFFFFF00000000000000000000000000000C25E0FFFFFFFF80000400000387197F9FFFFDFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF94687F01CFFF7000BFFFFFFFFF00000000000000000000000000000A49F8DFFFFFFFC000000000C3C7474E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA8787F80FFF7E0017FFFFFFFFF00000000000000000000000000000184BC0DF62F56000000000041C347BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8407F801F3CE000FFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'h000000000000000000000000000000001E00100200000002000001CB86BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC3003800F1F0009FFFFFFFFFF0000000000000000000000000000000807800000000000000000004BC7DD1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB820178007CF800BFFFFFFFFFF0000000000000000000000000000000003C000000000000100000068806AFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8040078001F38007FFFFFFFFFF0000000000000000000000000000000000F0000000000000000000E80E87DFFFFDFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFD860CF00187D000FFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = 2048'h00000000000000000000000000000000007800000000000000000060CB8FFFFEFFFFFDFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98207E001E3E01DFFFFFFFFFFF00000000000000000000000000000000003E00000000000040000061C18E7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C80FE00079C03BFFFFFFFFFFF00000000000000000000000000000000000F0000000000000000002081C77FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC450FC0013E4077FFFFFFFFFFF000000000000000000000000000000000007800000000000000000303B577FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8B9FC0018F00EFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = 2048'h000000000000000000000000000000000001E000000000000040003092EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF079FC01FE303DFFFFFFFFFFFF000000000000000000000000000000000000F0000000000000020031D8F7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDCFBF80FEF807BFFFFFFFFFFFF0000000000000000000000000000000000003C800000000000010239BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4FBFE3FE7C0F7FFFFFFFFFFFF0000000000000000000000000000000000001E000000000000008A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFFF981EFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'h0000000000000000000000000000000000000F80000000000000030DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9FFFFFFBE03DFFFFFFFFFFFFF00000000000000000000000000000000000003C000000000000003080BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3A9FFFFFEFE0F7FFFFFFFFFFFFF00000000000000000000000000000000000001E0000000000000010438FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFDFFFFFBE41EFFFFFFFFFFFFFF000000000000000000000000000000000000007800000000000000800877FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF7D83DFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'h000000000000000000000000000000000000003E00000000000000020C37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFDFD87FFFFFFFFFFFFFFF000000000000000000000000000000000000000F0000000000000002043DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFBFF1FBFFFFFFFFFFFFFF0000000000000000000000000000000000000007C000000000000002241FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFEFFC3E7FFFFFFFFFFFFFF0000000000000000000000000000000000000001E0000000000000000F33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF9FDC7FFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFA000000080000000000000203281FFE7E7CFAFFFFEFFFFFFFFFFFFFFF7067FFF1FF0FF1FFFFFFFFF88007FFFFF0000000000000000000000000000FFFFFFFFFF4000000C000000000000003033C3FFDF87CFDB7FFE7FFFFFFFFFFFFFFFFFFFFF0FF0FF9FFFFFFFFF0000FFFFFF0000000000000000000000000000FFFFFFFFFE000000C0000000002000A0A073D1FFF7874FF3FFFEFFFFFFFFFFFFFFEFFFFFFF0FF8FFFFFFFFFFEC0000DFFFFF0000000000000000000000000000FFFFFFFFFD80000C0000000000680004221B91E7FFE7CFFFFFFEFFFFFFFFFFFFFFFF7FFFFF1FFFFFFFFFFFF0000001FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFBEC00C00000000000700020961BD1FBDB87DFEFFFFFFFFFFFFFFFFFFFDFFFFFFF9FFFFFFFFFFFC0000003BFFFFF0000000000000000000000000000FFFFFFFFEFF20C00000000000070000006DFE1FFDFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2000000037FFFFF0000000000000000000000000000FFFFFFFFDFFF80000000000000200000007F41FDDFEFFFFFFFFDFFFFFFFFFFFFFFBF7FFFFFFFFFFFFFFFC000000007FFFFFF0000000000000000000000000000FFFFFFFFBFF800000000000000600002017FD7FCEFEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000EFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFF7F000000000000000000004473EF9FBDCFEFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF80000000000FFFFFFF0000000000000000000000000000FFFFFFFEF000000000000000000000C673BBDC1DCFEFFFFFFFFEFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF00000000001FFFFFFF0000000000000000000000000000FFFFFFFC0000000000400000000010817731F9FFDFE7CFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFE4FFFE400000000001BFFFFFF0000000000000000000000000000FFFFFFFF100000000000000000007C201FD1E0F6EFE7EFBFFFFFFFFFFFFFFFFFFFFFFFFFFF80021400000002C00017FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFC000000000000000000081183CF3DBF6E4EFCFFFFFFFFFFFFFFFFFFFFEBFFFFC230000000000005B00001FFFFFFF0000000000000000000000000000FFFFFFFFE08000000000000000008038F863F9F3F7FFEFFFFFFFFFFFFFFFFFFFFE4F3380000000000000070200003FFFFFFF0000000000000000000000000000FFFFFFFFF8000000004000000200183E7BEBEBFFEFFFFFEFFFFFFFFFFFFFFFFFFE0000000000000000002D8200001FFFFFFF0000000000000000000000000000FFFFFFFFFE00000000000000000604003FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFE000000000000000006600E00003FFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N14
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~60 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~60_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout )))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  & 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~60_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~60 .lut_mask = 16'hAEA4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFC000000000000000001C402000E760FBA07FFC7FFFFFFFFFFFFFFFFFF80000003FFFFFFF0001FFFA07FFF0000000000000000000000000000FFFFFFFFFFFFFFF80000000000000080000C00001FF80F573FFE7FFFFFFFFFFFFFFFFFFC00000007FFFFC00014FFF900EFFF0000000000000000000000000000FFFFFFFFFFFFFFD000000000000000800C00060010600FA66FF6FFFFFFFFFFFFFFFFFFF40000001FFFC0002600FF1000FFFF0000000000000000000000000000FFFFFFFFFFFFFF800000000000000C0008002C00816A0F9E5BFEFFFFFFFFFFFFFFFFFFD00000003E0000291E01D0F001DFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFF80000000000000400500000C0004478E565FEF7FFFFFFFFFFFFFFFFF800000F8000000301BFED0F801FFFF0000000000000000000000000000FFFFFFFFFFFFFD00000000000002000005C31C0299C70E2F2D7FFFFFFFFFFFFFFFFFFE0007E00000000000BFFFE3F803BFFF0000000000000000000000000000FFFFFFFFFFFFFA0000000000001002000401900288CE0E8F7FFFFFFFFFFFFFFFFFFFFE3F800000008000FFFFEF47F803FFFF0000000000000000000000000000FFFFFFFFFFFFF00000000000008000000023800084BE0FDFFFFFFFFFFFFFFFFFFFFFFF0000000010E38FFFFFE687F8037FFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFE000000000000C000000090F81859B7E9EFEFFFFFFFFFFFFFFFFFFFFE0000000001E02FFFFF5CE8FF007FFFF0000000000000000000000000000FFFFFFFFFFFFE00000000000400004008618039AFFFE6FFFFBFFFFFFFFFFFFFFFFFFE00000000000FFFFFBFAD81FA006FFFF0000000000000000000000000000FFFFFFFFFFFF40000000000600000403021018007B7FFECFFB3E3FFFFFFFFFFFFFFF8000000000FFFFE3EB2A087FC00FFFFF0000000000000000000000000000FFFFFFFFFFFE8000000000200000060008001055FD7E9FCFFEFE3FFFFFFFFFFFFFFF00000003FFFFD790000007FFC00DFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFC0000000003000000003080233000F77F0FEF3B3E7FFFFFFFFFFFFFFF0002007EFF00002411CC1FFFC01FFFFF0000000000000000000000000000FFFFFFFFFFF800000000100000000040043F8002F6B5C7BF3F7EFFFFFFFFFFFFFFFDF800001E00012007F9FE7FFF003BFFFF0000000000000000000000000000FFFFFFFFFFF800000001800000000060009E00CDCFA7CFBFFFFFFFFFFFFFFFFFFFFC0000000009FE1FC3FDFFFFFF003FFFFF0000000000000000000000000000FFFFFFFFFFD000000018000000000380001C01D7C7E30F7EFF7E7FFFFFFFFFFFFFF8000190FDF1FE1FE3FFFFFFEC0077FFFF;
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N8
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~61 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~61_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~60_combout  & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout 
// ) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~60_combout  & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout  & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~60_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~61_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~61 .lut_mask = 16'hEC2C;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y66_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000003F000EE3C5F0000000000000000880000FFFF01F38C30E3CFFFC000000000000000000053F0000000000000000000000000000000000000000000000000000000FC000FAC583E000000000000099FE618E3DFFCF1C61C71FFFB000000000000000000001FD00000000000000000000000000000000000000000000000000000003F0003EF7858BE00000000001FF1861871EF9E78E30E38FFFE0000000000000000000006F000000000000000000000000000000000000000000000000000000007E000FFEE50B143F9F19F7FCC30C30C39F7CF3C61871EFFD800000000000000000000040;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000001F80007EFF86062871430C3861861873CF9E79E70E38FFF70000000000000000000000060000000000000000000000000000000000000000000000000000000007F0003FFFFD8C1C50A2861861871E79E78E3CF3871CFFEC0000000000000000000000000000000000000000000000000000000000000000000000000000000000FE00077EFFFB1430E1861C30C39F7CF3C71C71E38FFFB800000000000000000000000000000000000000000000000000000000000000000000000000000000001F80007FFFFFFF3CF1C70E3CF3EF9E79E78E38F3CFFEE0000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000007F0001F7FFFFFFEFDF7CF3E79E7CF3CF3CF1E79FFFB80000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE00037FFFFFFFFFFFEFDF7CF3CF9E79E78F3FFFEE000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC0003F7FFFFFFFFFFFDF3E79E78E3CF3CF9FFFBC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F80007FFFFFFFFFFFFE79E3CF3CF1E79E7FFFEE000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000007F00003F7FFFFFFFFBF7CF3E79E79F3CFBFFFB8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE000077FFFFFFFFDF3E79E78F3CFBE7FFFDE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE00003FFFFFFFFEF9E7CF3CF9E7DFFFFF78000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC0000F7FFFFFBF7CF3E79E7DF3FFFFFBE00000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000007FC00001FFBEFDF3EF9E7CF3EFBFFFFEF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F8000007FF7EFBE7CF3EF9F7FFFFF7C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F800000EFFEFDF3EF9E7FFFFFFF3E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC000000FFFCFBE7DFFFFFFFFBF00000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000FFE000004FFFFFFFFFFFFFFFBF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000007FFFFFFFFFFFFF3F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC0002FFFFFFFFFFFE7FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF0007FFFFFFFFF1FF800000000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000FFFF00BFFFFFC3FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFF7FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC00000000000000000000000000000000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N20
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~63 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~63_combout  = (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~63 .lut_mask = 16'h4540;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N22
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~64 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~61_combout )))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~62_combout ) # ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~63_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~62_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~61_combout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~63_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~64 .lut_mask = 16'hF5E4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF100020FFFFFFFFFFFFFFFF77FFFFFFFFFE000000000001FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0102041FFFFFFFFFFFFF6600000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC10002041FFFFFFFFFFE000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0010204080060E60800000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81000008100080000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000200002041000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8810004080000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0800000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC80000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0800000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF880000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF080000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF10000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N30
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~68 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~68_combout  = (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~68_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~68 .lut_mask = 16'h2230;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000002FFFC00007FFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFC0000FFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000143FFFC0001FFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007003FFFC0003FFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000007C0101B8003FFFC0007FFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800021FFF479E00003FFFC0007FFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFC78000003FFFC000FFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC78000003FFFC001FFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC78000003FFE0003FFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF870000003FF80007FFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC70000003F80000FFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC70000003C00001FFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF040000000000003FFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF040000000000007FFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000FFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000001FFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F98000000000000000000000000FFFFF0000000000000000000000000000FFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000001FFFFF0000000000000000000000000000FFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000003FFFFF0000000000000000000000000000FFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000003FFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000007FFFFF0000000000000000000000000000FFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000FFFFFF0000000000000000000000000000FFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000FFFFFF0000000000000000000000000000FFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000001FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000001FFFFFF0000000000000000000000000000FFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000003FFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000007FFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000FFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000400000FFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007C00001FFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000127C00003FFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000009FFC00007FFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000003FFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE04000000000007FFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000FFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF84000000000001FFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C000000000003FFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0000000000007FFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB800000000000FFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC00000000001FFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000060003FFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001E000FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007E001FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FE003FFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003FE003FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000007F8007FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FF001FFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FE000FFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N8
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~65 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~65_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout )) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~65_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~65 .lut_mask = 16'hE3E0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000FFFFFFFC00FFF0000000000000000000000000000FFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFFFFE001FFF0000000000000000000000000000FFFFFFFFFFFFFFE0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000003FFFFFFFFFE0001FFF0000000000000000000000000000FFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000001FFFFFFFFFFFF00003FFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFF00003FFF0000000000000000000000000000FFFFFFFFFFFFFE00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFEDC00007FFF0000000000000000000000000000FFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFEF800007FFF0000000000000000000000000000FFFFFFFFFFFFF80000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFEF780000FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE7700000FFFF0000000000000000000000000000FFFFFFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E7E00001FFFF0000000000000000000000000000FFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F1F7800001FFFF0000000000000000000000000000FFFFFFFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF1F9F8000003FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFC3E031E0000003FFFF0000000000000000000000000000FFFFFFFFFFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFE1FC0000180000007FFFF0000000000000000000000000000FFFFFFFFFFF0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFF0000000000000000000000000000FFFFFFFFFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6F020000000000000000000FFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N18
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~66 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~66_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~65_combout  & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout 
// ) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~65_combout  & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout  & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~65_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~66_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~66 .lut_mask = 16'hE2CC;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FF8001FFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FF0003FFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFE0007FFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FF80007FFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FF0000FFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FC0001FFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77F80003FFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E00003FFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8C00007FFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02007FFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFD9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C007FFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE039FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0203FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N12
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~67 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~67_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~67_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~67 .lut_mask = 16'hB080;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N0
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~69 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~69_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~66_combout )))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~68_combout ) # ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~67_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~68_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~66_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~67_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~69_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~69 .lut_mask = 16'hCFCA;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[4]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFE02589C10000000013F8E200F28D3BB3FBDE1C9FF7FFFB038308000000100FFFC3F1B8FC2417FFFEE0000002CF0000000000000000000000000000FFFFFFFFFF711EE660C000000002FCF000F20C3D33C3C6A7FFFFFFFF01E2022C00800007FF5FE628FF22AFFFF400000001140000000000000000000000000000FFFFFFFFFF801DDF3C5800000000B6D0004AC41813E7D657FFF77FFF1C82004200C00001FFF634E382021FFFE0000000010D0000000000000000000000000000FFFFFFFFFE0007FEC4B1000000002BE00040049833DFF6AEFFB73FCB1840004600000001FFFF9D87578A1FF0000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFF24003AFEC3F800000001DE008003FE3E7FBF898FB37FBFE1800000600001007FFF3250D986A6F000000000000040000000000000000000000000000FFFFFFFFF92000A0F607F80000003F7C0200064257DFF078FFF7FFEE19003804000000477FFBC61AD85540200000000000000000000000000000000000000000FFFFFFFF6A0000193F81FB0000007FED6080065B7673CE48BFD7FFE619C0000000000000FFFF527A818A80000000000000000000000000000000000000000000FFFFFFFFE800001550C07CE000003FFB72130617F3FFDF0C9F9DFBE498C00000018000007F37FAF940FC0000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFDC000001DC5183C1C00003FFF1200000E5FFFF8DCCB3FFFFC3000000003000001FFE63ADB9BB200000000000000000000000000000000000000000000FFFFFFFFA000000690660E0380001FFFDCC006021BFBF84DFE7FFFBC3800001860000011FFEC2167F56800000000000000000000000000000000000000000000FFFFFFFFC000000068718C0048005FFFFBECE2025BFFFF3DEE3FF6600000700000010008FFFE75C386B000000000000000000000000000000000000000000000FFFFFFFD80000000B619C6203100FFFFFD7C010213FFEFFD1C3D7C000C00F200000000007FFE0E80B5C80000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000007FFFFFFD800000000C0D61FE1EF2FFFFFF9F800202FFEFF739FFF8281810020000000003FFFF7C218CB0000000000000000000000000000000000000000000002FFFFFFA00000000055F387E027BFFFFFFE8C0077BFFFEFF75FF7C386000000008000005EFFFFE9A61E000000000000000000000000000000000000000000000877FF7E60000000006CFC01F8000BFFFFFF96407FFFFFFFDD93FFFF8C2000020000000E07FFFFFCC630000000000000000000000000000000000000000000000297FFFD80000000001EFE20FF60827FFFFFC3003FFFEFFBBBCDFFFF0C000002000000413FFFFFCB744200000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'h0000000000000000000000000000006FFEC000000000000BFBD9FE01007FFFFE46000B19E01BFFDFFFF00001000000000303EFFFE34088FE400000000000000000000000000000000000000000000163291000000000002A06FF7FE00673FFFF80800911A50BFFFFFFF0800100000000086277FC0A8613FB40040000000000000000000000000000000000000000003249C000000000000C8F8E20F00E86BFFFD01809180F1BFFFFFFC000010000000204675FC0240827FFFD000000000000000000000000000000000000000000000880000000000000024F8D00FE7FF7E9FED0020109C303FFFFFF01000000000000AC113600BAC84FFFFEB0100000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'h000000000000000000000000000000020000000000000200B87C208FFFFFFF47E00050183093FFFFFF0000040000000162008007B810DFFFFFE800000000000000000000000000000000000000000000000000000000005E7F744F81FFFFFFFB00000600E703FFFFFE008004000001FA730000173801DFFFFFFFA40000000000000000000000000000000000000000000000000000000007FFD41E801EFFFFB7E40001983213FFFBFE03100000000066780003C595837FFFFFFFED3C0000000000000000000000000000000000000000000000000000000DFFF0107003FFFF0DFFCE0008631FFFFFF7700040000004B2000007F58B067FFFFFFFE5F894000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000077FFEB376637FFC03EFE1E780901FFFFFE42000504000010000003AD3C20BFFFFFFFFFFFFB800000000000000000000000000000000000000000000000000001FFFFE1BF7A070B002C3FC000F0687FCF3A0A42180000000000006D289AC15FFFFFFFFFFFED800000000000000000000000000000000000000000000000000003F7FFF025E3340000003FFE0001EFFF074C980000000000000000E152CE813FFFFFFFFFFFF760000000000000000000000000000000000000000000000000000FFFFFFEE3CF6A0000400FFF3000006F000014000000000280000E47A97382FFFFFFFFFFFFCDF800000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000005FFFFFEB3C309E4020000FFFC000040400000C0004000000002FA7FCCCC0FFFFFFFFFFFFFFDAE040000000000000000000000000000000000000000000000000AFFFFFEB3C3FF24840E0077B8000000390080004000000D7000157A26503FFFFFFFFFFFFFFDFF8600000000000000000000000000000000000000000000000011FFFFFFDD133F4364046021BF80000000CA000004800910004CAC3D53F415FFFFFFFFFFFFFFFF7D00000000000000000000000000000000000000000000000005FFFFFFD353BD05B200738DCFFC00000000D580000000002E34563AABE0F3FFFFFFFFFFFFFFFDEF130;
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N22
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~72 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~72_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~72_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~72 .lut_mask = 16'h88C0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = 2048'h000000000000000000000000000000000007FFFFC7000160130511EFFFFFDFCD72001818365240313467FFFCFE0001B74DFCEE87E001FB98E4000F77D7FFFFFF00000000000000000000000000000000006FFF3FC7001F0200E0177EFFFFCFCC3C00207A3426827DB477EAFD7A0818365C27069018BF676791FFF8FEFFEFFFFF00000000000000000000000000000000000FFFFFCE000E0140C21F5FBF5F5F8C2E00487AB10C0DC13F76FFDFFE7F1136E378081203FF9C231F3813EF3FDFFFFF00000000000000000000000000000000000DFA7FDC0AFE83504E1897FFFBDDE46E19401832021D117F77FDCFBACC1018BFD1FB281CFFFCA7FC0FFF021C9FFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = 2048'h000000000000000000000000000000000003F213183FC006004CB888FFDF69E42204247A221610003EF5FFCFFBB600007F85F6ADD4FF003FE03E1B53F9BFFE3F000000000000000000000000000000000000FF8DAE4FC600010E998FFEFFF9205E0060370402003BD6F7FFDFF230A00F5F3811C064E00FFC0DF007E7777FF00600000000000000000000000000000000000070C28FDBC800430C3ADFFFFFFF81BE0220163802057FEFFB7CFD20D0203FB80FBC38C001FFA03FE0D43DE8FFE8010000000000000000000000000000000000006E55FBDBC00E032C189AFFFDFE802A0310579002032F2F67F6F3F701207C000F1C3FE8FFF80FFF0BE00FC1FFF800;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = 2048'h0000000000000000000000000000000000007E1CFE9F8701830F5DFFFFBB8C106C4231D548803B1CE4E7FDF9D601017FC27FEE3F9FFF007F87B5A3BFB3FFE00000000000000000000000000000000000000072F8F6EE9C61870F0A89FF398C4423E272170802201D70736BFCDBA003FFFFFF7818080000F1780C0EFF03FFC0000000000000000000000000000000000000035C00FFFE0F878784087FEF7E88CA0600201B3603062D30F7FFF9FCC0108073F84401B0001B59FF6851FF23FF0000000000000000000000000000000000000000EF0017F00EC3C026016F83DFE02CDF09501B13460E3C3FCFFFF7FCC031000200007FFDEBFC2DD66F93FEEFFF0000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = 2048'h0000000000000000000000000000000000003FC107F104E387860E7F7EE7C30DE4091B13320A2C7E7EFFBF6FFF0011400003DCFFFF83CE67F22C17FC67FC00000000000000000000000000000000000000001F6000F720F3E38E867F7FC7079CC60C48071606E9A419FFFD8AF78020B0CC7FFF8FECC1F841F8521EF9EFF8000000000000000000000000000000000000000007F0BDC32AA3E3868C7FE7C184145480500E761000340D7BED1C774821FFFFFE84011393FC4157BA0FF1DFF0000000000000000000000000000000000000000001FB880332E3E3879E79FBFFC000401002046A000674204FED93FD8021FFFFFC01807CC1FD1F046E1FFFBFC00000;
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFCFFFFFFFFFFF03EF0FFB9F34700441008063C717C67FFCF7F8E5FB0000800017E06E174EFDC805338620003FFFFFFF0000000000000000000000000000FFFFFFD5FFFFFFFFFFC6AF0D7F9E3E718001700561E3C7D67DF9FFFF7BF8000180021FF00E43AF19F00E4E8C40007FFFFFFF0000000000000000000000000000FFFFFFF1FFFFFFFFFFF3779DFFDF7E388200F00861C3179E7FBDBFF631FC200001007EF0062FEED3E069911880037FFFFFFF0000000000000000000000000000FFFFFFF8F03FFFFFFFFC3BCFE6C7C4A880007019E047D776DFFFFFE44AFE208001009F700646DC33F7EC7B708007FFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFF3E0FFFFFFFFF1F87FFC76D100201F8080313CF39FFF7EF5C83FD6300011087BC02BADD23EE036AC2003FFFFFFFFF0000000000000000000000000000FFFFFFFF8B13FFFFFFFFCFF5DFCE27080F80780087BF5EFFFFF7FFF0C3FF4213010002DE02C75B67F1EA678202FFFFFFFFFF0000000000000000000000000000FFFFFFFFE370FFFFFFFFFBC6FDC643000B1978246FFF7CFFBFD7FCF673FF6600010000EF020A36C1C6104E581BFFFFFFFFFF0000000000000000000000000000FFFFFFFFE1E1DFFFFFFFFE7F75C000000A0100052FBF7FFEFF977CC021E06A04008A46FF828020C039AEDDE8BFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFF031D7FFFFFFFE0FFCF200008001380407C8703EFF9EF9C073C8C460630004FDC1254980C6B0DF33FFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFD7375FFFFFFF903ECF7F400079418A9B4E7721EFBE3F244482CC044020003BCBB1DD98318B1A73FFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFE7418BFFFFFF600DEFBC70003807B2FF7FFEDDFFBF3CEC4067C808C000001FF9208938CE85F7EFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFC0062FFFFFF7003F67F78801801C3BF7BCCFFF9DF7FC8C877C800002100167A00427FBA9763CFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFF881F75FFFFE0000FFDF34801A11DFDF7FF7FFFFBF6FCB5860088100080011FF4346FC60360F0FFFFFFF847FFFF0000000000000000000000000000FFFFFFFFFFFE8FBB3FEC000001FDFBC201E3BCFFE7FFFEFFFF7EF8B54762D8904000025FF409DF19C7A2E9FFFFFFF25AD7FF0000000000000000000000000000FFFFFFFFFFF1009C26600000017DDBE001FAF7FBF7E7FEBFF97B7FF9044009810042023FFF339C740FE3A3FFFFFE21003F7F0000000000000000000000000000FFFFFFFFFFEED56718400000005FF0CC00FBEFF3F7E7FF3DFFFF7F91A3C0091800000073FEE5B8CB389D9BFFFFD8000002FF;
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N10
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~70 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~70_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ) # 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  & 
// !\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~70_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~70 .lut_mask = 16'hCCB8;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = 2048'h000000000000000000000000000000000000007FC08000F1DBC75E7DE58182200000303C4A12387D51EFFF97FD80208513F6A3083883C7B25E1E7BDBBF8000000000000000000000000000000000000000000017304007EFD3FEEEAE01DB0004000300140006907C73EDCF97F840600004F44B30F2989004D77EC7F67F000000000000000000000000000000000000000000000799A30BFF8FFFFFF7061800200000448004060CED7BE75F97E8721005E0FC61DFA02992B71B7F9FFCFE000000000000000000000000000000000000000000000159A2003E4F770FFFFE308006A000502382023CFC7EEFFE97E9C010873BFCC11F9A5D0A05BF7AAFFDFE000088;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = 2048'h0000000000000000000000000000000000000000ADC0007800624DF1EA04C00260015165702659E77AFBFCB7CC80003F27FC3B5E590AAB0AFF685FBDE00003E000000000000000000000000000000000000000003EC80834E9B1C781F200008000021087000601FD7FFFF9F6800030703ACA499B1056DB96FE79BF73C00007E000000000000000000000000000000003000000000F03043A78EBCFE9D180000700081287F0064AFC7FDFF6FFB120602557F813F539351D84FCE53EEFC0006FFB000000000000000000000000000080024000000002838034F8D3AD7DE980020230200187220E3FFC7EEFEEFFF912601D87FE21A867947F6FBD4AF8CF0000FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'h0000000000000000000000000000C004700000000081A2187C72E478F5C000A40240043F87067BF57FFFFEFF9834D00E03FFC08307F61C4C3A7C63FE0001FFFF0000000000000000000000000000F3DA1F00000000624E1864F1E478E6806000026090784A9EE7FFFDFFF0FF9804000701FF8CF12F8ABD71920C8318000FFFFF0000000000000000000000000000F5B6572000000038079E36F93438B8B1C0C060002610EE9FDFFCFFFFE3FF98218003C0BFFCBF5F697D1741F88680001FFFFF0000000000000000000000000000FE7B67F209D0A9FE43DE38DCBE3CB840000800286CAFEB03DEFC9FDFF1CF98218105C007FC938FB15F066BE10E40001FFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'h0000000000000000000000000000FFFFEB7FEFFDFFFF81FDB9FBFE34794002008000789FC1E6BFFCBFDFF1EF339D1000F803FC03F32F3C20B2F21600003FFFFF0000000000000000000000000000FFF7F8DFFFFFFFFFE4E792FFFFB43822E000040013F607BE7FFCFFCFE1CF3A186000BC01FC6B1FD252D16020300001FFFFFF0000000000000000000000000000FFFFFC2FFFFFFFFFFA7E8A3FFF977F95010183802303C1D47FFCFDEFF1CF300040021E407E17B7A670F926A4780003FFFFFF0000000000000000000000000000FFFFFF2DFFFFFFFFFC1FA31E7F17F1782000223D203787BE7FFEFFDFF1C26800001207E07E63CF04E3DEE8CAF0001BFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = 2048'h00000000000000000000000000000020001FFFF8007401BA00140F8000BFFE29FDFFF189F045F80038130987F16F95C84177C1FC03FC03FF0710FC6018197800000000000000000000000000000000000C3FFFF000E002F200887F4000BFEFF0EFFBA007F0A8C001802001CE696F9BC805E2FFC1FFF8D37F95C0AB00020969C0000000000000000000000000000000000B7FFFF0014805FF80147880003FE3EE39FFEF9FF05B900900105360075C178201FFFC07FFE0075016D9FF020042DEA00000000000000000000000000000000045FFFFE0003003FFC018230001FFC0E053FF7E95D061A5030030E3678F7E760011EFF00FFFD6914456E1BEB2789EFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = 2048'h0000000000000000000000000000000009FFFFE001E03FFF801FE023C7FAFFEFF3FFFBB873A9A0109033C2439FFBF400038EF07FEAC638FFCFE436D2B58DDFFF0000000000000000000000000000000002BFFFE003E077FF8000133A4FFDEA3CE3BD6638F1D0D2801C1702BFF7FDC2011EE006BB78FAFFFFFF5C7F5FD6C1FFFF0000000000000000000000000000000007FFFFE001E0223F800000359DFFEBF66FFD7731D170801B1B060FBF40FCB7443D9C983343E77FFF0E043F3E32077FFF0000000000000000000000000000000000FFFFC00BE0403FC000011AAFFFFFCC71FF7B41D020007002151FFFC3F82201721C660027EF1C403A0418A72407FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = 2048'h0000000000000000000000000000000001BFFFE02FE0002F83001E7F5FFDF6F05E7A648161010082401AFB66DEFFD4057C4E010017E17D0A7E18F9CD8C8AFFFF0000000000000000000000000000000003BFFFE03F82001FC3002CDE3BFF79E7FC650001900004000400F3E7BFC7800DC13E80003D3E1A8035FD375CDA8AFFFF0000000000000000000000000000000004DFFFC09FC4001FCFEECFFE7BFCFDECE7FF8480013004C3D031CE67F7E70087E7BD0056D912C01C12D9B05CB191FFFF00000000000000000000000000000000003FFFE31FEA001FE893CFCFF9FFF7FFEFAA02816030010BD013D3C3FEFF0707FEF2B8B8000028737F21E35725D3FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = 2048'h000000000000000000000000000000000007FFF407E3001FEBC027AC17CF7FDCCEFF08A0F210C4F9B00113E71F300D4EC8823F8100F7E5809BCBE2023EE1FFFF00000000000000000000000000000000025FFFFA07C3000FDC0807EC9FBFFBC07BFD094A2A42C09934B3FFF7FF3F0B4DEA3DFFE1C60A94C26A6C5B1CFFC3FFFF00000000000000000000000000000000000FFFEE07C0000DD00005AEFF9FFF61F7323058164400383105CFFCFFFE4BB815385A572F2F1CF0124449F0AD93FFFF00000000000000000000000000000000008FFFCF03C00005018007F7FC7FFFE3FE28381CD08318BBB417FFF9DFF00BBDEFD3715518F400CF617E85934D17FFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N28
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~71 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~71_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~70_combout  & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout 
// )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~70_combout  & (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout )))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~70_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~71_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~71 .lut_mask = 16'hEA62;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000029783F0DCA73531E55E909FC4F4C0DFE38000000000003FFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFB500000004143FCF87949DA5B91F8C3F6FC7FFF0000000000000016F7FFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFEB600000000B067EFC0CF0B7ADD497B28401FFFE2000000000000000BFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC400000000171A7FFC00BAF7C73EB661FFFFF2240000000000000009EFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFCD880000000017113FE584EF9A0873FFFFFFE10A800000000000000200EFBFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000010083F7C07FF8001FFFFFE4617CF000000000000000002FFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF50000000000008422FC02FFE00010400071BFF8000000000000000000CDFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE400000000000007E0B3007FFC000000C967FFFDC0000000000000000004F7FFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF300000000000000003814C0BFFC7FDD3F77FFFFFE8000000000000010801FFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF780000000000000000768242388997FB3FFFFFFFD93000000000000000007FFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFBF600400000000000000006A9FFEFFDB37FFFFFFFFBF02000000000000000635DFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE10000000000000000000002F03C03FFFFFFFFFFFFB000000000000000082737FFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF60800000000000000000000000000007FFFFFFFFFFFEC0000000000000000113BFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000025FFFFFFFFFFFF000000000000000000FFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFE9FF88000000000000000000000000000003FFFFFFFFFFFE40000000000000000012E7FFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000019FFFFFFFAE03EE7692E86013CFEC36700008814F94F7E9BAD5A2B1719E1CDFFFFFFFFFFFFFFFFFFAC000000000000000000000000000000000000000000000357DFFFFFFF1677E649A36C843DFFFFE740099C0190272123CEAD11AB86C283FFFFFFFFFFFFFFFFFFE020000000000000000000000000000000000000000000002FAFFFFFFFF7F1FDA8B237EFEBBFECC6001EA02CBFDAD67DB596A9F5D78E0EFFFFFFFFFFFFFFFFFFF9000000000000000000000000000000000000000000000067FFFFFFFFE9B0FEDCA8597CC1E9D19C522B5C91FA6E2A30EAD356B1F20403FBFFFFFFFFFFFFFFFFFBF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h000000000000000000000000000000000000000000000D3FFFFFFFFF83CBFCA213CDB4AAEC355DF7DF3DA58C7565A7D298B5DC43004FFFFFFFFFFFFFFFFFFFF90000000000000000000000000000000000000000000006FFFFFFFFFFF85FFC7E8960D7F88CBEBA821171A1B67AFFFBC94C53FF3E002FFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000010BFFFFFFFFFFFC34BF01A676C8A4C4564783F5E5E8A3EDFEE6EC9665F450004BBFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000045FFFFFFFFFFDFB3DFC66ECD6F9EF003A191436C5771C7F857764937E9C00001FFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h000000000000000000000000000000000000000000007BFFFFFFFFFFEFCC6FE23AB7FBA0A14A2AB5CDE6F8B0C3CE67BDE5DE01C00001FFFFFFFFFFFFFFFFFFFF00000000000000000000000000004400000000000100AFFFFFFFFFFFFD01DCF204F78EAC58249135AAABCCF069869154F1F8010000017FFFFFFFFFFFFFFFFFFF0000000000000000000000000000BF00001000010937FFFFFFFFFFFFFF8819BBA0723D19D632C8832DCDC678F7F34DA26780480000057FFFFFFFFFFFFFFFFFFF0000000000000000000000000000E78802812AC661DD8FFFFFFFFFFFEE400135E012E76C2988246119EBFB8E72B59E55D8009000000997FFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h0000000000000000000000000000CEA105047457BDFFEFFFFFFFFFFFEC700466F01C7858C4C7384D8831C5C7BCCE4725C000C000000017FFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFCF0DF7FF7FFFFFFFFFFFFFFFFE10000C7C0C0104310C9416BCDF71B7FEAE17C4004F0000000006FFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFDDCBF7FFFFFFFFFFFFFFFFFFFFA0000034F800188CA6791091E3A3CEF5ED231C003900000001004FFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFF5FFFFFFFFFFFFFFFFFFFFFFF8600000493003EA10D2CDD4D3EECEC570DFCC007D200000000000FF9FFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N16
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~73 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~73_combout  = (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~73_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~73 .lut_mask = 16'h0E02;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N26
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~74 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~74_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~71_combout )))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~72_combout ) # ((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~73_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~72_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~71_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~73_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~74_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~74 .lut_mask = 16'hCFCA;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[0]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode858w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = 2048'h000000000000000000000000000000000000007FFFFFFFFFFFFFFFFDE5818220000000000010000120000008027FDFFFFFF8BCF7C77C3D100C3DFBFF7FFFFFFF000000000000000000000000000000000000001F3FBFFFEFFFFFFFAE01DB000000030000000000000000300807BF9EFFFB1BB4CF0D679F530CFFF7FF7FFFFFFF00000000000000000000000000000000000000079FDFFFFFFFFFFFF70618002000000000000000110000A008178FEF81FF039E205FDC51B68FFE7FEDFFFFFFFF0000000000000000000000000000000000000001DFDFFFFFFFFFFFFFFE308006000010000000000000000108163FEFF8C4033F206E3424F2FFFFEFDDFFFFFF77;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = 2048'h0000000000000000000000000000000000000000EFFFFFFFFFFFFDF1FA04C002000010000000000300040308337FFFC0D803F45E4A2917F5FFFCDFBBFFFFFC1F00000000000000000000000000000000000000003FF7FFF3FFBFFF81F20000800002100000000001000006097FFFCF8F795BA05FEEC447FBFFF9BF7FFFFFF81F00000000000000000000000000000003000000000FFFFFFDFFF7FFE9D18000000000100030000000000009004EDF9F8C24783007C2956501FFF13EE7FFFF9004000000000000000000000000000080014000000003FFFFF7FFDFFD7DE980020030000000200000000000110006EF9FDC7FFE200BF838451DFFDAF9EFFFFF0000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'h0000000000000000000000000000C0063000000000FFFFFBFFFEFC78F5C0008002000000000000000000010067CF3FF1FFFFC03EF03825DFFEB7E3BFFFFE00000000000000000000000000000000F3DA3F000000007DFFFBFFFFFC78E6806000020090000000000000000F0067FF7FF8FFFF8C46900C26B7F4C7877FFFF000000000000000000000000000000000F5B657200000003FFFFFFFFF3C38B8B1C000000000000000000000001C0067DE7FFC3FFFFC68B84E41393C3F8E7FFFE000000000000000000000000000000000FE7B43F209D0A9FFBFFFFFFFBE3CB8400000000000000000010060000E3067DE7FFE3FFFFC38E8BE4789B30F1EFFFFE00000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'h0000000000000000000000000000FFFFEBFFEFFDFFFFFFFDFFFFFE3479400000000000000000000040000E10CC62EFFF07FFFC08A4FC66E6ECDE37FFFFC000000000000000000000000000000000FFF7FC7FFFFFFFFFFFFFFFFFFFB43822E000000000000000000000101E30C5E79FFFC3FFFC1098E86ECAB7FC77FFFE0000000000000000000000000000000000FFFFFC7FFFFFFFFFFFFEFFFFFF977F950000038000000002000000100E30CFFFBFFFE1BFFE78D88868DECD3CF7FFFC0000000000000000000000000000000000FFFFFFAFFFFFFFFFFFFFFFFFFF17F1782000020000000000000200000E3D97FFFFFFF01FFE60F880F0079279EFFFE4000000;
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode848w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = 2048'h0000000000000000000000000000FFFFFF87FFFFFFFFFFFFFFFFFF9F34700001000002001000000000071A04FFFF7FFFF81FFE0CC1E1F7E9CCF21FFFC00000000000000000000000000000000000FFFFFFD5FFFFFFFFFFFFBFFFFF9E3E718001000000000000000000008407FFFE7FFFFC0FFE48C8E1FFF862E43FFF800000000000000000000000000000000000FFFFFFF8FFFFFFFFFFFFFFFFFFDF7E38800000000000100000004009CE03DFFFFEFFFF0FFE3841E3EFEC19C87FFC800000000000000000000000000000000000FFFFFFF8FFFFFFFFFFFFFFFFFFCFC4A880000000000010000000001BB501DF7FFEFFFF8FFE1952C3EFF70BD17FF800000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFF1FFFFFFFFFFFFFBFFFCF6D100000000000000000000810A37C029CFFFEFFFFC3FE9D1BC3FE1DC383FFC0000000000000000000000000000000000000FFFFFFFF1FEFFFFFFFFFFFEDFFCE270800800000000000000008000F3C00BDECFEFFFFE1FE886D87F0157701FD00000000000000000000000000000000000000FFFFFFFFE37FFFFFFFFFFFFEFDC643000000000000000000402803098C0099FFFEFFFFF0FEB5C701C1FBAF07E400000000000000000000000000000000000000FFFFFFFFF3FE3FFFFFFFFFFF75C0000000000000000000000068833FDE1F95FBFF75FFF87E72C70007965E37400000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFF04E0FFFFFFFFFFFFCF2000000000000000000000061063F8C373B9F9CFFFFFE3E268E003ECD9C2C0000000000000000000000000000000000000000FFFFFFFFFE0C83FFFFFFFFFFFCF7F4000000000000000000041C0D3BB7D33FBBFDFFFFFF3D1F1E00FBCF20000000000000000000000000000000000000000000FFFFFFFFFE3FE07FFFFFFFFFFEFBC7000000000000000200040C313BF9837F73FFFFFFFF7A401C03E1DA41800000000000000000000000000000000000000000FFFFFFFFFFCFF81FFFFFFFFFFF7FF78800000000000000006208037378837FFFFDEFFFFFE01638079BE44000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFC1E073FFFFFFFFFFFDF3C800000000000000000409034A79FF77EFFF7FFFFFF42E703E4F948F000000000000000000000000000000000000000000FFFFFFFFFFF9F03EFFFFFFFFFFFDFBC200000000000000000081074AB89D276FBFFFFFFFFC53E0F89F880C000000000000000000000000000000000000000000FFFFFFFFFFF83F1F9FFFFFFFFEFDDBE0000000000000000000808006FBBFF67EFFBDFFFFFFC0E3F3FEB408000000000000000000000000000000000000000000FFFFFFFFFFFF3A87F7FFFFFFFFBFF0CC00000000000000000000806E5C3FF6E7FFFFFFFFFC0447C2FD2A7C00000000000000;
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode868w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = 2048'h000000000000000000000000000000000000001FF8FFFF3FFEFBEFFFFFFFDFCD7E001818305000090000000001FFFFFF464F17901900CBE7E7FFF076D79FFFFF000000000000000000000000000000000000003FF8FFFEFDFFFFFBFFFFFFCFCC3C002078302480018000150005F7FFE6203A009019BF3F9FFE0000FDFE0FFFFF00000000000000000000000000000000000001FFF1FFE1FEFFFFFADFFF5F5F8C2E000878B00C0001000100000180FFE8637C089201FFFFDFE00013F7FF3FFFFF000000000000000000000000000000000000007FE3F401FCEFFFFF97FFFBDDE46E18001830000001000000004533FFD7FFFDFB0819FFFFD8000FFFEFFE3FFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = 2048'h0000000000000000000000000000000000000013C7D03FF9FFFF7F8FFFDF69E42E04247820100000000200000449FFDF3FF9FF7DFFFFFFC0003FFC5C387FFFFF000000000000000000000000000000000000180D9C0039FFFFFF7F8FFFFFF9201E00203000000000000000000DCFFFB03FE1EE3FFFFFF0000DFFF7F8FC7FFFFF0000000000000000000000000000000000002F01200437FFFFFFFDDFFFFFFF80BE02201000000002000403021F2FFFC0FFF040073FFE00003FFF1FE3F17FFFFF0000000000000000000000000000000000005FB800043FFFFFFFFF9FFFFDFE8028031010800000000000010008FEFFC07FF0E0001700000FFFF3FFFFE0FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = 2048'h000000000000000000000000000000000000BF43000078FFFFFFBFFFFFBB8C1060423012000000000000020009FEFF803D8010000000007FF83FFC7FF3FFFFFF0000000000000000000000000000000000015907001163FFFFFFFDFFFF398C4423E230100000000100008400005FFF0000000000000000FE7FFFF1FFE5FFFFFF0000000000000000000000000000000000033FFF0001F0BFFFFFFFFFEF7E88CE060020183000001100100000033FEF8000000001B0001B9E019F9FFFA7FFFFFF000000000000000000000000000000000000EFFFE80FF1FFFFDFFEFF83DFE02E1F0910181040000000000000033FCE000000007FFDEBF1D2219DDFFFE7FFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = 2048'h0000000000000000000000000000000000003FFFF80EFBFFFFFFFFFF7EE7C30C24091B10300000000000408000FFCF400003DCFFFFFDF19801B6FFFFEFFFFFFF0000000000000000000000000000000000001F7FFF08FFEFFFFFFFFF7FC7079C060C08001000000000000204087FDFB0CC7FFFFFF0DE07BE0A8DFEFECFFFFFFF00000000000000000000000000000000000007FFE23CF5BFFFFFFDFFE7C1841414001000001000000000028008B7DEFFFFFFFFFE1C6C03BE6D77FFFDDFFFFFFF00000000000000000000000000000000000001FFF7FCFDFFFFFFFFF9FBFFC00000000200000000000020020C027FDEFFFFFFFE0F833E031B2ED7FFFFBFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N4
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~75 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~75_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ))) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~75_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~75 .lut_mask = 16'hF2C2;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode878w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = 2048'h0000000000000000000000000000000000000007FFFC01800007703FFF7FFE3BFDFFF189F045F8003800000000106A37BFF68003FFFC0000F8B603E0081A9800000000000000000000000000000000000000000FFFE00200008F807FFF7FFFF3FFFFE007F0A8C0018000000000006437FFE7003FFFF800014C07EB001CFE19C0000000000000000000000000000000000000000FFFE00400001BC0FFFFFFF3FFF9FFEF9FF0599009000000800003E87FFFF003FFFFE002CC09D9FF009FB51EA0000000000000000000000000000000000000001FFFC00000001FE3FFF5FFF7FFD3FF7E95F061A40100000080000189FFFFE00FFFFFD271C3D6E1FE26ABF01FFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = 2048'h000000000000000000000000000000000000001FFE803000001FFFFF8FFAFFFFF3FFFBB871A9A0108000018000040BFFFF310FFF59C607FFCFE40F8C23E27FFF000000000000000000000000000000000000001FFF0068000000133A7FFFFA3CE3FD6638F1D0D2800000010000023DFFFE9FFA677807FFFFFF43FE3B62C07FFF000000000000000000000000000000000000001FFC001DC00000000BFDFFFBFE6FFD7731F170800000000000000348BFFA4B8FF0BFFF7FFF01FFC1844200BFFF000000000000000000000000000000000000003FFC003FC0000001FFFFFFFFDC7FFF7B41F0200000000000000007D9FFF503E1FFFFEF1C7005FBC845C404FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = 2048'h000000000000000000000000000000000000001FC000FFD0000007FFFFFFF6F07E7A6481610100000000008000002BFFF3C1FFFFFFE1FD0001E231610C817FFF000000000000000000000000000000000000001F8001FFE0000083FFFBFF79E7FC650001900004000000000000387FFFDE017FFFFE010000000B34955689FFFF000000000000000000000000000000000000003FE003FFE0000333FFFBFCFDEFE7FF8480013004C1C00001800018FF7FD802FFE7DB00001C1ADCE4673D82FFFF000000000000000000000000000000000000001C6007FFE0074433FFF9FFF7FFEFAA028160300101C00000000000F8FF800F377400002847C94736943DD3FFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = 2048'h000000000000000000000000000000000000000BF81FFFE005BFFBFFFFCF7FDCCFFF0880F010C4C18000000000CFF3FE33028F8100FE9A27B1CED83C3FC7FFFF0000000000000000000000000000000000000003F83FFFF023F7FBFFFFBFFBC07FFD094A3840C0810000000000C0F7FF9903FFE1FAE3B801F112EBE0DFC3FFFF0000000000000000000000000000000000000007F83FFFF2FFFFFBFFFF9FFF61FF32305830400000000000000001F7FC0AC615B04AF18F3402038E00E7C7FFFF000000000000000000000000000000000000003FFC3FFFE8FEFFFBFFFC7FFFE3FE28381CF081008180000000000FF7F8200196EDE80190E7E17EFA13E70FFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N6
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~76 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~76_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~75_combout  & (((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout 
// ) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~75_combout  & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout  & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~75_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~76_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~76 .lut_mask = 16'hE2CC;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000003E1FC0014B651A0E957F8BEE144C0003DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000009EDC0000516F9B4DDBEE9378FC0001F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000DEF80000EA2D336D927DF140000079FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000005E9800000F31B74DF27C0000008DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000005E4C00004FFEC100000000019E57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000005F2C00007FFFFFE000001B0EC30FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000002FC90002FFFFFFEFBFFFAE8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000002BF28007FFFFFFFFF6B8C00023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000016FE690BFFFFFD49FA80000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000002DFF83C0878FFDA000000026CFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000267FFFFFE3A00000000040FDFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000001F03F000000000000004FFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001BFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFE600000007203FC5F91D7FFEC30000000000880FD70080ED8E73CC1827E23FFFFFFFFFFFFFFFFFFFAC00000000000000000000000000000FFFFFFFFFFFFFFFFCA820000000E077FB4A13AA7BC200000000099FDFB95DAE0B6F39E20C0EC0FFFFFFFFFFFFFFFFFFFFE020000000000000000000000000000FFFFFFFFFFFFFFFFFD05000000009F1FB02A4D6BC04000000001CB8E38CAF1165A71CD1063791FFFFFFFFFFFFFFFFFFFFF900000000000000000000000000000FFFFFFFFFFFFFFFFF98000000000A00FFD92D88AC67E1F19F63F30DD61FF68ABAD39E68C17207FFFFFFFFFFFFFFFFFFFFFBF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFF2C0000000003CCBFF48A27F16862C724F96FAAA678C3471F618F1463C44FFFFFFFFFFFFFFFFFFFFFFF90000000000000000000000000000FFFFFFFFFFFFFFFFF900000000000187FFA9D14176281518ACAAE2CAED96D87DD30C78A37F17FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFEF4000000000001C4BFF748A380F359628B2C5BBE669B2CBFFB8E1C5BF407FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFBA0000000000003CDFFFC991C300DB2EF8FDDB2C147D9658F9C70C3FE9BFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFF84000000000000019FFFD559A6CD0D2249B0D1965832EB6C34E1863E06FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000BBFFFFFFFFFFFEFF500000000000000023FFFA48D1028A3841D320A32DB16DD7DA78C0F81DFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000040FFFFEFFFFEF6C80000000000000000267FFFA553A687047022A2C9D7D877FBEF347F807BFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001877FD7ED5399E22700000000000000006CDFFE5C8B1451208B05D65F38CB1FDE79A3800DFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h0000000000000000000000000000315EFAFB8BA8420010000000000000000099FFE3AD1366820C5468BAC9C7D86EDBC7C00DFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000030F20800800000000000000000000013BFF3F448A241161AAC9F67AFECF75FFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000022340800000000000000000000000000074FFFE2D9345802D175ABDCB57FEAE40006FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000A0000000000000000000000000000000E7FFC0C596089569BFC9C77BACF0C00009FFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N2
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~78 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~78_combout  = (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~78_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~78 .lut_mask = 16'h3022;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFF0271FCFFFFFFFFEFF8E2000000000000000000000004FC7CF7FFFFFFEFFFFE840F93F44BF0000000000000000000000000000000000000000000FFFFFFFFFFFFE7187FBFFFFFFFFDFCF0000000000000000000000000FE1DFDD3FF7FFFFFFF981E77E5DF60000000000000000000000000000000000000000000FFFFFFFFFFFFF82033B7FFFFFFFF76F0000000000000000000000000E37DFFBDFF3FFFFFFFF9CD1FEF7B80000000000000000000000000000000000000000000FFFFFFFFFFFFF8C10B4CFFFFFFFFDBE0000000000000000000400034E7BFFFB9FFFFFFFFFFE8697FA675E000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFF100FC0BFFFFFFFE3E0000000000000000400C00401E7FFFFF9FFFFFFFFFFF0F0FFEBA5C0000000000000000000000000000000000000000000FFFFFFFFFFFFFF0707F817FFFFFFC0FC020000000000000400000011E6FFC7FBFFFFFFFFFFFFADFC97A300000000000000000000000000000000000000000000FFFFFFFFFFFFFFE6CFFE06FFFFFF801D608000180000000440200019E63FFFFFFFFFFFFFFFFFF1EB1FB400000000000000000000000000000000000000000000FFFFFFFFFFFFFFF0A0FF805FFFFFC00772130010000000006062041BE73FFFFFFE7FFFFFFF378ADA3C070000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFE0FE1FC00BFFFFC000920000000000000030C00003CFFFFFFFFCFFFFFFFFE62AA46B4A00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFBBF87F0017FFFE0003CC000000000000001800043C7FFFFE79FFFFFFFFFEC0298041000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF0781F00027FFA00007EC00000000000011C0099FFFFF8FFFFFFEFFFFFFFE77E03D1000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF07E1F80034FF000000FC000000000000E3C283FFF3FF0DFFFFFFFFFFFFFE0D80F0200000000000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFF1F17E001E4D0000003F800000000008C60007D7E7EFFDFFFFFFFFFFFFFF7EC3D02000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFE203F80026800000004C000000000008A0083C79FFFFFFFF7FFFFFFFFFFFE3DE0C000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFA0001E0000180000000E4000000000226C000073DFFFFDFFFFFFFFFFFFFFF41E1C000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFE0C03F00008100000001000000100004300000F3FFFFFDFFFFFFFFFFFFFFF78C3A00000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\LCD_SYNC|pll_ltm_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_Image_inst|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\DIR|Add0~6_combout ,\DIR|Add0~4_combout ,\DIR|Add0~2_combout ,\DIR|Add0~0_combout ,\DIR|Add1~12_combout ,\DIR|Add1~10_combout ,\DIR|Add1~8_combout ,\DIR|Add1~6_combout ,\DIR|Add1~4_combout ,\DIR|Add1~2_combout ,\DIR|Add1~0_combout ,\LCD_SYNC|HCOUNT|COUNT [2],
\LCD_SYNC|HCOUNT|COUNT [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "./hex/imagen_rgb16_xy.hex";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "ROM_Image:ROM_Image_inst|altsyncram:altsyncram_component|altsyncram_idb1:auto_generated|ALTSYNCRAM";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 96000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFF303FE0001030000000200000000000000000FFFFEFFFFFFFFFFFFFFFFFDDF87FE40000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFDCF8FF8000001000000040000000000000000F7FFEFFFFFFFFFFFFFFFFF2EA0FFB40040000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF5318FFF00000180000008000000000000003FFFFEFFFFFFFFFFFFFFFFC1F41FFFFD000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFC0181FF0000001800000100000000000000FEFFFFFFFFFFFFFFFFFFFF2C383FFFFEB0100000000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFDFF00003F70000000C0000030000080000000FFFFFBFFFFFFFFFFFFFFF9A7707FFFFFE80000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFA181080FFE00000007000002000000000001FF7FFBFFFFFFFFFFFFFFE5D3C0FFFFFFFFA400000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF800481EFFE10000481C0001400000000401FCEFFFFFFFFFFFFFFFFC1261807FFFFFFFED3C000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF20010187FFC0000F2003E000400000000088FFFBFFFFFFFFFFFFFF8E93302FFFFFFFFE5F894000000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFF88006B87F9C8003FC10001F80400000001BDFFFAFBFFFFFFFFFFFC0649E00FFFFFFFFFFFFB80000000000000000000000000000000000FFFFFFFFFFFFFFFFFFE00000187FFF8F4FFD3C000000F200030C5F5BDE7FFFFFFFFFFFF900120C09FFFFFFFFFFFED80000000000000000000000000000000000FFFFFFFFFFFFFFFFFFC08000007FFFBFFFFFFC0000001EA00F8B367FFFFFFFFFFFFFFFF066491823FFFFFFFFFFFF760000000000000000000000000000000000FFFFFFFFFFFFFFFFFF000000003CFA9FFFFFFF000000000A0FFFFEBFFFFFFFFFFFFFFF0E8325F82FFFFFFFFFFFFCDF800000;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h0000000000000000000000000000FFFFFFFFFFFFFFFFFFA00000103C3E64BFDFFFF00000000453FFFFF3FFFBFFFFFFFFD0A8C091C0BFFFFFFFFFFFFFDAE040000000000000000000000000000000FFFFFFFFFFFFFFFFFF50000004FC3EA5A7BFFFF880000000014FF7FFFBFFFFFFFFFFEF98304B013FFFFFFFFFFFFFDFF860000000000000000000000000000000FFFFFFFFFFFFFFFFFEE000000420325DB0BFFFFDE000000000059FFFFFFFFFFFFFF9F3041827427FFFFFFFFFFFFFFFF7D0000000000000000000000000000000FFFFFFFFFFFFFFFFFFA00000014C33A3A1B2FFFFE3000000000004C7FFFFFFFFFCA279820C0E03FFFFFFFFFFFFFFFFDEF130;
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N24
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~77 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~77_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout )) # (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout )))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~77_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~77 .lut_mask = 16'h88C0;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N20
cycloneive_lcell_comb \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~79 (
// Equation(s):
// \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~79_combout  = (\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~76_combout )) # 
// (!\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~78_combout ) # (\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~77_combout ))))

	.dataa(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~76_combout ),
	.datab(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~78_combout ),
	.datac(\ROM_Image_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~77_combout ),
	.cin(gnd),
	.combout(\ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~79_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~79 .lut_mask = 16'hAFAC;
defparam \ROM_Image_inst|altsyncram_component|auto_generated|mux2|result_node[1]~79 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
