library ieee;
use ieee.std_logic_1164.all;


entity s1bit is
 port (
		x: in	std_logic;
		y: in std_logic;
		cen: in std_logic;
		s: out std_logic;
		csal: out std_logic );
 end S1bit;

 architecture funcional of s1bit is
	constant retardoxor: time := 15 ns;
	constant retardoand: time := 10 ns;
	constant retardoor: time := 15 ns;
	signal xorxy, andxy, andxcen, andycen : std_logic;

 begin
		s <= (x xor y) xor cen;
		csal <= (x and y) or (x and cen) or (y and cen);
end funcional;
