 
****************************************
Report : qor
Design : khu_sensor_pad
Version: F-2011.09-SP5-3
Date   : Sat Sep 12 01:21:36 2020
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.31
  Critical Path Slack:           5.93
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          4.21
  Critical Path Slack:           5.09
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              39.00
  Critical Path Length:          9.63
  Critical Path Slack:           0.00
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          2.09
  Critical Path Slack:           5.50
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       4689
  Leaf Cell Count:              26147
  Buf/Inv Cell Count:            2649
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     20934
  Sequential Cell Count:         5213
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    51187.356636
  Noncombinational Area: 36788.662760
  Buf/Inv Area:           1859.008453
  Net Area:                  0.243590
  -----------------------------------
  Cell Area:             87976.019395
  Design Area:           87976.262985


  Design Rules
  -----------------------------------
  Total Number of Nets:         30885
  Nets With Violations:             1
  Max Trans Violations:             0
  Max Cap Violations:               1
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    5.36
  Logic Optimization:                  1.04
  Mapping Optimization:                9.64
  -----------------------------------------
  Overall Compile Time:               45.69
  Overall Compile Wall Clock Time:   229.70

1
