

================================================================
== Vitis HLS Report for 'example_acc'
================================================================
* Date:           Sat Feb 15 22:02:41 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        example_acc
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.181 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       13|       13|  0.130 us|  0.130 us|   12|   12|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |       11|       11|         3|          3|         50|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%w1_assign1 = alloca i32 1"   --->   Operation 6 'alloca' 'w1_assign1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%w2_assign2 = alloca i32 1"   --->   Operation 7 'alloca' 'w2_assign2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i3 = alloca i32 1"   --->   Operation 8 'alloca' 'i3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../example_acc.cpp:8]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %w1"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %w2"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_out"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_out, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 2, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%w2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w2" [../example_acc.cpp:8]   --->   Operation 17 'read' 'w2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%w1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w1" [../example_acc.cpp:8]   --->   Operation 18 'read' 'w1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%store_ln0 = store i2 0, i2 %i3"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln8 = store i32 %w2_read, i32 %w2_assign2" [../example_acc.cpp:8]   --->   Operation 20 'store' 'store_ln8' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln8 = store i32 %w1_read, i32 %w1_assign1" [../example_acc.cpp:8]   --->   Operation 21 'store' 'store_ln8' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc.split" [../example_acc.cpp:14]   --->   Operation 22 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%w1_assign1_load = load i32 %w1_assign1" [../example_acc.cpp:16]   --->   Operation 23 'load' 'w1_assign1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.20ns)   --->   "%example_pkt_data = add i32 %w1_assign1_load, i32 1" [../example_acc.cpp:16]   --->   Operation 24 'add' 'example_pkt_data' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_hs.volatile.p0i32, i32 %data_out, i32 %example_pkt_data" [../example_acc.cpp:21]   --->   Operation 25 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%store_ln16 = store i32 %example_pkt_data, i32 %w1_assign1" [../example_acc.cpp:16]   --->   Operation 26 'store' 'store_ln16' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.69>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%w2_assign2_load = load i32 %w2_assign2" [../example_acc.cpp:17]   --->   Operation 27 'load' 'w2_assign2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.20ns)   --->   "%example_pkt_data_1 = add i32 %w2_assign2_load, i32 2" [../example_acc.cpp:17]   --->   Operation 28 'add' 'example_pkt_data_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_hs.volatile.p0i32, i32 %data_out, i32 %example_pkt_data" [../example_acc.cpp:21]   --->   Operation 29 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_hs.volatile.p0i32, i32 %data_out, i32 %example_pkt_data_1" [../example_acc.cpp:25]   --->   Operation 30 'write' 'write_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln17 = store i32 %example_pkt_data_1, i32 %w2_assign2" [../example_acc.cpp:17]   --->   Operation 31 'store' 'store_ln17' <Predicate = true> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.11>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%i3_load = load i2 %i3" [../example_acc.cpp:14]   --->   Operation 32 'load' 'i3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 50, i32 0, i32 0, i32 0, void @empty_0" [../example_acc.cpp:15]   --->   Operation 33 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [../example_acc.cpp:14]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../example_acc.cpp:14]   --->   Operation 35 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/2] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_hs.volatile.p0i32, i32 %data_out, i32 %example_pkt_data_1" [../example_acc.cpp:25]   --->   Operation 36 'write' 'write_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.62ns)   --->   "%i = add i2 %i3_load, i2 1" [../example_acc.cpp:14]   --->   Operation 37 'add' 'i' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.62ns)   --->   "%icmp_ln14 = icmp_eq  i2 %i3_load, i2 3" [../example_acc.cpp:14]   --->   Operation 38 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.48ns)   --->   "%store_ln14 = store i2 %i, i2 %i3" [../example_acc.cpp:14]   --->   Operation 39 'store' 'store_ln14' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.inc.split, void %for.end" [../example_acc.cpp:14]   --->   Operation 40 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.48ns)   --->   "%ret_ln28 = ret i32 0" [../example_acc.cpp:28]   --->   Operation 41 'ret' 'ret_ln28' <Predicate = (icmp_ln14)> <Delay = 0.48>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 2.181ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln8', ../example_acc.cpp:8) of variable 'w1_read', ../example_acc.cpp:8 on local variable 'w1_assign1' [19]  (0.489 ns)
	'load' operation 32 bit ('w1_assign1_load', ../example_acc.cpp:16) on local variable 'w1_assign1' [22]  (0.000 ns)
	'add' operation 32 bit ('example_pkt.data', ../example_acc.cpp:16) [28]  (1.203 ns)
	'store' operation 0 bit ('store_ln16', ../example_acc.cpp:16) of variable 'example_pkt.data', ../example_acc.cpp:16 on local variable 'w1_assign1' [36]  (0.489 ns)

 <State 2>: 1.692ns
The critical path consists of the following:
	'load' operation 32 bit ('w2_assign2_load', ../example_acc.cpp:17) on local variable 'w2_assign2' [23]  (0.000 ns)
	'add' operation 32 bit ('example_pkt.data', ../example_acc.cpp:17) [29]  (1.203 ns)
	'store' operation 0 bit ('store_ln17', ../example_acc.cpp:17) of variable 'example_pkt.data', ../example_acc.cpp:17 on local variable 'w2_assign2' [35]  (0.489 ns)

 <State 3>: 1.114ns
The critical path consists of the following:
	'load' operation 2 bit ('i3_load', ../example_acc.cpp:14) on local variable 'i3' [24]  (0.000 ns)
	'add' operation 2 bit ('i', ../example_acc.cpp:14) [32]  (0.625 ns)
	'store' operation 0 bit ('store_ln14', ../example_acc.cpp:14) of variable 'i', ../example_acc.cpp:14 on local variable 'i3' [34]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
