C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  D:\project\program\QUARTUS\eda\HC112\synthesis   -part A3P060  -package VQFP100  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile D:\project\program\QUARTUS\eda\HC112\synthesis\synlog\report\HC112_fpga_mapper.xml  -top_level_module  HC112  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  D:\project\program\QUARTUS\eda\HC112\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  D:\project\program\QUARTUS\eda\HC112\synthesis\HC112.edn   -freq 100.000   D:\project\program\QUARTUS\eda\HC112\synthesis\synwork\HC112_prem.srd  -sap  D:\project\program\QUARTUS\eda\HC112\synthesis\HC112.sap  -otap  D:\project\program\QUARTUS\eda\HC112\synthesis\HC112.tap  -omap  D:\project\program\QUARTUS\eda\HC112\synthesis\HC112.map  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -sap  D:\project\program\QUARTUS\eda\HC112\synthesis\HC112.sap  -ologparam  D:\project\program\QUARTUS\eda\HC112\synthesis\syntmp\HC112.plg  -osyn  D:\project\program\QUARTUS\eda\HC112\synthesis\HC112.srm  -prjdir  D:\project\program\QUARTUS\eda\HC112\synthesis\  -prjname  HC112_syn  -log  D:\project\program\QUARTUS\eda\HC112\synthesis\synlog\HC112_fpga_mapper.srr 
relcom:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3P060 -package VQFP100 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\HC112_fpga_mapper.xml -top_level_module HC112 -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\HC112.edn -freq 100.000 ..\synwork\HC112_prem.srd -sap ..\HC112.sap -otap ..\HC112.tap -omap ..\HC112.map -devicelib C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -sap ..\HC112.sap -ologparam HC112.plg -osyn ..\HC112.srm -prjdir ..\ -prjname HC112_syn -log ..\synlog\HC112_fpga_mapper.srr
rc:1 success:1 runtime:2
file:..\scratchproject.prs|io:o|time:1671375679|size:1738|exec:0|csum:
file:..\HC112.edn|io:o|time:1671375685|size:11684|exec:0|csum:
file:..\synwork\HC112_prem.srd|io:i|time:1671375683|size:3242|exec:0|csum:71C0E42A21C4C1466A30621F9A0F23F1
file:..\HC112.sap|io:o|time:1671375683|size:481|exec:0|csum:
file:..\HC112.tap|io:o|time:0|size:0|exec:0|csum:
file:..\HC112.map|io:o|time:1671375685|size:28|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508984288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\HC112.sap|io:o|time:1671375683|size:481|exec:0|csum:
file:HC112.plg|io:o|time:1671375685|size:550|exec:0|csum:
file:..\HC112.srm|io:o|time:1671375685|size:67205|exec:0|csum:
file:..\synlog\HC112_fpga_mapper.srr|io:o|time:1671375685|size:15420|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509330672|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509332086|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
