Analysis & Synthesis report for FPU
Sat Mar 29 18:05:30 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |FPU|FSM_UART_REC:I3|state
 10. State Machine - |FPU|FSM_UART_TRANS:I2|state
 11. State Machine - |FPU|FSM:I0|state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for Top-level Entity: |FPU
 16. Source assignments for FSM:I0
 17. Source assignments for FSM_UART_TRANS:I2
 18. Source assignments for FSM_UART_REC:I3
 19. Parameter Settings for User Entity Instance: Register:RA
 20. Parameter Settings for User Entity Instance: Register:RB
 21. Parameter Settings for User Entity Instance: Register:RR
 22. Parameter Settings for User Entity Instance: Register:RO
 23. Parameter Settings for User Entity Instance: Counter:I1
 24. Parameter Settings for User Entity Instance: Counter:ITx
 25. Parameter Settings for User Entity Instance: Counter:ITx2
 26. Parameter Settings for User Entity Instance: FSM_UART_TRANS:I2
 27. Parameter Settings for User Entity Instance: Counter:IRx
 28. Parameter Settings for User Entity Instance: Counter:IRx2
 29. Parameter Settings for User Entity Instance: RSRegister:I4
 30. Parameter Settings for Inferred Entity Instance: FSM:I0|lpm_divide:Div0
 31. Port Connectivity Checks: "FSM_UART_REC:I3"
 32. Port Connectivity Checks: "Counter:IRx2"
 33. Port Connectivity Checks: "Counter:IRx"
 34. Port Connectivity Checks: "FSM_UART_TRANS:I2"
 35. Port Connectivity Checks: "Counter:ITx2"
 36. Port Connectivity Checks: "Counter:ITx"
 37. Port Connectivity Checks: "Counter:I1"
 38. Port Connectivity Checks: "Register:RB"
 39. Port Connectivity Checks: "Register:RA"
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages
 43. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Mar 29 18:05:30 2025          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; FPU                                            ;
; Top-level Entity Name           ; FPU                                            ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 99                                             ;
; Total pins                      ; 6                                              ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 1                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; FPU                ; FPU                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                             ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; ../Sources/RSRegister.v          ; yes             ; User Verilog HDL File        ; C:/Quartus_Projects/FPU/Sources/RSRegister.v                             ;         ;
; ../Sources/FSM_UART_TRANS.v      ; yes             ; User Verilog HDL File        ; C:/Quartus_Projects/FPU/Sources/FSM_UART_TRANS.v                         ;         ;
; ../Sources/FSM_UART_REC.v        ; yes             ; User Verilog HDL File        ; C:/Quartus_Projects/FPU/Sources/FSM_UART_REC.v                           ;         ;
; ../Sources/Counter.v             ; yes             ; User Verilog HDL File        ; C:/Quartus_Projects/FPU/Sources/Counter.v                                ;         ;
; ../Sources/Register.v            ; yes             ; User Verilog HDL File        ; C:/Quartus_Projects/FPU/Sources/Register.v                               ;         ;
; ../Sources/FSM.v                 ; yes             ; User Verilog HDL File        ; C:/Quartus_Projects/FPU/Sources/FSM.v                                    ;         ;
; ../Sources/FPU.v                 ; yes             ; User Verilog HDL File        ; C:/Quartus_Projects/FPU/Sources/FPU.v                                    ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/aglobal231.inc      ;         ;
; db/lpm_divide_0dm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Quartus_Projects/FPU/Quartus_Project/db/lpm_divide_0dm.tdf            ;         ;
; db/sign_div_unsign_6nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Quartus_Projects/FPU/Quartus_Project/db/sign_div_unsign_6nh.tdf       ;         ;
; db/alt_u_div_i2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Quartus_Projects/FPU/Quartus_Project/db/alt_u_div_i2f.tdf             ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 658       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1125      ;
;     -- 7 input functions                    ; 16        ;
;     -- 6 input functions                    ; 168       ;
;     -- 5 input functions                    ; 323       ;
;     -- 4 input functions                    ; 217       ;
;     -- <=3 input functions                  ; 401       ;
;                                             ;           ;
; Dedicated logic registers                   ; 99        ;
;                                             ;           ;
; I/O pins                                    ; 6         ;
;                                             ;           ;
; Total DSP Blocks                            ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; rst~input ;
; Maximum fan-out                             ; 100       ;
; Total fan-out                               ; 4975      ;
; Average fan-out                             ; 4.02      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                   ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                         ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |FPU                                      ; 1125 (5)            ; 99 (0)                    ; 0                 ; 1          ; 6    ; 0            ; |FPU                                                                                                        ; FPU                 ; work         ;
;    |Counter:I1|                           ; 13 (13)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |FPU|Counter:I1                                                                                             ; Counter             ; work         ;
;    |Counter:IRx2|                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |FPU|Counter:IRx2                                                                                           ; Counter             ; work         ;
;    |Counter:IRx|                          ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |FPU|Counter:IRx                                                                                            ; Counter             ; work         ;
;    |Counter:ITx2|                         ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |FPU|Counter:ITx2                                                                                           ; Counter             ; work         ;
;    |Counter:ITx|                          ; 3 (3)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |FPU|Counter:ITx                                                                                            ; Counter             ; work         ;
;    |FSM:I0|                               ; 1036 (555)          ; 4 (4)                     ; 0                 ; 1          ; 0    ; 0            ; |FPU|FSM:I0                                                                                                 ; FSM                 ; work         ;
;       |lpm_divide:Div0|                   ; 481 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPU|FSM:I0|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_0dm:auto_generated|  ; 481 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPU|FSM:I0|lpm_divide:Div0|lpm_divide_0dm:auto_generated                                                   ; lpm_divide_0dm      ; work         ;
;             |sign_div_unsign_6nh:divider| ; 481 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPU|FSM:I0|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider                       ; sign_div_unsign_6nh ; work         ;
;                |alt_u_div_i2f:divider|    ; 481 (481)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPU|FSM:I0|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider ; alt_u_div_i2f       ; work         ;
;    |FSM_UART_REC:I3|                      ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FPU|FSM_UART_REC:I3                                                                                        ; FSM_UART_REC        ; work         ;
;    |FSM_UART_TRANS:I2|                    ; 12 (12)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |FPU|FSM_UART_TRANS:I2                                                                                      ; FSM_UART_TRANS      ; work         ;
;    |RSRegister:I4|                        ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |FPU|RSRegister:I4                                                                                          ; RSRegister          ; work         ;
;    |Register:RA|                          ; 2 (2)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |FPU|Register:RA                                                                                            ; Register            ; work         ;
;    |Register:RB|                          ; 2 (2)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |FPU|Register:RB                                                                                            ; Register            ; work         ;
;    |Register:RO|                          ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FPU|Register:RO                                                                                            ; Register            ; work         ;
;    |Register:RR|                          ; 38 (38)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |FPU|Register:RR                                                                                            ; Register            ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


Encoding Type:  User-Encoded
+--------------------------------------------+
; State Machine - |FPU|FSM_UART_REC:I3|state ;
+--------------+---------+-------------------+
; Name         ; state~5 ; state~4           ;
+--------------+---------+-------------------+
; state.IDDLE  ; 0       ; 0                 ;
; state.RECEPT ; 0       ; 1                 ;
; state.STOP   ; 1       ; 0                 ;
+--------------+---------+-------------------+


Encoding Type:  User-Encoded
+----------------------------------------------+
; State Machine - |FPU|FSM_UART_TRANS:I2|state ;
+--------------+---------+---------+-----------+
; Name         ; state~6 ; state~5 ; state~4   ;
+--------------+---------+---------+-----------+
; state.IDDLE  ; 0       ; 0       ; 0         ;
; state.START  ; 0       ; 0       ; 1         ;
; state.TRANS0 ; 0       ; 1       ; 0         ;
; state.TRANS1 ; 0       ; 1       ; 1         ;
; state.PARITY ; 1       ; 0       ; 0         ;
; state.DONE   ; 1       ; 0       ; 1         ;
; state.STOP   ; 1       ; 1       ; 0         ;
+--------------+---------+---------+-----------+


Encoding Type:  User-Encoded
+--------------------------------------------------------------+
; State Machine - |FPU|FSM:I0|state                            ;
+----------------------+---------+---------+---------+---------+
; Name                 ; state~8 ; state~7 ; state~6 ; state~5 ;
+----------------------+---------+---------+---------+---------+
; state.IDDLE          ; 0       ; 0       ; 0       ; 0       ;
; state.GETA           ; 0       ; 0       ; 0       ; 1       ;
; state.GETB           ; 0       ; 0       ; 1       ; 0       ;
; state.GETOP          ; 0       ; 0       ; 1       ; 1       ;
; state.SELECT         ; 0       ; 1       ; 0       ; 0       ;
; state.ADDITION       ; 0       ; 1       ; 0       ; 1       ;
; state.SUBTRACTION    ; 0       ; 1       ; 1       ; 0       ;
; state.MULTIPLICATION ; 0       ; 1       ; 1       ; 1       ;
; state.DIVISION       ; 1       ; 0       ; 0       ; 0       ;
; state.EVALUATION     ; 1       ; 0       ; 0       ; 1       ;
; state.READY          ; 1       ; 0       ; 1       ; 0       ;
; state.TXSEND         ; 1       ; 0       ; 1       ; 1       ;
; state.WAITB          ; 1       ; 1       ; 0       ; 0       ;
; state.WAITO          ; 1       ; 1       ; 0       ; 1       ;
; state.ERROR          ; 1       ; 1       ; 1       ; 0       ;
+----------------------+---------+---------+---------+---------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; Register:RB|out[11]                   ; Stuck at GND due to stuck port data_in ;
; Register:RA|out[11]                   ; Stuck at GND due to stuck port data_in ;
; FSM_UART_REC:I3|state~6               ; Lost fanout                            ;
; FSM:I0|state~9                        ; Lost fanout                            ;
; Counter:ITx2|cnt[3]                   ; Lost fanout                            ;
; Total Number of Removed Registers = 5 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 99    ;
; Number of registers using Synchronous Clear  ; 57    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 47    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 67    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |FPU|Register:RA|out[7]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |FPU|Register:RB|out[5]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPU|Register:RO|out[0]    ;
; 36:1               ; 2 bits    ; 48 LEs        ; 28 LEs               ; 20 LEs                 ; Yes        ; |FPU|Register:RR|out[13]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |FPU|FSM:I0|ShiftRight0    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |FPU|FSM:I0|ShiftRight1    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |FPU|FSM:I0|mb             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |FPU|FSM:I0|ma             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |FPU|FSM:I0|mb             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |FPU|FSM:I0|ma             ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; No         ; |FPU|FSM:I0|mb             ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; No         ; |FPU|FSM:I0|ma             ;
; 14:1               ; 2 bits    ; 18 LEs        ; 14 LEs               ; 4 LEs                  ; No         ; |FPU|FSM:I0|et             ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |FPU|FSM:I0|et             ;
; 14:1               ; 2 bits    ; 18 LEs        ; 14 LEs               ; 4 LEs                  ; No         ; |FPU|FSM:I0|et             ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |FPU|FSM:I0|et             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-----------------------------------------------------------+
; Source assignments for Top-level Entity: |FPU             ;
+------------------------------+-------+------+-------------+
; Assignment                   ; Value ; From ; To          ;
+------------------------------+-------+------+-------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; baudRateOut ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; baudRateOut ;
+------------------------------+-------+------+-------------+


+--------------------------------------------------------+
; Source assignments for FSM:I0                          ;
+--------------------------+--------------+------+-------+
; Assignment               ; Value        ; From ; To    ;
+--------------------------+--------------+------+-------+
; STATE_MACHINE_PROCESSING ; USER_ENCODED ; -    ; state ;
+--------------------------+--------------+------+-------+


+--------------------------------------------------------+
; Source assignments for FSM_UART_TRANS:I2               ;
+--------------------------+--------------+------+-------+
; Assignment               ; Value        ; From ; To    ;
+--------------------------+--------------+------+-------+
; STATE_MACHINE_PROCESSING ; USER_ENCODED ; -    ; state ;
+--------------------------+--------------+------+-------+


+--------------------------------------------------------+
; Source assignments for FSM_UART_REC:I3                 ;
+--------------------------+--------------+------+-------+
; Assignment               ; Value        ; From ; To    ;
+--------------------------+--------------+------+-------+
; STATE_MACHINE_PROCESSING ; USER_ENCODED ; -    ; state ;
+--------------------------+--------------+------+-------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:RA            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; N              ; 18                               ; Signed Integer  ;
; RSTVALUE       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:RB            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; N              ; 18                               ; Signed Integer  ;
; RSTVALUE       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:RR            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; N              ; 16                               ; Signed Integer  ;
; RSTVALUE       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:RO            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; N              ; 2                                ; Signed Integer  ;
; RSTVALUE       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter:I1 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; STOP           ; 434   ; Signed Integer                 ;
; N              ; 9     ; Signed Integer                 ;
; RSTVALUE       ; 0     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter:ITx ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; STOP           ; 16    ; Signed Integer                  ;
; N              ; 4     ; Signed Integer                  ;
; RSTVALUE       ; 0     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter:ITx2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; STOP           ; 16    ; Signed Integer                   ;
; N              ; 4     ; Signed Integer                   ;
; RSTVALUE       ; 0     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSM_UART_TRANS:I2 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; FRAMEWIDTH     ; 8     ; Signed Integer                        ;
; N              ; 3     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter:IRx ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; STOP           ; 16    ; Signed Integer                  ;
; N              ; 4     ; Signed Integer                  ;
; RSTVALUE       ; 0     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter:IRx2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; STOP           ; 2     ; Signed Integer                   ;
; N              ; 1     ; Signed Integer                   ;
; RSTVALUE       ; 0     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RSRegister:I4 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FSM:I0|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------+
; Parameter Name         ; Value          ; Type                          ;
+------------------------+----------------+-------------------------------+
; LPM_WIDTHN             ; 22             ; Untyped                       ;
; LPM_WIDTHD             ; 12             ; Untyped                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_PIPELINE           ; 0              ; Untyped                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                       ;
; CBXI_PARAMETER         ; lpm_divide_0dm ; Untyped                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                ;
+------------------------+----------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FSM_UART_REC:I3"                                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rxFlag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Counter:IRx2"                                                                                                                                                           ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                               ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cnt    ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; clk    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; rstOne ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Counter:IRx"                                                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; clk    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rstOne ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FSM_UART_TRANS:I2"                                                                                                                                                                    ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dataCntTx2 ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Counter:ITx2"                                                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; cnt[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; clk    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rstOne ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Counter:ITx"                                                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; clk    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rstOne ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Counter:I1"                                                                                                ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ena    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; rstOne ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; cnt    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "Register:RB"  ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; in[11] ; Input ; Info     ; Stuck at GND ;
; in[10] ; Input ; Info     ; Stuck at VCC ;
+--------+-------+----------+--------------+


+------------------------------------------+
; Port Connectivity Checks: "Register:RA"  ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; in[11] ; Input ; Info     ; Stuck at GND ;
; in[10] ; Input ; Info     ; Stuck at VCC ;
+--------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 99                          ;
;     CLR               ; 21                          ;
;     CLR SCLR          ; 9                           ;
;     ENA               ; 4                           ;
;     ENA CLR           ; 17                          ;
;     ENA SCLR          ; 46                          ;
;     SCLR              ; 2                           ;
; arriav_lcell_comb     ; 1125                        ;
;     arith             ; 288                         ;
;         0 data inputs ; 34                          ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 74                          ;
;         3 data inputs ; 9                           ;
;         4 data inputs ; 39                          ;
;         5 data inputs ; 113                         ;
;     extend            ; 16                          ;
;         7 data inputs ; 16                          ;
;     normal            ; 802                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 138                         ;
;         3 data inputs ; 106                         ;
;         4 data inputs ; 177                         ;
;         5 data inputs ; 210                         ;
;         6 data inputs ; 168                         ;
;     shared            ; 19                          ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 1                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 6                           ;
;                       ;                             ;
; Max LUT depth         ; 57.80                       ;
; Average LUT depth     ; 37.45                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Sat Mar 29 18:05:13 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPU -c FPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /quartus_projects/fpu/sources/rsregister.v
    Info (12023): Found entity 1: RSRegister File: C:/Quartus_Projects/FPU/Sources/RSRegister.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /quartus_projects/fpu/sources/fsm_uart_trans.v
    Info (12023): Found entity 1: FSM_UART_TRANS File: C:/Quartus_Projects/FPU/Sources/FSM_UART_TRANS.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /quartus_projects/fpu/sources/fsm_uart_rec.v
    Info (12023): Found entity 1: FSM_UART_REC File: C:/Quartus_Projects/FPU/Sources/FSM_UART_REC.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /quartus_projects/fpu/sources/counter.v
    Info (12023): Found entity 1: Counter File: C:/Quartus_Projects/FPU/Sources/Counter.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /quartus_projects/fpu/sources/register.v
    Info (12023): Found entity 1: Register File: C:/Quartus_Projects/FPU/Sources/Register.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /quartus_projects/fpu/sources/fsm.v
    Info (12023): Found entity 1: FSM File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /quartus_projects/fpu/sources/fpu_tb.v
    Info (12023): Found entity 1: FPU_TB File: C:/Quartus_Projects/FPU/Sources/FPU_TB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /quartus_projects/fpu/sources/fpu.v
    Info (12023): Found entity 1: FPU File: C:/Quartus_Projects/FPU/Sources/FPU.v Line: 1
Info (12127): Elaborating entity "FPU" for the top level hierarchy
Info (12128): Elaborating entity "FSM" for hierarchy "FSM:I0" File: C:/Quartus_Projects/FPU/Sources/FPU.v Line: 55
Warning (10235): Verilog HDL Always Construct warning at FSM.v(235): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 235
Warning (10235): Verilog HDL Always Construct warning at FSM.v(236): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 236
Warning (10235): Verilog HDL Always Construct warning at FSM.v(237): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 237
Warning (10235): Verilog HDL Always Construct warning at FSM.v(239): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 239
Warning (10235): Verilog HDL Always Construct warning at FSM.v(240): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 240
Warning (10235): Verilog HDL Always Construct warning at FSM.v(241): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 241
Warning (10235): Verilog HDL Always Construct warning at FSM.v(302): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 302
Warning (10235): Verilog HDL Always Construct warning at FSM.v(303): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 303
Warning (10235): Verilog HDL Always Construct warning at FSM.v(304): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 304
Warning (10235): Verilog HDL Always Construct warning at FSM.v(306): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 306
Warning (10235): Verilog HDL Always Construct warning at FSM.v(307): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 307
Warning (10235): Verilog HDL Always Construct warning at FSM.v(308): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 308
Warning (10235): Verilog HDL Always Construct warning at FSM.v(369): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 369
Warning (10235): Verilog HDL Always Construct warning at FSM.v(370): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 370
Warning (10235): Verilog HDL Always Construct warning at FSM.v(371): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 371
Warning (10235): Verilog HDL Always Construct warning at FSM.v(373): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 373
Warning (10235): Verilog HDL Always Construct warning at FSM.v(374): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 374
Warning (10235): Verilog HDL Always Construct warning at FSM.v(375): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 375
Warning (10235): Verilog HDL Always Construct warning at FSM.v(416): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 416
Warning (10235): Verilog HDL Always Construct warning at FSM.v(417): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 417
Warning (10235): Verilog HDL Always Construct warning at FSM.v(418): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 418
Warning (10235): Verilog HDL Always Construct warning at FSM.v(420): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 420
Warning (10235): Verilog HDL Always Construct warning at FSM.v(421): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 421
Warning (10235): Verilog HDL Always Construct warning at FSM.v(422): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 422
Warning (10230): Verilog HDL assignment warning at FSM.v(428): truncated value with size 22 to match size of target (12) File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 428
Info (12128): Elaborating entity "Register" for hierarchy "Register:RA" File: C:/Quartus_Projects/FPU/Sources/FPU.v Line: 57
Warning (10230): Verilog HDL assignment warning at Register.v(26): truncated value with size 32 to match size of target (18) File: C:/Quartus_Projects/FPU/Sources/Register.v Line: 26
Info (12128): Elaborating entity "Register" for hierarchy "Register:RR" File: C:/Quartus_Projects/FPU/Sources/FPU.v Line: 59
Warning (10230): Verilog HDL assignment warning at Register.v(26): truncated value with size 32 to match size of target (16) File: C:/Quartus_Projects/FPU/Sources/Register.v Line: 26
Info (12128): Elaborating entity "Register" for hierarchy "Register:RO" File: C:/Quartus_Projects/FPU/Sources/FPU.v Line: 60
Warning (10230): Verilog HDL assignment warning at Register.v(26): truncated value with size 32 to match size of target (2) File: C:/Quartus_Projects/FPU/Sources/Register.v Line: 26
Info (12128): Elaborating entity "Counter" for hierarchy "Counter:I1" File: C:/Quartus_Projects/FPU/Sources/FPU.v Line: 64
Warning (10230): Verilog HDL assignment warning at Counter.v(27): truncated value with size 32 to match size of target (9) File: C:/Quartus_Projects/FPU/Sources/Counter.v Line: 27
Warning (10230): Verilog HDL assignment warning at Counter.v(50): truncated value with size 32 to match size of target (9) File: C:/Quartus_Projects/FPU/Sources/Counter.v Line: 50
Info (12128): Elaborating entity "Counter" for hierarchy "Counter:ITx" File: C:/Quartus_Projects/FPU/Sources/FPU.v Line: 66
Warning (10230): Verilog HDL assignment warning at Counter.v(27): truncated value with size 32 to match size of target (4) File: C:/Quartus_Projects/FPU/Sources/Counter.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at Counter.v(23): inferring latch(es) for variable "rstOne", which holds its previous value in one or more paths through the always construct File: C:/Quartus_Projects/FPU/Sources/Counter.v Line: 23
Info (10041): Inferred latch for "rstOne" at Counter.v(23) File: C:/Quartus_Projects/FPU/Sources/Counter.v Line: 23
Info (12128): Elaborating entity "FSM_UART_TRANS" for hierarchy "FSM_UART_TRANS:I2" File: C:/Quartus_Projects/FPU/Sources/FPU.v Line: 68
Warning (10235): Verilog HDL Always Construct warning at FSM_UART_TRANS.v(99): variable "txData" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM_UART_TRANS.v Line: 99
Warning (10235): Verilog HDL Always Construct warning at FSM_UART_TRANS.v(99): variable "dataCntTx2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM_UART_TRANS.v Line: 99
Warning (10235): Verilog HDL Always Construct warning at FSM_UART_TRANS.v(99): variable "dataCntTx" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM_UART_TRANS.v Line: 99
Warning (10235): Verilog HDL Always Construct warning at FSM_UART_TRANS.v(109): variable "txData" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM_UART_TRANS.v Line: 109
Warning (10235): Verilog HDL Always Construct warning at FSM_UART_TRANS.v(109): variable "dataCntTx2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM_UART_TRANS.v Line: 109
Warning (10235): Verilog HDL Always Construct warning at FSM_UART_TRANS.v(109): variable "dataCntTx" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Quartus_Projects/FPU/Sources/FSM_UART_TRANS.v Line: 109
Info (10264): Verilog HDL Case Statement information at FSM_UART_TRANS.v(78): all case item expressions in this case statement are onehot File: C:/Quartus_Projects/FPU/Sources/FSM_UART_TRANS.v Line: 78
Info (12128): Elaborating entity "Counter" for hierarchy "Counter:IRx2" File: C:/Quartus_Projects/FPU/Sources/FPU.v Line: 71
Warning (10230): Verilog HDL assignment warning at Counter.v(27): truncated value with size 32 to match size of target (1) File: C:/Quartus_Projects/FPU/Sources/Counter.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at Counter.v(23): inferring latch(es) for variable "rstOne", which holds its previous value in one or more paths through the always construct File: C:/Quartus_Projects/FPU/Sources/Counter.v Line: 23
Info (10041): Inferred latch for "rstOne" at Counter.v(23) File: C:/Quartus_Projects/FPU/Sources/Counter.v Line: 23
Info (12128): Elaborating entity "RSRegister" for hierarchy "RSRegister:I4" File: C:/Quartus_Projects/FPU/Sources/FPU.v Line: 72
Info (12128): Elaborating entity "FSM_UART_REC" for hierarchy "FSM_UART_REC:I3" File: C:/Quartus_Projects/FPU/Sources/FPU.v Line: 73
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "FSM:I0|Div0" File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 428
Info (12130): Elaborated megafunction instantiation "FSM:I0|lpm_divide:Div0" File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 428
Info (12133): Instantiated megafunction "FSM:I0|lpm_divide:Div0" with the following parameter: File: C:/Quartus_Projects/FPU/Sources/FSM.v Line: 428
    Info (12134): Parameter "LPM_WIDTHN" = "22"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf
    Info (12023): Found entity 1: lpm_divide_0dm File: C:/Quartus_Projects/FPU/Quartus_Project/db/lpm_divide_0dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6nh File: C:/Quartus_Projects/FPU/Quartus_Project/db/sign_div_unsign_6nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf
    Info (12023): Found entity 1: alt_u_div_i2f File: C:/Quartus_Projects/FPU/Quartus_Project/db/alt_u_div_i2f.tdf Line: 23
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "baudRateOut" File: C:/Quartus_Projects/FPU/Sources/FPU.v Line: 10
Info (144001): Generated suppressed messages file C:/Quartus_Projects/FPU/Quartus_Project/output_files/FPU.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1180 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 1173 logic cells
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 4847 megabytes
    Info: Processing ended: Sat Mar 29 18:05:30 2025
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Quartus_Projects/FPU/Quartus_Project/output_files/FPU.map.smsg.


