# Bluetooth PLL Design on Skywater's __130nm__ technology


 *The current design is still under progress. This is an **experimental release**.*

<p align="center">
<a target="_blank" href="https://www.codacy.com/gh/ankitwasankar/mftool-java/dashboard?utm_source=github.com&utm_medium=referral&utm_content=ankitwasankar/mftool-java&utm_campaign=Badge_Coverage"><img src="https://app.codacy.com/project/badge/Coverage/0054db87ea0f426599c3a30b39291388" /></a>
<a href="https://www.codacy.com/gh/ankitwasankar/mftool-java/dashboard?utm_source=github.com&amp;utm_medium=referral&amp;utm_content=ankitwasankar/mftool-java&amp;utm_campaign=Badge_Grade"><img src="https://app.codacy.com/project/badge/Grade/0054db87ea0f426599c3a30b39291388"/></a>
<img width="" height="" src="https://img.shields.io/github/license/mabrains/PLL_design">
&nbsp <a target="_blank" href="https://eg.linkedin.com/company/mabrains/"><img height="20" src="https://raw.githubusercontent.com/peterthehan/peterthehan/master/assets/linkedin.svg" /></a>
</p>

----------------------
# Table of Contents

- [Introduction](docs/Introduction.md)
- [System Model](docs/system_model.md)
- [Blocks](docs/blocks/design.md)
- [Full PLL Design](docs/full_pll_design.md)
- [Tapeout using Caravel SoC](docs/tapeout.md)

Each block is designed to achieve system design specifications using [xschem](https://github.com/StefanSchippers/xschem) tool. 

Each block is Layouted to using [Klayout](https://github.com/KLayout/klayout) tool. 



Refer to [README](docs/source/index.rst) for this sample project documentation. 
