Algorithmic State Machine
Finite State Machine
IC
State Diagram
ASM Chart
State Box
Register Transfer
Decision Box
Conditional Output Box
Control Unit
Hard-wired
Micro-coded
EPROM
Control Address Register 
Control Memory
Status Bits
SEL Bits
Next Address Field
Decoder
Multiplexor
SR Latch
D Latch
D-Type PE Flip Flop
ALU
RAM
Functional Unit
Shifter
Datapath
Micro Operations
ISA
Opcode
Shift-and-add
Compute System Architecture
Shared Signals
Transaction
Process
Stim_proc
Sensitivity List
Unit Under Test
Register Transfer Language 
Transfer Micro-Ops