Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: my_alu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "my_alu.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "my_alu"
Output Format                      : NGC
Target Device                      : xc3s100e-5-tq144

---- Source Options
Top Module Name                    : my_alu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "my_alu.v" in library work
Module <my_alu> compiled
No errors in compilation
Analysis of file <"my_alu.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <my_alu> in library <work> with parameters.
	AND = "100"
	NBITS = "00000000000000000000000000000100"
	OR = "101"
	XOR = "110"
	div2 = "111"
	s_add = "001"
	s_sub = "011"
	u_add = "000"
	u_sub = "010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <my_alu>.
	AND = 3'b100
	NBITS = 32'sb00000000000000000000000000000100
	OR = 3'b101
	XOR = 3'b110
	div2 = 3'b111
	s_add = 3'b001
	s_sub = 3'b011
	u_add = 3'b000
	u_sub = 3'b010
Module <my_alu> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <my_alu>.
    Related source file is "my_alu.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cout>.
    Found 5-bit comparator greater for signal <cout$cmp_gt0000> created at line 87.
    Found 5-bit comparator greater for signal <cout$cmp_gt0001> created at line 87.
    Found 5-bit comparator less for signal <cout$cmp_lt0000> created at line 65.
    Found 5-bit comparator less for signal <cout$cmp_lt0001> created at line 65.
    Found 1-bit register for signal <ovflo>.
    Found 5-bit comparator greatequal for signal <ovflo$cmp_ge0000> created at line 98.
    Found 5-bit comparator greatequal for signal <ovflo$cmp_ge0001> created at line 101.
    Found 5-bit comparator greatequal for signal <ovflo$cmp_ge0002> created at line 101.
    Found 5-bit comparator greatequal for signal <ovflo$cmp_ge0003> created at line 77.
    Found 5-bit comparator less for signal <ovflo$cmp_lt0000> created at line 98.
    Found 5-bit comparator less for signal <ovflo$cmp_lt0001> created at line 98.
    Found 5-bit comparator less for signal <ovflo$cmp_lt0002> created at line 101.
    Found 5-bit comparator less for signal <ovflo$cmp_lt0003> created at line 74.
    Found 1-bit 8-to-1 multiplexer for signal <ovflo$mux0000> created at line 62.
    Found 4-bit register for signal <res>.
    Found 4-bit 8-to-1 multiplexer for signal <res$mux0000> created at line 62.
    Found 4-bit xor2 for signal <res$xor0000> created at line 119.
    Found 1-bit register for signal <zer>.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  12 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <my_alu> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 2
 4-bit subtractor                                      : 2
# Registers                                            : 4
 1-bit register                                        : 3
 4-bit register                                        : 1
# Comparators                                          : 12
 5-bit comparator greatequal                           : 4
 5-bit comparator greater                              : 2
 5-bit comparator less                                 : 6
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 1
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 2
 4-bit subtractor                                      : 2
# Registers                                            : 7
 Flip-Flops                                            : 7
# Comparators                                          : 12
 5-bit comparator greatequal                           : 4
 5-bit comparator greater                              : 2
 5-bit comparator less                                 : 6
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 1
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <my_alu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block my_alu, actual ratio is 3.
FlipFlop res_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop res_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop res_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop res_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 11
 Flip-Flops                                            : 11

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : my_alu.ngr
Top Level Output File Name         : my_alu
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 49
#      LUT2                        : 3
#      LUT3                        : 13
#      LUT4                        : 20
#      MUXF5                       : 8
#      MUXF6                       : 4
#      VCC                         : 1
# FlipFlops/Latches                : 11
#      FD                          : 8
#      FDR                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 11
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-5 

 Number of Slices:                       22  out of    960     2%  
 Number of Slice Flip Flops:              5  out of   1920     0%  
 Number of 4 input LUTs:                 36  out of   1920     1%  
 Number of IOs:                          20
 Number of bonded IOBs:                  19  out of    108    17%  
    IOB Flip Flops:                       6
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 11    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 2.787ns (Maximum Frequency: 358.809MHz)
   Minimum input arrival time before clock: 7.323ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.787ns (frequency: 358.809MHz)
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Delay:               2.787ns (Levels of Logic = 1)
  Source:            res_3 (FF)
  Destination:       zer (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: res_3 to zer
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.514   0.509  res_3 (res_3)
     LUT4:I0->O            1   0.612   0.357  zer_not00011 (zer_not0001)
     FDR:R                     0.795          zer
    ----------------------------------------
    Total                      2.787ns (1.921ns logic, 0.866ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 248 / 10
-------------------------------------------------------------------------
Offset:              7.323ns (Levels of Logic = 6)
  Source:            A<1> (PAD)
  Destination:       cout (FF)
  Destination Clock: clk rising

  Data Path: A<1> to cout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.106   0.849  A_1_IBUF (A_1_IBUF)
     LUT4:I0->O            5   0.612   0.568  Madd__old_res_1_cy<1>1 (Madd__old_res_1_cy<1>)
     LUT3:I2->O            3   0.612   0.603  _old_res_1<2>1 (Mmux_res_mux0000_62)
     LUT4:I0->O            1   0.612   0.360  cout_mux0000140_SW0 (N13)
     LUT4:I3->O            1   0.612   0.509  cout_mux0000140 (cout_mux0000140)
     LUT4:I0->O            1   0.612   0.000  cout_mux0000170 (cout_mux0000)
     FD:D                      0.268          cout
    ----------------------------------------
    Total                      7.323ns (4.434ns logic, 2.889ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            cout (FF)
  Destination:       carryout (PAD)
  Source Clock:      clk rising

  Data Path: cout to carryout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.514   0.357  cout (cout)
     OBUF:I->O                 3.169          carryout_OBUF (carryout)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.67 secs
 
--> 

Total memory usage is 4550532 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

