// Seed: 2148801815
module module_0;
  assign id_1 = id_1;
  assign id_1 = id_1;
  assign id_1 = 1;
  always @(1) id_1 <= #1 id_1;
  initial begin
    id_1 <= #1 id_1;
    $display;
  end
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input supply0 id_2,
    output logic id_3
);
  reg id_5;
  assign id_1 = 1;
  supply1 id_6;
  always @(posedge id_5) id_3 <= 1;
  wire id_7;
  module_0();
  always #(1) begin
    for (id_1 = 1; 1; id_7 = ~id_6) begin
      id_5 <= |id_2;
    end
  end
endmodule
