Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : qor
Design : i2c_master_top
Version: W-2024.09-SP4-1
Date   : Tue May 13 10:44:01 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          8.58
  Critical Path Slack:           1.15
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.08
  Total Hold Violation:         -0.56
  No. of Hold Violations:       11.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         51
  Leaf Cell Count:                273
  Buf/Inv Cell Count:              31
  Buf Cell Count:                   1
  Inv Cell Count:                  30
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       194
  Sequential Cell Count:           79
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      450.343171
  Noncombinational Area:   560.133387
  Buf/Inv Area:             40.154752
  Total Buffer Area:             2.03
  Total Inverter Area:          38.12
  Macro/Black Box Area:      0.000000
  Net Area:                262.047248
  -----------------------------------
  Cell Area:              1010.476557
  Design Area:            1272.523806


  Design Rules
  -----------------------------------
  Total Number of Nets:           311
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.30
  Logic Optimization:                  0.89
  Mapping Optimization:                0.65
  -----------------------------------------
  Overall Compile Time:                3.70
  Overall Compile Wall Clock Time:     3.92

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.08  TNS: 0.56  Number of Violating Paths: 11

  --------------------------------------------------------------------


1
