# compile vhdl design source files
vhdl xil_defaultlib  "../../../../ConvEngine.srcs/sources_1/new/GlobalPackage.vhd"
vhdl xil_defaultlib  "../../../../ConvEngine.srcs/sources_1/new/WeightBankPkg.vhd"
vhdl xil_defaultlib  "../../../../ConvEngine.srcs/sources_1/new/ConvPackage.vhd"
vhdl xil_defaultlib  "../../../../ConvEngine.srcs/sim_1/new/ReadTextFileLibrary.vhd"
vhdl xil_defaultlib  "../../../../ConvEngine.srcs/sim_1/new/ConvEngineWeightBankTop_tb.vhd"

# Do not sort compile order
nosort
