Analysis & Synthesis report for uPD
Thu Jun 28 19:55:44 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |uPD|PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE
 11. State Machine - |uPD|PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE
 12. State Machine - |uPD|PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE
 13. Registers Protected by Synthesis
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC
 22. Source assignments for PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO
 23. Source assignments for PREPARE:U_PREPARE|COUNTER:U_COUNTER
 24. Source assignments for PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated
 25. Source assignments for PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05|altsyncram:w_MEMORIA_rtl_0|altsyncram_pug1:auto_generated
 26. Parameter Settings for User Entity Instance: Top-level Entity: |uPD
 27. Parameter Settings for User Entity Instance: pll:U_PLL|altpll:altpll_component
 28. Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC
 29. Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC
 30. Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC
 31. Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO
 32. Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO
 33. Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_DADOS:CD
 34. Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01
 35. Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00
 36. Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01
 37. Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U02
 38. Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U03
 39. Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|ULA:U02
 40. Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A
 41. Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03
 42. Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04
 43. Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05
 44. Parameter Settings for User Entity Instance: ROM:U_MEM
 45. Parameter Settings for User Entity Instance: PREPARE:U_PREPARE
 46. Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUNTER:U_COUNTER
 47. Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|CHOICES:U_CHOICES
 48. Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START
 49. Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR
 50. Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME
 51. Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR
 52. Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE
 53. Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR
 54. Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0
 55. Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR
 56. Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1
 57. Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1|FF_SR:U_FF_SR
 58. Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2
 59. Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR
 60. Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3
 61. Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR
 62. Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4
 63. Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|BCD:U_BCD0
 64. Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|BCD:U_BCD1
 65. Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|BCD:U_BCD2
 66. Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|BCD:U_BCD3
 67. Parameter Settings for Inferred Entity Instance: PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0
 68. Parameter Settings for Inferred Entity Instance: PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05|altsyncram:w_MEMORIA_rtl_0
 69. altpll Parameter Settings by Entity Instance
 70. altsyncram Parameter Settings by Entity Instance
 71. Port Connectivity Checks: "PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"
 72. Port Connectivity Checks: "PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR"
 73. Port Connectivity Checks: "PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR"
 74. Port Connectivity Checks: "PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1|FF_SR:U_FF_SR"
 75. Port Connectivity Checks: "PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR"
 76. Port Connectivity Checks: "PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR"
 77. Port Connectivity Checks: "PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR"
 78. Port Connectivity Checks: "PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR"
 79. Port Connectivity Checks: "PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO"
 80. Port Connectivity Checks: "PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC"
 81. Port Connectivity Checks: "PROCESSADOR:U_PROC"
 82. Elapsed Time Per Partition
 83. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 28 19:55:44 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; uPD                                             ;
; Top-level Entity Name              ; uPD                                             ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; 1,021                                           ;
;     Total combinational functions  ; 978                                             ;
;     Dedicated logic registers      ; 341                                             ;
; Total registers                    ; 341                                             ;
; Total pins                         ; 58                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 133,120                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; uPD                ; uPD                ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../COUPLER6/COUPLER6.vhd         ; yes             ; User VHDL File               ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER6/COUPLER6.vhd      ;         ;
; ../COUPLER5/COUPLER5.vhd         ; yes             ; User VHDL File               ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER5/COUPLER5.vhd      ;         ;
; ../COUPLER4/COUPLER4.vhd         ; yes             ; User VHDL File               ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER4/COUPLER4.vhd      ;         ;
; ../COUPLER3/COUPLER3.vhd         ; yes             ; User VHDL File               ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER3/COUPLER3.vhd      ;         ;
; ../COUPLER2/COUPLER2.vhd         ; yes             ; User VHDL File               ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER2/COUPLER2.vhd      ;         ;
; ../COUPLER1/COUPLER1.vhd         ; yes             ; User VHDL File               ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER1/COUPLER1.vhd      ;         ;
; ../COUPLER0/COUPLER0.vhd         ; yes             ; User VHDL File               ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER0/COUPLER0.vhd      ;         ;
; ../FF_SR/FF_SR.vhd               ; yes             ; User VHDL File               ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/FF_SR/FF_SR.vhd            ;         ;
; ../BCD/BCD.vhd                   ; yes             ; User VHDL File               ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/BCD/BCD.vhd                ;         ;
; ../DEMUX1x4/DEMUX1x4.vhd         ; yes             ; User VHDL File               ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd      ;         ;
; ../PREPARE/PREPARE.vhd           ; yes             ; User VHDL File               ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PREPARE/PREPARE.vhd        ;         ;
; ../CHOICES/CHOICES.vhd           ; yes             ; User VHDL File               ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/CHOICES/CHOICES.vhd        ;         ;
; ../COUNTER/COUNTER.vhd           ; yes             ; User VHDL File               ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUNTER/COUNTER.vhd        ;         ;
; uPD.vhd                          ; yes             ; User VHDL File               ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd                ;         ;
; ula.vhd                          ; yes             ; User VHDL File               ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/ula.vhd                ;         ;
; rom.vhd                          ; yes             ; User VHDL File               ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/rom.vhd                ;         ;
; registrador.vhd                  ; yes             ; User VHDL File               ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/registrador.vhd        ;         ;
; processador.vhd                  ; yes             ; User VHDL File               ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/processador.vhd        ;         ;
; pll.vhd                          ; yes             ; User Wizard-Generated File   ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/pll.vhd                ;         ;
; memoria.vhd                      ; yes             ; User VHDL File               ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/memoria.vhd            ;         ;
; lifo.vhd                         ; yes             ; User VHDL File               ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/lifo.vhd               ;         ;
; interrupcao.vhd                  ; yes             ; User VHDL File               ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/interrupcao.vhd        ;         ;
; controle.vhd                     ; yes             ; User VHDL File               ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/controle.vhd           ;         ;
; caminho_dados.vhd                ; yes             ; User VHDL File               ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/caminho_dados.vhd      ;         ;
; caminho_controle.vhd             ; yes             ; User VHDL File               ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/caminho_controle.vhd   ;         ;
; banco_registrador.vhd            ; yes             ; User VHDL File               ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/banco_registrador.vhd  ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/jonathan/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                                                                   ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; d:/jonathan/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                               ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/jonathan/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                                                              ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/jonathan/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                                            ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/jonathan/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                            ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/db/pll_altpll.v        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/jonathan/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/jonathan/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/jonathan/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/jonathan/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/jonathan/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/jonathan/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/jonathan/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/jonathan/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                                 ;         ;
; db/altsyncram_r4h1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/db/altsyncram_r4h1.tdf ;         ;
; db/altsyncram_pug1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/db/altsyncram_pug1.tdf ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,021                                                                        ;
;                                             ;                                                                              ;
; Total combinational functions               ; 978                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 555                                                                          ;
;     -- 3 input functions                    ; 316                                                                          ;
;     -- <=2 input functions                  ; 107                                                                          ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 897                                                                          ;
;     -- arithmetic mode                      ; 81                                                                           ;
;                                             ;                                                                              ;
; Total registers                             ; 341                                                                          ;
;     -- Dedicated logic registers            ; 341                                                                          ;
;     -- I/O registers                        ; 0                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 58                                                                           ;
; Total memory bits                           ; 133120                                                                       ;
; Embedded Multiplier 9-bit elements          ; 0                                                                            ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; pll:U_PLL|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 453                                                                          ;
; Total fan-out                               ; 6708                                                                         ;
; Average fan-out                             ; 4.42                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                              ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                              ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; |uPD                                               ; 978 (1)           ; 341 (0)      ; 133120      ; 0            ; 0       ; 0         ; 58   ; 0            ; |uPD                                                                                                                             ; work         ;
;    |PREPARE:U_PREPARE|                             ; 372 (0)           ; 164 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PREPARE:U_PREPARE                                                                                                           ; work         ;
;       |BCD:U_BCD0|                                 ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PREPARE:U_PREPARE|BCD:U_BCD0                                                                                                ; work         ;
;       |BCD:U_BCD1|                                 ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PREPARE:U_PREPARE|BCD:U_BCD1                                                                                                ; work         ;
;       |BCD:U_BCD2|                                 ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PREPARE:U_PREPARE|BCD:U_BCD2                                                                                                ; work         ;
;       |BCD:U_BCD3|                                 ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PREPARE:U_PREPARE|BCD:U_BCD3                                                                                                ; work         ;
;       |CHOICES:U_CHOICES|                          ; 7 (7)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PREPARE:U_PREPARE|CHOICES:U_CHOICES                                                                                         ; work         ;
;       |COUNTER:U_COUNTER|                          ; 65 (65)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PREPARE:U_PREPARE|COUNTER:U_COUNTER                                                                                         ; work         ;
;       |COUPLER0:U_COUPLER_START|                   ; 1 (1)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START                                                                                  ; work         ;
;          |FF_SR:U_FF_SR|                           ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR                                                                    ; work         ;
;       |COUPLER1:U_COUPLER_TIME|                    ; 1 (1)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME                                                                                   ; work         ;
;          |FF_SR:U_FF_SR|                           ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR                                                                     ; work         ;
;       |COUPLER2:U_COUPLER_LE|                      ; 1 (1)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE                                                                                     ; work         ;
;          |FF_SR:U_FF_SR|                           ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR                                                                       ; work         ;
;       |COUPLER3:U_COUPLER_BIN0|                    ; 1 (1)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0                                                                                   ; work         ;
;          |FF_SR:U_FF_SR|                           ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR                                                                     ; work         ;
;       |COUPLER4:U_COUPLER_BIN1|                    ; 1 (1)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1                                                                                   ; work         ;
;          |FF_SR:U_FF_SR|                           ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1|FF_SR:U_FF_SR                                                                     ; work         ;
;       |COUPLER5:U_COUPLER_BIN2|                    ; 1 (1)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2                                                                                   ; work         ;
;          |FF_SR:U_FF_SR|                           ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR                                                                     ; work         ;
;       |COUPLER6:U_COUPLER_BIN3|                    ; 1 (1)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3                                                                                   ; work         ;
;          |FF_SR:U_FF_SR|                           ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR                                                                     ; work         ;
;       |DEMUX1x4:U_DEMUX1x4|                        ; 120 (120)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4                                                                                       ; work         ;
;    |PROCESSADOR:U_PROC|                            ; 480 (0)           ; 162 (0)      ; 133120      ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PROCESSADOR:U_PROC                                                                                                          ; work         ;
;       |CAMINHO_CONTROLE:CC|                        ; 177 (0)           ; 59 (0)       ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC                                                                                      ; work         ;
;          |CONTROLE:U_DEC|                          ; 132 (132)         ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC                                                                       ; work         ;
;          |INTERRUPCAO:U_INT|                       ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|INTERRUPCAO:U_INT                                                                    ; work         ;
;          |LIFO:U_LIFO|                             ; 43 (32)           ; 15 (15)      ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO                                                                          ; work         ;
;             |MEMORIA:U_MEMO|                       ; 11 (11)           ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO                                                           ; work         ;
;                |altsyncram:w_MEMORIA_rtl_0|        ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0                                ; work         ;
;                   |altsyncram_r4h1:auto_generated| ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated ; work         ;
;       |CAMINHO_DADOS:CD|                           ; 303 (88)          ; 103 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PROCESSADOR:U_PROC|CAMINHO_DADOS:CD                                                                                         ; work         ;
;          |BANCO_REGISTRADOR:U01|                   ; 153 (147)         ; 64 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01                                                                   ; work         ;
;             |REGISTRADOR:U00|                      ; 6 (6)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00                                                   ; work         ;
;             |REGISTRADOR:U01|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01                                                   ; work         ;
;             |REGISTRADOR:U02|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U02                                                   ; work         ;
;             |REGISTRADOR:U03|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U03                                                   ; work         ;
;          |MEMORIA:U05|                             ; 7 (7)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05                                                                             ; work         ;
;             |altsyncram:w_MEMORIA_rtl_0|           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05|altsyncram:w_MEMORIA_rtl_0                                                  ; work         ;
;                |altsyncram_pug1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05|altsyncram:w_MEMORIA_rtl_0|altsyncram_pug1:auto_generated                   ; work         ;
;          |REGISTRADOR:U03A|                        ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A                                                                        ; work         ;
;          |REGISTRADOR:U03|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03                                                                         ; work         ;
;          |REGISTRADOR:U04|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04                                                                         ; work         ;
;          |ULA:U02|                                 ; 55 (55)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|ULA:U02                                                                                 ; work         ;
;    |ROM:U_MEM|                                     ; 125 (125)         ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|ROM:U_MEM                                                                                                                   ; work         ;
;    |pll:U_PLL|                                     ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|pll:U_PLL                                                                                                                   ; work         ;
;       |altpll:altpll_component|                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|pll:U_PLL|altpll:altpll_component                                                                                           ; work         ;
;          |pll_altpll:auto_generated|               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uPD|pll:U_PLL|altpll:altpll_component|pll_altpll:auto_generated                                                                 ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 64           ; 2048         ; 64           ; 131072 ; None ;
; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05|altsyncram:w_MEMORIA_rtl_0|altsyncram_pug1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048   ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+-----------------+--------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File                                                                                                          ;
+--------+--------------+---------+--------------+--------------+-----------------+--------------------------------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |uPD|pll:U_PLL  ; C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/pll.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------+--------------------------------------------------------------------------------------------------------------------------+


Encoding Type: Safe One-Hot
+--------------------------------------------------------------------------+
; State Machine - |uPD|PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE         ;
+------------------+------------------+------------------+-----------------+
; Name             ; w_STATE.st_TIMER ; w_STATE.st_COUNT ; w_STATE.st_IDLE ;
+------------------+------------------+------------------+-----------------+
; w_STATE.st_IDLE  ; 0                ; 0                ; 0               ;
; w_STATE.st_COUNT ; 0                ; 1                ; 1               ;
; w_STATE.st_TIMER ; 1                ; 0                ; 1               ;
+------------------+------------------+------------------+-----------------+


Encoding Type: Safe One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |uPD|PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE ;
+------------------+-----------------+------------------+-------------------------+
; Name             ; w_STATE.st_READ ; w_STATE.st_WRITE ; w_STATE.st_IDLE         ;
+------------------+-----------------+------------------+-------------------------+
; w_STATE.st_IDLE  ; 0               ; 0                ; 0                       ;
; w_STATE.st_WRITE ; 0               ; 1                ; 1                       ;
; w_STATE.st_READ  ; 1               ; 0                ; 1                       ;
+------------------+-----------------+------------------+-------------------------+


Encoding Type: Safe One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |uPD|PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE                                                                                                                                                                                     ;
+---------------------+---------------------+----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+----------------+------------------+--------------------+-------------------+-----------------+
; Name                ; w_STATE.st_CALL_INT ; w_STATE.st_CMP ; w_STATE.st_JMPE ; w_STATE.st_JMPZ ; w_STATE.st_JMPI ; w_STATE.st_INPUT ; w_STATE.st_CALL ; w_STATE.st_STOP ; w_STATE.st_RET ; w_STATE.st_FETCH ; w_STATE.st_EXECUTE ; w_STATE.st_DECODE ; w_STATE.st_WAIT ;
+---------------------+---------------------+----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+----------------+------------------+--------------------+-------------------+-----------------+
; w_STATE.st_WAIT     ; 0                   ; 0              ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0              ; 0                ; 0                  ; 0                 ; 0               ;
; w_STATE.st_DECODE   ; 0                   ; 0              ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0              ; 0                ; 0                  ; 1                 ; 1               ;
; w_STATE.st_EXECUTE  ; 0                   ; 0              ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0              ; 0                ; 1                  ; 0                 ; 1               ;
; w_STATE.st_FETCH    ; 0                   ; 0              ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0              ; 1                ; 0                  ; 0                 ; 1               ;
; w_STATE.st_RET      ; 0                   ; 0              ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 1              ; 0                ; 0                  ; 0                 ; 1               ;
; w_STATE.st_STOP     ; 0                   ; 0              ; 0               ; 0               ; 0               ; 0                ; 0               ; 1               ; 0              ; 0                ; 0                  ; 0                 ; 1               ;
; w_STATE.st_CALL     ; 0                   ; 0              ; 0               ; 0               ; 0               ; 0                ; 1               ; 0               ; 0              ; 0                ; 0                  ; 0                 ; 1               ;
; w_STATE.st_INPUT    ; 0                   ; 0              ; 0               ; 0               ; 0               ; 1                ; 0               ; 0               ; 0              ; 0                ; 0                  ; 0                 ; 1               ;
; w_STATE.st_JMPI     ; 0                   ; 0              ; 0               ; 0               ; 1               ; 0                ; 0               ; 0               ; 0              ; 0                ; 0                  ; 0                 ; 1               ;
; w_STATE.st_JMPZ     ; 0                   ; 0              ; 0               ; 1               ; 0               ; 0                ; 0               ; 0               ; 0              ; 0                ; 0                  ; 0                 ; 1               ;
; w_STATE.st_JMPE     ; 0                   ; 0              ; 1               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0              ; 0                ; 0                  ; 0                 ; 1               ;
; w_STATE.st_CMP      ; 0                   ; 1              ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0              ; 0                ; 0                  ; 0                 ; 1               ;
; w_STATE.st_CALL_INT ; 1                   ; 0              ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0              ; 0                ; 0                  ; 0                 ; 1               ;
+---------------------+---------------------+----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+----------------+------------------+--------------------+-------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                          ;
+---------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_TIMER                      ; no                                                               ; yes                                        ;
; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_COUNT                      ; no                                                               ; yes                                        ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_CALL_INT ; no                                                               ; yes                                        ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_DECODE   ; no                                                               ; yes                                        ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_FETCH    ; no                                                               ; yes                                        ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_EXECUTE  ; no                                                               ; yes                                        ;
; PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE.st_IDLE                       ; no                                                               ; yes                                        ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_WAIT     ; no                                                               ; yes                                        ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_RET      ; no                                                               ; yes                                        ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_STOP     ; no                                                               ; yes                                        ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_CALL     ; no                                                               ; yes                                        ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_INPUT    ; no                                                               ; yes                                        ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_JMPI     ; no                                                               ; yes                                        ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_JMPZ     ; no                                                               ; yes                                        ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_JMPE     ; no                                                               ; yes                                        ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE.st_CMP      ; no                                                               ; yes                                        ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_READ        ; no                                                               ; yes                                        ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_IDLE        ; no                                                               ; yes                                        ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE.st_WRITE       ; no                                                               ; yes                                        ;
+---------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                            ;
+------------------------------------------------------+------------------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                            ; Free of Timing Hazards ;
+------------------------------------------------------+------------------------------------------------+------------------------+
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[0]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal3   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[1]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal3   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[15]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal3   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[14]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal3   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[13]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal3   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[12]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal3   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[11]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal3   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[10]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal3   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[9]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal3   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[8]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal3   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[7]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal3   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[6]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal3   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[5]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal3   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[4]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal3   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[3]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal3   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y3[2]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal3   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[0]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal4   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[1]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal4   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[15]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal4   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[14]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal4   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[13]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal4   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[12]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal4   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[11]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal4   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[10]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal4   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[9]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal4   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[8]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal4   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[7]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal4   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[6]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal4   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[5]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal4   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[4]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal4   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[3]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal4   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y4[2]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal4   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[0]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal5   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[1]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal5   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[15]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal5   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[14]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal5   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[13]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal5   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[12]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal5   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[11]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal5   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[10]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal5   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[9]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal5   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[8]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal5   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[7]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal5   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[6]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal5   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[5]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal5   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[4]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal5   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[3]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal5   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y5[2]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal5   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[0]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal6   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[1]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal6   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[15]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal6   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[14]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal6   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[13]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal6   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[12]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal6   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[11]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal6   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[10]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal6   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[9]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal6   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[8]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal6   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[7]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal6   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[6]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal6   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[5]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal6   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[4]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal6   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[3]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal6   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y6[2]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal6   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[0]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal2   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[1]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal2   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[15]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal2   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[14]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal2   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[13]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal2   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[12]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal2   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[11]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal2   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[10]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal2   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[9]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal2   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[8]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal2   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[7]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal2   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[6]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal2   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[5]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal2   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[4]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal2   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[3]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal2   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y2[2]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal2   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[0]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15] ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[1]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15] ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15] ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[14]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15] ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[13]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15] ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[12]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15] ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[11]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15] ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[10]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15] ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[9]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15] ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[8]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15] ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[7]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15] ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[6]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15] ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[5]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15] ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[4]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15] ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[3]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15] ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[2]        ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15] ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[15]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal1   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[14]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal1   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[13]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal1   ; yes                    ;
; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y1[12]       ; PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal1   ; yes                    ;
; Number of user-specified and inferred latches = 112  ;                                                ;                        ;
+------------------------------------------------------+------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                 ;
+-----------------------------------------------------------------------+----------------------------------------------------------------------------+
; Register name                                                         ; Reason for Removal                                                         ;
+-----------------------------------------------------------------------+----------------------------------------------------------------------------+
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_REG_INT[3..5] ; Lost fanout                                                                ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_REG_INT[3..5] ; Lost fanout                                                                ;
; ROM:U_MEM|o_DOUT[8]                                                   ; Merged with ROM:U_MEM|o_DOUT[7]                                            ;
; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[8]        ; Merged with PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[7] ;
; ROM:U_MEM|o_DOUT[7]                                                   ; Stuck at GND due to stuck port data_in                                     ;
; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[7]        ; Stuck at GND due to stuck port data_in                                     ;
; Total Number of Removed Registers = 10                                ;                                                                            ;
+-----------------------------------------------------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                      ;
+---------------------+---------------------------+----------------------------------------------------------------+
; Register name       ; Reason for Removal        ; Registers Removed due to This Register                         ;
+---------------------+---------------------------+----------------------------------------------------------------+
; ROM:U_MEM|o_DOUT[7] ; Stuck at GND              ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A|o_DATA[7] ;
;                     ; due to stuck port data_in ;                                                                ;
+---------------------+---------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 341   ;
; Number of registers using Synchronous Clear  ; 53    ;
; Number of registers using Synchronous Load   ; 6     ;
; Number of registers using Asynchronous Clear ; 327   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 299   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------+
; Inverted Register Statistics                                             ;
+----------------------------------------------------------------+---------+
; Inverted Register                                              ; Fan out ;
+----------------------------------------------------------------+---------+
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[0]   ; 4       ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[1]   ; 4       ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[2]   ; 4       ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[3]   ; 4       ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[4]   ; 4       ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[5]   ; 4       ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[6]   ; 4       ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[7]   ; 4       ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[8]   ; 4       ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[9]   ; 4       ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_ADDR[10]  ; 4       ;
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_EN_ROM ; 2       ;
; Total number of inverted registers = 12                        ;         ;
+----------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                               ;
+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------+
; Register Name                                                                   ; Megafunction                                                                      ; Type ;
+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------+
; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|o_DATA[0..63] ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|w_MEMORIA_rtl_0 ; RAM  ;
; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05|o_DATA[0..15]                   ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05|w_MEMORIA_rtl_0                   ; RAM  ;
+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |uPD|ROM:U_MEM|o_DOUT[10]                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |uPD|PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_INT_ADD[1]  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |uPD|PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_SECOUND[3]                    ;
; 6:1                ; 26 bits   ; 104 LEs       ; 26 LEs               ; 78 LEs                 ; Yes        ; |uPD|PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_COUNT[10]                     ;
; 25:1               ; 3 bits    ; 48 LEs        ; 6 LEs                ; 42 LEs                 ; Yes        ; |uPD|PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|o_REG_INT[1]  ;
; 11:1               ; 7 bits    ; 49 LEs        ; 14 LEs               ; 35 LEs                 ; Yes        ; |uPD|PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_PC[4]       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |uPD|PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |uPD|PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |uPD|PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|o_RS2[12] ;
; 16:1               ; 16 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; No         ; |uPD|PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|o_RS1[10] ;
; 11:1               ; 9 bits    ; 63 LEs        ; 54 LEs               ; 9 LEs                  ; No         ; |uPD|PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|w_DATA_BCO[8]                   ;
; 11:1               ; 6 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; No         ; |uPD|PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|w_DATA_BCO[6]                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC ;
+--------------------+-------+------+------------------------------------------+
; Assignment         ; Value ; From ; To                                       ;
+--------------------+-------+------+------------------------------------------+
; SAFE_STATE_MACHINE ; on    ; -    ; w_STATE                                  ;
+--------------------+-------+------+------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO ;
+--------------------+-------+------+---------------------------------------+
; Assignment         ; Value ; From ; To                                    ;
+--------------------+-------+------+---------------------------------------+
; SAFE_STATE_MACHINE ; on    ; -    ; w_STATE                               ;
+--------------------+-------+------+---------------------------------------+


+------------------------------------------------------------+
; Source assignments for PREPARE:U_PREPARE|COUNTER:U_COUNTER ;
+--------------------+-------+------+------------------------+
; Assignment         ; Value ; From ; To                     ;
+--------------------+-------+------+------------------------+
; SAFE_STATE_MACHINE ; on    ; -    ; w_STATE                ;
+--------------------+-------+------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0|altsyncram_r4h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05|altsyncram:w_MEMORIA_rtl_0|altsyncram_pug1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |uPD ;
+-----------------+----------------------------+----------------------+
; Parameter Name  ; Value                      ; Type                 ;
+-----------------+----------------------------+----------------------+
; p_ADD_WIDTH     ; 11                         ; Signed Integer       ;
; p_DATA_WIDTH    ; 16                         ; Signed Integer       ;
; p_SECOUND       ; 10111110101111000010000000 ; Unsigned Binary      ;
; p_SECOUND_WIDTH ; 4                          ; Signed Integer       ;
+-----------------+----------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:U_PLL|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III           ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone III           ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; p_data_width   ; 16    ; Signed Integer                         ;
; p_add_width    ; 11    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                             ;
; p_add_width    ; 11    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; p_data_width   ; 73    ; Signed Integer                                                         ;
; p_add_width    ; 11    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; p_data_width   ; 73    ; Signed Integer                                                                        ;
; p_add_width    ; 11    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_DADOS:CD ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U01 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U02 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U03 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|ULA:U02 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; p_data_width   ; 9     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U04 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                                      ;
; p_add_width    ; 9     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:U_MEM ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; p_add_width    ; 11    ; Signed Integer                ;
; p_data_width   ; 16    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PREPARE:U_PREPARE ;
+-----------------+----------------------------+-----------------+
; Parameter Name  ; Value                      ; Type            ;
+-----------------+----------------------------+-----------------+
; p_data_width    ; 16                         ; Signed Integer  ;
; p_secound       ; 10111110101111000010000000 ; Unsigned Binary ;
; p_secound_width ; 4                          ; Signed Integer  ;
+-----------------+----------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUNTER:U_COUNTER ;
+-----------------+----------------------------+-----------------------------------+
; Parameter Name  ; Value                      ; Type                              ;
+-----------------+----------------------------+-----------------------------------+
; p_data_width    ; 16                         ; Signed Integer                    ;
; p_secound       ; 10111110101111000010000000 ; Unsigned Binary                   ;
; p_secound_width ; 4                          ; Signed Integer                    ;
+-----------------+----------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|CHOICES:U_CHOICES ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1|FF_SR:U_FF_SR ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|BCD:U_BCD0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|BCD:U_BCD1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|BCD:U_BCD2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PREPARE:U_PREPARE|BCD:U_BCD3 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; p_data_width   ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                           ;
; WIDTH_A                            ; 64                   ; Untyped                                                                           ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                           ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 64                   ; Untyped                                                                           ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                           ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_r4h1      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05|altsyncram:w_MEMORIA_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                         ;
; WIDTH_A                            ; 16                   ; Untyped                                                         ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                         ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 16                   ; Untyped                                                         ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_pug1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll:U_PLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                         ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                            ;
; Entity Instance                           ; PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 64                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 64                                                                                           ;
;     -- NUMWORDS_B                         ; 2048                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05|altsyncram:w_MEMORIA_rtl_0                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                           ;
;     -- NUMWORDS_A                         ; 128                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 16                                                                                           ;
;     -- NUMWORDS_B                         ; 128                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o_y7 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3|FF_SR:U_FF_SR" ;
+-------+-------+----------+----------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                  ;
+-------+-------+----------+----------------------------------------------------------+
; i_pre ; Input ; Info     ; Stuck at GND                                             ;
+-------+-------+----------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2|FF_SR:U_FF_SR" ;
+-------+-------+----------+----------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                  ;
+-------+-------+----------+----------------------------------------------------------+
; i_pre ; Input ; Info     ; Stuck at GND                                             ;
+-------+-------+----------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1|FF_SR:U_FF_SR" ;
+-------+-------+----------+----------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                  ;
+-------+-------+----------+----------------------------------------------------------+
; i_pre ; Input ; Info     ; Stuck at GND                                             ;
+-------+-------+----------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0|FF_SR:U_FF_SR" ;
+-------+-------+----------+----------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                  ;
+-------+-------+----------+----------------------------------------------------------+
; i_pre ; Input ; Info     ; Stuck at GND                                             ;
+-------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE|FF_SR:U_FF_SR" ;
+-------+-------+----------+--------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                ;
+-------+-------+----------+--------------------------------------------------------+
; i_pre ; Input ; Info     ; Stuck at GND                                           ;
+-------+-------+----------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME|FF_SR:U_FF_SR" ;
+-------+-------+----------+----------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                  ;
+-------+-------+----------+----------------------------------------------------------+
; i_pre ; Input ; Info     ; Stuck at GND                                             ;
+-------+-------+----------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR" ;
+-------+-------+----------+-----------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                   ;
+-------+-------+----------+-----------------------------------------------------------+
; i_pre ; Input ; Info     ; Stuck at GND                                              ;
+-------+-------+----------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO"                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; o_data[72..64] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC"                                                        ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_sel_jmp ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "PROCESSADOR:U_PROC" ;
+-------------+-------+----------+---------------+
; Port        ; Type  ; Severity ; Details       ;
+-------------+-------+----------+---------------+
; i_int[5..3] ; Input ; Info     ; Stuck at GND  ;
+-------------+-------+----------+---------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jun 28 19:55:31 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uPD -c uPD
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler7/coupler7.vhd
    Info (12022): Found design unit 1: COUPLER7-Behavior
    Info (12023): Found entity 1: COUPLER7
Info (12021): Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler6/coupler6.vhd
    Info (12022): Found design unit 1: COUPLER6-Behavior
    Info (12023): Found entity 1: COUPLER6
Info (12021): Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler5/coupler5.vhd
    Info (12022): Found design unit 1: COUPLER5-Behavior
    Info (12023): Found entity 1: COUPLER5
Info (12021): Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler4/coupler4.vhd
    Info (12022): Found design unit 1: COUPLER4-Behavior
    Info (12023): Found entity 1: COUPLER4
Info (12021): Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler3/coupler3.vhd
    Info (12022): Found design unit 1: COUPLER3-Behavior
    Info (12023): Found entity 1: COUPLER3
Info (12021): Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler2/coupler2.vhd
    Info (12022): Found design unit 1: COUPLER2-Behavior
    Info (12023): Found entity 1: COUPLER2
Info (12021): Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler1/coupler1.vhd
    Info (12022): Found design unit 1: COUPLER1-Behavior
    Info (12023): Found entity 1: COUPLER1
Info (12021): Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler0/coupler0.vhd
    Info (12022): Found design unit 1: COUPLER0-Behavior
    Info (12023): Found entity 1: COUPLER0
Info (12021): Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler/coupler.vhd
    Info (12022): Found design unit 1: COUPLER-Behavior
    Info (12023): Found entity 1: COUPLER
Info (12021): Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/port_and/port_and.vhd
    Info (12022): Found design unit 1: PORT_AND-Behavioral
    Info (12023): Found entity 1: PORT_AND
Info (12021): Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/ff_sr/ff_sr.vhd
    Info (12022): Found design unit 1: FF_SR-Behavioral
    Info (12023): Found entity 1: FF_SR
Info (12021): Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/bcd/bcd.vhd
    Info (12022): Found design unit 1: BCD-Behavior
    Info (12023): Found entity 1: BCD
Info (12021): Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/demux1x4/demux1x4.vhd
    Info (12022): Found design unit 1: DEMUX1x4-Behavioral
    Info (12023): Found entity 1: DEMUX1x4
Info (12021): Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/prepare/prepare.vhd
    Info (12022): Found design unit 1: PREPARE-Behavior
    Info (12023): Found entity 1: PREPARE
Info (12021): Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/choices/choices.vhd
    Info (12022): Found design unit 1: CHOICES-Behavior
    Info (12023): Found entity 1: CHOICES
Warning (12019): Can't analyze file -- file ../COUNTER/FF_SR.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/counter/counter.vhd
    Info (12022): Found design unit 1: COUNTER-Behavior
    Info (12023): Found entity 1: COUNTER
Info (12021): Found 2 design units, including 1 entities, in source file upd.vhd
    Info (12022): Found design unit 1: uPD-Behavioral
    Info (12023): Found entity 1: uPD
Info (12021): Found 2 design units, including 1 entities, in source file ula.vhd
    Info (12022): Found design unit 1: ULA-Behavioral
    Info (12023): Found entity 1: ULA
Info (12021): Found 2 design units, including 1 entities, in source file sram.vhd
    Info (12022): Found design unit 1: sram-SYN
    Info (12023): Found entity 1: sram
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: ROM-Behavioral
    Info (12023): Found entity 1: ROM
Info (12021): Found 2 design units, including 1 entities, in source file registrador.vhd
    Info (12022): Found design unit 1: REGISTRADOR-Behavioral
    Info (12023): Found entity 1: REGISTRADOR
Info (12021): Found 2 design units, including 1 entities, in source file prom.vhd
    Info (12022): Found design unit 1: prom-SYN
    Info (12023): Found entity 1: prom
Info (12021): Found 2 design units, including 1 entities, in source file processador.vhd
    Info (12022): Found design unit 1: PROCESSADOR-Behavioral
    Info (12023): Found entity 1: PROCESSADOR
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: pll
Info (12021): Found 2 design units, including 1 entities, in source file memoria.vhd
    Info (12022): Found design unit 1: MEMORIA-Behavioral
    Info (12023): Found entity 1: MEMORIA
Info (12021): Found 2 design units, including 1 entities, in source file lifo.vhd
    Info (12022): Found design unit 1: LIFO-Behavioral
    Info (12023): Found entity 1: LIFO
Info (12021): Found 2 design units, including 1 entities, in source file interrupcao.vhd
    Info (12022): Found design unit 1: INTERRUPCAO-Behavioral
    Info (12023): Found entity 1: INTERRUPCAO
Info (12021): Found 2 design units, including 1 entities, in source file controle.vhd
    Info (12022): Found design unit 1: CONTROLE-Behavioral
    Info (12023): Found entity 1: CONTROLE
Info (12021): Found 2 design units, including 1 entities, in source file caminho_dados.vhd
    Info (12022): Found design unit 1: CAMINHO_DADOS-Behavioral
    Info (12023): Found entity 1: CAMINHO_DADOS
Info (12021): Found 2 design units, including 1 entities, in source file caminho_controle.vhd
    Info (12022): Found design unit 1: CAMINHO_CONTROLE-Behavioral
    Info (12023): Found entity 1: CAMINHO_CONTROLE
Info (12021): Found 2 design units, including 1 entities, in source file banco_registrador.vhd
    Info (12022): Found design unit 1: BANCO_REGISTRADOR-Behavioral
    Info (12023): Found entity 1: BANCO_REGISTRADOR
Info (12127): Elaborating entity "uPD" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:U_PLL"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:U_PLL|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:U_PLL|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:U_PLL|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:U_PLL|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "PROCESSADOR" for hierarchy "PROCESSADOR:U_PROC"
Info (12128): Elaborating entity "CAMINHO_CONTROLE" for hierarchy "PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC"
Warning (10541): VHDL Signal Declaration warning at caminho_controle.vhd(27): used implicit default value for signal "o_EN_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "CONTROLE" for hierarchy "PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC"
Warning (10036): Verilog HDL or VHDL warning at controle.vhd(85): object "v_COMP" assigned a value but never read
Info (12128): Elaborating entity "INTERRUPCAO" for hierarchy "PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|INTERRUPCAO:U_INT"
Info (12128): Elaborating entity "LIFO" for hierarchy "PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO"
Info (12128): Elaborating entity "MEMORIA" for hierarchy "PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO"
Info (12128): Elaborating entity "CAMINHO_DADOS" for hierarchy "PROCESSADOR:U_PROC|CAMINHO_DADOS:CD"
Info (12128): Elaborating entity "BANCO_REGISTRADOR" for hierarchy "PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01"
Info (12128): Elaborating entity "REGISTRADOR" for hierarchy "PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|BANCO_REGISTRADOR:U01|REGISTRADOR:U00"
Info (12128): Elaborating entity "ULA" for hierarchy "PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|ULA:U02"
Info (12128): Elaborating entity "REGISTRADOR" for hierarchy "PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|REGISTRADOR:U03A"
Info (12128): Elaborating entity "MEMORIA" for hierarchy "PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05"
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:U_MEM"
Info (12128): Elaborating entity "PREPARE" for hierarchy "PREPARE:U_PREPARE"
Info (12128): Elaborating entity "COUNTER" for hierarchy "PREPARE:U_PREPARE|COUNTER:U_COUNTER"
Warning (10036): Verilog HDL or VHDL warning at COUNTER.vhd(38): object "w_DONE" assigned a value but never read
Info (12128): Elaborating entity "CHOICES" for hierarchy "PREPARE:U_PREPARE|CHOICES:U_CHOICES"
Info (12128): Elaborating entity "COUPLER0" for hierarchy "PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START"
Info (12128): Elaborating entity "FF_SR" for hierarchy "PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR"
Warning (10492): VHDL Process Statement warning at FF_SR.vhd(29): signal "i_WR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FF_SR.vhd(32): signal "i_WR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "COUPLER1" for hierarchy "PREPARE:U_PREPARE|COUPLER1:U_COUPLER_TIME"
Info (12128): Elaborating entity "COUPLER2" for hierarchy "PREPARE:U_PREPARE|COUPLER2:U_COUPLER_LE"
Info (12128): Elaborating entity "COUPLER3" for hierarchy "PREPARE:U_PREPARE|COUPLER3:U_COUPLER_BIN0"
Info (12128): Elaborating entity "COUPLER4" for hierarchy "PREPARE:U_PREPARE|COUPLER4:U_COUPLER_BIN1"
Info (12128): Elaborating entity "COUPLER5" for hierarchy "PREPARE:U_PREPARE|COUPLER5:U_COUPLER_BIN2"
Info (12128): Elaborating entity "COUPLER6" for hierarchy "PREPARE:U_PREPARE|COUPLER6:U_COUPLER_BIN3"
Info (12128): Elaborating entity "DEMUX1x4" for hierarchy "PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"
Warning (10631): VHDL Process Statement warning at DEMUX1x4.vhd(36): inferring latch(es) for signal or variable "o_Y0", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at DEMUX1x4.vhd(36): inferring latch(es) for signal or variable "o_Y1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at DEMUX1x4.vhd(36): inferring latch(es) for signal or variable "o_Y2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at DEMUX1x4.vhd(36): inferring latch(es) for signal or variable "o_Y3", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at DEMUX1x4.vhd(36): inferring latch(es) for signal or variable "o_Y4", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at DEMUX1x4.vhd(36): inferring latch(es) for signal or variable "o_Y5", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at DEMUX1x4.vhd(36): inferring latch(es) for signal or variable "o_Y6", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at DEMUX1x4.vhd(36): inferring latch(es) for signal or variable "o_Y7", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "o_Y7[0]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y7[1]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y7[2]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y7[3]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y7[4]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y7[5]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y7[6]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y7[7]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y7[8]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y7[9]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y7[10]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y7[11]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y7[12]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y7[13]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y7[14]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y7[15]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y6[0]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y6[1]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y6[2]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y6[3]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y6[4]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y6[5]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y6[6]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y6[7]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y6[8]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y6[9]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y6[10]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y6[11]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y6[12]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y6[13]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y6[14]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y6[15]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y5[0]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y5[1]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y5[2]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y5[3]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y5[4]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y5[5]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y5[6]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y5[7]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y5[8]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y5[9]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y5[10]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y5[11]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y5[12]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y5[13]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y5[14]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y5[15]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y4[0]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y4[1]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y4[2]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y4[3]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y4[4]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y4[5]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y4[6]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y4[7]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y4[8]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y4[9]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y4[10]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y4[11]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y4[12]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y4[13]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y4[14]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y4[15]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y3[0]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y3[1]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y3[2]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y3[3]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y3[4]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y3[5]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y3[6]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y3[7]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y3[8]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y3[9]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y3[10]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y3[11]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y3[12]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y3[13]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y3[14]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y3[15]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y2[0]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y2[1]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y2[2]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y2[3]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y2[4]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y2[5]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y2[6]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y2[7]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y2[8]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y2[9]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y2[10]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y2[11]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y2[12]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y2[13]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y2[14]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y2[15]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y1[0]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y1[1]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y1[2]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y1[3]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y1[4]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y1[5]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y1[6]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y1[7]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y1[8]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y1[9]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y1[10]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y1[11]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y1[12]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y1[13]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y1[14]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y1[15]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y0[0]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y0[1]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y0[2]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y0[3]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y0[4]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y0[5]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y0[6]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y0[7]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y0[8]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y0[9]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y0[10]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y0[11]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y0[12]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y0[13]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y0[14]" at DEMUX1x4.vhd(36)
Info (10041): Inferred latch for "o_Y0[15]" at DEMUX1x4.vhd(36)
Info (12128): Elaborating entity "BCD" for hierarchy "PREPARE:U_PREPARE|BCD:U_BCD0"
Info (284007): State machine "|uPD|PREPARE:U_PREPARE|COUNTER:U_COUNTER|w_STATE" will be implemented as a safe state machine.
Info (284007): State machine "|uPD|PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|w_STATE" will be implemented as a safe state machine.
Info (284007): State machine "|uPD|PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC|w_STATE" will be implemented as a safe state machine.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|w_MEMORIA_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 64
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 64
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05|w_MEMORIA_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0"
Info (12133): Instantiated megafunction "PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|LIFO:U_LIFO|MEMORIA:U_MEMO|altsyncram:w_MEMORIA_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "64"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "64"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r4h1.tdf
    Info (12023): Found entity 1: altsyncram_r4h1
Info (12130): Elaborated megafunction instantiation "PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05|altsyncram:w_MEMORIA_rtl_0"
Info (12133): Instantiated megafunction "PROCESSADOR:U_PROC|CAMINHO_DADOS:CD|MEMORIA:U05|altsyncram:w_MEMORIA_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pug1.tdf
    Info (12023): Found entity 1: altsyncram_pug1
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "o_LED[8]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1296 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 38 output pins
    Info (21061): Implemented 1157 logic cells
    Info (21064): Implemented 80 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 4683 megabytes
    Info: Processing ended: Thu Jun 28 19:55:44 2018
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:11


