2-hr meeting on Friday or Saturday:
- 30 min: block diagram for single bit & for whole ALU -> took 30 min
- 30 min: write test bench for a bitslice -> took 15 min
- 1 hr or a little more: write a bitslice in Verilog -> took 1 hr

2-hr meeting on Sunday or Monday
- 30 min: write test bench for whole 32-bit ALU
- 1 hr: chain bitslices together in Verilog
- 30 min: timing analysis

Distribute the report-writing on Monday and Tuesday; done by Tuesday night
- 1 hr: write report
