#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL22
#define Clock_1__DIV_ID 0x00000042u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define Clock_1__PA_DIV_ID 0x000000FFu

/* EZI2C_1_SCB */
#define EZI2C_1_SCB__CTRL CYREG_SCB0_CTRL
#define EZI2C_1_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define EZI2C_1_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define EZI2C_1_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define EZI2C_1_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define EZI2C_1_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define EZI2C_1_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define EZI2C_1_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define EZI2C_1_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define EZI2C_1_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define EZI2C_1_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define EZI2C_1_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define EZI2C_1_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define EZI2C_1_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define EZI2C_1_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define EZI2C_1_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define EZI2C_1_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define EZI2C_1_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define EZI2C_1_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define EZI2C_1_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define EZI2C_1_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define EZI2C_1_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define EZI2C_1_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define EZI2C_1_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define EZI2C_1_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define EZI2C_1_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define EZI2C_1_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define EZI2C_1_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define EZI2C_1_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define EZI2C_1_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define EZI2C_1_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define EZI2C_1_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define EZI2C_1_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define EZI2C_1_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define EZI2C_1_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define EZI2C_1_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define EZI2C_1_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define EZI2C_1_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define EZI2C_1_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define EZI2C_1_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define EZI2C_1_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define EZI2C_1_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define EZI2C_1_SCB__INTR_M CYREG_SCB0_INTR_M
#define EZI2C_1_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define EZI2C_1_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define EZI2C_1_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define EZI2C_1_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define EZI2C_1_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define EZI2C_1_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define EZI2C_1_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define EZI2C_1_SCB__INTR_S CYREG_SCB0_INTR_S
#define EZI2C_1_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define EZI2C_1_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define EZI2C_1_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define EZI2C_1_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define EZI2C_1_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define EZI2C_1_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define EZI2C_1_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define EZI2C_1_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define EZI2C_1_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define EZI2C_1_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define EZI2C_1_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define EZI2C_1_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define EZI2C_1_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define EZI2C_1_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define EZI2C_1_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define EZI2C_1_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define EZI2C_1_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define EZI2C_1_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define EZI2C_1_SCB__SS0_POSISTION 0u
#define EZI2C_1_SCB__SS1_POSISTION 1u
#define EZI2C_1_SCB__SS2_POSISTION 2u
#define EZI2C_1_SCB__SS3_POSISTION 3u
#define EZI2C_1_SCB__STATUS CYREG_SCB0_STATUS
#define EZI2C_1_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define EZI2C_1_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define EZI2C_1_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define EZI2C_1_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define EZI2C_1_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define EZI2C_1_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define EZI2C_1_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define EZI2C_1_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define EZI2C_1_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* EZI2C_1_SCB_IRQ */
#define EZI2C_1_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define EZI2C_1_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define EZI2C_1_SCB_IRQ__INTC_MASK 0x200u
#define EZI2C_1_SCB_IRQ__INTC_NUMBER 9u
#define EZI2C_1_SCB_IRQ__INTC_PRIOR_MASK 0xC000u
#define EZI2C_1_SCB_IRQ__INTC_PRIOR_NUM 3u
#define EZI2C_1_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define EZI2C_1_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define EZI2C_1_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* EZI2C_1_SCBCLK */
#define EZI2C_1_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define EZI2C_1_SCBCLK__DIV_ID 0x00000043u
#define EZI2C_1_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define EZI2C_1_SCBCLK__PA_DIV_ID 0x000000FFu

/* EZI2C_1_scl */
#define EZI2C_1_scl__0__DR CYREG_GPIO_PRT4_DR
#define EZI2C_1_scl__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define EZI2C_1_scl__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define EZI2C_1_scl__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define EZI2C_1_scl__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define EZI2C_1_scl__0__HSIOM_MASK 0x0000000Fu
#define EZI2C_1_scl__0__HSIOM_SHIFT 0u
#define EZI2C_1_scl__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define EZI2C_1_scl__0__INTR CYREG_GPIO_PRT4_INTR
#define EZI2C_1_scl__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define EZI2C_1_scl__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define EZI2C_1_scl__0__MASK 0x01u
#define EZI2C_1_scl__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define EZI2C_1_scl__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define EZI2C_1_scl__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define EZI2C_1_scl__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define EZI2C_1_scl__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define EZI2C_1_scl__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define EZI2C_1_scl__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define EZI2C_1_scl__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define EZI2C_1_scl__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define EZI2C_1_scl__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define EZI2C_1_scl__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define EZI2C_1_scl__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define EZI2C_1_scl__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define EZI2C_1_scl__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define EZI2C_1_scl__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define EZI2C_1_scl__0__PC CYREG_GPIO_PRT4_PC
#define EZI2C_1_scl__0__PC2 CYREG_GPIO_PRT4_PC2
#define EZI2C_1_scl__0__PORT 4u
#define EZI2C_1_scl__0__PS CYREG_GPIO_PRT4_PS
#define EZI2C_1_scl__0__SHIFT 0
#define EZI2C_1_scl__DR CYREG_GPIO_PRT4_DR
#define EZI2C_1_scl__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define EZI2C_1_scl__DR_INV CYREG_GPIO_PRT4_DR_INV
#define EZI2C_1_scl__DR_SET CYREG_GPIO_PRT4_DR_SET
#define EZI2C_1_scl__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define EZI2C_1_scl__INTR CYREG_GPIO_PRT4_INTR
#define EZI2C_1_scl__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define EZI2C_1_scl__INTSTAT CYREG_GPIO_PRT4_INTR
#define EZI2C_1_scl__MASK 0x01u
#define EZI2C_1_scl__PA__CFG0 CYREG_UDB_PA5_CFG0
#define EZI2C_1_scl__PA__CFG1 CYREG_UDB_PA5_CFG1
#define EZI2C_1_scl__PA__CFG10 CYREG_UDB_PA5_CFG10
#define EZI2C_1_scl__PA__CFG11 CYREG_UDB_PA5_CFG11
#define EZI2C_1_scl__PA__CFG12 CYREG_UDB_PA5_CFG12
#define EZI2C_1_scl__PA__CFG13 CYREG_UDB_PA5_CFG13
#define EZI2C_1_scl__PA__CFG14 CYREG_UDB_PA5_CFG14
#define EZI2C_1_scl__PA__CFG2 CYREG_UDB_PA5_CFG2
#define EZI2C_1_scl__PA__CFG3 CYREG_UDB_PA5_CFG3
#define EZI2C_1_scl__PA__CFG4 CYREG_UDB_PA5_CFG4
#define EZI2C_1_scl__PA__CFG5 CYREG_UDB_PA5_CFG5
#define EZI2C_1_scl__PA__CFG6 CYREG_UDB_PA5_CFG6
#define EZI2C_1_scl__PA__CFG7 CYREG_UDB_PA5_CFG7
#define EZI2C_1_scl__PA__CFG8 CYREG_UDB_PA5_CFG8
#define EZI2C_1_scl__PA__CFG9 CYREG_UDB_PA5_CFG9
#define EZI2C_1_scl__PC CYREG_GPIO_PRT4_PC
#define EZI2C_1_scl__PC2 CYREG_GPIO_PRT4_PC2
#define EZI2C_1_scl__PORT 4u
#define EZI2C_1_scl__PS CYREG_GPIO_PRT4_PS
#define EZI2C_1_scl__SHIFT 0

/* EZI2C_1_sda */
#define EZI2C_1_sda__0__DR CYREG_GPIO_PRT4_DR
#define EZI2C_1_sda__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define EZI2C_1_sda__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define EZI2C_1_sda__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define EZI2C_1_sda__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define EZI2C_1_sda__0__HSIOM_MASK 0x000000F0u
#define EZI2C_1_sda__0__HSIOM_SHIFT 4u
#define EZI2C_1_sda__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define EZI2C_1_sda__0__INTR CYREG_GPIO_PRT4_INTR
#define EZI2C_1_sda__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define EZI2C_1_sda__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define EZI2C_1_sda__0__MASK 0x02u
#define EZI2C_1_sda__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define EZI2C_1_sda__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define EZI2C_1_sda__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define EZI2C_1_sda__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define EZI2C_1_sda__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define EZI2C_1_sda__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define EZI2C_1_sda__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define EZI2C_1_sda__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define EZI2C_1_sda__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define EZI2C_1_sda__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define EZI2C_1_sda__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define EZI2C_1_sda__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define EZI2C_1_sda__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define EZI2C_1_sda__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define EZI2C_1_sda__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define EZI2C_1_sda__0__PC CYREG_GPIO_PRT4_PC
#define EZI2C_1_sda__0__PC2 CYREG_GPIO_PRT4_PC2
#define EZI2C_1_sda__0__PORT 4u
#define EZI2C_1_sda__0__PS CYREG_GPIO_PRT4_PS
#define EZI2C_1_sda__0__SHIFT 1
#define EZI2C_1_sda__DR CYREG_GPIO_PRT4_DR
#define EZI2C_1_sda__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define EZI2C_1_sda__DR_INV CYREG_GPIO_PRT4_DR_INV
#define EZI2C_1_sda__DR_SET CYREG_GPIO_PRT4_DR_SET
#define EZI2C_1_sda__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define EZI2C_1_sda__INTR CYREG_GPIO_PRT4_INTR
#define EZI2C_1_sda__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define EZI2C_1_sda__INTSTAT CYREG_GPIO_PRT4_INTR
#define EZI2C_1_sda__MASK 0x02u
#define EZI2C_1_sda__PA__CFG0 CYREG_UDB_PA5_CFG0
#define EZI2C_1_sda__PA__CFG1 CYREG_UDB_PA5_CFG1
#define EZI2C_1_sda__PA__CFG10 CYREG_UDB_PA5_CFG10
#define EZI2C_1_sda__PA__CFG11 CYREG_UDB_PA5_CFG11
#define EZI2C_1_sda__PA__CFG12 CYREG_UDB_PA5_CFG12
#define EZI2C_1_sda__PA__CFG13 CYREG_UDB_PA5_CFG13
#define EZI2C_1_sda__PA__CFG14 CYREG_UDB_PA5_CFG14
#define EZI2C_1_sda__PA__CFG2 CYREG_UDB_PA5_CFG2
#define EZI2C_1_sda__PA__CFG3 CYREG_UDB_PA5_CFG3
#define EZI2C_1_sda__PA__CFG4 CYREG_UDB_PA5_CFG4
#define EZI2C_1_sda__PA__CFG5 CYREG_UDB_PA5_CFG5
#define EZI2C_1_sda__PA__CFG6 CYREG_UDB_PA5_CFG6
#define EZI2C_1_sda__PA__CFG7 CYREG_UDB_PA5_CFG7
#define EZI2C_1_sda__PA__CFG8 CYREG_UDB_PA5_CFG8
#define EZI2C_1_sda__PA__CFG9 CYREG_UDB_PA5_CFG9
#define EZI2C_1_sda__PC CYREG_GPIO_PRT4_PC
#define EZI2C_1_sda__PC2 CYREG_GPIO_PRT4_PC2
#define EZI2C_1_sda__PORT 4u
#define EZI2C_1_sda__PS CYREG_GPIO_PRT4_PS
#define EZI2C_1_sda__SHIFT 1

/* PWM_1MHz */
#define PWM_1MHz__CTRL_REGISTER CYREG_PERI_PCLK_CTL13
#define PWM_1MHz__DIV_ID 0x00000045u
#define PWM_1MHz__DIV_REGISTER CYREG_PERI_DIV_16_CTL5
#define PWM_1MHz__PA_DIV_ID 0x000000FFu

/* HCSR04_Clock */
#define HCSR04_Clock__CTRL_REGISTER CYREG_PERI_PCLK_CTL11
#define HCSR04_Clock__DIV_ID 0x00000044u
#define HCSR04_Clock__DIV_REGISTER CYREG_PERI_DIV_16_CTL4
#define HCSR04_Clock__PA_DIV_ID 0x000000FFu

/* HCSR04_Timer_cy_m0s8_tcpwm_1 */
#define HCSR04_Timer_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define HCSR04_Timer_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define HCSR04_Timer_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define HCSR04_Timer_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define HCSR04_Timer_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define HCSR04_Timer_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define HCSR04_Timer_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define HCSR04_Timer_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define HCSR04_Timer_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define HCSR04_Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define HCSR04_Timer_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0
#define HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8
#define HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24
#define HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16
#define HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0
#define HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0
#define HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define HCSR04_Timer_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define HCSR04_Timer_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define HCSR04_Timer_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* Infrared_ADC_cy_psoc4_sar */
#define Infrared_ADC_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define Infrared_ADC_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define Infrared_ADC_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define Infrared_ADC_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define Infrared_ADC_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define Infrared_ADC_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define Infrared_ADC_cy_psoc4_sar__SAR_NUMBER 0u
#define Infrared_ADC_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define Infrared_ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define Infrared_ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define Infrared_ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define Infrared_ADC_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define Infrared_ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define Infrared_ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define Infrared_ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define Infrared_ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define Infrared_ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define Infrared_ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define Infrared_ADC_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS

/* Infrared_ADC_intClock */
#define Infrared_ADC_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL10
#define Infrared_ADC_intClock__DIV_ID 0x00000040u
#define Infrared_ADC_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define Infrared_ADC_intClock__PA_DIV_ID 0x000000FFu

/* Infrared_ADC_IRQ */
#define Infrared_ADC_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Infrared_ADC_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Infrared_ADC_IRQ__INTC_MASK 0x20000u
#define Infrared_ADC_IRQ__INTC_NUMBER 17u
#define Infrared_ADC_IRQ__INTC_PRIOR_MASK 0xC000u
#define Infrared_ADC_IRQ__INTC_PRIOR_NUM 3u
#define Infrared_ADC_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR4
#define Infrared_ADC_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define Infrared_ADC_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Control_Reg_1 */
#define Control_Reg_1_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__0__POS 0
#define Control_Reg_1_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_1_Sync_ctrl_reg__1__POS 1
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL3
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL3
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL3
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL3
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL3
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK3
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK3
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK3
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK3
#define Control_Reg_1_Sync_ctrl_reg__2__MASK 0x04u
#define Control_Reg_1_Sync_ctrl_reg__2__POS 2
#define Control_Reg_1_Sync_ctrl_reg__3__MASK 0x08u
#define Control_Reg_1_Sync_ctrl_reg__3__POS 3
#define Control_Reg_1_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL3
#define Control_Reg_1_Sync_ctrl_reg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL3
#define Control_Reg_1_Sync_ctrl_reg__32BIT_COUNT_REG CYREG_UDB_W32_CTL3
#define Control_Reg_1_Sync_ctrl_reg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK3
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL3
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define Control_Reg_1_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL3
#define Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define Control_Reg_1_Sync_ctrl_reg__MASK 0x0Fu
#define Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define Control_Reg_1_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK3

/* HCSR04_Echo_0 */
#define HCSR04_Echo_0__0__DR CYREG_GPIO_PRT0_DR
#define HCSR04_Echo_0__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define HCSR04_Echo_0__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define HCSR04_Echo_0__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define HCSR04_Echo_0__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define HCSR04_Echo_0__0__HSIOM_MASK 0xF0000000u
#define HCSR04_Echo_0__0__HSIOM_SHIFT 28u
#define HCSR04_Echo_0__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define HCSR04_Echo_0__0__INTR CYREG_GPIO_PRT0_INTR
#define HCSR04_Echo_0__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define HCSR04_Echo_0__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define HCSR04_Echo_0__0__MASK 0x80u
#define HCSR04_Echo_0__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define HCSR04_Echo_0__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define HCSR04_Echo_0__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define HCSR04_Echo_0__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define HCSR04_Echo_0__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define HCSR04_Echo_0__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define HCSR04_Echo_0__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define HCSR04_Echo_0__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define HCSR04_Echo_0__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define HCSR04_Echo_0__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define HCSR04_Echo_0__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define HCSR04_Echo_0__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define HCSR04_Echo_0__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define HCSR04_Echo_0__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define HCSR04_Echo_0__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define HCSR04_Echo_0__0__PC CYREG_GPIO_PRT0_PC
#define HCSR04_Echo_0__0__PC2 CYREG_GPIO_PRT0_PC2
#define HCSR04_Echo_0__0__PORT 0u
#define HCSR04_Echo_0__0__PS CYREG_GPIO_PRT0_PS
#define HCSR04_Echo_0__0__SHIFT 7
#define HCSR04_Echo_0__DR CYREG_GPIO_PRT0_DR
#define HCSR04_Echo_0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define HCSR04_Echo_0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define HCSR04_Echo_0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define HCSR04_Echo_0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define HCSR04_Echo_0__INTR CYREG_GPIO_PRT0_INTR
#define HCSR04_Echo_0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define HCSR04_Echo_0__INTSTAT CYREG_GPIO_PRT0_INTR
#define HCSR04_Echo_0__MASK 0x80u
#define HCSR04_Echo_0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define HCSR04_Echo_0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define HCSR04_Echo_0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define HCSR04_Echo_0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define HCSR04_Echo_0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define HCSR04_Echo_0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define HCSR04_Echo_0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define HCSR04_Echo_0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define HCSR04_Echo_0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define HCSR04_Echo_0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define HCSR04_Echo_0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define HCSR04_Echo_0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define HCSR04_Echo_0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define HCSR04_Echo_0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define HCSR04_Echo_0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define HCSR04_Echo_0__PC CYREG_GPIO_PRT0_PC
#define HCSR04_Echo_0__PC2 CYREG_GPIO_PRT0_PC2
#define HCSR04_Echo_0__PORT 0u
#define HCSR04_Echo_0__PS CYREG_GPIO_PRT0_PS
#define HCSR04_Echo_0__SHIFT 7

/* HCSR04_Echo_1 */
#define HCSR04_Echo_1__0__DR CYREG_GPIO_PRT0_DR
#define HCSR04_Echo_1__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define HCSR04_Echo_1__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define HCSR04_Echo_1__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define HCSR04_Echo_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define HCSR04_Echo_1__0__HSIOM_MASK 0x0000F000u
#define HCSR04_Echo_1__0__HSIOM_SHIFT 12u
#define HCSR04_Echo_1__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define HCSR04_Echo_1__0__INTR CYREG_GPIO_PRT0_INTR
#define HCSR04_Echo_1__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define HCSR04_Echo_1__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define HCSR04_Echo_1__0__MASK 0x08u
#define HCSR04_Echo_1__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define HCSR04_Echo_1__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define HCSR04_Echo_1__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define HCSR04_Echo_1__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define HCSR04_Echo_1__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define HCSR04_Echo_1__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define HCSR04_Echo_1__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define HCSR04_Echo_1__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define HCSR04_Echo_1__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define HCSR04_Echo_1__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define HCSR04_Echo_1__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define HCSR04_Echo_1__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define HCSR04_Echo_1__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define HCSR04_Echo_1__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define HCSR04_Echo_1__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define HCSR04_Echo_1__0__PC CYREG_GPIO_PRT0_PC
#define HCSR04_Echo_1__0__PC2 CYREG_GPIO_PRT0_PC2
#define HCSR04_Echo_1__0__PORT 0u
#define HCSR04_Echo_1__0__PS CYREG_GPIO_PRT0_PS
#define HCSR04_Echo_1__0__SHIFT 3
#define HCSR04_Echo_1__DR CYREG_GPIO_PRT0_DR
#define HCSR04_Echo_1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define HCSR04_Echo_1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define HCSR04_Echo_1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define HCSR04_Echo_1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define HCSR04_Echo_1__INTR CYREG_GPIO_PRT0_INTR
#define HCSR04_Echo_1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define HCSR04_Echo_1__INTSTAT CYREG_GPIO_PRT0_INTR
#define HCSR04_Echo_1__MASK 0x08u
#define HCSR04_Echo_1__PA__CFG0 CYREG_UDB_PA4_CFG0
#define HCSR04_Echo_1__PA__CFG1 CYREG_UDB_PA4_CFG1
#define HCSR04_Echo_1__PA__CFG10 CYREG_UDB_PA4_CFG10
#define HCSR04_Echo_1__PA__CFG11 CYREG_UDB_PA4_CFG11
#define HCSR04_Echo_1__PA__CFG12 CYREG_UDB_PA4_CFG12
#define HCSR04_Echo_1__PA__CFG13 CYREG_UDB_PA4_CFG13
#define HCSR04_Echo_1__PA__CFG14 CYREG_UDB_PA4_CFG14
#define HCSR04_Echo_1__PA__CFG2 CYREG_UDB_PA4_CFG2
#define HCSR04_Echo_1__PA__CFG3 CYREG_UDB_PA4_CFG3
#define HCSR04_Echo_1__PA__CFG4 CYREG_UDB_PA4_CFG4
#define HCSR04_Echo_1__PA__CFG5 CYREG_UDB_PA4_CFG5
#define HCSR04_Echo_1__PA__CFG6 CYREG_UDB_PA4_CFG6
#define HCSR04_Echo_1__PA__CFG7 CYREG_UDB_PA4_CFG7
#define HCSR04_Echo_1__PA__CFG8 CYREG_UDB_PA4_CFG8
#define HCSR04_Echo_1__PA__CFG9 CYREG_UDB_PA4_CFG9
#define HCSR04_Echo_1__PC CYREG_GPIO_PRT0_PC
#define HCSR04_Echo_1__PC2 CYREG_GPIO_PRT0_PC2
#define HCSR04_Echo_1__PORT 0u
#define HCSR04_Echo_1__PS CYREG_GPIO_PRT0_PS
#define HCSR04_Echo_1__SHIFT 3

/* HCSR04_Echo_2 */
#define HCSR04_Echo_2__0__DR CYREG_GPIO_PRT0_DR
#define HCSR04_Echo_2__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define HCSR04_Echo_2__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define HCSR04_Echo_2__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define HCSR04_Echo_2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define HCSR04_Echo_2__0__HSIOM_MASK 0x0000000Fu
#define HCSR04_Echo_2__0__HSIOM_SHIFT 0u
#define HCSR04_Echo_2__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define HCSR04_Echo_2__0__INTR CYREG_GPIO_PRT0_INTR
#define HCSR04_Echo_2__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define HCSR04_Echo_2__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define HCSR04_Echo_2__0__MASK 0x01u
#define HCSR04_Echo_2__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define HCSR04_Echo_2__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define HCSR04_Echo_2__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define HCSR04_Echo_2__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define HCSR04_Echo_2__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define HCSR04_Echo_2__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define HCSR04_Echo_2__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define HCSR04_Echo_2__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define HCSR04_Echo_2__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define HCSR04_Echo_2__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define HCSR04_Echo_2__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define HCSR04_Echo_2__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define HCSR04_Echo_2__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define HCSR04_Echo_2__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define HCSR04_Echo_2__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define HCSR04_Echo_2__0__PC CYREG_GPIO_PRT0_PC
#define HCSR04_Echo_2__0__PC2 CYREG_GPIO_PRT0_PC2
#define HCSR04_Echo_2__0__PORT 0u
#define HCSR04_Echo_2__0__PS CYREG_GPIO_PRT0_PS
#define HCSR04_Echo_2__0__SHIFT 0
#define HCSR04_Echo_2__DR CYREG_GPIO_PRT0_DR
#define HCSR04_Echo_2__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define HCSR04_Echo_2__DR_INV CYREG_GPIO_PRT0_DR_INV
#define HCSR04_Echo_2__DR_SET CYREG_GPIO_PRT0_DR_SET
#define HCSR04_Echo_2__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define HCSR04_Echo_2__INTR CYREG_GPIO_PRT0_INTR
#define HCSR04_Echo_2__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define HCSR04_Echo_2__INTSTAT CYREG_GPIO_PRT0_INTR
#define HCSR04_Echo_2__MASK 0x01u
#define HCSR04_Echo_2__PA__CFG0 CYREG_UDB_PA4_CFG0
#define HCSR04_Echo_2__PA__CFG1 CYREG_UDB_PA4_CFG1
#define HCSR04_Echo_2__PA__CFG10 CYREG_UDB_PA4_CFG10
#define HCSR04_Echo_2__PA__CFG11 CYREG_UDB_PA4_CFG11
#define HCSR04_Echo_2__PA__CFG12 CYREG_UDB_PA4_CFG12
#define HCSR04_Echo_2__PA__CFG13 CYREG_UDB_PA4_CFG13
#define HCSR04_Echo_2__PA__CFG14 CYREG_UDB_PA4_CFG14
#define HCSR04_Echo_2__PA__CFG2 CYREG_UDB_PA4_CFG2
#define HCSR04_Echo_2__PA__CFG3 CYREG_UDB_PA4_CFG3
#define HCSR04_Echo_2__PA__CFG4 CYREG_UDB_PA4_CFG4
#define HCSR04_Echo_2__PA__CFG5 CYREG_UDB_PA4_CFG5
#define HCSR04_Echo_2__PA__CFG6 CYREG_UDB_PA4_CFG6
#define HCSR04_Echo_2__PA__CFG7 CYREG_UDB_PA4_CFG7
#define HCSR04_Echo_2__PA__CFG8 CYREG_UDB_PA4_CFG8
#define HCSR04_Echo_2__PA__CFG9 CYREG_UDB_PA4_CFG9
#define HCSR04_Echo_2__PC CYREG_GPIO_PRT0_PC
#define HCSR04_Echo_2__PC2 CYREG_GPIO_PRT0_PC2
#define HCSR04_Echo_2__PORT 0u
#define HCSR04_Echo_2__PS CYREG_GPIO_PRT0_PS
#define HCSR04_Echo_2__SHIFT 0

/* HCSR04_Echo_3 */
#define HCSR04_Echo_3__0__DR CYREG_GPIO_PRT4_DR
#define HCSR04_Echo_3__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define HCSR04_Echo_3__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define HCSR04_Echo_3__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define HCSR04_Echo_3__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define HCSR04_Echo_3__0__HSIOM_MASK 0x000F0000u
#define HCSR04_Echo_3__0__HSIOM_SHIFT 16u
#define HCSR04_Echo_3__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define HCSR04_Echo_3__0__INTR CYREG_GPIO_PRT4_INTR
#define HCSR04_Echo_3__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define HCSR04_Echo_3__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define HCSR04_Echo_3__0__MASK 0x10u
#define HCSR04_Echo_3__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define HCSR04_Echo_3__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define HCSR04_Echo_3__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define HCSR04_Echo_3__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define HCSR04_Echo_3__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define HCSR04_Echo_3__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define HCSR04_Echo_3__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define HCSR04_Echo_3__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define HCSR04_Echo_3__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define HCSR04_Echo_3__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define HCSR04_Echo_3__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define HCSR04_Echo_3__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define HCSR04_Echo_3__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define HCSR04_Echo_3__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define HCSR04_Echo_3__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define HCSR04_Echo_3__0__PC CYREG_GPIO_PRT4_PC
#define HCSR04_Echo_3__0__PC2 CYREG_GPIO_PRT4_PC2
#define HCSR04_Echo_3__0__PORT 4u
#define HCSR04_Echo_3__0__PS CYREG_GPIO_PRT4_PS
#define HCSR04_Echo_3__0__SHIFT 4
#define HCSR04_Echo_3__DR CYREG_GPIO_PRT4_DR
#define HCSR04_Echo_3__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define HCSR04_Echo_3__DR_INV CYREG_GPIO_PRT4_DR_INV
#define HCSR04_Echo_3__DR_SET CYREG_GPIO_PRT4_DR_SET
#define HCSR04_Echo_3__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define HCSR04_Echo_3__INTR CYREG_GPIO_PRT4_INTR
#define HCSR04_Echo_3__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define HCSR04_Echo_3__INTSTAT CYREG_GPIO_PRT4_INTR
#define HCSR04_Echo_3__MASK 0x10u
#define HCSR04_Echo_3__PA__CFG0 CYREG_UDB_PA5_CFG0
#define HCSR04_Echo_3__PA__CFG1 CYREG_UDB_PA5_CFG1
#define HCSR04_Echo_3__PA__CFG10 CYREG_UDB_PA5_CFG10
#define HCSR04_Echo_3__PA__CFG11 CYREG_UDB_PA5_CFG11
#define HCSR04_Echo_3__PA__CFG12 CYREG_UDB_PA5_CFG12
#define HCSR04_Echo_3__PA__CFG13 CYREG_UDB_PA5_CFG13
#define HCSR04_Echo_3__PA__CFG14 CYREG_UDB_PA5_CFG14
#define HCSR04_Echo_3__PA__CFG2 CYREG_UDB_PA5_CFG2
#define HCSR04_Echo_3__PA__CFG3 CYREG_UDB_PA5_CFG3
#define HCSR04_Echo_3__PA__CFG4 CYREG_UDB_PA5_CFG4
#define HCSR04_Echo_3__PA__CFG5 CYREG_UDB_PA5_CFG5
#define HCSR04_Echo_3__PA__CFG6 CYREG_UDB_PA5_CFG6
#define HCSR04_Echo_3__PA__CFG7 CYREG_UDB_PA5_CFG7
#define HCSR04_Echo_3__PA__CFG8 CYREG_UDB_PA5_CFG8
#define HCSR04_Echo_3__PA__CFG9 CYREG_UDB_PA5_CFG9
#define HCSR04_Echo_3__PC CYREG_GPIO_PRT4_PC
#define HCSR04_Echo_3__PC2 CYREG_GPIO_PRT4_PC2
#define HCSR04_Echo_3__PORT 4u
#define HCSR04_Echo_3__PS CYREG_GPIO_PRT4_PS
#define HCSR04_Echo_3__SHIFT 4

/* HCSR04_Echo_4 */
#define HCSR04_Echo_4__0__DR CYREG_GPIO_PRT11_DR
#define HCSR04_Echo_4__0__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define HCSR04_Echo_4__0__DR_INV CYREG_GPIO_PRT11_DR_INV
#define HCSR04_Echo_4__0__DR_SET CYREG_GPIO_PRT11_DR_SET
#define HCSR04_Echo_4__0__HSIOM CYREG_HSIOM_PORT_SEL11
#define HCSR04_Echo_4__0__HSIOM_MASK 0x000000F0u
#define HCSR04_Echo_4__0__HSIOM_SHIFT 4u
#define HCSR04_Echo_4__0__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define HCSR04_Echo_4__0__INTR CYREG_GPIO_PRT11_INTR
#define HCSR04_Echo_4__0__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define HCSR04_Echo_4__0__INTSTAT CYREG_GPIO_PRT11_INTR
#define HCSR04_Echo_4__0__MASK 0x02u
#define HCSR04_Echo_4__0__PA__CFG0 CYREG_UDB_PA6_CFG0
#define HCSR04_Echo_4__0__PA__CFG1 CYREG_UDB_PA6_CFG1
#define HCSR04_Echo_4__0__PA__CFG10 CYREG_UDB_PA6_CFG10
#define HCSR04_Echo_4__0__PA__CFG11 CYREG_UDB_PA6_CFG11
#define HCSR04_Echo_4__0__PA__CFG12 CYREG_UDB_PA6_CFG12
#define HCSR04_Echo_4__0__PA__CFG13 CYREG_UDB_PA6_CFG13
#define HCSR04_Echo_4__0__PA__CFG14 CYREG_UDB_PA6_CFG14
#define HCSR04_Echo_4__0__PA__CFG2 CYREG_UDB_PA6_CFG2
#define HCSR04_Echo_4__0__PA__CFG3 CYREG_UDB_PA6_CFG3
#define HCSR04_Echo_4__0__PA__CFG4 CYREG_UDB_PA6_CFG4
#define HCSR04_Echo_4__0__PA__CFG5 CYREG_UDB_PA6_CFG5
#define HCSR04_Echo_4__0__PA__CFG6 CYREG_UDB_PA6_CFG6
#define HCSR04_Echo_4__0__PA__CFG7 CYREG_UDB_PA6_CFG7
#define HCSR04_Echo_4__0__PA__CFG8 CYREG_UDB_PA6_CFG8
#define HCSR04_Echo_4__0__PA__CFG9 CYREG_UDB_PA6_CFG9
#define HCSR04_Echo_4__0__PC CYREG_GPIO_PRT11_PC
#define HCSR04_Echo_4__0__PC2 CYREG_GPIO_PRT11_PC2
#define HCSR04_Echo_4__0__PORT 11u
#define HCSR04_Echo_4__0__PS CYREG_GPIO_PRT11_PS
#define HCSR04_Echo_4__0__SHIFT 1
#define HCSR04_Echo_4__DR CYREG_GPIO_PRT11_DR
#define HCSR04_Echo_4__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define HCSR04_Echo_4__DR_INV CYREG_GPIO_PRT11_DR_INV
#define HCSR04_Echo_4__DR_SET CYREG_GPIO_PRT11_DR_SET
#define HCSR04_Echo_4__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define HCSR04_Echo_4__INTR CYREG_GPIO_PRT11_INTR
#define HCSR04_Echo_4__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define HCSR04_Echo_4__INTSTAT CYREG_GPIO_PRT11_INTR
#define HCSR04_Echo_4__MASK 0x02u
#define HCSR04_Echo_4__PA__CFG0 CYREG_UDB_PA6_CFG0
#define HCSR04_Echo_4__PA__CFG1 CYREG_UDB_PA6_CFG1
#define HCSR04_Echo_4__PA__CFG10 CYREG_UDB_PA6_CFG10
#define HCSR04_Echo_4__PA__CFG11 CYREG_UDB_PA6_CFG11
#define HCSR04_Echo_4__PA__CFG12 CYREG_UDB_PA6_CFG12
#define HCSR04_Echo_4__PA__CFG13 CYREG_UDB_PA6_CFG13
#define HCSR04_Echo_4__PA__CFG14 CYREG_UDB_PA6_CFG14
#define HCSR04_Echo_4__PA__CFG2 CYREG_UDB_PA6_CFG2
#define HCSR04_Echo_4__PA__CFG3 CYREG_UDB_PA6_CFG3
#define HCSR04_Echo_4__PA__CFG4 CYREG_UDB_PA6_CFG4
#define HCSR04_Echo_4__PA__CFG5 CYREG_UDB_PA6_CFG5
#define HCSR04_Echo_4__PA__CFG6 CYREG_UDB_PA6_CFG6
#define HCSR04_Echo_4__PA__CFG7 CYREG_UDB_PA6_CFG7
#define HCSR04_Echo_4__PA__CFG8 CYREG_UDB_PA6_CFG8
#define HCSR04_Echo_4__PA__CFG9 CYREG_UDB_PA6_CFG9
#define HCSR04_Echo_4__PC CYREG_GPIO_PRT11_PC
#define HCSR04_Echo_4__PC2 CYREG_GPIO_PRT11_PC2
#define HCSR04_Echo_4__PORT 11u
#define HCSR04_Echo_4__PS CYREG_GPIO_PRT11_PS
#define HCSR04_Echo_4__SHIFT 1

/* HCSR04_Echo_5 */
#define HCSR04_Echo_5__0__DR CYREG_GPIO_PRT4_DR
#define HCSR04_Echo_5__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define HCSR04_Echo_5__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define HCSR04_Echo_5__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define HCSR04_Echo_5__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define HCSR04_Echo_5__0__HSIOM_MASK 0xF0000000u
#define HCSR04_Echo_5__0__HSIOM_SHIFT 28u
#define HCSR04_Echo_5__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define HCSR04_Echo_5__0__INTR CYREG_GPIO_PRT4_INTR
#define HCSR04_Echo_5__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define HCSR04_Echo_5__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define HCSR04_Echo_5__0__MASK 0x80u
#define HCSR04_Echo_5__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define HCSR04_Echo_5__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define HCSR04_Echo_5__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define HCSR04_Echo_5__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define HCSR04_Echo_5__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define HCSR04_Echo_5__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define HCSR04_Echo_5__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define HCSR04_Echo_5__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define HCSR04_Echo_5__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define HCSR04_Echo_5__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define HCSR04_Echo_5__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define HCSR04_Echo_5__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define HCSR04_Echo_5__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define HCSR04_Echo_5__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define HCSR04_Echo_5__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define HCSR04_Echo_5__0__PC CYREG_GPIO_PRT4_PC
#define HCSR04_Echo_5__0__PC2 CYREG_GPIO_PRT4_PC2
#define HCSR04_Echo_5__0__PORT 4u
#define HCSR04_Echo_5__0__PS CYREG_GPIO_PRT4_PS
#define HCSR04_Echo_5__0__SHIFT 7
#define HCSR04_Echo_5__DR CYREG_GPIO_PRT4_DR
#define HCSR04_Echo_5__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define HCSR04_Echo_5__DR_INV CYREG_GPIO_PRT4_DR_INV
#define HCSR04_Echo_5__DR_SET CYREG_GPIO_PRT4_DR_SET
#define HCSR04_Echo_5__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define HCSR04_Echo_5__INTR CYREG_GPIO_PRT4_INTR
#define HCSR04_Echo_5__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define HCSR04_Echo_5__INTSTAT CYREG_GPIO_PRT4_INTR
#define HCSR04_Echo_5__MASK 0x80u
#define HCSR04_Echo_5__PA__CFG0 CYREG_UDB_PA5_CFG0
#define HCSR04_Echo_5__PA__CFG1 CYREG_UDB_PA5_CFG1
#define HCSR04_Echo_5__PA__CFG10 CYREG_UDB_PA5_CFG10
#define HCSR04_Echo_5__PA__CFG11 CYREG_UDB_PA5_CFG11
#define HCSR04_Echo_5__PA__CFG12 CYREG_UDB_PA5_CFG12
#define HCSR04_Echo_5__PA__CFG13 CYREG_UDB_PA5_CFG13
#define HCSR04_Echo_5__PA__CFG14 CYREG_UDB_PA5_CFG14
#define HCSR04_Echo_5__PA__CFG2 CYREG_UDB_PA5_CFG2
#define HCSR04_Echo_5__PA__CFG3 CYREG_UDB_PA5_CFG3
#define HCSR04_Echo_5__PA__CFG4 CYREG_UDB_PA5_CFG4
#define HCSR04_Echo_5__PA__CFG5 CYREG_UDB_PA5_CFG5
#define HCSR04_Echo_5__PA__CFG6 CYREG_UDB_PA5_CFG6
#define HCSR04_Echo_5__PA__CFG7 CYREG_UDB_PA5_CFG7
#define HCSR04_Echo_5__PA__CFG8 CYREG_UDB_PA5_CFG8
#define HCSR04_Echo_5__PA__CFG9 CYREG_UDB_PA5_CFG9
#define HCSR04_Echo_5__PC CYREG_GPIO_PRT4_PC
#define HCSR04_Echo_5__PC2 CYREG_GPIO_PRT4_PC2
#define HCSR04_Echo_5__PORT 4u
#define HCSR04_Echo_5__PS CYREG_GPIO_PRT4_PS
#define HCSR04_Echo_5__SHIFT 7

/* HCSR04_Echo_6 */
#define HCSR04_Echo_6__0__DR CYREG_GPIO_PRT0_DR
#define HCSR04_Echo_6__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define HCSR04_Echo_6__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define HCSR04_Echo_6__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define HCSR04_Echo_6__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define HCSR04_Echo_6__0__HSIOM_MASK 0x000F0000u
#define HCSR04_Echo_6__0__HSIOM_SHIFT 16u
#define HCSR04_Echo_6__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define HCSR04_Echo_6__0__INTR CYREG_GPIO_PRT0_INTR
#define HCSR04_Echo_6__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define HCSR04_Echo_6__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define HCSR04_Echo_6__0__MASK 0x10u
#define HCSR04_Echo_6__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define HCSR04_Echo_6__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define HCSR04_Echo_6__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define HCSR04_Echo_6__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define HCSR04_Echo_6__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define HCSR04_Echo_6__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define HCSR04_Echo_6__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define HCSR04_Echo_6__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define HCSR04_Echo_6__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define HCSR04_Echo_6__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define HCSR04_Echo_6__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define HCSR04_Echo_6__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define HCSR04_Echo_6__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define HCSR04_Echo_6__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define HCSR04_Echo_6__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define HCSR04_Echo_6__0__PC CYREG_GPIO_PRT0_PC
#define HCSR04_Echo_6__0__PC2 CYREG_GPIO_PRT0_PC2
#define HCSR04_Echo_6__0__PORT 0u
#define HCSR04_Echo_6__0__PS CYREG_GPIO_PRT0_PS
#define HCSR04_Echo_6__0__SHIFT 4
#define HCSR04_Echo_6__DR CYREG_GPIO_PRT0_DR
#define HCSR04_Echo_6__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define HCSR04_Echo_6__DR_INV CYREG_GPIO_PRT0_DR_INV
#define HCSR04_Echo_6__DR_SET CYREG_GPIO_PRT0_DR_SET
#define HCSR04_Echo_6__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define HCSR04_Echo_6__INTR CYREG_GPIO_PRT0_INTR
#define HCSR04_Echo_6__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define HCSR04_Echo_6__INTSTAT CYREG_GPIO_PRT0_INTR
#define HCSR04_Echo_6__MASK 0x10u
#define HCSR04_Echo_6__PA__CFG0 CYREG_UDB_PA4_CFG0
#define HCSR04_Echo_6__PA__CFG1 CYREG_UDB_PA4_CFG1
#define HCSR04_Echo_6__PA__CFG10 CYREG_UDB_PA4_CFG10
#define HCSR04_Echo_6__PA__CFG11 CYREG_UDB_PA4_CFG11
#define HCSR04_Echo_6__PA__CFG12 CYREG_UDB_PA4_CFG12
#define HCSR04_Echo_6__PA__CFG13 CYREG_UDB_PA4_CFG13
#define HCSR04_Echo_6__PA__CFG14 CYREG_UDB_PA4_CFG14
#define HCSR04_Echo_6__PA__CFG2 CYREG_UDB_PA4_CFG2
#define HCSR04_Echo_6__PA__CFG3 CYREG_UDB_PA4_CFG3
#define HCSR04_Echo_6__PA__CFG4 CYREG_UDB_PA4_CFG4
#define HCSR04_Echo_6__PA__CFG5 CYREG_UDB_PA4_CFG5
#define HCSR04_Echo_6__PA__CFG6 CYREG_UDB_PA4_CFG6
#define HCSR04_Echo_6__PA__CFG7 CYREG_UDB_PA4_CFG7
#define HCSR04_Echo_6__PA__CFG8 CYREG_UDB_PA4_CFG8
#define HCSR04_Echo_6__PA__CFG9 CYREG_UDB_PA4_CFG9
#define HCSR04_Echo_6__PC CYREG_GPIO_PRT0_PC
#define HCSR04_Echo_6__PC2 CYREG_GPIO_PRT0_PC2
#define HCSR04_Echo_6__PORT 0u
#define HCSR04_Echo_6__PS CYREG_GPIO_PRT0_PS
#define HCSR04_Echo_6__SHIFT 4

/* HCSR04_Echo_7 */
#define HCSR04_Echo_7__0__DR CYREG_GPIO_PRT11_DR
#define HCSR04_Echo_7__0__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define HCSR04_Echo_7__0__DR_INV CYREG_GPIO_PRT11_DR_INV
#define HCSR04_Echo_7__0__DR_SET CYREG_GPIO_PRT11_DR_SET
#define HCSR04_Echo_7__0__HSIOM CYREG_HSIOM_PORT_SEL11
#define HCSR04_Echo_7__0__HSIOM_MASK 0x0000000Fu
#define HCSR04_Echo_7__0__HSIOM_SHIFT 0u
#define HCSR04_Echo_7__0__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define HCSR04_Echo_7__0__INTR CYREG_GPIO_PRT11_INTR
#define HCSR04_Echo_7__0__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define HCSR04_Echo_7__0__INTSTAT CYREG_GPIO_PRT11_INTR
#define HCSR04_Echo_7__0__MASK 0x01u
#define HCSR04_Echo_7__0__PA__CFG0 CYREG_UDB_PA6_CFG0
#define HCSR04_Echo_7__0__PA__CFG1 CYREG_UDB_PA6_CFG1
#define HCSR04_Echo_7__0__PA__CFG10 CYREG_UDB_PA6_CFG10
#define HCSR04_Echo_7__0__PA__CFG11 CYREG_UDB_PA6_CFG11
#define HCSR04_Echo_7__0__PA__CFG12 CYREG_UDB_PA6_CFG12
#define HCSR04_Echo_7__0__PA__CFG13 CYREG_UDB_PA6_CFG13
#define HCSR04_Echo_7__0__PA__CFG14 CYREG_UDB_PA6_CFG14
#define HCSR04_Echo_7__0__PA__CFG2 CYREG_UDB_PA6_CFG2
#define HCSR04_Echo_7__0__PA__CFG3 CYREG_UDB_PA6_CFG3
#define HCSR04_Echo_7__0__PA__CFG4 CYREG_UDB_PA6_CFG4
#define HCSR04_Echo_7__0__PA__CFG5 CYREG_UDB_PA6_CFG5
#define HCSR04_Echo_7__0__PA__CFG6 CYREG_UDB_PA6_CFG6
#define HCSR04_Echo_7__0__PA__CFG7 CYREG_UDB_PA6_CFG7
#define HCSR04_Echo_7__0__PA__CFG8 CYREG_UDB_PA6_CFG8
#define HCSR04_Echo_7__0__PA__CFG9 CYREG_UDB_PA6_CFG9
#define HCSR04_Echo_7__0__PC CYREG_GPIO_PRT11_PC
#define HCSR04_Echo_7__0__PC2 CYREG_GPIO_PRT11_PC2
#define HCSR04_Echo_7__0__PORT 11u
#define HCSR04_Echo_7__0__PS CYREG_GPIO_PRT11_PS
#define HCSR04_Echo_7__0__SHIFT 0
#define HCSR04_Echo_7__DR CYREG_GPIO_PRT11_DR
#define HCSR04_Echo_7__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define HCSR04_Echo_7__DR_INV CYREG_GPIO_PRT11_DR_INV
#define HCSR04_Echo_7__DR_SET CYREG_GPIO_PRT11_DR_SET
#define HCSR04_Echo_7__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define HCSR04_Echo_7__INTR CYREG_GPIO_PRT11_INTR
#define HCSR04_Echo_7__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define HCSR04_Echo_7__INTSTAT CYREG_GPIO_PRT11_INTR
#define HCSR04_Echo_7__MASK 0x01u
#define HCSR04_Echo_7__PA__CFG0 CYREG_UDB_PA6_CFG0
#define HCSR04_Echo_7__PA__CFG1 CYREG_UDB_PA6_CFG1
#define HCSR04_Echo_7__PA__CFG10 CYREG_UDB_PA6_CFG10
#define HCSR04_Echo_7__PA__CFG11 CYREG_UDB_PA6_CFG11
#define HCSR04_Echo_7__PA__CFG12 CYREG_UDB_PA6_CFG12
#define HCSR04_Echo_7__PA__CFG13 CYREG_UDB_PA6_CFG13
#define HCSR04_Echo_7__PA__CFG14 CYREG_UDB_PA6_CFG14
#define HCSR04_Echo_7__PA__CFG2 CYREG_UDB_PA6_CFG2
#define HCSR04_Echo_7__PA__CFG3 CYREG_UDB_PA6_CFG3
#define HCSR04_Echo_7__PA__CFG4 CYREG_UDB_PA6_CFG4
#define HCSR04_Echo_7__PA__CFG5 CYREG_UDB_PA6_CFG5
#define HCSR04_Echo_7__PA__CFG6 CYREG_UDB_PA6_CFG6
#define HCSR04_Echo_7__PA__CFG7 CYREG_UDB_PA6_CFG7
#define HCSR04_Echo_7__PA__CFG8 CYREG_UDB_PA6_CFG8
#define HCSR04_Echo_7__PA__CFG9 CYREG_UDB_PA6_CFG9
#define HCSR04_Echo_7__PC CYREG_GPIO_PRT11_PC
#define HCSR04_Echo_7__PC2 CYREG_GPIO_PRT11_PC2
#define HCSR04_Echo_7__PORT 11u
#define HCSR04_Echo_7__PS CYREG_GPIO_PRT11_PS
#define HCSR04_Echo_7__SHIFT 0

/* HCSR04_Echo_8 */
#define HCSR04_Echo_8__0__DR CYREG_GPIO_PRT5_DR
#define HCSR04_Echo_8__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define HCSR04_Echo_8__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define HCSR04_Echo_8__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define HCSR04_Echo_8__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define HCSR04_Echo_8__0__HSIOM_MASK 0x000F0000u
#define HCSR04_Echo_8__0__HSIOM_SHIFT 16u
#define HCSR04_Echo_8__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Echo_8__0__INTR CYREG_GPIO_PRT5_INTR
#define HCSR04_Echo_8__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Echo_8__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define HCSR04_Echo_8__0__MASK 0x10u
#define HCSR04_Echo_8__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define HCSR04_Echo_8__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define HCSR04_Echo_8__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define HCSR04_Echo_8__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define HCSR04_Echo_8__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define HCSR04_Echo_8__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define HCSR04_Echo_8__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define HCSR04_Echo_8__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define HCSR04_Echo_8__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define HCSR04_Echo_8__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define HCSR04_Echo_8__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define HCSR04_Echo_8__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define HCSR04_Echo_8__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define HCSR04_Echo_8__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define HCSR04_Echo_8__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define HCSR04_Echo_8__0__PC CYREG_GPIO_PRT5_PC
#define HCSR04_Echo_8__0__PC2 CYREG_GPIO_PRT5_PC2
#define HCSR04_Echo_8__0__PORT 5u
#define HCSR04_Echo_8__0__PS CYREG_GPIO_PRT5_PS
#define HCSR04_Echo_8__0__SHIFT 4
#define HCSR04_Echo_8__DR CYREG_GPIO_PRT5_DR
#define HCSR04_Echo_8__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define HCSR04_Echo_8__DR_INV CYREG_GPIO_PRT5_DR_INV
#define HCSR04_Echo_8__DR_SET CYREG_GPIO_PRT5_DR_SET
#define HCSR04_Echo_8__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Echo_8__INTR CYREG_GPIO_PRT5_INTR
#define HCSR04_Echo_8__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Echo_8__INTSTAT CYREG_GPIO_PRT5_INTR
#define HCSR04_Echo_8__MASK 0x10u
#define HCSR04_Echo_8__PA__CFG0 CYREG_UDB_PA0_CFG0
#define HCSR04_Echo_8__PA__CFG1 CYREG_UDB_PA0_CFG1
#define HCSR04_Echo_8__PA__CFG10 CYREG_UDB_PA0_CFG10
#define HCSR04_Echo_8__PA__CFG11 CYREG_UDB_PA0_CFG11
#define HCSR04_Echo_8__PA__CFG12 CYREG_UDB_PA0_CFG12
#define HCSR04_Echo_8__PA__CFG13 CYREG_UDB_PA0_CFG13
#define HCSR04_Echo_8__PA__CFG14 CYREG_UDB_PA0_CFG14
#define HCSR04_Echo_8__PA__CFG2 CYREG_UDB_PA0_CFG2
#define HCSR04_Echo_8__PA__CFG3 CYREG_UDB_PA0_CFG3
#define HCSR04_Echo_8__PA__CFG4 CYREG_UDB_PA0_CFG4
#define HCSR04_Echo_8__PA__CFG5 CYREG_UDB_PA0_CFG5
#define HCSR04_Echo_8__PA__CFG6 CYREG_UDB_PA0_CFG6
#define HCSR04_Echo_8__PA__CFG7 CYREG_UDB_PA0_CFG7
#define HCSR04_Echo_8__PA__CFG8 CYREG_UDB_PA0_CFG8
#define HCSR04_Echo_8__PA__CFG9 CYREG_UDB_PA0_CFG9
#define HCSR04_Echo_8__PC CYREG_GPIO_PRT5_PC
#define HCSR04_Echo_8__PC2 CYREG_GPIO_PRT5_PC2
#define HCSR04_Echo_8__PORT 5u
#define HCSR04_Echo_8__PS CYREG_GPIO_PRT5_PS
#define HCSR04_Echo_8__SHIFT 4

/* HCSR04_Echo_9 */
#define HCSR04_Echo_9__0__DR CYREG_GPIO_PRT4_DR
#define HCSR04_Echo_9__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define HCSR04_Echo_9__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define HCSR04_Echo_9__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define HCSR04_Echo_9__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define HCSR04_Echo_9__0__HSIOM_MASK 0x0F000000u
#define HCSR04_Echo_9__0__HSIOM_SHIFT 24u
#define HCSR04_Echo_9__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define HCSR04_Echo_9__0__INTR CYREG_GPIO_PRT4_INTR
#define HCSR04_Echo_9__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define HCSR04_Echo_9__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define HCSR04_Echo_9__0__MASK 0x40u
#define HCSR04_Echo_9__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define HCSR04_Echo_9__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define HCSR04_Echo_9__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define HCSR04_Echo_9__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define HCSR04_Echo_9__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define HCSR04_Echo_9__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define HCSR04_Echo_9__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define HCSR04_Echo_9__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define HCSR04_Echo_9__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define HCSR04_Echo_9__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define HCSR04_Echo_9__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define HCSR04_Echo_9__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define HCSR04_Echo_9__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define HCSR04_Echo_9__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define HCSR04_Echo_9__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define HCSR04_Echo_9__0__PC CYREG_GPIO_PRT4_PC
#define HCSR04_Echo_9__0__PC2 CYREG_GPIO_PRT4_PC2
#define HCSR04_Echo_9__0__PORT 4u
#define HCSR04_Echo_9__0__PS CYREG_GPIO_PRT4_PS
#define HCSR04_Echo_9__0__SHIFT 6
#define HCSR04_Echo_9__DR CYREG_GPIO_PRT4_DR
#define HCSR04_Echo_9__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define HCSR04_Echo_9__DR_INV CYREG_GPIO_PRT4_DR_INV
#define HCSR04_Echo_9__DR_SET CYREG_GPIO_PRT4_DR_SET
#define HCSR04_Echo_9__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define HCSR04_Echo_9__INTR CYREG_GPIO_PRT4_INTR
#define HCSR04_Echo_9__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define HCSR04_Echo_9__INTSTAT CYREG_GPIO_PRT4_INTR
#define HCSR04_Echo_9__MASK 0x40u
#define HCSR04_Echo_9__PA__CFG0 CYREG_UDB_PA5_CFG0
#define HCSR04_Echo_9__PA__CFG1 CYREG_UDB_PA5_CFG1
#define HCSR04_Echo_9__PA__CFG10 CYREG_UDB_PA5_CFG10
#define HCSR04_Echo_9__PA__CFG11 CYREG_UDB_PA5_CFG11
#define HCSR04_Echo_9__PA__CFG12 CYREG_UDB_PA5_CFG12
#define HCSR04_Echo_9__PA__CFG13 CYREG_UDB_PA5_CFG13
#define HCSR04_Echo_9__PA__CFG14 CYREG_UDB_PA5_CFG14
#define HCSR04_Echo_9__PA__CFG2 CYREG_UDB_PA5_CFG2
#define HCSR04_Echo_9__PA__CFG3 CYREG_UDB_PA5_CFG3
#define HCSR04_Echo_9__PA__CFG4 CYREG_UDB_PA5_CFG4
#define HCSR04_Echo_9__PA__CFG5 CYREG_UDB_PA5_CFG5
#define HCSR04_Echo_9__PA__CFG6 CYREG_UDB_PA5_CFG6
#define HCSR04_Echo_9__PA__CFG7 CYREG_UDB_PA5_CFG7
#define HCSR04_Echo_9__PA__CFG8 CYREG_UDB_PA5_CFG8
#define HCSR04_Echo_9__PA__CFG9 CYREG_UDB_PA5_CFG9
#define HCSR04_Echo_9__PC CYREG_GPIO_PRT4_PC
#define HCSR04_Echo_9__PC2 CYREG_GPIO_PRT4_PC2
#define HCSR04_Echo_9__PORT 4u
#define HCSR04_Echo_9__PS CYREG_GPIO_PRT4_PS
#define HCSR04_Echo_9__SHIFT 6

/* Left_HB25_PWM_cy_m0s8_tcpwm_1 */
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define Left_HB25_PWM_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* Left_HB25_PWM_Pin */
#define Left_HB25_PWM_Pin__0__DR CYREG_GPIO_PRT11_DR
#define Left_HB25_PWM_Pin__0__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define Left_HB25_PWM_Pin__0__DR_INV CYREG_GPIO_PRT11_DR_INV
#define Left_HB25_PWM_Pin__0__DR_SET CYREG_GPIO_PRT11_DR_SET
#define Left_HB25_PWM_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL11
#define Left_HB25_PWM_Pin__0__HSIOM_MASK 0x00000F00u
#define Left_HB25_PWM_Pin__0__HSIOM_SHIFT 8u
#define Left_HB25_PWM_Pin__0__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define Left_HB25_PWM_Pin__0__INTR CYREG_GPIO_PRT11_INTR
#define Left_HB25_PWM_Pin__0__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define Left_HB25_PWM_Pin__0__INTSTAT CYREG_GPIO_PRT11_INTR
#define Left_HB25_PWM_Pin__0__MASK 0x04u
#define Left_HB25_PWM_Pin__0__OUT_SEL CYREG_UDB_PA6_CFG10
#define Left_HB25_PWM_Pin__0__OUT_SEL_SHIFT 4u
#define Left_HB25_PWM_Pin__0__OUT_SEL_VAL 2u
#define Left_HB25_PWM_Pin__0__PA__CFG0 CYREG_UDB_PA6_CFG0
#define Left_HB25_PWM_Pin__0__PA__CFG1 CYREG_UDB_PA6_CFG1
#define Left_HB25_PWM_Pin__0__PA__CFG10 CYREG_UDB_PA6_CFG10
#define Left_HB25_PWM_Pin__0__PA__CFG11 CYREG_UDB_PA6_CFG11
#define Left_HB25_PWM_Pin__0__PA__CFG12 CYREG_UDB_PA6_CFG12
#define Left_HB25_PWM_Pin__0__PA__CFG13 CYREG_UDB_PA6_CFG13
#define Left_HB25_PWM_Pin__0__PA__CFG14 CYREG_UDB_PA6_CFG14
#define Left_HB25_PWM_Pin__0__PA__CFG2 CYREG_UDB_PA6_CFG2
#define Left_HB25_PWM_Pin__0__PA__CFG3 CYREG_UDB_PA6_CFG3
#define Left_HB25_PWM_Pin__0__PA__CFG4 CYREG_UDB_PA6_CFG4
#define Left_HB25_PWM_Pin__0__PA__CFG5 CYREG_UDB_PA6_CFG5
#define Left_HB25_PWM_Pin__0__PA__CFG6 CYREG_UDB_PA6_CFG6
#define Left_HB25_PWM_Pin__0__PA__CFG7 CYREG_UDB_PA6_CFG7
#define Left_HB25_PWM_Pin__0__PA__CFG8 CYREG_UDB_PA6_CFG8
#define Left_HB25_PWM_Pin__0__PA__CFG9 CYREG_UDB_PA6_CFG9
#define Left_HB25_PWM_Pin__0__PC CYREG_GPIO_PRT11_PC
#define Left_HB25_PWM_Pin__0__PC2 CYREG_GPIO_PRT11_PC2
#define Left_HB25_PWM_Pin__0__PORT 11u
#define Left_HB25_PWM_Pin__0__PS CYREG_GPIO_PRT11_PS
#define Left_HB25_PWM_Pin__0__SHIFT 2
#define Left_HB25_PWM_Pin__DR CYREG_GPIO_PRT11_DR
#define Left_HB25_PWM_Pin__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define Left_HB25_PWM_Pin__DR_INV CYREG_GPIO_PRT11_DR_INV
#define Left_HB25_PWM_Pin__DR_SET CYREG_GPIO_PRT11_DR_SET
#define Left_HB25_PWM_Pin__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define Left_HB25_PWM_Pin__INTR CYREG_GPIO_PRT11_INTR
#define Left_HB25_PWM_Pin__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define Left_HB25_PWM_Pin__INTSTAT CYREG_GPIO_PRT11_INTR
#define Left_HB25_PWM_Pin__MASK 0x04u
#define Left_HB25_PWM_Pin__PA__CFG0 CYREG_UDB_PA6_CFG0
#define Left_HB25_PWM_Pin__PA__CFG1 CYREG_UDB_PA6_CFG1
#define Left_HB25_PWM_Pin__PA__CFG10 CYREG_UDB_PA6_CFG10
#define Left_HB25_PWM_Pin__PA__CFG11 CYREG_UDB_PA6_CFG11
#define Left_HB25_PWM_Pin__PA__CFG12 CYREG_UDB_PA6_CFG12
#define Left_HB25_PWM_Pin__PA__CFG13 CYREG_UDB_PA6_CFG13
#define Left_HB25_PWM_Pin__PA__CFG14 CYREG_UDB_PA6_CFG14
#define Left_HB25_PWM_Pin__PA__CFG2 CYREG_UDB_PA6_CFG2
#define Left_HB25_PWM_Pin__PA__CFG3 CYREG_UDB_PA6_CFG3
#define Left_HB25_PWM_Pin__PA__CFG4 CYREG_UDB_PA6_CFG4
#define Left_HB25_PWM_Pin__PA__CFG5 CYREG_UDB_PA6_CFG5
#define Left_HB25_PWM_Pin__PA__CFG6 CYREG_UDB_PA6_CFG6
#define Left_HB25_PWM_Pin__PA__CFG7 CYREG_UDB_PA6_CFG7
#define Left_HB25_PWM_Pin__PA__CFG8 CYREG_UDB_PA6_CFG8
#define Left_HB25_PWM_Pin__PA__CFG9 CYREG_UDB_PA6_CFG9
#define Left_HB25_PWM_Pin__PC CYREG_GPIO_PRT11_PC
#define Left_HB25_PWM_Pin__PC2 CYREG_GPIO_PRT11_PC2
#define Left_HB25_PWM_Pin__PORT 11u
#define Left_HB25_PWM_Pin__PS CYREG_GPIO_PRT11_PS
#define Left_HB25_PWM_Pin__SHIFT 2

/* HCSR04_Control */
#define HCSR04_Control_Sync_ctrl_reg__0__MASK 0x01u
#define HCSR04_Control_Sync_ctrl_reg__0__POS 0
#define HCSR04_Control_Sync_ctrl_reg__1__MASK 0x02u
#define HCSR04_Control_Sync_ctrl_reg__1__POS 1
#define HCSR04_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL4
#define HCSR04_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL4
#define HCSR04_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL4
#define HCSR04_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL4
#define HCSR04_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL4
#define HCSR04_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK4
#define HCSR04_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK4
#define HCSR04_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK4
#define HCSR04_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK4
#define HCSR04_Control_Sync_ctrl_reg__2__MASK 0x04u
#define HCSR04_Control_Sync_ctrl_reg__2__POS 2
#define HCSR04_Control_Sync_ctrl_reg__3__MASK 0x08u
#define HCSR04_Control_Sync_ctrl_reg__3__POS 3
#define HCSR04_Control_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL4
#define HCSR04_Control_Sync_ctrl_reg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL4
#define HCSR04_Control_Sync_ctrl_reg__32BIT_COUNT_REG CYREG_UDB_W32_CTL4
#define HCSR04_Control_Sync_ctrl_reg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK4
#define HCSR04_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL4
#define HCSR04_Control_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL4
#define HCSR04_Control_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST4
#define HCSR04_Control_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL4
#define HCSR04_Control_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST4
#define HCSR04_Control_Sync_ctrl_reg__MASK 0x0Fu
#define HCSR04_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK4
#define HCSR04_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK4
#define HCSR04_Control_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK4

/* HCSR04_Echo_10 */
#define HCSR04_Echo_10__0__DR CYREG_GPIO_PRT5_DR
#define HCSR04_Echo_10__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define HCSR04_Echo_10__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define HCSR04_Echo_10__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define HCSR04_Echo_10__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define HCSR04_Echo_10__0__HSIOM_MASK 0x00000F00u
#define HCSR04_Echo_10__0__HSIOM_SHIFT 8u
#define HCSR04_Echo_10__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Echo_10__0__INTR CYREG_GPIO_PRT5_INTR
#define HCSR04_Echo_10__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Echo_10__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define HCSR04_Echo_10__0__MASK 0x04u
#define HCSR04_Echo_10__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define HCSR04_Echo_10__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define HCSR04_Echo_10__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define HCSR04_Echo_10__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define HCSR04_Echo_10__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define HCSR04_Echo_10__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define HCSR04_Echo_10__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define HCSR04_Echo_10__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define HCSR04_Echo_10__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define HCSR04_Echo_10__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define HCSR04_Echo_10__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define HCSR04_Echo_10__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define HCSR04_Echo_10__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define HCSR04_Echo_10__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define HCSR04_Echo_10__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define HCSR04_Echo_10__0__PC CYREG_GPIO_PRT5_PC
#define HCSR04_Echo_10__0__PC2 CYREG_GPIO_PRT5_PC2
#define HCSR04_Echo_10__0__PORT 5u
#define HCSR04_Echo_10__0__PS CYREG_GPIO_PRT5_PS
#define HCSR04_Echo_10__0__SHIFT 2
#define HCSR04_Echo_10__DR CYREG_GPIO_PRT5_DR
#define HCSR04_Echo_10__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define HCSR04_Echo_10__DR_INV CYREG_GPIO_PRT5_DR_INV
#define HCSR04_Echo_10__DR_SET CYREG_GPIO_PRT5_DR_SET
#define HCSR04_Echo_10__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Echo_10__INTR CYREG_GPIO_PRT5_INTR
#define HCSR04_Echo_10__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Echo_10__INTSTAT CYREG_GPIO_PRT5_INTR
#define HCSR04_Echo_10__MASK 0x04u
#define HCSR04_Echo_10__PA__CFG0 CYREG_UDB_PA0_CFG0
#define HCSR04_Echo_10__PA__CFG1 CYREG_UDB_PA0_CFG1
#define HCSR04_Echo_10__PA__CFG10 CYREG_UDB_PA0_CFG10
#define HCSR04_Echo_10__PA__CFG11 CYREG_UDB_PA0_CFG11
#define HCSR04_Echo_10__PA__CFG12 CYREG_UDB_PA0_CFG12
#define HCSR04_Echo_10__PA__CFG13 CYREG_UDB_PA0_CFG13
#define HCSR04_Echo_10__PA__CFG14 CYREG_UDB_PA0_CFG14
#define HCSR04_Echo_10__PA__CFG2 CYREG_UDB_PA0_CFG2
#define HCSR04_Echo_10__PA__CFG3 CYREG_UDB_PA0_CFG3
#define HCSR04_Echo_10__PA__CFG4 CYREG_UDB_PA0_CFG4
#define HCSR04_Echo_10__PA__CFG5 CYREG_UDB_PA0_CFG5
#define HCSR04_Echo_10__PA__CFG6 CYREG_UDB_PA0_CFG6
#define HCSR04_Echo_10__PA__CFG7 CYREG_UDB_PA0_CFG7
#define HCSR04_Echo_10__PA__CFG8 CYREG_UDB_PA0_CFG8
#define HCSR04_Echo_10__PA__CFG9 CYREG_UDB_PA0_CFG9
#define HCSR04_Echo_10__PC CYREG_GPIO_PRT5_PC
#define HCSR04_Echo_10__PC2 CYREG_GPIO_PRT5_PC2
#define HCSR04_Echo_10__PORT 5u
#define HCSR04_Echo_10__PS CYREG_GPIO_PRT5_PS
#define HCSR04_Echo_10__SHIFT 2

/* HCSR04_Echo_11 */
#define HCSR04_Echo_11__0__DR CYREG_GPIO_PRT4_DR
#define HCSR04_Echo_11__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define HCSR04_Echo_11__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define HCSR04_Echo_11__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define HCSR04_Echo_11__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define HCSR04_Echo_11__0__HSIOM_MASK 0x00F00000u
#define HCSR04_Echo_11__0__HSIOM_SHIFT 20u
#define HCSR04_Echo_11__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define HCSR04_Echo_11__0__INTR CYREG_GPIO_PRT4_INTR
#define HCSR04_Echo_11__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define HCSR04_Echo_11__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define HCSR04_Echo_11__0__MASK 0x20u
#define HCSR04_Echo_11__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define HCSR04_Echo_11__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define HCSR04_Echo_11__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define HCSR04_Echo_11__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define HCSR04_Echo_11__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define HCSR04_Echo_11__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define HCSR04_Echo_11__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define HCSR04_Echo_11__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define HCSR04_Echo_11__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define HCSR04_Echo_11__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define HCSR04_Echo_11__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define HCSR04_Echo_11__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define HCSR04_Echo_11__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define HCSR04_Echo_11__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define HCSR04_Echo_11__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define HCSR04_Echo_11__0__PC CYREG_GPIO_PRT4_PC
#define HCSR04_Echo_11__0__PC2 CYREG_GPIO_PRT4_PC2
#define HCSR04_Echo_11__0__PORT 4u
#define HCSR04_Echo_11__0__PS CYREG_GPIO_PRT4_PS
#define HCSR04_Echo_11__0__SHIFT 5
#define HCSR04_Echo_11__DR CYREG_GPIO_PRT4_DR
#define HCSR04_Echo_11__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define HCSR04_Echo_11__DR_INV CYREG_GPIO_PRT4_DR_INV
#define HCSR04_Echo_11__DR_SET CYREG_GPIO_PRT4_DR_SET
#define HCSR04_Echo_11__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define HCSR04_Echo_11__INTR CYREG_GPIO_PRT4_INTR
#define HCSR04_Echo_11__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define HCSR04_Echo_11__INTSTAT CYREG_GPIO_PRT4_INTR
#define HCSR04_Echo_11__MASK 0x20u
#define HCSR04_Echo_11__PA__CFG0 CYREG_UDB_PA5_CFG0
#define HCSR04_Echo_11__PA__CFG1 CYREG_UDB_PA5_CFG1
#define HCSR04_Echo_11__PA__CFG10 CYREG_UDB_PA5_CFG10
#define HCSR04_Echo_11__PA__CFG11 CYREG_UDB_PA5_CFG11
#define HCSR04_Echo_11__PA__CFG12 CYREG_UDB_PA5_CFG12
#define HCSR04_Echo_11__PA__CFG13 CYREG_UDB_PA5_CFG13
#define HCSR04_Echo_11__PA__CFG14 CYREG_UDB_PA5_CFG14
#define HCSR04_Echo_11__PA__CFG2 CYREG_UDB_PA5_CFG2
#define HCSR04_Echo_11__PA__CFG3 CYREG_UDB_PA5_CFG3
#define HCSR04_Echo_11__PA__CFG4 CYREG_UDB_PA5_CFG4
#define HCSR04_Echo_11__PA__CFG5 CYREG_UDB_PA5_CFG5
#define HCSR04_Echo_11__PA__CFG6 CYREG_UDB_PA5_CFG6
#define HCSR04_Echo_11__PA__CFG7 CYREG_UDB_PA5_CFG7
#define HCSR04_Echo_11__PA__CFG8 CYREG_UDB_PA5_CFG8
#define HCSR04_Echo_11__PA__CFG9 CYREG_UDB_PA5_CFG9
#define HCSR04_Echo_11__PC CYREG_GPIO_PRT4_PC
#define HCSR04_Echo_11__PC2 CYREG_GPIO_PRT4_PC2
#define HCSR04_Echo_11__PORT 4u
#define HCSR04_Echo_11__PS CYREG_GPIO_PRT4_PS
#define HCSR04_Echo_11__SHIFT 5

/* HCSR04_Echo_12 */
#define HCSR04_Echo_12__0__DR CYREG_GPIO_PRT5_DR
#define HCSR04_Echo_12__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define HCSR04_Echo_12__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define HCSR04_Echo_12__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define HCSR04_Echo_12__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define HCSR04_Echo_12__0__HSIOM_MASK 0x0000000Fu
#define HCSR04_Echo_12__0__HSIOM_SHIFT 0u
#define HCSR04_Echo_12__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Echo_12__0__INTR CYREG_GPIO_PRT5_INTR
#define HCSR04_Echo_12__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Echo_12__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define HCSR04_Echo_12__0__MASK 0x01u
#define HCSR04_Echo_12__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define HCSR04_Echo_12__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define HCSR04_Echo_12__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define HCSR04_Echo_12__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define HCSR04_Echo_12__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define HCSR04_Echo_12__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define HCSR04_Echo_12__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define HCSR04_Echo_12__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define HCSR04_Echo_12__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define HCSR04_Echo_12__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define HCSR04_Echo_12__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define HCSR04_Echo_12__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define HCSR04_Echo_12__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define HCSR04_Echo_12__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define HCSR04_Echo_12__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define HCSR04_Echo_12__0__PC CYREG_GPIO_PRT5_PC
#define HCSR04_Echo_12__0__PC2 CYREG_GPIO_PRT5_PC2
#define HCSR04_Echo_12__0__PORT 5u
#define HCSR04_Echo_12__0__PS CYREG_GPIO_PRT5_PS
#define HCSR04_Echo_12__0__SHIFT 0
#define HCSR04_Echo_12__DR CYREG_GPIO_PRT5_DR
#define HCSR04_Echo_12__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define HCSR04_Echo_12__DR_INV CYREG_GPIO_PRT5_DR_INV
#define HCSR04_Echo_12__DR_SET CYREG_GPIO_PRT5_DR_SET
#define HCSR04_Echo_12__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Echo_12__INTR CYREG_GPIO_PRT5_INTR
#define HCSR04_Echo_12__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Echo_12__INTSTAT CYREG_GPIO_PRT5_INTR
#define HCSR04_Echo_12__MASK 0x01u
#define HCSR04_Echo_12__PA__CFG0 CYREG_UDB_PA0_CFG0
#define HCSR04_Echo_12__PA__CFG1 CYREG_UDB_PA0_CFG1
#define HCSR04_Echo_12__PA__CFG10 CYREG_UDB_PA0_CFG10
#define HCSR04_Echo_12__PA__CFG11 CYREG_UDB_PA0_CFG11
#define HCSR04_Echo_12__PA__CFG12 CYREG_UDB_PA0_CFG12
#define HCSR04_Echo_12__PA__CFG13 CYREG_UDB_PA0_CFG13
#define HCSR04_Echo_12__PA__CFG14 CYREG_UDB_PA0_CFG14
#define HCSR04_Echo_12__PA__CFG2 CYREG_UDB_PA0_CFG2
#define HCSR04_Echo_12__PA__CFG3 CYREG_UDB_PA0_CFG3
#define HCSR04_Echo_12__PA__CFG4 CYREG_UDB_PA0_CFG4
#define HCSR04_Echo_12__PA__CFG5 CYREG_UDB_PA0_CFG5
#define HCSR04_Echo_12__PA__CFG6 CYREG_UDB_PA0_CFG6
#define HCSR04_Echo_12__PA__CFG7 CYREG_UDB_PA0_CFG7
#define HCSR04_Echo_12__PA__CFG8 CYREG_UDB_PA0_CFG8
#define HCSR04_Echo_12__PA__CFG9 CYREG_UDB_PA0_CFG9
#define HCSR04_Echo_12__PC CYREG_GPIO_PRT5_PC
#define HCSR04_Echo_12__PC2 CYREG_GPIO_PRT5_PC2
#define HCSR04_Echo_12__PORT 5u
#define HCSR04_Echo_12__PS CYREG_GPIO_PRT5_PS
#define HCSR04_Echo_12__SHIFT 0

/* HCSR04_Echo_13 */
#define HCSR04_Echo_13__0__DR CYREG_GPIO_PRT4_DR
#define HCSR04_Echo_13__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define HCSR04_Echo_13__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define HCSR04_Echo_13__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define HCSR04_Echo_13__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define HCSR04_Echo_13__0__HSIOM_MASK 0x00000F00u
#define HCSR04_Echo_13__0__HSIOM_SHIFT 8u
#define HCSR04_Echo_13__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define HCSR04_Echo_13__0__INTR CYREG_GPIO_PRT4_INTR
#define HCSR04_Echo_13__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define HCSR04_Echo_13__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define HCSR04_Echo_13__0__MASK 0x04u
#define HCSR04_Echo_13__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define HCSR04_Echo_13__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define HCSR04_Echo_13__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define HCSR04_Echo_13__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define HCSR04_Echo_13__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define HCSR04_Echo_13__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define HCSR04_Echo_13__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define HCSR04_Echo_13__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define HCSR04_Echo_13__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define HCSR04_Echo_13__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define HCSR04_Echo_13__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define HCSR04_Echo_13__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define HCSR04_Echo_13__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define HCSR04_Echo_13__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define HCSR04_Echo_13__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define HCSR04_Echo_13__0__PC CYREG_GPIO_PRT4_PC
#define HCSR04_Echo_13__0__PC2 CYREG_GPIO_PRT4_PC2
#define HCSR04_Echo_13__0__PORT 4u
#define HCSR04_Echo_13__0__PS CYREG_GPIO_PRT4_PS
#define HCSR04_Echo_13__0__SHIFT 2
#define HCSR04_Echo_13__DR CYREG_GPIO_PRT4_DR
#define HCSR04_Echo_13__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define HCSR04_Echo_13__DR_INV CYREG_GPIO_PRT4_DR_INV
#define HCSR04_Echo_13__DR_SET CYREG_GPIO_PRT4_DR_SET
#define HCSR04_Echo_13__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define HCSR04_Echo_13__INTR CYREG_GPIO_PRT4_INTR
#define HCSR04_Echo_13__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define HCSR04_Echo_13__INTSTAT CYREG_GPIO_PRT4_INTR
#define HCSR04_Echo_13__MASK 0x04u
#define HCSR04_Echo_13__PA__CFG0 CYREG_UDB_PA5_CFG0
#define HCSR04_Echo_13__PA__CFG1 CYREG_UDB_PA5_CFG1
#define HCSR04_Echo_13__PA__CFG10 CYREG_UDB_PA5_CFG10
#define HCSR04_Echo_13__PA__CFG11 CYREG_UDB_PA5_CFG11
#define HCSR04_Echo_13__PA__CFG12 CYREG_UDB_PA5_CFG12
#define HCSR04_Echo_13__PA__CFG13 CYREG_UDB_PA5_CFG13
#define HCSR04_Echo_13__PA__CFG14 CYREG_UDB_PA5_CFG14
#define HCSR04_Echo_13__PA__CFG2 CYREG_UDB_PA5_CFG2
#define HCSR04_Echo_13__PA__CFG3 CYREG_UDB_PA5_CFG3
#define HCSR04_Echo_13__PA__CFG4 CYREG_UDB_PA5_CFG4
#define HCSR04_Echo_13__PA__CFG5 CYREG_UDB_PA5_CFG5
#define HCSR04_Echo_13__PA__CFG6 CYREG_UDB_PA5_CFG6
#define HCSR04_Echo_13__PA__CFG7 CYREG_UDB_PA5_CFG7
#define HCSR04_Echo_13__PA__CFG8 CYREG_UDB_PA5_CFG8
#define HCSR04_Echo_13__PA__CFG9 CYREG_UDB_PA5_CFG9
#define HCSR04_Echo_13__PC CYREG_GPIO_PRT4_PC
#define HCSR04_Echo_13__PC2 CYREG_GPIO_PRT4_PC2
#define HCSR04_Echo_13__PORT 4u
#define HCSR04_Echo_13__PS CYREG_GPIO_PRT4_PS
#define HCSR04_Echo_13__SHIFT 2

/* HCSR04_Echo_14 */
#define HCSR04_Echo_14__0__DR CYREG_GPIO_PRT4_DR
#define HCSR04_Echo_14__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define HCSR04_Echo_14__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define HCSR04_Echo_14__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define HCSR04_Echo_14__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define HCSR04_Echo_14__0__HSIOM_MASK 0x0000F000u
#define HCSR04_Echo_14__0__HSIOM_SHIFT 12u
#define HCSR04_Echo_14__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define HCSR04_Echo_14__0__INTR CYREG_GPIO_PRT4_INTR
#define HCSR04_Echo_14__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define HCSR04_Echo_14__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define HCSR04_Echo_14__0__MASK 0x08u
#define HCSR04_Echo_14__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define HCSR04_Echo_14__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define HCSR04_Echo_14__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define HCSR04_Echo_14__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define HCSR04_Echo_14__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define HCSR04_Echo_14__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define HCSR04_Echo_14__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define HCSR04_Echo_14__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define HCSR04_Echo_14__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define HCSR04_Echo_14__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define HCSR04_Echo_14__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define HCSR04_Echo_14__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define HCSR04_Echo_14__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define HCSR04_Echo_14__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define HCSR04_Echo_14__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define HCSR04_Echo_14__0__PC CYREG_GPIO_PRT4_PC
#define HCSR04_Echo_14__0__PC2 CYREG_GPIO_PRT4_PC2
#define HCSR04_Echo_14__0__PORT 4u
#define HCSR04_Echo_14__0__PS CYREG_GPIO_PRT4_PS
#define HCSR04_Echo_14__0__SHIFT 3
#define HCSR04_Echo_14__DR CYREG_GPIO_PRT4_DR
#define HCSR04_Echo_14__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define HCSR04_Echo_14__DR_INV CYREG_GPIO_PRT4_DR_INV
#define HCSR04_Echo_14__DR_SET CYREG_GPIO_PRT4_DR_SET
#define HCSR04_Echo_14__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define HCSR04_Echo_14__INTR CYREG_GPIO_PRT4_INTR
#define HCSR04_Echo_14__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define HCSR04_Echo_14__INTSTAT CYREG_GPIO_PRT4_INTR
#define HCSR04_Echo_14__MASK 0x08u
#define HCSR04_Echo_14__PA__CFG0 CYREG_UDB_PA5_CFG0
#define HCSR04_Echo_14__PA__CFG1 CYREG_UDB_PA5_CFG1
#define HCSR04_Echo_14__PA__CFG10 CYREG_UDB_PA5_CFG10
#define HCSR04_Echo_14__PA__CFG11 CYREG_UDB_PA5_CFG11
#define HCSR04_Echo_14__PA__CFG12 CYREG_UDB_PA5_CFG12
#define HCSR04_Echo_14__PA__CFG13 CYREG_UDB_PA5_CFG13
#define HCSR04_Echo_14__PA__CFG14 CYREG_UDB_PA5_CFG14
#define HCSR04_Echo_14__PA__CFG2 CYREG_UDB_PA5_CFG2
#define HCSR04_Echo_14__PA__CFG3 CYREG_UDB_PA5_CFG3
#define HCSR04_Echo_14__PA__CFG4 CYREG_UDB_PA5_CFG4
#define HCSR04_Echo_14__PA__CFG5 CYREG_UDB_PA5_CFG5
#define HCSR04_Echo_14__PA__CFG6 CYREG_UDB_PA5_CFG6
#define HCSR04_Echo_14__PA__CFG7 CYREG_UDB_PA5_CFG7
#define HCSR04_Echo_14__PA__CFG8 CYREG_UDB_PA5_CFG8
#define HCSR04_Echo_14__PA__CFG9 CYREG_UDB_PA5_CFG9
#define HCSR04_Echo_14__PC CYREG_GPIO_PRT4_PC
#define HCSR04_Echo_14__PC2 CYREG_GPIO_PRT4_PC2
#define HCSR04_Echo_14__PORT 4u
#define HCSR04_Echo_14__PS CYREG_GPIO_PRT4_PS
#define HCSR04_Echo_14__SHIFT 3

/* HCSR04_Echo_15 */
#define HCSR04_Echo_15__0__DR CYREG_GPIO_PRT5_DR
#define HCSR04_Echo_15__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define HCSR04_Echo_15__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define HCSR04_Echo_15__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define HCSR04_Echo_15__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define HCSR04_Echo_15__0__HSIOM_MASK 0x0000F000u
#define HCSR04_Echo_15__0__HSIOM_SHIFT 12u
#define HCSR04_Echo_15__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Echo_15__0__INTR CYREG_GPIO_PRT5_INTR
#define HCSR04_Echo_15__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Echo_15__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define HCSR04_Echo_15__0__MASK 0x08u
#define HCSR04_Echo_15__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define HCSR04_Echo_15__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define HCSR04_Echo_15__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define HCSR04_Echo_15__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define HCSR04_Echo_15__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define HCSR04_Echo_15__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define HCSR04_Echo_15__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define HCSR04_Echo_15__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define HCSR04_Echo_15__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define HCSR04_Echo_15__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define HCSR04_Echo_15__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define HCSR04_Echo_15__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define HCSR04_Echo_15__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define HCSR04_Echo_15__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define HCSR04_Echo_15__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define HCSR04_Echo_15__0__PC CYREG_GPIO_PRT5_PC
#define HCSR04_Echo_15__0__PC2 CYREG_GPIO_PRT5_PC2
#define HCSR04_Echo_15__0__PORT 5u
#define HCSR04_Echo_15__0__PS CYREG_GPIO_PRT5_PS
#define HCSR04_Echo_15__0__SHIFT 3
#define HCSR04_Echo_15__DR CYREG_GPIO_PRT5_DR
#define HCSR04_Echo_15__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define HCSR04_Echo_15__DR_INV CYREG_GPIO_PRT5_DR_INV
#define HCSR04_Echo_15__DR_SET CYREG_GPIO_PRT5_DR_SET
#define HCSR04_Echo_15__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Echo_15__INTR CYREG_GPIO_PRT5_INTR
#define HCSR04_Echo_15__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Echo_15__INTSTAT CYREG_GPIO_PRT5_INTR
#define HCSR04_Echo_15__MASK 0x08u
#define HCSR04_Echo_15__PA__CFG0 CYREG_UDB_PA0_CFG0
#define HCSR04_Echo_15__PA__CFG1 CYREG_UDB_PA0_CFG1
#define HCSR04_Echo_15__PA__CFG10 CYREG_UDB_PA0_CFG10
#define HCSR04_Echo_15__PA__CFG11 CYREG_UDB_PA0_CFG11
#define HCSR04_Echo_15__PA__CFG12 CYREG_UDB_PA0_CFG12
#define HCSR04_Echo_15__PA__CFG13 CYREG_UDB_PA0_CFG13
#define HCSR04_Echo_15__PA__CFG14 CYREG_UDB_PA0_CFG14
#define HCSR04_Echo_15__PA__CFG2 CYREG_UDB_PA0_CFG2
#define HCSR04_Echo_15__PA__CFG3 CYREG_UDB_PA0_CFG3
#define HCSR04_Echo_15__PA__CFG4 CYREG_UDB_PA0_CFG4
#define HCSR04_Echo_15__PA__CFG5 CYREG_UDB_PA0_CFG5
#define HCSR04_Echo_15__PA__CFG6 CYREG_UDB_PA0_CFG6
#define HCSR04_Echo_15__PA__CFG7 CYREG_UDB_PA0_CFG7
#define HCSR04_Echo_15__PA__CFG8 CYREG_UDB_PA0_CFG8
#define HCSR04_Echo_15__PA__CFG9 CYREG_UDB_PA0_CFG9
#define HCSR04_Echo_15__PC CYREG_GPIO_PRT5_PC
#define HCSR04_Echo_15__PC2 CYREG_GPIO_PRT5_PC2
#define HCSR04_Echo_15__PORT 5u
#define HCSR04_Echo_15__PS CYREG_GPIO_PRT5_PS
#define HCSR04_Echo_15__SHIFT 3

/* Left_Encoder_A */
#define Left_Encoder_A__0__DR CYREG_GPIO_PRT3_DR
#define Left_Encoder_A__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Left_Encoder_A__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Left_Encoder_A__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Left_Encoder_A__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Left_Encoder_A__0__HSIOM_MASK 0x000000F0u
#define Left_Encoder_A__0__HSIOM_SHIFT 4u
#define Left_Encoder_A__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Left_Encoder_A__0__INTR CYREG_GPIO_PRT3_INTR
#define Left_Encoder_A__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Left_Encoder_A__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Left_Encoder_A__0__MASK 0x02u
#define Left_Encoder_A__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define Left_Encoder_A__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define Left_Encoder_A__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define Left_Encoder_A__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define Left_Encoder_A__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define Left_Encoder_A__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define Left_Encoder_A__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define Left_Encoder_A__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define Left_Encoder_A__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define Left_Encoder_A__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define Left_Encoder_A__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define Left_Encoder_A__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define Left_Encoder_A__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define Left_Encoder_A__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define Left_Encoder_A__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define Left_Encoder_A__0__PC CYREG_GPIO_PRT3_PC
#define Left_Encoder_A__0__PC2 CYREG_GPIO_PRT3_PC2
#define Left_Encoder_A__0__PORT 3u
#define Left_Encoder_A__0__PS CYREG_GPIO_PRT3_PS
#define Left_Encoder_A__0__SHIFT 1
#define Left_Encoder_A__DR CYREG_GPIO_PRT3_DR
#define Left_Encoder_A__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Left_Encoder_A__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Left_Encoder_A__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Left_Encoder_A__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Left_Encoder_A__INTR CYREG_GPIO_PRT3_INTR
#define Left_Encoder_A__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Left_Encoder_A__INTSTAT CYREG_GPIO_PRT3_INTR
#define Left_Encoder_A__MASK 0x02u
#define Left_Encoder_A__PA__CFG0 CYREG_UDB_PA7_CFG0
#define Left_Encoder_A__PA__CFG1 CYREG_UDB_PA7_CFG1
#define Left_Encoder_A__PA__CFG10 CYREG_UDB_PA7_CFG10
#define Left_Encoder_A__PA__CFG11 CYREG_UDB_PA7_CFG11
#define Left_Encoder_A__PA__CFG12 CYREG_UDB_PA7_CFG12
#define Left_Encoder_A__PA__CFG13 CYREG_UDB_PA7_CFG13
#define Left_Encoder_A__PA__CFG14 CYREG_UDB_PA7_CFG14
#define Left_Encoder_A__PA__CFG2 CYREG_UDB_PA7_CFG2
#define Left_Encoder_A__PA__CFG3 CYREG_UDB_PA7_CFG3
#define Left_Encoder_A__PA__CFG4 CYREG_UDB_PA7_CFG4
#define Left_Encoder_A__PA__CFG5 CYREG_UDB_PA7_CFG5
#define Left_Encoder_A__PA__CFG6 CYREG_UDB_PA7_CFG6
#define Left_Encoder_A__PA__CFG7 CYREG_UDB_PA7_CFG7
#define Left_Encoder_A__PA__CFG8 CYREG_UDB_PA7_CFG8
#define Left_Encoder_A__PA__CFG9 CYREG_UDB_PA7_CFG9
#define Left_Encoder_A__PC CYREG_GPIO_PRT3_PC
#define Left_Encoder_A__PC2 CYREG_GPIO_PRT3_PC2
#define Left_Encoder_A__PORT 3u
#define Left_Encoder_A__PS CYREG_GPIO_PRT3_PS
#define Left_Encoder_A__SHIFT 1

/* Left_Encoder_B */
#define Left_Encoder_B__0__DR CYREG_GPIO_PRT11_DR
#define Left_Encoder_B__0__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define Left_Encoder_B__0__DR_INV CYREG_GPIO_PRT11_DR_INV
#define Left_Encoder_B__0__DR_SET CYREG_GPIO_PRT11_DR_SET
#define Left_Encoder_B__0__HSIOM CYREG_HSIOM_PORT_SEL11
#define Left_Encoder_B__0__HSIOM_MASK 0x00F00000u
#define Left_Encoder_B__0__HSIOM_SHIFT 20u
#define Left_Encoder_B__0__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define Left_Encoder_B__0__INTR CYREG_GPIO_PRT11_INTR
#define Left_Encoder_B__0__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define Left_Encoder_B__0__INTSTAT CYREG_GPIO_PRT11_INTR
#define Left_Encoder_B__0__MASK 0x20u
#define Left_Encoder_B__0__PA__CFG0 CYREG_UDB_PA6_CFG0
#define Left_Encoder_B__0__PA__CFG1 CYREG_UDB_PA6_CFG1
#define Left_Encoder_B__0__PA__CFG10 CYREG_UDB_PA6_CFG10
#define Left_Encoder_B__0__PA__CFG11 CYREG_UDB_PA6_CFG11
#define Left_Encoder_B__0__PA__CFG12 CYREG_UDB_PA6_CFG12
#define Left_Encoder_B__0__PA__CFG13 CYREG_UDB_PA6_CFG13
#define Left_Encoder_B__0__PA__CFG14 CYREG_UDB_PA6_CFG14
#define Left_Encoder_B__0__PA__CFG2 CYREG_UDB_PA6_CFG2
#define Left_Encoder_B__0__PA__CFG3 CYREG_UDB_PA6_CFG3
#define Left_Encoder_B__0__PA__CFG4 CYREG_UDB_PA6_CFG4
#define Left_Encoder_B__0__PA__CFG5 CYREG_UDB_PA6_CFG5
#define Left_Encoder_B__0__PA__CFG6 CYREG_UDB_PA6_CFG6
#define Left_Encoder_B__0__PA__CFG7 CYREG_UDB_PA6_CFG7
#define Left_Encoder_B__0__PA__CFG8 CYREG_UDB_PA6_CFG8
#define Left_Encoder_B__0__PA__CFG9 CYREG_UDB_PA6_CFG9
#define Left_Encoder_B__0__PC CYREG_GPIO_PRT11_PC
#define Left_Encoder_B__0__PC2 CYREG_GPIO_PRT11_PC2
#define Left_Encoder_B__0__PORT 11u
#define Left_Encoder_B__0__PS CYREG_GPIO_PRT11_PS
#define Left_Encoder_B__0__SHIFT 5
#define Left_Encoder_B__DR CYREG_GPIO_PRT11_DR
#define Left_Encoder_B__DR_CLR CYREG_GPIO_PRT11_DR_CLR
#define Left_Encoder_B__DR_INV CYREG_GPIO_PRT11_DR_INV
#define Left_Encoder_B__DR_SET CYREG_GPIO_PRT11_DR_SET
#define Left_Encoder_B__INTCFG CYREG_GPIO_PRT11_INTR_CFG
#define Left_Encoder_B__INTR CYREG_GPIO_PRT11_INTR
#define Left_Encoder_B__INTR_CFG CYREG_GPIO_PRT11_INTR_CFG
#define Left_Encoder_B__INTSTAT CYREG_GPIO_PRT11_INTR
#define Left_Encoder_B__MASK 0x20u
#define Left_Encoder_B__PA__CFG0 CYREG_UDB_PA6_CFG0
#define Left_Encoder_B__PA__CFG1 CYREG_UDB_PA6_CFG1
#define Left_Encoder_B__PA__CFG10 CYREG_UDB_PA6_CFG10
#define Left_Encoder_B__PA__CFG11 CYREG_UDB_PA6_CFG11
#define Left_Encoder_B__PA__CFG12 CYREG_UDB_PA6_CFG12
#define Left_Encoder_B__PA__CFG13 CYREG_UDB_PA6_CFG13
#define Left_Encoder_B__PA__CFG14 CYREG_UDB_PA6_CFG14
#define Left_Encoder_B__PA__CFG2 CYREG_UDB_PA6_CFG2
#define Left_Encoder_B__PA__CFG3 CYREG_UDB_PA6_CFG3
#define Left_Encoder_B__PA__CFG4 CYREG_UDB_PA6_CFG4
#define Left_Encoder_B__PA__CFG5 CYREG_UDB_PA6_CFG5
#define Left_Encoder_B__PA__CFG6 CYREG_UDB_PA6_CFG6
#define Left_Encoder_B__PA__CFG7 CYREG_UDB_PA6_CFG7
#define Left_Encoder_B__PA__CFG8 CYREG_UDB_PA6_CFG8
#define Left_Encoder_B__PA__CFG9 CYREG_UDB_PA6_CFG9
#define Left_Encoder_B__PC CYREG_GPIO_PRT11_PC
#define Left_Encoder_B__PC2 CYREG_GPIO_PRT11_PC2
#define Left_Encoder_B__PORT 11u
#define Left_Encoder_B__PS CYREG_GPIO_PRT11_PS
#define Left_Encoder_B__SHIFT 5

/* Right_HB25_PWM_cy_m0s8_tcpwm_1 */
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define Right_HB25_PWM_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* Right_HB25_PWM_Pin */
#define Right_HB25_PWM_Pin__0__DR CYREG_GPIO_PRT10_DR
#define Right_HB25_PWM_Pin__0__DR_CLR CYREG_GPIO_PRT10_DR_CLR
#define Right_HB25_PWM_Pin__0__DR_INV CYREG_GPIO_PRT10_DR_INV
#define Right_HB25_PWM_Pin__0__DR_SET CYREG_GPIO_PRT10_DR_SET
#define Right_HB25_PWM_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL10
#define Right_HB25_PWM_Pin__0__HSIOM_MASK 0x00000F00u
#define Right_HB25_PWM_Pin__0__HSIOM_SHIFT 8u
#define Right_HB25_PWM_Pin__0__INTCFG CYREG_GPIO_PRT10_INTR_CFG
#define Right_HB25_PWM_Pin__0__INTR CYREG_GPIO_PRT10_INTR
#define Right_HB25_PWM_Pin__0__INTR_CFG CYREG_GPIO_PRT10_INTR_CFG
#define Right_HB25_PWM_Pin__0__INTSTAT CYREG_GPIO_PRT10_INTR
#define Right_HB25_PWM_Pin__0__MASK 0x04u
#define Right_HB25_PWM_Pin__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define Right_HB25_PWM_Pin__0__OUT_SEL_SHIFT 4u
#define Right_HB25_PWM_Pin__0__OUT_SEL_VAL 1u
#define Right_HB25_PWM_Pin__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Right_HB25_PWM_Pin__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Right_HB25_PWM_Pin__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Right_HB25_PWM_Pin__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Right_HB25_PWM_Pin__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Right_HB25_PWM_Pin__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Right_HB25_PWM_Pin__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Right_HB25_PWM_Pin__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Right_HB25_PWM_Pin__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Right_HB25_PWM_Pin__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Right_HB25_PWM_Pin__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Right_HB25_PWM_Pin__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Right_HB25_PWM_Pin__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Right_HB25_PWM_Pin__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Right_HB25_PWM_Pin__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Right_HB25_PWM_Pin__0__PC CYREG_GPIO_PRT10_PC
#define Right_HB25_PWM_Pin__0__PC2 CYREG_GPIO_PRT10_PC2
#define Right_HB25_PWM_Pin__0__PORT 10u
#define Right_HB25_PWM_Pin__0__PS CYREG_GPIO_PRT10_PS
#define Right_HB25_PWM_Pin__0__SHIFT 2
#define Right_HB25_PWM_Pin__DR CYREG_GPIO_PRT10_DR
#define Right_HB25_PWM_Pin__DR_CLR CYREG_GPIO_PRT10_DR_CLR
#define Right_HB25_PWM_Pin__DR_INV CYREG_GPIO_PRT10_DR_INV
#define Right_HB25_PWM_Pin__DR_SET CYREG_GPIO_PRT10_DR_SET
#define Right_HB25_PWM_Pin__INTCFG CYREG_GPIO_PRT10_INTR_CFG
#define Right_HB25_PWM_Pin__INTR CYREG_GPIO_PRT10_INTR
#define Right_HB25_PWM_Pin__INTR_CFG CYREG_GPIO_PRT10_INTR_CFG
#define Right_HB25_PWM_Pin__INTSTAT CYREG_GPIO_PRT10_INTR
#define Right_HB25_PWM_Pin__MASK 0x04u
#define Right_HB25_PWM_Pin__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Right_HB25_PWM_Pin__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Right_HB25_PWM_Pin__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Right_HB25_PWM_Pin__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Right_HB25_PWM_Pin__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Right_HB25_PWM_Pin__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Right_HB25_PWM_Pin__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Right_HB25_PWM_Pin__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Right_HB25_PWM_Pin__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Right_HB25_PWM_Pin__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Right_HB25_PWM_Pin__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Right_HB25_PWM_Pin__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Right_HB25_PWM_Pin__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Right_HB25_PWM_Pin__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Right_HB25_PWM_Pin__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Right_HB25_PWM_Pin__PC CYREG_GPIO_PRT10_PC
#define Right_HB25_PWM_Pin__PC2 CYREG_GPIO_PRT10_PC2
#define Right_HB25_PWM_Pin__PORT 10u
#define Right_HB25_PWM_Pin__PS CYREG_GPIO_PRT10_PS
#define Right_HB25_PWM_Pin__SHIFT 2

/* Right_Encoder_A */
#define Right_Encoder_A__0__DR CYREG_GPIO_PRT10_DR
#define Right_Encoder_A__0__DR_CLR CYREG_GPIO_PRT10_DR_CLR
#define Right_Encoder_A__0__DR_INV CYREG_GPIO_PRT10_DR_INV
#define Right_Encoder_A__0__DR_SET CYREG_GPIO_PRT10_DR_SET
#define Right_Encoder_A__0__HSIOM CYREG_HSIOM_PORT_SEL10
#define Right_Encoder_A__0__HSIOM_MASK 0x0000F000u
#define Right_Encoder_A__0__HSIOM_SHIFT 12u
#define Right_Encoder_A__0__INTCFG CYREG_GPIO_PRT10_INTR_CFG
#define Right_Encoder_A__0__INTR CYREG_GPIO_PRT10_INTR
#define Right_Encoder_A__0__INTR_CFG CYREG_GPIO_PRT10_INTR_CFG
#define Right_Encoder_A__0__INTSTAT CYREG_GPIO_PRT10_INTR
#define Right_Encoder_A__0__MASK 0x08u
#define Right_Encoder_A__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Right_Encoder_A__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Right_Encoder_A__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Right_Encoder_A__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Right_Encoder_A__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Right_Encoder_A__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Right_Encoder_A__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Right_Encoder_A__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Right_Encoder_A__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Right_Encoder_A__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Right_Encoder_A__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Right_Encoder_A__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Right_Encoder_A__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Right_Encoder_A__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Right_Encoder_A__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Right_Encoder_A__0__PC CYREG_GPIO_PRT10_PC
#define Right_Encoder_A__0__PC2 CYREG_GPIO_PRT10_PC2
#define Right_Encoder_A__0__PORT 10u
#define Right_Encoder_A__0__PS CYREG_GPIO_PRT10_PS
#define Right_Encoder_A__0__SHIFT 3
#define Right_Encoder_A__DR CYREG_GPIO_PRT10_DR
#define Right_Encoder_A__DR_CLR CYREG_GPIO_PRT10_DR_CLR
#define Right_Encoder_A__DR_INV CYREG_GPIO_PRT10_DR_INV
#define Right_Encoder_A__DR_SET CYREG_GPIO_PRT10_DR_SET
#define Right_Encoder_A__INTCFG CYREG_GPIO_PRT10_INTR_CFG
#define Right_Encoder_A__INTR CYREG_GPIO_PRT10_INTR
#define Right_Encoder_A__INTR_CFG CYREG_GPIO_PRT10_INTR_CFG
#define Right_Encoder_A__INTSTAT CYREG_GPIO_PRT10_INTR
#define Right_Encoder_A__MASK 0x08u
#define Right_Encoder_A__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Right_Encoder_A__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Right_Encoder_A__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Right_Encoder_A__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Right_Encoder_A__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Right_Encoder_A__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Right_Encoder_A__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Right_Encoder_A__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Right_Encoder_A__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Right_Encoder_A__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Right_Encoder_A__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Right_Encoder_A__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Right_Encoder_A__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Right_Encoder_A__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Right_Encoder_A__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Right_Encoder_A__PC CYREG_GPIO_PRT10_PC
#define Right_Encoder_A__PC2 CYREG_GPIO_PRT10_PC2
#define Right_Encoder_A__PORT 10u
#define Right_Encoder_A__PS CYREG_GPIO_PRT10_PS
#define Right_Encoder_A__SHIFT 3

/* Right_Encoder_B */
#define Right_Encoder_B__0__DR CYREG_GPIO_PRT0_DR
#define Right_Encoder_B__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Right_Encoder_B__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Right_Encoder_B__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Right_Encoder_B__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Right_Encoder_B__0__HSIOM_MASK 0x0F000000u
#define Right_Encoder_B__0__HSIOM_SHIFT 24u
#define Right_Encoder_B__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Right_Encoder_B__0__INTR CYREG_GPIO_PRT0_INTR
#define Right_Encoder_B__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Right_Encoder_B__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define Right_Encoder_B__0__MASK 0x40u
#define Right_Encoder_B__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define Right_Encoder_B__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define Right_Encoder_B__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define Right_Encoder_B__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define Right_Encoder_B__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define Right_Encoder_B__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define Right_Encoder_B__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define Right_Encoder_B__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define Right_Encoder_B__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define Right_Encoder_B__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define Right_Encoder_B__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define Right_Encoder_B__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define Right_Encoder_B__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define Right_Encoder_B__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define Right_Encoder_B__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define Right_Encoder_B__0__PC CYREG_GPIO_PRT0_PC
#define Right_Encoder_B__0__PC2 CYREG_GPIO_PRT0_PC2
#define Right_Encoder_B__0__PORT 0u
#define Right_Encoder_B__0__PS CYREG_GPIO_PRT0_PS
#define Right_Encoder_B__0__SHIFT 6
#define Right_Encoder_B__DR CYREG_GPIO_PRT0_DR
#define Right_Encoder_B__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Right_Encoder_B__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Right_Encoder_B__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Right_Encoder_B__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Right_Encoder_B__INTR CYREG_GPIO_PRT0_INTR
#define Right_Encoder_B__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Right_Encoder_B__INTSTAT CYREG_GPIO_PRT0_INTR
#define Right_Encoder_B__MASK 0x40u
#define Right_Encoder_B__PA__CFG0 CYREG_UDB_PA4_CFG0
#define Right_Encoder_B__PA__CFG1 CYREG_UDB_PA4_CFG1
#define Right_Encoder_B__PA__CFG10 CYREG_UDB_PA4_CFG10
#define Right_Encoder_B__PA__CFG11 CYREG_UDB_PA4_CFG11
#define Right_Encoder_B__PA__CFG12 CYREG_UDB_PA4_CFG12
#define Right_Encoder_B__PA__CFG13 CYREG_UDB_PA4_CFG13
#define Right_Encoder_B__PA__CFG14 CYREG_UDB_PA4_CFG14
#define Right_Encoder_B__PA__CFG2 CYREG_UDB_PA4_CFG2
#define Right_Encoder_B__PA__CFG3 CYREG_UDB_PA4_CFG3
#define Right_Encoder_B__PA__CFG4 CYREG_UDB_PA4_CFG4
#define Right_Encoder_B__PA__CFG5 CYREG_UDB_PA4_CFG5
#define Right_Encoder_B__PA__CFG6 CYREG_UDB_PA4_CFG6
#define Right_Encoder_B__PA__CFG7 CYREG_UDB_PA4_CFG7
#define Right_Encoder_B__PA__CFG8 CYREG_UDB_PA4_CFG8
#define Right_Encoder_B__PA__CFG9 CYREG_UDB_PA4_CFG9
#define Right_Encoder_B__PC CYREG_GPIO_PRT0_PC
#define Right_Encoder_B__PC2 CYREG_GPIO_PRT0_PC2
#define Right_Encoder_B__PORT 0u
#define Right_Encoder_B__PS CYREG_GPIO_PRT0_PS
#define Right_Encoder_B__SHIFT 6

/* HCSR04_Trigger_0 */
#define HCSR04_Trigger_0__0__DR CYREG_GPIO_PRT0_DR
#define HCSR04_Trigger_0__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define HCSR04_Trigger_0__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define HCSR04_Trigger_0__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define HCSR04_Trigger_0__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define HCSR04_Trigger_0__0__HSIOM_MASK 0x000000F0u
#define HCSR04_Trigger_0__0__HSIOM_SHIFT 4u
#define HCSR04_Trigger_0__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define HCSR04_Trigger_0__0__INTR CYREG_GPIO_PRT0_INTR
#define HCSR04_Trigger_0__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define HCSR04_Trigger_0__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define HCSR04_Trigger_0__0__MASK 0x02u
#define HCSR04_Trigger_0__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define HCSR04_Trigger_0__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define HCSR04_Trigger_0__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define HCSR04_Trigger_0__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define HCSR04_Trigger_0__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define HCSR04_Trigger_0__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define HCSR04_Trigger_0__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define HCSR04_Trigger_0__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define HCSR04_Trigger_0__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define HCSR04_Trigger_0__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define HCSR04_Trigger_0__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define HCSR04_Trigger_0__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define HCSR04_Trigger_0__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define HCSR04_Trigger_0__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define HCSR04_Trigger_0__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define HCSR04_Trigger_0__0__PC CYREG_GPIO_PRT0_PC
#define HCSR04_Trigger_0__0__PC2 CYREG_GPIO_PRT0_PC2
#define HCSR04_Trigger_0__0__PORT 0u
#define HCSR04_Trigger_0__0__PS CYREG_GPIO_PRT0_PS
#define HCSR04_Trigger_0__0__SHIFT 1
#define HCSR04_Trigger_0__DR CYREG_GPIO_PRT0_DR
#define HCSR04_Trigger_0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define HCSR04_Trigger_0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define HCSR04_Trigger_0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define HCSR04_Trigger_0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define HCSR04_Trigger_0__INTR CYREG_GPIO_PRT0_INTR
#define HCSR04_Trigger_0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define HCSR04_Trigger_0__INTSTAT CYREG_GPIO_PRT0_INTR
#define HCSR04_Trigger_0__MASK 0x02u
#define HCSR04_Trigger_0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define HCSR04_Trigger_0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define HCSR04_Trigger_0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define HCSR04_Trigger_0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define HCSR04_Trigger_0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define HCSR04_Trigger_0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define HCSR04_Trigger_0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define HCSR04_Trigger_0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define HCSR04_Trigger_0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define HCSR04_Trigger_0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define HCSR04_Trigger_0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define HCSR04_Trigger_0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define HCSR04_Trigger_0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define HCSR04_Trigger_0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define HCSR04_Trigger_0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define HCSR04_Trigger_0__PC CYREG_GPIO_PRT0_PC
#define HCSR04_Trigger_0__PC2 CYREG_GPIO_PRT0_PC2
#define HCSR04_Trigger_0__PORT 0u
#define HCSR04_Trigger_0__PS CYREG_GPIO_PRT0_PS
#define HCSR04_Trigger_0__SHIFT 1

/* HCSR04_Trigger_1 */
#define HCSR04_Trigger_1__0__DR CYREG_GPIO_PRT3_DR
#define HCSR04_Trigger_1__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define HCSR04_Trigger_1__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define HCSR04_Trigger_1__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define HCSR04_Trigger_1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define HCSR04_Trigger_1__0__HSIOM_MASK 0x000F0000u
#define HCSR04_Trigger_1__0__HSIOM_SHIFT 16u
#define HCSR04_Trigger_1__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define HCSR04_Trigger_1__0__INTR CYREG_GPIO_PRT3_INTR
#define HCSR04_Trigger_1__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define HCSR04_Trigger_1__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define HCSR04_Trigger_1__0__MASK 0x10u
#define HCSR04_Trigger_1__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define HCSR04_Trigger_1__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define HCSR04_Trigger_1__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define HCSR04_Trigger_1__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define HCSR04_Trigger_1__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define HCSR04_Trigger_1__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define HCSR04_Trigger_1__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define HCSR04_Trigger_1__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define HCSR04_Trigger_1__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define HCSR04_Trigger_1__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define HCSR04_Trigger_1__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define HCSR04_Trigger_1__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define HCSR04_Trigger_1__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define HCSR04_Trigger_1__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define HCSR04_Trigger_1__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define HCSR04_Trigger_1__0__PC CYREG_GPIO_PRT3_PC
#define HCSR04_Trigger_1__0__PC2 CYREG_GPIO_PRT3_PC2
#define HCSR04_Trigger_1__0__PORT 3u
#define HCSR04_Trigger_1__0__PS CYREG_GPIO_PRT3_PS
#define HCSR04_Trigger_1__0__SHIFT 4
#define HCSR04_Trigger_1__DR CYREG_GPIO_PRT3_DR
#define HCSR04_Trigger_1__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define HCSR04_Trigger_1__DR_INV CYREG_GPIO_PRT3_DR_INV
#define HCSR04_Trigger_1__DR_SET CYREG_GPIO_PRT3_DR_SET
#define HCSR04_Trigger_1__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define HCSR04_Trigger_1__INTR CYREG_GPIO_PRT3_INTR
#define HCSR04_Trigger_1__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define HCSR04_Trigger_1__INTSTAT CYREG_GPIO_PRT3_INTR
#define HCSR04_Trigger_1__MASK 0x10u
#define HCSR04_Trigger_1__PA__CFG0 CYREG_UDB_PA7_CFG0
#define HCSR04_Trigger_1__PA__CFG1 CYREG_UDB_PA7_CFG1
#define HCSR04_Trigger_1__PA__CFG10 CYREG_UDB_PA7_CFG10
#define HCSR04_Trigger_1__PA__CFG11 CYREG_UDB_PA7_CFG11
#define HCSR04_Trigger_1__PA__CFG12 CYREG_UDB_PA7_CFG12
#define HCSR04_Trigger_1__PA__CFG13 CYREG_UDB_PA7_CFG13
#define HCSR04_Trigger_1__PA__CFG14 CYREG_UDB_PA7_CFG14
#define HCSR04_Trigger_1__PA__CFG2 CYREG_UDB_PA7_CFG2
#define HCSR04_Trigger_1__PA__CFG3 CYREG_UDB_PA7_CFG3
#define HCSR04_Trigger_1__PA__CFG4 CYREG_UDB_PA7_CFG4
#define HCSR04_Trigger_1__PA__CFG5 CYREG_UDB_PA7_CFG5
#define HCSR04_Trigger_1__PA__CFG6 CYREG_UDB_PA7_CFG6
#define HCSR04_Trigger_1__PA__CFG7 CYREG_UDB_PA7_CFG7
#define HCSR04_Trigger_1__PA__CFG8 CYREG_UDB_PA7_CFG8
#define HCSR04_Trigger_1__PA__CFG9 CYREG_UDB_PA7_CFG9
#define HCSR04_Trigger_1__PC CYREG_GPIO_PRT3_PC
#define HCSR04_Trigger_1__PC2 CYREG_GPIO_PRT3_PC2
#define HCSR04_Trigger_1__PORT 3u
#define HCSR04_Trigger_1__PS CYREG_GPIO_PRT3_PS
#define HCSR04_Trigger_1__SHIFT 4

/* HCSR04_Trigger_2 */
#define HCSR04_Trigger_2__0__DR CYREG_GPIO_PRT0_DR
#define HCSR04_Trigger_2__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define HCSR04_Trigger_2__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define HCSR04_Trigger_2__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define HCSR04_Trigger_2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define HCSR04_Trigger_2__0__HSIOM_MASK 0x00F00000u
#define HCSR04_Trigger_2__0__HSIOM_SHIFT 20u
#define HCSR04_Trigger_2__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define HCSR04_Trigger_2__0__INTR CYREG_GPIO_PRT0_INTR
#define HCSR04_Trigger_2__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define HCSR04_Trigger_2__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define HCSR04_Trigger_2__0__MASK 0x20u
#define HCSR04_Trigger_2__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define HCSR04_Trigger_2__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define HCSR04_Trigger_2__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define HCSR04_Trigger_2__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define HCSR04_Trigger_2__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define HCSR04_Trigger_2__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define HCSR04_Trigger_2__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define HCSR04_Trigger_2__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define HCSR04_Trigger_2__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define HCSR04_Trigger_2__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define HCSR04_Trigger_2__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define HCSR04_Trigger_2__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define HCSR04_Trigger_2__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define HCSR04_Trigger_2__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define HCSR04_Trigger_2__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define HCSR04_Trigger_2__0__PC CYREG_GPIO_PRT0_PC
#define HCSR04_Trigger_2__0__PC2 CYREG_GPIO_PRT0_PC2
#define HCSR04_Trigger_2__0__PORT 0u
#define HCSR04_Trigger_2__0__PS CYREG_GPIO_PRT0_PS
#define HCSR04_Trigger_2__0__SHIFT 5
#define HCSR04_Trigger_2__DR CYREG_GPIO_PRT0_DR
#define HCSR04_Trigger_2__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define HCSR04_Trigger_2__DR_INV CYREG_GPIO_PRT0_DR_INV
#define HCSR04_Trigger_2__DR_SET CYREG_GPIO_PRT0_DR_SET
#define HCSR04_Trigger_2__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define HCSR04_Trigger_2__INTR CYREG_GPIO_PRT0_INTR
#define HCSR04_Trigger_2__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define HCSR04_Trigger_2__INTSTAT CYREG_GPIO_PRT0_INTR
#define HCSR04_Trigger_2__MASK 0x20u
#define HCSR04_Trigger_2__PA__CFG0 CYREG_UDB_PA4_CFG0
#define HCSR04_Trigger_2__PA__CFG1 CYREG_UDB_PA4_CFG1
#define HCSR04_Trigger_2__PA__CFG10 CYREG_UDB_PA4_CFG10
#define HCSR04_Trigger_2__PA__CFG11 CYREG_UDB_PA4_CFG11
#define HCSR04_Trigger_2__PA__CFG12 CYREG_UDB_PA4_CFG12
#define HCSR04_Trigger_2__PA__CFG13 CYREG_UDB_PA4_CFG13
#define HCSR04_Trigger_2__PA__CFG14 CYREG_UDB_PA4_CFG14
#define HCSR04_Trigger_2__PA__CFG2 CYREG_UDB_PA4_CFG2
#define HCSR04_Trigger_2__PA__CFG3 CYREG_UDB_PA4_CFG3
#define HCSR04_Trigger_2__PA__CFG4 CYREG_UDB_PA4_CFG4
#define HCSR04_Trigger_2__PA__CFG5 CYREG_UDB_PA4_CFG5
#define HCSR04_Trigger_2__PA__CFG6 CYREG_UDB_PA4_CFG6
#define HCSR04_Trigger_2__PA__CFG7 CYREG_UDB_PA4_CFG7
#define HCSR04_Trigger_2__PA__CFG8 CYREG_UDB_PA4_CFG8
#define HCSR04_Trigger_2__PA__CFG9 CYREG_UDB_PA4_CFG9
#define HCSR04_Trigger_2__PC CYREG_GPIO_PRT0_PC
#define HCSR04_Trigger_2__PC2 CYREG_GPIO_PRT0_PC2
#define HCSR04_Trigger_2__PORT 0u
#define HCSR04_Trigger_2__PS CYREG_GPIO_PRT0_PS
#define HCSR04_Trigger_2__SHIFT 5

/* HCSR04_Trigger_3 */
#define HCSR04_Trigger_3__0__DR CYREG_GPIO_PRT5_DR
#define HCSR04_Trigger_3__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define HCSR04_Trigger_3__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define HCSR04_Trigger_3__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define HCSR04_Trigger_3__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define HCSR04_Trigger_3__0__HSIOM_MASK 0x00F00000u
#define HCSR04_Trigger_3__0__HSIOM_SHIFT 20u
#define HCSR04_Trigger_3__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Trigger_3__0__INTR CYREG_GPIO_PRT5_INTR
#define HCSR04_Trigger_3__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Trigger_3__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define HCSR04_Trigger_3__0__MASK 0x20u
#define HCSR04_Trigger_3__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define HCSR04_Trigger_3__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define HCSR04_Trigger_3__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define HCSR04_Trigger_3__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define HCSR04_Trigger_3__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define HCSR04_Trigger_3__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define HCSR04_Trigger_3__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define HCSR04_Trigger_3__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define HCSR04_Trigger_3__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define HCSR04_Trigger_3__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define HCSR04_Trigger_3__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define HCSR04_Trigger_3__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define HCSR04_Trigger_3__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define HCSR04_Trigger_3__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define HCSR04_Trigger_3__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define HCSR04_Trigger_3__0__PC CYREG_GPIO_PRT5_PC
#define HCSR04_Trigger_3__0__PC2 CYREG_GPIO_PRT5_PC2
#define HCSR04_Trigger_3__0__PORT 5u
#define HCSR04_Trigger_3__0__PS CYREG_GPIO_PRT5_PS
#define HCSR04_Trigger_3__0__SHIFT 5
#define HCSR04_Trigger_3__DR CYREG_GPIO_PRT5_DR
#define HCSR04_Trigger_3__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define HCSR04_Trigger_3__DR_INV CYREG_GPIO_PRT5_DR_INV
#define HCSR04_Trigger_3__DR_SET CYREG_GPIO_PRT5_DR_SET
#define HCSR04_Trigger_3__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Trigger_3__INTR CYREG_GPIO_PRT5_INTR
#define HCSR04_Trigger_3__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Trigger_3__INTSTAT CYREG_GPIO_PRT5_INTR
#define HCSR04_Trigger_3__MASK 0x20u
#define HCSR04_Trigger_3__PA__CFG0 CYREG_UDB_PA0_CFG0
#define HCSR04_Trigger_3__PA__CFG1 CYREG_UDB_PA0_CFG1
#define HCSR04_Trigger_3__PA__CFG10 CYREG_UDB_PA0_CFG10
#define HCSR04_Trigger_3__PA__CFG11 CYREG_UDB_PA0_CFG11
#define HCSR04_Trigger_3__PA__CFG12 CYREG_UDB_PA0_CFG12
#define HCSR04_Trigger_3__PA__CFG13 CYREG_UDB_PA0_CFG13
#define HCSR04_Trigger_3__PA__CFG14 CYREG_UDB_PA0_CFG14
#define HCSR04_Trigger_3__PA__CFG2 CYREG_UDB_PA0_CFG2
#define HCSR04_Trigger_3__PA__CFG3 CYREG_UDB_PA0_CFG3
#define HCSR04_Trigger_3__PA__CFG4 CYREG_UDB_PA0_CFG4
#define HCSR04_Trigger_3__PA__CFG5 CYREG_UDB_PA0_CFG5
#define HCSR04_Trigger_3__PA__CFG6 CYREG_UDB_PA0_CFG6
#define HCSR04_Trigger_3__PA__CFG7 CYREG_UDB_PA0_CFG7
#define HCSR04_Trigger_3__PA__CFG8 CYREG_UDB_PA0_CFG8
#define HCSR04_Trigger_3__PA__CFG9 CYREG_UDB_PA0_CFG9
#define HCSR04_Trigger_3__PC CYREG_GPIO_PRT5_PC
#define HCSR04_Trigger_3__PC2 CYREG_GPIO_PRT5_PC2
#define HCSR04_Trigger_3__PORT 5u
#define HCSR04_Trigger_3__PS CYREG_GPIO_PRT5_PS
#define HCSR04_Trigger_3__SHIFT 5

/* HCSR04_Trigger_4 */
#define HCSR04_Trigger_4__0__DR CYREG_GPIO_PRT5_DR
#define HCSR04_Trigger_4__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define HCSR04_Trigger_4__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define HCSR04_Trigger_4__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define HCSR04_Trigger_4__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define HCSR04_Trigger_4__0__HSIOM_MASK 0x0F000000u
#define HCSR04_Trigger_4__0__HSIOM_SHIFT 24u
#define HCSR04_Trigger_4__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Trigger_4__0__INTR CYREG_GPIO_PRT5_INTR
#define HCSR04_Trigger_4__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Trigger_4__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define HCSR04_Trigger_4__0__MASK 0x40u
#define HCSR04_Trigger_4__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define HCSR04_Trigger_4__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define HCSR04_Trigger_4__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define HCSR04_Trigger_4__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define HCSR04_Trigger_4__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define HCSR04_Trigger_4__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define HCSR04_Trigger_4__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define HCSR04_Trigger_4__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define HCSR04_Trigger_4__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define HCSR04_Trigger_4__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define HCSR04_Trigger_4__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define HCSR04_Trigger_4__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define HCSR04_Trigger_4__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define HCSR04_Trigger_4__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define HCSR04_Trigger_4__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define HCSR04_Trigger_4__0__PC CYREG_GPIO_PRT5_PC
#define HCSR04_Trigger_4__0__PC2 CYREG_GPIO_PRT5_PC2
#define HCSR04_Trigger_4__0__PORT 5u
#define HCSR04_Trigger_4__0__PS CYREG_GPIO_PRT5_PS
#define HCSR04_Trigger_4__0__SHIFT 6
#define HCSR04_Trigger_4__DR CYREG_GPIO_PRT5_DR
#define HCSR04_Trigger_4__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define HCSR04_Trigger_4__DR_INV CYREG_GPIO_PRT5_DR_INV
#define HCSR04_Trigger_4__DR_SET CYREG_GPIO_PRT5_DR_SET
#define HCSR04_Trigger_4__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Trigger_4__INTR CYREG_GPIO_PRT5_INTR
#define HCSR04_Trigger_4__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Trigger_4__INTSTAT CYREG_GPIO_PRT5_INTR
#define HCSR04_Trigger_4__MASK 0x40u
#define HCSR04_Trigger_4__PA__CFG0 CYREG_UDB_PA0_CFG0
#define HCSR04_Trigger_4__PA__CFG1 CYREG_UDB_PA0_CFG1
#define HCSR04_Trigger_4__PA__CFG10 CYREG_UDB_PA0_CFG10
#define HCSR04_Trigger_4__PA__CFG11 CYREG_UDB_PA0_CFG11
#define HCSR04_Trigger_4__PA__CFG12 CYREG_UDB_PA0_CFG12
#define HCSR04_Trigger_4__PA__CFG13 CYREG_UDB_PA0_CFG13
#define HCSR04_Trigger_4__PA__CFG14 CYREG_UDB_PA0_CFG14
#define HCSR04_Trigger_4__PA__CFG2 CYREG_UDB_PA0_CFG2
#define HCSR04_Trigger_4__PA__CFG3 CYREG_UDB_PA0_CFG3
#define HCSR04_Trigger_4__PA__CFG4 CYREG_UDB_PA0_CFG4
#define HCSR04_Trigger_4__PA__CFG5 CYREG_UDB_PA0_CFG5
#define HCSR04_Trigger_4__PA__CFG6 CYREG_UDB_PA0_CFG6
#define HCSR04_Trigger_4__PA__CFG7 CYREG_UDB_PA0_CFG7
#define HCSR04_Trigger_4__PA__CFG8 CYREG_UDB_PA0_CFG8
#define HCSR04_Trigger_4__PA__CFG9 CYREG_UDB_PA0_CFG9
#define HCSR04_Trigger_4__PC CYREG_GPIO_PRT5_PC
#define HCSR04_Trigger_4__PC2 CYREG_GPIO_PRT5_PC2
#define HCSR04_Trigger_4__PORT 5u
#define HCSR04_Trigger_4__PS CYREG_GPIO_PRT5_PS
#define HCSR04_Trigger_4__SHIFT 6

/* HCSR04_Trigger_5 */
#define HCSR04_Trigger_5__0__DR CYREG_GPIO_PRT5_DR
#define HCSR04_Trigger_5__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define HCSR04_Trigger_5__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define HCSR04_Trigger_5__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define HCSR04_Trigger_5__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define HCSR04_Trigger_5__0__HSIOM_MASK 0xF0000000u
#define HCSR04_Trigger_5__0__HSIOM_SHIFT 28u
#define HCSR04_Trigger_5__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Trigger_5__0__INTR CYREG_GPIO_PRT5_INTR
#define HCSR04_Trigger_5__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Trigger_5__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define HCSR04_Trigger_5__0__MASK 0x80u
#define HCSR04_Trigger_5__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define HCSR04_Trigger_5__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define HCSR04_Trigger_5__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define HCSR04_Trigger_5__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define HCSR04_Trigger_5__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define HCSR04_Trigger_5__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define HCSR04_Trigger_5__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define HCSR04_Trigger_5__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define HCSR04_Trigger_5__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define HCSR04_Trigger_5__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define HCSR04_Trigger_5__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define HCSR04_Trigger_5__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define HCSR04_Trigger_5__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define HCSR04_Trigger_5__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define HCSR04_Trigger_5__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define HCSR04_Trigger_5__0__PC CYREG_GPIO_PRT5_PC
#define HCSR04_Trigger_5__0__PC2 CYREG_GPIO_PRT5_PC2
#define HCSR04_Trigger_5__0__PORT 5u
#define HCSR04_Trigger_5__0__PS CYREG_GPIO_PRT5_PS
#define HCSR04_Trigger_5__0__SHIFT 7
#define HCSR04_Trigger_5__DR CYREG_GPIO_PRT5_DR
#define HCSR04_Trigger_5__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define HCSR04_Trigger_5__DR_INV CYREG_GPIO_PRT5_DR_INV
#define HCSR04_Trigger_5__DR_SET CYREG_GPIO_PRT5_DR_SET
#define HCSR04_Trigger_5__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Trigger_5__INTR CYREG_GPIO_PRT5_INTR
#define HCSR04_Trigger_5__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define HCSR04_Trigger_5__INTSTAT CYREG_GPIO_PRT5_INTR
#define HCSR04_Trigger_5__MASK 0x80u
#define HCSR04_Trigger_5__PA__CFG0 CYREG_UDB_PA0_CFG0
#define HCSR04_Trigger_5__PA__CFG1 CYREG_UDB_PA0_CFG1
#define HCSR04_Trigger_5__PA__CFG10 CYREG_UDB_PA0_CFG10
#define HCSR04_Trigger_5__PA__CFG11 CYREG_UDB_PA0_CFG11
#define HCSR04_Trigger_5__PA__CFG12 CYREG_UDB_PA0_CFG12
#define HCSR04_Trigger_5__PA__CFG13 CYREG_UDB_PA0_CFG13
#define HCSR04_Trigger_5__PA__CFG14 CYREG_UDB_PA0_CFG14
#define HCSR04_Trigger_5__PA__CFG2 CYREG_UDB_PA0_CFG2
#define HCSR04_Trigger_5__PA__CFG3 CYREG_UDB_PA0_CFG3
#define HCSR04_Trigger_5__PA__CFG4 CYREG_UDB_PA0_CFG4
#define HCSR04_Trigger_5__PA__CFG5 CYREG_UDB_PA0_CFG5
#define HCSR04_Trigger_5__PA__CFG6 CYREG_UDB_PA0_CFG6
#define HCSR04_Trigger_5__PA__CFG7 CYREG_UDB_PA0_CFG7
#define HCSR04_Trigger_5__PA__CFG8 CYREG_UDB_PA0_CFG8
#define HCSR04_Trigger_5__PA__CFG9 CYREG_UDB_PA0_CFG9
#define HCSR04_Trigger_5__PC CYREG_GPIO_PRT5_PC
#define HCSR04_Trigger_5__PC2 CYREG_GPIO_PRT5_PC2
#define HCSR04_Trigger_5__PORT 5u
#define HCSR04_Trigger_5__PS CYREG_GPIO_PRT5_PS
#define HCSR04_Trigger_5__SHIFT 7

/* HCSR04_Trigger_6 */
#define HCSR04_Trigger_6__0__DR CYREG_GPIO_PRT6_DR
#define HCSR04_Trigger_6__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define HCSR04_Trigger_6__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define HCSR04_Trigger_6__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define HCSR04_Trigger_6__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define HCSR04_Trigger_6__0__HSIOM_MASK 0x0000000Fu
#define HCSR04_Trigger_6__0__HSIOM_SHIFT 0u
#define HCSR04_Trigger_6__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define HCSR04_Trigger_6__0__INTR CYREG_GPIO_PRT6_INTR
#define HCSR04_Trigger_6__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define HCSR04_Trigger_6__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define HCSR04_Trigger_6__0__MASK 0x01u
#define HCSR04_Trigger_6__0__PC CYREG_GPIO_PRT6_PC
#define HCSR04_Trigger_6__0__PC2 CYREG_GPIO_PRT6_PC2
#define HCSR04_Trigger_6__0__PORT 6u
#define HCSR04_Trigger_6__0__PS CYREG_GPIO_PRT6_PS
#define HCSR04_Trigger_6__0__SHIFT 0
#define HCSR04_Trigger_6__DR CYREG_GPIO_PRT6_DR
#define HCSR04_Trigger_6__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define HCSR04_Trigger_6__DR_INV CYREG_GPIO_PRT6_DR_INV
#define HCSR04_Trigger_6__DR_SET CYREG_GPIO_PRT6_DR_SET
#define HCSR04_Trigger_6__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define HCSR04_Trigger_6__INTR CYREG_GPIO_PRT6_INTR
#define HCSR04_Trigger_6__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define HCSR04_Trigger_6__INTSTAT CYREG_GPIO_PRT6_INTR
#define HCSR04_Trigger_6__MASK 0x01u
#define HCSR04_Trigger_6__PC CYREG_GPIO_PRT6_PC
#define HCSR04_Trigger_6__PC2 CYREG_GPIO_PRT6_PC2
#define HCSR04_Trigger_6__PORT 6u
#define HCSR04_Trigger_6__PS CYREG_GPIO_PRT6_PS
#define HCSR04_Trigger_6__SHIFT 0

/* HCSR04_Trigger_7 */
#define HCSR04_Trigger_7__0__DR CYREG_GPIO_PRT6_DR
#define HCSR04_Trigger_7__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define HCSR04_Trigger_7__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define HCSR04_Trigger_7__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define HCSR04_Trigger_7__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define HCSR04_Trigger_7__0__HSIOM_MASK 0x000000F0u
#define HCSR04_Trigger_7__0__HSIOM_SHIFT 4u
#define HCSR04_Trigger_7__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define HCSR04_Trigger_7__0__INTR CYREG_GPIO_PRT6_INTR
#define HCSR04_Trigger_7__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define HCSR04_Trigger_7__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define HCSR04_Trigger_7__0__MASK 0x02u
#define HCSR04_Trigger_7__0__PC CYREG_GPIO_PRT6_PC
#define HCSR04_Trigger_7__0__PC2 CYREG_GPIO_PRT6_PC2
#define HCSR04_Trigger_7__0__PORT 6u
#define HCSR04_Trigger_7__0__PS CYREG_GPIO_PRT6_PS
#define HCSR04_Trigger_7__0__SHIFT 1
#define HCSR04_Trigger_7__DR CYREG_GPIO_PRT6_DR
#define HCSR04_Trigger_7__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define HCSR04_Trigger_7__DR_INV CYREG_GPIO_PRT6_DR_INV
#define HCSR04_Trigger_7__DR_SET CYREG_GPIO_PRT6_DR_SET
#define HCSR04_Trigger_7__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define HCSR04_Trigger_7__INTR CYREG_GPIO_PRT6_INTR
#define HCSR04_Trigger_7__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define HCSR04_Trigger_7__INTSTAT CYREG_GPIO_PRT6_INTR
#define HCSR04_Trigger_7__MASK 0x02u
#define HCSR04_Trigger_7__PC CYREG_GPIO_PRT6_PC
#define HCSR04_Trigger_7__PC2 CYREG_GPIO_PRT6_PC2
#define HCSR04_Trigger_7__PORT 6u
#define HCSR04_Trigger_7__PS CYREG_GPIO_PRT6_PS
#define HCSR04_Trigger_7__SHIFT 1

/* HCSR04_Trigger_8 */
#define HCSR04_Trigger_8__0__DR CYREG_GPIO_PRT6_DR
#define HCSR04_Trigger_8__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define HCSR04_Trigger_8__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define HCSR04_Trigger_8__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define HCSR04_Trigger_8__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define HCSR04_Trigger_8__0__HSIOM_MASK 0x00000F00u
#define HCSR04_Trigger_8__0__HSIOM_SHIFT 8u
#define HCSR04_Trigger_8__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define HCSR04_Trigger_8__0__INTR CYREG_GPIO_PRT6_INTR
#define HCSR04_Trigger_8__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define HCSR04_Trigger_8__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define HCSR04_Trigger_8__0__MASK 0x04u
#define HCSR04_Trigger_8__0__PC CYREG_GPIO_PRT6_PC
#define HCSR04_Trigger_8__0__PC2 CYREG_GPIO_PRT6_PC2
#define HCSR04_Trigger_8__0__PORT 6u
#define HCSR04_Trigger_8__0__PS CYREG_GPIO_PRT6_PS
#define HCSR04_Trigger_8__0__SHIFT 2
#define HCSR04_Trigger_8__DR CYREG_GPIO_PRT6_DR
#define HCSR04_Trigger_8__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define HCSR04_Trigger_8__DR_INV CYREG_GPIO_PRT6_DR_INV
#define HCSR04_Trigger_8__DR_SET CYREG_GPIO_PRT6_DR_SET
#define HCSR04_Trigger_8__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define HCSR04_Trigger_8__INTR CYREG_GPIO_PRT6_INTR
#define HCSR04_Trigger_8__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define HCSR04_Trigger_8__INTSTAT CYREG_GPIO_PRT6_INTR
#define HCSR04_Trigger_8__MASK 0x04u
#define HCSR04_Trigger_8__PC CYREG_GPIO_PRT6_PC
#define HCSR04_Trigger_8__PC2 CYREG_GPIO_PRT6_PC2
#define HCSR04_Trigger_8__PORT 6u
#define HCSR04_Trigger_8__PS CYREG_GPIO_PRT6_PS
#define HCSR04_Trigger_8__SHIFT 2

/* HCSR04_Trigger_9 */
#define HCSR04_Trigger_9__0__DR CYREG_GPIO_PRT6_DR
#define HCSR04_Trigger_9__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define HCSR04_Trigger_9__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define HCSR04_Trigger_9__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define HCSR04_Trigger_9__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define HCSR04_Trigger_9__0__HSIOM_MASK 0x0000F000u
#define HCSR04_Trigger_9__0__HSIOM_SHIFT 12u
#define HCSR04_Trigger_9__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define HCSR04_Trigger_9__0__INTR CYREG_GPIO_PRT6_INTR
#define HCSR04_Trigger_9__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define HCSR04_Trigger_9__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define HCSR04_Trigger_9__0__MASK 0x08u
#define HCSR04_Trigger_9__0__PC CYREG_GPIO_PRT6_PC
#define HCSR04_Trigger_9__0__PC2 CYREG_GPIO_PRT6_PC2
#define HCSR04_Trigger_9__0__PORT 6u
#define HCSR04_Trigger_9__0__PS CYREG_GPIO_PRT6_PS
#define HCSR04_Trigger_9__0__SHIFT 3
#define HCSR04_Trigger_9__DR CYREG_GPIO_PRT6_DR
#define HCSR04_Trigger_9__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define HCSR04_Trigger_9__DR_INV CYREG_GPIO_PRT6_DR_INV
#define HCSR04_Trigger_9__DR_SET CYREG_GPIO_PRT6_DR_SET
#define HCSR04_Trigger_9__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define HCSR04_Trigger_9__INTR CYREG_GPIO_PRT6_INTR
#define HCSR04_Trigger_9__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define HCSR04_Trigger_9__INTSTAT CYREG_GPIO_PRT6_INTR
#define HCSR04_Trigger_9__MASK 0x08u
#define HCSR04_Trigger_9__PC CYREG_GPIO_PRT6_PC
#define HCSR04_Trigger_9__PC2 CYREG_GPIO_PRT6_PC2
#define HCSR04_Trigger_9__PORT 6u
#define HCSR04_Trigger_9__PS CYREG_GPIO_PRT6_PS
#define HCSR04_Trigger_9__SHIFT 3

/* HCSR04_Trigger_10 */
#define HCSR04_Trigger_10__0__DR CYREG_GPIO_PRT6_DR
#define HCSR04_Trigger_10__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define HCSR04_Trigger_10__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define HCSR04_Trigger_10__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define HCSR04_Trigger_10__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define HCSR04_Trigger_10__0__HSIOM_MASK 0x000F0000u
#define HCSR04_Trigger_10__0__HSIOM_SHIFT 16u
#define HCSR04_Trigger_10__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define HCSR04_Trigger_10__0__INTR CYREG_GPIO_PRT6_INTR
#define HCSR04_Trigger_10__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define HCSR04_Trigger_10__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define HCSR04_Trigger_10__0__MASK 0x10u
#define HCSR04_Trigger_10__0__PC CYREG_GPIO_PRT6_PC
#define HCSR04_Trigger_10__0__PC2 CYREG_GPIO_PRT6_PC2
#define HCSR04_Trigger_10__0__PORT 6u
#define HCSR04_Trigger_10__0__PS CYREG_GPIO_PRT6_PS
#define HCSR04_Trigger_10__0__SHIFT 4
#define HCSR04_Trigger_10__DR CYREG_GPIO_PRT6_DR
#define HCSR04_Trigger_10__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define HCSR04_Trigger_10__DR_INV CYREG_GPIO_PRT6_DR_INV
#define HCSR04_Trigger_10__DR_SET CYREG_GPIO_PRT6_DR_SET
#define HCSR04_Trigger_10__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define HCSR04_Trigger_10__INTR CYREG_GPIO_PRT6_INTR
#define HCSR04_Trigger_10__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define HCSR04_Trigger_10__INTSTAT CYREG_GPIO_PRT6_INTR
#define HCSR04_Trigger_10__MASK 0x10u
#define HCSR04_Trigger_10__PC CYREG_GPIO_PRT6_PC
#define HCSR04_Trigger_10__PC2 CYREG_GPIO_PRT6_PC2
#define HCSR04_Trigger_10__PORT 6u
#define HCSR04_Trigger_10__PS CYREG_GPIO_PRT6_PS
#define HCSR04_Trigger_10__SHIFT 4

/* HCSR04_Trigger_11 */
#define HCSR04_Trigger_11__0__DR CYREG_GPIO_PRT7_DR
#define HCSR04_Trigger_11__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define HCSR04_Trigger_11__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define HCSR04_Trigger_11__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define HCSR04_Trigger_11__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define HCSR04_Trigger_11__0__HSIOM_MASK 0x0000000Fu
#define HCSR04_Trigger_11__0__HSIOM_SHIFT 0u
#define HCSR04_Trigger_11__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define HCSR04_Trigger_11__0__INTR CYREG_GPIO_PRT7_INTR
#define HCSR04_Trigger_11__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define HCSR04_Trigger_11__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define HCSR04_Trigger_11__0__MASK 0x01u
#define HCSR04_Trigger_11__0__PC CYREG_GPIO_PRT7_PC
#define HCSR04_Trigger_11__0__PC2 CYREG_GPIO_PRT7_PC2
#define HCSR04_Trigger_11__0__PORT 7u
#define HCSR04_Trigger_11__0__PS CYREG_GPIO_PRT7_PS
#define HCSR04_Trigger_11__0__SHIFT 0
#define HCSR04_Trigger_11__DR CYREG_GPIO_PRT7_DR
#define HCSR04_Trigger_11__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define HCSR04_Trigger_11__DR_INV CYREG_GPIO_PRT7_DR_INV
#define HCSR04_Trigger_11__DR_SET CYREG_GPIO_PRT7_DR_SET
#define HCSR04_Trigger_11__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define HCSR04_Trigger_11__INTR CYREG_GPIO_PRT7_INTR
#define HCSR04_Trigger_11__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define HCSR04_Trigger_11__INTSTAT CYREG_GPIO_PRT7_INTR
#define HCSR04_Trigger_11__MASK 0x01u
#define HCSR04_Trigger_11__PC CYREG_GPIO_PRT7_PC
#define HCSR04_Trigger_11__PC2 CYREG_GPIO_PRT7_PC2
#define HCSR04_Trigger_11__PORT 7u
#define HCSR04_Trigger_11__PS CYREG_GPIO_PRT7_PS
#define HCSR04_Trigger_11__SHIFT 0

/* HCSR04_Trigger_12 */
#define HCSR04_Trigger_12__0__DR CYREG_GPIO_PRT7_DR
#define HCSR04_Trigger_12__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define HCSR04_Trigger_12__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define HCSR04_Trigger_12__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define HCSR04_Trigger_12__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define HCSR04_Trigger_12__0__HSIOM_MASK 0x00000F00u
#define HCSR04_Trigger_12__0__HSIOM_SHIFT 8u
#define HCSR04_Trigger_12__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define HCSR04_Trigger_12__0__INTR CYREG_GPIO_PRT7_INTR
#define HCSR04_Trigger_12__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define HCSR04_Trigger_12__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define HCSR04_Trigger_12__0__MASK 0x04u
#define HCSR04_Trigger_12__0__PC CYREG_GPIO_PRT7_PC
#define HCSR04_Trigger_12__0__PC2 CYREG_GPIO_PRT7_PC2
#define HCSR04_Trigger_12__0__PORT 7u
#define HCSR04_Trigger_12__0__PS CYREG_GPIO_PRT7_PS
#define HCSR04_Trigger_12__0__SHIFT 2
#define HCSR04_Trigger_12__DR CYREG_GPIO_PRT7_DR
#define HCSR04_Trigger_12__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define HCSR04_Trigger_12__DR_INV CYREG_GPIO_PRT7_DR_INV
#define HCSR04_Trigger_12__DR_SET CYREG_GPIO_PRT7_DR_SET
#define HCSR04_Trigger_12__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define HCSR04_Trigger_12__INTR CYREG_GPIO_PRT7_INTR
#define HCSR04_Trigger_12__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define HCSR04_Trigger_12__INTSTAT CYREG_GPIO_PRT7_INTR
#define HCSR04_Trigger_12__MASK 0x04u
#define HCSR04_Trigger_12__PC CYREG_GPIO_PRT7_PC
#define HCSR04_Trigger_12__PC2 CYREG_GPIO_PRT7_PC2
#define HCSR04_Trigger_12__PORT 7u
#define HCSR04_Trigger_12__PS CYREG_GPIO_PRT7_PS
#define HCSR04_Trigger_12__SHIFT 2

/* HCSR04_Trigger_13 */
#define HCSR04_Trigger_13__0__DR CYREG_GPIO_PRT7_DR
#define HCSR04_Trigger_13__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define HCSR04_Trigger_13__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define HCSR04_Trigger_13__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define HCSR04_Trigger_13__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define HCSR04_Trigger_13__0__HSIOM_MASK 0x0000F000u
#define HCSR04_Trigger_13__0__HSIOM_SHIFT 12u
#define HCSR04_Trigger_13__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define HCSR04_Trigger_13__0__INTR CYREG_GPIO_PRT7_INTR
#define HCSR04_Trigger_13__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define HCSR04_Trigger_13__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define HCSR04_Trigger_13__0__MASK 0x08u
#define HCSR04_Trigger_13__0__PC CYREG_GPIO_PRT7_PC
#define HCSR04_Trigger_13__0__PC2 CYREG_GPIO_PRT7_PC2
#define HCSR04_Trigger_13__0__PORT 7u
#define HCSR04_Trigger_13__0__PS CYREG_GPIO_PRT7_PS
#define HCSR04_Trigger_13__0__SHIFT 3
#define HCSR04_Trigger_13__DR CYREG_GPIO_PRT7_DR
#define HCSR04_Trigger_13__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define HCSR04_Trigger_13__DR_INV CYREG_GPIO_PRT7_DR_INV
#define HCSR04_Trigger_13__DR_SET CYREG_GPIO_PRT7_DR_SET
#define HCSR04_Trigger_13__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define HCSR04_Trigger_13__INTR CYREG_GPIO_PRT7_INTR
#define HCSR04_Trigger_13__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define HCSR04_Trigger_13__INTSTAT CYREG_GPIO_PRT7_INTR
#define HCSR04_Trigger_13__MASK 0x08u
#define HCSR04_Trigger_13__PC CYREG_GPIO_PRT7_PC
#define HCSR04_Trigger_13__PC2 CYREG_GPIO_PRT7_PC2
#define HCSR04_Trigger_13__PORT 7u
#define HCSR04_Trigger_13__PS CYREG_GPIO_PRT7_PS
#define HCSR04_Trigger_13__SHIFT 3

/* HCSR04_Trigger_14 */
#define HCSR04_Trigger_14__0__DR CYREG_GPIO_PRT7_DR
#define HCSR04_Trigger_14__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define HCSR04_Trigger_14__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define HCSR04_Trigger_14__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define HCSR04_Trigger_14__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define HCSR04_Trigger_14__0__HSIOM_MASK 0x000F0000u
#define HCSR04_Trigger_14__0__HSIOM_SHIFT 16u
#define HCSR04_Trigger_14__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define HCSR04_Trigger_14__0__INTR CYREG_GPIO_PRT7_INTR
#define HCSR04_Trigger_14__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define HCSR04_Trigger_14__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define HCSR04_Trigger_14__0__MASK 0x10u
#define HCSR04_Trigger_14__0__PC CYREG_GPIO_PRT7_PC
#define HCSR04_Trigger_14__0__PC2 CYREG_GPIO_PRT7_PC2
#define HCSR04_Trigger_14__0__PORT 7u
#define HCSR04_Trigger_14__0__PS CYREG_GPIO_PRT7_PS
#define HCSR04_Trigger_14__0__SHIFT 4
#define HCSR04_Trigger_14__DR CYREG_GPIO_PRT7_DR
#define HCSR04_Trigger_14__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define HCSR04_Trigger_14__DR_INV CYREG_GPIO_PRT7_DR_INV
#define HCSR04_Trigger_14__DR_SET CYREG_GPIO_PRT7_DR_SET
#define HCSR04_Trigger_14__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define HCSR04_Trigger_14__INTR CYREG_GPIO_PRT7_INTR
#define HCSR04_Trigger_14__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define HCSR04_Trigger_14__INTSTAT CYREG_GPIO_PRT7_INTR
#define HCSR04_Trigger_14__MASK 0x10u
#define HCSR04_Trigger_14__PC CYREG_GPIO_PRT7_PC
#define HCSR04_Trigger_14__PC2 CYREG_GPIO_PRT7_PC2
#define HCSR04_Trigger_14__PORT 7u
#define HCSR04_Trigger_14__PS CYREG_GPIO_PRT7_PS
#define HCSR04_Trigger_14__SHIFT 4

/* HCSR04_Trigger_15 */
#define HCSR04_Trigger_15__0__DR CYREG_GPIO_PRT7_DR
#define HCSR04_Trigger_15__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define HCSR04_Trigger_15__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define HCSR04_Trigger_15__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define HCSR04_Trigger_15__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define HCSR04_Trigger_15__0__HSIOM_MASK 0x00F00000u
#define HCSR04_Trigger_15__0__HSIOM_SHIFT 20u
#define HCSR04_Trigger_15__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define HCSR04_Trigger_15__0__INTR CYREG_GPIO_PRT7_INTR
#define HCSR04_Trigger_15__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define HCSR04_Trigger_15__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define HCSR04_Trigger_15__0__MASK 0x20u
#define HCSR04_Trigger_15__0__PC CYREG_GPIO_PRT7_PC
#define HCSR04_Trigger_15__0__PC2 CYREG_GPIO_PRT7_PC2
#define HCSR04_Trigger_15__0__PORT 7u
#define HCSR04_Trigger_15__0__PS CYREG_GPIO_PRT7_PS
#define HCSR04_Trigger_15__0__SHIFT 5
#define HCSR04_Trigger_15__DR CYREG_GPIO_PRT7_DR
#define HCSR04_Trigger_15__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define HCSR04_Trigger_15__DR_INV CYREG_GPIO_PRT7_DR_INV
#define HCSR04_Trigger_15__DR_SET CYREG_GPIO_PRT7_DR_SET
#define HCSR04_Trigger_15__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define HCSR04_Trigger_15__INTR CYREG_GPIO_PRT7_INTR
#define HCSR04_Trigger_15__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define HCSR04_Trigger_15__INTSTAT CYREG_GPIO_PRT7_INTR
#define HCSR04_Trigger_15__MASK 0x20u
#define HCSR04_Trigger_15__PC CYREG_GPIO_PRT7_PC
#define HCSR04_Trigger_15__PC2 CYREG_GPIO_PRT7_PC2
#define HCSR04_Trigger_15__PORT 7u
#define HCSR04_Trigger_15__PS CYREG_GPIO_PRT7_PS
#define HCSR04_Trigger_15__SHIFT 5

/* Left_Phase_Counter_CounterUDB */
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG CYREG_UDB_W16_A04
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG CYREG_UDB_W16_A14
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG CYREG_UDB_W16_D04
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG CYREG_UDB_W16_D14
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL4
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG CYREG_UDB_W16_F04
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG CYREG_UDB_W16_F14
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_A0_REG CYREG_UDB_W32_A04
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_A1_REG CYREG_UDB_W32_A14
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_D0_REG CYREG_UDB_W32_D04
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_D1_REG CYREG_UDB_W32_D14
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL4
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_F0_REG CYREG_UDB_W32_F04
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_F1_REG CYREG_UDB_W32_F14
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG CYREG_UDB_CAT16_A4
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__A0_REG CYREG_UDB_W8_A04
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__A1_REG CYREG_UDB_W8_A14
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG CYREG_UDB_CAT16_D4
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__D0_REG CYREG_UDB_W8_D04
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__D1_REG CYREG_UDB_W8_D14
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL4
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG CYREG_UDB_CAT16_F4
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__F0_REG CYREG_UDB_W8_F04
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__F1_REG CYREG_UDB_W8_F14
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK4
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK4
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG CYREG_UDB_W16_A05
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG CYREG_UDB_W16_A15
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG CYREG_UDB_W16_D05
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG CYREG_UDB_W16_D15
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL5
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG CYREG_UDB_W16_F05
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG CYREG_UDB_W16_F15
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG CYREG_UDB_CAT16_A5
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__A0_REG CYREG_UDB_W8_A05
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__A1_REG CYREG_UDB_W8_A15
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG CYREG_UDB_CAT16_D5
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__D0_REG CYREG_UDB_W8_D05
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__D1_REG CYREG_UDB_W8_D15
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL5
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG CYREG_UDB_CAT16_F5
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__F0_REG CYREG_UDB_W8_F05
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__F1_REG CYREG_UDB_W8_F15
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG CYREG_UDB_W16_A06
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG CYREG_UDB_W16_A16
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG CYREG_UDB_W16_D06
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG CYREG_UDB_W16_D16
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL6
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG CYREG_UDB_W16_F06
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG CYREG_UDB_W16_F16
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG CYREG_UDB_CAT16_A6
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__A0_REG CYREG_UDB_W8_A06
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__A1_REG CYREG_UDB_W8_A16
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG CYREG_UDB_CAT16_D6
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__D0_REG CYREG_UDB_W8_D06
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__D1_REG CYREG_UDB_W8_D16
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL6
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG CYREG_UDB_CAT16_F6
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__F0_REG CYREG_UDB_W8_F06
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__F1_REG CYREG_UDB_W8_F16
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG CYREG_UDB_CAT16_A7
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__A0_REG CYREG_UDB_W8_A07
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__A1_REG CYREG_UDB_W8_A17
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG CYREG_UDB_CAT16_D7
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__D0_REG CYREG_UDB_W8_D07
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__D1_REG CYREG_UDB_W8_D17
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL7
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG CYREG_UDB_CAT16_F7
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__F0_REG CYREG_UDB_W8_F07
#define Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__F1_REG CYREG_UDB_W8_F17
#define Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__3__POS 3
#define Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_UDB_W8_MSK7
#define Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL7
#define Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_UDB_W8_ST7

/* HCSR04_Timeout_Intr */
#define HCSR04_Timeout_Intr__INTC_CLR_EN_REG CYREG_CM0_ICER
#define HCSR04_Timeout_Intr__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define HCSR04_Timeout_Intr__INTC_MASK 0x100000u
#define HCSR04_Timeout_Intr__INTC_NUMBER 20u
#define HCSR04_Timeout_Intr__INTC_PRIOR_MASK 0xC0u
#define HCSR04_Timeout_Intr__INTC_PRIOR_NUM 3u
#define HCSR04_Timeout_Intr__INTC_PRIOR_REG CYREG_CM0_IPR5
#define HCSR04_Timeout_Intr__INTC_SET_EN_REG CYREG_CM0_ISER
#define HCSR04_Timeout_Intr__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Right_Phase_Counter_CounterUDB */
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG CYREG_UDB_W16_A00
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG CYREG_UDB_W16_A10
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG CYREG_UDB_W16_D00
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG CYREG_UDB_W16_D10
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG CYREG_UDB_W16_F00
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG CYREG_UDB_W16_F10
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_A0_REG CYREG_UDB_W32_A00
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_A1_REG CYREG_UDB_W32_A10
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_D0_REG CYREG_UDB_W32_D00
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_D1_REG CYREG_UDB_W32_D10
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL0
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_F0_REG CYREG_UDB_W32_F00
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_F1_REG CYREG_UDB_W32_F10
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG CYREG_UDB_CAT16_A0
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__A0_REG CYREG_UDB_W8_A00
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__A1_REG CYREG_UDB_W8_A10
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG CYREG_UDB_CAT16_D0
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__D0_REG CYREG_UDB_W8_D00
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__D1_REG CYREG_UDB_W8_D10
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG CYREG_UDB_CAT16_F0
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__F0_REG CYREG_UDB_W8_F00
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__F1_REG CYREG_UDB_W8_F10
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG CYREG_UDB_W16_A01
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG CYREG_UDB_W16_A11
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG CYREG_UDB_W16_D01
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG CYREG_UDB_W16_D11
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG CYREG_UDB_W16_F01
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG CYREG_UDB_W16_F11
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__32BIT_A0_REG CYREG_UDB_W32_A01
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__32BIT_A1_REG CYREG_UDB_W32_A11
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__32BIT_D0_REG CYREG_UDB_W32_D01
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__32BIT_D1_REG CYREG_UDB_W32_D11
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL1
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__32BIT_F0_REG CYREG_UDB_W32_F01
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__32BIT_F1_REG CYREG_UDB_W32_F11
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG CYREG_UDB_CAT16_A1
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__A0_REG CYREG_UDB_W8_A01
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__A1_REG CYREG_UDB_W8_A11
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG CYREG_UDB_CAT16_D1
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__D0_REG CYREG_UDB_W8_D01
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__D1_REG CYREG_UDB_W8_D11
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG CYREG_UDB_CAT16_F1
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__F0_REG CYREG_UDB_W8_F01
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__F1_REG CYREG_UDB_W8_F11
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG CYREG_UDB_W16_A02
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG CYREG_UDB_W16_A12
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG CYREG_UDB_W16_D02
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG CYREG_UDB_W16_D12
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG CYREG_UDB_W16_F02
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG CYREG_UDB_W16_F12
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__32BIT_A0_REG CYREG_UDB_W32_A02
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__32BIT_A1_REG CYREG_UDB_W32_A12
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__32BIT_D0_REG CYREG_UDB_W32_D02
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__32BIT_D1_REG CYREG_UDB_W32_D12
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL2
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__32BIT_F0_REG CYREG_UDB_W32_F02
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__32BIT_F1_REG CYREG_UDB_W32_F12
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG CYREG_UDB_CAT16_A2
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__A0_REG CYREG_UDB_W8_A02
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__A1_REG CYREG_UDB_W8_A12
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG CYREG_UDB_CAT16_D2
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__D0_REG CYREG_UDB_W8_D02
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__D1_REG CYREG_UDB_W8_D12
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG CYREG_UDB_CAT16_F2
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__F0_REG CYREG_UDB_W8_F02
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__F1_REG CYREG_UDB_W8_F12
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG CYREG_UDB_W16_A03
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG CYREG_UDB_W16_A13
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG CYREG_UDB_W16_D03
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG CYREG_UDB_W16_D13
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL3
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG CYREG_UDB_W16_F03
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG CYREG_UDB_W16_F13
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__32BIT_A0_REG CYREG_UDB_W32_A03
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__32BIT_A1_REG CYREG_UDB_W32_A13
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__32BIT_D0_REG CYREG_UDB_W32_D03
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__32BIT_D1_REG CYREG_UDB_W32_D13
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL3
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__32BIT_F0_REG CYREG_UDB_W32_F03
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__32BIT_F1_REG CYREG_UDB_W32_F13
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG CYREG_UDB_CAT16_A3
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__A0_REG CYREG_UDB_W8_A03
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__A1_REG CYREG_UDB_W8_A13
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG CYREG_UDB_CAT16_D3
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__D0_REG CYREG_UDB_W8_D03
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__D1_REG CYREG_UDB_W8_D13
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG CYREG_UDB_CAT16_F3
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__F0_REG CYREG_UDB_W8_F03
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__F1_REG CYREG_UDB_W8_F13
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST0
#define Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__3__POS 3
#define Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__32BIT_MASK_REG CYREG_UDB_W32_MSK0
#define Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL0
#define Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__32BIT_STATUS_REG CYREG_UDB_W32_ST0
#define Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_UDB_W8_MSK0
#define Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_UDB_W8_ST0

/* Left_HB25_Enable_Pin */
#define Left_HB25_Enable_Pin__0__DR CYREG_GPIO_PRT6_DR
#define Left_HB25_Enable_Pin__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define Left_HB25_Enable_Pin__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define Left_HB25_Enable_Pin__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define Left_HB25_Enable_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define Left_HB25_Enable_Pin__0__HSIOM_MASK 0x00F00000u
#define Left_HB25_Enable_Pin__0__HSIOM_SHIFT 20u
#define Left_HB25_Enable_Pin__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define Left_HB25_Enable_Pin__0__INTR CYREG_GPIO_PRT6_INTR
#define Left_HB25_Enable_Pin__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define Left_HB25_Enable_Pin__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define Left_HB25_Enable_Pin__0__MASK 0x20u
#define Left_HB25_Enable_Pin__0__PC CYREG_GPIO_PRT6_PC
#define Left_HB25_Enable_Pin__0__PC2 CYREG_GPIO_PRT6_PC2
#define Left_HB25_Enable_Pin__0__PORT 6u
#define Left_HB25_Enable_Pin__0__PS CYREG_GPIO_PRT6_PS
#define Left_HB25_Enable_Pin__0__SHIFT 5
#define Left_HB25_Enable_Pin__DR CYREG_GPIO_PRT6_DR
#define Left_HB25_Enable_Pin__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define Left_HB25_Enable_Pin__DR_INV CYREG_GPIO_PRT6_DR_INV
#define Left_HB25_Enable_Pin__DR_SET CYREG_GPIO_PRT6_DR_SET
#define Left_HB25_Enable_Pin__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define Left_HB25_Enable_Pin__INTR CYREG_GPIO_PRT6_INTR
#define Left_HB25_Enable_Pin__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define Left_HB25_Enable_Pin__INTSTAT CYREG_GPIO_PRT6_INTR
#define Left_HB25_Enable_Pin__MASK 0x20u
#define Left_HB25_Enable_Pin__PC CYREG_GPIO_PRT6_PC
#define Left_HB25_Enable_Pin__PC2 CYREG_GPIO_PRT6_PC2
#define Left_HB25_Enable_Pin__PORT 6u
#define Left_HB25_Enable_Pin__PS CYREG_GPIO_PRT6_PS
#define Left_HB25_Enable_Pin__SHIFT 5

/* Right_HB25_Enable_Pin */
#define Right_HB25_Enable_Pin__0__DR CYREG_GPIO_PRT7_DR
#define Right_HB25_Enable_Pin__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define Right_HB25_Enable_Pin__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define Right_HB25_Enable_Pin__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define Right_HB25_Enable_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define Right_HB25_Enable_Pin__0__HSIOM_MASK 0x000000F0u
#define Right_HB25_Enable_Pin__0__HSIOM_SHIFT 4u
#define Right_HB25_Enable_Pin__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define Right_HB25_Enable_Pin__0__INTR CYREG_GPIO_PRT7_INTR
#define Right_HB25_Enable_Pin__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define Right_HB25_Enable_Pin__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define Right_HB25_Enable_Pin__0__MASK 0x02u
#define Right_HB25_Enable_Pin__0__PC CYREG_GPIO_PRT7_PC
#define Right_HB25_Enable_Pin__0__PC2 CYREG_GPIO_PRT7_PC2
#define Right_HB25_Enable_Pin__0__PORT 7u
#define Right_HB25_Enable_Pin__0__PS CYREG_GPIO_PRT7_PS
#define Right_HB25_Enable_Pin__0__SHIFT 1
#define Right_HB25_Enable_Pin__DR CYREG_GPIO_PRT7_DR
#define Right_HB25_Enable_Pin__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define Right_HB25_Enable_Pin__DR_INV CYREG_GPIO_PRT7_DR_INV
#define Right_HB25_Enable_Pin__DR_SET CYREG_GPIO_PRT7_DR_SET
#define Right_HB25_Enable_Pin__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define Right_HB25_Enable_Pin__INTR CYREG_GPIO_PRT7_INTR
#define Right_HB25_Enable_Pin__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define Right_HB25_Enable_Pin__INTSTAT CYREG_GPIO_PRT7_INTR
#define Right_HB25_Enable_Pin__MASK 0x02u
#define Right_HB25_Enable_Pin__PC CYREG_GPIO_PRT7_PC
#define Right_HB25_Enable_Pin__PC2 CYREG_GPIO_PRT7_PC2
#define Right_HB25_Enable_Pin__PORT 7u
#define Right_HB25_Enable_Pin__PS CYREG_GPIO_PRT7_PS
#define Right_HB25_Enable_Pin__SHIFT 1

/* Left_PhaseCounter_Intr */
#define Left_PhaseCounter_Intr__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Left_PhaseCounter_Intr__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Left_PhaseCounter_Intr__INTC_MASK 0x01u
#define Left_PhaseCounter_Intr__INTC_NUMBER 0u
#define Left_PhaseCounter_Intr__INTC_PRIOR_MASK 0xC0u
#define Left_PhaseCounter_Intr__INTC_PRIOR_NUM 3u
#define Left_PhaseCounter_Intr__INTC_PRIOR_REG CYREG_CM0_IPR0
#define Left_PhaseCounter_Intr__INTC_SET_EN_REG CYREG_CM0_ISER
#define Left_PhaseCounter_Intr__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Infrared_Distance_Pin_0 */
#define Infrared_Distance_Pin_0__0__DR CYREG_GPIO_PRT2_DR
#define Infrared_Distance_Pin_0__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Infrared_Distance_Pin_0__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Infrared_Distance_Pin_0__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Infrared_Distance_Pin_0__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Infrared_Distance_Pin_0__0__HSIOM_MASK 0x0000F000u
#define Infrared_Distance_Pin_0__0__HSIOM_SHIFT 12u
#define Infrared_Distance_Pin_0__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_0__0__INTR CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_0__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_0__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_0__0__MASK 0x08u
#define Infrared_Distance_Pin_0__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Infrared_Distance_Pin_0__0__OUT_SEL_SHIFT 6u
#define Infrared_Distance_Pin_0__0__OUT_SEL_VAL 2u
#define Infrared_Distance_Pin_0__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Infrared_Distance_Pin_0__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Infrared_Distance_Pin_0__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Infrared_Distance_Pin_0__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Infrared_Distance_Pin_0__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Infrared_Distance_Pin_0__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Infrared_Distance_Pin_0__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Infrared_Distance_Pin_0__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Infrared_Distance_Pin_0__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Infrared_Distance_Pin_0__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Infrared_Distance_Pin_0__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Infrared_Distance_Pin_0__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Infrared_Distance_Pin_0__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Infrared_Distance_Pin_0__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Infrared_Distance_Pin_0__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Infrared_Distance_Pin_0__0__PC CYREG_GPIO_PRT2_PC
#define Infrared_Distance_Pin_0__0__PC2 CYREG_GPIO_PRT2_PC2
#define Infrared_Distance_Pin_0__0__PORT 2u
#define Infrared_Distance_Pin_0__0__PS CYREG_GPIO_PRT2_PS
#define Infrared_Distance_Pin_0__0__SHIFT 3
#define Infrared_Distance_Pin_0__DR CYREG_GPIO_PRT2_DR
#define Infrared_Distance_Pin_0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Infrared_Distance_Pin_0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Infrared_Distance_Pin_0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Infrared_Distance_Pin_0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_0__INTR CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_0__MASK 0x08u
#define Infrared_Distance_Pin_0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Infrared_Distance_Pin_0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Infrared_Distance_Pin_0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Infrared_Distance_Pin_0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Infrared_Distance_Pin_0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Infrared_Distance_Pin_0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Infrared_Distance_Pin_0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Infrared_Distance_Pin_0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Infrared_Distance_Pin_0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Infrared_Distance_Pin_0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Infrared_Distance_Pin_0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Infrared_Distance_Pin_0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Infrared_Distance_Pin_0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Infrared_Distance_Pin_0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Infrared_Distance_Pin_0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Infrared_Distance_Pin_0__PC CYREG_GPIO_PRT2_PC
#define Infrared_Distance_Pin_0__PC2 CYREG_GPIO_PRT2_PC2
#define Infrared_Distance_Pin_0__PORT 2u
#define Infrared_Distance_Pin_0__PS CYREG_GPIO_PRT2_PS
#define Infrared_Distance_Pin_0__SHIFT 3

/* Infrared_Distance_Pin_1 */
#define Infrared_Distance_Pin_1__0__DR CYREG_GPIO_PRT2_DR
#define Infrared_Distance_Pin_1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Infrared_Distance_Pin_1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Infrared_Distance_Pin_1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Infrared_Distance_Pin_1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Infrared_Distance_Pin_1__0__HSIOM_MASK 0x0F000000u
#define Infrared_Distance_Pin_1__0__HSIOM_SHIFT 24u
#define Infrared_Distance_Pin_1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_1__0__INTR CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_1__0__MASK 0x40u
#define Infrared_Distance_Pin_1__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Infrared_Distance_Pin_1__0__OUT_SEL_SHIFT 12u
#define Infrared_Distance_Pin_1__0__OUT_SEL_VAL 0u
#define Infrared_Distance_Pin_1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Infrared_Distance_Pin_1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Infrared_Distance_Pin_1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Infrared_Distance_Pin_1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Infrared_Distance_Pin_1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Infrared_Distance_Pin_1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Infrared_Distance_Pin_1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Infrared_Distance_Pin_1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Infrared_Distance_Pin_1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Infrared_Distance_Pin_1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Infrared_Distance_Pin_1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Infrared_Distance_Pin_1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Infrared_Distance_Pin_1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Infrared_Distance_Pin_1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Infrared_Distance_Pin_1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Infrared_Distance_Pin_1__0__PC CYREG_GPIO_PRT2_PC
#define Infrared_Distance_Pin_1__0__PC2 CYREG_GPIO_PRT2_PC2
#define Infrared_Distance_Pin_1__0__PORT 2u
#define Infrared_Distance_Pin_1__0__PS CYREG_GPIO_PRT2_PS
#define Infrared_Distance_Pin_1__0__SHIFT 6
#define Infrared_Distance_Pin_1__DR CYREG_GPIO_PRT2_DR
#define Infrared_Distance_Pin_1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Infrared_Distance_Pin_1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Infrared_Distance_Pin_1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Infrared_Distance_Pin_1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_1__INTR CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_1__INTSTAT CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_1__MASK 0x40u
#define Infrared_Distance_Pin_1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Infrared_Distance_Pin_1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Infrared_Distance_Pin_1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Infrared_Distance_Pin_1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Infrared_Distance_Pin_1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Infrared_Distance_Pin_1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Infrared_Distance_Pin_1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Infrared_Distance_Pin_1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Infrared_Distance_Pin_1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Infrared_Distance_Pin_1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Infrared_Distance_Pin_1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Infrared_Distance_Pin_1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Infrared_Distance_Pin_1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Infrared_Distance_Pin_1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Infrared_Distance_Pin_1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Infrared_Distance_Pin_1__PC CYREG_GPIO_PRT2_PC
#define Infrared_Distance_Pin_1__PC2 CYREG_GPIO_PRT2_PC2
#define Infrared_Distance_Pin_1__PORT 2u
#define Infrared_Distance_Pin_1__PS CYREG_GPIO_PRT2_PS
#define Infrared_Distance_Pin_1__SHIFT 6

/* Infrared_Distance_Pin_2 */
#define Infrared_Distance_Pin_2__0__DR CYREG_GPIO_PRT2_DR
#define Infrared_Distance_Pin_2__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Infrared_Distance_Pin_2__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Infrared_Distance_Pin_2__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Infrared_Distance_Pin_2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Infrared_Distance_Pin_2__0__HSIOM_MASK 0x00000F00u
#define Infrared_Distance_Pin_2__0__HSIOM_SHIFT 8u
#define Infrared_Distance_Pin_2__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_2__0__INTR CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_2__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_2__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_2__0__MASK 0x04u
#define Infrared_Distance_Pin_2__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Infrared_Distance_Pin_2__0__OUT_SEL_SHIFT 4u
#define Infrared_Distance_Pin_2__0__OUT_SEL_VAL 0u
#define Infrared_Distance_Pin_2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Infrared_Distance_Pin_2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Infrared_Distance_Pin_2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Infrared_Distance_Pin_2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Infrared_Distance_Pin_2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Infrared_Distance_Pin_2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Infrared_Distance_Pin_2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Infrared_Distance_Pin_2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Infrared_Distance_Pin_2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Infrared_Distance_Pin_2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Infrared_Distance_Pin_2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Infrared_Distance_Pin_2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Infrared_Distance_Pin_2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Infrared_Distance_Pin_2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Infrared_Distance_Pin_2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Infrared_Distance_Pin_2__0__PC CYREG_GPIO_PRT2_PC
#define Infrared_Distance_Pin_2__0__PC2 CYREG_GPIO_PRT2_PC2
#define Infrared_Distance_Pin_2__0__PORT 2u
#define Infrared_Distance_Pin_2__0__PS CYREG_GPIO_PRT2_PS
#define Infrared_Distance_Pin_2__0__SHIFT 2
#define Infrared_Distance_Pin_2__DR CYREG_GPIO_PRT2_DR
#define Infrared_Distance_Pin_2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Infrared_Distance_Pin_2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Infrared_Distance_Pin_2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Infrared_Distance_Pin_2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_2__INTR CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_2__INTSTAT CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_2__MASK 0x04u
#define Infrared_Distance_Pin_2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Infrared_Distance_Pin_2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Infrared_Distance_Pin_2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Infrared_Distance_Pin_2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Infrared_Distance_Pin_2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Infrared_Distance_Pin_2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Infrared_Distance_Pin_2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Infrared_Distance_Pin_2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Infrared_Distance_Pin_2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Infrared_Distance_Pin_2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Infrared_Distance_Pin_2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Infrared_Distance_Pin_2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Infrared_Distance_Pin_2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Infrared_Distance_Pin_2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Infrared_Distance_Pin_2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Infrared_Distance_Pin_2__PC CYREG_GPIO_PRT2_PC
#define Infrared_Distance_Pin_2__PC2 CYREG_GPIO_PRT2_PC2
#define Infrared_Distance_Pin_2__PORT 2u
#define Infrared_Distance_Pin_2__PS CYREG_GPIO_PRT2_PS
#define Infrared_Distance_Pin_2__SHIFT 2

/* Infrared_Distance_Pin_3 */
#define Infrared_Distance_Pin_3__0__DR CYREG_GPIO_PRT2_DR
#define Infrared_Distance_Pin_3__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Infrared_Distance_Pin_3__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Infrared_Distance_Pin_3__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Infrared_Distance_Pin_3__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Infrared_Distance_Pin_3__0__HSIOM_MASK 0xF0000000u
#define Infrared_Distance_Pin_3__0__HSIOM_SHIFT 28u
#define Infrared_Distance_Pin_3__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_3__0__INTR CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_3__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_3__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_3__0__MASK 0x80u
#define Infrared_Distance_Pin_3__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Infrared_Distance_Pin_3__0__OUT_SEL_SHIFT 14u
#define Infrared_Distance_Pin_3__0__OUT_SEL_VAL 1u
#define Infrared_Distance_Pin_3__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Infrared_Distance_Pin_3__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Infrared_Distance_Pin_3__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Infrared_Distance_Pin_3__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Infrared_Distance_Pin_3__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Infrared_Distance_Pin_3__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Infrared_Distance_Pin_3__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Infrared_Distance_Pin_3__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Infrared_Distance_Pin_3__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Infrared_Distance_Pin_3__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Infrared_Distance_Pin_3__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Infrared_Distance_Pin_3__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Infrared_Distance_Pin_3__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Infrared_Distance_Pin_3__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Infrared_Distance_Pin_3__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Infrared_Distance_Pin_3__0__PC CYREG_GPIO_PRT2_PC
#define Infrared_Distance_Pin_3__0__PC2 CYREG_GPIO_PRT2_PC2
#define Infrared_Distance_Pin_3__0__PORT 2u
#define Infrared_Distance_Pin_3__0__PS CYREG_GPIO_PRT2_PS
#define Infrared_Distance_Pin_3__0__SHIFT 7
#define Infrared_Distance_Pin_3__DR CYREG_GPIO_PRT2_DR
#define Infrared_Distance_Pin_3__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Infrared_Distance_Pin_3__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Infrared_Distance_Pin_3__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Infrared_Distance_Pin_3__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_3__INTR CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_3__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_3__INTSTAT CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_3__MASK 0x80u
#define Infrared_Distance_Pin_3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Infrared_Distance_Pin_3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Infrared_Distance_Pin_3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Infrared_Distance_Pin_3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Infrared_Distance_Pin_3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Infrared_Distance_Pin_3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Infrared_Distance_Pin_3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Infrared_Distance_Pin_3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Infrared_Distance_Pin_3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Infrared_Distance_Pin_3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Infrared_Distance_Pin_3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Infrared_Distance_Pin_3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Infrared_Distance_Pin_3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Infrared_Distance_Pin_3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Infrared_Distance_Pin_3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Infrared_Distance_Pin_3__PC CYREG_GPIO_PRT2_PC
#define Infrared_Distance_Pin_3__PC2 CYREG_GPIO_PRT2_PC2
#define Infrared_Distance_Pin_3__PORT 2u
#define Infrared_Distance_Pin_3__PS CYREG_GPIO_PRT2_PS
#define Infrared_Distance_Pin_3__SHIFT 7

/* Infrared_Distance_Pin_4 */
#define Infrared_Distance_Pin_4__0__DR CYREG_GPIO_PRT2_DR
#define Infrared_Distance_Pin_4__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Infrared_Distance_Pin_4__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Infrared_Distance_Pin_4__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Infrared_Distance_Pin_4__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Infrared_Distance_Pin_4__0__HSIOM_MASK 0x00F00000u
#define Infrared_Distance_Pin_4__0__HSIOM_SHIFT 20u
#define Infrared_Distance_Pin_4__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_4__0__INTR CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_4__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_4__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_4__0__MASK 0x20u
#define Infrared_Distance_Pin_4__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Infrared_Distance_Pin_4__0__OUT_SEL_SHIFT 10u
#define Infrared_Distance_Pin_4__0__OUT_SEL_VAL 2u
#define Infrared_Distance_Pin_4__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Infrared_Distance_Pin_4__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Infrared_Distance_Pin_4__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Infrared_Distance_Pin_4__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Infrared_Distance_Pin_4__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Infrared_Distance_Pin_4__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Infrared_Distance_Pin_4__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Infrared_Distance_Pin_4__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Infrared_Distance_Pin_4__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Infrared_Distance_Pin_4__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Infrared_Distance_Pin_4__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Infrared_Distance_Pin_4__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Infrared_Distance_Pin_4__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Infrared_Distance_Pin_4__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Infrared_Distance_Pin_4__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Infrared_Distance_Pin_4__0__PC CYREG_GPIO_PRT2_PC
#define Infrared_Distance_Pin_4__0__PC2 CYREG_GPIO_PRT2_PC2
#define Infrared_Distance_Pin_4__0__PORT 2u
#define Infrared_Distance_Pin_4__0__PS CYREG_GPIO_PRT2_PS
#define Infrared_Distance_Pin_4__0__SHIFT 5
#define Infrared_Distance_Pin_4__DR CYREG_GPIO_PRT2_DR
#define Infrared_Distance_Pin_4__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Infrared_Distance_Pin_4__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Infrared_Distance_Pin_4__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Infrared_Distance_Pin_4__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_4__INTR CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_4__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_4__INTSTAT CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_4__MASK 0x20u
#define Infrared_Distance_Pin_4__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Infrared_Distance_Pin_4__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Infrared_Distance_Pin_4__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Infrared_Distance_Pin_4__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Infrared_Distance_Pin_4__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Infrared_Distance_Pin_4__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Infrared_Distance_Pin_4__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Infrared_Distance_Pin_4__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Infrared_Distance_Pin_4__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Infrared_Distance_Pin_4__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Infrared_Distance_Pin_4__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Infrared_Distance_Pin_4__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Infrared_Distance_Pin_4__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Infrared_Distance_Pin_4__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Infrared_Distance_Pin_4__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Infrared_Distance_Pin_4__PC CYREG_GPIO_PRT2_PC
#define Infrared_Distance_Pin_4__PC2 CYREG_GPIO_PRT2_PC2
#define Infrared_Distance_Pin_4__PORT 2u
#define Infrared_Distance_Pin_4__PS CYREG_GPIO_PRT2_PS
#define Infrared_Distance_Pin_4__SHIFT 5

/* Infrared_Distance_Pin_5 */
#define Infrared_Distance_Pin_5__0__DR CYREG_GPIO_PRT2_DR
#define Infrared_Distance_Pin_5__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Infrared_Distance_Pin_5__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Infrared_Distance_Pin_5__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Infrared_Distance_Pin_5__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Infrared_Distance_Pin_5__0__HSIOM_MASK 0x000F0000u
#define Infrared_Distance_Pin_5__0__HSIOM_SHIFT 16u
#define Infrared_Distance_Pin_5__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_5__0__INTR CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_5__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_5__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_5__0__MASK 0x10u
#define Infrared_Distance_Pin_5__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Infrared_Distance_Pin_5__0__OUT_SEL_SHIFT 8u
#define Infrared_Distance_Pin_5__0__OUT_SEL_VAL 3u
#define Infrared_Distance_Pin_5__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Infrared_Distance_Pin_5__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Infrared_Distance_Pin_5__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Infrared_Distance_Pin_5__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Infrared_Distance_Pin_5__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Infrared_Distance_Pin_5__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Infrared_Distance_Pin_5__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Infrared_Distance_Pin_5__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Infrared_Distance_Pin_5__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Infrared_Distance_Pin_5__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Infrared_Distance_Pin_5__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Infrared_Distance_Pin_5__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Infrared_Distance_Pin_5__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Infrared_Distance_Pin_5__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Infrared_Distance_Pin_5__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Infrared_Distance_Pin_5__0__PC CYREG_GPIO_PRT2_PC
#define Infrared_Distance_Pin_5__0__PC2 CYREG_GPIO_PRT2_PC2
#define Infrared_Distance_Pin_5__0__PORT 2u
#define Infrared_Distance_Pin_5__0__PS CYREG_GPIO_PRT2_PS
#define Infrared_Distance_Pin_5__0__SHIFT 4
#define Infrared_Distance_Pin_5__DR CYREG_GPIO_PRT2_DR
#define Infrared_Distance_Pin_5__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Infrared_Distance_Pin_5__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Infrared_Distance_Pin_5__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Infrared_Distance_Pin_5__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_5__INTR CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_5__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_5__INTSTAT CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_5__MASK 0x10u
#define Infrared_Distance_Pin_5__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Infrared_Distance_Pin_5__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Infrared_Distance_Pin_5__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Infrared_Distance_Pin_5__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Infrared_Distance_Pin_5__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Infrared_Distance_Pin_5__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Infrared_Distance_Pin_5__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Infrared_Distance_Pin_5__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Infrared_Distance_Pin_5__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Infrared_Distance_Pin_5__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Infrared_Distance_Pin_5__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Infrared_Distance_Pin_5__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Infrared_Distance_Pin_5__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Infrared_Distance_Pin_5__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Infrared_Distance_Pin_5__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Infrared_Distance_Pin_5__PC CYREG_GPIO_PRT2_PC
#define Infrared_Distance_Pin_5__PC2 CYREG_GPIO_PRT2_PC2
#define Infrared_Distance_Pin_5__PORT 2u
#define Infrared_Distance_Pin_5__PS CYREG_GPIO_PRT2_PS
#define Infrared_Distance_Pin_5__SHIFT 4

/* Infrared_Distance_Pin_6 */
#define Infrared_Distance_Pin_6__0__DR CYREG_GPIO_PRT2_DR
#define Infrared_Distance_Pin_6__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Infrared_Distance_Pin_6__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Infrared_Distance_Pin_6__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Infrared_Distance_Pin_6__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Infrared_Distance_Pin_6__0__HSIOM_MASK 0x000000F0u
#define Infrared_Distance_Pin_6__0__HSIOM_SHIFT 4u
#define Infrared_Distance_Pin_6__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_6__0__INTR CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_6__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_6__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_6__0__MASK 0x02u
#define Infrared_Distance_Pin_6__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Infrared_Distance_Pin_6__0__OUT_SEL_SHIFT 2u
#define Infrared_Distance_Pin_6__0__OUT_SEL_VAL 1u
#define Infrared_Distance_Pin_6__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Infrared_Distance_Pin_6__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Infrared_Distance_Pin_6__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Infrared_Distance_Pin_6__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Infrared_Distance_Pin_6__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Infrared_Distance_Pin_6__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Infrared_Distance_Pin_6__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Infrared_Distance_Pin_6__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Infrared_Distance_Pin_6__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Infrared_Distance_Pin_6__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Infrared_Distance_Pin_6__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Infrared_Distance_Pin_6__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Infrared_Distance_Pin_6__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Infrared_Distance_Pin_6__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Infrared_Distance_Pin_6__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Infrared_Distance_Pin_6__0__PC CYREG_GPIO_PRT2_PC
#define Infrared_Distance_Pin_6__0__PC2 CYREG_GPIO_PRT2_PC2
#define Infrared_Distance_Pin_6__0__PORT 2u
#define Infrared_Distance_Pin_6__0__PS CYREG_GPIO_PRT2_PS
#define Infrared_Distance_Pin_6__0__SHIFT 1
#define Infrared_Distance_Pin_6__DR CYREG_GPIO_PRT2_DR
#define Infrared_Distance_Pin_6__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Infrared_Distance_Pin_6__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Infrared_Distance_Pin_6__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Infrared_Distance_Pin_6__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_6__INTR CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_6__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_6__INTSTAT CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_6__MASK 0x02u
#define Infrared_Distance_Pin_6__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Infrared_Distance_Pin_6__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Infrared_Distance_Pin_6__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Infrared_Distance_Pin_6__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Infrared_Distance_Pin_6__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Infrared_Distance_Pin_6__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Infrared_Distance_Pin_6__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Infrared_Distance_Pin_6__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Infrared_Distance_Pin_6__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Infrared_Distance_Pin_6__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Infrared_Distance_Pin_6__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Infrared_Distance_Pin_6__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Infrared_Distance_Pin_6__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Infrared_Distance_Pin_6__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Infrared_Distance_Pin_6__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Infrared_Distance_Pin_6__PC CYREG_GPIO_PRT2_PC
#define Infrared_Distance_Pin_6__PC2 CYREG_GPIO_PRT2_PC2
#define Infrared_Distance_Pin_6__PORT 2u
#define Infrared_Distance_Pin_6__PS CYREG_GPIO_PRT2_PS
#define Infrared_Distance_Pin_6__SHIFT 1

/* Infrared_Distance_Pin_7 */
#define Infrared_Distance_Pin_7__0__DR CYREG_GPIO_PRT2_DR
#define Infrared_Distance_Pin_7__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Infrared_Distance_Pin_7__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Infrared_Distance_Pin_7__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Infrared_Distance_Pin_7__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Infrared_Distance_Pin_7__0__HSIOM_MASK 0x0000000Fu
#define Infrared_Distance_Pin_7__0__HSIOM_SHIFT 0u
#define Infrared_Distance_Pin_7__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_7__0__INTR CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_7__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_7__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_7__0__MASK 0x01u
#define Infrared_Distance_Pin_7__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Infrared_Distance_Pin_7__0__OUT_SEL_SHIFT 0u
#define Infrared_Distance_Pin_7__0__OUT_SEL_VAL 3u
#define Infrared_Distance_Pin_7__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Infrared_Distance_Pin_7__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Infrared_Distance_Pin_7__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Infrared_Distance_Pin_7__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Infrared_Distance_Pin_7__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Infrared_Distance_Pin_7__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Infrared_Distance_Pin_7__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Infrared_Distance_Pin_7__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Infrared_Distance_Pin_7__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Infrared_Distance_Pin_7__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Infrared_Distance_Pin_7__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Infrared_Distance_Pin_7__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Infrared_Distance_Pin_7__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Infrared_Distance_Pin_7__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Infrared_Distance_Pin_7__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Infrared_Distance_Pin_7__0__PC CYREG_GPIO_PRT2_PC
#define Infrared_Distance_Pin_7__0__PC2 CYREG_GPIO_PRT2_PC2
#define Infrared_Distance_Pin_7__0__PORT 2u
#define Infrared_Distance_Pin_7__0__PS CYREG_GPIO_PRT2_PS
#define Infrared_Distance_Pin_7__0__SHIFT 0
#define Infrared_Distance_Pin_7__DR CYREG_GPIO_PRT2_DR
#define Infrared_Distance_Pin_7__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Infrared_Distance_Pin_7__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Infrared_Distance_Pin_7__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Infrared_Distance_Pin_7__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_7__INTR CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_7__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Infrared_Distance_Pin_7__INTSTAT CYREG_GPIO_PRT2_INTR
#define Infrared_Distance_Pin_7__MASK 0x01u
#define Infrared_Distance_Pin_7__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Infrared_Distance_Pin_7__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Infrared_Distance_Pin_7__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Infrared_Distance_Pin_7__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Infrared_Distance_Pin_7__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Infrared_Distance_Pin_7__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Infrared_Distance_Pin_7__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Infrared_Distance_Pin_7__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Infrared_Distance_Pin_7__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Infrared_Distance_Pin_7__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Infrared_Distance_Pin_7__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Infrared_Distance_Pin_7__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Infrared_Distance_Pin_7__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Infrared_Distance_Pin_7__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Infrared_Distance_Pin_7__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Infrared_Distance_Pin_7__PC CYREG_GPIO_PRT2_PC
#define Infrared_Distance_Pin_7__PC2 CYREG_GPIO_PRT2_PC2
#define Infrared_Distance_Pin_7__PORT 2u
#define Infrared_Distance_Pin_7__PS CYREG_GPIO_PRT2_PS
#define Infrared_Distance_Pin_7__SHIFT 0

/* Infrared_Distance_Pin_8 */
#define Infrared_Distance_Pin_8__0__DR CYREG_GPIO_PRT1_DR
#define Infrared_Distance_Pin_8__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Infrared_Distance_Pin_8__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Infrared_Distance_Pin_8__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Infrared_Distance_Pin_8__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Infrared_Distance_Pin_8__0__HSIOM_MASK 0xF0000000u
#define Infrared_Distance_Pin_8__0__HSIOM_SHIFT 28u
#define Infrared_Distance_Pin_8__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_8__0__INTR CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_8__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_8__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_8__0__MASK 0x80u
#define Infrared_Distance_Pin_8__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Infrared_Distance_Pin_8__0__OUT_SEL_SHIFT 14u
#define Infrared_Distance_Pin_8__0__OUT_SEL_VAL 2u
#define Infrared_Distance_Pin_8__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Infrared_Distance_Pin_8__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Infrared_Distance_Pin_8__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Infrared_Distance_Pin_8__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Infrared_Distance_Pin_8__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Infrared_Distance_Pin_8__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Infrared_Distance_Pin_8__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Infrared_Distance_Pin_8__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Infrared_Distance_Pin_8__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Infrared_Distance_Pin_8__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Infrared_Distance_Pin_8__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Infrared_Distance_Pin_8__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Infrared_Distance_Pin_8__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Infrared_Distance_Pin_8__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Infrared_Distance_Pin_8__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Infrared_Distance_Pin_8__0__PC CYREG_GPIO_PRT1_PC
#define Infrared_Distance_Pin_8__0__PC2 CYREG_GPIO_PRT1_PC2
#define Infrared_Distance_Pin_8__0__PORT 1u
#define Infrared_Distance_Pin_8__0__PS CYREG_GPIO_PRT1_PS
#define Infrared_Distance_Pin_8__0__SHIFT 7
#define Infrared_Distance_Pin_8__DR CYREG_GPIO_PRT1_DR
#define Infrared_Distance_Pin_8__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Infrared_Distance_Pin_8__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Infrared_Distance_Pin_8__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Infrared_Distance_Pin_8__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_8__INTR CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_8__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_8__INTSTAT CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_8__MASK 0x80u
#define Infrared_Distance_Pin_8__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Infrared_Distance_Pin_8__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Infrared_Distance_Pin_8__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Infrared_Distance_Pin_8__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Infrared_Distance_Pin_8__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Infrared_Distance_Pin_8__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Infrared_Distance_Pin_8__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Infrared_Distance_Pin_8__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Infrared_Distance_Pin_8__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Infrared_Distance_Pin_8__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Infrared_Distance_Pin_8__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Infrared_Distance_Pin_8__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Infrared_Distance_Pin_8__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Infrared_Distance_Pin_8__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Infrared_Distance_Pin_8__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Infrared_Distance_Pin_8__PC CYREG_GPIO_PRT1_PC
#define Infrared_Distance_Pin_8__PC2 CYREG_GPIO_PRT1_PC2
#define Infrared_Distance_Pin_8__PORT 1u
#define Infrared_Distance_Pin_8__PS CYREG_GPIO_PRT1_PS
#define Infrared_Distance_Pin_8__SHIFT 7

/* Infrared_Distance_Pin_9 */
#define Infrared_Distance_Pin_9__0__DR CYREG_GPIO_PRT1_DR
#define Infrared_Distance_Pin_9__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Infrared_Distance_Pin_9__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Infrared_Distance_Pin_9__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Infrared_Distance_Pin_9__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Infrared_Distance_Pin_9__0__HSIOM_MASK 0x00F00000u
#define Infrared_Distance_Pin_9__0__HSIOM_SHIFT 20u
#define Infrared_Distance_Pin_9__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_9__0__INTR CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_9__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_9__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_9__0__MASK 0x20u
#define Infrared_Distance_Pin_9__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Infrared_Distance_Pin_9__0__OUT_SEL_SHIFT 10u
#define Infrared_Distance_Pin_9__0__OUT_SEL_VAL 0u
#define Infrared_Distance_Pin_9__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Infrared_Distance_Pin_9__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Infrared_Distance_Pin_9__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Infrared_Distance_Pin_9__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Infrared_Distance_Pin_9__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Infrared_Distance_Pin_9__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Infrared_Distance_Pin_9__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Infrared_Distance_Pin_9__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Infrared_Distance_Pin_9__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Infrared_Distance_Pin_9__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Infrared_Distance_Pin_9__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Infrared_Distance_Pin_9__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Infrared_Distance_Pin_9__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Infrared_Distance_Pin_9__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Infrared_Distance_Pin_9__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Infrared_Distance_Pin_9__0__PC CYREG_GPIO_PRT1_PC
#define Infrared_Distance_Pin_9__0__PC2 CYREG_GPIO_PRT1_PC2
#define Infrared_Distance_Pin_9__0__PORT 1u
#define Infrared_Distance_Pin_9__0__PS CYREG_GPIO_PRT1_PS
#define Infrared_Distance_Pin_9__0__SHIFT 5
#define Infrared_Distance_Pin_9__DR CYREG_GPIO_PRT1_DR
#define Infrared_Distance_Pin_9__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Infrared_Distance_Pin_9__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Infrared_Distance_Pin_9__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Infrared_Distance_Pin_9__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_9__INTR CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_9__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_9__INTSTAT CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_9__MASK 0x20u
#define Infrared_Distance_Pin_9__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Infrared_Distance_Pin_9__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Infrared_Distance_Pin_9__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Infrared_Distance_Pin_9__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Infrared_Distance_Pin_9__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Infrared_Distance_Pin_9__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Infrared_Distance_Pin_9__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Infrared_Distance_Pin_9__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Infrared_Distance_Pin_9__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Infrared_Distance_Pin_9__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Infrared_Distance_Pin_9__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Infrared_Distance_Pin_9__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Infrared_Distance_Pin_9__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Infrared_Distance_Pin_9__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Infrared_Distance_Pin_9__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Infrared_Distance_Pin_9__PC CYREG_GPIO_PRT1_PC
#define Infrared_Distance_Pin_9__PC2 CYREG_GPIO_PRT1_PC2
#define Infrared_Distance_Pin_9__PORT 1u
#define Infrared_Distance_Pin_9__PS CYREG_GPIO_PRT1_PS
#define Infrared_Distance_Pin_9__SHIFT 5

/* Quadrature_Decode_Clock */
#define Quadrature_Decode_Clock__CTRL_REGISTER CYREG_PERI_PCLK_CTL20
#define Quadrature_Decode_Clock__DIV_ID 0x00000041u
#define Quadrature_Decode_Clock__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define Quadrature_Decode_Clock__PA_DIV_ID 0x000000FFu

/* Right_PhaseCounter_Intr */
#define Right_PhaseCounter_Intr__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Right_PhaseCounter_Intr__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Right_PhaseCounter_Intr__INTC_MASK 0x02u
#define Right_PhaseCounter_Intr__INTC_NUMBER 1u
#define Right_PhaseCounter_Intr__INTC_PRIOR_MASK 0xC000u
#define Right_PhaseCounter_Intr__INTC_PRIOR_NUM 3u
#define Right_PhaseCounter_Intr__INTC_PRIOR_REG CYREG_CM0_IPR0
#define Right_PhaseCounter_Intr__INTC_SET_EN_REG CYREG_CM0_ISER
#define Right_PhaseCounter_Intr__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Infrared_Distance_Pin_10 */
#define Infrared_Distance_Pin_10__0__DR CYREG_GPIO_PRT1_DR
#define Infrared_Distance_Pin_10__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Infrared_Distance_Pin_10__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Infrared_Distance_Pin_10__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Infrared_Distance_Pin_10__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Infrared_Distance_Pin_10__0__HSIOM_MASK 0x00000F00u
#define Infrared_Distance_Pin_10__0__HSIOM_SHIFT 8u
#define Infrared_Distance_Pin_10__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_10__0__INTR CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_10__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_10__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_10__0__MASK 0x04u
#define Infrared_Distance_Pin_10__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Infrared_Distance_Pin_10__0__OUT_SEL_SHIFT 4u
#define Infrared_Distance_Pin_10__0__OUT_SEL_VAL 2u
#define Infrared_Distance_Pin_10__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Infrared_Distance_Pin_10__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Infrared_Distance_Pin_10__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Infrared_Distance_Pin_10__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Infrared_Distance_Pin_10__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Infrared_Distance_Pin_10__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Infrared_Distance_Pin_10__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Infrared_Distance_Pin_10__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Infrared_Distance_Pin_10__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Infrared_Distance_Pin_10__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Infrared_Distance_Pin_10__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Infrared_Distance_Pin_10__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Infrared_Distance_Pin_10__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Infrared_Distance_Pin_10__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Infrared_Distance_Pin_10__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Infrared_Distance_Pin_10__0__PC CYREG_GPIO_PRT1_PC
#define Infrared_Distance_Pin_10__0__PC2 CYREG_GPIO_PRT1_PC2
#define Infrared_Distance_Pin_10__0__PORT 1u
#define Infrared_Distance_Pin_10__0__PS CYREG_GPIO_PRT1_PS
#define Infrared_Distance_Pin_10__0__SHIFT 2
#define Infrared_Distance_Pin_10__DR CYREG_GPIO_PRT1_DR
#define Infrared_Distance_Pin_10__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Infrared_Distance_Pin_10__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Infrared_Distance_Pin_10__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Infrared_Distance_Pin_10__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_10__INTR CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_10__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_10__INTSTAT CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_10__MASK 0x04u
#define Infrared_Distance_Pin_10__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Infrared_Distance_Pin_10__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Infrared_Distance_Pin_10__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Infrared_Distance_Pin_10__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Infrared_Distance_Pin_10__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Infrared_Distance_Pin_10__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Infrared_Distance_Pin_10__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Infrared_Distance_Pin_10__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Infrared_Distance_Pin_10__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Infrared_Distance_Pin_10__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Infrared_Distance_Pin_10__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Infrared_Distance_Pin_10__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Infrared_Distance_Pin_10__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Infrared_Distance_Pin_10__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Infrared_Distance_Pin_10__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Infrared_Distance_Pin_10__PC CYREG_GPIO_PRT1_PC
#define Infrared_Distance_Pin_10__PC2 CYREG_GPIO_PRT1_PC2
#define Infrared_Distance_Pin_10__PORT 1u
#define Infrared_Distance_Pin_10__PS CYREG_GPIO_PRT1_PS
#define Infrared_Distance_Pin_10__SHIFT 2

/* Infrared_Distance_Pin_11 */
#define Infrared_Distance_Pin_11__0__DR CYREG_GPIO_PRT1_DR
#define Infrared_Distance_Pin_11__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Infrared_Distance_Pin_11__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Infrared_Distance_Pin_11__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Infrared_Distance_Pin_11__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Infrared_Distance_Pin_11__0__HSIOM_MASK 0x000F0000u
#define Infrared_Distance_Pin_11__0__HSIOM_SHIFT 16u
#define Infrared_Distance_Pin_11__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_11__0__INTR CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_11__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_11__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_11__0__MASK 0x10u
#define Infrared_Distance_Pin_11__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Infrared_Distance_Pin_11__0__OUT_SEL_SHIFT 8u
#define Infrared_Distance_Pin_11__0__OUT_SEL_VAL 1u
#define Infrared_Distance_Pin_11__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Infrared_Distance_Pin_11__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Infrared_Distance_Pin_11__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Infrared_Distance_Pin_11__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Infrared_Distance_Pin_11__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Infrared_Distance_Pin_11__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Infrared_Distance_Pin_11__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Infrared_Distance_Pin_11__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Infrared_Distance_Pin_11__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Infrared_Distance_Pin_11__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Infrared_Distance_Pin_11__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Infrared_Distance_Pin_11__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Infrared_Distance_Pin_11__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Infrared_Distance_Pin_11__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Infrared_Distance_Pin_11__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Infrared_Distance_Pin_11__0__PC CYREG_GPIO_PRT1_PC
#define Infrared_Distance_Pin_11__0__PC2 CYREG_GPIO_PRT1_PC2
#define Infrared_Distance_Pin_11__0__PORT 1u
#define Infrared_Distance_Pin_11__0__PS CYREG_GPIO_PRT1_PS
#define Infrared_Distance_Pin_11__0__SHIFT 4
#define Infrared_Distance_Pin_11__DR CYREG_GPIO_PRT1_DR
#define Infrared_Distance_Pin_11__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Infrared_Distance_Pin_11__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Infrared_Distance_Pin_11__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Infrared_Distance_Pin_11__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_11__INTR CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_11__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_11__INTSTAT CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_11__MASK 0x10u
#define Infrared_Distance_Pin_11__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Infrared_Distance_Pin_11__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Infrared_Distance_Pin_11__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Infrared_Distance_Pin_11__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Infrared_Distance_Pin_11__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Infrared_Distance_Pin_11__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Infrared_Distance_Pin_11__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Infrared_Distance_Pin_11__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Infrared_Distance_Pin_11__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Infrared_Distance_Pin_11__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Infrared_Distance_Pin_11__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Infrared_Distance_Pin_11__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Infrared_Distance_Pin_11__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Infrared_Distance_Pin_11__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Infrared_Distance_Pin_11__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Infrared_Distance_Pin_11__PC CYREG_GPIO_PRT1_PC
#define Infrared_Distance_Pin_11__PC2 CYREG_GPIO_PRT1_PC2
#define Infrared_Distance_Pin_11__PORT 1u
#define Infrared_Distance_Pin_11__PS CYREG_GPIO_PRT1_PS
#define Infrared_Distance_Pin_11__SHIFT 4

/* Infrared_Distance_Pin_12 */
#define Infrared_Distance_Pin_12__0__DR CYREG_GPIO_PRT1_DR
#define Infrared_Distance_Pin_12__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Infrared_Distance_Pin_12__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Infrared_Distance_Pin_12__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Infrared_Distance_Pin_12__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Infrared_Distance_Pin_12__0__HSIOM_MASK 0x0F000000u
#define Infrared_Distance_Pin_12__0__HSIOM_SHIFT 24u
#define Infrared_Distance_Pin_12__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_12__0__INTR CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_12__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_12__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_12__0__MASK 0x40u
#define Infrared_Distance_Pin_12__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Infrared_Distance_Pin_12__0__OUT_SEL_SHIFT 12u
#define Infrared_Distance_Pin_12__0__OUT_SEL_VAL 3u
#define Infrared_Distance_Pin_12__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Infrared_Distance_Pin_12__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Infrared_Distance_Pin_12__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Infrared_Distance_Pin_12__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Infrared_Distance_Pin_12__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Infrared_Distance_Pin_12__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Infrared_Distance_Pin_12__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Infrared_Distance_Pin_12__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Infrared_Distance_Pin_12__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Infrared_Distance_Pin_12__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Infrared_Distance_Pin_12__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Infrared_Distance_Pin_12__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Infrared_Distance_Pin_12__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Infrared_Distance_Pin_12__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Infrared_Distance_Pin_12__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Infrared_Distance_Pin_12__0__PC CYREG_GPIO_PRT1_PC
#define Infrared_Distance_Pin_12__0__PC2 CYREG_GPIO_PRT1_PC2
#define Infrared_Distance_Pin_12__0__PORT 1u
#define Infrared_Distance_Pin_12__0__PS CYREG_GPIO_PRT1_PS
#define Infrared_Distance_Pin_12__0__SHIFT 6
#define Infrared_Distance_Pin_12__DR CYREG_GPIO_PRT1_DR
#define Infrared_Distance_Pin_12__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Infrared_Distance_Pin_12__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Infrared_Distance_Pin_12__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Infrared_Distance_Pin_12__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_12__INTR CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_12__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_12__INTSTAT CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_12__MASK 0x40u
#define Infrared_Distance_Pin_12__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Infrared_Distance_Pin_12__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Infrared_Distance_Pin_12__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Infrared_Distance_Pin_12__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Infrared_Distance_Pin_12__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Infrared_Distance_Pin_12__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Infrared_Distance_Pin_12__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Infrared_Distance_Pin_12__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Infrared_Distance_Pin_12__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Infrared_Distance_Pin_12__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Infrared_Distance_Pin_12__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Infrared_Distance_Pin_12__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Infrared_Distance_Pin_12__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Infrared_Distance_Pin_12__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Infrared_Distance_Pin_12__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Infrared_Distance_Pin_12__PC CYREG_GPIO_PRT1_PC
#define Infrared_Distance_Pin_12__PC2 CYREG_GPIO_PRT1_PC2
#define Infrared_Distance_Pin_12__PORT 1u
#define Infrared_Distance_Pin_12__PS CYREG_GPIO_PRT1_PS
#define Infrared_Distance_Pin_12__SHIFT 6

/* Infrared_Distance_Pin_13 */
#define Infrared_Distance_Pin_13__0__DR CYREG_GPIO_PRT1_DR
#define Infrared_Distance_Pin_13__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Infrared_Distance_Pin_13__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Infrared_Distance_Pin_13__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Infrared_Distance_Pin_13__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Infrared_Distance_Pin_13__0__HSIOM_MASK 0x0000F000u
#define Infrared_Distance_Pin_13__0__HSIOM_SHIFT 12u
#define Infrared_Distance_Pin_13__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_13__0__INTR CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_13__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_13__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_13__0__MASK 0x08u
#define Infrared_Distance_Pin_13__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Infrared_Distance_Pin_13__0__OUT_SEL_SHIFT 6u
#define Infrared_Distance_Pin_13__0__OUT_SEL_VAL 1u
#define Infrared_Distance_Pin_13__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Infrared_Distance_Pin_13__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Infrared_Distance_Pin_13__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Infrared_Distance_Pin_13__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Infrared_Distance_Pin_13__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Infrared_Distance_Pin_13__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Infrared_Distance_Pin_13__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Infrared_Distance_Pin_13__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Infrared_Distance_Pin_13__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Infrared_Distance_Pin_13__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Infrared_Distance_Pin_13__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Infrared_Distance_Pin_13__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Infrared_Distance_Pin_13__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Infrared_Distance_Pin_13__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Infrared_Distance_Pin_13__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Infrared_Distance_Pin_13__0__PC CYREG_GPIO_PRT1_PC
#define Infrared_Distance_Pin_13__0__PC2 CYREG_GPIO_PRT1_PC2
#define Infrared_Distance_Pin_13__0__PORT 1u
#define Infrared_Distance_Pin_13__0__PS CYREG_GPIO_PRT1_PS
#define Infrared_Distance_Pin_13__0__SHIFT 3
#define Infrared_Distance_Pin_13__DR CYREG_GPIO_PRT1_DR
#define Infrared_Distance_Pin_13__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Infrared_Distance_Pin_13__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Infrared_Distance_Pin_13__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Infrared_Distance_Pin_13__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_13__INTR CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_13__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_13__INTSTAT CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_13__MASK 0x08u
#define Infrared_Distance_Pin_13__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Infrared_Distance_Pin_13__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Infrared_Distance_Pin_13__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Infrared_Distance_Pin_13__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Infrared_Distance_Pin_13__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Infrared_Distance_Pin_13__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Infrared_Distance_Pin_13__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Infrared_Distance_Pin_13__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Infrared_Distance_Pin_13__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Infrared_Distance_Pin_13__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Infrared_Distance_Pin_13__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Infrared_Distance_Pin_13__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Infrared_Distance_Pin_13__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Infrared_Distance_Pin_13__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Infrared_Distance_Pin_13__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Infrared_Distance_Pin_13__PC CYREG_GPIO_PRT1_PC
#define Infrared_Distance_Pin_13__PC2 CYREG_GPIO_PRT1_PC2
#define Infrared_Distance_Pin_13__PORT 1u
#define Infrared_Distance_Pin_13__PS CYREG_GPIO_PRT1_PS
#define Infrared_Distance_Pin_13__SHIFT 3

/* Infrared_Distance_Pin_14 */
#define Infrared_Distance_Pin_14__0__DR CYREG_GPIO_PRT1_DR
#define Infrared_Distance_Pin_14__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Infrared_Distance_Pin_14__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Infrared_Distance_Pin_14__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Infrared_Distance_Pin_14__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Infrared_Distance_Pin_14__0__HSIOM_MASK 0x0000000Fu
#define Infrared_Distance_Pin_14__0__HSIOM_SHIFT 0u
#define Infrared_Distance_Pin_14__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_14__0__INTR CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_14__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_14__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_14__0__MASK 0x01u
#define Infrared_Distance_Pin_14__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Infrared_Distance_Pin_14__0__OUT_SEL_SHIFT 0u
#define Infrared_Distance_Pin_14__0__OUT_SEL_VAL 3u
#define Infrared_Distance_Pin_14__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Infrared_Distance_Pin_14__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Infrared_Distance_Pin_14__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Infrared_Distance_Pin_14__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Infrared_Distance_Pin_14__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Infrared_Distance_Pin_14__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Infrared_Distance_Pin_14__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Infrared_Distance_Pin_14__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Infrared_Distance_Pin_14__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Infrared_Distance_Pin_14__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Infrared_Distance_Pin_14__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Infrared_Distance_Pin_14__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Infrared_Distance_Pin_14__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Infrared_Distance_Pin_14__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Infrared_Distance_Pin_14__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Infrared_Distance_Pin_14__0__PC CYREG_GPIO_PRT1_PC
#define Infrared_Distance_Pin_14__0__PC2 CYREG_GPIO_PRT1_PC2
#define Infrared_Distance_Pin_14__0__PORT 1u
#define Infrared_Distance_Pin_14__0__PS CYREG_GPIO_PRT1_PS
#define Infrared_Distance_Pin_14__0__SHIFT 0
#define Infrared_Distance_Pin_14__DR CYREG_GPIO_PRT1_DR
#define Infrared_Distance_Pin_14__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Infrared_Distance_Pin_14__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Infrared_Distance_Pin_14__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Infrared_Distance_Pin_14__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_14__INTR CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_14__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_14__INTSTAT CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_14__MASK 0x01u
#define Infrared_Distance_Pin_14__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Infrared_Distance_Pin_14__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Infrared_Distance_Pin_14__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Infrared_Distance_Pin_14__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Infrared_Distance_Pin_14__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Infrared_Distance_Pin_14__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Infrared_Distance_Pin_14__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Infrared_Distance_Pin_14__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Infrared_Distance_Pin_14__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Infrared_Distance_Pin_14__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Infrared_Distance_Pin_14__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Infrared_Distance_Pin_14__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Infrared_Distance_Pin_14__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Infrared_Distance_Pin_14__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Infrared_Distance_Pin_14__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Infrared_Distance_Pin_14__PC CYREG_GPIO_PRT1_PC
#define Infrared_Distance_Pin_14__PC2 CYREG_GPIO_PRT1_PC2
#define Infrared_Distance_Pin_14__PORT 1u
#define Infrared_Distance_Pin_14__PS CYREG_GPIO_PRT1_PS
#define Infrared_Distance_Pin_14__SHIFT 0

/* Infrared_Distance_Pin_15 */
#define Infrared_Distance_Pin_15__0__DR CYREG_GPIO_PRT1_DR
#define Infrared_Distance_Pin_15__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Infrared_Distance_Pin_15__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Infrared_Distance_Pin_15__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Infrared_Distance_Pin_15__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Infrared_Distance_Pin_15__0__HSIOM_MASK 0x000000F0u
#define Infrared_Distance_Pin_15__0__HSIOM_SHIFT 4u
#define Infrared_Distance_Pin_15__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_15__0__INTR CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_15__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_15__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_15__0__MASK 0x02u
#define Infrared_Distance_Pin_15__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Infrared_Distance_Pin_15__0__OUT_SEL_SHIFT 2u
#define Infrared_Distance_Pin_15__0__OUT_SEL_VAL 0u
#define Infrared_Distance_Pin_15__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Infrared_Distance_Pin_15__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Infrared_Distance_Pin_15__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Infrared_Distance_Pin_15__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Infrared_Distance_Pin_15__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Infrared_Distance_Pin_15__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Infrared_Distance_Pin_15__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Infrared_Distance_Pin_15__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Infrared_Distance_Pin_15__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Infrared_Distance_Pin_15__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Infrared_Distance_Pin_15__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Infrared_Distance_Pin_15__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Infrared_Distance_Pin_15__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Infrared_Distance_Pin_15__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Infrared_Distance_Pin_15__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Infrared_Distance_Pin_15__0__PC CYREG_GPIO_PRT1_PC
#define Infrared_Distance_Pin_15__0__PC2 CYREG_GPIO_PRT1_PC2
#define Infrared_Distance_Pin_15__0__PORT 1u
#define Infrared_Distance_Pin_15__0__PS CYREG_GPIO_PRT1_PS
#define Infrared_Distance_Pin_15__0__SHIFT 1
#define Infrared_Distance_Pin_15__DR CYREG_GPIO_PRT1_DR
#define Infrared_Distance_Pin_15__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Infrared_Distance_Pin_15__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Infrared_Distance_Pin_15__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Infrared_Distance_Pin_15__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_15__INTR CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_15__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Infrared_Distance_Pin_15__INTSTAT CYREG_GPIO_PRT1_INTR
#define Infrared_Distance_Pin_15__MASK 0x02u
#define Infrared_Distance_Pin_15__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Infrared_Distance_Pin_15__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Infrared_Distance_Pin_15__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Infrared_Distance_Pin_15__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Infrared_Distance_Pin_15__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Infrared_Distance_Pin_15__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Infrared_Distance_Pin_15__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Infrared_Distance_Pin_15__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Infrared_Distance_Pin_15__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Infrared_Distance_Pin_15__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Infrared_Distance_Pin_15__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Infrared_Distance_Pin_15__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Infrared_Distance_Pin_15__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Infrared_Distance_Pin_15__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Infrared_Distance_Pin_15__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Infrared_Distance_Pin_15__PC CYREG_GPIO_PRT1_PC
#define Infrared_Distance_Pin_15__PC2 CYREG_GPIO_PRT1_PC2
#define Infrared_Distance_Pin_15__PORT 1u
#define Infrared_Distance_Pin_15__PS CYREG_GPIO_PRT1_PS
#define Infrared_Distance_Pin_15__SHIFT 1

/* Miscellaneous */
#define CY_PROJECT_NAME "SingleBoardDesign-046"
#define CY_VERSION "PSoC Creator  3.3 CP2"
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x101311A0u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4L
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4L_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 8u
#define CYDEV_DFT_SELECT_CLK1 9u
#define CYDEV_DMA_CHANNELS_AVAILABLE 32
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 14u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VBUS 5.0
#define CYDEV_VBUS_MV 5000
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 2
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udb_VERSION 1
#define CYIPBLOCK_m0s8usbdss_VERSION 2
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
