rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv" TOP_MODULE="top" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/yosys_script.tcl)
Using Yosys read_systemverilog command

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+16 (git sha1 8b2a00102, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:1:1: No timescale set for "test_module".

[WRN:PA0205] UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:8:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:1:1: Compile module "work@test_module".

[INF:CP0303] UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:8:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:8:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@test_module (work@test_module), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:1:1, endln:6:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@test_module
  |vpiParameter:
  \_type_parameter: (work@test_module.test_parameter), line:2:18, endln:2:32
    |vpiParent:
    \_module_inst: work@test_module (work@test_module), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:1:1, endln:6:10
    |vpiName:test_parameter
    |vpiFullName:work@test_module.test_parameter
    |vpiTypespec:
    \_logic_typespec: , line:2:35, endln:2:40
      |vpiParent:
      \_type_parameter: (work@test_module.test_parameter), line:2:18, endln:2:32
  |vpiDefName:work@test_module
  |vpiNet:
  \_logic_net: (work@test_module.state_i), line:4:24, endln:4:31
    |vpiParent:
    \_module_inst: work@test_module (work@test_module), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:1:1, endln:6:10
    |vpiName:state_i
    |vpiFullName:work@test_module.state_i
  |vpiPort:
  \_port: (state_i), line:4:24, endln:4:31
    |vpiParent:
    \_module_inst: work@test_module (work@test_module), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:1:1, endln:6:10
    |vpiName:state_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@test_module.state_i), line:4:24, endln:4:31
    |vpiTypedef:
    \_logic_typespec: , line:2:35, endln:2:40
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:8:1, endln:24:16
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.StateWidth), line:11:18, endln:11:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:8:1, endln:24:16
    |UINT:9
    |vpiTypespec:
    \_int_typespec: , line:11:14, endln:11:17
      |vpiParent:
      \_parameter: (work@top.StateWidth), line:11:18, endln:11:28
      |vpiSigned:1
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:StateWidth
    |vpiFullName:work@top.StateWidth
  |vpiParamAssign:
  \_param_assign: , line:11:18, endln:11:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:8:1, endln:24:16
    |vpiRhs:
    \_constant: , line:11:31, endln:11:32
      |vpiDecompile:9
      |vpiSize:32
      |UINT:9
      |vpiTypespec:
      \_int_typespec: , line:11:14, endln:11:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.StateWidth), line:11:18, endln:11:28
  |vpiTypedef:
  \_enum_typespec: (state_e), line:12:3, endln:14:13
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:8:1, endln:24:16
    |vpiName:state_e
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:8:1, endln:24:16
    |vpiBaseTypespec:
    \_logic_typespec: , line:12:16, endln:12:38
      |vpiRange:
      \_range: , line:12:22, endln:12:38
        |vpiLeftRange:
        \_operation: , line:12:23, endln:12:35
          |vpiParent:
          \_range: , line:12:22, endln:12:38
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (StateWidth), line:12:23, endln:12:33
            |vpiParent:
            \_operation: , line:12:23, endln:12:35
            |vpiName:StateWidth
          |vpiOperand:
          \_constant: , line:12:34, endln:12:35
            |vpiParent:
            \_operation: , line:12:23, endln:12:35
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:12:36, endln:12:37
          |vpiParent:
          \_range: , line:12:22, endln:12:38
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiEnumConst:
    \_enum_const: (StActive), line:13:5, endln:13:28
      |vpiName:StActive
      |BIN:100100001
      |vpiDecompile:9'b100100001
      |vpiSize:9
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.state_d), line:16:11, endln:16:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:8:1, endln:24:16
    |vpiName:state_d
    |vpiFullName:work@top.state_d
  |vpiRefModule:
  \_ref_module: work@test_module (inst1), line:20:5, endln:20:10
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:8:1, endln:24:16
    |vpiName:inst1
    |vpiDefName:work@test_module
    |vpiActual:
    \_module_inst: work@test_module (work@test_module), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:1:1, endln:6:10
    |vpiPort:
    \_port: (state_i), line:21:5, endln:21:23
      |vpiName:state_i
      |vpiHighConn:
      \_ref_obj: (state_d), line:21:15, endln:21:22
        |vpiName:state_d
        |vpiActual:
        \_enum_var: (work@top.state_d), line:16:11, endln:16:18
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:8:1, endln:24:16
  |vpiName:work@top
  |vpiVariables:
  \_enum_var: (work@top.state_d), line:16:11, endln:16:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:8:1, endln:24:16
    |vpiTypespec:
    \_enum_typespec: (state_e), line:12:3, endln:14:13
    |vpiName:state_d
    |vpiFullName:work@top.state_d
    |vpiVisibility:1
  |vpiParameter:
  \_parameter: (work@top.StateWidth), line:11:18, endln:11:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:8:1, endln:24:16
    |UINT:9
    |vpiTypespec:
    \_int_typespec: , line:11:14, endln:11:17
      |vpiParent:
      \_parameter: (work@top.StateWidth), line:11:18, endln:11:28
      |vpiSigned:1
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:StateWidth
    |vpiFullName:work@top.StateWidth
  |vpiParamAssign:
  \_param_assign: , line:11:18, endln:11:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:8:1, endln:24:16
    |vpiRhs:
    \_constant: , line:11:31, endln:11:32
      |vpiDecompile:9
      |vpiSize:32
      |UINT:9
      |vpiTypespec:
      \_int_typespec: , line:11:14, endln:11:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.StateWidth), line:11:18, endln:11:28
  |vpiTypedef:
  \_enum_typespec: (state_e), line:12:3, endln:14:13
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@test_module (work@top.inst1), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:18:3, endln:22:5
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:8:1, endln:24:16
    |vpiName:inst1
    |vpiFullName:work@top.inst1
    |vpiVariables:
    \_enum_var: (work@top.inst1.state_i), line:4:24, endln:4:31
      |vpiParent:
      \_module_inst: work@test_module (work@top.inst1), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:18:3, endln:22:5
      |vpiTypespec:
      \_enum_typespec: (state_e), line:12:3, endln:14:13
        |vpiParent:
        \_type_parameter: (work@top.inst1.test_parameter)
        |vpiName:state_e
        |vpiBaseTypespec:
        \_logic_typespec: , line:12:16, endln:12:38
          |vpiParent:
          \_enum_typespec: (state_e), line:12:3, endln:14:13
          |vpiRange:
          \_range: , line:12:22, endln:12:38
            |vpiParent:
            \_logic_typespec: , line:12:16, endln:12:38
            |vpiLeftRange:
            \_operation: , line:12:23, endln:12:35
              |vpiParent:
              \_range: , line:12:22, endln:12:38
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@top.inst1.test_parameter.state_e.StateWidth), line:12:23, endln:12:33
                |vpiParent:
                \_operation: , line:12:23, endln:12:35
                |vpiName:StateWidth
                |vpiFullName:work@top.inst1.test_parameter.state_e.StateWidth
              |vpiOperand:
              \_constant: , line:12:34, endln:12:35
                |vpiParent:
                \_operation: , line:12:23, endln:12:35
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:12:36, endln:12:37
              |vpiParent:
              \_range: , line:12:22, endln:12:38
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiEnumConst:
        \_enum_const: (StActive), line:13:5, endln:13:28
          |vpiParent:
          \_enum_typespec: (state_e), line:12:3, endln:14:13
          |vpiName:StActive
          |BIN:100100001
          |vpiDecompile:9'b100100001
          |vpiSize:9
      |vpiName:state_i
      |vpiFullName:work@top.inst1.state_i
      |vpiVisibility:1
    |vpiParameter:
    \_type_parameter: (work@top.inst1.test_parameter)
      |vpiParent:
      \_module_inst: work@test_module (work@top.inst1), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:18:3, endln:22:5
      |vpiName:test_parameter
      |vpiFullName:work@top.inst1.test_parameter
      |vpiTypespec:
      \_enum_typespec: (state_e), line:12:3, endln:14:13
    |vpiDefName:work@test_module
    |vpiDefFile:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:8:1, endln:24:16
    |vpiPort:
    \_port: (state_i), line:4:24, endln:4:31
      |vpiParent:
      \_module_inst: work@test_module (work@top.inst1), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:18:3, endln:22:5
      |vpiName:state_i
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@top.state_d), line:21:15, endln:21:22
        |vpiName:state_d
        |vpiFullName:work@top.state_d
        |vpiActual:
        \_enum_var: (work@top.state_d), line:16:11, endln:16:18
      |vpiLowConn:
      \_ref_obj: (work@top.inst1.state_i), line:21:6, endln:21:13
        |vpiName:state_i
        |vpiFullName:work@top.inst1.state_i
        |vpiActual:
        \_enum_var: (work@top.inst1.state_i), line:4:24, endln:4:31
      |vpiTypedef:
      \_logic_typespec: , line:2:35, endln:2:40
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'test_parameter' of type 'type_parameter'
      Object '' of type 'logic_typespec'
    Object 'state_i' of type 'logic_net'
  Object '' of type 'module_inst'
    Object 'state_e' of type 'enum_typespec'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object 'StActive' of type 'enum_const'
    Object 'StateWidth' of type 'parameter'
    Object '' of type 'param_assign'
      Object 'StateWidth' of type 'parameter'
      Object '' of type 'constant'
    Object 'state_d' of type 'logic_net'
  Object 'work@top' of type 'module_inst'
    Object 'inst1' of type 'module_inst'
      Object 'test_parameter' of type 'type_parameter'
        Object 'state_e' of type 'enum_typespec'
          Object '' of type 'logic_typespec'
            Object '' of type 'range'
              Object '' of type 'constant'
              Object '' of type 'constant'
          Object 'StActive' of type 'enum_const'
      Object 'state_i' of type 'enum_var'
        Object 'state_e' of type 'enum_typespec'
          Object '' of type 'logic_typespec'
            Object '' of type 'range'
              Object '' of type 'constant'
              Object '' of type 'constant'
          Object 'StActive' of type 'enum_const'
      Object 'state_i' of type 'port'
        Object '' of type 'logic_typespec'
      Object 'state_d' of type 'ref_obj'
    Object 'StateWidth' of type 'parameter'
    Object '' of type 'param_assign'
      Object 'StateWidth' of type 'parameter'
      Object '' of type 'constant'
    Object 'state_d' of type 'enum_var'
      Object 'state_e' of type 'enum_typespec'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object 'StActive' of type 'enum_const'
