TRACE::2024-10-04.09:30:00::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:00::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:00::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:03::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:03::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:03::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-04.09:30:05::SCWPlatform::Opened new HwDB with name design_3_wrapper_0
TRACE::2024-10-04.09:30:05::SCWWriter::formatted JSON is {
	"platformName":	"design_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-10-04.09:30:05::SCWWriter::formatted JSON is {
	"platformName":	"design_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3",
	"systems":	[{
			"systemName":	"design_3",
			"systemDesc":	"design_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3"
		}]
}
TRACE::2024-10-04.09:30:05::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-10-04.09:30:05::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-04.09:30:05::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-04.09:30:05::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-04.09:30:05::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:05::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:05::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:05::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:05::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:05::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:05::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:05::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:05::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:05::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:05::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:05::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:05::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:05::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:05::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:05::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:05::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2024-10-04.09:30:05::SCWPlatform::Generating the sources  .
TRACE::2024-10-04.09:30:05::SCWBDomain::Generating boot domain sources.
TRACE::2024-10-04.09:30:05::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2024-10-04.09:30:05::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:05::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:05::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:05::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:05::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:05::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:05::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:05::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:05::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-04.09:30:05::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:05::SCWMssOS::mss does not exists at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:05::SCWMssOS::Creating sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:05::SCWMssOS::Adding the swdes entry, created swdb C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:05::SCWMssOS::updating the scw layer changes to swdes at   C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:05::SCWMssOS::Writing mss at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:05::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-10-04.09:30:05::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-10-04.09:30:05::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-10-04.09:30:05::SCWBDomain::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-10-04.09:30:17::SCWPlatform::Generating sources Done.
TRACE::2024-10-04.09:30:17::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:17::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:17::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:17::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:17::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2024-10-04.09:30:17::SCWMssOS::Could not open the swdb for C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2024-10-04.09:30:17::SCWMssOS::Could not open the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2024-10-04.09:30:17::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-04.09:30:17::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-04.09:30:17::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-04.09:30:17::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:17::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:17::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:17::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:17::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:17::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:17::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:17::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:17::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:17::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:17::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:17::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:17::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:17::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:17::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:17::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWWriter::formatted JSON is {
	"platformName":	"design_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3",
	"systems":	[{
			"systemName":	"design_3",
			"systemDesc":	"design_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3b09af7ce7cf9c0b911f9219d92f4761",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-04.09:30:17::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-04.09:30:17::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-04.09:30:17::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-04.09:30:17::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:17::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:17::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:17::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:17::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:17::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:17::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:17::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:17::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:17::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWMssOS::mss does not exists at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWMssOS::Creating sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWMssOS::Adding the swdes entry, created swdb C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWMssOS::updating the scw layer changes to swdes at   C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWMssOS::Writing mss at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-10-04.09:30:17::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-10-04.09:30:17::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-10-04.09:30:17::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:17::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:17::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:17::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:17::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:17::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:17::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:17::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:17::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:17::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:17::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:17::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:17::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:17::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:17::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:17::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:17::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:17::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:17::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:17::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:17::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:17::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:17::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:17::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:17::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:17::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:17::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:17::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:17::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:17::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:17::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWWriter::formatted JSON is {
	"platformName":	"design_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3",
	"systems":	[{
			"systemName":	"design_3",
			"systemDesc":	"design_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3b09af7ce7cf9c0b911f9219d92f4761",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-04.09:30:17::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:17::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:17::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:17::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:17::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:17::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:17::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:17::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-10-04.09:30:17::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2024-10-04.09:30:19::SCWPlatform::Started generating the artifacts platform design_3
TRACE::2024-10-04.09:30:19::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-04.09:30:19::SCWPlatform::Started generating the artifacts for system configuration design_3
LOG::2024-10-04.09:30:19::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-04.09:30:19::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-04.09:30:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-04.09:30:19::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-04.09:30:19::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-04.09:30:19::SCWSystem::Not a boot domain 
LOG::2024-10-04.09:30:19::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-04.09:30:19::SCWDomain::Generating domain artifcats
TRACE::2024-10-04.09:30:19::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-04.09:30:19::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/export/design_3/sw/design_3/qemu/
TRACE::2024-10-04.09:30:19::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/export/design_3/sw/design_3/standalone_domain/qemu/
TRACE::2024-10-04.09:30:19::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-10-04.09:30:19::SCWMssOS::Could not open the swdb for C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2024-10-04.09:30:19::SCWMssOS::Could not open the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2024-10-04.09:30:19::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-04.09:30:19::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-10-04.09:30:19::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-04.09:30:19::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-10-04.09:30:19::SCWMssOS::Mss edits present, copying mssfile into export location C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-04.09:30:19::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-04.09:30:19::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-10-04.09:30:19::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-04.09:30:19::SCWMssOS::Copying to export directory.
TRACE::2024-10-04.09:30:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-04.09:30:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-10-04.09:30:19::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-10-04.09:30:19::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-04.09:30:19::SCWSystem::Completed Processing the sysconfig design_3
LOG::2024-10-04.09:30:19::SCWPlatform::Completed generating the artifacts for system configuration design_3
TRACE::2024-10-04.09:30:19::SCWPlatform::Started preparing the platform 
TRACE::2024-10-04.09:30:19::SCWSystem::Writing the bif file for system config design_3
TRACE::2024-10-04.09:30:19::SCWSystem::dir created 
TRACE::2024-10-04.09:30:19::SCWSystem::Writing the bif 
TRACE::2024-10-04.09:30:19::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-04.09:30:19::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-04.09:30:19::SCWPlatform::Completed generating the platform
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWWriter::formatted JSON is {
	"platformName":	"design_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3",
	"systems":	[{
			"systemName":	"design_3",
			"systemDesc":	"design_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3b09af7ce7cf9c0b911f9219d92f4761",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8136a8e5b1fe3114ce71509b18d6ad8b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-04.09:30:19::SCWPlatform::updated the xpfm file.
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWWriter::formatted JSON is {
	"platformName":	"design_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3",
	"systems":	[{
			"systemName":	"design_3",
			"systemDesc":	"design_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3b09af7ce7cf9c0b911f9219d92f4761",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8136a8e5b1fe3114ce71509b18d6ad8b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWWriter::formatted JSON is {
	"platformName":	"design_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3",
	"systems":	[{
			"systemName":	"design_3",
			"systemDesc":	"design_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3b09af7ce7cf9c0b911f9219d92f4761",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8136a8e5b1fe3114ce71509b18d6ad8b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.09:30:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWWriter::formatted JSON is {
	"platformName":	"design_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3",
	"systems":	[{
			"systemName":	"design_3",
			"systemDesc":	"design_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3b09af7ce7cf9c0b911f9219d92f4761",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8136a8e5b1fe3114ce71509b18d6ad8b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-04.09:30:19::SCWPlatform::Clearing the existing platform
TRACE::2024-10-04.09:30:19::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-04.09:30:19::SCWBDomain::clearing the fsbl build
TRACE::2024-10-04.09:30:19::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:19::SCWSystem::Clearing the domains completed.
TRACE::2024-10-04.09:30:19::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Removing the HwDB with name C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-04.09:30:23::SCWPlatform::Opened new HwDB with name design_3_wrapper_1
TRACE::2024-10-04.09:30:23::SCWReader::Active system found as  design_3
TRACE::2024-10-04.09:30:23::SCWReader::Handling sysconfig design_3
TRACE::2024-10-04.09:30:23::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-04.09:30:23::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-04.09:30:23::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-04.09:30:23::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:23::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:23::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-04.09:30:23::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-04.09:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:23::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:23::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:23::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-04.09:30:23::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-04.09:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:23::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-04.09:30:23::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:23::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:23::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-04.09:30:23::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-04.09:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:23::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-04.09:30:23::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:23::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:23::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:23::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-04.09:30:23::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-04.09:30:23::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:23::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:23::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:23::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-04.09:30:23::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-04.09:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:23::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:23::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:23::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:23::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2024-10-04.09:30:23::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:23::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:23::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-04.09:30:23::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-04.09:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:23::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:23::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:23::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:23::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2024-10-04.09:30:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-04.09:30:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-04.09:30:23::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:23::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:23::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-04.09:30:23::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-04.09:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:23::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:23::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:23::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:23::SCWReader::No isolation master present  
TRACE::2024-10-04.09:30:23::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-04.09:30:23::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-04.09:30:23::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-04.09:30:23::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:23::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:23::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-04.09:30:23::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-04.09:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:23::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:23::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:23::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-04.09:30:23::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-04.09:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:23::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:23::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:23::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:23::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:23::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:23::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-10-04.09:30:23::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-04.09:30:23::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-04.09:30:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-04.09:30:23::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:23::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:23::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-04.09:30:23::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-04.09:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:23::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:23::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:23::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:23::SCWReader::No isolation master present  
TRACE::2024-10-04.09:30:23::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:23::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:23::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-04.09:30:23::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-04.09:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:23::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:23::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:23::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:30:23::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:23::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:23::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:23::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-04.09:30:23::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-04.09:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:23::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:23::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:23::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:24::SCWMssOS::In reload Mss file.
TRACE::2024-10-04.09:30:24::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:24::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:24::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:24::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:24::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:24::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:24::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-04.09:30:24::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-04.09:30:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:24::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:24::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-10-04.09:30:24::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-10-04.09:30:24::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-10-04.09:30:24::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-04.09:30:24::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:24::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:24::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:24::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-10-04.09:30:24::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-04.09:30:24::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:24::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:24::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:24::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:24::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:24::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:24::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:24::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-04.09:30:24::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-04.09:30:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:24::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:24::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:24::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:24::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:24::SCWMssOS::In reload Mss file.
TRACE::2024-10-04.09:30:24::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:24::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:24::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:24::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:24::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:24::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:24::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-04.09:30:24::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-04.09:30:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:24::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:24::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:24::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:24::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:24::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:24::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-10-04.09:30:24::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-04.09:30:24::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:24::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:24::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:24::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:24::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:30:24::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:30:24::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:30:24::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-04.09:30:24::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-04.09:30:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:30:24::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:24::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:30:24::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:24::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:30:33::SCWBDomain::System Command Ran  C:&  cd  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl & make clean
TRACE::2024-10-04.09:30:33::SCWBDomain::rm -rf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-10-04.09:30:33::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

ERROR::2024-10-04.09:30:33::SCWSystem::Error in Processing the domain zynq_fsbl
LOG::2024-10-04.09:31:39::SCWPlatform::Started generating the artifacts platform design_3
TRACE::2024-10-04.09:31:39::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-04.09:31:39::SCWPlatform::Started generating the artifacts for system configuration design_3
LOG::2024-10-04.09:31:39::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-04.09:31:39::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-04.09:31:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-04.09:31:39::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-10-04.09:31:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:31:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:31:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:31:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:31:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:31:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:31:39::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-04.09:31:39::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-04.09:31:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:31:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:31:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:31:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:31:39::SCWBDomain::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-10-04.09:31:39::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-04.09:31:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-04.09:31:39::SCWBDomain::System Command Ran  C:&  cd  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl & make 
TRACE::2024-10-04.09:31:39::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2024-10-04.09:31:39::SCWBDomain::make[1]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-10-04.09:31:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-10-04.09:31:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-10-04.09:31:40::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-10-04.09:31:40::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:31:40::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:40::SCWBDomain::bsrc/coresightps_dcc_v1_6/src'

TRACE::2024-10-04.09:31:40::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:40::SCWBDomain::src/coresightps_dcc_v1_6/src'

TRACE::2024-10-04.09:31:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-10-04.09:31:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-04.09:31:40::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-04.09:31:40::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:31:40::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:40::SCWBDomain::bsrc/cpu_cortexa9_v2_8/src'

TRACE::2024-10-04.09:31:40::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:40::SCWBDomain::src/cpu_cortexa9_v2_8/src'

TRACE::2024-10-04.09:31:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-10-04.09:31:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-04.09:31:40::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-04.09:31:40::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:31:40::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:40::SCWBDomain::bsrc/ddrps_v1_0/src'

TRACE::2024-10-04.09:31:40::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:40::SCWBDomain::src/ddrps_v1_0/src'

TRACE::2024-10-04.09:31:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-10-04.09:31:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.09:31:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.09:31:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:31:40::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:40::SCWBDomain::bsrc/devcfg_v3_5/src'

TRACE::2024-10-04.09:31:40::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:40::SCWBDomain::src/devcfg_v3_5/src'

TRACE::2024-10-04.09:31:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-10-04.09:31:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-04.09:31:40::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-04.09:31:40::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:31:40::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:40::SCWBDomain::bsrc/dmaps_v2_5/src'

TRACE::2024-10-04.09:31:40::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:40::SCWBDomain::src/dmaps_v2_5/src'

TRACE::2024-10-04.09:31:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-10-04.09:31:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-04.09:31:40::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-04.09:31:40::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:31:40::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:40::SCWBDomain::bsrc/emacps_v3_10/src'

TRACE::2024-10-04.09:31:40::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:40::SCWBDomain::src/emacps_v3_10/src'

TRACE::2024-10-04.09:31:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-10-04.09:31:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.09:31:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.09:31:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:31:40::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:40::SCWBDomain::bsrc/gpiops_v3_6/src'

TRACE::2024-10-04.09:31:40::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:40::SCWBDomain::src/gpiops_v3_6/src'

TRACE::2024-10-04.09:31:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-10-04.09:31:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.09:31:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.09:31:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:31:40::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:40::SCWBDomain::bsrc/qspips_v3_6/src'

TRACE::2024-10-04.09:31:40::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:40::SCWBDomain::src/qspips_v3_6/src'

TRACE::2024-10-04.09:31:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-10-04.09:31:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.09:31:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.09:31:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:31:40::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:40::SCWBDomain::bsrc/scugic_v4_1/src'

TRACE::2024-10-04.09:31:41::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:41::SCWBDomain::src/scugic_v4_1/src'

TRACE::2024-10-04.09:31:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-10-04.09:31:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-04.09:31:41::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-04.09:31:41::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:31:41::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:41::SCWBDomain::bsrc/scutimer_v2_1/src'

TRACE::2024-10-04.09:31:41::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:41::SCWBDomain::src/scutimer_v2_1/src'

TRACE::2024-10-04.09:31:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-10-04.09:31:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.09:31:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.09:31:41::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:31:41::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:41::SCWBDomain::bsrc/scuwdt_v2_1/src'

TRACE::2024-10-04.09:31:41::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:41::SCWBDomain::src/scuwdt_v2_1/src'

TRACE::2024-10-04.09:31:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-10-04.09:31:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-04.09:31:41::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-04.09:31:41::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:31:41::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:41::SCWBDomain::bsrc/sdps_v3_8/src'

TRACE::2024-10-04.09:31:41::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:41::SCWBDomain::src/sdps_v3_8/src'

TRACE::2024-10-04.09:31:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-10-04.09:31:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-04.09:31:41::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-04.09:31:41::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:31:41::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:41::SCWBDomain::bsrc/standalone_v7_1/src'

TRACE::2024-10-04.09:31:41::SCWBDomain::make[3]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:41::SCWBDomain::bsrc/standalone_v7_1/src/profile'

TRACE::2024-10-04.09:31:41::SCWBDomain::make[3]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:41::SCWBDomain::src/standalone_v7_1/src/profile'

TRACE::2024-10-04.09:31:41::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:41::SCWBDomain::src/standalone_v7_1/src'

TRACE::2024-10-04.09:31:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-10-04.09:31:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.09:31:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.09:31:41::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:31:41::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:41::SCWBDomain::bsrc/ttcps_v3_10/src'

TRACE::2024-10-04.09:31:41::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:41::SCWBDomain::src/ttcps_v3_10/src'

TRACE::2024-10-04.09:31:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-10-04.09:31:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.09:31:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.09:31:41::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:31:41::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:41::SCWBDomain::bsrc/uartps_v3_8/src'

TRACE::2024-10-04.09:31:42::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:42::SCWBDomain::src/uartps_v3_8/src'

TRACE::2024-10-04.09:31:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-10-04.09:31:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-04.09:31:42::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-04.09:31:42::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:31:42::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:42::SCWBDomain::bsrc/usbps_v2_4/src'

TRACE::2024-10-04.09:31:42::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:42::SCWBDomain::src/usbps_v2_4/src'

TRACE::2024-10-04.09:31:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-10-04.09:31:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.09:31:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.09:31:42::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:31:42::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:42::SCWBDomain::bsrc/xadcps_v2_3/src'

TRACE::2024-10-04.09:31:42::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:42::SCWBDomain::src/xadcps_v2_3/src'

TRACE::2024-10-04.09:31:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2024-10-04.09:31:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.09:31:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.09:31:42::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:31:42::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:42::SCWBDomain::bsrc/xilffs_v4_2/src'

TRACE::2024-10-04.09:31:42::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:42::SCWBDomain::src/xilffs_v4_2/src'

TRACE::2024-10-04.09:31:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2024-10-04.09:31:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.09:31:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.09:31:42::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:31:42::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:42::SCWBDomain::bsrc/xilrsa_v1_5/src'

TRACE::2024-10-04.09:31:42::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:42::SCWBDomain::src/xilrsa_v1_5/src'

TRACE::2024-10-04.09:31:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-10-04.09:31:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-04.09:31:42::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-04.09:31:42::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:31:42::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:42::SCWBDomain::bsrc/coresightps_dcc_v1_6/src'

TRACE::2024-10-04.09:31:42::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2024-10-04.09:31:45::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:45::SCWBDomain::src/coresightps_dcc_v1_6/src'

TRACE::2024-10-04.09:31:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-10-04.09:31:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-04.09:31:45::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-04.09:31:45::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:31:45::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:45::SCWBDomain::bsrc/cpu_cortexa9_v2_8/src'

TRACE::2024-10-04.09:31:45::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2024-10-04.09:31:45::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:45::SCWBDomain::src/cpu_cortexa9_v2_8/src'

TRACE::2024-10-04.09:31:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-10-04.09:31:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-04.09:31:45::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-04.09:31:45::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-10-04.09:31:45::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:45::SCWBDomain::bsrc/ddrps_v1_0/src'

TRACE::2024-10-04.09:31:45::SCWBDomain::"Compiling ddrps"

TRACE::2024-10-04.09:31:45::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:45::SCWBDomain::src/ddrps_v1_0/src'

TRACE::2024-10-04.09:31:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-10-04.09:31:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.09:31:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.09:31:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-04.09:31:45::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:45::SCWBDomain::bsrc/devcfg_v3_5/src'

TRACE::2024-10-04.09:31:45::SCWBDomain::"Compiling devcfg"

TRACE::2024-10-04.09:31:47::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:47::SCWBDomain::src/devcfg_v3_5/src'

TRACE::2024-10-04.09:31:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-10-04.09:31:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-04.09:31:47::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-04.09:31:47::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-10-04.09:31:47::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:47::SCWBDomain::bsrc/dmaps_v2_5/src'

TRACE::2024-10-04.09:31:47::SCWBDomain::"Compiling dmaps"

TRACE::2024-10-04.09:31:48::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:48::SCWBDomain::src/dmaps_v2_5/src'

TRACE::2024-10-04.09:31:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-10-04.09:31:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-04.09:31:48::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-04.09:31:48::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:31:48::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:48::SCWBDomain::bsrc/emacps_v3_10/src'

TRACE::2024-10-04.09:31:48::SCWBDomain::"Compiling emacps"

TRACE::2024-10-04.09:31:50::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:50::SCWBDomain::src/emacps_v3_10/src'

TRACE::2024-10-04.09:31:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-10-04.09:31:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.09:31:50::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.09:31:50::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-04.09:31:51::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:51::SCWBDomain::bsrc/gpiops_v3_6/src'

TRACE::2024-10-04.09:31:51::SCWBDomain::"Compiling gpiops"

TRACE::2024-10-04.09:31:52::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:52::SCWBDomain::src/gpiops_v3_6/src'

TRACE::2024-10-04.09:31:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-10-04.09:31:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.09:31:52::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.09:31:52::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-04.09:31:52::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:52::SCWBDomain::bsrc/qspips_v3_6/src'

TRACE::2024-10-04.09:31:52::SCWBDomain::"Compiling qspips"

TRACE::2024-10-04.09:31:54::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:54::SCWBDomain::src/qspips_v3_6/src'

TRACE::2024-10-04.09:31:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-10-04.09:31:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.09:31:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.09:31:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-04.09:31:54::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:54::SCWBDomain::bsrc/scugic_v4_1/src'

TRACE::2024-10-04.09:31:54::SCWBDomain::"Compiling scugic"

TRACE::2024-10-04.09:31:55::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:55::SCWBDomain::src/scugic_v4_1/src'

TRACE::2024-10-04.09:31:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-10-04.09:31:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-04.09:31:55::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-04.09:31:55::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:31:55::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:55::SCWBDomain::bsrc/scutimer_v2_1/src'

TRACE::2024-10-04.09:31:55::SCWBDomain::"Compiling scutimer"

TRACE::2024-10-04.09:31:56::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:56::SCWBDomain::src/scutimer_v2_1/src'

TRACE::2024-10-04.09:31:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-10-04.09:31:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.09:31:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.09:31:56::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-04.09:31:56::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:56::SCWBDomain::bsrc/scuwdt_v2_1/src'

TRACE::2024-10-04.09:31:56::SCWBDomain::"Compiling scuwdt"

TRACE::2024-10-04.09:31:57::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:57::SCWBDomain::src/scuwdt_v2_1/src'

TRACE::2024-10-04.09:31:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-10-04.09:31:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-10-04.09:31:57::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-10-04.09:31:57::SCWBDomain::les -g -Wall -Wextra"

TRACE::2024-10-04.09:31:57::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:57::SCWBDomain::bsrc/sdps_v3_8/src'

TRACE::2024-10-04.09:31:57::SCWBDomain::"Compiling sdps"

TRACE::2024-10-04.09:31:58::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:31:58::SCWBDomain::src/sdps_v3_8/src'

TRACE::2024-10-04.09:31:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-10-04.09:31:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-04.09:31:58::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-04.09:31:58::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:31:58::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:31:58::SCWBDomain::bsrc/standalone_v7_1/src'

TRACE::2024-10-04.09:31:58::SCWBDomain::"Compiling standalone"

TRACE::2024-10-04.09:32:05::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:32:05::SCWBDomain::src/standalone_v7_1/src'

TRACE::2024-10-04.09:32:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-10-04.09:32:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.09:32:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.09:32:05::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-04.09:32:05::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:32:05::SCWBDomain::bsrc/ttcps_v3_10/src'

TRACE::2024-10-04.09:32:05::SCWBDomain::"Compiling ttcps"

TRACE::2024-10-04.09:32:06::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:32:06::SCWBDomain::src/ttcps_v3_10/src'

TRACE::2024-10-04.09:32:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-10-04.09:32:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.09:32:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.09:32:06::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-04.09:32:06::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:32:06::SCWBDomain::bsrc/uartps_v3_8/src'

TRACE::2024-10-04.09:32:06::SCWBDomain::"Compiling uartps"

TRACE::2024-10-04.09:32:07::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:32:07::SCWBDomain::src/uartps_v3_8/src'

TRACE::2024-10-04.09:32:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-10-04.09:32:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-04.09:32:07::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-04.09:32:07::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-10-04.09:32:07::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:32:07::SCWBDomain::bsrc/usbps_v2_4/src'

TRACE::2024-10-04.09:32:07::SCWBDomain::"Compiling usbps"

TRACE::2024-10-04.09:32:08::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:32:08::SCWBDomain::src/usbps_v2_4/src'

TRACE::2024-10-04.09:32:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-10-04.09:32:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.09:32:08::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.09:32:08::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-04.09:32:08::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:32:08::SCWBDomain::bsrc/xadcps_v2_3/src'

TRACE::2024-10-04.09:32:09::SCWBDomain::"Compiling xadcps"

TRACE::2024-10-04.09:32:10::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:32:10::SCWBDomain::src/xadcps_v2_3/src'

TRACE::2024-10-04.09:32:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2024-10-04.09:32:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.09:32:10::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.09:32:10::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-04.09:32:10::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:32:10::SCWBDomain::bsrc/xilffs_v4_2/src'

TRACE::2024-10-04.09:32:10::SCWBDomain::"Compiling XilFFs Library"

TRACE::2024-10-04.09:32:12::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:32:12::SCWBDomain::src/xilffs_v4_2/src'

TRACE::2024-10-04.09:32:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2024-10-04.09:32:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.09:32:12::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.09:32:12::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-04.09:32:12::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-04.09:32:12::SCWBDomain::bsrc/xilrsa_v1_5/src'

TRACE::2024-10-04.09:32:12::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-04.09:32:12::SCWBDomain::src/xilrsa_v1_5/src'

TRACE::2024-10-04.09:32:12::SCWBDomain::'Finished building libraries'

TRACE::2024-10-04.09:32:12::SCWBDomain::make[1]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-10-04.09:32:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2024-10-04.09:32:12::SCWBDomain::include -I.

TRACE::2024-10-04.09:32:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-10-04.09:32:12::SCWBDomain::9_0/include -I.

TRACE::2024-10-04.09:32:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2024-10-04.09:32:12::SCWBDomain::0/include -I.

TRACE::2024-10-04.09:32:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2024-10-04.09:32:12::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2024-10-04.09:32:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2024-10-04.09:32:13::SCWBDomain::0/include -I.

TRACE::2024-10-04.09:32:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2024-10-04.09:32:13::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2024-10-04.09:32:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-10-04.09:32:13::SCWBDomain::9_0/include -I.

TRACE::2024-10-04.09:32:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2024-10-04.09:32:13::SCWBDomain::0/include -I.

TRACE::2024-10-04.09:32:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-10-04.09:32:13::SCWBDomain::9_0/include -I.

TRACE::2024-10-04.09:32:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2024-10-04.09:32:13::SCWBDomain::_cortexa9_0/include -I.

TRACE::2024-10-04.09:32:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-10-04.09:32:13::SCWBDomain::9_0/include -I.

TRACE::2024-10-04.09:32:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2024-10-04.09:32:13::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-10-04.09:32:14::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2024-10-04.09:32:14::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2024-10-04.09:32:14::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2024-10-04.09:32:14::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-section
TRACE::2024-10-04.09:32:14::SCWBDomain::s -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-10-04.09:32:14::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-04.09:32:14::SCWSystem::Not a boot domain 
LOG::2024-10-04.09:32:14::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-04.09:32:14::SCWDomain::Generating domain artifcats
TRACE::2024-10-04.09:32:14::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-04.09:32:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/export/design_3/sw/design_3/qemu/
TRACE::2024-10-04.09:32:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/export/design_3/sw/design_3/standalone_domain/qemu/
TRACE::2024-10-04.09:32:14::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-04.09:32:14::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:32:14::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:32:14::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:32:14::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:32:14::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:32:14::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:32:14::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-04.09:32:14::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-04.09:32:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:32:14::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:32:14::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:32:14::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:32:14::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:32:14::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:32:14::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-10-04.09:32:14::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-04.09:32:14::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:32:14::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-10-04.09:32:14::SCWMssOS::Mss edits present, copying mssfile into export location C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:32:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-04.09:32:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-04.09:32:14::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-10-04.09:32:14::SCWMssOS::doing bsp build ... 
TRACE::2024-10-04.09:32:14::SCWMssOS::System Command Ran  C: & cd  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2024-10-04.09:32:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-10-04.09:32:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-10-04.09:32:14::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-10-04.09:32:14::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:32:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-10-04.09:32:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-04.09:32:14::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-04.09:32:14::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:32:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-10-04.09:32:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-04.09:32:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-04.09:32:14::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:32:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-10-04.09:32:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.09:32:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.09:32:14::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:32:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-10-04.09:32:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-04.09:32:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-04.09:32:14::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:32:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-10-04.09:32:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-04.09:32:15::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-04.09:32:15::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:32:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-10-04.09:32:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.09:32:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.09:32:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:32:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-10-04.09:32:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.09:32:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.09:32:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:32:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-10-04.09:32:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.09:32:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.09:32:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:32:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-10-04.09:32:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-04.09:32:15::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-04.09:32:15::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:32:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-10-04.09:32:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.09:32:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.09:32:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:32:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-10-04.09:32:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-04.09:32:15::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-04.09:32:15::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:32:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-10-04.09:32:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-04.09:32:15::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-04.09:32:15::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:32:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-10-04.09:32:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.09:32:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.09:32:16::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:32:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-10-04.09:32:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.09:32:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.09:32:16::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:32:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-10-04.09:32:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-04.09:32:16::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-04.09:32:16::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:32:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-10-04.09:32:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.09:32:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.09:32:16::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:32:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-10-04.09:32:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-04.09:32:16::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-04.09:32:16::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:32:16::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2024-10-04.09:32:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-10-04.09:32:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-04.09:32:16::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-04.09:32:16::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:32:16::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2024-10-04.09:32:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-10-04.09:32:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-04.09:32:16::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-04.09:32:16::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-04.09:32:16::SCWMssOS::"Compiling ddrps"

TRACE::2024-10-04.09:32:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-10-04.09:32:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.09:32:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.09:32:17::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.09:32:17::SCWMssOS::"Compiling devcfg"

TRACE::2024-10-04.09:32:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-10-04.09:32:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-04.09:32:18::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-04.09:32:18::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-04.09:32:18::SCWMssOS::"Compiling dmaps"

TRACE::2024-10-04.09:32:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-10-04.09:32:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-04.09:32:19::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-04.09:32:19::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:32:19::SCWMssOS::"Compiling emacps"

TRACE::2024-10-04.09:32:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-10-04.09:32:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.09:32:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.09:32:20::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.09:32:20::SCWMssOS::"Compiling gpiops"

TRACE::2024-10-04.09:32:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-10-04.09:32:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.09:32:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.09:32:22::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.09:32:22::SCWMssOS::"Compiling qspips"

TRACE::2024-10-04.09:32:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-10-04.09:32:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.09:32:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.09:32:23::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.09:32:23::SCWMssOS::"Compiling scugic"

TRACE::2024-10-04.09:32:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-10-04.09:32:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-04.09:32:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-04.09:32:24::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:32:24::SCWMssOS::"Compiling scutimer"

TRACE::2024-10-04.09:32:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-10-04.09:32:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.09:32:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.09:32:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.09:32:25::SCWMssOS::"Compiling scuwdt"

TRACE::2024-10-04.09:32:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-10-04.09:32:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-10-04.09:32:25::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-10-04.09:32:25::SCWMssOS::les -g -Wall -Wextra"

TRACE::2024-10-04.09:32:25::SCWMssOS::"Compiling sdps"

TRACE::2024-10-04.09:32:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-10-04.09:32:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-04.09:32:27::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-04.09:32:27::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-04.09:32:27::SCWMssOS::"Compiling standalone"

TRACE::2024-10-04.09:32:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-10-04.09:32:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.09:32:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.09:32:32::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.09:32:32::SCWMssOS::"Compiling ttcps"

TRACE::2024-10-04.09:32:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-10-04.09:32:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.09:32:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.09:32:33::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.09:32:33::SCWMssOS::"Compiling uartps"

TRACE::2024-10-04.09:32:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-10-04.09:32:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-04.09:32:35::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-04.09:32:35::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-04.09:32:35::SCWMssOS::"Compiling usbps"

TRACE::2024-10-04.09:32:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-10-04.09:32:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.09:32:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.09:32:36::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.09:32:36::SCWMssOS::"Compiling xadcps"

TRACE::2024-10-04.09:32:38::SCWMssOS::'Finished building libraries'

TRACE::2024-10-04.09:32:38::SCWMssOS::Copying to export directory.
TRACE::2024-10-04.09:32:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-04.09:32:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-04.09:32:38::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-04.09:32:38::SCWSystem::Completed Processing the sysconfig design_3
LOG::2024-10-04.09:32:38::SCWPlatform::Completed generating the artifacts for system configuration design_3
TRACE::2024-10-04.09:32:38::SCWPlatform::Started preparing the platform 
TRACE::2024-10-04.09:32:38::SCWSystem::Writing the bif file for system config design_3
TRACE::2024-10-04.09:32:38::SCWSystem::dir created 
TRACE::2024-10-04.09:32:38::SCWSystem::Writing the bif 
TRACE::2024-10-04.09:32:38::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-04.09:32:38::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-04.09:32:38::SCWPlatform::Completed generating the platform
TRACE::2024-10-04.09:32:38::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:32:38::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:32:38::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:32:38::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:32:38::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:32:38::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:32:38::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-04.09:32:38::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-04.09:32:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:32:38::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:32:38::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:32:38::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.09:32:38::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:32:38::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:32:38::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:32:38::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:32:38::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:32:38::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:32:38::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-04.09:32:38::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-04.09:32:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:32:38::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:32:38::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:32:38::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:32:38::SCWWriter::formatted JSON is {
	"platformName":	"design_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3",
	"systems":	[{
			"systemName":	"design_3",
			"systemDesc":	"design_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3b09af7ce7cf9c0b911f9219d92f4761",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8136a8e5b1fe3114ce71509b18d6ad8b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-04.09:32:38::SCWPlatform::updated the xpfm file.
TRACE::2024-10-04.09:32:38::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:32:38::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:32:38::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:32:38::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.09:32:38::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.09:32:38::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.09:32:38::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-04.09:32:38::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-04.09:32:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.09:32:38::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.09:32:38::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.09:32:38::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:08:44::SCWPlatform::Clearing the existing platform
TRACE::2024-10-04.10:08:44::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-04.10:08:44::SCWBDomain::clearing the fsbl build
TRACE::2024-10-04.10:08:44::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:08:44::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:08:44::SCWSystem::Clearing the domains completed.
TRACE::2024-10-04.10:08:44::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-04.10:08:44::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:44::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:44::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:08:44::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:44::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:08:44::SCWPlatform::Removing the HwDB with name C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:44::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:44::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:44::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:44::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:08:44::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:44::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:08:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-04.10:08:47::SCWPlatform::Opened new HwDB with name design_3_wrapper_3
TRACE::2024-10-04.10:08:47::SCWReader::Active system found as  design_3
TRACE::2024-10-04.10:08:47::SCWReader::Handling sysconfig design_3
TRACE::2024-10-04.10:08:47::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-04.10:08:47::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-04.10:08:47::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-04.10:08:47::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:08:47::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:08:47::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_3
TRACE::2024-10-04.10:08:47::SCWPlatform::Opened existing hwdb design_3_wrapper_3
TRACE::2024-10-04.10:08:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:08:47::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:08:47::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:08:47::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_3
TRACE::2024-10-04.10:08:47::SCWPlatform::Opened existing hwdb design_3_wrapper_3
TRACE::2024-10-04.10:08:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:08:47::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-04.10:08:47::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:08:47::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:08:47::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_3
TRACE::2024-10-04.10:08:47::SCWPlatform::Opened existing hwdb design_3_wrapper_3
TRACE::2024-10-04.10:08:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:08:47::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:08:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-04.10:08:47::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:08:47::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:08:47::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:08:47::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-04.10:08:47::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-04.10:08:47::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:08:47::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:08:47::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:08:47::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_3
TRACE::2024-10-04.10:08:47::SCWPlatform::Opened existing hwdb design_3_wrapper_3
TRACE::2024-10-04.10:08:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:08:47::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:08:47::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.10:08:47::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:08:47::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2024-10-04.10:08:47::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:08:47::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:08:47::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_3
TRACE::2024-10-04.10:08:47::SCWPlatform::Opened existing hwdb design_3_wrapper_3
TRACE::2024-10-04.10:08:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:08:47::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:08:47::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.10:08:47::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:08:47::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2024-10-04.10:08:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-04.10:08:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-04.10:08:47::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:08:47::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:08:47::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_3
TRACE::2024-10-04.10:08:47::SCWPlatform::Opened existing hwdb design_3_wrapper_3
TRACE::2024-10-04.10:08:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:08:47::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:08:47::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.10:08:47::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:08:47::SCWReader::No isolation master present  
TRACE::2024-10-04.10:08:47::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-04.10:08:47::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-04.10:08:47::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-04.10:08:47::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:08:47::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:08:47::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_3
TRACE::2024-10-04.10:08:47::SCWPlatform::Opened existing hwdb design_3_wrapper_3
TRACE::2024-10-04.10:08:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:08:47::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:08:47::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:08:47::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_3
TRACE::2024-10-04.10:08:47::SCWPlatform::Opened existing hwdb design_3_wrapper_3
TRACE::2024-10-04.10:08:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:08:47::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:08:47::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.10:08:47::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:08:47::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:08:47::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:08:47::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-10-04.10:08:47::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-04.10:08:47::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:08:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-04.10:08:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-04.10:08:47::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:08:47::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:47::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:08:47::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_3
TRACE::2024-10-04.10:08:47::SCWPlatform::Opened existing hwdb design_3_wrapper_3
TRACE::2024-10-04.10:08:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:08:47::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:08:47::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.10:08:47::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:08:47::SCWReader::No isolation master present  
TRACE::2024-10-04.10:08:50::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:50::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:50::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa
TRACE::2024-10-04.10:08:50::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:50::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:08:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:08:53::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-04.10:08:53::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:08:53::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:08:53::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_3
TRACE::2024-10-04.10:08:53::SCWPlatform::Opened existing hwdb design_3_wrapper_3
TRACE::2024-10-04.10:08:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:08:53::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:08:53::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:08:53::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_3
TRACE::2024-10-04.10:08:53::SCWPlatform::Opened existing hwdb design_3_wrapper_3
TRACE::2024-10-04.10:08:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:08:53::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:08:53::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.10:08:53::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:08:53::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa
TRACE::2024-10-04.10:08:53::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:08:53::SCWPlatform::update - Opened existing hwdb design_3_wrapper_4
TRACE::2024-10-04.10:08:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:08:53::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-10-04.10:08:53::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:08:53::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:08:53::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_3
TRACE::2024-10-04.10:08:53::SCWPlatform::Opened existing hwdb design_3_wrapper_3
TRACE::2024-10-04.10:08:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:08:53::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:08:53::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:08:53::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_3
TRACE::2024-10-04.10:08:53::SCWPlatform::Opened existing hwdb design_3_wrapper_3
TRACE::2024-10-04.10:08:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:08:53::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:08:53::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.10:08:53::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:08:53::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa
TRACE::2024-10-04.10:08:53::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:08:53::SCWPlatform::update - Opened existing hwdb design_3_wrapper_4
TRACE::2024-10-04.10:08:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:08:53::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-04.10:08:53::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-10-04.10:08:53::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:08:53::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:53::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:08:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-04.10:08:56::SCWPlatform::Opened new HwDB with name design_3_wrapper_5
TRACE::2024-10-04.10:08:56::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:56::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:08:56::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:08:56::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_5
TRACE::2024-10-04.10:08:56::SCWPlatform::Opened existing hwdb design_3_wrapper_5
TRACE::2024-10-04.10:08:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:08:56::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:08:56::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.10:08:56::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:08:56::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:56::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:08:56::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:08:56::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_5
TRACE::2024-10-04.10:08:56::SCWPlatform::Opened existing hwdb design_3_wrapper_5
TRACE::2024-10-04.10:08:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:08:56::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:08:56::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.10:08:56::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:08:56::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:56::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:08:56::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:08:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:08:56::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_5
TRACE::2024-10-04.10:08:56::SCWPlatform::Opened existing hwdb design_3_wrapper_5
TRACE::2024-10-04.10:08:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:08:56::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:08:56::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.10:08:56::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:08:56::SCWWriter::formatted JSON is {
	"platformName":	"design_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3",
	"systems":	[{
			"systemName":	"design_3",
			"systemDesc":	"design_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3b09af7ce7cf9c0b911f9219d92f4761",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8136a8e5b1fe3114ce71509b18d6ad8b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-04.10:09:07::SCWPlatform::Clearing the existing platform
TRACE::2024-10-04.10:09:07::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-04.10:09:07::SCWBDomain::clearing the fsbl build
TRACE::2024-10-04.10:09:07::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:09:07::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:09:07::SCWSystem::Clearing the domains completed.
TRACE::2024-10-04.10:09:07::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-04.10:09:07::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:07::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:07::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:09:07::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:09:07::SCWPlatform::Removing the HwDB with name C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:07::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:07::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:07::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:07::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:09:07::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:09:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-04.10:09:10::SCWPlatform::Opened new HwDB with name design_3_wrapper_6
TRACE::2024-10-04.10:09:10::SCWReader::Active system found as  design_3
TRACE::2024-10-04.10:09:10::SCWReader::Handling sysconfig design_3
TRACE::2024-10-04.10:09:10::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-04.10:09:10::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-04.10:09:10::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-04.10:09:10::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:09:10::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:09:10::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_6
TRACE::2024-10-04.10:09:10::SCWPlatform::Opened existing hwdb design_3_wrapper_6
TRACE::2024-10-04.10:09:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:09:10::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:09:10::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:09:10::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_6
TRACE::2024-10-04.10:09:10::SCWPlatform::Opened existing hwdb design_3_wrapper_6
TRACE::2024-10-04.10:09:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:09:10::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-04.10:09:10::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:09:10::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:09:10::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_6
TRACE::2024-10-04.10:09:10::SCWPlatform::Opened existing hwdb design_3_wrapper_6
TRACE::2024-10-04.10:09:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:09:10::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:09:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-04.10:09:10::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:09:10::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:09:10::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:09:10::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-04.10:09:10::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-04.10:09:10::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:09:10::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:09:10::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:09:10::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_6
TRACE::2024-10-04.10:09:10::SCWPlatform::Opened existing hwdb design_3_wrapper_6
TRACE::2024-10-04.10:09:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:09:10::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:09:10::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.10:09:10::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:09:10::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2024-10-04.10:09:10::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:09:10::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:09:10::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_6
TRACE::2024-10-04.10:09:10::SCWPlatform::Opened existing hwdb design_3_wrapper_6
TRACE::2024-10-04.10:09:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:09:10::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:09:10::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.10:09:10::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:09:10::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2024-10-04.10:09:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-04.10:09:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-04.10:09:10::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:09:10::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:09:10::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_6
TRACE::2024-10-04.10:09:10::SCWPlatform::Opened existing hwdb design_3_wrapper_6
TRACE::2024-10-04.10:09:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:09:10::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:09:10::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.10:09:10::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:09:10::SCWReader::No isolation master present  
TRACE::2024-10-04.10:09:10::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-04.10:09:10::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-04.10:09:10::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-04.10:09:10::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:09:10::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:09:10::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_6
TRACE::2024-10-04.10:09:10::SCWPlatform::Opened existing hwdb design_3_wrapper_6
TRACE::2024-10-04.10:09:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:09:10::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:09:10::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:09:10::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_6
TRACE::2024-10-04.10:09:10::SCWPlatform::Opened existing hwdb design_3_wrapper_6
TRACE::2024-10-04.10:09:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:09:10::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:09:10::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.10:09:10::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:09:10::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:09:10::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:09:10::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-10-04.10:09:10::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-04.10:09:10::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:09:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-04.10:09:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-04.10:09:10::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:09:10::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:10::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:09:10::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_6
TRACE::2024-10-04.10:09:10::SCWPlatform::Opened existing hwdb design_3_wrapper_6
TRACE::2024-10-04.10:09:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:09:10::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:09:10::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.10:09:10::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:09:10::SCWReader::No isolation master present  
TRACE::2024-10-04.10:09:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:13::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa
TRACE::2024-10-04.10:09:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:09:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:09:16::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-04.10:09:16::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:09:16::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:09:16::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_6
TRACE::2024-10-04.10:09:16::SCWPlatform::Opened existing hwdb design_3_wrapper_6
TRACE::2024-10-04.10:09:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:09:16::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:09:16::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:09:16::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_6
TRACE::2024-10-04.10:09:16::SCWPlatform::Opened existing hwdb design_3_wrapper_6
TRACE::2024-10-04.10:09:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:09:16::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:09:16::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.10:09:16::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:09:16::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa
TRACE::2024-10-04.10:09:16::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:09:16::SCWPlatform::update - Opened existing hwdb design_3_wrapper_7
TRACE::2024-10-04.10:09:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:09:16::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-10-04.10:09:16::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:09:16::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:09:16::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_6
TRACE::2024-10-04.10:09:16::SCWPlatform::Opened existing hwdb design_3_wrapper_6
TRACE::2024-10-04.10:09:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:09:16::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:09:16::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:09:16::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_6
TRACE::2024-10-04.10:09:16::SCWPlatform::Opened existing hwdb design_3_wrapper_6
TRACE::2024-10-04.10:09:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:09:16::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:09:16::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.10:09:16::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:09:16::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa
TRACE::2024-10-04.10:09:16::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:09:16::SCWPlatform::update - Opened existing hwdb design_3_wrapper_7
TRACE::2024-10-04.10:09:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:09:16::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-04.10:09:16::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-10-04.10:09:16::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:09:16::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:16::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:09:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-04.10:09:19::SCWPlatform::Opened new HwDB with name design_3_wrapper_8
TRACE::2024-10-04.10:09:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:09:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:09:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_8
TRACE::2024-10-04.10:09:19::SCWPlatform::Opened existing hwdb design_3_wrapper_8
TRACE::2024-10-04.10:09:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:09:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:09:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.10:09:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:09:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:09:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:09:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_8
TRACE::2024-10-04.10:09:19::SCWPlatform::Opened existing hwdb design_3_wrapper_8
TRACE::2024-10-04.10:09:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:09:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:09:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.10:09:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:09:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:09:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:09:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_8
TRACE::2024-10-04.10:09:19::SCWPlatform::Opened existing hwdb design_3_wrapper_8
TRACE::2024-10-04.10:09:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:09:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:09:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.10:09:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:09:19::SCWWriter::formatted JSON is {
	"platformName":	"design_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3",
	"systems":	[{
			"systemName":	"design_3",
			"systemDesc":	"design_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3b09af7ce7cf9c0b911f9219d92f4761",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8136a8e5b1fe3114ce71509b18d6ad8b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-04.10:09:32::SCWPlatform::Started generating the artifacts platform design_3
TRACE::2024-10-04.10:09:32::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-04.10:09:32::SCWPlatform::Started generating the artifacts for system configuration design_3
LOG::2024-10-04.10:09:32::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-04.10:09:32::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-04.10:09:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-04.10:09:32::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-04.10:09:32::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-04.10:09:32::SCWSystem::Not a boot domain 
LOG::2024-10-04.10:09:32::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-04.10:09:32::SCWDomain::Generating domain artifcats
TRACE::2024-10-04.10:09:32::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-04.10:09:32::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/export/design_3/sw/design_3/qemu/
TRACE::2024-10-04.10:09:32::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/export/design_3/sw/design_3/standalone_domain/qemu/
TRACE::2024-10-04.10:09:32::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-04.10:09:32::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:32::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:32::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:32::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:09:32::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:09:32::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:09:32::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_8
TRACE::2024-10-04.10:09:32::SCWPlatform::Opened existing hwdb design_3_wrapper_8
TRACE::2024-10-04.10:09:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:09:32::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:09:32::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.10:09:32::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:09:32::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-10-04.10:09:32::SCWMssOS::Mss edits present, copying mssfile into export location C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:09:32::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-10-04.10:09:34::SCWMssOS::doing bsp build ... 
TRACE::2024-10-04.10:09:34::SCWMssOS::System Command Ran  C: & cd  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2024-10-04.10:09:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-10-04.10:09:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-10-04.10:09:34::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-10-04.10:09:34::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-04.10:09:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-10-04.10:09:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-04.10:09:35::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-04.10:09:35::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-04.10:09:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-10-04.10:09:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-04.10:09:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-04.10:09:35::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-04.10:09:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-10-04.10:09:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.10:09:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.10:09:35::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.10:09:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-10-04.10:09:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-04.10:09:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-04.10:09:35::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-04.10:09:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-10-04.10:09:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-04.10:09:35::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-04.10:09:35::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-04.10:09:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-10-04.10:09:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.10:09:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.10:09:35::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.10:09:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2024-10-04.10:09:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-04.10:09:35::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-04.10:09:35::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-04.10:09:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-10-04.10:09:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.10:09:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.10:09:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.10:09:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-10-04.10:09:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.10:09:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.10:09:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.10:09:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-10-04.10:09:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-04.10:09:36::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-04.10:09:36::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-10-04.10:09:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-10-04.10:09:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.10:09:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.10:09:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.10:09:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-10-04.10:09:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-04.10:09:36::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-04.10:09:36::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-04.10:09:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-10-04.10:09:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-04.10:09:36::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-04.10:09:36::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-04.10:09:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-10-04.10:09:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.10:09:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.10:09:37::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.10:09:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-10-04.10:09:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.10:09:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.10:09:37::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.10:09:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-10-04.10:09:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-04.10:09:37::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-04.10:09:37::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-04.10:09:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-10-04.10:09:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.10:09:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.10:09:37::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.10:09:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-10-04.10:09:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-04.10:09:37::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-04.10:09:37::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-04.10:09:37::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2024-10-04.10:09:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-10-04.10:09:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-04.10:09:39::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-04.10:09:39::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-04.10:09:39::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2024-10-04.10:09:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-10-04.10:09:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-04.10:09:39::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-04.10:09:39::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-04.10:09:39::SCWMssOS::"Compiling ddrps"

TRACE::2024-10-04.10:09:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-10-04.10:09:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.10:09:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.10:09:39::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.10:09:39::SCWMssOS::"Compiling devcfg"

TRACE::2024-10-04.10:09:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-10-04.10:09:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-04.10:09:40::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-04.10:09:40::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-04.10:09:40::SCWMssOS::"Compiling dmaps"

TRACE::2024-10-04.10:09:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-10-04.10:09:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-04.10:09:42::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-04.10:09:42::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-04.10:09:42::SCWMssOS::"Compiling emacps"

TRACE::2024-10-04.10:09:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-10-04.10:09:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.10:09:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.10:09:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.10:09:44::SCWMssOS::"Compiling gpiops"

TRACE::2024-10-04.10:09:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2024-10-04.10:09:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-10-04.10:09:45::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-10-04.10:09:45::SCWMssOS::les -g -Wall -Wextra"

TRACE::2024-10-04.10:09:45::SCWMssOS::"Compiling gpio"

TRACE::2024-10-04.10:09:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-10-04.10:09:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.10:09:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.10:09:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.10:09:47::SCWMssOS::"Compiling qspips"

TRACE::2024-10-04.10:09:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-10-04.10:09:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.10:09:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.10:09:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.10:09:49::SCWMssOS::"Compiling scugic"

TRACE::2024-10-04.10:09:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-10-04.10:09:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-04.10:09:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-04.10:09:50::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-04.10:09:50::SCWMssOS::"Compiling scutimer"

TRACE::2024-10-04.10:09:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-10-04.10:09:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.10:09:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.10:09:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.10:09:51::SCWMssOS::"Compiling scuwdt"

TRACE::2024-10-04.10:09:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-10-04.10:09:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-10-04.10:09:52::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-10-04.10:09:52::SCWMssOS::les -g -Wall -Wextra"

TRACE::2024-10-04.10:09:52::SCWMssOS::"Compiling sdps"

TRACE::2024-10-04.10:09:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-10-04.10:09:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-04.10:09:54::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-04.10:09:54::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-04.10:09:54::SCWMssOS::"Compiling standalone"

TRACE::2024-10-04.10:10:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-10-04.10:10:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.10:10:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.10:10:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.10:10:01::SCWMssOS::"Compiling ttcps"

TRACE::2024-10-04.10:10:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-10-04.10:10:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.10:10:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.10:10:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.10:10:02::SCWMssOS::"Compiling uartps"

TRACE::2024-10-04.10:10:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-10-04.10:10:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-04.10:10:04::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-04.10:10:04::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-04.10:10:04::SCWMssOS::"Compiling usbps"

TRACE::2024-10-04.10:10:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-10-04.10:10:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.10:10:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.10:10:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.10:10:06::SCWMssOS::"Compiling xadcps"

TRACE::2024-10-04.10:10:08::SCWMssOS::'Finished building libraries'

TRACE::2024-10-04.10:10:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-04.10:10:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-04.10:10:08::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-04.10:10:08::SCWSystem::Completed Processing the sysconfig design_3
LOG::2024-10-04.10:10:08::SCWPlatform::Completed generating the artifacts for system configuration design_3
TRACE::2024-10-04.10:10:08::SCWPlatform::Started preparing the platform 
TRACE::2024-10-04.10:10:08::SCWSystem::Writing the bif file for system config design_3
TRACE::2024-10-04.10:10:08::SCWSystem::dir created 
TRACE::2024-10-04.10:10:08::SCWSystem::Writing the bif 
TRACE::2024-10-04.10:10:08::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-04.10:10:08::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-04.10:10:08::SCWPlatform::Completed generating the platform
KEYINFO::2024-10-04.10:10:08::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-10-04.10:10:08::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-10-04.10:10:08::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-04.10:10:08::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-10-04.10:10:08::SCWMssOS::Writing the mss file completed C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:10:08::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:10:08::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:10:08::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:10:08::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:10:08::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:10:08::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:10:08::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_8
TRACE::2024-10-04.10:10:08::SCWPlatform::Opened existing hwdb design_3_wrapper_8
TRACE::2024-10-04.10:10:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:10:08::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:10:08::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.10:10:08::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.10:10:08::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:10:08::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:10:08::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:10:08::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:10:08::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:10:08::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:10:08::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_8
TRACE::2024-10-04.10:10:08::SCWPlatform::Opened existing hwdb design_3_wrapper_8
TRACE::2024-10-04.10:10:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:10:08::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:10:08::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.10:10:08::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:10:08::SCWWriter::formatted JSON is {
	"platformName":	"design_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3",
	"systems":	[{
			"systemName":	"design_3",
			"systemDesc":	"design_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3b09af7ce7cf9c0b911f9219d92f4761",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3a8645d1fd4baedb95a807dc8c4fad1b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-04.10:10:08::SCWPlatform::updated the xpfm file.
TRACE::2024-10-04.10:10:08::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:10:08::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:10:08::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:10:08::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.10:10:08::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.10:10:08::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.10:10:08::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_8
TRACE::2024-10-04.10:10:08::SCWPlatform::Opened existing hwdb design_3_wrapper_8
TRACE::2024-10-04.10:10:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.10:10:08::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.10:10:08::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.10:10:08::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.14:29:35::SCWPlatform::Clearing the existing platform
TRACE::2024-10-04.14:29:35::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-04.14:29:35::SCWBDomain::clearing the fsbl build
TRACE::2024-10-04.14:29:35::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.14:29:35::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.14:29:35::SCWSystem::Clearing the domains completed.
TRACE::2024-10-04.14:29:35::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-04.14:29:35::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:35::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:35::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.14:29:35::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.14:29:35::SCWPlatform::Removing the HwDB with name C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:36::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:36::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:36::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:36::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.14:29:36::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:36::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.14:29:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-04.14:29:49::SCWPlatform::Opened new HwDB with name design_3_wrapper_10
TRACE::2024-10-04.14:29:49::SCWReader::Active system found as  design_3
TRACE::2024-10-04.14:29:49::SCWReader::Handling sysconfig design_3
TRACE::2024-10-04.14:29:49::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-04.14:29:49::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-04.14:29:49::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-04.14:29:49::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.14:29:49::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.14:29:49::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_10
TRACE::2024-10-04.14:29:49::SCWPlatform::Opened existing hwdb design_3_wrapper_10
TRACE::2024-10-04.14:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.14:29:49::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.14:29:49::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.14:29:49::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_10
TRACE::2024-10-04.14:29:49::SCWPlatform::Opened existing hwdb design_3_wrapper_10
TRACE::2024-10-04.14:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.14:29:49::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-04.14:29:49::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.14:29:49::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.14:29:49::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_10
TRACE::2024-10-04.14:29:49::SCWPlatform::Opened existing hwdb design_3_wrapper_10
TRACE::2024-10-04.14:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.14:29:49::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.14:29:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-04.14:29:49::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.14:29:49::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.14:29:49::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.14:29:49::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-04.14:29:49::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-04.14:29:49::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.14:29:49::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.14:29:49::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.14:29:49::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_10
TRACE::2024-10-04.14:29:49::SCWPlatform::Opened existing hwdb design_3_wrapper_10
TRACE::2024-10-04.14:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.14:29:49::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.14:29:49::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.14:29:49::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.14:29:49::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2024-10-04.14:29:49::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.14:29:49::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.14:29:49::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_10
TRACE::2024-10-04.14:29:49::SCWPlatform::Opened existing hwdb design_3_wrapper_10
TRACE::2024-10-04.14:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.14:29:49::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.14:29:49::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.14:29:49::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.14:29:49::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2024-10-04.14:29:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-04.14:29:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-04.14:29:49::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.14:29:49::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.14:29:49::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_10
TRACE::2024-10-04.14:29:49::SCWPlatform::Opened existing hwdb design_3_wrapper_10
TRACE::2024-10-04.14:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.14:29:49::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.14:29:49::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.14:29:49::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.14:29:49::SCWReader::No isolation master present  
TRACE::2024-10-04.14:29:49::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-04.14:29:49::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-04.14:29:49::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-04.14:29:49::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.14:29:49::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.14:29:49::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_10
TRACE::2024-10-04.14:29:49::SCWPlatform::Opened existing hwdb design_3_wrapper_10
TRACE::2024-10-04.14:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.14:29:49::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.14:29:49::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.14:29:49::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_10
TRACE::2024-10-04.14:29:49::SCWPlatform::Opened existing hwdb design_3_wrapper_10
TRACE::2024-10-04.14:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.14:29:49::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.14:29:49::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.14:29:49::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.14:29:49::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.14:29:49::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.14:29:49::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-10-04.14:29:49::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-04.14:29:49::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.14:29:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-04.14:29:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-04.14:29:49::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.14:29:49::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:49::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.14:29:49::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_10
TRACE::2024-10-04.14:29:49::SCWPlatform::Opened existing hwdb design_3_wrapper_10
TRACE::2024-10-04.14:29:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.14:29:49::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.14:29:49::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.14:29:49::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.14:29:49::SCWReader::No isolation master present  
TRACE::2024-10-04.14:29:53::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:53::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:53::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa
TRACE::2024-10-04.14:29:54::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.14:29:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.14:30:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.14:30:11::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-04.14:30:11::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:11::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:11::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:11::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.14:30:11::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:11::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.14:30:11::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_10
TRACE::2024-10-04.14:30:11::SCWPlatform::Opened existing hwdb design_3_wrapper_10
TRACE::2024-10-04.14:30:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.14:30:11::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:11::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:11::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:11::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.14:30:11::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:11::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.14:30:11::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_10
TRACE::2024-10-04.14:30:11::SCWPlatform::Opened existing hwdb design_3_wrapper_10
TRACE::2024-10-04.14:30:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.14:30:11::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.14:30:11::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.14:30:11::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.14:30:11::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:11::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:11::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:11::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa
TRACE::2024-10-04.14:30:11::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:11::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.14:30:11::SCWPlatform::update - Opened existing hwdb design_3_wrapper_11
TRACE::2024-10-04.14:30:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.14:30:11::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-10-04.14:30:11::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:11::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:11::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:11::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.14:30:11::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:11::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.14:30:11::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_10
TRACE::2024-10-04.14:30:11::SCWPlatform::Opened existing hwdb design_3_wrapper_10
TRACE::2024-10-04.14:30:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.14:30:11::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:11::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:11::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:11::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.14:30:11::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:11::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.14:30:11::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_10
TRACE::2024-10-04.14:30:11::SCWPlatform::Opened existing hwdb design_3_wrapper_10
TRACE::2024-10-04.14:30:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.14:30:11::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.14:30:11::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.14:30:11::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.14:30:11::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:11::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:11::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:11::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa
TRACE::2024-10-04.14:30:11::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:11::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.14:30:11::SCWPlatform::update - Opened existing hwdb design_3_wrapper_11
TRACE::2024-10-04.14:30:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.14:30:11::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-04.14:30:11::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-10-04.14:30:12::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:12::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:12::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:12::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.14:30:12::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:12::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.14:30:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-04.14:30:21::SCWPlatform::Opened new HwDB with name design_3_wrapper_12
TRACE::2024-10-04.14:30:21::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:21::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:21::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:21::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.14:30:21::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:21::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.14:30:21::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_12
TRACE::2024-10-04.14:30:21::SCWPlatform::Opened existing hwdb design_3_wrapper_12
TRACE::2024-10-04.14:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.14:30:21::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.14:30:21::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.14:30:21::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.14:30:21::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:21::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:21::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:21::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.14:30:21::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:21::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.14:30:21::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_12
TRACE::2024-10-04.14:30:21::SCWPlatform::Opened existing hwdb design_3_wrapper_12
TRACE::2024-10-04.14:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.14:30:21::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.14:30:21::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.14:30:21::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.14:30:21::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:21::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:21::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:21::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.14:30:21::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:21::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.14:30:21::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_12
TRACE::2024-10-04.14:30:21::SCWPlatform::Opened existing hwdb design_3_wrapper_12
TRACE::2024-10-04.14:30:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.14:30:21::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.14:30:21::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.14:30:21::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.14:30:21::SCWWriter::formatted JSON is {
	"platformName":	"design_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3",
	"systems":	[{
			"systemName":	"design_3",
			"systemDesc":	"design_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3b09af7ce7cf9c0b911f9219d92f4761",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3a8645d1fd4baedb95a807dc8c4fad1b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-04.14:30:43::SCWPlatform::Started generating the artifacts platform design_3
TRACE::2024-10-04.14:30:43::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-04.14:30:43::SCWPlatform::Started generating the artifacts for system configuration design_3
LOG::2024-10-04.14:30:43::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-04.14:30:43::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-04.14:30:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-04.14:30:43::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-04.14:30:43::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-04.14:30:43::SCWSystem::Not a boot domain 
LOG::2024-10-04.14:30:43::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-04.14:30:43::SCWDomain::Generating domain artifcats
TRACE::2024-10-04.14:30:43::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-04.14:30:43::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/export/design_3/sw/design_3/qemu/
TRACE::2024-10-04.14:30:43::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/export/design_3/sw/design_3/standalone_domain/qemu/
TRACE::2024-10-04.14:30:43::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-04.14:30:43::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:43::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:43::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:43::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.14:30:43::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:43::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.14:30:43::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_12
TRACE::2024-10-04.14:30:43::SCWPlatform::Opened existing hwdb design_3_wrapper_12
TRACE::2024-10-04.14:30:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.14:30:43::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.14:30:43::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.14:30:43::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.14:30:43::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-10-04.14:30:43::SCWMssOS::Mss edits present, copying mssfile into export location C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.14:30:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-04.14:30:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-04.14:30:43::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-10-04.14:30:43::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-04.14:30:43::SCWMssOS::Copying to export directory.
TRACE::2024-10-04.14:30:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-04.14:30:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-04.14:30:43::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-04.14:30:43::SCWSystem::Completed Processing the sysconfig design_3
LOG::2024-10-04.14:30:43::SCWPlatform::Completed generating the artifacts for system configuration design_3
TRACE::2024-10-04.14:30:43::SCWPlatform::Started preparing the platform 
TRACE::2024-10-04.14:30:43::SCWSystem::Writing the bif file for system config design_3
TRACE::2024-10-04.14:30:43::SCWSystem::dir created 
TRACE::2024-10-04.14:30:43::SCWSystem::Writing the bif 
TRACE::2024-10-04.14:30:43::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-04.14:30:43::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-04.14:30:43::SCWPlatform::Completed generating the platform
TRACE::2024-10-04.14:30:43::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:43::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:43::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:43::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.14:30:43::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:43::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.14:30:43::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_12
TRACE::2024-10-04.14:30:43::SCWPlatform::Opened existing hwdb design_3_wrapper_12
TRACE::2024-10-04.14:30:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.14:30:43::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.14:30:43::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.14:30:43::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.14:30:43::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:43::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:43::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:43::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.14:30:43::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:43::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.14:30:43::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_12
TRACE::2024-10-04.14:30:43::SCWPlatform::Opened existing hwdb design_3_wrapper_12
TRACE::2024-10-04.14:30:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.14:30:43::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.14:30:43::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.14:30:43::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.14:30:43::SCWWriter::formatted JSON is {
	"platformName":	"design_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3",
	"systems":	[{
			"systemName":	"design_3",
			"systemDesc":	"design_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3b09af7ce7cf9c0b911f9219d92f4761",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3a8645d1fd4baedb95a807dc8c4fad1b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-04.14:30:43::SCWPlatform::updated the xpfm file.
TRACE::2024-10-04.14:30:44::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:44::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:44::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:44::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.14:30:44::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.14:30:44::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.14:30:44::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_12
TRACE::2024-10-04.14:30:44::SCWPlatform::Opened existing hwdb design_3_wrapper_12
TRACE::2024-10-04.14:30:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.14:30:44::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.14:30:44::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.14:30:44::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.15:41:01::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:01::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:01::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:03::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.15:41:03::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:03::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.15:41:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-04.15:41:06::SCWPlatform::Opened new HwDB with name design_3_wrapper
TRACE::2024-10-04.15:41:06::SCWReader::Active system found as  design_3
TRACE::2024-10-04.15:41:06::SCWReader::Handling sysconfig design_3
TRACE::2024-10-04.15:41:06::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-04.15:41:06::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-04.15:41:06::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-04.15:41:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.15:41:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.15:41:06::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper
TRACE::2024-10-04.15:41:06::SCWPlatform::Opened existing hwdb design_3_wrapper
TRACE::2024-10-04.15:41:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.15:41:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.15:41:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.15:41:06::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper
TRACE::2024-10-04.15:41:06::SCWPlatform::Opened existing hwdb design_3_wrapper
TRACE::2024-10-04.15:41:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.15:41:06::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-04.15:41:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.15:41:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.15:41:06::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper
TRACE::2024-10-04.15:41:06::SCWPlatform::Opened existing hwdb design_3_wrapper
TRACE::2024-10-04.15:41:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.15:41:06::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.15:41:06::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-04.15:41:06::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.15:41:06::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.15:41:06::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.15:41:06::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-04.15:41:06::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-04.15:41:06::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.15:41:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.15:41:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.15:41:06::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper
TRACE::2024-10-04.15:41:06::SCWPlatform::Opened existing hwdb design_3_wrapper
TRACE::2024-10-04.15:41:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.15:41:06::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.15:41:06::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.15:41:06::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.15:41:06::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2024-10-04.15:41:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.15:41:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.15:41:06::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper
TRACE::2024-10-04.15:41:06::SCWPlatform::Opened existing hwdb design_3_wrapper
TRACE::2024-10-04.15:41:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.15:41:06::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.15:41:06::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.15:41:06::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.15:41:06::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2024-10-04.15:41:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-04.15:41:06::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-04.15:41:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.15:41:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.15:41:06::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper
TRACE::2024-10-04.15:41:06::SCWPlatform::Opened existing hwdb design_3_wrapper
TRACE::2024-10-04.15:41:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.15:41:06::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.15:41:06::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.15:41:06::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.15:41:06::SCWReader::No isolation master present  
TRACE::2024-10-04.15:41:06::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-04.15:41:06::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-04.15:41:06::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-04.15:41:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.15:41:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.15:41:06::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper
TRACE::2024-10-04.15:41:06::SCWPlatform::Opened existing hwdb design_3_wrapper
TRACE::2024-10-04.15:41:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.15:41:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.15:41:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.15:41:06::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper
TRACE::2024-10-04.15:41:06::SCWPlatform::Opened existing hwdb design_3_wrapper
TRACE::2024-10-04.15:41:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.15:41:06::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.15:41:06::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.15:41:06::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.15:41:06::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.15:41:06::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.15:41:06::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-10-04.15:41:06::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-04.15:41:06::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.15:41:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-04.15:41:06::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-04.15:41:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.15:41:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.15:41:06::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper
TRACE::2024-10-04.15:41:06::SCWPlatform::Opened existing hwdb design_3_wrapper
TRACE::2024-10-04.15:41:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.15:41:06::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.15:41:06::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.15:41:06::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.15:41:06::SCWReader::No isolation master present  
TRACE::2024-10-04.15:41:10::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:10::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:10::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa
TRACE::2024-10-04.15:41:10::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:10::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.15:41:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.15:41:13::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-04.15:41:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.15:41:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.15:41:13::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper
TRACE::2024-10-04.15:41:13::SCWPlatform::Opened existing hwdb design_3_wrapper
TRACE::2024-10-04.15:41:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.15:41:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.15:41:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.15:41:13::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper
TRACE::2024-10-04.15:41:13::SCWPlatform::Opened existing hwdb design_3_wrapper
TRACE::2024-10-04.15:41:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.15:41:13::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.15:41:13::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.15:41:13::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.15:41:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa
TRACE::2024-10-04.15:41:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.15:41:13::SCWPlatform::update - Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.15:41:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.15:41:13::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-10-04.15:41:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.15:41:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.15:41:13::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper
TRACE::2024-10-04.15:41:13::SCWPlatform::Opened existing hwdb design_3_wrapper
TRACE::2024-10-04.15:41:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.15:41:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.15:41:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.15:41:13::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper
TRACE::2024-10-04.15:41:13::SCWPlatform::Opened existing hwdb design_3_wrapper
TRACE::2024-10-04.15:41:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.15:41:13::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.15:41:13::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.15:41:13::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.15:41:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa
TRACE::2024-10-04.15:41:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.15:41:13::SCWPlatform::update - Opened existing hwdb design_3_wrapper_0
TRACE::2024-10-04.15:41:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.15:41:13::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-04.15:41:13::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-10-04.15:41:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.15:41:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.15:41:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-04.15:41:16::SCWPlatform::Opened new HwDB with name design_3_wrapper_1
TRACE::2024-10-04.15:41:16::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:16::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:16::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:16::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.15:41:16::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:16::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.15:41:16::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-04.15:41:16::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-04.15:41:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.15:41:16::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.15:41:16::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.15:41:16::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.15:41:16::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:16::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:16::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:16::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.15:41:16::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:16::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.15:41:16::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-04.15:41:16::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-04.15:41:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.15:41:16::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.15:41:16::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.15:41:16::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.15:41:16::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:16::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:16::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:16::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.15:41:16::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:16::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.15:41:16::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-04.15:41:16::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-04.15:41:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.15:41:16::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.15:41:16::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.15:41:16::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.15:41:16::SCWWriter::formatted JSON is {
	"platformName":	"design_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3",
	"systems":	[{
			"systemName":	"design_3",
			"systemDesc":	"design_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3b09af7ce7cf9c0b911f9219d92f4761",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3a8645d1fd4baedb95a807dc8c4fad1b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-04.15:41:40::SCWPlatform::Started generating the artifacts platform design_3
TRACE::2024-10-04.15:41:40::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-04.15:41:41::SCWPlatform::Started generating the artifacts for system configuration design_3
LOG::2024-10-04.15:41:41::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-04.15:41:41::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-04.15:41:41::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-04.15:41:41::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-04.15:41:41::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-04.15:41:41::SCWSystem::Not a boot domain 
LOG::2024-10-04.15:41:41::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-04.15:41:41::SCWDomain::Generating domain artifcats
TRACE::2024-10-04.15:41:41::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-04.15:41:41::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/export/design_3/sw/design_3/qemu/
TRACE::2024-10-04.15:41:41::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/export/design_3/sw/design_3/standalone_domain/qemu/
TRACE::2024-10-04.15:41:41::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-04.15:41:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.15:41:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.15:41:41::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-04.15:41:41::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-04.15:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.15:41:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.15:41:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.15:41:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.15:41:41::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-10-04.15:41:41::SCWMssOS::Mss edits present, copying mssfile into export location C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.15:41:41::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-04.15:41:41::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-04.15:41:41::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-10-04.15:41:41::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-04.15:41:41::SCWMssOS::Copying to export directory.
TRACE::2024-10-04.15:41:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-04.15:41:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-04.15:41:41::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-04.15:41:41::SCWSystem::Completed Processing the sysconfig design_3
LOG::2024-10-04.15:41:41::SCWPlatform::Completed generating the artifacts for system configuration design_3
TRACE::2024-10-04.15:41:41::SCWPlatform::Started preparing the platform 
TRACE::2024-10-04.15:41:41::SCWSystem::Writing the bif file for system config design_3
TRACE::2024-10-04.15:41:41::SCWSystem::dir created 
TRACE::2024-10-04.15:41:41::SCWSystem::Writing the bif 
TRACE::2024-10-04.15:41:41::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-04.15:41:41::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-04.15:41:41::SCWPlatform::Completed generating the platform
TRACE::2024-10-04.15:41:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.15:41:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.15:41:41::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-04.15:41:41::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-04.15:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.15:41:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.15:41:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.15:41:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.15:41:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.15:41:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.15:41:41::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-04.15:41:41::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-04.15:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.15:41:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.15:41:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.15:41:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.15:41:41::SCWWriter::formatted JSON is {
	"platformName":	"design_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3",
	"systems":	[{
			"systemName":	"design_3",
			"systemDesc":	"design_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3b09af7ce7cf9c0b911f9219d92f4761",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3a8645d1fd4baedb95a807dc8c4fad1b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-04.15:41:41::SCWPlatform::updated the xpfm file.
TRACE::2024-10-04.15:41:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.15:41:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.15:41:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.15:41:41::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-04.15:41:41::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-04.15:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.15:41:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.15:41:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.15:41:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:05:44::SCWPlatform::Clearing the existing platform
TRACE::2024-10-04.16:05:44::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-04.16:05:44::SCWBDomain::clearing the fsbl build
TRACE::2024-10-04.16:05:44::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:05:44::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:05:44::SCWSystem::Clearing the domains completed.
TRACE::2024-10-04.16:05:44::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-04.16:05:44::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:44::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:44::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:05:44::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:44::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:05:44::SCWPlatform::Removing the HwDB with name C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:44::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:44::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:44::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:44::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:05:44::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:44::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:05:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-04.16:05:49::SCWPlatform::Opened new HwDB with name design_3_wrapper_3
TRACE::2024-10-04.16:05:49::SCWReader::Active system found as  design_3
TRACE::2024-10-04.16:05:49::SCWReader::Handling sysconfig design_3
TRACE::2024-10-04.16:05:49::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-04.16:05:49::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-04.16:05:49::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-04.16:05:49::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:05:49::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:05:49::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_3
TRACE::2024-10-04.16:05:49::SCWPlatform::Opened existing hwdb design_3_wrapper_3
TRACE::2024-10-04.16:05:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:05:49::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:05:49::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:05:49::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_3
TRACE::2024-10-04.16:05:49::SCWPlatform::Opened existing hwdb design_3_wrapper_3
TRACE::2024-10-04.16:05:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:05:49::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-04.16:05:49::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:05:49::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:05:49::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_3
TRACE::2024-10-04.16:05:49::SCWPlatform::Opened existing hwdb design_3_wrapper_3
TRACE::2024-10-04.16:05:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:05:49::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:05:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-04.16:05:49::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:05:49::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:05:49::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:05:49::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-04.16:05:49::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-04.16:05:49::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:05:49::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:05:49::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:05:49::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_3
TRACE::2024-10-04.16:05:49::SCWPlatform::Opened existing hwdb design_3_wrapper_3
TRACE::2024-10-04.16:05:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:05:49::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:05:49::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:05:49::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:05:49::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2024-10-04.16:05:49::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:05:49::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:05:49::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_3
TRACE::2024-10-04.16:05:49::SCWPlatform::Opened existing hwdb design_3_wrapper_3
TRACE::2024-10-04.16:05:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:05:49::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:05:49::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:05:49::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:05:49::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2024-10-04.16:05:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-04.16:05:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-04.16:05:49::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:05:49::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:05:49::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_3
TRACE::2024-10-04.16:05:49::SCWPlatform::Opened existing hwdb design_3_wrapper_3
TRACE::2024-10-04.16:05:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:05:49::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:05:49::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:05:49::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:05:49::SCWReader::No isolation master present  
TRACE::2024-10-04.16:05:49::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-04.16:05:49::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-04.16:05:49::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-04.16:05:49::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:05:49::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:05:49::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_3
TRACE::2024-10-04.16:05:49::SCWPlatform::Opened existing hwdb design_3_wrapper_3
TRACE::2024-10-04.16:05:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:05:49::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:05:49::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:05:49::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_3
TRACE::2024-10-04.16:05:49::SCWPlatform::Opened existing hwdb design_3_wrapper_3
TRACE::2024-10-04.16:05:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:05:49::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:05:49::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:05:49::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:05:49::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:05:49::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:05:49::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-10-04.16:05:49::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-04.16:05:49::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:05:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-04.16:05:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-04.16:05:49::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:05:49::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:49::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:05:49::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_3
TRACE::2024-10-04.16:05:49::SCWPlatform::Opened existing hwdb design_3_wrapper_3
TRACE::2024-10-04.16:05:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:05:49::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:05:49::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:05:49::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:05:49::SCWReader::No isolation master present  
TRACE::2024-10-04.16:05:52::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:52::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:52::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa
TRACE::2024-10-04.16:05:52::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:52::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:05:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:05:56::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-04.16:05:56::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:56::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:05:56::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:05:56::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_3
TRACE::2024-10-04.16:05:56::SCWPlatform::Opened existing hwdb design_3_wrapper_3
TRACE::2024-10-04.16:05:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:05:56::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:56::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:05:56::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:05:56::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_3
TRACE::2024-10-04.16:05:56::SCWPlatform::Opened existing hwdb design_3_wrapper_3
TRACE::2024-10-04.16:05:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:05:56::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:05:56::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:05:56::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:05:56::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:56::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa
TRACE::2024-10-04.16:05:56::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:05:56::SCWPlatform::update - Opened existing hwdb design_3_wrapper_4
TRACE::2024-10-04.16:05:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:05:56::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-10-04.16:05:56::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:56::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:05:56::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:05:56::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_3
TRACE::2024-10-04.16:05:56::SCWPlatform::Opened existing hwdb design_3_wrapper_3
TRACE::2024-10-04.16:05:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:05:56::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:56::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:05:56::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:05:56::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_3
TRACE::2024-10-04.16:05:56::SCWPlatform::Opened existing hwdb design_3_wrapper_3
TRACE::2024-10-04.16:05:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:05:56::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:05:56::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:05:56::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:05:56::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:56::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa
TRACE::2024-10-04.16:05:56::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:05:56::SCWPlatform::update - Opened existing hwdb design_3_wrapper_4
TRACE::2024-10-04.16:05:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:05:56::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-04.16:05:56::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-10-04.16:05:56::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:56::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:05:57::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:05:57::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:05:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-04.16:06:01::SCWPlatform::Opened new HwDB with name design_3_wrapper_5
TRACE::2024-10-04.16:06:01::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:01::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:01::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:01::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:06:01::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:01::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:06:01::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_5
TRACE::2024-10-04.16:06:01::SCWPlatform::Opened existing hwdb design_3_wrapper_5
TRACE::2024-10-04.16:06:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:06:01::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:06:01::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:06:01::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:06:01::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:01::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:01::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:01::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:06:01::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:01::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:06:01::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_5
TRACE::2024-10-04.16:06:01::SCWPlatform::Opened existing hwdb design_3_wrapper_5
TRACE::2024-10-04.16:06:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:06:01::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:06:01::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:06:01::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:06:01::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:01::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:01::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:01::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:06:01::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:01::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:06:01::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_5
TRACE::2024-10-04.16:06:01::SCWPlatform::Opened existing hwdb design_3_wrapper_5
TRACE::2024-10-04.16:06:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:06:01::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:06:01::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:06:01::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:06:01::SCWWriter::formatted JSON is {
	"platformName":	"design_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3",
	"systems":	[{
			"systemName":	"design_3",
			"systemDesc":	"design_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3b09af7ce7cf9c0b911f9219d92f4761",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3a8645d1fd4baedb95a807dc8c4fad1b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-04.16:06:42::SCWPlatform::Started generating the artifacts platform design_3
TRACE::2024-10-04.16:06:42::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-04.16:06:42::SCWPlatform::Started generating the artifacts for system configuration design_3
LOG::2024-10-04.16:06:42::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-04.16:06:42::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-04.16:06:42::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-04.16:06:42::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-04.16:06:42::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-04.16:06:42::SCWSystem::Not a boot domain 
LOG::2024-10-04.16:06:42::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-04.16:06:42::SCWDomain::Generating domain artifcats
TRACE::2024-10-04.16:06:42::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-04.16:06:42::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/export/design_3/sw/design_3/qemu/
TRACE::2024-10-04.16:06:42::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/export/design_3/sw/design_3/standalone_domain/qemu/
TRACE::2024-10-04.16:06:42::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-04.16:06:42::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:42::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:42::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:42::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:06:42::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:42::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:06:42::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_5
TRACE::2024-10-04.16:06:42::SCWPlatform::Opened existing hwdb design_3_wrapper_5
TRACE::2024-10-04.16:06:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:06:42::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:06:42::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:06:42::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:06:42::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-10-04.16:06:42::SCWMssOS::Mss edits present, copying mssfile into export location C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:06:42::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-04.16:06:42::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-04.16:06:42::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-10-04.16:06:42::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-04.16:06:42::SCWMssOS::Copying to export directory.
TRACE::2024-10-04.16:06:42::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-04.16:06:42::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-04.16:06:42::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-04.16:06:42::SCWSystem::Completed Processing the sysconfig design_3
LOG::2024-10-04.16:06:42::SCWPlatform::Completed generating the artifacts for system configuration design_3
TRACE::2024-10-04.16:06:42::SCWPlatform::Started preparing the platform 
TRACE::2024-10-04.16:06:42::SCWSystem::Writing the bif file for system config design_3
TRACE::2024-10-04.16:06:42::SCWSystem::dir created 
TRACE::2024-10-04.16:06:42::SCWSystem::Writing the bif 
TRACE::2024-10-04.16:06:42::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-04.16:06:42::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-04.16:06:42::SCWPlatform::Completed generating the platform
TRACE::2024-10-04.16:06:42::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:42::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:42::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:42::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:06:42::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:42::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:06:42::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_5
TRACE::2024-10-04.16:06:42::SCWPlatform::Opened existing hwdb design_3_wrapper_5
TRACE::2024-10-04.16:06:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:06:42::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:06:42::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:06:42::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:06:42::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:42::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:42::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:42::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:06:43::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:43::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:06:43::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_5
TRACE::2024-10-04.16:06:43::SCWPlatform::Opened existing hwdb design_3_wrapper_5
TRACE::2024-10-04.16:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:06:43::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:06:43::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:06:43::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:06:43::SCWWriter::formatted JSON is {
	"platformName":	"design_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3",
	"systems":	[{
			"systemName":	"design_3",
			"systemDesc":	"design_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3b09af7ce7cf9c0b911f9219d92f4761",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3a8645d1fd4baedb95a807dc8c4fad1b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-04.16:06:43::SCWPlatform::updated the xpfm file.
TRACE::2024-10-04.16:06:43::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:43::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:43::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:43::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:06:43::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:06:43::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:06:43::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_5
TRACE::2024-10-04.16:06:43::SCWPlatform::Opened existing hwdb design_3_wrapper_5
TRACE::2024-10-04.16:06:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:06:43::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:06:43::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:06:43::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:34:04::SCWPlatform::Clearing the existing platform
TRACE::2024-10-04.16:34:04::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-04.16:34:04::SCWBDomain::clearing the fsbl build
TRACE::2024-10-04.16:34:04::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:34:04::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:34:04::SCWSystem::Clearing the domains completed.
TRACE::2024-10-04.16:34:04::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-04.16:34:04::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:04::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:04::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:34:04::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:04::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:34:04::SCWPlatform::Removing the HwDB with name C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:04::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:04::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:04::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:04::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:34:04::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:04::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:34:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-04.16:34:09::SCWPlatform::Opened new HwDB with name design_3_wrapper_6
TRACE::2024-10-04.16:34:09::SCWReader::Active system found as  design_3
TRACE::2024-10-04.16:34:09::SCWReader::Handling sysconfig design_3
TRACE::2024-10-04.16:34:09::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-04.16:34:09::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-04.16:34:09::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-04.16:34:09::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:34:09::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:34:09::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_6
TRACE::2024-10-04.16:34:09::SCWPlatform::Opened existing hwdb design_3_wrapper_6
TRACE::2024-10-04.16:34:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:34:09::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:34:09::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:34:09::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_6
TRACE::2024-10-04.16:34:09::SCWPlatform::Opened existing hwdb design_3_wrapper_6
TRACE::2024-10-04.16:34:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:34:09::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-04.16:34:09::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:34:09::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:34:09::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_6
TRACE::2024-10-04.16:34:09::SCWPlatform::Opened existing hwdb design_3_wrapper_6
TRACE::2024-10-04.16:34:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:34:09::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:34:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-04.16:34:09::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:34:09::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:34:09::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:34:09::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-04.16:34:09::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-04.16:34:09::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:34:09::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:34:09::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:34:09::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_6
TRACE::2024-10-04.16:34:09::SCWPlatform::Opened existing hwdb design_3_wrapper_6
TRACE::2024-10-04.16:34:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:34:09::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:34:09::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:34:09::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:34:09::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2024-10-04.16:34:09::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:34:09::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:34:09::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_6
TRACE::2024-10-04.16:34:09::SCWPlatform::Opened existing hwdb design_3_wrapper_6
TRACE::2024-10-04.16:34:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:34:09::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:34:09::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:34:09::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:34:09::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2024-10-04.16:34:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-04.16:34:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-04.16:34:09::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:34:09::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:34:09::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_6
TRACE::2024-10-04.16:34:09::SCWPlatform::Opened existing hwdb design_3_wrapper_6
TRACE::2024-10-04.16:34:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:34:09::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:34:09::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:34:09::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:34:09::SCWReader::No isolation master present  
TRACE::2024-10-04.16:34:09::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-04.16:34:09::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-04.16:34:09::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-04.16:34:09::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:34:09::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:34:09::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_6
TRACE::2024-10-04.16:34:09::SCWPlatform::Opened existing hwdb design_3_wrapper_6
TRACE::2024-10-04.16:34:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:34:09::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:34:09::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:34:09::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_6
TRACE::2024-10-04.16:34:09::SCWPlatform::Opened existing hwdb design_3_wrapper_6
TRACE::2024-10-04.16:34:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:34:09::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:34:09::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:34:09::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:34:09::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:34:09::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:34:09::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-10-04.16:34:09::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-04.16:34:10::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:34:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-04.16:34:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-04.16:34:10::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:10::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:10::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:10::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:34:10::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:10::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:34:10::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_6
TRACE::2024-10-04.16:34:10::SCWPlatform::Opened existing hwdb design_3_wrapper_6
TRACE::2024-10-04.16:34:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:34:10::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:34:10::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:34:10::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:34:10::SCWReader::No isolation master present  
TRACE::2024-10-04.16:34:16::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:16::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:16::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa
TRACE::2024-10-04.16:34:16::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:16::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:34:22::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-04.16:34:22::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:34:22::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:34:22::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_6
TRACE::2024-10-04.16:34:22::SCWPlatform::Opened existing hwdb design_3_wrapper_6
TRACE::2024-10-04.16:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:34:22::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:34:22::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:34:22::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_6
TRACE::2024-10-04.16:34:22::SCWPlatform::Opened existing hwdb design_3_wrapper_6
TRACE::2024-10-04.16:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:34:22::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:34:22::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:34:22::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:34:22::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa
TRACE::2024-10-04.16:34:22::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:34:22::SCWPlatform::update - Opened existing hwdb design_3_wrapper_7
TRACE::2024-10-04.16:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:34:22::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-10-04.16:34:22::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:34:22::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:34:22::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_6
TRACE::2024-10-04.16:34:22::SCWPlatform::Opened existing hwdb design_3_wrapper_6
TRACE::2024-10-04.16:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:34:22::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:34:22::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:34:22::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_6
TRACE::2024-10-04.16:34:22::SCWPlatform::Opened existing hwdb design_3_wrapper_6
TRACE::2024-10-04.16:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:34:22::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:34:22::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:34:22::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:34:22::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa
TRACE::2024-10-04.16:34:22::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:34:22::SCWPlatform::update - Opened existing hwdb design_3_wrapper_7
TRACE::2024-10-04.16:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:34:22::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-04.16:34:22::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-10-04.16:34:22::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:34:22::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:22::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:34:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-04.16:34:28::SCWPlatform::Opened new HwDB with name design_3_wrapper_8
TRACE::2024-10-04.16:34:28::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:28::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:28::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:28::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:34:28::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:34:28::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_8
TRACE::2024-10-04.16:34:28::SCWPlatform::Opened existing hwdb design_3_wrapper_8
TRACE::2024-10-04.16:34:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:34:28::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:34:28::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:34:28::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:34:28::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:28::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:28::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:28::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:34:28::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:34:28::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_8
TRACE::2024-10-04.16:34:28::SCWPlatform::Opened existing hwdb design_3_wrapper_8
TRACE::2024-10-04.16:34:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:34:28::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:34:28::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:34:28::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:34:28::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:28::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:28::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:28::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:34:28::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:34:28::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_8
TRACE::2024-10-04.16:34:28::SCWPlatform::Opened existing hwdb design_3_wrapper_8
TRACE::2024-10-04.16:34:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:34:28::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:34:28::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:34:28::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:34:28::SCWWriter::formatted JSON is {
	"platformName":	"design_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3",
	"systems":	[{
			"systemName":	"design_3",
			"systemDesc":	"design_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3b09af7ce7cf9c0b911f9219d92f4761",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3a8645d1fd4baedb95a807dc8c4fad1b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-04.16:34:42::SCWPlatform::Started generating the artifacts platform design_3
TRACE::2024-10-04.16:34:42::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-04.16:34:42::SCWPlatform::Started generating the artifacts for system configuration design_3
LOG::2024-10-04.16:34:42::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-04.16:34:42::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-04.16:34:42::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-04.16:34:42::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-04.16:34:42::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-04.16:34:42::SCWSystem::Not a boot domain 
LOG::2024-10-04.16:34:42::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-04.16:34:42::SCWDomain::Generating domain artifcats
TRACE::2024-10-04.16:34:42::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-04.16:34:42::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/export/design_3/sw/design_3/qemu/
TRACE::2024-10-04.16:34:42::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/export/design_3/sw/design_3/standalone_domain/qemu/
TRACE::2024-10-04.16:34:42::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-04.16:34:42::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:42::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:42::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:42::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:34:42::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:34:42::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:34:42::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_8
TRACE::2024-10-04.16:34:42::SCWPlatform::Opened existing hwdb design_3_wrapper_8
TRACE::2024-10-04.16:34:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:34:42::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:34:42::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:34:42::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:34:42::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-10-04.16:34:42::SCWMssOS::Mss edits present, copying mssfile into export location C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:34:42::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-10-04.16:34:46::SCWMssOS::doing bsp build ... 
TRACE::2024-10-04.16:34:46::SCWMssOS::System Command Ran  C: & cd  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2024-10-04.16:34:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-10-04.16:34:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-10-04.16:34:46::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-10-04.16:34:46::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-04.16:34:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-10-04.16:34:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-04.16:34:47::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-04.16:34:47::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-04.16:34:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-10-04.16:34:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-04.16:34:47::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-04.16:34:47::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-04.16:34:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-10-04.16:34:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.16:34:47::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.16:34:47::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.16:34:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-10-04.16:34:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-04.16:34:47::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-04.16:34:47::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-04.16:34:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-10-04.16:34:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-04.16:34:47::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-04.16:34:47::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-04.16:34:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-10-04.16:34:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.16:34:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.16:34:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.16:34:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2024-10-04.16:34:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-04.16:34:48::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-04.16:34:48::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-04.16:34:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-10-04.16:34:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.16:34:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.16:34:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.16:34:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-10-04.16:34:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.16:34:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.16:34:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.16:34:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-10-04.16:34:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-04.16:34:49::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-04.16:34:49::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-10-04.16:34:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-10-04.16:34:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.16:34:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.16:34:49::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.16:34:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-10-04.16:34:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-04.16:34:49::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-04.16:34:49::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-04.16:34:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-10-04.16:34:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-04.16:34:49::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-04.16:34:49::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-04.16:34:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-10-04.16:34:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.16:34:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.16:34:50::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.16:34:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-10-04.16:34:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.16:34:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.16:34:50::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.16:34:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-10-04.16:34:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-04.16:34:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-04.16:34:50::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-04.16:34:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-10-04.16:34:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.16:34:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.16:34:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.16:34:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-10-04.16:34:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-04.16:34:51::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-04.16:34:51::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-04.16:34:51::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2024-10-04.16:34:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-10-04.16:34:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-04.16:34:52::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-04.16:34:52::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-04.16:34:52::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2024-10-04.16:34:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-10-04.16:34:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-04.16:34:52::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-04.16:34:52::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-04.16:34:52::SCWMssOS::"Compiling ddrps"

TRACE::2024-10-04.16:34:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-10-04.16:34:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.16:34:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.16:34:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.16:34:52::SCWMssOS::"Compiling devcfg"

TRACE::2024-10-04.16:34:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-10-04.16:34:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-04.16:34:54::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-04.16:34:54::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-04.16:34:54::SCWMssOS::"Compiling dmaps"

TRACE::2024-10-04.16:34:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-10-04.16:34:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-04.16:34:56::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-04.16:34:56::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-04.16:34:56::SCWMssOS::"Compiling emacps"

TRACE::2024-10-04.16:34:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-10-04.16:34:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.16:34:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.16:34:58::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.16:34:58::SCWMssOS::"Compiling gpiops"

TRACE::2024-10-04.16:35:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2024-10-04.16:35:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-10-04.16:35:00::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-10-04.16:35:00::SCWMssOS::les -g -Wall -Wextra"

TRACE::2024-10-04.16:35:00::SCWMssOS::"Compiling gpio"

TRACE::2024-10-04.16:35:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-10-04.16:35:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.16:35:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.16:35:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.16:35:02::SCWMssOS::"Compiling qspips"

TRACE::2024-10-04.16:35:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-10-04.16:35:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.16:35:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.16:35:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.16:35:04::SCWMssOS::"Compiling scugic"

TRACE::2024-10-04.16:35:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-10-04.16:35:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-04.16:35:06::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-04.16:35:06::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-04.16:35:06::SCWMssOS::"Compiling scutimer"

TRACE::2024-10-04.16:35:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-10-04.16:35:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.16:35:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.16:35:07::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.16:35:07::SCWMssOS::"Compiling scuwdt"

TRACE::2024-10-04.16:35:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-10-04.16:35:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-10-04.16:35:08::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-10-04.16:35:08::SCWMssOS::les -g -Wall -Wextra"

TRACE::2024-10-04.16:35:08::SCWMssOS::"Compiling sdps"

TRACE::2024-10-04.16:35:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-10-04.16:35:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-04.16:35:11::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-04.16:35:11::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-04.16:35:11::SCWMssOS::"Compiling standalone"

TRACE::2024-10-04.16:35:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-10-04.16:35:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.16:35:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.16:35:20::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.16:35:20::SCWMssOS::"Compiling ttcps"

TRACE::2024-10-04.16:35:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-10-04.16:35:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.16:35:21::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.16:35:21::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.16:35:21::SCWMssOS::"Compiling uartps"

TRACE::2024-10-04.16:35:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-10-04.16:35:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-04.16:35:24::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-04.16:35:24::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-04.16:35:24::SCWMssOS::"Compiling usbps"

TRACE::2024-10-04.16:35:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-10-04.16:35:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.16:35:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.16:35:26::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.16:35:26::SCWMssOS::"Compiling xadcps"

TRACE::2024-10-04.16:35:28::SCWMssOS::'Finished building libraries'

TRACE::2024-10-04.16:35:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-04.16:35:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-04.16:35:28::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-04.16:35:28::SCWSystem::Completed Processing the sysconfig design_3
LOG::2024-10-04.16:35:28::SCWPlatform::Completed generating the artifacts for system configuration design_3
TRACE::2024-10-04.16:35:28::SCWPlatform::Started preparing the platform 
TRACE::2024-10-04.16:35:28::SCWSystem::Writing the bif file for system config design_3
TRACE::2024-10-04.16:35:28::SCWSystem::dir created 
TRACE::2024-10-04.16:35:28::SCWSystem::Writing the bif 
TRACE::2024-10-04.16:35:28::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-04.16:35:28::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-04.16:35:28::SCWPlatform::Completed generating the platform
KEYINFO::2024-10-04.16:35:28::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-10-04.16:35:28::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-10-04.16:35:28::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-04.16:35:28::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-10-04.16:35:28::SCWMssOS::Writing the mss file completed C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:35:28::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:35:28::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:35:28::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:35:28::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:35:28::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:35:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:35:28::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_8
TRACE::2024-10-04.16:35:28::SCWPlatform::Opened existing hwdb design_3_wrapper_8
TRACE::2024-10-04.16:35:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:35:28::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:35:28::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:35:28::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.16:35:28::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:35:28::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:35:28::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:35:28::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:35:28::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:35:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:35:28::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_8
TRACE::2024-10-04.16:35:28::SCWPlatform::Opened existing hwdb design_3_wrapper_8
TRACE::2024-10-04.16:35:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:35:28::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:35:28::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:35:28::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:35:28::SCWWriter::formatted JSON is {
	"platformName":	"design_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3",
	"systems":	[{
			"systemName":	"design_3",
			"systemDesc":	"design_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3b09af7ce7cf9c0b911f9219d92f4761",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"fa293280d55fef440abd677d129ef91c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-04.16:35:28::SCWPlatform::updated the xpfm file.
TRACE::2024-10-04.16:35:28::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:35:28::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:35:28::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:35:28::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.16:35:28::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.16:35:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.16:35:28::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_8
TRACE::2024-10-04.16:35:28::SCWPlatform::Opened existing hwdb design_3_wrapper_8
TRACE::2024-10-04.16:35:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.16:35:28::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.16:35:28::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.16:35:28::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.17:04:06::SCWPlatform::Clearing the existing platform
TRACE::2024-10-04.17:04:06::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-04.17:04:06::SCWBDomain::clearing the fsbl build
TRACE::2024-10-04.17:04:06::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.17:04:06::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.17:04:06::SCWSystem::Clearing the domains completed.
TRACE::2024-10-04.17:04:06::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-04.17:04:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:06::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.17:04:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.17:04:06::SCWPlatform::Removing the HwDB with name C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.17:04:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.17:04:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-04.17:04:12::SCWPlatform::Opened new HwDB with name design_3_wrapper_10
TRACE::2024-10-04.17:04:12::SCWReader::Active system found as  design_3
TRACE::2024-10-04.17:04:12::SCWReader::Handling sysconfig design_3
TRACE::2024-10-04.17:04:12::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-04.17:04:12::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-04.17:04:12::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-04.17:04:12::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.17:04:12::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.17:04:12::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_10
TRACE::2024-10-04.17:04:12::SCWPlatform::Opened existing hwdb design_3_wrapper_10
TRACE::2024-10-04.17:04:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.17:04:12::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.17:04:12::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.17:04:12::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_10
TRACE::2024-10-04.17:04:12::SCWPlatform::Opened existing hwdb design_3_wrapper_10
TRACE::2024-10-04.17:04:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.17:04:12::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-04.17:04:12::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.17:04:12::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.17:04:12::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_10
TRACE::2024-10-04.17:04:12::SCWPlatform::Opened existing hwdb design_3_wrapper_10
TRACE::2024-10-04.17:04:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.17:04:12::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.17:04:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-04.17:04:12::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.17:04:12::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.17:04:12::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.17:04:12::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-04.17:04:12::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-04.17:04:12::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.17:04:12::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.17:04:12::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.17:04:12::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_10
TRACE::2024-10-04.17:04:12::SCWPlatform::Opened existing hwdb design_3_wrapper_10
TRACE::2024-10-04.17:04:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.17:04:12::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.17:04:12::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.17:04:12::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.17:04:12::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2024-10-04.17:04:12::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.17:04:12::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.17:04:12::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_10
TRACE::2024-10-04.17:04:12::SCWPlatform::Opened existing hwdb design_3_wrapper_10
TRACE::2024-10-04.17:04:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.17:04:12::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.17:04:12::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.17:04:12::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.17:04:12::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2024-10-04.17:04:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-04.17:04:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-04.17:04:12::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.17:04:12::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.17:04:12::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_10
TRACE::2024-10-04.17:04:12::SCWPlatform::Opened existing hwdb design_3_wrapper_10
TRACE::2024-10-04.17:04:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.17:04:12::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.17:04:12::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.17:04:12::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.17:04:12::SCWReader::No isolation master present  
TRACE::2024-10-04.17:04:12::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-04.17:04:12::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-04.17:04:12::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-04.17:04:12::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.17:04:12::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.17:04:12::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_10
TRACE::2024-10-04.17:04:12::SCWPlatform::Opened existing hwdb design_3_wrapper_10
TRACE::2024-10-04.17:04:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.17:04:12::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.17:04:12::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.17:04:12::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_10
TRACE::2024-10-04.17:04:12::SCWPlatform::Opened existing hwdb design_3_wrapper_10
TRACE::2024-10-04.17:04:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.17:04:12::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.17:04:12::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.17:04:12::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.17:04:12::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.17:04:12::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.17:04:12::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-10-04.17:04:12::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-04.17:04:12::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.17:04:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-04.17:04:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-04.17:04:12::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.17:04:12::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:12::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.17:04:12::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_10
TRACE::2024-10-04.17:04:12::SCWPlatform::Opened existing hwdb design_3_wrapper_10
TRACE::2024-10-04.17:04:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.17:04:12::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.17:04:12::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.17:04:12::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.17:04:12::SCWReader::No isolation master present  
TRACE::2024-10-04.17:04:14::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:14::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:14::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa
TRACE::2024-10-04.17:04:14::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:14::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.17:04:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.17:04:20::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-04.17:04:20::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.17:04:20::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.17:04:20::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_10
TRACE::2024-10-04.17:04:20::SCWPlatform::Opened existing hwdb design_3_wrapper_10
TRACE::2024-10-04.17:04:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.17:04:20::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.17:04:20::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.17:04:20::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_10
TRACE::2024-10-04.17:04:20::SCWPlatform::Opened existing hwdb design_3_wrapper_10
TRACE::2024-10-04.17:04:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.17:04:20::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.17:04:20::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.17:04:20::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.17:04:20::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa
TRACE::2024-10-04.17:04:20::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.17:04:20::SCWPlatform::update - Opened existing hwdb design_3_wrapper_11
TRACE::2024-10-04.17:04:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.17:04:20::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-10-04.17:04:20::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.17:04:20::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.17:04:20::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_10
TRACE::2024-10-04.17:04:20::SCWPlatform::Opened existing hwdb design_3_wrapper_10
TRACE::2024-10-04.17:04:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.17:04:20::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.17:04:20::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.17:04:20::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_10
TRACE::2024-10-04.17:04:20::SCWPlatform::Opened existing hwdb design_3_wrapper_10
TRACE::2024-10-04.17:04:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.17:04:20::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.17:04:20::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.17:04:20::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.17:04:20::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa
TRACE::2024-10-04.17:04:20::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/tempdsa/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.17:04:20::SCWPlatform::update - Opened existing hwdb design_3_wrapper_11
TRACE::2024-10-04.17:04:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.17:04:20::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-04.17:04:20::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-10-04.17:04:20::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.17:04:20::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:20::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.17:04:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-04.17:04:25::SCWPlatform::Opened new HwDB with name design_3_wrapper_12
TRACE::2024-10-04.17:04:25::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:25::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:25::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:25::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.17:04:25::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.17:04:25::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_12
TRACE::2024-10-04.17:04:25::SCWPlatform::Opened existing hwdb design_3_wrapper_12
TRACE::2024-10-04.17:04:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.17:04:25::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.17:04:25::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.17:04:25::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.17:04:25::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:25::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:25::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:25::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.17:04:25::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.17:04:25::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_12
TRACE::2024-10-04.17:04:25::SCWPlatform::Opened existing hwdb design_3_wrapper_12
TRACE::2024-10-04.17:04:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.17:04:25::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.17:04:25::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.17:04:25::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.17:04:25::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:25::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:25::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:25::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.17:04:25::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.17:04:25::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_12
TRACE::2024-10-04.17:04:25::SCWPlatform::Opened existing hwdb design_3_wrapper_12
TRACE::2024-10-04.17:04:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.17:04:25::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.17:04:25::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.17:04:25::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.17:04:25::SCWWriter::formatted JSON is {
	"platformName":	"design_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3",
	"systems":	[{
			"systemName":	"design_3",
			"systemDesc":	"design_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3b09af7ce7cf9c0b911f9219d92f4761",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"fa293280d55fef440abd677d129ef91c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-04.17:04:37::SCWPlatform::Started generating the artifacts platform design_3
TRACE::2024-10-04.17:04:37::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-04.17:04:37::SCWPlatform::Started generating the artifacts for system configuration design_3
LOG::2024-10-04.17:04:37::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-04.17:04:37::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-04.17:04:37::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-04.17:04:37::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-04.17:04:37::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-04.17:04:37::SCWSystem::Not a boot domain 
LOG::2024-10-04.17:04:37::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-04.17:04:37::SCWDomain::Generating domain artifcats
TRACE::2024-10-04.17:04:37::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-04.17:04:37::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/export/design_3/sw/design_3/qemu/
TRACE::2024-10-04.17:04:37::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/export/design_3/sw/design_3/standalone_domain/qemu/
TRACE::2024-10-04.17:04:37::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-04.17:04:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.17:04:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:04:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.17:04:37::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_12
TRACE::2024-10-04.17:04:37::SCWPlatform::Opened existing hwdb design_3_wrapper_12
TRACE::2024-10-04.17:04:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.17:04:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.17:04:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.17:04:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.17:04:37::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-10-04.17:04:37::SCWMssOS::Mss edits present, copying mssfile into export location C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.17:04:37::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-10-04.17:04:41::SCWMssOS::doing bsp build ... 
TRACE::2024-10-04.17:04:41::SCWMssOS::System Command Ran  C: & cd  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2024-10-04.17:04:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-10-04.17:04:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-10-04.17:04:41::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-10-04.17:04:41::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-04.17:04:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-10-04.17:04:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-04.17:04:42::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-04.17:04:42::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-04.17:04:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-10-04.17:04:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-04.17:04:42::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-04.17:04:42::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-04.17:04:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-10-04.17:04:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.17:04:42::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.17:04:42::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.17:04:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-10-04.17:04:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-04.17:04:42::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-04.17:04:42::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-04.17:04:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-10-04.17:04:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-04.17:04:42::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-04.17:04:42::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-04.17:04:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-10-04.17:04:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.17:04:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.17:04:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.17:04:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2024-10-04.17:04:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-04.17:04:43::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-04.17:04:43::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-04.17:04:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-10-04.17:04:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.17:04:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.17:04:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.17:04:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-10-04.17:04:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.17:04:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.17:04:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.17:04:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-10-04.17:04:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-04.17:04:44::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-04.17:04:44::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-10-04.17:04:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-10-04.17:04:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.17:04:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.17:04:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.17:04:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-10-04.17:04:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-04.17:04:45::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-04.17:04:45::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-04.17:04:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-10-04.17:04:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-04.17:04:45::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-04.17:04:45::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-04.17:04:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-10-04.17:04:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.17:04:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.17:04:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.17:04:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-10-04.17:04:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.17:04:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.17:04:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.17:04:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-10-04.17:04:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-04.17:04:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-04.17:04:46::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-04.17:04:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-10-04.17:04:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-04.17:04:47::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-04.17:04:47::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-04.17:04:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-10-04.17:04:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-04.17:04:47::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-04.17:04:47::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-04.17:04:47::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2024-10-04.17:04:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-10-04.17:04:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-04.17:04:48::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-04.17:04:48::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-04.17:04:48::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2024-10-04.17:04:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-10-04.17:04:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-04.17:04:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-04.17:04:48::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-04.17:04:48::SCWMssOS::"Compiling ddrps"

TRACE::2024-10-04.17:04:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-10-04.17:04:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.17:04:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.17:04:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.17:04:48::SCWMssOS::"Compiling devcfg"

TRACE::2024-10-04.17:04:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-10-04.17:04:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-04.17:04:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-04.17:04:51::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-04.17:04:51::SCWMssOS::"Compiling dmaps"

TRACE::2024-10-04.17:04:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-10-04.17:04:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-04.17:04:53::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-04.17:04:53::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-04.17:04:54::SCWMssOS::"Compiling emacps"

TRACE::2024-10-04.17:04:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-10-04.17:04:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.17:04:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.17:04:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.17:04:57::SCWMssOS::"Compiling gpiops"

TRACE::2024-10-04.17:05:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2024-10-04.17:05:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-10-04.17:05:00::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-10-04.17:05:00::SCWMssOS::les -g -Wall -Wextra"

TRACE::2024-10-04.17:05:00::SCWMssOS::"Compiling gpio"

TRACE::2024-10-04.17:05:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-10-04.17:05:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.17:05:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.17:05:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.17:05:02::SCWMssOS::"Compiling qspips"

TRACE::2024-10-04.17:05:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-10-04.17:05:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.17:05:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.17:05:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.17:05:05::SCWMssOS::"Compiling scugic"

TRACE::2024-10-04.17:05:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-10-04.17:05:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-04.17:05:08::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-04.17:05:08::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-04.17:05:08::SCWMssOS::"Compiling scutimer"

TRACE::2024-10-04.17:05:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-10-04.17:05:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.17:05:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.17:05:10::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.17:05:10::SCWMssOS::"Compiling scuwdt"

TRACE::2024-10-04.17:05:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-10-04.17:05:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-10-04.17:05:11::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-10-04.17:05:11::SCWMssOS::les -g -Wall -Wextra"

TRACE::2024-10-04.17:05:11::SCWMssOS::"Compiling sdps"

TRACE::2024-10-04.17:05:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-10-04.17:05:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-04.17:05:15::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-04.17:05:15::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-04.17:05:15::SCWMssOS::"Compiling standalone"

TRACE::2024-10-04.17:05:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-10-04.17:05:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.17:05:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.17:05:26::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.17:05:26::SCWMssOS::"Compiling ttcps"

TRACE::2024-10-04.17:05:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-10-04.17:05:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.17:05:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.17:05:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.17:05:28::SCWMssOS::"Compiling uartps"

TRACE::2024-10-04.17:05:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-10-04.17:05:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-04.17:05:31::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-04.17:05:31::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-04.17:05:31::SCWMssOS::"Compiling usbps"

TRACE::2024-10-04.17:05:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-10-04.17:05:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-04.17:05:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-04.17:05:34::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-04.17:05:34::SCWMssOS::"Compiling xadcps"

TRACE::2024-10-04.17:05:36::SCWMssOS::'Finished building libraries'

TRACE::2024-10-04.17:05:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-04.17:05:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-04.17:05:36::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-04.17:05:36::SCWSystem::Completed Processing the sysconfig design_3
LOG::2024-10-04.17:05:36::SCWPlatform::Completed generating the artifacts for system configuration design_3
TRACE::2024-10-04.17:05:36::SCWPlatform::Started preparing the platform 
TRACE::2024-10-04.17:05:36::SCWSystem::Writing the bif file for system config design_3
TRACE::2024-10-04.17:05:36::SCWSystem::dir created 
TRACE::2024-10-04.17:05:36::SCWSystem::Writing the bif 
TRACE::2024-10-04.17:05:36::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-04.17:05:36::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-04.17:05:36::SCWPlatform::Completed generating the platform
KEYINFO::2024-10-04.17:05:36::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-10-04.17:05:36::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-10-04.17:05:36::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-04.17:05:36::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-10-04.17:05:36::SCWMssOS::Writing the mss file completed C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.17:05:36::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:05:36::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:05:36::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:05:36::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.17:05:36::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:05:36::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.17:05:36::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_12
TRACE::2024-10-04.17:05:36::SCWPlatform::Opened existing hwdb design_3_wrapper_12
TRACE::2024-10-04.17:05:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.17:05:36::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.17:05:36::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.17:05:36::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-04.17:05:36::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:05:36::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:05:36::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:05:36::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.17:05:36::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:05:36::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.17:05:36::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_12
TRACE::2024-10-04.17:05:36::SCWPlatform::Opened existing hwdb design_3_wrapper_12
TRACE::2024-10-04.17:05:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.17:05:36::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.17:05:36::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.17:05:36::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.17:05:36::SCWWriter::formatted JSON is {
	"platformName":	"design_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3",
	"systems":	[{
			"systemName":	"design_3",
			"systemDesc":	"design_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3b09af7ce7cf9c0b911f9219d92f4761",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"96e4a427b0b3b4dc937585934b6a5c34",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-04.17:05:36::SCWPlatform::updated the xpfm file.
TRACE::2024-10-04.17:05:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:05:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:05:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:05:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-04.17:05:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-04.17:05:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-04.17:05:37::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_12
TRACE::2024-10-04.17:05:37::SCWPlatform::Opened existing hwdb design_3_wrapper_12
TRACE::2024-10-04.17:05:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-04.17:05:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-04.17:05:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-04.17:05:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-08.17:34:08::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:08::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:08::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:08::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-08.17:34:08::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:08::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-08.17:34:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-08.17:34:13::SCWPlatform::Opened new HwDB with name design_3_wrapper_1
TRACE::2024-10-08.17:34:13::SCWReader::Active system found as  design_3
TRACE::2024-10-08.17:34:13::SCWReader::Handling sysconfig design_3
TRACE::2024-10-08.17:34:13::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-08.17:34:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-08.17:34:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-08.17:34:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-08.17:34:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-08.17:34:13::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-08.17:34:13::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-08.17:34:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-08.17:34:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-08.17:34:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-08.17:34:13::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-08.17:34:13::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-08.17:34:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-08.17:34:13::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-08.17:34:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-08.17:34:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-08.17:34:13::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-08.17:34:13::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-08.17:34:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-08.17:34:13::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-08.17:34:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-08.17:34:13::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-08.17:34:13::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-08.17:34:13::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-08.17:34:13::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-08.17:34:13::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-08.17:34:13::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-08.17:34:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-08.17:34:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-08.17:34:13::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-08.17:34:13::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-08.17:34:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-08.17:34:13::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-08.17:34:13::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-08.17:34:13::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-08.17:34:13::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2024-10-08.17:34:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-08.17:34:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-08.17:34:13::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-08.17:34:13::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-08.17:34:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-08.17:34:13::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-08.17:34:13::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-08.17:34:13::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-08.17:34:13::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2024-10-08.17:34:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-08.17:34:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-08.17:34:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-08.17:34:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-08.17:34:13::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-08.17:34:13::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-08.17:34:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-08.17:34:13::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-08.17:34:13::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-08.17:34:13::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-08.17:34:13::SCWReader::No isolation master present  
TRACE::2024-10-08.17:34:13::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-08.17:34:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-08.17:34:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-08.17:34:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-08.17:34:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-08.17:34:13::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-08.17:34:13::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-08.17:34:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-08.17:34:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-08.17:34:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-08.17:34:13::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-08.17:34:13::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-08.17:34:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-08.17:34:13::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-08.17:34:13::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-08.17:34:13::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-08.17:34:13::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-08.17:34:13::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-08.17:34:13::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-10-08.17:34:13::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-08.17:34:13::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-08.17:34:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-08.17:34:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-08.17:34:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-08.17:34:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-08.17:34:13::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-08.17:34:13::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-08.17:34:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-08.17:34:13::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-08.17:34:13::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-08.17:34:13::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-08.17:34:13::SCWReader::No isolation master present  
TRACE::2024-10-08.17:34:13::SCWBDomain::System Command Ran  C:&  cd  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl & make clean
TRACE::2024-10-08.17:34:13::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-10-08.17:34:13::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2024-10-08.17:34:14::SCWBDomain::System Command Ran  C:&  cd  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2024-10-08.17:34:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2024-10-08.17:34:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2024-10-08.17:34:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2024-10-08.17:34:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2024-10-08.17:34:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2024-10-08.17:34:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2024-10-08.17:34:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2024-10-08.17:34:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2024-10-08.17:34:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2024-10-08.17:34:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2024-10-08.17:34:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2024-10-08.17:34:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2024-10-08.17:34:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2024-10-08.17:34:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s clean 

TRACE::2024-10-08.17:34:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2024-10-08.17:34:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2024-10-08.17:34:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2024-10-08.17:34:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s clean 

TRACE::2024-10-08.17:34:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s clean 

TRACE::2024-10-08.17:34:15::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2024-10-08.17:34:15::SCWMssOS::cleaning the bsp 
TRACE::2024-10-08.17:34:15::SCWMssOS::System Command Ran  C: & cd  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2024-10-08.17:34:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2024-10-08.17:34:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2024-10-08.17:34:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2024-10-08.17:34:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2024-10-08.17:34:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2024-10-08.17:34:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2024-10-08.17:34:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2024-10-08.17:34:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2024-10-08.17:34:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2024-10-08.17:34:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2024-10-08.17:34:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2024-10-08.17:34:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2024-10-08.17:34:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2024-10-08.17:34:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2024-10-08.17:34:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s clean 

TRACE::2024-10-08.17:34:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2024-10-08.17:34:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2024-10-08.17:34:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2024-10-08.17:34:16::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2024-10-08.17:34:22::SCWPlatform::Started generating the artifacts platform design_3
TRACE::2024-10-08.17:34:22::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-08.17:34:22::SCWPlatform::Started generating the artifacts for system configuration design_3
LOG::2024-10-08.17:34:22::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-08.17:34:22::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-08.17:34:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-08.17:34:22::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-10-08.17:34:22::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:22::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:22::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:22::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-08.17:34:22::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:22::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-08.17:34:22::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-08.17:34:22::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-08.17:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-08.17:34:22::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-08.17:34:22::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-08.17:34:22::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-08.17:34:22::SCWBDomain::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-10-08.17:34:22::SCWBDomain::bsp generated is stale removing and regenerating. 
TRACE::2024-10-08.17:34:25::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2024-10-08.17:34:25::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:25::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:25::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:25::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-08.17:34:25::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:34:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-08.17:34:25::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-08.17:34:25::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-08.17:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-08.17:34:25::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-08.17:34:25::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-10-08.17:34:25::SCWMssOS::Could not open the swdb for system
KEYINFO::2024-10-08.17:34:25::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2024-10-08.17:34:25::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-08.17:34:25::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-08.17:34:25::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-08.17:34:25::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-08.17:34:25::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-08.17:34:25::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-08.17:34:25::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-08.17:34:37::SCWBDomain::removing the temporary location in _platform.
TRACE::2024-10-08.17:34:37::SCWBDomain::Makefile is Updated.
TRACE::2024-10-08.17:34:37::SCWBDomain::doing clean.
TRACE::2024-10-08.17:34:37::SCWBDomain::System Command Ran  C:&  cd  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl & make clean
TRACE::2024-10-08.17:34:37::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-10-08.17:34:37::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2024-10-08.17:34:37::SCWBDomain::System Command Ran  C:&  cd  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl & make 
TRACE::2024-10-08.17:34:38::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2024-10-08.17:34:38::SCWBDomain::make[1]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-10-08.17:34:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-10-08.17:34:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-10-08.17:34:38::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-10-08.17:34:38::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:34:38::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:38::SCWBDomain::bsrc/coresightps_dcc_v1_6/src'

TRACE::2024-10-08.17:34:38::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:38::SCWBDomain::src/coresightps_dcc_v1_6/src'

TRACE::2024-10-08.17:34:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-10-08.17:34:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-08.17:34:38::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-08.17:34:38::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:34:38::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:38::SCWBDomain::bsrc/cpu_cortexa9_v2_8/src'

TRACE::2024-10-08.17:34:38::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:38::SCWBDomain::src/cpu_cortexa9_v2_8/src'

TRACE::2024-10-08.17:34:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-10-08.17:34:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-08.17:34:38::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-08.17:34:38::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:34:38::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:38::SCWBDomain::bsrc/ddrps_v1_0/src'

TRACE::2024-10-08.17:34:38::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:38::SCWBDomain::src/ddrps_v1_0/src'

TRACE::2024-10-08.17:34:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-10-08.17:34:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-08.17:34:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-08.17:34:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:34:38::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:38::SCWBDomain::bsrc/devcfg_v3_5/src'

TRACE::2024-10-08.17:34:39::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:39::SCWBDomain::src/devcfg_v3_5/src'

TRACE::2024-10-08.17:34:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-10-08.17:34:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-08.17:34:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-08.17:34:39::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:34:39::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:39::SCWBDomain::bsrc/dmaps_v2_5/src'

TRACE::2024-10-08.17:34:39::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:39::SCWBDomain::src/dmaps_v2_5/src'

TRACE::2024-10-08.17:34:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-10-08.17:34:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-08.17:34:39::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-08.17:34:39::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:34:39::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:39::SCWBDomain::bsrc/emacps_v3_10/src'

TRACE::2024-10-08.17:34:39::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:39::SCWBDomain::src/emacps_v3_10/src'

TRACE::2024-10-08.17:34:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-10-08.17:34:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-08.17:34:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-08.17:34:39::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:34:39::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:39::SCWBDomain::bsrc/gpiops_v3_6/src'

TRACE::2024-10-08.17:34:40::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:40::SCWBDomain::src/gpiops_v3_6/src'

TRACE::2024-10-08.17:34:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2024-10-08.17:34:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-08.17:34:40::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-08.17:34:40::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:34:40::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:40::SCWBDomain::bsrc/gpio_v4_5/src'

TRACE::2024-10-08.17:34:40::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:40::SCWBDomain::src/gpio_v4_5/src'

TRACE::2024-10-08.17:34:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-10-08.17:34:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-08.17:34:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-08.17:34:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:34:40::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:40::SCWBDomain::bsrc/qspips_v3_6/src'

TRACE::2024-10-08.17:34:40::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:40::SCWBDomain::src/qspips_v3_6/src'

TRACE::2024-10-08.17:34:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-10-08.17:34:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-08.17:34:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-08.17:34:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:34:41::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:41::SCWBDomain::bsrc/scugic_v4_1/src'

TRACE::2024-10-08.17:34:41::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:41::SCWBDomain::src/scugic_v4_1/src'

TRACE::2024-10-08.17:34:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-10-08.17:34:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-08.17:34:41::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-08.17:34:41::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:34:41::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:41::SCWBDomain::bsrc/scutimer_v2_1/src'

TRACE::2024-10-08.17:34:41::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:41::SCWBDomain::src/scutimer_v2_1/src'

TRACE::2024-10-08.17:34:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-10-08.17:34:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-08.17:34:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-08.17:34:41::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:34:41::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:41::SCWBDomain::bsrc/scuwdt_v2_1/src'

TRACE::2024-10-08.17:34:41::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:41::SCWBDomain::src/scuwdt_v2_1/src'

TRACE::2024-10-08.17:34:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-10-08.17:34:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-08.17:34:42::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-08.17:34:42::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:34:42::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:42::SCWBDomain::bsrc/sdps_v3_8/src'

TRACE::2024-10-08.17:34:42::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:42::SCWBDomain::src/sdps_v3_8/src'

TRACE::2024-10-08.17:34:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-10-08.17:34:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-08.17:34:42::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-08.17:34:42::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:34:42::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:42::SCWBDomain::bsrc/standalone_v7_1/src'

TRACE::2024-10-08.17:34:43::SCWBDomain::make[3]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:43::SCWBDomain::bsrc/standalone_v7_1/src/profile'

TRACE::2024-10-08.17:34:43::SCWBDomain::make[3]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:43::SCWBDomain::src/standalone_v7_1/src/profile'

TRACE::2024-10-08.17:34:43::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:43::SCWBDomain::src/standalone_v7_1/src'

TRACE::2024-10-08.17:34:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-10-08.17:34:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-08.17:34:43::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-08.17:34:43::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:34:43::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:43::SCWBDomain::bsrc/ttcps_v3_10/src'

TRACE::2024-10-08.17:34:43::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:43::SCWBDomain::src/ttcps_v3_10/src'

TRACE::2024-10-08.17:34:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-10-08.17:34:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-08.17:34:43::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-08.17:34:43::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:34:43::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:43::SCWBDomain::bsrc/uartps_v3_8/src'

TRACE::2024-10-08.17:34:43::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:43::SCWBDomain::src/uartps_v3_8/src'

TRACE::2024-10-08.17:34:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-10-08.17:34:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-08.17:34:43::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-08.17:34:43::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:34:44::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:44::SCWBDomain::bsrc/usbps_v2_4/src'

TRACE::2024-10-08.17:34:44::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:44::SCWBDomain::src/usbps_v2_4/src'

TRACE::2024-10-08.17:34:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-10-08.17:34:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-08.17:34:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-08.17:34:44::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:34:44::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:44::SCWBDomain::bsrc/xadcps_v2_3/src'

TRACE::2024-10-08.17:34:44::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:44::SCWBDomain::src/xadcps_v2_3/src'

TRACE::2024-10-08.17:34:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2024-10-08.17:34:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-08.17:34:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-08.17:34:44::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:34:44::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:44::SCWBDomain::bsrc/xilffs_v4_2/src'

TRACE::2024-10-08.17:34:44::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:44::SCWBDomain::src/xilffs_v4_2/src'

TRACE::2024-10-08.17:34:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2024-10-08.17:34:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-08.17:34:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-08.17:34:44::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:34:44::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:44::SCWBDomain::bsrc/xilrsa_v1_5/src'

TRACE::2024-10-08.17:34:44::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:44::SCWBDomain::src/xilrsa_v1_5/src'

TRACE::2024-10-08.17:34:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-10-08.17:34:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-08.17:34:45::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-08.17:34:45::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:34:45::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:45::SCWBDomain::bsrc/coresightps_dcc_v1_6/src'

TRACE::2024-10-08.17:34:45::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2024-10-08.17:34:45::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:45::SCWBDomain::src/coresightps_dcc_v1_6/src'

TRACE::2024-10-08.17:34:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-10-08.17:34:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-08.17:34:45::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-08.17:34:45::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:34:45::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:45::SCWBDomain::bsrc/cpu_cortexa9_v2_8/src'

TRACE::2024-10-08.17:34:45::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2024-10-08.17:34:45::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:45::SCWBDomain::src/cpu_cortexa9_v2_8/src'

TRACE::2024-10-08.17:34:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-10-08.17:34:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-08.17:34:45::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-08.17:34:45::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-10-08.17:34:45::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:45::SCWBDomain::bsrc/ddrps_v1_0/src'

TRACE::2024-10-08.17:34:46::SCWBDomain::"Compiling ddrps"

TRACE::2024-10-08.17:34:46::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:46::SCWBDomain::src/ddrps_v1_0/src'

TRACE::2024-10-08.17:34:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-10-08.17:34:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-08.17:34:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-08.17:34:46::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-08.17:34:46::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:46::SCWBDomain::bsrc/devcfg_v3_5/src'

TRACE::2024-10-08.17:34:46::SCWBDomain::"Compiling devcfg"

TRACE::2024-10-08.17:34:48::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:48::SCWBDomain::src/devcfg_v3_5/src'

TRACE::2024-10-08.17:34:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-10-08.17:34:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-08.17:34:48::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-08.17:34:48::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-10-08.17:34:48::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:48::SCWBDomain::bsrc/dmaps_v2_5/src'

TRACE::2024-10-08.17:34:48::SCWBDomain::"Compiling dmaps"

TRACE::2024-10-08.17:34:50::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:50::SCWBDomain::src/dmaps_v2_5/src'

TRACE::2024-10-08.17:34:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-10-08.17:34:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-08.17:34:50::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-08.17:34:50::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:34:50::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:50::SCWBDomain::bsrc/emacps_v3_10/src'

TRACE::2024-10-08.17:34:50::SCWBDomain::"Compiling emacps"

TRACE::2024-10-08.17:34:52::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:52::SCWBDomain::src/emacps_v3_10/src'

TRACE::2024-10-08.17:34:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-10-08.17:34:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-08.17:34:52::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-08.17:34:52::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-08.17:34:52::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:52::SCWBDomain::bsrc/gpiops_v3_6/src'

TRACE::2024-10-08.17:34:52::SCWBDomain::"Compiling gpiops"

TRACE::2024-10-08.17:34:54::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:54::SCWBDomain::src/gpiops_v3_6/src'

TRACE::2024-10-08.17:34:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2024-10-08.17:34:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-10-08.17:34:54::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-10-08.17:34:54::SCWBDomain::les -g -Wall -Wextra"

TRACE::2024-10-08.17:34:54::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:54::SCWBDomain::bsrc/gpio_v4_5/src'

TRACE::2024-10-08.17:34:54::SCWBDomain::"Compiling gpio"

TRACE::2024-10-08.17:34:55::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:55::SCWBDomain::src/gpio_v4_5/src'

TRACE::2024-10-08.17:34:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-10-08.17:34:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-08.17:34:55::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-08.17:34:55::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-08.17:34:55::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:55::SCWBDomain::bsrc/qspips_v3_6/src'

TRACE::2024-10-08.17:34:55::SCWBDomain::"Compiling qspips"

TRACE::2024-10-08.17:34:57::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:57::SCWBDomain::src/qspips_v3_6/src'

TRACE::2024-10-08.17:34:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-10-08.17:34:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-08.17:34:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-08.17:34:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-08.17:34:57::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:57::SCWBDomain::bsrc/scugic_v4_1/src'

TRACE::2024-10-08.17:34:57::SCWBDomain::"Compiling scugic"

TRACE::2024-10-08.17:34:58::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:58::SCWBDomain::src/scugic_v4_1/src'

TRACE::2024-10-08.17:34:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-10-08.17:34:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-08.17:34:58::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-08.17:34:58::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:34:58::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:58::SCWBDomain::bsrc/scutimer_v2_1/src'

TRACE::2024-10-08.17:34:59::SCWBDomain::"Compiling scutimer"

TRACE::2024-10-08.17:34:59::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:34:59::SCWBDomain::src/scutimer_v2_1/src'

TRACE::2024-10-08.17:34:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-10-08.17:34:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-08.17:34:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-08.17:34:59::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-08.17:34:59::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:34:59::SCWBDomain::bsrc/scuwdt_v2_1/src'

TRACE::2024-10-08.17:34:59::SCWBDomain::"Compiling scuwdt"

TRACE::2024-10-08.17:35:00::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:35:00::SCWBDomain::src/scuwdt_v2_1/src'

TRACE::2024-10-08.17:35:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-10-08.17:35:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-10-08.17:35:00::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-10-08.17:35:00::SCWBDomain::les -g -Wall -Wextra"

TRACE::2024-10-08.17:35:00::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:35:00::SCWBDomain::bsrc/sdps_v3_8/src'

TRACE::2024-10-08.17:35:00::SCWBDomain::"Compiling sdps"

TRACE::2024-10-08.17:35:02::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:35:02::SCWBDomain::src/sdps_v3_8/src'

TRACE::2024-10-08.17:35:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-10-08.17:35:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-08.17:35:02::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-08.17:35:02::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:02::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:35:02::SCWBDomain::bsrc/standalone_v7_1/src'

TRACE::2024-10-08.17:35:02::SCWBDomain::"Compiling standalone"

TRACE::2024-10-08.17:35:08::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:35:08::SCWBDomain::src/standalone_v7_1/src'

TRACE::2024-10-08.17:35:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-10-08.17:35:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-08.17:35:08::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-08.17:35:08::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-08.17:35:08::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:35:08::SCWBDomain::bsrc/ttcps_v3_10/src'

TRACE::2024-10-08.17:35:08::SCWBDomain::"Compiling ttcps"

TRACE::2024-10-08.17:35:09::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:35:09::SCWBDomain::src/ttcps_v3_10/src'

TRACE::2024-10-08.17:35:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-10-08.17:35:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-08.17:35:09::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-08.17:35:09::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-08.17:35:09::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:35:09::SCWBDomain::bsrc/uartps_v3_8/src'

TRACE::2024-10-08.17:35:09::SCWBDomain::"Compiling uartps"

TRACE::2024-10-08.17:35:11::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:35:11::SCWBDomain::src/uartps_v3_8/src'

TRACE::2024-10-08.17:35:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-10-08.17:35:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-08.17:35:11::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-08.17:35:11::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:11::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:35:11::SCWBDomain::bsrc/usbps_v2_4/src'

TRACE::2024-10-08.17:35:11::SCWBDomain::"Compiling usbps"

TRACE::2024-10-08.17:35:13::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:35:13::SCWBDomain::src/usbps_v2_4/src'

TRACE::2024-10-08.17:35:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-10-08.17:35:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-08.17:35:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-08.17:35:13::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-08.17:35:13::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:35:13::SCWBDomain::bsrc/xadcps_v2_3/src'

TRACE::2024-10-08.17:35:13::SCWBDomain::"Compiling xadcps"

TRACE::2024-10-08.17:35:14::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:35:14::SCWBDomain::src/xadcps_v2_3/src'

TRACE::2024-10-08.17:35:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2024-10-08.17:35:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-08.17:35:15::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-08.17:35:15::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-08.17:35:15::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:35:15::SCWBDomain::bsrc/xilffs_v4_2/src'

TRACE::2024-10-08.17:35:15::SCWBDomain::"Compiling XilFFs Library"

TRACE::2024-10-08.17:35:17::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:35:17::SCWBDomain::src/xilffs_v4_2/src'

TRACE::2024-10-08.17:35:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2024-10-08.17:35:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-08.17:35:17::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-08.17:35:17::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-08.17:35:17::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-08.17:35:17::SCWBDomain::bsrc/xilrsa_v1_5/src'

TRACE::2024-10-08.17:35:17::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-08.17:35:17::SCWBDomain::src/xilrsa_v1_5/src'

TRACE::2024-10-08.17:35:17::SCWBDomain::'Finished building libraries'

TRACE::2024-10-08.17:35:17::SCWBDomain::make[1]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-10-08.17:35:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2024-10-08.17:35:17::SCWBDomain::include -I.

TRACE::2024-10-08.17:35:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-10-08.17:35:17::SCWBDomain::9_0/include -I.

TRACE::2024-10-08.17:35:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2024-10-08.17:35:17::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2024-10-08.17:35:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2024-10-08.17:35:18::SCWBDomain::0/include -I.

TRACE::2024-10-08.17:35:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2024-10-08.17:35:18::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2024-10-08.17:35:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-10-08.17:35:18::SCWBDomain::9_0/include -I.

TRACE::2024-10-08.17:35:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2024-10-08.17:35:18::SCWBDomain::0/include -I.

TRACE::2024-10-08.17:35:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2024-10-08.17:35:18::SCWBDomain::0/include -I.

TRACE::2024-10-08.17:35:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-10-08.17:35:18::SCWBDomain::9_0/include -I.

TRACE::2024-10-08.17:35:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2024-10-08.17:35:19::SCWBDomain::_cortexa9_0/include -I.

TRACE::2024-10-08.17:35:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-10-08.17:35:19::SCWBDomain::9_0/include -I.

TRACE::2024-10-08.17:35:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2024-10-08.17:35:19::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-10-08.17:35:19::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2024-10-08.17:35:19::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2024-10-08.17:35:19::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2024-10-08.17:35:19::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                         -Wl,--gc-se
TRACE::2024-10-08.17:35:19::SCWBDomain::ctions -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-10-08.17:35:19::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-08.17:35:19::SCWSystem::Not a boot domain 
LOG::2024-10-08.17:35:19::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-08.17:35:19::SCWDomain::Generating domain artifcats
TRACE::2024-10-08.17:35:19::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-08.17:35:19::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/export/design_3/sw/design_3/qemu/
TRACE::2024-10-08.17:35:19::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/export/design_3/sw/design_3/standalone_domain/qemu/
TRACE::2024-10-08.17:35:19::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-08.17:35:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:35:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:35:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:35:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-08.17:35:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:35:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-08.17:35:19::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-08.17:35:19::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-08.17:35:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-08.17:35:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-08.17:35:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-08.17:35:19::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-08.17:35:19::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-10-08.17:35:19::SCWMssOS::Mss edits present, copying mssfile into export location C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-08.17:35:19::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-08.17:35:19::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-08.17:35:19::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-10-08.17:35:19::SCWMssOS::doing bsp build ... 
TRACE::2024-10-08.17:35:19::SCWMssOS::System Command Ran  C: & cd  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2024-10-08.17:35:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-10-08.17:35:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-10-08.17:35:19::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-10-08.17:35:19::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-10-08.17:35:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-08.17:35:19::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-08.17:35:19::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-10-08.17:35:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-08.17:35:19::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-08.17:35:19::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-10-08.17:35:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-08.17:35:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-08.17:35:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-10-08.17:35:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-08.17:35:20::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-08.17:35:20::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-10-08.17:35:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-08.17:35:20::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-08.17:35:20::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-10-08.17:35:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-08.17:35:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-08.17:35:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2024-10-08.17:35:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-08.17:35:20::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-08.17:35:20::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-10-08.17:35:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-08.17:35:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-08.17:35:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-10-08.17:35:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-08.17:35:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-08.17:35:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-10-08.17:35:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-08.17:35:21::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-08.17:35:21::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-10-08.17:35:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-08.17:35:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-08.17:35:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-10-08.17:35:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-08.17:35:21::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-08.17:35:21::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-10-08.17:35:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-08.17:35:21::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-08.17:35:21::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-10-08.17:35:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-08.17:35:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-08.17:35:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-10-08.17:35:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-08.17:35:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-08.17:35:23::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-10-08.17:35:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-08.17:35:23::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-08.17:35:23::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-10-08.17:35:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-08.17:35:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-08.17:35:23::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-10-08.17:35:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-08.17:35:23::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-08.17:35:23::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:23::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2024-10-08.17:35:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-10-08.17:35:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-08.17:35:23::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-08.17:35:23::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:23::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2024-10-08.17:35:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-10-08.17:35:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-08.17:35:24::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-08.17:35:24::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:24::SCWMssOS::"Compiling ddrps"

TRACE::2024-10-08.17:35:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-10-08.17:35:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-08.17:35:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-08.17:35:24::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-08.17:35:24::SCWMssOS::"Compiling devcfg"

TRACE::2024-10-08.17:35:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-10-08.17:35:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-08.17:35:25::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-08.17:35:25::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:25::SCWMssOS::"Compiling dmaps"

TRACE::2024-10-08.17:35:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-10-08.17:35:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-08.17:35:27::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-08.17:35:27::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:27::SCWMssOS::"Compiling emacps"

TRACE::2024-10-08.17:35:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-10-08.17:35:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-08.17:35:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-08.17:35:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-08.17:35:29::SCWMssOS::"Compiling gpiops"

TRACE::2024-10-08.17:35:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2024-10-08.17:35:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-10-08.17:35:31::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-10-08.17:35:31::SCWMssOS::les -g -Wall -Wextra"

TRACE::2024-10-08.17:35:31::SCWMssOS::"Compiling gpio"

TRACE::2024-10-08.17:35:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-10-08.17:35:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-08.17:35:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-08.17:35:32::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-08.17:35:32::SCWMssOS::"Compiling qspips"

TRACE::2024-10-08.17:35:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-10-08.17:35:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-08.17:35:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-08.17:35:34::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-08.17:35:34::SCWMssOS::"Compiling scugic"

TRACE::2024-10-08.17:35:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-10-08.17:35:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-08.17:35:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-08.17:35:36::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:36::SCWMssOS::"Compiling scutimer"

TRACE::2024-10-08.17:35:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-10-08.17:35:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-08.17:35:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-08.17:35:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-08.17:35:37::SCWMssOS::"Compiling scuwdt"

TRACE::2024-10-08.17:35:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-10-08.17:35:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-10-08.17:35:37::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-10-08.17:35:37::SCWMssOS::les -g -Wall -Wextra"

TRACE::2024-10-08.17:35:37::SCWMssOS::"Compiling sdps"

TRACE::2024-10-08.17:35:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-10-08.17:35:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-08.17:35:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-08.17:35:39::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:39::SCWMssOS::"Compiling standalone"

TRACE::2024-10-08.17:35:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-10-08.17:35:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-08.17:35:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-08.17:35:46::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-08.17:35:46::SCWMssOS::"Compiling ttcps"

TRACE::2024-10-08.17:35:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-10-08.17:35:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-08.17:35:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-08.17:35:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-08.17:35:47::SCWMssOS::"Compiling uartps"

TRACE::2024-10-08.17:35:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-10-08.17:35:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-08.17:35:49::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-08.17:35:49::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-08.17:35:49::SCWMssOS::"Compiling usbps"

TRACE::2024-10-08.17:35:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-10-08.17:35:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-08.17:35:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-08.17:35:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-08.17:35:51::SCWMssOS::"Compiling xadcps"

TRACE::2024-10-08.17:35:54::SCWMssOS::'Finished building libraries'

TRACE::2024-10-08.17:35:54::SCWMssOS::Copying to export directory.
TRACE::2024-10-08.17:35:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-08.17:35:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-08.17:35:54::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-08.17:35:54::SCWSystem::Completed Processing the sysconfig design_3
LOG::2024-10-08.17:35:54::SCWPlatform::Completed generating the artifacts for system configuration design_3
TRACE::2024-10-08.17:35:54::SCWPlatform::Started preparing the platform 
TRACE::2024-10-08.17:35:54::SCWSystem::Writing the bif file for system config design_3
TRACE::2024-10-08.17:35:54::SCWSystem::dir created 
TRACE::2024-10-08.17:35:54::SCWSystem::Writing the bif 
TRACE::2024-10-08.17:35:54::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-08.17:35:54::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-08.17:35:54::SCWPlatform::Completed generating the platform
TRACE::2024-10-08.17:35:54::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:35:54::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:35:54::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:35:54::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-08.17:35:54::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:35:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-08.17:35:54::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-08.17:35:54::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-08.17:35:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-08.17:35:54::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-08.17:35:54::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-08.17:35:54::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-08.17:35:54::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:35:54::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:35:54::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:35:54::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-08.17:35:54::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:35:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-08.17:35:54::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-08.17:35:54::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-08.17:35:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-08.17:35:54::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-08.17:35:54::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-08.17:35:54::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-08.17:35:54::SCWWriter::formatted JSON is {
	"platformName":	"design_3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_3",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_3",
	"systems":	[{
			"systemName":	"design_3",
			"systemDesc":	"design_3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d7bb9610af2ab28d9b6998131ea1a997",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"96e4a427b0b3b4dc937585934b6a5c34",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-08.17:35:54::SCWPlatform::updated the xpfm file.
TRACE::2024-10-08.17:35:54::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:35:54::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:35:54::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:35:54::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw
TRACE::2024-10-08.17:35:54::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/hw/design_3_wrapper.xsa
TRACE::2024-10-08.17:35:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-08.17:35:54::SCWPlatform::Trying to set the existing hwdb with name design_3_wrapper_1
TRACE::2024-10-08.17:35:54::SCWPlatform::Opened existing hwdb design_3_wrapper_1
TRACE::2024-10-08.17:35:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-08.17:35:54::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-08.17:35:54::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-08.17:35:54::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
