var namespacecl_1_1sycl_1_1ext_1_1intel =
[
    [ "detail", "namespacecl_1_1sycl_1_1ext_1_1intel_1_1detail.html", "namespacecl_1_1sycl_1_1ext_1_1intel_1_1detail" ],
    [ "esimd", "namespacecl_1_1sycl_1_1ext_1_1intel_1_1esimd.html", null ],
    [ "experimental", "namespacecl_1_1sycl_1_1ext_1_1intel_1_1experimental.html", "namespacecl_1_1sycl_1_1ext_1_1intel_1_1experimental" ],
    [ "property", "namespacecl_1_1sycl_1_1ext_1_1intel_1_1property.html", "namespacecl_1_1sycl_1_1ext_1_1intel_1_1property" ],
    [ "_GetValue", "structcl_1_1sycl_1_1ext_1_1intel_1_1__GetValue.html", "structcl_1_1sycl_1_1ext_1_1intel_1_1__GetValue" ],
    [ "_GetValue< _Type, _T1, _T... >", "structcl_1_1sycl_1_1ext_1_1intel_1_1__GetValue_3_01__Type_00_01__T1_00_01__T_8_8_8_01_4.html", "structcl_1_1sycl_1_1ext_1_1intel_1_1__GetValue_3_01__Type_00_01__T1_00_01__T_8_8_8_01_4" ],
    [ "_MatchType", "structcl_1_1sycl_1_1ext_1_1intel_1_1__MatchType.html", null ],
    [ "burst_coalesce_impl", "structcl_1_1sycl_1_1ext_1_1intel_1_1burst__coalesce__impl.html", "structcl_1_1sycl_1_1ext_1_1intel_1_1burst__coalesce__impl" ],
    [ "cache", "structcl_1_1sycl_1_1ext_1_1intel_1_1cache.html", "structcl_1_1sycl_1_1ext_1_1intel_1_1cache" ],
    [ "fpga_emulator_selector", "classcl_1_1sycl_1_1ext_1_1intel_1_1fpga__emulator__selector.html", "classcl_1_1sycl_1_1ext_1_1intel_1_1fpga__emulator__selector" ],
    [ "fpga_selector", "classcl_1_1sycl_1_1ext_1_1intel_1_1fpga__selector.html", "classcl_1_1sycl_1_1ext_1_1intel_1_1fpga__selector" ],
    [ "kernel_readable_io_pipe", "classcl_1_1sycl_1_1ext_1_1intel_1_1kernel__readable__io__pipe.html", "classcl_1_1sycl_1_1ext_1_1intel_1_1kernel__readable__io__pipe" ],
    [ "kernel_writeable_io_pipe", "classcl_1_1sycl_1_1ext_1_1intel_1_1kernel__writeable__io__pipe.html", "classcl_1_1sycl_1_1ext_1_1intel_1_1kernel__writeable__io__pipe" ],
    [ "lsu", "classcl_1_1sycl_1_1ext_1_1intel_1_1lsu.html", "classcl_1_1sycl_1_1ext_1_1intel_1_1lsu" ],
    [ "pipe", "classcl_1_1sycl_1_1ext_1_1intel_1_1pipe.html", "classcl_1_1sycl_1_1ext_1_1intel_1_1pipe" ],
    [ "platform_selector", "classcl_1_1sycl_1_1ext_1_1intel_1_1platform__selector.html", "classcl_1_1sycl_1_1ext_1_1intel_1_1platform__selector" ],
    [ "prefetch_impl", "structcl_1_1sycl_1_1ext_1_1intel_1_1prefetch__impl.html", "structcl_1_1sycl_1_1ext_1_1intel_1_1prefetch__impl" ],
    [ "statically_coalesce_impl", "structcl_1_1sycl_1_1ext_1_1intel_1_1statically__coalesce__impl.html", "structcl_1_1sycl_1_1ext_1_1intel_1_1statically__coalesce__impl" ]
];