INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_2/sim/design_1_axi_vip_0_2_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_2/sim/design_1_axi_vip_0_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ip/design_1_axi_vip_1_0/sim/design_1_axi_vip_1_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ip/design_1_axi_vip_1_0/sim/design_1_axi_vip_1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ip/design_1_axi_vip_2_0/sim/design_1_axi_vip_2_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ip/design_1_axi_vip_2_0/sim/design_1_axi_vip_2_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/2fa9/hdl/porttoportmapping_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module porttoportmapping_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ip/design_1_porttoportmapping_v1_0_0_0/sim/design_1_porttoportmapping_v1_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_porttoportmapping_v1_0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/85f9/hdl/AXI_PerfectTranslator_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_PerfectTranslator_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/85f9/hdl/AXI_PerfectTranslator_v1_0_S00_AXI.v:669]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/85f9/hdl/AXI_PerfectTranslator_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_PerfectTranslator_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/85f9/hdl/AXI_PerfectTranslator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_PerfectTranslator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ip/design_1_AXI_PerfectTranslator_0_0/sim/design_1_AXI_PerfectTranslator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_AXI_PerfectTranslator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sim_1/new/TB_MemorEDF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_MemorEDF
