

================================================================
== Vitis HLS Report for 'gemm_Pipeline_5'
================================================================
* Date:           Thu Nov 30 17:26:33 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        6_outer_zcu104
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       64|       64|         2|          1|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      29|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     387|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      42|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      42|     461|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_83_32_1_1_U341  |mux_83_32_1_1  |        0|   0|  0|  43|    0|
    |mux_83_32_1_1_U342  |mux_83_32_1_1  |        0|   0|  0|  43|    0|
    |mux_83_32_1_1_U343  |mux_83_32_1_1  |        0|   0|  0|  43|    0|
    |mux_83_32_1_1_U344  |mux_83_32_1_1  |        0|   0|  0|  43|    0|
    |mux_83_32_1_1_U345  |mux_83_32_1_1  |        0|   0|  0|  43|    0|
    |mux_83_32_1_1_U346  |mux_83_32_1_1  |        0|   0|  0|  43|    0|
    |mux_83_32_1_1_U347  |mux_83_32_1_1  |        0|   0|  0|  43|    0|
    |mux_83_32_1_1_U348  |mux_83_32_1_1  |        0|   0|  0|  43|    0|
    |mux_83_32_1_1_U349  |mux_83_32_1_1  |        0|   0|  0|  43|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0| 387|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_23_fu_610_p2         |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |exitcond5_fu_604_p2        |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  29|          16|          12|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_load  |   9|          2|    7|         14|
    |c_port_blk_n_W                    |   9|          2|    1|          2|
    |loop_index_fu_184                 |   9|          2|    7|         14|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  45|         10|   17|         34|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |loop_index_fu_184        |   7|   0|    7|          0|
    |tmp_6_reg_852            |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  42|   0|   42|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|    gemm_Pipeline_5|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|    gemm_Pipeline_5|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|    gemm_Pipeline_5|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|    gemm_Pipeline_5|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|    gemm_Pipeline_5|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|    gemm_Pipeline_5|  return value|
|m_axi_c_port_AWVALID   |  out|    1|       m_axi|             c_port|       pointer|
|m_axi_c_port_AWREADY   |   in|    1|       m_axi|             c_port|       pointer|
|m_axi_c_port_AWADDR    |  out|   64|       m_axi|             c_port|       pointer|
|m_axi_c_port_AWID      |  out|    1|       m_axi|             c_port|       pointer|
|m_axi_c_port_AWLEN     |  out|   32|       m_axi|             c_port|       pointer|
|m_axi_c_port_AWSIZE    |  out|    3|       m_axi|             c_port|       pointer|
|m_axi_c_port_AWBURST   |  out|    2|       m_axi|             c_port|       pointer|
|m_axi_c_port_AWLOCK    |  out|    2|       m_axi|             c_port|       pointer|
|m_axi_c_port_AWCACHE   |  out|    4|       m_axi|             c_port|       pointer|
|m_axi_c_port_AWPROT    |  out|    3|       m_axi|             c_port|       pointer|
|m_axi_c_port_AWQOS     |  out|    4|       m_axi|             c_port|       pointer|
|m_axi_c_port_AWREGION  |  out|    4|       m_axi|             c_port|       pointer|
|m_axi_c_port_AWUSER    |  out|    1|       m_axi|             c_port|       pointer|
|m_axi_c_port_WVALID    |  out|    1|       m_axi|             c_port|       pointer|
|m_axi_c_port_WREADY    |   in|    1|       m_axi|             c_port|       pointer|
|m_axi_c_port_WDATA     |  out|   32|       m_axi|             c_port|       pointer|
|m_axi_c_port_WSTRB     |  out|    4|       m_axi|             c_port|       pointer|
|m_axi_c_port_WLAST     |  out|    1|       m_axi|             c_port|       pointer|
|m_axi_c_port_WID       |  out|    1|       m_axi|             c_port|       pointer|
|m_axi_c_port_WUSER     |  out|    1|       m_axi|             c_port|       pointer|
|m_axi_c_port_ARVALID   |  out|    1|       m_axi|             c_port|       pointer|
|m_axi_c_port_ARREADY   |   in|    1|       m_axi|             c_port|       pointer|
|m_axi_c_port_ARADDR    |  out|   64|       m_axi|             c_port|       pointer|
|m_axi_c_port_ARID      |  out|    1|       m_axi|             c_port|       pointer|
|m_axi_c_port_ARLEN     |  out|   32|       m_axi|             c_port|       pointer|
|m_axi_c_port_ARSIZE    |  out|    3|       m_axi|             c_port|       pointer|
|m_axi_c_port_ARBURST   |  out|    2|       m_axi|             c_port|       pointer|
|m_axi_c_port_ARLOCK    |  out|    2|       m_axi|             c_port|       pointer|
|m_axi_c_port_ARCACHE   |  out|    4|       m_axi|             c_port|       pointer|
|m_axi_c_port_ARPROT    |  out|    3|       m_axi|             c_port|       pointer|
|m_axi_c_port_ARQOS     |  out|    4|       m_axi|             c_port|       pointer|
|m_axi_c_port_ARREGION  |  out|    4|       m_axi|             c_port|       pointer|
|m_axi_c_port_ARUSER    |  out|    1|       m_axi|             c_port|       pointer|
|m_axi_c_port_RVALID    |   in|    1|       m_axi|             c_port|       pointer|
|m_axi_c_port_RREADY    |  out|    1|       m_axi|             c_port|       pointer|
|m_axi_c_port_RDATA     |   in|   32|       m_axi|             c_port|       pointer|
|m_axi_c_port_RLAST     |   in|    1|       m_axi|             c_port|       pointer|
|m_axi_c_port_RID       |   in|    1|       m_axi|             c_port|       pointer|
|m_axi_c_port_RFIFONUM  |   in|    9|       m_axi|             c_port|       pointer|
|m_axi_c_port_RUSER     |   in|    1|       m_axi|             c_port|       pointer|
|m_axi_c_port_RRESP     |   in|    2|       m_axi|             c_port|       pointer|
|m_axi_c_port_BVALID    |   in|    1|       m_axi|             c_port|       pointer|
|m_axi_c_port_BREADY    |  out|    1|       m_axi|             c_port|       pointer|
|m_axi_c_port_BRESP     |   in|    2|       m_axi|             c_port|       pointer|
|m_axi_c_port_BID       |   in|    1|       m_axi|             c_port|       pointer|
|m_axi_c_port_BUSER     |   in|    1|       m_axi|             c_port|       pointer|
|sext_ln62              |   in|   62|     ap_none|          sext_ln62|        scalar|
|p_reload               |   in|   32|     ap_none|           p_reload|        scalar|
|add_12254_reload       |   in|   32|     ap_none|   add_12254_reload|        scalar|
|add_22755_reload       |   in|   32|     ap_none|   add_22755_reload|        scalar|
|add_33256_reload       |   in|   32|     ap_none|   add_33256_reload|        scalar|
|add_43757_reload       |   in|   32|     ap_none|   add_43757_reload|        scalar|
|add_54258_reload       |   in|   32|     ap_none|   add_54258_reload|        scalar|
|add_64759_reload       |   in|   32|     ap_none|   add_64759_reload|        scalar|
|add_75260_reload       |   in|   32|     ap_none|   add_75260_reload|        scalar|
|add_161_reload         |   in|   32|     ap_none|     add_161_reload|        scalar|
|add_1_162_reload       |   in|   32|     ap_none|   add_1_162_reload|        scalar|
|add_1_263_reload       |   in|   32|     ap_none|   add_1_263_reload|        scalar|
|add_1_364_reload       |   in|   32|     ap_none|   add_1_364_reload|        scalar|
|add_1_465_reload       |   in|   32|     ap_none|   add_1_465_reload|        scalar|
|add_1_566_reload       |   in|   32|     ap_none|   add_1_566_reload|        scalar|
|add_1_667_reload       |   in|   32|     ap_none|   add_1_667_reload|        scalar|
|add_1_768_reload       |   in|   32|     ap_none|   add_1_768_reload|        scalar|
|add_269_reload         |   in|   32|     ap_none|     add_269_reload|        scalar|
|add_2_170_reload       |   in|   32|     ap_none|   add_2_170_reload|        scalar|
|add_2_271_reload       |   in|   32|     ap_none|   add_2_271_reload|        scalar|
|add_2_372_reload       |   in|   32|     ap_none|   add_2_372_reload|        scalar|
|add_2_473_reload       |   in|   32|     ap_none|   add_2_473_reload|        scalar|
|add_2_574_reload       |   in|   32|     ap_none|   add_2_574_reload|        scalar|
|add_2_675_reload       |   in|   32|     ap_none|   add_2_675_reload|        scalar|
|add_2_776_reload       |   in|   32|     ap_none|   add_2_776_reload|        scalar|
|add_377_reload         |   in|   32|     ap_none|     add_377_reload|        scalar|
|add_3_178_reload       |   in|   32|     ap_none|   add_3_178_reload|        scalar|
|add_3_279_reload       |   in|   32|     ap_none|   add_3_279_reload|        scalar|
|add_3_380_reload       |   in|   32|     ap_none|   add_3_380_reload|        scalar|
|add_3_481_reload       |   in|   32|     ap_none|   add_3_481_reload|        scalar|
|add_3_582_reload       |   in|   32|     ap_none|   add_3_582_reload|        scalar|
|add_3_683_reload       |   in|   32|     ap_none|   add_3_683_reload|        scalar|
|add_3_784_reload       |   in|   32|     ap_none|   add_3_784_reload|        scalar|
|add_485_reload         |   in|   32|     ap_none|     add_485_reload|        scalar|
|add_4_186_reload       |   in|   32|     ap_none|   add_4_186_reload|        scalar|
|add_4_287_reload       |   in|   32|     ap_none|   add_4_287_reload|        scalar|
|add_4_388_reload       |   in|   32|     ap_none|   add_4_388_reload|        scalar|
|add_4_489_reload       |   in|   32|     ap_none|   add_4_489_reload|        scalar|
|add_4_590_reload       |   in|   32|     ap_none|   add_4_590_reload|        scalar|
|add_4_691_reload       |   in|   32|     ap_none|   add_4_691_reload|        scalar|
|add_4_792_reload       |   in|   32|     ap_none|   add_4_792_reload|        scalar|
|add_593_reload         |   in|   32|     ap_none|     add_593_reload|        scalar|
|add_5_194_reload       |   in|   32|     ap_none|   add_5_194_reload|        scalar|
|add_5_295_reload       |   in|   32|     ap_none|   add_5_295_reload|        scalar|
|add_5_396_reload       |   in|   32|     ap_none|   add_5_396_reload|        scalar|
|add_5_497_reload       |   in|   32|     ap_none|   add_5_497_reload|        scalar|
|add_5_598_reload       |   in|   32|     ap_none|   add_5_598_reload|        scalar|
|add_5_699_reload       |   in|   32|     ap_none|   add_5_699_reload|        scalar|
|add_5_7100_reload      |   in|   32|     ap_none|  add_5_7100_reload|        scalar|
|add_6101_reload        |   in|   32|     ap_none|    add_6101_reload|        scalar|
|add_6_1102_reload      |   in|   32|     ap_none|  add_6_1102_reload|        scalar|
|add_6_2103_reload      |   in|   32|     ap_none|  add_6_2103_reload|        scalar|
|add_6_3104_reload      |   in|   32|     ap_none|  add_6_3104_reload|        scalar|
|add_6_4105_reload      |   in|   32|     ap_none|  add_6_4105_reload|        scalar|
|add_6_5106_reload      |   in|   32|     ap_none|  add_6_5106_reload|        scalar|
|add_6_6107_reload      |   in|   32|     ap_none|  add_6_6107_reload|        scalar|
|add_6_7108_reload      |   in|   32|     ap_none|  add_6_7108_reload|        scalar|
|add_7109_reload        |   in|   32|     ap_none|    add_7109_reload|        scalar|
|add_7_1110_reload      |   in|   32|     ap_none|  add_7_1110_reload|        scalar|
|add_7_2111_reload      |   in|   32|     ap_none|  add_7_2111_reload|        scalar|
|add_7_3112_reload      |   in|   32|     ap_none|  add_7_3112_reload|        scalar|
|add_7_4113_reload      |   in|   32|     ap_none|  add_7_4113_reload|        scalar|
|add_7_5114_reload      |   in|   32|     ap_none|  add_7_5114_reload|        scalar|
|add_7_6115_reload      |   in|   32|     ap_none|  add_7_6115_reload|        scalar|
|add_7_7116_reload      |   in|   32|     ap_none|  add_7_7116_reload|        scalar|
+-----------------------+-----+-----+------------+-------------------+--------------+

