
screen.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f2c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000264  080050cc  080050cc  000060cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005330  08005330  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005330  08005330  00006330  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005338  08005338  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005338  08005338  00006338  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800533c  0800533c  0000633c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005340  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007f8  20000068  080053a8  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000860  080053a8  00007860  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d651  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025d7  00000000  00000000  000146e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000be8  00000000  00000000  00016cc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008f9  00000000  00000000  000178a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018681  00000000  00000000  000181a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f970  00000000  00000000  00030822  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008fadb  00000000  00000000  00040192  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cfc6d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000378c  00000000  00000000  000cfcb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  000d343c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080050b4 	.word	0x080050b4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	080050b4 	.word	0x080050b4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <CLOCK_init>:

#include "clock.h"


void CLOCK_init()
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
	ILI9341_Init();
 80005b0:	f000 fe23 	bl	80011fa <ILI9341_Init>
	ILI9341_TestScreen();
 80005b4:	f000 fea8 	bl	8001308 <ILI9341_TestScreen>
	// char timerInit[LENGHT_TIMER];
	// TIMER_init(timerInit);
	// ILI9341_DrawString(10, 20, timerInit, 0xFFFF, 0x0000);
}
 80005b8:	bf00      	nop
 80005ba:	bd80      	pop	{r7, pc}

080005bc <CLOCK_start>:

void CLOCK_start()
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b086      	sub	sp, #24
 80005c0:	af00      	add	r7, sp, #0
	uint8_t lastMinutes = TIMER_getTime().Minutes;
 80005c2:	1d3b      	adds	r3, r7, #4
 80005c4:	4618      	mov	r0, r3
 80005c6:	f000 fedd 	bl	8001384 <TIMER_getTime>
 80005ca:	797b      	ldrb	r3, [r7, #5]
 80005cc:	70fb      	strb	r3, [r7, #3]
	while(1)
	{
		if (TIMER_updateTime(&lastMinutes))
 80005ce:	1cfb      	adds	r3, r7, #3
 80005d0:	4618      	mov	r0, r3
 80005d2:	f000 feeb 	bl	80013ac <TIMER_updateTime>
		{
			//Return true => change time
		}
		printf("Salut toi\n");
 80005d6:	4804      	ldr	r0, [pc, #16]	@ (80005e8 <CLOCK_start+0x2c>)
 80005d8:	f003 fe74 	bl	80042c4 <puts>
		HAL_Delay(2000);
 80005dc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80005e0:	f000 ffb0 	bl	8001544 <HAL_Delay>
		if (TIMER_updateTime(&lastMinutes))
 80005e4:	e7f3      	b.n	80005ce <CLOCK_start+0x12>
 80005e6:	bf00      	nop
 80005e8:	080050cc 	.word	0x080050cc

080005ec <HAL_GPIO_EXTI_Callback>:
/* USER CODE BEGIN PFP */
// Variable globale pour l'état de la LED
volatile uint8_t ledState = 0;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	4603      	mov	r3, r0
 80005f4:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == Bouton_poussoir_Pin)
 80005f6:	88fb      	ldrh	r3, [r7, #6]
 80005f8:	2b08      	cmp	r3, #8
 80005fa:	d117      	bne.n	800062c <HAL_GPIO_EXTI_Callback+0x40>
  {
    ledState = !ledState;
 80005fc:	4b0d      	ldr	r3, [pc, #52]	@ (8000634 <HAL_GPIO_EXTI_Callback+0x48>)
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	b2db      	uxtb	r3, r3
 8000602:	2b00      	cmp	r3, #0
 8000604:	bf0c      	ite	eq
 8000606:	2301      	moveq	r3, #1
 8000608:	2300      	movne	r3, #0
 800060a:	b2db      	uxtb	r3, r3
 800060c:	461a      	mov	r2, r3
 800060e:	4b09      	ldr	r3, [pc, #36]	@ (8000634 <HAL_GPIO_EXTI_Callback+0x48>)
 8000610:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(GPIOC, Led_Pin, ledState ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000612:	4b08      	ldr	r3, [pc, #32]	@ (8000634 <HAL_GPIO_EXTI_Callback+0x48>)
 8000614:	781b      	ldrb	r3, [r3, #0]
 8000616:	b2db      	uxtb	r3, r3
 8000618:	2b00      	cmp	r3, #0
 800061a:	bf14      	ite	ne
 800061c:	2301      	movne	r3, #1
 800061e:	2300      	moveq	r3, #0
 8000620:	b2db      	uxtb	r3, r3
 8000622:	461a      	mov	r2, r3
 8000624:	2104      	movs	r1, #4
 8000626:	4804      	ldr	r0, [pc, #16]	@ (8000638 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000628:	f001 fdb6 	bl	8002198 <HAL_GPIO_WritePin>
  }
}
 800062c:	bf00      	nop
 800062e:	3708      	adds	r7, #8
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	200001ec 	.word	0x200001ec
 8000638:	40020800 	.word	0x40020800

0800063c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000640:	f000 ff0e 	bl	8001460 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000644:	f000 f814 	bl	8000670 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000648:	f000 f98a 	bl	8000960 <MX_GPIO_Init>
  MX_DMA_Init();
 800064c:	f000 f968 	bl	8000920 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000650:	f000 f93c 	bl	80008cc <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8000654:	f000 f8da 	bl	800080c <MX_SPI3_Init>
  MX_RTC_Init();
 8000658:	f000 f876 	bl	8000748 <MX_RTC_Init>
  MX_USART1_UART_Init();
 800065c:	f000 f90c 	bl	8000878 <MX_USART1_UART_Init>
  /* USER CODE BEGIN WHILE */

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  CLOCK_init();
 8000660:	f7ff ffa4 	bl	80005ac <CLOCK_init>
  CLOCK_start();
 8000664:	f7ff ffaa 	bl	80005bc <CLOCK_start>
 8000668:	2300      	movs	r3, #0


  /* USER CODE END 3 */
}
 800066a:	4618      	mov	r0, r3
 800066c:	bd80      	pop	{r7, pc}
	...

08000670 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b094      	sub	sp, #80	@ 0x50
 8000674:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000676:	f107 0320 	add.w	r3, r7, #32
 800067a:	2230      	movs	r2, #48	@ 0x30
 800067c:	2100      	movs	r1, #0
 800067e:	4618      	mov	r0, r3
 8000680:	f003 ff22 	bl	80044c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000684:	f107 030c 	add.w	r3, r7, #12
 8000688:	2200      	movs	r2, #0
 800068a:	601a      	str	r2, [r3, #0]
 800068c:	605a      	str	r2, [r3, #4]
 800068e:	609a      	str	r2, [r3, #8]
 8000690:	60da      	str	r2, [r3, #12]
 8000692:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000694:	2300      	movs	r3, #0
 8000696:	60bb      	str	r3, [r7, #8]
 8000698:	4b29      	ldr	r3, [pc, #164]	@ (8000740 <SystemClock_Config+0xd0>)
 800069a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800069c:	4a28      	ldr	r2, [pc, #160]	@ (8000740 <SystemClock_Config+0xd0>)
 800069e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80006a4:	4b26      	ldr	r3, [pc, #152]	@ (8000740 <SystemClock_Config+0xd0>)
 80006a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006ac:	60bb      	str	r3, [r7, #8]
 80006ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006b0:	2300      	movs	r3, #0
 80006b2:	607b      	str	r3, [r7, #4]
 80006b4:	4b23      	ldr	r3, [pc, #140]	@ (8000744 <SystemClock_Config+0xd4>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	4a22      	ldr	r2, [pc, #136]	@ (8000744 <SystemClock_Config+0xd4>)
 80006ba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80006be:	6013      	str	r3, [r2, #0]
 80006c0:	4b20      	ldr	r3, [pc, #128]	@ (8000744 <SystemClock_Config+0xd4>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006c8:	607b      	str	r3, [r7, #4]
 80006ca:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80006cc:	230a      	movs	r3, #10
 80006ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006d0:	2301      	movs	r3, #1
 80006d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006d4:	2310      	movs	r3, #16
 80006d6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80006d8:	2301      	movs	r3, #1
 80006da:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006dc:	2302      	movs	r3, #2
 80006de:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006e0:	2300      	movs	r3, #0
 80006e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006e4:	2310      	movs	r3, #16
 80006e6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006e8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80006ec:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006ee:	2304      	movs	r3, #4
 80006f0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006f2:	2304      	movs	r3, #4
 80006f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006f6:	f107 0320 	add.w	r3, r7, #32
 80006fa:	4618      	mov	r0, r3
 80006fc:	f001 fd7e 	bl	80021fc <HAL_RCC_OscConfig>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000706:	f000 f9cb 	bl	8000aa0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800070a:	230f      	movs	r3, #15
 800070c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800070e:	2302      	movs	r3, #2
 8000710:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000712:	2300      	movs	r3, #0
 8000714:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000716:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800071a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800071c:	2300      	movs	r3, #0
 800071e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000720:	f107 030c 	add.w	r3, r7, #12
 8000724:	2102      	movs	r1, #2
 8000726:	4618      	mov	r0, r3
 8000728:	f001 ffe0 	bl	80026ec <HAL_RCC_ClockConfig>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d001      	beq.n	8000736 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000732:	f000 f9b5 	bl	8000aa0 <Error_Handler>
  }
}
 8000736:	bf00      	nop
 8000738:	3750      	adds	r7, #80	@ 0x50
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}
 800073e:	bf00      	nop
 8000740:	40023800 	.word	0x40023800
 8000744:	40007000 	.word	0x40007000

08000748 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b086      	sub	sp, #24
 800074c:	af00      	add	r7, sp, #0

/* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800074e:	1d3b      	adds	r3, r7, #4
 8000750:	2200      	movs	r2, #0
 8000752:	601a      	str	r2, [r3, #0]
 8000754:	605a      	str	r2, [r3, #4]
 8000756:	609a      	str	r2, [r3, #8]
 8000758:	60da      	str	r2, [r3, #12]
 800075a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800075c:	2300      	movs	r3, #0
 800075e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000760:	4b28      	ldr	r3, [pc, #160]	@ (8000804 <MX_RTC_Init+0xbc>)
 8000762:	4a29      	ldr	r2, [pc, #164]	@ (8000808 <MX_RTC_Init+0xc0>)
 8000764:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000766:	4b27      	ldr	r3, [pc, #156]	@ (8000804 <MX_RTC_Init+0xbc>)
 8000768:	2200      	movs	r2, #0
 800076a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800076c:	4b25      	ldr	r3, [pc, #148]	@ (8000804 <MX_RTC_Init+0xbc>)
 800076e:	227f      	movs	r2, #127	@ 0x7f
 8000770:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000772:	4b24      	ldr	r3, [pc, #144]	@ (8000804 <MX_RTC_Init+0xbc>)
 8000774:	22ff      	movs	r2, #255	@ 0xff
 8000776:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000778:	4b22      	ldr	r3, [pc, #136]	@ (8000804 <MX_RTC_Init+0xbc>)
 800077a:	2200      	movs	r2, #0
 800077c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800077e:	4b21      	ldr	r3, [pc, #132]	@ (8000804 <MX_RTC_Init+0xbc>)
 8000780:	2200      	movs	r2, #0
 8000782:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000784:	4b1f      	ldr	r3, [pc, #124]	@ (8000804 <MX_RTC_Init+0xbc>)
 8000786:	2200      	movs	r2, #0
 8000788:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800078a:	481e      	ldr	r0, [pc, #120]	@ (8000804 <MX_RTC_Init+0xbc>)
 800078c:	f002 fabe 	bl	8002d0c <HAL_RTC_Init>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <MX_RTC_Init+0x52>
  {
	Error_Handler();
 8000796:	f000 f983 	bl	8000aa0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 19;
 800079a:	2313      	movs	r3, #19
 800079c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 59;
 800079e:	233b      	movs	r3, #59	@ 0x3b
 80007a0:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 45;
 80007a2:	232d      	movs	r3, #45	@ 0x2d
 80007a4:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80007a6:	2300      	movs	r3, #0
 80007a8:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80007aa:	2300      	movs	r3, #0
 80007ac:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80007ae:	1d3b      	adds	r3, r7, #4
 80007b0:	2200      	movs	r2, #0
 80007b2:	4619      	mov	r1, r3
 80007b4:	4813      	ldr	r0, [pc, #76]	@ (8000804 <MX_RTC_Init+0xbc>)
 80007b6:	f002 fb2a 	bl	8002e0e <HAL_RTC_SetTime>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d001      	beq.n	80007c4 <MX_RTC_Init+0x7c>
  {
	Error_Handler();
 80007c0:	f000 f96e 	bl	8000aa0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80007c4:	2301      	movs	r3, #1
 80007c6:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80007c8:	2301      	movs	r3, #1
 80007ca:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 80007cc:	2301      	movs	r3, #1
 80007ce:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 80007d0:	2300      	movs	r3, #0
 80007d2:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80007d4:	463b      	mov	r3, r7
 80007d6:	2200      	movs	r2, #0
 80007d8:	4619      	mov	r1, r3
 80007da:	480a      	ldr	r0, [pc, #40]	@ (8000804 <MX_RTC_Init+0xbc>)
 80007dc:	f002 fc0f 	bl	8002ffe <HAL_RTC_SetDate>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_RTC_Init+0xa2>
  {
	Error_Handler();
 80007e6:	f000 f95b 	bl	8000aa0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);  // Priorité haute
 80007ea:	2200      	movs	r2, #0
 80007ec:	2100      	movs	r1, #0
 80007ee:	2029      	movs	r0, #41	@ 0x29
 80007f0:	f000 ffa7 	bl	8001742 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80007f4:	2029      	movs	r0, #41	@ 0x29
 80007f6:	f000 ffc0 	bl	800177a <HAL_NVIC_EnableIRQ>
  /* USER CODE END RTC_Init 2 */

}
 80007fa:	bf00      	nop
 80007fc:	3718      	adds	r7, #24
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	20000084 	.word	0x20000084
 8000808:	40002800 	.word	0x40002800

0800080c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000810:	4b17      	ldr	r3, [pc, #92]	@ (8000870 <MX_SPI3_Init+0x64>)
 8000812:	4a18      	ldr	r2, [pc, #96]	@ (8000874 <MX_SPI3_Init+0x68>)
 8000814:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000816:	4b16      	ldr	r3, [pc, #88]	@ (8000870 <MX_SPI3_Init+0x64>)
 8000818:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800081c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800081e:	4b14      	ldr	r3, [pc, #80]	@ (8000870 <MX_SPI3_Init+0x64>)
 8000820:	2200      	movs	r2, #0
 8000822:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000824:	4b12      	ldr	r3, [pc, #72]	@ (8000870 <MX_SPI3_Init+0x64>)
 8000826:	2200      	movs	r2, #0
 8000828:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800082a:	4b11      	ldr	r3, [pc, #68]	@ (8000870 <MX_SPI3_Init+0x64>)
 800082c:	2200      	movs	r2, #0
 800082e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000830:	4b0f      	ldr	r3, [pc, #60]	@ (8000870 <MX_SPI3_Init+0x64>)
 8000832:	2200      	movs	r2, #0
 8000834:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000836:	4b0e      	ldr	r3, [pc, #56]	@ (8000870 <MX_SPI3_Init+0x64>)
 8000838:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800083c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800083e:	4b0c      	ldr	r3, [pc, #48]	@ (8000870 <MX_SPI3_Init+0x64>)
 8000840:	2200      	movs	r2, #0
 8000842:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000844:	4b0a      	ldr	r3, [pc, #40]	@ (8000870 <MX_SPI3_Init+0x64>)
 8000846:	2200      	movs	r2, #0
 8000848:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800084a:	4b09      	ldr	r3, [pc, #36]	@ (8000870 <MX_SPI3_Init+0x64>)
 800084c:	2200      	movs	r2, #0
 800084e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000850:	4b07      	ldr	r3, [pc, #28]	@ (8000870 <MX_SPI3_Init+0x64>)
 8000852:	2200      	movs	r2, #0
 8000854:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8000856:	4b06      	ldr	r3, [pc, #24]	@ (8000870 <MX_SPI3_Init+0x64>)
 8000858:	220a      	movs	r2, #10
 800085a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800085c:	4804      	ldr	r0, [pc, #16]	@ (8000870 <MX_SPI3_Init+0x64>)
 800085e:	f002 fd5f 	bl	8003320 <HAL_SPI_Init>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d001      	beq.n	800086c <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8000868:	f000 f91a 	bl	8000aa0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800086c:	bf00      	nop
 800086e:	bd80      	pop	{r7, pc}
 8000870:	200000a4 	.word	0x200000a4
 8000874:	40003c00 	.word	0x40003c00

08000878 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800087c:	4b11      	ldr	r3, [pc, #68]	@ (80008c4 <MX_USART1_UART_Init+0x4c>)
 800087e:	4a12      	ldr	r2, [pc, #72]	@ (80008c8 <MX_USART1_UART_Init+0x50>)
 8000880:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000882:	4b10      	ldr	r3, [pc, #64]	@ (80008c4 <MX_USART1_UART_Init+0x4c>)
 8000884:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000888:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800088a:	4b0e      	ldr	r3, [pc, #56]	@ (80008c4 <MX_USART1_UART_Init+0x4c>)
 800088c:	2200      	movs	r2, #0
 800088e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000890:	4b0c      	ldr	r3, [pc, #48]	@ (80008c4 <MX_USART1_UART_Init+0x4c>)
 8000892:	2200      	movs	r2, #0
 8000894:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000896:	4b0b      	ldr	r3, [pc, #44]	@ (80008c4 <MX_USART1_UART_Init+0x4c>)
 8000898:	2200      	movs	r2, #0
 800089a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800089c:	4b09      	ldr	r3, [pc, #36]	@ (80008c4 <MX_USART1_UART_Init+0x4c>)
 800089e:	220c      	movs	r2, #12
 80008a0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008a2:	4b08      	ldr	r3, [pc, #32]	@ (80008c4 <MX_USART1_UART_Init+0x4c>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008a8:	4b06      	ldr	r3, [pc, #24]	@ (80008c4 <MX_USART1_UART_Init+0x4c>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008ae:	4805      	ldr	r0, [pc, #20]	@ (80008c4 <MX_USART1_UART_Init+0x4c>)
 80008b0:	f002 ffe4 	bl	800387c <HAL_UART_Init>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80008ba:	f000 f8f1 	bl	8000aa0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008be:	bf00      	nop
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	2000015c 	.word	0x2000015c
 80008c8:	40011000 	.word	0x40011000

080008cc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008d0:	4b11      	ldr	r3, [pc, #68]	@ (8000918 <MX_USART2_UART_Init+0x4c>)
 80008d2:	4a12      	ldr	r2, [pc, #72]	@ (800091c <MX_USART2_UART_Init+0x50>)
 80008d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008d6:	4b10      	ldr	r3, [pc, #64]	@ (8000918 <MX_USART2_UART_Init+0x4c>)
 80008d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008de:	4b0e      	ldr	r3, [pc, #56]	@ (8000918 <MX_USART2_UART_Init+0x4c>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000918 <MX_USART2_UART_Init+0x4c>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000918 <MX_USART2_UART_Init+0x4c>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008f0:	4b09      	ldr	r3, [pc, #36]	@ (8000918 <MX_USART2_UART_Init+0x4c>)
 80008f2:	220c      	movs	r2, #12
 80008f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008f6:	4b08      	ldr	r3, [pc, #32]	@ (8000918 <MX_USART2_UART_Init+0x4c>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008fc:	4b06      	ldr	r3, [pc, #24]	@ (8000918 <MX_USART2_UART_Init+0x4c>)
 80008fe:	2200      	movs	r2, #0
 8000900:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000902:	4805      	ldr	r0, [pc, #20]	@ (8000918 <MX_USART2_UART_Init+0x4c>)
 8000904:	f002 ffba 	bl	800387c <HAL_UART_Init>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800090e:	f000 f8c7 	bl	8000aa0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000912:	bf00      	nop
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	200001a4 	.word	0x200001a4
 800091c:	40004400 	.word	0x40004400

08000920 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b082      	sub	sp, #8
 8000924:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000926:	2300      	movs	r3, #0
 8000928:	607b      	str	r3, [r7, #4]
 800092a:	4b0c      	ldr	r3, [pc, #48]	@ (800095c <MX_DMA_Init+0x3c>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800092e:	4a0b      	ldr	r2, [pc, #44]	@ (800095c <MX_DMA_Init+0x3c>)
 8000930:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000934:	6313      	str	r3, [r2, #48]	@ 0x30
 8000936:	4b09      	ldr	r3, [pc, #36]	@ (800095c <MX_DMA_Init+0x3c>)
 8000938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800093a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800093e:	607b      	str	r3, [r7, #4]
 8000940:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000942:	2200      	movs	r2, #0
 8000944:	2100      	movs	r1, #0
 8000946:	2010      	movs	r0, #16
 8000948:	f000 fefb 	bl	8001742 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800094c:	2010      	movs	r0, #16
 800094e:	f000 ff14 	bl	800177a <HAL_NVIC_EnableIRQ>

}
 8000952:	bf00      	nop
 8000954:	3708      	adds	r7, #8
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	40023800 	.word	0x40023800

08000960 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b08a      	sub	sp, #40	@ 0x28
 8000964:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000966:	f107 0314 	add.w	r3, r7, #20
 800096a:	2200      	movs	r2, #0
 800096c:	601a      	str	r2, [r3, #0]
 800096e:	605a      	str	r2, [r3, #4]
 8000970:	609a      	str	r2, [r3, #8]
 8000972:	60da      	str	r2, [r3, #12]
 8000974:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000976:	2300      	movs	r3, #0
 8000978:	613b      	str	r3, [r7, #16]
 800097a:	4b45      	ldr	r3, [pc, #276]	@ (8000a90 <MX_GPIO_Init+0x130>)
 800097c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800097e:	4a44      	ldr	r2, [pc, #272]	@ (8000a90 <MX_GPIO_Init+0x130>)
 8000980:	f043 0304 	orr.w	r3, r3, #4
 8000984:	6313      	str	r3, [r2, #48]	@ 0x30
 8000986:	4b42      	ldr	r3, [pc, #264]	@ (8000a90 <MX_GPIO_Init+0x130>)
 8000988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800098a:	f003 0304 	and.w	r3, r3, #4
 800098e:	613b      	str	r3, [r7, #16]
 8000990:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000992:	2300      	movs	r3, #0
 8000994:	60fb      	str	r3, [r7, #12]
 8000996:	4b3e      	ldr	r3, [pc, #248]	@ (8000a90 <MX_GPIO_Init+0x130>)
 8000998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800099a:	4a3d      	ldr	r2, [pc, #244]	@ (8000a90 <MX_GPIO_Init+0x130>)
 800099c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009a2:	4b3b      	ldr	r3, [pc, #236]	@ (8000a90 <MX_GPIO_Init+0x130>)
 80009a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009aa:	60fb      	str	r3, [r7, #12]
 80009ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ae:	2300      	movs	r3, #0
 80009b0:	60bb      	str	r3, [r7, #8]
 80009b2:	4b37      	ldr	r3, [pc, #220]	@ (8000a90 <MX_GPIO_Init+0x130>)
 80009b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b6:	4a36      	ldr	r2, [pc, #216]	@ (8000a90 <MX_GPIO_Init+0x130>)
 80009b8:	f043 0301 	orr.w	r3, r3, #1
 80009bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009be:	4b34      	ldr	r3, [pc, #208]	@ (8000a90 <MX_GPIO_Init+0x130>)
 80009c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c2:	f003 0301 	and.w	r3, r3, #1
 80009c6:	60bb      	str	r3, [r7, #8]
 80009c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ca:	2300      	movs	r3, #0
 80009cc:	607b      	str	r3, [r7, #4]
 80009ce:	4b30      	ldr	r3, [pc, #192]	@ (8000a90 <MX_GPIO_Init+0x130>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d2:	4a2f      	ldr	r2, [pc, #188]	@ (8000a90 <MX_GPIO_Init+0x130>)
 80009d4:	f043 0302 	orr.w	r3, r3, #2
 80009d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009da:	4b2d      	ldr	r3, [pc, #180]	@ (8000a90 <MX_GPIO_Init+0x130>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009de:	f003 0302 	and.w	r3, r3, #2
 80009e2:	607b      	str	r3, [r7, #4]
 80009e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Led_GPIO_Port, Led_Pin, GPIO_PIN_RESET);
 80009e6:	2200      	movs	r2, #0
 80009e8:	2104      	movs	r1, #4
 80009ea:	482a      	ldr	r0, [pc, #168]	@ (8000a94 <MX_GPIO_Init+0x134>)
 80009ec:	f001 fbd4 	bl	8002198 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009f0:	2200      	movs	r2, #0
 80009f2:	2120      	movs	r1, #32
 80009f4:	4828      	ldr	r0, [pc, #160]	@ (8000a98 <MX_GPIO_Init+0x138>)
 80009f6:	f001 fbcf 	bl	8002198 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS_LCD_Pin|RESET_LCD_Pin|DC_LCD_Pin, GPIO_PIN_RESET);
 80009fa:	2200      	movs	r2, #0
 80009fc:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 8000a00:	4826      	ldr	r0, [pc, #152]	@ (8000a9c <MX_GPIO_Init+0x13c>)
 8000a02:	f001 fbc9 	bl	8002198 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Led_Pin */
  GPIO_InitStruct.Pin = Led_Pin;
 8000a06:	2304      	movs	r3, #4
 8000a08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a0a:	2301      	movs	r3, #1
 8000a0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a12:	2300      	movs	r3, #0
 8000a14:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 8000a16:	f107 0314 	add.w	r3, r7, #20
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	481d      	ldr	r0, [pc, #116]	@ (8000a94 <MX_GPIO_Init+0x134>)
 8000a1e:	f001 fa37 	bl	8001e90 <HAL_GPIO_Init>

  /*Configure GPIO pin : Bouton_poussoir_Pin */
  GPIO_InitStruct.Pin = Bouton_poussoir_Pin;
 8000a22:	2308      	movs	r3, #8
 8000a24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a26:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a2c:	2301      	movs	r3, #1
 8000a2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Bouton_poussoir_GPIO_Port, &GPIO_InitStruct);
 8000a30:	f107 0314 	add.w	r3, r7, #20
 8000a34:	4619      	mov	r1, r3
 8000a36:	4817      	ldr	r0, [pc, #92]	@ (8000a94 <MX_GPIO_Init+0x134>)
 8000a38:	f001 fa2a 	bl	8001e90 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000a3c:	2320      	movs	r3, #32
 8000a3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a40:	2301      	movs	r3, #1
 8000a42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a44:	2300      	movs	r3, #0
 8000a46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a4c:	f107 0314 	add.w	r3, r7, #20
 8000a50:	4619      	mov	r1, r3
 8000a52:	4811      	ldr	r0, [pc, #68]	@ (8000a98 <MX_GPIO_Init+0x138>)
 8000a54:	f001 fa1c 	bl	8001e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_LCD_Pin RESET_LCD_Pin DC_LCD_Pin */
  GPIO_InitStruct.Pin = CS_LCD_Pin|RESET_LCD_Pin|DC_LCD_Pin;
 8000a58:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8000a5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a5e:	2301      	movs	r3, #1
 8000a60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a62:	2300      	movs	r3, #0
 8000a64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a66:	2300      	movs	r3, #0
 8000a68:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a6a:	f107 0314 	add.w	r3, r7, #20
 8000a6e:	4619      	mov	r1, r3
 8000a70:	480a      	ldr	r0, [pc, #40]	@ (8000a9c <MX_GPIO_Init+0x13c>)
 8000a72:	f001 fa0d 	bl	8001e90 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8000a76:	2200      	movs	r2, #0
 8000a78:	2100      	movs	r1, #0
 8000a7a:	2009      	movs	r0, #9
 8000a7c:	f000 fe61 	bl	8001742 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000a80:	2009      	movs	r0, #9
 8000a82:	f000 fe7a 	bl	800177a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a86:	bf00      	nop
 8000a88:	3728      	adds	r7, #40	@ 0x28
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	40023800 	.word	0x40023800
 8000a94:	40020800 	.word	0x40020800
 8000a98:	40020000 	.word	0x40020000
 8000a9c:	40020400 	.word	0x40020400

08000aa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000aa4:	b672      	cpsid	i
}
 8000aa6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000aa8:	bf00      	nop
 8000aaa:	e7fd      	b.n	8000aa8 <Error_Handler+0x8>

08000aac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	607b      	str	r3, [r7, #4]
 8000ab6:	4b10      	ldr	r3, [pc, #64]	@ (8000af8 <HAL_MspInit+0x4c>)
 8000ab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aba:	4a0f      	ldr	r2, [pc, #60]	@ (8000af8 <HAL_MspInit+0x4c>)
 8000abc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ac0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ac2:	4b0d      	ldr	r3, [pc, #52]	@ (8000af8 <HAL_MspInit+0x4c>)
 8000ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ac6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000aca:	607b      	str	r3, [r7, #4]
 8000acc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ace:	2300      	movs	r3, #0
 8000ad0:	603b      	str	r3, [r7, #0]
 8000ad2:	4b09      	ldr	r3, [pc, #36]	@ (8000af8 <HAL_MspInit+0x4c>)
 8000ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ad6:	4a08      	ldr	r2, [pc, #32]	@ (8000af8 <HAL_MspInit+0x4c>)
 8000ad8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000adc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ade:	4b06      	ldr	r3, [pc, #24]	@ (8000af8 <HAL_MspInit+0x4c>)
 8000ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ae2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ae6:	603b      	str	r3, [r7, #0]
 8000ae8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000aea:	2007      	movs	r0, #7
 8000aec:	f000 fe1e 	bl	800172c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000af0:	bf00      	nop
 8000af2:	3708      	adds	r7, #8
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	40023800 	.word	0x40023800

08000afc <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b088      	sub	sp, #32
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b04:	f107 0308 	add.w	r3, r7, #8
 8000b08:	2200      	movs	r2, #0
 8000b0a:	601a      	str	r2, [r3, #0]
 8000b0c:	605a      	str	r2, [r3, #4]
 8000b0e:	609a      	str	r2, [r3, #8]
 8000b10:	60da      	str	r2, [r3, #12]
 8000b12:	611a      	str	r2, [r3, #16]
 8000b14:	615a      	str	r2, [r3, #20]
  if(hrtc->Instance==RTC)
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	4a0c      	ldr	r2, [pc, #48]	@ (8000b4c <HAL_RTC_MspInit+0x50>)
 8000b1c:	4293      	cmp	r3, r2
 8000b1e:	d111      	bne.n	8000b44 <HAL_RTC_MspInit+0x48>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000b20:	2302      	movs	r3, #2
 8000b22:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000b24:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b28:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b2a:	f107 0308 	add.w	r3, r7, #8
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f001 fffc 	bl	8002b2c <HAL_RCCEx_PeriphCLKConfig>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d001      	beq.n	8000b3e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000b3a:	f7ff ffb1 	bl	8000aa0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000b3e:	4b04      	ldr	r3, [pc, #16]	@ (8000b50 <HAL_RTC_MspInit+0x54>)
 8000b40:	2201      	movs	r2, #1
 8000b42:	601a      	str	r2, [r3, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000b44:	bf00      	nop
 8000b46:	3720      	adds	r7, #32
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	40002800 	.word	0x40002800
 8000b50:	42470e3c 	.word	0x42470e3c

08000b54 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b08a      	sub	sp, #40	@ 0x28
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b5c:	f107 0314 	add.w	r3, r7, #20
 8000b60:	2200      	movs	r2, #0
 8000b62:	601a      	str	r2, [r3, #0]
 8000b64:	605a      	str	r2, [r3, #4]
 8000b66:	609a      	str	r2, [r3, #8]
 8000b68:	60da      	str	r2, [r3, #12]
 8000b6a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4a3f      	ldr	r2, [pc, #252]	@ (8000c70 <HAL_SPI_MspInit+0x11c>)
 8000b72:	4293      	cmp	r3, r2
 8000b74:	d178      	bne.n	8000c68 <HAL_SPI_MspInit+0x114>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000b76:	2300      	movs	r3, #0
 8000b78:	613b      	str	r3, [r7, #16]
 8000b7a:	4b3e      	ldr	r3, [pc, #248]	@ (8000c74 <HAL_SPI_MspInit+0x120>)
 8000b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b7e:	4a3d      	ldr	r2, [pc, #244]	@ (8000c74 <HAL_SPI_MspInit+0x120>)
 8000b80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000b84:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b86:	4b3b      	ldr	r3, [pc, #236]	@ (8000c74 <HAL_SPI_MspInit+0x120>)
 8000b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b8a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000b8e:	613b      	str	r3, [r7, #16]
 8000b90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b92:	2300      	movs	r3, #0
 8000b94:	60fb      	str	r3, [r7, #12]
 8000b96:	4b37      	ldr	r3, [pc, #220]	@ (8000c74 <HAL_SPI_MspInit+0x120>)
 8000b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b9a:	4a36      	ldr	r2, [pc, #216]	@ (8000c74 <HAL_SPI_MspInit+0x120>)
 8000b9c:	f043 0304 	orr.w	r3, r3, #4
 8000ba0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ba2:	4b34      	ldr	r3, [pc, #208]	@ (8000c74 <HAL_SPI_MspInit+0x120>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba6:	f003 0304 	and.w	r3, r3, #4
 8000baa:	60fb      	str	r3, [r7, #12]
 8000bac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bae:	2300      	movs	r3, #0
 8000bb0:	60bb      	str	r3, [r7, #8]
 8000bb2:	4b30      	ldr	r3, [pc, #192]	@ (8000c74 <HAL_SPI_MspInit+0x120>)
 8000bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb6:	4a2f      	ldr	r2, [pc, #188]	@ (8000c74 <HAL_SPI_MspInit+0x120>)
 8000bb8:	f043 0302 	orr.w	r3, r3, #2
 8000bbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bbe:	4b2d      	ldr	r3, [pc, #180]	@ (8000c74 <HAL_SPI_MspInit+0x120>)
 8000bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc2:	f003 0302 	and.w	r3, r3, #2
 8000bc6:	60bb      	str	r3, [r7, #8]
 8000bc8:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000bca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000bce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd0:	2302      	movs	r3, #2
 8000bd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bd8:	2303      	movs	r3, #3
 8000bda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000bdc:	2306      	movs	r3, #6
 8000bde:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000be0:	f107 0314 	add.w	r3, r7, #20
 8000be4:	4619      	mov	r1, r3
 8000be6:	4824      	ldr	r0, [pc, #144]	@ (8000c78 <HAL_SPI_MspInit+0x124>)
 8000be8:	f001 f952 	bl	8001e90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000bec:	2320      	movs	r3, #32
 8000bee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf0:	2302      	movs	r3, #2
 8000bf2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bf8:	2303      	movs	r3, #3
 8000bfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000bfc:	2306      	movs	r3, #6
 8000bfe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c00:	f107 0314 	add.w	r3, r7, #20
 8000c04:	4619      	mov	r1, r3
 8000c06:	481d      	ldr	r0, [pc, #116]	@ (8000c7c <HAL_SPI_MspInit+0x128>)
 8000c08:	f001 f942 	bl	8001e90 <HAL_GPIO_Init>

    /* SPI3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8000c0c:	4b1c      	ldr	r3, [pc, #112]	@ (8000c80 <HAL_SPI_MspInit+0x12c>)
 8000c0e:	4a1d      	ldr	r2, [pc, #116]	@ (8000c84 <HAL_SPI_MspInit+0x130>)
 8000c10:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8000c12:	4b1b      	ldr	r3, [pc, #108]	@ (8000c80 <HAL_SPI_MspInit+0x12c>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c18:	4b19      	ldr	r3, [pc, #100]	@ (8000c80 <HAL_SPI_MspInit+0x12c>)
 8000c1a:	2240      	movs	r2, #64	@ 0x40
 8000c1c:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c1e:	4b18      	ldr	r3, [pc, #96]	@ (8000c80 <HAL_SPI_MspInit+0x12c>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000c24:	4b16      	ldr	r3, [pc, #88]	@ (8000c80 <HAL_SPI_MspInit+0x12c>)
 8000c26:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c2a:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c2c:	4b14      	ldr	r3, [pc, #80]	@ (8000c80 <HAL_SPI_MspInit+0x12c>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c32:	4b13      	ldr	r3, [pc, #76]	@ (8000c80 <HAL_SPI_MspInit+0x12c>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8000c38:	4b11      	ldr	r3, [pc, #68]	@ (8000c80 <HAL_SPI_MspInit+0x12c>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000c3e:	4b10      	ldr	r3, [pc, #64]	@ (8000c80 <HAL_SPI_MspInit+0x12c>)
 8000c40:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000c44:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000c46:	4b0e      	ldr	r3, [pc, #56]	@ (8000c80 <HAL_SPI_MspInit+0x12c>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8000c4c:	480c      	ldr	r0, [pc, #48]	@ (8000c80 <HAL_SPI_MspInit+0x12c>)
 8000c4e:	f000 fdaf 	bl	80017b0 <HAL_DMA_Init>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d001      	beq.n	8000c5c <HAL_SPI_MspInit+0x108>
    {
      Error_Handler();
 8000c58:	f7ff ff22 	bl	8000aa0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	4a08      	ldr	r2, [pc, #32]	@ (8000c80 <HAL_SPI_MspInit+0x12c>)
 8000c60:	649a      	str	r2, [r3, #72]	@ 0x48
 8000c62:	4a07      	ldr	r2, [pc, #28]	@ (8000c80 <HAL_SPI_MspInit+0x12c>)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000c68:	bf00      	nop
 8000c6a:	3728      	adds	r7, #40	@ 0x28
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	40003c00 	.word	0x40003c00
 8000c74:	40023800 	.word	0x40023800
 8000c78:	40020800 	.word	0x40020800
 8000c7c:	40020400 	.word	0x40020400
 8000c80:	200000fc 	.word	0x200000fc
 8000c84:	40026088 	.word	0x40026088

08000c88 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b08c      	sub	sp, #48	@ 0x30
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c90:	f107 031c 	add.w	r3, r7, #28
 8000c94:	2200      	movs	r2, #0
 8000c96:	601a      	str	r2, [r3, #0]
 8000c98:	605a      	str	r2, [r3, #4]
 8000c9a:	609a      	str	r2, [r3, #8]
 8000c9c:	60da      	str	r2, [r3, #12]
 8000c9e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	4a32      	ldr	r2, [pc, #200]	@ (8000d70 <HAL_UART_MspInit+0xe8>)
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	d12d      	bne.n	8000d06 <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000caa:	2300      	movs	r3, #0
 8000cac:	61bb      	str	r3, [r7, #24]
 8000cae:	4b31      	ldr	r3, [pc, #196]	@ (8000d74 <HAL_UART_MspInit+0xec>)
 8000cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cb2:	4a30      	ldr	r2, [pc, #192]	@ (8000d74 <HAL_UART_MspInit+0xec>)
 8000cb4:	f043 0310 	orr.w	r3, r3, #16
 8000cb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cba:	4b2e      	ldr	r3, [pc, #184]	@ (8000d74 <HAL_UART_MspInit+0xec>)
 8000cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cbe:	f003 0310 	and.w	r3, r3, #16
 8000cc2:	61bb      	str	r3, [r7, #24]
 8000cc4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	617b      	str	r3, [r7, #20]
 8000cca:	4b2a      	ldr	r3, [pc, #168]	@ (8000d74 <HAL_UART_MspInit+0xec>)
 8000ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cce:	4a29      	ldr	r2, [pc, #164]	@ (8000d74 <HAL_UART_MspInit+0xec>)
 8000cd0:	f043 0301 	orr.w	r3, r3, #1
 8000cd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cd6:	4b27      	ldr	r3, [pc, #156]	@ (8000d74 <HAL_UART_MspInit+0xec>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cda:	f003 0301 	and.w	r3, r3, #1
 8000cde:	617b      	str	r3, [r7, #20]
 8000ce0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000ce2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000ce6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce8:	2302      	movs	r3, #2
 8000cea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cec:	2300      	movs	r3, #0
 8000cee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cf0:	2303      	movs	r3, #3
 8000cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000cf4:	2307      	movs	r3, #7
 8000cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf8:	f107 031c 	add.w	r3, r7, #28
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	481e      	ldr	r0, [pc, #120]	@ (8000d78 <HAL_UART_MspInit+0xf0>)
 8000d00:	f001 f8c6 	bl	8001e90 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8000d04:	e030      	b.n	8000d68 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	4a1c      	ldr	r2, [pc, #112]	@ (8000d7c <HAL_UART_MspInit+0xf4>)
 8000d0c:	4293      	cmp	r3, r2
 8000d0e:	d12b      	bne.n	8000d68 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d10:	2300      	movs	r3, #0
 8000d12:	613b      	str	r3, [r7, #16]
 8000d14:	4b17      	ldr	r3, [pc, #92]	@ (8000d74 <HAL_UART_MspInit+0xec>)
 8000d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d18:	4a16      	ldr	r2, [pc, #88]	@ (8000d74 <HAL_UART_MspInit+0xec>)
 8000d1a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d1e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d20:	4b14      	ldr	r3, [pc, #80]	@ (8000d74 <HAL_UART_MspInit+0xec>)
 8000d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d28:	613b      	str	r3, [r7, #16]
 8000d2a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	60fb      	str	r3, [r7, #12]
 8000d30:	4b10      	ldr	r3, [pc, #64]	@ (8000d74 <HAL_UART_MspInit+0xec>)
 8000d32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d34:	4a0f      	ldr	r2, [pc, #60]	@ (8000d74 <HAL_UART_MspInit+0xec>)
 8000d36:	f043 0301 	orr.w	r3, r3, #1
 8000d3a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d3c:	4b0d      	ldr	r3, [pc, #52]	@ (8000d74 <HAL_UART_MspInit+0xec>)
 8000d3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d40:	f003 0301 	and.w	r3, r3, #1
 8000d44:	60fb      	str	r3, [r7, #12]
 8000d46:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000d48:	230c      	movs	r3, #12
 8000d4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d4c:	2302      	movs	r3, #2
 8000d4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d50:	2300      	movs	r3, #0
 8000d52:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d54:	2303      	movs	r3, #3
 8000d56:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d58:	2307      	movs	r3, #7
 8000d5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d5c:	f107 031c 	add.w	r3, r7, #28
 8000d60:	4619      	mov	r1, r3
 8000d62:	4805      	ldr	r0, [pc, #20]	@ (8000d78 <HAL_UART_MspInit+0xf0>)
 8000d64:	f001 f894 	bl	8001e90 <HAL_GPIO_Init>
}
 8000d68:	bf00      	nop
 8000d6a:	3730      	adds	r7, #48	@ 0x30
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	40011000 	.word	0x40011000
 8000d74:	40023800 	.word	0x40023800
 8000d78:	40020000 	.word	0x40020000
 8000d7c:	40004400 	.word	0x40004400

08000d80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d84:	bf00      	nop
 8000d86:	e7fd      	b.n	8000d84 <NMI_Handler+0x4>

08000d88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d8c:	bf00      	nop
 8000d8e:	e7fd      	b.n	8000d8c <HardFault_Handler+0x4>

08000d90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d94:	bf00      	nop
 8000d96:	e7fd      	b.n	8000d94 <MemManage_Handler+0x4>

08000d98 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d9c:	bf00      	nop
 8000d9e:	e7fd      	b.n	8000d9c <BusFault_Handler+0x4>

08000da0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000da4:	bf00      	nop
 8000da6:	e7fd      	b.n	8000da4 <UsageFault_Handler+0x4>

08000da8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dac:	bf00      	nop
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr

08000db6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000db6:	b480      	push	{r7}
 8000db8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dba:	bf00      	nop
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc2:	4770      	bx	lr

08000dc4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dc8:	bf00      	nop
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr

08000dd2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dd2:	b580      	push	{r7, lr}
 8000dd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dd6:	f000 fb95 	bl	8001504 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dda:	bf00      	nop
 8000ddc:	bd80      	pop	{r7, pc}

08000dde <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8000dde:	b580      	push	{r7, lr}
 8000de0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Bouton_poussoir_Pin);
 8000de2:	2008      	movs	r0, #8
 8000de4:	f001 f9f2 	bl	80021cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8000de8:	bf00      	nop
 8000dea:	bd80      	pop	{r7, pc}

08000dec <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8000df0:	4802      	ldr	r0, [pc, #8]	@ (8000dfc <DMA1_Stream5_IRQHandler+0x10>)
 8000df2:	f000 fde3 	bl	80019bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000df6:	bf00      	nop
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	200000fc 	.word	0x200000fc

08000e00 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b086      	sub	sp, #24
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	60f8      	str	r0, [r7, #12]
 8000e08:	60b9      	str	r1, [r7, #8]
 8000e0a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	617b      	str	r3, [r7, #20]
 8000e10:	e00a      	b.n	8000e28 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e12:	f3af 8000 	nop.w
 8000e16:	4601      	mov	r1, r0
 8000e18:	68bb      	ldr	r3, [r7, #8]
 8000e1a:	1c5a      	adds	r2, r3, #1
 8000e1c:	60ba      	str	r2, [r7, #8]
 8000e1e:	b2ca      	uxtb	r2, r1
 8000e20:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e22:	697b      	ldr	r3, [r7, #20]
 8000e24:	3301      	adds	r3, #1
 8000e26:	617b      	str	r3, [r7, #20]
 8000e28:	697a      	ldr	r2, [r7, #20]
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	429a      	cmp	r2, r3
 8000e2e:	dbf0      	blt.n	8000e12 <_read+0x12>
  }

  return len;
 8000e30:	687b      	ldr	r3, [r7, #4]
}
 8000e32:	4618      	mov	r0, r3
 8000e34:	3718      	adds	r7, #24
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}

08000e3a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e3a:	b580      	push	{r7, lr}
 8000e3c:	b086      	sub	sp, #24
 8000e3e:	af00      	add	r7, sp, #0
 8000e40:	60f8      	str	r0, [r7, #12]
 8000e42:	60b9      	str	r1, [r7, #8]
 8000e44:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e46:	2300      	movs	r3, #0
 8000e48:	617b      	str	r3, [r7, #20]
 8000e4a:	e009      	b.n	8000e60 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	1c5a      	adds	r2, r3, #1
 8000e50:	60ba      	str	r2, [r7, #8]
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	4618      	mov	r0, r3
 8000e56:	f000 fa79 	bl	800134c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e5a:	697b      	ldr	r3, [r7, #20]
 8000e5c:	3301      	adds	r3, #1
 8000e5e:	617b      	str	r3, [r7, #20]
 8000e60:	697a      	ldr	r2, [r7, #20]
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	429a      	cmp	r2, r3
 8000e66:	dbf1      	blt.n	8000e4c <_write+0x12>
  }
  return len;
 8000e68:	687b      	ldr	r3, [r7, #4]
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	3718      	adds	r7, #24
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}

08000e72 <_close>:

int _close(int file)
{
 8000e72:	b480      	push	{r7}
 8000e74:	b083      	sub	sp, #12
 8000e76:	af00      	add	r7, sp, #0
 8000e78:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e7a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e7e:	4618      	mov	r0, r3
 8000e80:	370c      	adds	r7, #12
 8000e82:	46bd      	mov	sp, r7
 8000e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e88:	4770      	bx	lr

08000e8a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e8a:	b480      	push	{r7}
 8000e8c:	b083      	sub	sp, #12
 8000e8e:	af00      	add	r7, sp, #0
 8000e90:	6078      	str	r0, [r7, #4]
 8000e92:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e9a:	605a      	str	r2, [r3, #4]
  return 0;
 8000e9c:	2300      	movs	r3, #0
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	370c      	adds	r7, #12
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr

08000eaa <_isatty>:

int _isatty(int file)
{
 8000eaa:	b480      	push	{r7}
 8000eac:	b083      	sub	sp, #12
 8000eae:	af00      	add	r7, sp, #0
 8000eb0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000eb2:	2301      	movs	r3, #1
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	370c      	adds	r7, #12
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr

08000ec0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b085      	sub	sp, #20
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	60f8      	str	r0, [r7, #12]
 8000ec8:	60b9      	str	r1, [r7, #8]
 8000eca:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ecc:	2300      	movs	r3, #0
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	3714      	adds	r7, #20
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr
	...

08000edc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b086      	sub	sp, #24
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ee4:	4a14      	ldr	r2, [pc, #80]	@ (8000f38 <_sbrk+0x5c>)
 8000ee6:	4b15      	ldr	r3, [pc, #84]	@ (8000f3c <_sbrk+0x60>)
 8000ee8:	1ad3      	subs	r3, r2, r3
 8000eea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ef0:	4b13      	ldr	r3, [pc, #76]	@ (8000f40 <_sbrk+0x64>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d102      	bne.n	8000efe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ef8:	4b11      	ldr	r3, [pc, #68]	@ (8000f40 <_sbrk+0x64>)
 8000efa:	4a12      	ldr	r2, [pc, #72]	@ (8000f44 <_sbrk+0x68>)
 8000efc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000efe:	4b10      	ldr	r3, [pc, #64]	@ (8000f40 <_sbrk+0x64>)
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	4413      	add	r3, r2
 8000f06:	693a      	ldr	r2, [r7, #16]
 8000f08:	429a      	cmp	r2, r3
 8000f0a:	d207      	bcs.n	8000f1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f0c:	f003 fb2a 	bl	8004564 <__errno>
 8000f10:	4603      	mov	r3, r0
 8000f12:	220c      	movs	r2, #12
 8000f14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f16:	f04f 33ff 	mov.w	r3, #4294967295
 8000f1a:	e009      	b.n	8000f30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f1c:	4b08      	ldr	r3, [pc, #32]	@ (8000f40 <_sbrk+0x64>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f22:	4b07      	ldr	r3, [pc, #28]	@ (8000f40 <_sbrk+0x64>)
 8000f24:	681a      	ldr	r2, [r3, #0]
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	4413      	add	r3, r2
 8000f2a:	4a05      	ldr	r2, [pc, #20]	@ (8000f40 <_sbrk+0x64>)
 8000f2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f2e:	68fb      	ldr	r3, [r7, #12]
}
 8000f30:	4618      	mov	r0, r3
 8000f32:	3718      	adds	r7, #24
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	20020000 	.word	0x20020000
 8000f3c:	00000400 	.word	0x00000400
 8000f40:	200001f0 	.word	0x200001f0
 8000f44:	20000860 	.word	0x20000860

08000f48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f4c:	4b06      	ldr	r3, [pc, #24]	@ (8000f68 <SystemInit+0x20>)
 8000f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f52:	4a05      	ldr	r2, [pc, #20]	@ (8000f68 <SystemInit+0x20>)
 8000f54:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f58:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f5c:	bf00      	nop
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop
 8000f68:	e000ed00 	.word	0xe000ed00

08000f6c <HAL_SPI_TxCpltCallback>:
// Flag pour savoir quand le DMA a fini
static volatile uint8_t spiDmaTransferComplete = 0;

// DMA callback
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI3) {
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a05      	ldr	r2, [pc, #20]	@ (8000f90 <HAL_SPI_TxCpltCallback+0x24>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d102      	bne.n	8000f84 <HAL_SPI_TxCpltCallback+0x18>
        spiDmaTransferComplete = 1;
 8000f7e:	4b05      	ldr	r3, [pc, #20]	@ (8000f94 <HAL_SPI_TxCpltCallback+0x28>)
 8000f80:	2201      	movs	r2, #1
 8000f82:	701a      	strb	r2, [r3, #0]
    }
}
 8000f84:	bf00      	nop
 8000f86:	370c      	adds	r7, #12
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr
 8000f90:	40003c00 	.word	0x40003c00
 8000f94:	200006f4 	.word	0x200006f4

08000f98 <SPI_DMA_Transmit>:

// Transmission SPI via DMA, bloquante
static void SPI_DMA_Transmit(uint8_t *data, uint16_t size)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
 8000fa0:	460b      	mov	r3, r1
 8000fa2:	807b      	strh	r3, [r7, #2]
    spiDmaTransferComplete = 0;
 8000fa4:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd8 <SPI_DMA_Transmit+0x40>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	701a      	strb	r2, [r3, #0]
    if(HAL_SPI_Transmit_DMA(&hspi3, data, size) != HAL_OK){
 8000faa:	887b      	ldrh	r3, [r7, #2]
 8000fac:	461a      	mov	r2, r3
 8000fae:	6879      	ldr	r1, [r7, #4]
 8000fb0:	480a      	ldr	r0, [pc, #40]	@ (8000fdc <SPI_DMA_Transmit+0x44>)
 8000fb2:	f002 fa3f 	bl	8003434 <HAL_SPI_Transmit_DMA>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <SPI_DMA_Transmit+0x28>
        Error_Handler();
 8000fbc:	f7ff fd70 	bl	8000aa0 <Error_Handler>
    }
    while(spiDmaTransferComplete == 0); // attendre la fin
 8000fc0:	bf00      	nop
 8000fc2:	4b05      	ldr	r3, [pc, #20]	@ (8000fd8 <SPI_DMA_Transmit+0x40>)
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d0fa      	beq.n	8000fc2 <SPI_DMA_Transmit+0x2a>
}
 8000fcc:	bf00      	nop
 8000fce:	bf00      	nop
 8000fd0:	3708      	adds	r7, #8
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	200006f4 	.word	0x200006f4
 8000fdc:	200000a4 	.word	0x200000a4

08000fe0 <LCD_WR_REG>:

// Commande LCD
static void LCD_WR_REG(uint8_t reg)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(DC_LCD_GPIO_Port, DC_LCD_Pin, GPIO_PIN_RESET);
 8000fea:	2200      	movs	r2, #0
 8000fec:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ff0:	4805      	ldr	r0, [pc, #20]	@ (8001008 <LCD_WR_REG+0x28>)
 8000ff2:	f001 f8d1 	bl	8002198 <HAL_GPIO_WritePin>
    SPI_DMA_Transmit(&reg, 1);
 8000ff6:	1dfb      	adds	r3, r7, #7
 8000ff8:	2101      	movs	r1, #1
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f7ff ffcc 	bl	8000f98 <SPI_DMA_Transmit>
}
 8001000:	bf00      	nop
 8001002:	3708      	adds	r7, #8
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	40020400 	.word	0x40020400

0800100c <LCD_WR_DATA>:

static void LCD_WR_DATA(uint8_t data)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	4603      	mov	r3, r0
 8001014:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(DC_LCD_GPIO_Port, DC_LCD_Pin, GPIO_PIN_SET);
 8001016:	2201      	movs	r2, #1
 8001018:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800101c:	4805      	ldr	r0, [pc, #20]	@ (8001034 <LCD_WR_DATA+0x28>)
 800101e:	f001 f8bb 	bl	8002198 <HAL_GPIO_WritePin>
    SPI_DMA_Transmit(&data, 1);
 8001022:	1dfb      	adds	r3, r7, #7
 8001024:	2101      	movs	r1, #1
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff ffb6 	bl	8000f98 <SPI_DMA_Transmit>
}
 800102c:	bf00      	nop
 800102e:	3708      	adds	r7, #8
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	40020400 	.word	0x40020400

08001038 <ILI9341_Reset>:

// Reset LCD
void ILI9341_Reset(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RESET_LCD_GPIO_Port, RESET_LCD_Pin, GPIO_PIN_RESET);
 800103c:	2200      	movs	r2, #0
 800103e:	2180      	movs	r1, #128	@ 0x80
 8001040:	4807      	ldr	r0, [pc, #28]	@ (8001060 <ILI9341_Reset+0x28>)
 8001042:	f001 f8a9 	bl	8002198 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8001046:	2032      	movs	r0, #50	@ 0x32
 8001048:	f000 fa7c 	bl	8001544 <HAL_Delay>
    HAL_GPIO_WritePin(RESET_LCD_GPIO_Port, RESET_LCD_Pin, GPIO_PIN_SET);
 800104c:	2201      	movs	r2, #1
 800104e:	2180      	movs	r1, #128	@ 0x80
 8001050:	4803      	ldr	r0, [pc, #12]	@ (8001060 <ILI9341_Reset+0x28>)
 8001052:	f001 f8a1 	bl	8002198 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8001056:	2032      	movs	r0, #50	@ 0x32
 8001058:	f000 fa74 	bl	8001544 <HAL_Delay>
}
 800105c:	bf00      	nop
 800105e:	bd80      	pop	{r7, pc}
 8001060:	40020400 	.word	0x40020400

08001064 <ILI9341_WritePixelToBuffer>:

// ---------- Pixel drawing ----------
static void ILI9341_WritePixelToBuffer(uint16_t x, uint16_t y, uint16_t color)
{
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
 800106a:	4603      	mov	r3, r0
 800106c:	80fb      	strh	r3, [r7, #6]
 800106e:	460b      	mov	r3, r1
 8001070:	80bb      	strh	r3, [r7, #4]
 8001072:	4613      	mov	r3, r2
 8001074:	807b      	strh	r3, [r7, #2]
    if(x >= LCD_WIDTH || y >= LCD_HEIGHT) return;
 8001076:	88fb      	ldrh	r3, [r7, #6]
 8001078:	2bef      	cmp	r3, #239	@ 0xef
 800107a:	d80f      	bhi.n	800109c <ILI9341_WritePixelToBuffer+0x38>
 800107c:	88bb      	ldrh	r3, [r7, #4]
 800107e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001082:	d20b      	bcs.n	800109c <ILI9341_WritePixelToBuffer+0x38>
    frame_buffer[y][x] = color;
 8001084:	88ba      	ldrh	r2, [r7, #4]
 8001086:	88f9      	ldrh	r1, [r7, #6]
 8001088:	4807      	ldr	r0, [pc, #28]	@ (80010a8 <ILI9341_WritePixelToBuffer+0x44>)
 800108a:	4613      	mov	r3, r2
 800108c:	009b      	lsls	r3, r3, #2
 800108e:	4413      	add	r3, r2
 8001090:	00db      	lsls	r3, r3, #3
 8001092:	440b      	add	r3, r1
 8001094:	887a      	ldrh	r2, [r7, #2]
 8001096:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
 800109a:	e000      	b.n	800109e <ILI9341_WritePixelToBuffer+0x3a>
    if(x >= LCD_WIDTH || y >= LCD_HEIGHT) return;
 800109c:	bf00      	nop
}
 800109e:	370c      	adds	r7, #12
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr
 80010a8:	200001f4 	.word	0x200001f4

080010ac <ILI9341_ChangeTime>:

// ---------- Optimized time update ----------
void ILI9341_ChangeTime(uint8_t hours, uint8_t minutes)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b086      	sub	sp, #24
 80010b0:	af02      	add	r7, sp, #8
 80010b2:	4603      	mov	r3, r0
 80010b4:	460a      	mov	r2, r1
 80010b6:	71fb      	strb	r3, [r7, #7]
 80010b8:	4613      	mov	r3, r2
 80010ba:	71bb      	strb	r3, [r7, #6]
    char str[6];
    sprintf(str,"%02u:%02u", hours, minutes);
 80010bc:	79fa      	ldrb	r2, [r7, #7]
 80010be:	79bb      	ldrb	r3, [r7, #6]
 80010c0:	f107 0008 	add.w	r0, r7, #8
 80010c4:	4908      	ldr	r1, [pc, #32]	@ (80010e8 <ILI9341_ChangeTime+0x3c>)
 80010c6:	f003 f905 	bl	80042d4 <siprintf>

    // Ici, seulement redessiner les chiffres qui changent
    ILI9341_DrawString(20, 20, str, 0xFFFF, 0x0000);
 80010ca:	f107 0208 	add.w	r2, r7, #8
 80010ce:	2300      	movs	r3, #0
 80010d0:	9300      	str	r3, [sp, #0]
 80010d2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010d6:	2114      	movs	r1, #20
 80010d8:	2014      	movs	r0, #20
 80010da:	f000 f869 	bl	80011b0 <ILI9341_DrawString>
}
 80010de:	bf00      	nop
 80010e0:	3710      	adds	r7, #16
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	080050d8 	.word	0x080050d8

080010ec <ILI9341_DrawChar>:

// ---------- Character drawing (5x8 font) ----------
void ILI9341_DrawChar(uint16_t x, uint16_t y, char c, uint16_t color, uint16_t bg)
{
 80010ec:	b590      	push	{r4, r7, lr}
 80010ee:	b085      	sub	sp, #20
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4604      	mov	r4, r0
 80010f4:	4608      	mov	r0, r1
 80010f6:	4611      	mov	r1, r2
 80010f8:	461a      	mov	r2, r3
 80010fa:	4623      	mov	r3, r4
 80010fc:	80fb      	strh	r3, [r7, #6]
 80010fe:	4603      	mov	r3, r0
 8001100:	80bb      	strh	r3, [r7, #4]
 8001102:	460b      	mov	r3, r1
 8001104:	70fb      	strb	r3, [r7, #3]
 8001106:	4613      	mov	r3, r2
 8001108:	803b      	strh	r3, [r7, #0]
    if(c < 32 || c > 126) c = '?';
 800110a:	78fb      	ldrb	r3, [r7, #3]
 800110c:	2b1f      	cmp	r3, #31
 800110e:	d902      	bls.n	8001116 <ILI9341_DrawChar+0x2a>
 8001110:	78fb      	ldrb	r3, [r7, #3]
 8001112:	2b7e      	cmp	r3, #126	@ 0x7e
 8001114:	d901      	bls.n	800111a <ILI9341_DrawChar+0x2e>
 8001116:	233f      	movs	r3, #63	@ 0x3f
 8001118:	70fb      	strb	r3, [r7, #3]
    const uint8_t *glyph = FONTS5_8[c-32];
 800111a:	78fb      	ldrb	r3, [r7, #3]
 800111c:	f1a3 0220 	sub.w	r2, r3, #32
 8001120:	4613      	mov	r3, r2
 8001122:	009b      	lsls	r3, r3, #2
 8001124:	4413      	add	r3, r2
 8001126:	4a21      	ldr	r2, [pc, #132]	@ (80011ac <ILI9341_DrawChar+0xc0>)
 8001128:	4413      	add	r3, r2
 800112a:	60bb      	str	r3, [r7, #8]
    for(uint8_t i=0;i<FONT_HEIGHT;i++)
 800112c:	2300      	movs	r3, #0
 800112e:	73fb      	strb	r3, [r7, #15]
 8001130:	e034      	b.n	800119c <ILI9341_DrawChar+0xb0>
        for(uint8_t j=0;j<FONT_WIDTH;j++)
 8001132:	2300      	movs	r3, #0
 8001134:	73bb      	strb	r3, [r7, #14]
 8001136:	e02b      	b.n	8001190 <ILI9341_DrawChar+0xa4>
        {
            if(glyph[j] & (1<<i))
 8001138:	7bbb      	ldrb	r3, [r7, #14]
 800113a:	68ba      	ldr	r2, [r7, #8]
 800113c:	4413      	add	r3, r2
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	461a      	mov	r2, r3
 8001142:	7bfb      	ldrb	r3, [r7, #15]
 8001144:	fa42 f303 	asr.w	r3, r2, r3
 8001148:	f003 0301 	and.w	r3, r3, #1
 800114c:	2b00      	cmp	r3, #0
 800114e:	d00e      	beq.n	800116e <ILI9341_DrawChar+0x82>
                ILI9341_WritePixelToBuffer(x+j, y+i, color);
 8001150:	7bbb      	ldrb	r3, [r7, #14]
 8001152:	b29a      	uxth	r2, r3
 8001154:	88fb      	ldrh	r3, [r7, #6]
 8001156:	4413      	add	r3, r2
 8001158:	b298      	uxth	r0, r3
 800115a:	7bfb      	ldrb	r3, [r7, #15]
 800115c:	b29a      	uxth	r2, r3
 800115e:	88bb      	ldrh	r3, [r7, #4]
 8001160:	4413      	add	r3, r2
 8001162:	b29b      	uxth	r3, r3
 8001164:	883a      	ldrh	r2, [r7, #0]
 8001166:	4619      	mov	r1, r3
 8001168:	f7ff ff7c 	bl	8001064 <ILI9341_WritePixelToBuffer>
 800116c:	e00d      	b.n	800118a <ILI9341_DrawChar+0x9e>
            else
                ILI9341_WritePixelToBuffer(x+j, y+i, bg);
 800116e:	7bbb      	ldrb	r3, [r7, #14]
 8001170:	b29a      	uxth	r2, r3
 8001172:	88fb      	ldrh	r3, [r7, #6]
 8001174:	4413      	add	r3, r2
 8001176:	b298      	uxth	r0, r3
 8001178:	7bfb      	ldrb	r3, [r7, #15]
 800117a:	b29a      	uxth	r2, r3
 800117c:	88bb      	ldrh	r3, [r7, #4]
 800117e:	4413      	add	r3, r2
 8001180:	b29b      	uxth	r3, r3
 8001182:	8c3a      	ldrh	r2, [r7, #32]
 8001184:	4619      	mov	r1, r3
 8001186:	f7ff ff6d 	bl	8001064 <ILI9341_WritePixelToBuffer>
        for(uint8_t j=0;j<FONT_WIDTH;j++)
 800118a:	7bbb      	ldrb	r3, [r7, #14]
 800118c:	3301      	adds	r3, #1
 800118e:	73bb      	strb	r3, [r7, #14]
 8001190:	7bbb      	ldrb	r3, [r7, #14]
 8001192:	2b04      	cmp	r3, #4
 8001194:	d9d0      	bls.n	8001138 <ILI9341_DrawChar+0x4c>
    for(uint8_t i=0;i<FONT_HEIGHT;i++)
 8001196:	7bfb      	ldrb	r3, [r7, #15]
 8001198:	3301      	adds	r3, #1
 800119a:	73fb      	strb	r3, [r7, #15]
 800119c:	7bfb      	ldrb	r3, [r7, #15]
 800119e:	2b07      	cmp	r3, #7
 80011a0:	d9c7      	bls.n	8001132 <ILI9341_DrawChar+0x46>
        }
}
 80011a2:	bf00      	nop
 80011a4:	bf00      	nop
 80011a6:	3714      	adds	r7, #20
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd90      	pop	{r4, r7, pc}
 80011ac:	08005114 	.word	0x08005114

080011b0 <ILI9341_DrawString>:


// ---------- String drawing ----------
void ILI9341_DrawString(uint16_t x, uint16_t y, const char* str, uint16_t color, uint16_t bg)
{
 80011b0:	b590      	push	{r4, r7, lr}
 80011b2:	b087      	sub	sp, #28
 80011b4:	af02      	add	r7, sp, #8
 80011b6:	60ba      	str	r2, [r7, #8]
 80011b8:	461a      	mov	r2, r3
 80011ba:	4603      	mov	r3, r0
 80011bc:	81fb      	strh	r3, [r7, #14]
 80011be:	460b      	mov	r3, r1
 80011c0:	81bb      	strh	r3, [r7, #12]
 80011c2:	4613      	mov	r3, r2
 80011c4:	80fb      	strh	r3, [r7, #6]
    while(*str)
 80011c6:	e00f      	b.n	80011e8 <ILI9341_DrawString+0x38>
    {
        ILI9341_DrawChar(x, y, *str, color, bg);
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	781a      	ldrb	r2, [r3, #0]
 80011cc:	88fc      	ldrh	r4, [r7, #6]
 80011ce:	89b9      	ldrh	r1, [r7, #12]
 80011d0:	89f8      	ldrh	r0, [r7, #14]
 80011d2:	8c3b      	ldrh	r3, [r7, #32]
 80011d4:	9300      	str	r3, [sp, #0]
 80011d6:	4623      	mov	r3, r4
 80011d8:	f7ff ff88 	bl	80010ec <ILI9341_DrawChar>
        x += FONT_WIDTH + 1; // +1 pour interspace
 80011dc:	89fb      	ldrh	r3, [r7, #14]
 80011de:	3306      	adds	r3, #6
 80011e0:	81fb      	strh	r3, [r7, #14]
        str++;
 80011e2:	68bb      	ldr	r3, [r7, #8]
 80011e4:	3301      	adds	r3, #1
 80011e6:	60bb      	str	r3, [r7, #8]
    while(*str)
 80011e8:	68bb      	ldr	r3, [r7, #8]
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d1eb      	bne.n	80011c8 <ILI9341_DrawString+0x18>
    }
}
 80011f0:	bf00      	nop
 80011f2:	bf00      	nop
 80011f4:	3714      	adds	r7, #20
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd90      	pop	{r4, r7, pc}

080011fa <ILI9341_Init>:

// Initialisation minimale ILI9341
void ILI9341_Init(void)
{
 80011fa:	b580      	push	{r7, lr}
 80011fc:	af00      	add	r7, sp, #0
    ILI9341_Reset();
 80011fe:	f7ff ff1b 	bl	8001038 <ILI9341_Reset>

    LCD_WR_REG(0x01); // Software reset
 8001202:	2001      	movs	r0, #1
 8001204:	f7ff feec 	bl	8000fe0 <LCD_WR_REG>
    HAL_Delay(100);
 8001208:	2064      	movs	r0, #100	@ 0x64
 800120a:	f000 f99b 	bl	8001544 <HAL_Delay>

    LCD_WR_REG(0x11); // Sleep out
 800120e:	2011      	movs	r0, #17
 8001210:	f7ff fee6 	bl	8000fe0 <LCD_WR_REG>
    HAL_Delay(120);
 8001214:	2078      	movs	r0, #120	@ 0x78
 8001216:	f000 f995 	bl	8001544 <HAL_Delay>

    LCD_WR_REG(0x3A); // Pixel format
 800121a:	203a      	movs	r0, #58	@ 0x3a
 800121c:	f7ff fee0 	bl	8000fe0 <LCD_WR_REG>
    LCD_WR_DATA(0x55); // 16 bits
 8001220:	2055      	movs	r0, #85	@ 0x55
 8001222:	f7ff fef3 	bl	800100c <LCD_WR_DATA>

    LCD_WR_REG(0x29); // Display ON
 8001226:	2029      	movs	r0, #41	@ 0x29
 8001228:	f7ff feda 	bl	8000fe0 <LCD_WR_REG>
    HAL_Delay(20);
 800122c:	2014      	movs	r0, #20
 800122e:	f000 f989 	bl	8001544 <HAL_Delay>
}
 8001232:	bf00      	nop
 8001234:	bd80      	pop	{r7, pc}

08001236 <ILI9341_SetWindow>:

// Définir une zone d’écriture
void ILI9341_SetWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8001236:	b590      	push	{r4, r7, lr}
 8001238:	b085      	sub	sp, #20
 800123a:	af00      	add	r7, sp, #0
 800123c:	4604      	mov	r4, r0
 800123e:	4608      	mov	r0, r1
 8001240:	4611      	mov	r1, r2
 8001242:	461a      	mov	r2, r3
 8001244:	4623      	mov	r3, r4
 8001246:	80fb      	strh	r3, [r7, #6]
 8001248:	4603      	mov	r3, r0
 800124a:	80bb      	strh	r3, [r7, #4]
 800124c:	460b      	mov	r3, r1
 800124e:	807b      	strh	r3, [r7, #2]
 8001250:	4613      	mov	r3, r2
 8001252:	803b      	strh	r3, [r7, #0]
    uint8_t data[4];

    LCD_WR_REG(0x2A); // Column
 8001254:	202a      	movs	r0, #42	@ 0x2a
 8001256:	f7ff fec3 	bl	8000fe0 <LCD_WR_REG>
    data[0] = x0 >> 8;
 800125a:	88fb      	ldrh	r3, [r7, #6]
 800125c:	0a1b      	lsrs	r3, r3, #8
 800125e:	b29b      	uxth	r3, r3
 8001260:	b2db      	uxtb	r3, r3
 8001262:	733b      	strb	r3, [r7, #12]
    data[1] = x0 & 0xFF;
 8001264:	88fb      	ldrh	r3, [r7, #6]
 8001266:	b2db      	uxtb	r3, r3
 8001268:	737b      	strb	r3, [r7, #13]
    data[2] = x1 >> 8;
 800126a:	887b      	ldrh	r3, [r7, #2]
 800126c:	0a1b      	lsrs	r3, r3, #8
 800126e:	b29b      	uxth	r3, r3
 8001270:	b2db      	uxtb	r3, r3
 8001272:	73bb      	strb	r3, [r7, #14]
    data[3] = x1 & 0xFF;
 8001274:	887b      	ldrh	r3, [r7, #2]
 8001276:	b2db      	uxtb	r3, r3
 8001278:	73fb      	strb	r3, [r7, #15]
    SPI_DMA_Transmit(data, 4);
 800127a:	f107 030c 	add.w	r3, r7, #12
 800127e:	2104      	movs	r1, #4
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff fe89 	bl	8000f98 <SPI_DMA_Transmit>

    LCD_WR_REG(0x2B); // Page
 8001286:	202b      	movs	r0, #43	@ 0x2b
 8001288:	f7ff feaa 	bl	8000fe0 <LCD_WR_REG>
    data[0] = y0 >> 8;
 800128c:	88bb      	ldrh	r3, [r7, #4]
 800128e:	0a1b      	lsrs	r3, r3, #8
 8001290:	b29b      	uxth	r3, r3
 8001292:	b2db      	uxtb	r3, r3
 8001294:	733b      	strb	r3, [r7, #12]
    data[1] = y0 & 0xFF;
 8001296:	88bb      	ldrh	r3, [r7, #4]
 8001298:	b2db      	uxtb	r3, r3
 800129a:	737b      	strb	r3, [r7, #13]
    data[2] = y1 >> 8;
 800129c:	883b      	ldrh	r3, [r7, #0]
 800129e:	0a1b      	lsrs	r3, r3, #8
 80012a0:	b29b      	uxth	r3, r3
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	73bb      	strb	r3, [r7, #14]
    data[3] = y1 & 0xFF;
 80012a6:	883b      	ldrh	r3, [r7, #0]
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	73fb      	strb	r3, [r7, #15]
    SPI_DMA_Transmit(data, 4);
 80012ac:	f107 030c 	add.w	r3, r7, #12
 80012b0:	2104      	movs	r1, #4
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff fe70 	bl	8000f98 <SPI_DMA_Transmit>

    LCD_WR_REG(0x2C); // Memory write
 80012b8:	202c      	movs	r0, #44	@ 0x2c
 80012ba:	f7ff fe91 	bl	8000fe0 <LCD_WR_REG>
}
 80012be:	bf00      	nop
 80012c0:	3714      	adds	r7, #20
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd90      	pop	{r4, r7, pc}

080012c6 <ILI9341_WritePixel>:

// Dessine un pixel
void ILI9341_WritePixel(uint16_t x, uint16_t y, uint16_t color)
{
 80012c6:	b580      	push	{r7, lr}
 80012c8:	b084      	sub	sp, #16
 80012ca:	af00      	add	r7, sp, #0
 80012cc:	4603      	mov	r3, r0
 80012ce:	80fb      	strh	r3, [r7, #6]
 80012d0:	460b      	mov	r3, r1
 80012d2:	80bb      	strh	r3, [r7, #4]
 80012d4:	4613      	mov	r3, r2
 80012d6:	807b      	strh	r3, [r7, #2]
    ILI9341_SetWindow(x, y, x, y);
 80012d8:	88bb      	ldrh	r3, [r7, #4]
 80012da:	88fa      	ldrh	r2, [r7, #6]
 80012dc:	88b9      	ldrh	r1, [r7, #4]
 80012de:	88f8      	ldrh	r0, [r7, #6]
 80012e0:	f7ff ffa9 	bl	8001236 <ILI9341_SetWindow>
    uint8_t data[2] = { color >> 8, color & 0xFF };
 80012e4:	887b      	ldrh	r3, [r7, #2]
 80012e6:	0a1b      	lsrs	r3, r3, #8
 80012e8:	b29b      	uxth	r3, r3
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	733b      	strb	r3, [r7, #12]
 80012ee:	887b      	ldrh	r3, [r7, #2]
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	737b      	strb	r3, [r7, #13]
    SPI_DMA_Transmit(data, 2);
 80012f4:	f107 030c 	add.w	r3, r7, #12
 80012f8:	2102      	movs	r1, #2
 80012fa:	4618      	mov	r0, r3
 80012fc:	f7ff fe4c 	bl	8000f98 <SPI_DMA_Transmit>
}
 8001300:	bf00      	nop
 8001302:	3710      	adds	r7, #16
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}

08001308 <ILI9341_TestScreen>:

// Test : dessine un rectangle plein blanc
void ILI9341_TestScreen(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
    for(uint16_t x=0; x<10; x++){
 800130e:	2300      	movs	r3, #0
 8001310:	80fb      	strh	r3, [r7, #6]
 8001312:	e012      	b.n	800133a <ILI9341_TestScreen+0x32>
        for(uint16_t y=0; y<10; y++){
 8001314:	2300      	movs	r3, #0
 8001316:	80bb      	strh	r3, [r7, #4]
 8001318:	e009      	b.n	800132e <ILI9341_TestScreen+0x26>
            ILI9341_WritePixel(x, y, 0xFFFF);
 800131a:	88b9      	ldrh	r1, [r7, #4]
 800131c:	88fb      	ldrh	r3, [r7, #6]
 800131e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001322:	4618      	mov	r0, r3
 8001324:	f7ff ffcf 	bl	80012c6 <ILI9341_WritePixel>
        for(uint16_t y=0; y<10; y++){
 8001328:	88bb      	ldrh	r3, [r7, #4]
 800132a:	3301      	adds	r3, #1
 800132c:	80bb      	strh	r3, [r7, #4]
 800132e:	88bb      	ldrh	r3, [r7, #4]
 8001330:	2b09      	cmp	r3, #9
 8001332:	d9f2      	bls.n	800131a <ILI9341_TestScreen+0x12>
    for(uint16_t x=0; x<10; x++){
 8001334:	88fb      	ldrh	r3, [r7, #6]
 8001336:	3301      	adds	r3, #1
 8001338:	80fb      	strh	r3, [r7, #6]
 800133a:	88fb      	ldrh	r3, [r7, #6]
 800133c:	2b09      	cmp	r3, #9
 800133e:	d9e9      	bls.n	8001314 <ILI9341_TestScreen+0xc>
        }
    }
}
 8001340:	bf00      	nop
 8001342:	bf00      	nop
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
	...

0800134c <__io_putchar>:
extern UART_HandleTypeDef huart1;
extern UART_HandleTypeDef huart2;


int __io_putchar(int ch)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001354:	1d39      	adds	r1, r7, #4
 8001356:	f04f 33ff 	mov.w	r3, #4294967295
 800135a:	2201      	movs	r2, #1
 800135c:	4807      	ldr	r0, [pc, #28]	@ (800137c <__io_putchar+0x30>)
 800135e:	f002 fadd 	bl	800391c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001362:	1d39      	adds	r1, r7, #4
 8001364:	f04f 33ff 	mov.w	r3, #4294967295
 8001368:	2201      	movs	r2, #1
 800136a:	4805      	ldr	r0, [pc, #20]	@ (8001380 <__io_putchar+0x34>)
 800136c:	f002 fad6 	bl	800391c <HAL_UART_Transmit>
	return ch;
 8001370:	687b      	ldr	r3, [r7, #4]
}
 8001372:	4618      	mov	r0, r3
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	2000015c 	.word	0x2000015c
 8001380:	200001a4 	.word	0x200001a4

08001384 <TIMER_getTime>:

RTC_TimeTypeDef TIMER_getTime()
{
 8001384:	b4b0      	push	{r4, r5, r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
	return Time;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	4a06      	ldr	r2, [pc, #24]	@ (80013a8 <TIMER_getTime+0x24>)
 8001390:	461c      	mov	r4, r3
 8001392:	4615      	mov	r5, r2
 8001394:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001396:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001398:	682b      	ldr	r3, [r5, #0]
 800139a:	6023      	str	r3, [r4, #0]
}
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	370c      	adds	r7, #12
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bcb0      	pop	{r4, r5, r7}
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	200006fc 	.word	0x200006fc

080013ac <TIMER_updateTime>:
	HAL_RTC_GetTime(&hrtc, &Time, RTC_FORMAT_BIN);
	sprintf(timeChar, "%02d:%02d", (char)Time.Hours, (char)Time.Minutes);
}

bool TIMER_updateTime(uint8_t *lastMinutes)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
	printf("Salut toi\n");
 80013b4:	4810      	ldr	r0, [pc, #64]	@ (80013f8 <TIMER_updateTime+0x4c>)
 80013b6:	f002 ff85 	bl	80042c4 <puts>
	HAL_RTC_GetTime(&hrtc, &Time, RTC_FORMAT_BIN);
 80013ba:	2200      	movs	r2, #0
 80013bc:	490f      	ldr	r1, [pc, #60]	@ (80013fc <TIMER_updateTime+0x50>)
 80013be:	4810      	ldr	r0, [pc, #64]	@ (8001400 <TIMER_updateTime+0x54>)
 80013c0:	f001 fdbf 	bl	8002f42 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &Date, RTC_FORMAT_BIN);
 80013c4:	2200      	movs	r2, #0
 80013c6:	490f      	ldr	r1, [pc, #60]	@ (8001404 <TIMER_updateTime+0x58>)
 80013c8:	480d      	ldr	r0, [pc, #52]	@ (8001400 <TIMER_updateTime+0x54>)
 80013ca:	f001 fe9c 	bl	8003106 <HAL_RTC_GetDate>
	if (lastMinutes != &Time.Minutes)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001408 <TIMER_updateTime+0x5c>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d00b      	beq.n	80013ee <TIMER_updateTime+0x42>
	{
		ILI9341_ChangeTime(Time.Hours, Time.Minutes);
 80013d6:	4b09      	ldr	r3, [pc, #36]	@ (80013fc <TIMER_updateTime+0x50>)
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	4a08      	ldr	r2, [pc, #32]	@ (80013fc <TIMER_updateTime+0x50>)
 80013dc:	7852      	ldrb	r2, [r2, #1]
 80013de:	4611      	mov	r1, r2
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff fe63 	bl	80010ac <ILI9341_ChangeTime>
		lastMinutes = &Time.Minutes;
 80013e6:	4b08      	ldr	r3, [pc, #32]	@ (8001408 <TIMER_updateTime+0x5c>)
 80013e8:	607b      	str	r3, [r7, #4]
		return true;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e000      	b.n	80013f0 <TIMER_updateTime+0x44>
	}
	else {
		return false;
 80013ee:	2300      	movs	r3, #0
	}
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3708      	adds	r7, #8
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	080050f0 	.word	0x080050f0
 80013fc:	200006fc 	.word	0x200006fc
 8001400:	20000084 	.word	0x20000084
 8001404:	200006f8 	.word	0x200006f8
 8001408:	200006fd 	.word	0x200006fd

0800140c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800140c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001444 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001410:	f7ff fd9a 	bl	8000f48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001414:	480c      	ldr	r0, [pc, #48]	@ (8001448 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001416:	490d      	ldr	r1, [pc, #52]	@ (800144c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001418:	4a0d      	ldr	r2, [pc, #52]	@ (8001450 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800141a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800141c:	e002      	b.n	8001424 <LoopCopyDataInit>

0800141e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800141e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001420:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001422:	3304      	adds	r3, #4

08001424 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001424:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001426:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001428:	d3f9      	bcc.n	800141e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800142a:	4a0a      	ldr	r2, [pc, #40]	@ (8001454 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800142c:	4c0a      	ldr	r4, [pc, #40]	@ (8001458 <LoopFillZerobss+0x22>)
  movs r3, #0
 800142e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001430:	e001      	b.n	8001436 <LoopFillZerobss>

08001432 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001432:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001434:	3204      	adds	r2, #4

08001436 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001436:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001438:	d3fb      	bcc.n	8001432 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800143a:	f003 f899 	bl	8004570 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800143e:	f7ff f8fd 	bl	800063c <main>
  bx  lr    
 8001442:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001444:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001448:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800144c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001450:	08005340 	.word	0x08005340
  ldr r2, =_sbss
 8001454:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001458:	20000860 	.word	0x20000860

0800145c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800145c:	e7fe      	b.n	800145c <ADC_IRQHandler>
	...

08001460 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001464:	4b0e      	ldr	r3, [pc, #56]	@ (80014a0 <HAL_Init+0x40>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a0d      	ldr	r2, [pc, #52]	@ (80014a0 <HAL_Init+0x40>)
 800146a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800146e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001470:	4b0b      	ldr	r3, [pc, #44]	@ (80014a0 <HAL_Init+0x40>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a0a      	ldr	r2, [pc, #40]	@ (80014a0 <HAL_Init+0x40>)
 8001476:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800147a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800147c:	4b08      	ldr	r3, [pc, #32]	@ (80014a0 <HAL_Init+0x40>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a07      	ldr	r2, [pc, #28]	@ (80014a0 <HAL_Init+0x40>)
 8001482:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001486:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001488:	2003      	movs	r0, #3
 800148a:	f000 f94f 	bl	800172c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800148e:	2000      	movs	r0, #0
 8001490:	f000 f808 	bl	80014a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001494:	f7ff fb0a 	bl	8000aac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001498:	2300      	movs	r3, #0
}
 800149a:	4618      	mov	r0, r3
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	40023c00 	.word	0x40023c00

080014a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014ac:	4b12      	ldr	r3, [pc, #72]	@ (80014f8 <HAL_InitTick+0x54>)
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	4b12      	ldr	r3, [pc, #72]	@ (80014fc <HAL_InitTick+0x58>)
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	4619      	mov	r1, r3
 80014b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80014be:	fbb2 f3f3 	udiv	r3, r2, r3
 80014c2:	4618      	mov	r0, r3
 80014c4:	f000 f967 	bl	8001796 <HAL_SYSTICK_Config>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014ce:	2301      	movs	r3, #1
 80014d0:	e00e      	b.n	80014f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2b0f      	cmp	r3, #15
 80014d6:	d80a      	bhi.n	80014ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014d8:	2200      	movs	r2, #0
 80014da:	6879      	ldr	r1, [r7, #4]
 80014dc:	f04f 30ff 	mov.w	r0, #4294967295
 80014e0:	f000 f92f 	bl	8001742 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014e4:	4a06      	ldr	r2, [pc, #24]	@ (8001500 <HAL_InitTick+0x5c>)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014ea:	2300      	movs	r3, #0
 80014ec:	e000      	b.n	80014f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	3708      	adds	r7, #8
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	20000000 	.word	0x20000000
 80014fc:	20000008 	.word	0x20000008
 8001500:	20000004 	.word	0x20000004

08001504 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001508:	4b06      	ldr	r3, [pc, #24]	@ (8001524 <HAL_IncTick+0x20>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	461a      	mov	r2, r3
 800150e:	4b06      	ldr	r3, [pc, #24]	@ (8001528 <HAL_IncTick+0x24>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4413      	add	r3, r2
 8001514:	4a04      	ldr	r2, [pc, #16]	@ (8001528 <HAL_IncTick+0x24>)
 8001516:	6013      	str	r3, [r2, #0]
}
 8001518:	bf00      	nop
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	20000008 	.word	0x20000008
 8001528:	20000710 	.word	0x20000710

0800152c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  return uwTick;
 8001530:	4b03      	ldr	r3, [pc, #12]	@ (8001540 <HAL_GetTick+0x14>)
 8001532:	681b      	ldr	r3, [r3, #0]
}
 8001534:	4618      	mov	r0, r3
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	20000710 	.word	0x20000710

08001544 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b084      	sub	sp, #16
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800154c:	f7ff ffee 	bl	800152c <HAL_GetTick>
 8001550:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800155c:	d005      	beq.n	800156a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800155e:	4b0a      	ldr	r3, [pc, #40]	@ (8001588 <HAL_Delay+0x44>)
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	461a      	mov	r2, r3
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	4413      	add	r3, r2
 8001568:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800156a:	bf00      	nop
 800156c:	f7ff ffde 	bl	800152c <HAL_GetTick>
 8001570:	4602      	mov	r2, r0
 8001572:	68bb      	ldr	r3, [r7, #8]
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	68fa      	ldr	r2, [r7, #12]
 8001578:	429a      	cmp	r2, r3
 800157a:	d8f7      	bhi.n	800156c <HAL_Delay+0x28>
  {
  }
}
 800157c:	bf00      	nop
 800157e:	bf00      	nop
 8001580:	3710      	adds	r7, #16
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	20000008 	.word	0x20000008

0800158c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800158c:	b480      	push	{r7}
 800158e:	b085      	sub	sp, #20
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	f003 0307 	and.w	r3, r3, #7
 800159a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800159c:	4b0c      	ldr	r3, [pc, #48]	@ (80015d0 <__NVIC_SetPriorityGrouping+0x44>)
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015a2:	68ba      	ldr	r2, [r7, #8]
 80015a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015a8:	4013      	ands	r3, r2
 80015aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015be:	4a04      	ldr	r2, [pc, #16]	@ (80015d0 <__NVIC_SetPriorityGrouping+0x44>)
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	60d3      	str	r3, [r2, #12]
}
 80015c4:	bf00      	nop
 80015c6:	3714      	adds	r7, #20
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr
 80015d0:	e000ed00 	.word	0xe000ed00

080015d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015d8:	4b04      	ldr	r3, [pc, #16]	@ (80015ec <__NVIC_GetPriorityGrouping+0x18>)
 80015da:	68db      	ldr	r3, [r3, #12]
 80015dc:	0a1b      	lsrs	r3, r3, #8
 80015de:	f003 0307 	and.w	r3, r3, #7
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr
 80015ec:	e000ed00 	.word	0xe000ed00

080015f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	4603      	mov	r3, r0
 80015f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	db0b      	blt.n	800161a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001602:	79fb      	ldrb	r3, [r7, #7]
 8001604:	f003 021f 	and.w	r2, r3, #31
 8001608:	4907      	ldr	r1, [pc, #28]	@ (8001628 <__NVIC_EnableIRQ+0x38>)
 800160a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800160e:	095b      	lsrs	r3, r3, #5
 8001610:	2001      	movs	r0, #1
 8001612:	fa00 f202 	lsl.w	r2, r0, r2
 8001616:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800161a:	bf00      	nop
 800161c:	370c      	adds	r7, #12
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	e000e100 	.word	0xe000e100

0800162c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
 8001632:	4603      	mov	r3, r0
 8001634:	6039      	str	r1, [r7, #0]
 8001636:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001638:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800163c:	2b00      	cmp	r3, #0
 800163e:	db0a      	blt.n	8001656 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	b2da      	uxtb	r2, r3
 8001644:	490c      	ldr	r1, [pc, #48]	@ (8001678 <__NVIC_SetPriority+0x4c>)
 8001646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800164a:	0112      	lsls	r2, r2, #4
 800164c:	b2d2      	uxtb	r2, r2
 800164e:	440b      	add	r3, r1
 8001650:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001654:	e00a      	b.n	800166c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	b2da      	uxtb	r2, r3
 800165a:	4908      	ldr	r1, [pc, #32]	@ (800167c <__NVIC_SetPriority+0x50>)
 800165c:	79fb      	ldrb	r3, [r7, #7]
 800165e:	f003 030f 	and.w	r3, r3, #15
 8001662:	3b04      	subs	r3, #4
 8001664:	0112      	lsls	r2, r2, #4
 8001666:	b2d2      	uxtb	r2, r2
 8001668:	440b      	add	r3, r1
 800166a:	761a      	strb	r2, [r3, #24]
}
 800166c:	bf00      	nop
 800166e:	370c      	adds	r7, #12
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr
 8001678:	e000e100 	.word	0xe000e100
 800167c:	e000ed00 	.word	0xe000ed00

08001680 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001680:	b480      	push	{r7}
 8001682:	b089      	sub	sp, #36	@ 0x24
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	60b9      	str	r1, [r7, #8]
 800168a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	f003 0307 	and.w	r3, r3, #7
 8001692:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001694:	69fb      	ldr	r3, [r7, #28]
 8001696:	f1c3 0307 	rsb	r3, r3, #7
 800169a:	2b04      	cmp	r3, #4
 800169c:	bf28      	it	cs
 800169e:	2304      	movcs	r3, #4
 80016a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016a2:	69fb      	ldr	r3, [r7, #28]
 80016a4:	3304      	adds	r3, #4
 80016a6:	2b06      	cmp	r3, #6
 80016a8:	d902      	bls.n	80016b0 <NVIC_EncodePriority+0x30>
 80016aa:	69fb      	ldr	r3, [r7, #28]
 80016ac:	3b03      	subs	r3, #3
 80016ae:	e000      	b.n	80016b2 <NVIC_EncodePriority+0x32>
 80016b0:	2300      	movs	r3, #0
 80016b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016b4:	f04f 32ff 	mov.w	r2, #4294967295
 80016b8:	69bb      	ldr	r3, [r7, #24]
 80016ba:	fa02 f303 	lsl.w	r3, r2, r3
 80016be:	43da      	mvns	r2, r3
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	401a      	ands	r2, r3
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016c8:	f04f 31ff 	mov.w	r1, #4294967295
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	fa01 f303 	lsl.w	r3, r1, r3
 80016d2:	43d9      	mvns	r1, r3
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016d8:	4313      	orrs	r3, r2
         );
}
 80016da:	4618      	mov	r0, r3
 80016dc:	3724      	adds	r7, #36	@ 0x24
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr
	...

080016e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	3b01      	subs	r3, #1
 80016f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016f8:	d301      	bcc.n	80016fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016fa:	2301      	movs	r3, #1
 80016fc:	e00f      	b.n	800171e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001728 <SysTick_Config+0x40>)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	3b01      	subs	r3, #1
 8001704:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001706:	210f      	movs	r1, #15
 8001708:	f04f 30ff 	mov.w	r0, #4294967295
 800170c:	f7ff ff8e 	bl	800162c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001710:	4b05      	ldr	r3, [pc, #20]	@ (8001728 <SysTick_Config+0x40>)
 8001712:	2200      	movs	r2, #0
 8001714:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001716:	4b04      	ldr	r3, [pc, #16]	@ (8001728 <SysTick_Config+0x40>)
 8001718:	2207      	movs	r2, #7
 800171a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800171c:	2300      	movs	r3, #0
}
 800171e:	4618      	mov	r0, r3
 8001720:	3708      	adds	r7, #8
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	e000e010 	.word	0xe000e010

0800172c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001734:	6878      	ldr	r0, [r7, #4]
 8001736:	f7ff ff29 	bl	800158c <__NVIC_SetPriorityGrouping>
}
 800173a:	bf00      	nop
 800173c:	3708      	adds	r7, #8
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}

08001742 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001742:	b580      	push	{r7, lr}
 8001744:	b086      	sub	sp, #24
 8001746:	af00      	add	r7, sp, #0
 8001748:	4603      	mov	r3, r0
 800174a:	60b9      	str	r1, [r7, #8]
 800174c:	607a      	str	r2, [r7, #4]
 800174e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001750:	2300      	movs	r3, #0
 8001752:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001754:	f7ff ff3e 	bl	80015d4 <__NVIC_GetPriorityGrouping>
 8001758:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800175a:	687a      	ldr	r2, [r7, #4]
 800175c:	68b9      	ldr	r1, [r7, #8]
 800175e:	6978      	ldr	r0, [r7, #20]
 8001760:	f7ff ff8e 	bl	8001680 <NVIC_EncodePriority>
 8001764:	4602      	mov	r2, r0
 8001766:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800176a:	4611      	mov	r1, r2
 800176c:	4618      	mov	r0, r3
 800176e:	f7ff ff5d 	bl	800162c <__NVIC_SetPriority>
}
 8001772:	bf00      	nop
 8001774:	3718      	adds	r7, #24
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}

0800177a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800177a:	b580      	push	{r7, lr}
 800177c:	b082      	sub	sp, #8
 800177e:	af00      	add	r7, sp, #0
 8001780:	4603      	mov	r3, r0
 8001782:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001784:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001788:	4618      	mov	r0, r3
 800178a:	f7ff ff31 	bl	80015f0 <__NVIC_EnableIRQ>
}
 800178e:	bf00      	nop
 8001790:	3708      	adds	r7, #8
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}

08001796 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001796:	b580      	push	{r7, lr}
 8001798:	b082      	sub	sp, #8
 800179a:	af00      	add	r7, sp, #0
 800179c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f7ff ffa2 	bl	80016e8 <SysTick_Config>
 80017a4:	4603      	mov	r3, r0
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
	...

080017b0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b086      	sub	sp, #24
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80017b8:	2300      	movs	r3, #0
 80017ba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80017bc:	f7ff feb6 	bl	800152c <HAL_GetTick>
 80017c0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d101      	bne.n	80017cc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80017c8:	2301      	movs	r3, #1
 80017ca:	e099      	b.n	8001900 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2202      	movs	r2, #2
 80017d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2200      	movs	r2, #0
 80017d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f022 0201 	bic.w	r2, r2, #1
 80017ea:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017ec:	e00f      	b.n	800180e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80017ee:	f7ff fe9d 	bl	800152c <HAL_GetTick>
 80017f2:	4602      	mov	r2, r0
 80017f4:	693b      	ldr	r3, [r7, #16]
 80017f6:	1ad3      	subs	r3, r2, r3
 80017f8:	2b05      	cmp	r3, #5
 80017fa:	d908      	bls.n	800180e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2220      	movs	r2, #32
 8001800:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2203      	movs	r2, #3
 8001806:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800180a:	2303      	movs	r3, #3
 800180c:	e078      	b.n	8001900 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f003 0301 	and.w	r3, r3, #1
 8001818:	2b00      	cmp	r3, #0
 800181a:	d1e8      	bne.n	80017ee <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001824:	697a      	ldr	r2, [r7, #20]
 8001826:	4b38      	ldr	r3, [pc, #224]	@ (8001908 <HAL_DMA_Init+0x158>)
 8001828:	4013      	ands	r3, r2
 800182a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	685a      	ldr	r2, [r3, #4]
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800183a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	691b      	ldr	r3, [r3, #16]
 8001840:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001846:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	699b      	ldr	r3, [r3, #24]
 800184c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001852:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6a1b      	ldr	r3, [r3, #32]
 8001858:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800185a:	697a      	ldr	r2, [r7, #20]
 800185c:	4313      	orrs	r3, r2
 800185e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001864:	2b04      	cmp	r3, #4
 8001866:	d107      	bne.n	8001878 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001870:	4313      	orrs	r3, r2
 8001872:	697a      	ldr	r2, [r7, #20]
 8001874:	4313      	orrs	r3, r2
 8001876:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	697a      	ldr	r2, [r7, #20]
 800187e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	695b      	ldr	r3, [r3, #20]
 8001886:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	f023 0307 	bic.w	r3, r3, #7
 800188e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001894:	697a      	ldr	r2, [r7, #20]
 8001896:	4313      	orrs	r3, r2
 8001898:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800189e:	2b04      	cmp	r3, #4
 80018a0:	d117      	bne.n	80018d2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018a6:	697a      	ldr	r2, [r7, #20]
 80018a8:	4313      	orrs	r3, r2
 80018aa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d00e      	beq.n	80018d2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80018b4:	6878      	ldr	r0, [r7, #4]
 80018b6:	f000 fa6f 	bl	8001d98 <DMA_CheckFifoParam>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d008      	beq.n	80018d2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2240      	movs	r2, #64	@ 0x40
 80018c4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2201      	movs	r2, #1
 80018ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80018ce:	2301      	movs	r3, #1
 80018d0:	e016      	b.n	8001900 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	697a      	ldr	r2, [r7, #20]
 80018d8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80018da:	6878      	ldr	r0, [r7, #4]
 80018dc:	f000 fa26 	bl	8001d2c <DMA_CalcBaseAndBitshift>
 80018e0:	4603      	mov	r3, r0
 80018e2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018e8:	223f      	movs	r2, #63	@ 0x3f
 80018ea:	409a      	lsls	r2, r3
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2200      	movs	r2, #0
 80018f4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2201      	movs	r2, #1
 80018fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80018fe:	2300      	movs	r3, #0
}
 8001900:	4618      	mov	r0, r3
 8001902:	3718      	adds	r7, #24
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	f010803f 	.word	0xf010803f

0800190c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b086      	sub	sp, #24
 8001910:	af00      	add	r7, sp, #0
 8001912:	60f8      	str	r0, [r7, #12]
 8001914:	60b9      	str	r1, [r7, #8]
 8001916:	607a      	str	r2, [r7, #4]
 8001918:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800191a:	2300      	movs	r3, #0
 800191c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001922:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800192a:	2b01      	cmp	r3, #1
 800192c:	d101      	bne.n	8001932 <HAL_DMA_Start_IT+0x26>
 800192e:	2302      	movs	r3, #2
 8001930:	e040      	b.n	80019b4 <HAL_DMA_Start_IT+0xa8>
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	2201      	movs	r2, #1
 8001936:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001940:	b2db      	uxtb	r3, r3
 8001942:	2b01      	cmp	r3, #1
 8001944:	d12f      	bne.n	80019a6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	2202      	movs	r2, #2
 800194a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	2200      	movs	r2, #0
 8001952:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	687a      	ldr	r2, [r7, #4]
 8001958:	68b9      	ldr	r1, [r7, #8]
 800195a:	68f8      	ldr	r0, [r7, #12]
 800195c:	f000 f9b8 	bl	8001cd0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001964:	223f      	movs	r2, #63	@ 0x3f
 8001966:	409a      	lsls	r2, r3
 8001968:	693b      	ldr	r3, [r7, #16]
 800196a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f042 0216 	orr.w	r2, r2, #22
 800197a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001980:	2b00      	cmp	r3, #0
 8001982:	d007      	beq.n	8001994 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	681a      	ldr	r2, [r3, #0]
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f042 0208 	orr.w	r2, r2, #8
 8001992:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f042 0201 	orr.w	r2, r2, #1
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	e005      	b.n	80019b2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	2200      	movs	r2, #0
 80019aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80019ae:	2302      	movs	r3, #2
 80019b0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80019b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	3718      	adds	r7, #24
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}

080019bc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b086      	sub	sp, #24
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80019c4:	2300      	movs	r3, #0
 80019c6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80019c8:	4b8e      	ldr	r3, [pc, #568]	@ (8001c04 <HAL_DMA_IRQHandler+0x248>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a8e      	ldr	r2, [pc, #568]	@ (8001c08 <HAL_DMA_IRQHandler+0x24c>)
 80019ce:	fba2 2303 	umull	r2, r3, r2, r3
 80019d2:	0a9b      	lsrs	r3, r3, #10
 80019d4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019da:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019e6:	2208      	movs	r2, #8
 80019e8:	409a      	lsls	r2, r3
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	4013      	ands	r3, r2
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d01a      	beq.n	8001a28 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f003 0304 	and.w	r3, r3, #4
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d013      	beq.n	8001a28 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	681a      	ldr	r2, [r3, #0]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f022 0204 	bic.w	r2, r2, #4
 8001a0e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a14:	2208      	movs	r2, #8
 8001a16:	409a      	lsls	r2, r3
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a20:	f043 0201 	orr.w	r2, r3, #1
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	409a      	lsls	r2, r3
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	4013      	ands	r3, r2
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d012      	beq.n	8001a5e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	695b      	ldr	r3, [r3, #20]
 8001a3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d00b      	beq.n	8001a5e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	409a      	lsls	r2, r3
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a56:	f043 0202 	orr.w	r2, r3, #2
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a62:	2204      	movs	r2, #4
 8001a64:	409a      	lsls	r2, r3
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	4013      	ands	r3, r2
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d012      	beq.n	8001a94 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f003 0302 	and.w	r3, r3, #2
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d00b      	beq.n	8001a94 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a80:	2204      	movs	r2, #4
 8001a82:	409a      	lsls	r2, r3
 8001a84:	693b      	ldr	r3, [r7, #16]
 8001a86:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a8c:	f043 0204 	orr.w	r2, r3, #4
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a98:	2210      	movs	r2, #16
 8001a9a:	409a      	lsls	r2, r3
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d043      	beq.n	8001b2c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f003 0308 	and.w	r3, r3, #8
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d03c      	beq.n	8001b2c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ab6:	2210      	movs	r2, #16
 8001ab8:	409a      	lsls	r2, r3
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d018      	beq.n	8001afe <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d108      	bne.n	8001aec <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d024      	beq.n	8001b2c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	4798      	blx	r3
 8001aea:	e01f      	b.n	8001b2c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d01b      	beq.n	8001b2c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	4798      	blx	r3
 8001afc:	e016      	b.n	8001b2c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d107      	bne.n	8001b1c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f022 0208 	bic.w	r2, r2, #8
 8001b1a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d003      	beq.n	8001b2c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b28:	6878      	ldr	r0, [r7, #4]
 8001b2a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b30:	2220      	movs	r2, #32
 8001b32:	409a      	lsls	r2, r3
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	4013      	ands	r3, r2
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	f000 808f 	beq.w	8001c5c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f003 0310 	and.w	r3, r3, #16
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	f000 8087 	beq.w	8001c5c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b52:	2220      	movs	r2, #32
 8001b54:	409a      	lsls	r2, r3
 8001b56:	693b      	ldr	r3, [r7, #16]
 8001b58:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	2b05      	cmp	r3, #5
 8001b64:	d136      	bne.n	8001bd4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f022 0216 	bic.w	r2, r2, #22
 8001b74:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	695a      	ldr	r2, [r3, #20]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001b84:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d103      	bne.n	8001b96 <HAL_DMA_IRQHandler+0x1da>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d007      	beq.n	8001ba6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	681a      	ldr	r2, [r3, #0]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f022 0208 	bic.w	r2, r2, #8
 8001ba4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001baa:	223f      	movs	r2, #63	@ 0x3f
 8001bac:	409a      	lsls	r2, r3
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d07e      	beq.n	8001cc8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	4798      	blx	r3
        }
        return;
 8001bd2:	e079      	b.n	8001cc8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d01d      	beq.n	8001c1e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d10d      	bne.n	8001c0c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d031      	beq.n	8001c5c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bfc:	6878      	ldr	r0, [r7, #4]
 8001bfe:	4798      	blx	r3
 8001c00:	e02c      	b.n	8001c5c <HAL_DMA_IRQHandler+0x2a0>
 8001c02:	bf00      	nop
 8001c04:	20000000 	.word	0x20000000
 8001c08:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d023      	beq.n	8001c5c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	4798      	blx	r3
 8001c1c:	e01e      	b.n	8001c5c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d10f      	bne.n	8001c4c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f022 0210 	bic.w	r2, r2, #16
 8001c3a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2201      	movs	r2, #1
 8001c40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2200      	movs	r2, #0
 8001c48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d003      	beq.n	8001c5c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c58:	6878      	ldr	r0, [r7, #4]
 8001c5a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d032      	beq.n	8001cca <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c68:	f003 0301 	and.w	r3, r3, #1
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d022      	beq.n	8001cb6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2205      	movs	r2, #5
 8001c74:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f022 0201 	bic.w	r2, r2, #1
 8001c86:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	3301      	adds	r3, #1
 8001c8c:	60bb      	str	r3, [r7, #8]
 8001c8e:	697a      	ldr	r2, [r7, #20]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d307      	bcc.n	8001ca4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 0301 	and.w	r3, r3, #1
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d1f2      	bne.n	8001c88 <HAL_DMA_IRQHandler+0x2cc>
 8001ca2:	e000      	b.n	8001ca6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001ca4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2201      	movs	r2, #1
 8001caa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d005      	beq.n	8001cca <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	4798      	blx	r3
 8001cc6:	e000      	b.n	8001cca <HAL_DMA_IRQHandler+0x30e>
        return;
 8001cc8:	bf00      	nop
    }
  }
}
 8001cca:	3718      	adds	r7, #24
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}

08001cd0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	60b9      	str	r1, [r7, #8]
 8001cda:	607a      	str	r2, [r7, #4]
 8001cdc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001cec:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	683a      	ldr	r2, [r7, #0]
 8001cf4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	2b40      	cmp	r3, #64	@ 0x40
 8001cfc:	d108      	bne.n	8001d10 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	687a      	ldr	r2, [r7, #4]
 8001d04:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	68ba      	ldr	r2, [r7, #8]
 8001d0c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001d0e:	e007      	b.n	8001d20 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	68ba      	ldr	r2, [r7, #8]
 8001d16:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	687a      	ldr	r2, [r7, #4]
 8001d1e:	60da      	str	r2, [r3, #12]
}
 8001d20:	bf00      	nop
 8001d22:	3714      	adds	r7, #20
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b085      	sub	sp, #20
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	3b10      	subs	r3, #16
 8001d3c:	4a14      	ldr	r2, [pc, #80]	@ (8001d90 <DMA_CalcBaseAndBitshift+0x64>)
 8001d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d42:	091b      	lsrs	r3, r3, #4
 8001d44:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001d46:	4a13      	ldr	r2, [pc, #76]	@ (8001d94 <DMA_CalcBaseAndBitshift+0x68>)
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	4413      	add	r3, r2
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	461a      	mov	r2, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	2b03      	cmp	r3, #3
 8001d58:	d909      	bls.n	8001d6e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001d62:	f023 0303 	bic.w	r3, r3, #3
 8001d66:	1d1a      	adds	r2, r3, #4
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	659a      	str	r2, [r3, #88]	@ 0x58
 8001d6c:	e007      	b.n	8001d7e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001d76:	f023 0303 	bic.w	r3, r3, #3
 8001d7a:	687a      	ldr	r2, [r7, #4]
 8001d7c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3714      	adds	r7, #20
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	aaaaaaab 	.word	0xaaaaaaab
 8001d94:	080052f4 	.word	0x080052f4

08001d98 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b085      	sub	sp, #20
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001da0:	2300      	movs	r3, #0
 8001da2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001da8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	699b      	ldr	r3, [r3, #24]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d11f      	bne.n	8001df2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	2b03      	cmp	r3, #3
 8001db6:	d856      	bhi.n	8001e66 <DMA_CheckFifoParam+0xce>
 8001db8:	a201      	add	r2, pc, #4	@ (adr r2, 8001dc0 <DMA_CheckFifoParam+0x28>)
 8001dba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dbe:	bf00      	nop
 8001dc0:	08001dd1 	.word	0x08001dd1
 8001dc4:	08001de3 	.word	0x08001de3
 8001dc8:	08001dd1 	.word	0x08001dd1
 8001dcc:	08001e67 	.word	0x08001e67
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dd4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d046      	beq.n	8001e6a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001de0:	e043      	b.n	8001e6a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001de6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001dea:	d140      	bne.n	8001e6e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001dec:	2301      	movs	r3, #1
 8001dee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001df0:	e03d      	b.n	8001e6e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	699b      	ldr	r3, [r3, #24]
 8001df6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001dfa:	d121      	bne.n	8001e40 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	2b03      	cmp	r3, #3
 8001e00:	d837      	bhi.n	8001e72 <DMA_CheckFifoParam+0xda>
 8001e02:	a201      	add	r2, pc, #4	@ (adr r2, 8001e08 <DMA_CheckFifoParam+0x70>)
 8001e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e08:	08001e19 	.word	0x08001e19
 8001e0c:	08001e1f 	.word	0x08001e1f
 8001e10:	08001e19 	.word	0x08001e19
 8001e14:	08001e31 	.word	0x08001e31
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	73fb      	strb	r3, [r7, #15]
      break;
 8001e1c:	e030      	b.n	8001e80 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e22:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d025      	beq.n	8001e76 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e2e:	e022      	b.n	8001e76 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e34:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001e38:	d11f      	bne.n	8001e7a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001e3e:	e01c      	b.n	8001e7a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	2b02      	cmp	r3, #2
 8001e44:	d903      	bls.n	8001e4e <DMA_CheckFifoParam+0xb6>
 8001e46:	68bb      	ldr	r3, [r7, #8]
 8001e48:	2b03      	cmp	r3, #3
 8001e4a:	d003      	beq.n	8001e54 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001e4c:	e018      	b.n	8001e80 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	73fb      	strb	r3, [r7, #15]
      break;
 8001e52:	e015      	b.n	8001e80 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e58:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d00e      	beq.n	8001e7e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001e60:	2301      	movs	r3, #1
 8001e62:	73fb      	strb	r3, [r7, #15]
      break;
 8001e64:	e00b      	b.n	8001e7e <DMA_CheckFifoParam+0xe6>
      break;
 8001e66:	bf00      	nop
 8001e68:	e00a      	b.n	8001e80 <DMA_CheckFifoParam+0xe8>
      break;
 8001e6a:	bf00      	nop
 8001e6c:	e008      	b.n	8001e80 <DMA_CheckFifoParam+0xe8>
      break;
 8001e6e:	bf00      	nop
 8001e70:	e006      	b.n	8001e80 <DMA_CheckFifoParam+0xe8>
      break;
 8001e72:	bf00      	nop
 8001e74:	e004      	b.n	8001e80 <DMA_CheckFifoParam+0xe8>
      break;
 8001e76:	bf00      	nop
 8001e78:	e002      	b.n	8001e80 <DMA_CheckFifoParam+0xe8>
      break;   
 8001e7a:	bf00      	nop
 8001e7c:	e000      	b.n	8001e80 <DMA_CheckFifoParam+0xe8>
      break;
 8001e7e:	bf00      	nop
    }
  } 
  
  return status; 
 8001e80:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	3714      	adds	r7, #20
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop

08001e90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b089      	sub	sp, #36	@ 0x24
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	61fb      	str	r3, [r7, #28]
 8001eaa:	e159      	b.n	8002160 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001eac:	2201      	movs	r2, #1
 8001eae:	69fb      	ldr	r3, [r7, #28]
 8001eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	697a      	ldr	r2, [r7, #20]
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ec0:	693a      	ldr	r2, [r7, #16]
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	f040 8148 	bne.w	800215a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	f003 0303 	and.w	r3, r3, #3
 8001ed2:	2b01      	cmp	r3, #1
 8001ed4:	d005      	beq.n	8001ee2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ede:	2b02      	cmp	r3, #2
 8001ee0:	d130      	bne.n	8001f44 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	689b      	ldr	r3, [r3, #8]
 8001ee6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ee8:	69fb      	ldr	r3, [r7, #28]
 8001eea:	005b      	lsls	r3, r3, #1
 8001eec:	2203      	movs	r2, #3
 8001eee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef2:	43db      	mvns	r3, r3
 8001ef4:	69ba      	ldr	r2, [r7, #24]
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	68da      	ldr	r2, [r3, #12]
 8001efe:	69fb      	ldr	r3, [r7, #28]
 8001f00:	005b      	lsls	r3, r3, #1
 8001f02:	fa02 f303 	lsl.w	r3, r2, r3
 8001f06:	69ba      	ldr	r2, [r7, #24]
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	69ba      	ldr	r2, [r7, #24]
 8001f10:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f18:	2201      	movs	r2, #1
 8001f1a:	69fb      	ldr	r3, [r7, #28]
 8001f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f20:	43db      	mvns	r3, r3
 8001f22:	69ba      	ldr	r2, [r7, #24]
 8001f24:	4013      	ands	r3, r2
 8001f26:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	091b      	lsrs	r3, r3, #4
 8001f2e:	f003 0201 	and.w	r2, r3, #1
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	fa02 f303 	lsl.w	r3, r2, r3
 8001f38:	69ba      	ldr	r2, [r7, #24]
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	69ba      	ldr	r2, [r7, #24]
 8001f42:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	f003 0303 	and.w	r3, r3, #3
 8001f4c:	2b03      	cmp	r3, #3
 8001f4e:	d017      	beq.n	8001f80 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	68db      	ldr	r3, [r3, #12]
 8001f54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	005b      	lsls	r3, r3, #1
 8001f5a:	2203      	movs	r2, #3
 8001f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f60:	43db      	mvns	r3, r3
 8001f62:	69ba      	ldr	r2, [r7, #24]
 8001f64:	4013      	ands	r3, r2
 8001f66:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	689a      	ldr	r2, [r3, #8]
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	005b      	lsls	r3, r3, #1
 8001f70:	fa02 f303 	lsl.w	r3, r2, r3
 8001f74:	69ba      	ldr	r2, [r7, #24]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	69ba      	ldr	r2, [r7, #24]
 8001f7e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f003 0303 	and.w	r3, r3, #3
 8001f88:	2b02      	cmp	r3, #2
 8001f8a:	d123      	bne.n	8001fd4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f8c:	69fb      	ldr	r3, [r7, #28]
 8001f8e:	08da      	lsrs	r2, r3, #3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	3208      	adds	r2, #8
 8001f94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f98:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	f003 0307 	and.w	r3, r3, #7
 8001fa0:	009b      	lsls	r3, r3, #2
 8001fa2:	220f      	movs	r2, #15
 8001fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa8:	43db      	mvns	r3, r3
 8001faa:	69ba      	ldr	r2, [r7, #24]
 8001fac:	4013      	ands	r3, r2
 8001fae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	691a      	ldr	r2, [r3, #16]
 8001fb4:	69fb      	ldr	r3, [r7, #28]
 8001fb6:	f003 0307 	and.w	r3, r3, #7
 8001fba:	009b      	lsls	r3, r3, #2
 8001fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc0:	69ba      	ldr	r2, [r7, #24]
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001fc6:	69fb      	ldr	r3, [r7, #28]
 8001fc8:	08da      	lsrs	r2, r3, #3
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	3208      	adds	r2, #8
 8001fce:	69b9      	ldr	r1, [r7, #24]
 8001fd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001fda:	69fb      	ldr	r3, [r7, #28]
 8001fdc:	005b      	lsls	r3, r3, #1
 8001fde:	2203      	movs	r2, #3
 8001fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe4:	43db      	mvns	r3, r3
 8001fe6:	69ba      	ldr	r2, [r7, #24]
 8001fe8:	4013      	ands	r3, r2
 8001fea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	f003 0203 	and.w	r2, r3, #3
 8001ff4:	69fb      	ldr	r3, [r7, #28]
 8001ff6:	005b      	lsls	r3, r3, #1
 8001ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffc:	69ba      	ldr	r2, [r7, #24]
 8001ffe:	4313      	orrs	r3, r2
 8002000:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	69ba      	ldr	r2, [r7, #24]
 8002006:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002010:	2b00      	cmp	r3, #0
 8002012:	f000 80a2 	beq.w	800215a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002016:	2300      	movs	r3, #0
 8002018:	60fb      	str	r3, [r7, #12]
 800201a:	4b57      	ldr	r3, [pc, #348]	@ (8002178 <HAL_GPIO_Init+0x2e8>)
 800201c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800201e:	4a56      	ldr	r2, [pc, #344]	@ (8002178 <HAL_GPIO_Init+0x2e8>)
 8002020:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002024:	6453      	str	r3, [r2, #68]	@ 0x44
 8002026:	4b54      	ldr	r3, [pc, #336]	@ (8002178 <HAL_GPIO_Init+0x2e8>)
 8002028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800202a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800202e:	60fb      	str	r3, [r7, #12]
 8002030:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002032:	4a52      	ldr	r2, [pc, #328]	@ (800217c <HAL_GPIO_Init+0x2ec>)
 8002034:	69fb      	ldr	r3, [r7, #28]
 8002036:	089b      	lsrs	r3, r3, #2
 8002038:	3302      	adds	r3, #2
 800203a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800203e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002040:	69fb      	ldr	r3, [r7, #28]
 8002042:	f003 0303 	and.w	r3, r3, #3
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	220f      	movs	r2, #15
 800204a:	fa02 f303 	lsl.w	r3, r2, r3
 800204e:	43db      	mvns	r3, r3
 8002050:	69ba      	ldr	r2, [r7, #24]
 8002052:	4013      	ands	r3, r2
 8002054:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	4a49      	ldr	r2, [pc, #292]	@ (8002180 <HAL_GPIO_Init+0x2f0>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d019      	beq.n	8002092 <HAL_GPIO_Init+0x202>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	4a48      	ldr	r2, [pc, #288]	@ (8002184 <HAL_GPIO_Init+0x2f4>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d013      	beq.n	800208e <HAL_GPIO_Init+0x1fe>
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	4a47      	ldr	r2, [pc, #284]	@ (8002188 <HAL_GPIO_Init+0x2f8>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d00d      	beq.n	800208a <HAL_GPIO_Init+0x1fa>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	4a46      	ldr	r2, [pc, #280]	@ (800218c <HAL_GPIO_Init+0x2fc>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d007      	beq.n	8002086 <HAL_GPIO_Init+0x1f6>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4a45      	ldr	r2, [pc, #276]	@ (8002190 <HAL_GPIO_Init+0x300>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d101      	bne.n	8002082 <HAL_GPIO_Init+0x1f2>
 800207e:	2304      	movs	r3, #4
 8002080:	e008      	b.n	8002094 <HAL_GPIO_Init+0x204>
 8002082:	2307      	movs	r3, #7
 8002084:	e006      	b.n	8002094 <HAL_GPIO_Init+0x204>
 8002086:	2303      	movs	r3, #3
 8002088:	e004      	b.n	8002094 <HAL_GPIO_Init+0x204>
 800208a:	2302      	movs	r3, #2
 800208c:	e002      	b.n	8002094 <HAL_GPIO_Init+0x204>
 800208e:	2301      	movs	r3, #1
 8002090:	e000      	b.n	8002094 <HAL_GPIO_Init+0x204>
 8002092:	2300      	movs	r3, #0
 8002094:	69fa      	ldr	r2, [r7, #28]
 8002096:	f002 0203 	and.w	r2, r2, #3
 800209a:	0092      	lsls	r2, r2, #2
 800209c:	4093      	lsls	r3, r2
 800209e:	69ba      	ldr	r2, [r7, #24]
 80020a0:	4313      	orrs	r3, r2
 80020a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020a4:	4935      	ldr	r1, [pc, #212]	@ (800217c <HAL_GPIO_Init+0x2ec>)
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	089b      	lsrs	r3, r3, #2
 80020aa:	3302      	adds	r3, #2
 80020ac:	69ba      	ldr	r2, [r7, #24]
 80020ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020b2:	4b38      	ldr	r3, [pc, #224]	@ (8002194 <HAL_GPIO_Init+0x304>)
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	43db      	mvns	r3, r3
 80020bc:	69ba      	ldr	r2, [r7, #24]
 80020be:	4013      	ands	r3, r2
 80020c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d003      	beq.n	80020d6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80020ce:	69ba      	ldr	r2, [r7, #24]
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	4313      	orrs	r3, r2
 80020d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80020d6:	4a2f      	ldr	r2, [pc, #188]	@ (8002194 <HAL_GPIO_Init+0x304>)
 80020d8:	69bb      	ldr	r3, [r7, #24]
 80020da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80020dc:	4b2d      	ldr	r3, [pc, #180]	@ (8002194 <HAL_GPIO_Init+0x304>)
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	43db      	mvns	r3, r3
 80020e6:	69ba      	ldr	r2, [r7, #24]
 80020e8:	4013      	ands	r3, r2
 80020ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d003      	beq.n	8002100 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80020f8:	69ba      	ldr	r2, [r7, #24]
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	4313      	orrs	r3, r2
 80020fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002100:	4a24      	ldr	r2, [pc, #144]	@ (8002194 <HAL_GPIO_Init+0x304>)
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002106:	4b23      	ldr	r3, [pc, #140]	@ (8002194 <HAL_GPIO_Init+0x304>)
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800210c:	693b      	ldr	r3, [r7, #16]
 800210e:	43db      	mvns	r3, r3
 8002110:	69ba      	ldr	r2, [r7, #24]
 8002112:	4013      	ands	r3, r2
 8002114:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d003      	beq.n	800212a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002122:	69ba      	ldr	r2, [r7, #24]
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	4313      	orrs	r3, r2
 8002128:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800212a:	4a1a      	ldr	r2, [pc, #104]	@ (8002194 <HAL_GPIO_Init+0x304>)
 800212c:	69bb      	ldr	r3, [r7, #24]
 800212e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002130:	4b18      	ldr	r3, [pc, #96]	@ (8002194 <HAL_GPIO_Init+0x304>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	43db      	mvns	r3, r3
 800213a:	69ba      	ldr	r2, [r7, #24]
 800213c:	4013      	ands	r3, r2
 800213e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002148:	2b00      	cmp	r3, #0
 800214a:	d003      	beq.n	8002154 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800214c:	69ba      	ldr	r2, [r7, #24]
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	4313      	orrs	r3, r2
 8002152:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002154:	4a0f      	ldr	r2, [pc, #60]	@ (8002194 <HAL_GPIO_Init+0x304>)
 8002156:	69bb      	ldr	r3, [r7, #24]
 8002158:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800215a:	69fb      	ldr	r3, [r7, #28]
 800215c:	3301      	adds	r3, #1
 800215e:	61fb      	str	r3, [r7, #28]
 8002160:	69fb      	ldr	r3, [r7, #28]
 8002162:	2b0f      	cmp	r3, #15
 8002164:	f67f aea2 	bls.w	8001eac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002168:	bf00      	nop
 800216a:	bf00      	nop
 800216c:	3724      	adds	r7, #36	@ 0x24
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop
 8002178:	40023800 	.word	0x40023800
 800217c:	40013800 	.word	0x40013800
 8002180:	40020000 	.word	0x40020000
 8002184:	40020400 	.word	0x40020400
 8002188:	40020800 	.word	0x40020800
 800218c:	40020c00 	.word	0x40020c00
 8002190:	40021000 	.word	0x40021000
 8002194:	40013c00 	.word	0x40013c00

08002198 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
 80021a0:	460b      	mov	r3, r1
 80021a2:	807b      	strh	r3, [r7, #2]
 80021a4:	4613      	mov	r3, r2
 80021a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021a8:	787b      	ldrb	r3, [r7, #1]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d003      	beq.n	80021b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021ae:	887a      	ldrh	r2, [r7, #2]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80021b4:	e003      	b.n	80021be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80021b6:	887b      	ldrh	r3, [r7, #2]
 80021b8:	041a      	lsls	r2, r3, #16
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	619a      	str	r2, [r3, #24]
}
 80021be:	bf00      	nop
 80021c0:	370c      	adds	r7, #12
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
	...

080021cc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	4603      	mov	r3, r0
 80021d4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80021d6:	4b08      	ldr	r3, [pc, #32]	@ (80021f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021d8:	695a      	ldr	r2, [r3, #20]
 80021da:	88fb      	ldrh	r3, [r7, #6]
 80021dc:	4013      	ands	r3, r2
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d006      	beq.n	80021f0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80021e2:	4a05      	ldr	r2, [pc, #20]	@ (80021f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021e4:	88fb      	ldrh	r3, [r7, #6]
 80021e6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80021e8:	88fb      	ldrh	r3, [r7, #6]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f7fe f9fe 	bl	80005ec <HAL_GPIO_EXTI_Callback>
  }
}
 80021f0:	bf00      	nop
 80021f2:	3708      	adds	r7, #8
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	40013c00 	.word	0x40013c00

080021fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b086      	sub	sp, #24
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d101      	bne.n	800220e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800220a:	2301      	movs	r3, #1
 800220c:	e267      	b.n	80026de <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 0301 	and.w	r3, r3, #1
 8002216:	2b00      	cmp	r3, #0
 8002218:	d075      	beq.n	8002306 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800221a:	4b88      	ldr	r3, [pc, #544]	@ (800243c <HAL_RCC_OscConfig+0x240>)
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	f003 030c 	and.w	r3, r3, #12
 8002222:	2b04      	cmp	r3, #4
 8002224:	d00c      	beq.n	8002240 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002226:	4b85      	ldr	r3, [pc, #532]	@ (800243c <HAL_RCC_OscConfig+0x240>)
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800222e:	2b08      	cmp	r3, #8
 8002230:	d112      	bne.n	8002258 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002232:	4b82      	ldr	r3, [pc, #520]	@ (800243c <HAL_RCC_OscConfig+0x240>)
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800223a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800223e:	d10b      	bne.n	8002258 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002240:	4b7e      	ldr	r3, [pc, #504]	@ (800243c <HAL_RCC_OscConfig+0x240>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002248:	2b00      	cmp	r3, #0
 800224a:	d05b      	beq.n	8002304 <HAL_RCC_OscConfig+0x108>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d157      	bne.n	8002304 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002254:	2301      	movs	r3, #1
 8002256:	e242      	b.n	80026de <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002260:	d106      	bne.n	8002270 <HAL_RCC_OscConfig+0x74>
 8002262:	4b76      	ldr	r3, [pc, #472]	@ (800243c <HAL_RCC_OscConfig+0x240>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a75      	ldr	r2, [pc, #468]	@ (800243c <HAL_RCC_OscConfig+0x240>)
 8002268:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800226c:	6013      	str	r3, [r2, #0]
 800226e:	e01d      	b.n	80022ac <HAL_RCC_OscConfig+0xb0>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002278:	d10c      	bne.n	8002294 <HAL_RCC_OscConfig+0x98>
 800227a:	4b70      	ldr	r3, [pc, #448]	@ (800243c <HAL_RCC_OscConfig+0x240>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a6f      	ldr	r2, [pc, #444]	@ (800243c <HAL_RCC_OscConfig+0x240>)
 8002280:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002284:	6013      	str	r3, [r2, #0]
 8002286:	4b6d      	ldr	r3, [pc, #436]	@ (800243c <HAL_RCC_OscConfig+0x240>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a6c      	ldr	r2, [pc, #432]	@ (800243c <HAL_RCC_OscConfig+0x240>)
 800228c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002290:	6013      	str	r3, [r2, #0]
 8002292:	e00b      	b.n	80022ac <HAL_RCC_OscConfig+0xb0>
 8002294:	4b69      	ldr	r3, [pc, #420]	@ (800243c <HAL_RCC_OscConfig+0x240>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a68      	ldr	r2, [pc, #416]	@ (800243c <HAL_RCC_OscConfig+0x240>)
 800229a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800229e:	6013      	str	r3, [r2, #0]
 80022a0:	4b66      	ldr	r3, [pc, #408]	@ (800243c <HAL_RCC_OscConfig+0x240>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a65      	ldr	r2, [pc, #404]	@ (800243c <HAL_RCC_OscConfig+0x240>)
 80022a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d013      	beq.n	80022dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022b4:	f7ff f93a 	bl	800152c <HAL_GetTick>
 80022b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ba:	e008      	b.n	80022ce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022bc:	f7ff f936 	bl	800152c <HAL_GetTick>
 80022c0:	4602      	mov	r2, r0
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	2b64      	cmp	r3, #100	@ 0x64
 80022c8:	d901      	bls.n	80022ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80022ca:	2303      	movs	r3, #3
 80022cc:	e207      	b.n	80026de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ce:	4b5b      	ldr	r3, [pc, #364]	@ (800243c <HAL_RCC_OscConfig+0x240>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d0f0      	beq.n	80022bc <HAL_RCC_OscConfig+0xc0>
 80022da:	e014      	b.n	8002306 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022dc:	f7ff f926 	bl	800152c <HAL_GetTick>
 80022e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022e2:	e008      	b.n	80022f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022e4:	f7ff f922 	bl	800152c <HAL_GetTick>
 80022e8:	4602      	mov	r2, r0
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	1ad3      	subs	r3, r2, r3
 80022ee:	2b64      	cmp	r3, #100	@ 0x64
 80022f0:	d901      	bls.n	80022f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80022f2:	2303      	movs	r3, #3
 80022f4:	e1f3      	b.n	80026de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022f6:	4b51      	ldr	r3, [pc, #324]	@ (800243c <HAL_RCC_OscConfig+0x240>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d1f0      	bne.n	80022e4 <HAL_RCC_OscConfig+0xe8>
 8002302:	e000      	b.n	8002306 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002304:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 0302 	and.w	r3, r3, #2
 800230e:	2b00      	cmp	r3, #0
 8002310:	d063      	beq.n	80023da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002312:	4b4a      	ldr	r3, [pc, #296]	@ (800243c <HAL_RCC_OscConfig+0x240>)
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	f003 030c 	and.w	r3, r3, #12
 800231a:	2b00      	cmp	r3, #0
 800231c:	d00b      	beq.n	8002336 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800231e:	4b47      	ldr	r3, [pc, #284]	@ (800243c <HAL_RCC_OscConfig+0x240>)
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002326:	2b08      	cmp	r3, #8
 8002328:	d11c      	bne.n	8002364 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800232a:	4b44      	ldr	r3, [pc, #272]	@ (800243c <HAL_RCC_OscConfig+0x240>)
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002332:	2b00      	cmp	r3, #0
 8002334:	d116      	bne.n	8002364 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002336:	4b41      	ldr	r3, [pc, #260]	@ (800243c <HAL_RCC_OscConfig+0x240>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 0302 	and.w	r3, r3, #2
 800233e:	2b00      	cmp	r3, #0
 8002340:	d005      	beq.n	800234e <HAL_RCC_OscConfig+0x152>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	68db      	ldr	r3, [r3, #12]
 8002346:	2b01      	cmp	r3, #1
 8002348:	d001      	beq.n	800234e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e1c7      	b.n	80026de <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800234e:	4b3b      	ldr	r3, [pc, #236]	@ (800243c <HAL_RCC_OscConfig+0x240>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	691b      	ldr	r3, [r3, #16]
 800235a:	00db      	lsls	r3, r3, #3
 800235c:	4937      	ldr	r1, [pc, #220]	@ (800243c <HAL_RCC_OscConfig+0x240>)
 800235e:	4313      	orrs	r3, r2
 8002360:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002362:	e03a      	b.n	80023da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d020      	beq.n	80023ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800236c:	4b34      	ldr	r3, [pc, #208]	@ (8002440 <HAL_RCC_OscConfig+0x244>)
 800236e:	2201      	movs	r2, #1
 8002370:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002372:	f7ff f8db 	bl	800152c <HAL_GetTick>
 8002376:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002378:	e008      	b.n	800238c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800237a:	f7ff f8d7 	bl	800152c <HAL_GetTick>
 800237e:	4602      	mov	r2, r0
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	1ad3      	subs	r3, r2, r3
 8002384:	2b02      	cmp	r3, #2
 8002386:	d901      	bls.n	800238c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002388:	2303      	movs	r3, #3
 800238a:	e1a8      	b.n	80026de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800238c:	4b2b      	ldr	r3, [pc, #172]	@ (800243c <HAL_RCC_OscConfig+0x240>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f003 0302 	and.w	r3, r3, #2
 8002394:	2b00      	cmp	r3, #0
 8002396:	d0f0      	beq.n	800237a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002398:	4b28      	ldr	r3, [pc, #160]	@ (800243c <HAL_RCC_OscConfig+0x240>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	691b      	ldr	r3, [r3, #16]
 80023a4:	00db      	lsls	r3, r3, #3
 80023a6:	4925      	ldr	r1, [pc, #148]	@ (800243c <HAL_RCC_OscConfig+0x240>)
 80023a8:	4313      	orrs	r3, r2
 80023aa:	600b      	str	r3, [r1, #0]
 80023ac:	e015      	b.n	80023da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023ae:	4b24      	ldr	r3, [pc, #144]	@ (8002440 <HAL_RCC_OscConfig+0x244>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023b4:	f7ff f8ba 	bl	800152c <HAL_GetTick>
 80023b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023ba:	e008      	b.n	80023ce <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023bc:	f7ff f8b6 	bl	800152c <HAL_GetTick>
 80023c0:	4602      	mov	r2, r0
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	2b02      	cmp	r3, #2
 80023c8:	d901      	bls.n	80023ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80023ca:	2303      	movs	r3, #3
 80023cc:	e187      	b.n	80026de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023ce:	4b1b      	ldr	r3, [pc, #108]	@ (800243c <HAL_RCC_OscConfig+0x240>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f003 0302 	and.w	r3, r3, #2
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d1f0      	bne.n	80023bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 0308 	and.w	r3, r3, #8
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d036      	beq.n	8002454 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	695b      	ldr	r3, [r3, #20]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d016      	beq.n	800241c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023ee:	4b15      	ldr	r3, [pc, #84]	@ (8002444 <HAL_RCC_OscConfig+0x248>)
 80023f0:	2201      	movs	r2, #1
 80023f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023f4:	f7ff f89a 	bl	800152c <HAL_GetTick>
 80023f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023fa:	e008      	b.n	800240e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023fc:	f7ff f896 	bl	800152c <HAL_GetTick>
 8002400:	4602      	mov	r2, r0
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	1ad3      	subs	r3, r2, r3
 8002406:	2b02      	cmp	r3, #2
 8002408:	d901      	bls.n	800240e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800240a:	2303      	movs	r3, #3
 800240c:	e167      	b.n	80026de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800240e:	4b0b      	ldr	r3, [pc, #44]	@ (800243c <HAL_RCC_OscConfig+0x240>)
 8002410:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002412:	f003 0302 	and.w	r3, r3, #2
 8002416:	2b00      	cmp	r3, #0
 8002418:	d0f0      	beq.n	80023fc <HAL_RCC_OscConfig+0x200>
 800241a:	e01b      	b.n	8002454 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800241c:	4b09      	ldr	r3, [pc, #36]	@ (8002444 <HAL_RCC_OscConfig+0x248>)
 800241e:	2200      	movs	r2, #0
 8002420:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002422:	f7ff f883 	bl	800152c <HAL_GetTick>
 8002426:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002428:	e00e      	b.n	8002448 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800242a:	f7ff f87f 	bl	800152c <HAL_GetTick>
 800242e:	4602      	mov	r2, r0
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	1ad3      	subs	r3, r2, r3
 8002434:	2b02      	cmp	r3, #2
 8002436:	d907      	bls.n	8002448 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002438:	2303      	movs	r3, #3
 800243a:	e150      	b.n	80026de <HAL_RCC_OscConfig+0x4e2>
 800243c:	40023800 	.word	0x40023800
 8002440:	42470000 	.word	0x42470000
 8002444:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002448:	4b88      	ldr	r3, [pc, #544]	@ (800266c <HAL_RCC_OscConfig+0x470>)
 800244a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800244c:	f003 0302 	and.w	r3, r3, #2
 8002450:	2b00      	cmp	r3, #0
 8002452:	d1ea      	bne.n	800242a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f003 0304 	and.w	r3, r3, #4
 800245c:	2b00      	cmp	r3, #0
 800245e:	f000 8097 	beq.w	8002590 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002462:	2300      	movs	r3, #0
 8002464:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002466:	4b81      	ldr	r3, [pc, #516]	@ (800266c <HAL_RCC_OscConfig+0x470>)
 8002468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800246e:	2b00      	cmp	r3, #0
 8002470:	d10f      	bne.n	8002492 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002472:	2300      	movs	r3, #0
 8002474:	60bb      	str	r3, [r7, #8]
 8002476:	4b7d      	ldr	r3, [pc, #500]	@ (800266c <HAL_RCC_OscConfig+0x470>)
 8002478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247a:	4a7c      	ldr	r2, [pc, #496]	@ (800266c <HAL_RCC_OscConfig+0x470>)
 800247c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002480:	6413      	str	r3, [r2, #64]	@ 0x40
 8002482:	4b7a      	ldr	r3, [pc, #488]	@ (800266c <HAL_RCC_OscConfig+0x470>)
 8002484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002486:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800248a:	60bb      	str	r3, [r7, #8]
 800248c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800248e:	2301      	movs	r3, #1
 8002490:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002492:	4b77      	ldr	r3, [pc, #476]	@ (8002670 <HAL_RCC_OscConfig+0x474>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800249a:	2b00      	cmp	r3, #0
 800249c:	d118      	bne.n	80024d0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800249e:	4b74      	ldr	r3, [pc, #464]	@ (8002670 <HAL_RCC_OscConfig+0x474>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a73      	ldr	r2, [pc, #460]	@ (8002670 <HAL_RCC_OscConfig+0x474>)
 80024a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024aa:	f7ff f83f 	bl	800152c <HAL_GetTick>
 80024ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024b0:	e008      	b.n	80024c4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024b2:	f7ff f83b 	bl	800152c <HAL_GetTick>
 80024b6:	4602      	mov	r2, r0
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	1ad3      	subs	r3, r2, r3
 80024bc:	2b02      	cmp	r3, #2
 80024be:	d901      	bls.n	80024c4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80024c0:	2303      	movs	r3, #3
 80024c2:	e10c      	b.n	80026de <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024c4:	4b6a      	ldr	r3, [pc, #424]	@ (8002670 <HAL_RCC_OscConfig+0x474>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d0f0      	beq.n	80024b2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	d106      	bne.n	80024e6 <HAL_RCC_OscConfig+0x2ea>
 80024d8:	4b64      	ldr	r3, [pc, #400]	@ (800266c <HAL_RCC_OscConfig+0x470>)
 80024da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024dc:	4a63      	ldr	r2, [pc, #396]	@ (800266c <HAL_RCC_OscConfig+0x470>)
 80024de:	f043 0301 	orr.w	r3, r3, #1
 80024e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80024e4:	e01c      	b.n	8002520 <HAL_RCC_OscConfig+0x324>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	2b05      	cmp	r3, #5
 80024ec:	d10c      	bne.n	8002508 <HAL_RCC_OscConfig+0x30c>
 80024ee:	4b5f      	ldr	r3, [pc, #380]	@ (800266c <HAL_RCC_OscConfig+0x470>)
 80024f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024f2:	4a5e      	ldr	r2, [pc, #376]	@ (800266c <HAL_RCC_OscConfig+0x470>)
 80024f4:	f043 0304 	orr.w	r3, r3, #4
 80024f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80024fa:	4b5c      	ldr	r3, [pc, #368]	@ (800266c <HAL_RCC_OscConfig+0x470>)
 80024fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024fe:	4a5b      	ldr	r2, [pc, #364]	@ (800266c <HAL_RCC_OscConfig+0x470>)
 8002500:	f043 0301 	orr.w	r3, r3, #1
 8002504:	6713      	str	r3, [r2, #112]	@ 0x70
 8002506:	e00b      	b.n	8002520 <HAL_RCC_OscConfig+0x324>
 8002508:	4b58      	ldr	r3, [pc, #352]	@ (800266c <HAL_RCC_OscConfig+0x470>)
 800250a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800250c:	4a57      	ldr	r2, [pc, #348]	@ (800266c <HAL_RCC_OscConfig+0x470>)
 800250e:	f023 0301 	bic.w	r3, r3, #1
 8002512:	6713      	str	r3, [r2, #112]	@ 0x70
 8002514:	4b55      	ldr	r3, [pc, #340]	@ (800266c <HAL_RCC_OscConfig+0x470>)
 8002516:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002518:	4a54      	ldr	r2, [pc, #336]	@ (800266c <HAL_RCC_OscConfig+0x470>)
 800251a:	f023 0304 	bic.w	r3, r3, #4
 800251e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d015      	beq.n	8002554 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002528:	f7ff f800 	bl	800152c <HAL_GetTick>
 800252c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800252e:	e00a      	b.n	8002546 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002530:	f7fe fffc 	bl	800152c <HAL_GetTick>
 8002534:	4602      	mov	r2, r0
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800253e:	4293      	cmp	r3, r2
 8002540:	d901      	bls.n	8002546 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002542:	2303      	movs	r3, #3
 8002544:	e0cb      	b.n	80026de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002546:	4b49      	ldr	r3, [pc, #292]	@ (800266c <HAL_RCC_OscConfig+0x470>)
 8002548:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800254a:	f003 0302 	and.w	r3, r3, #2
 800254e:	2b00      	cmp	r3, #0
 8002550:	d0ee      	beq.n	8002530 <HAL_RCC_OscConfig+0x334>
 8002552:	e014      	b.n	800257e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002554:	f7fe ffea 	bl	800152c <HAL_GetTick>
 8002558:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800255a:	e00a      	b.n	8002572 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800255c:	f7fe ffe6 	bl	800152c <HAL_GetTick>
 8002560:	4602      	mov	r2, r0
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	f241 3288 	movw	r2, #5000	@ 0x1388
 800256a:	4293      	cmp	r3, r2
 800256c:	d901      	bls.n	8002572 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800256e:	2303      	movs	r3, #3
 8002570:	e0b5      	b.n	80026de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002572:	4b3e      	ldr	r3, [pc, #248]	@ (800266c <HAL_RCC_OscConfig+0x470>)
 8002574:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	2b00      	cmp	r3, #0
 800257c:	d1ee      	bne.n	800255c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800257e:	7dfb      	ldrb	r3, [r7, #23]
 8002580:	2b01      	cmp	r3, #1
 8002582:	d105      	bne.n	8002590 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002584:	4b39      	ldr	r3, [pc, #228]	@ (800266c <HAL_RCC_OscConfig+0x470>)
 8002586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002588:	4a38      	ldr	r2, [pc, #224]	@ (800266c <HAL_RCC_OscConfig+0x470>)
 800258a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800258e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	699b      	ldr	r3, [r3, #24]
 8002594:	2b00      	cmp	r3, #0
 8002596:	f000 80a1 	beq.w	80026dc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800259a:	4b34      	ldr	r3, [pc, #208]	@ (800266c <HAL_RCC_OscConfig+0x470>)
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	f003 030c 	and.w	r3, r3, #12
 80025a2:	2b08      	cmp	r3, #8
 80025a4:	d05c      	beq.n	8002660 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	699b      	ldr	r3, [r3, #24]
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	d141      	bne.n	8002632 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025ae:	4b31      	ldr	r3, [pc, #196]	@ (8002674 <HAL_RCC_OscConfig+0x478>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025b4:	f7fe ffba 	bl	800152c <HAL_GetTick>
 80025b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025ba:	e008      	b.n	80025ce <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025bc:	f7fe ffb6 	bl	800152c <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	2b02      	cmp	r3, #2
 80025c8:	d901      	bls.n	80025ce <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80025ca:	2303      	movs	r3, #3
 80025cc:	e087      	b.n	80026de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025ce:	4b27      	ldr	r3, [pc, #156]	@ (800266c <HAL_RCC_OscConfig+0x470>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d1f0      	bne.n	80025bc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	69da      	ldr	r2, [r3, #28]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6a1b      	ldr	r3, [r3, #32]
 80025e2:	431a      	orrs	r2, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025e8:	019b      	lsls	r3, r3, #6
 80025ea:	431a      	orrs	r2, r3
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025f0:	085b      	lsrs	r3, r3, #1
 80025f2:	3b01      	subs	r3, #1
 80025f4:	041b      	lsls	r3, r3, #16
 80025f6:	431a      	orrs	r2, r3
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025fc:	061b      	lsls	r3, r3, #24
 80025fe:	491b      	ldr	r1, [pc, #108]	@ (800266c <HAL_RCC_OscConfig+0x470>)
 8002600:	4313      	orrs	r3, r2
 8002602:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002604:	4b1b      	ldr	r3, [pc, #108]	@ (8002674 <HAL_RCC_OscConfig+0x478>)
 8002606:	2201      	movs	r2, #1
 8002608:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800260a:	f7fe ff8f 	bl	800152c <HAL_GetTick>
 800260e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002610:	e008      	b.n	8002624 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002612:	f7fe ff8b 	bl	800152c <HAL_GetTick>
 8002616:	4602      	mov	r2, r0
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	1ad3      	subs	r3, r2, r3
 800261c:	2b02      	cmp	r3, #2
 800261e:	d901      	bls.n	8002624 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002620:	2303      	movs	r3, #3
 8002622:	e05c      	b.n	80026de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002624:	4b11      	ldr	r3, [pc, #68]	@ (800266c <HAL_RCC_OscConfig+0x470>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800262c:	2b00      	cmp	r3, #0
 800262e:	d0f0      	beq.n	8002612 <HAL_RCC_OscConfig+0x416>
 8002630:	e054      	b.n	80026dc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002632:	4b10      	ldr	r3, [pc, #64]	@ (8002674 <HAL_RCC_OscConfig+0x478>)
 8002634:	2200      	movs	r2, #0
 8002636:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002638:	f7fe ff78 	bl	800152c <HAL_GetTick>
 800263c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800263e:	e008      	b.n	8002652 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002640:	f7fe ff74 	bl	800152c <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	2b02      	cmp	r3, #2
 800264c:	d901      	bls.n	8002652 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	e045      	b.n	80026de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002652:	4b06      	ldr	r3, [pc, #24]	@ (800266c <HAL_RCC_OscConfig+0x470>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800265a:	2b00      	cmp	r3, #0
 800265c:	d1f0      	bne.n	8002640 <HAL_RCC_OscConfig+0x444>
 800265e:	e03d      	b.n	80026dc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	699b      	ldr	r3, [r3, #24]
 8002664:	2b01      	cmp	r3, #1
 8002666:	d107      	bne.n	8002678 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	e038      	b.n	80026de <HAL_RCC_OscConfig+0x4e2>
 800266c:	40023800 	.word	0x40023800
 8002670:	40007000 	.word	0x40007000
 8002674:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002678:	4b1b      	ldr	r3, [pc, #108]	@ (80026e8 <HAL_RCC_OscConfig+0x4ec>)
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	699b      	ldr	r3, [r3, #24]
 8002682:	2b01      	cmp	r3, #1
 8002684:	d028      	beq.n	80026d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002690:	429a      	cmp	r2, r3
 8002692:	d121      	bne.n	80026d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800269e:	429a      	cmp	r2, r3
 80026a0:	d11a      	bne.n	80026d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80026a2:	68fa      	ldr	r2, [r7, #12]
 80026a4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80026a8:	4013      	ands	r3, r2
 80026aa:	687a      	ldr	r2, [r7, #4]
 80026ac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80026ae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d111      	bne.n	80026d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026be:	085b      	lsrs	r3, r3, #1
 80026c0:	3b01      	subs	r3, #1
 80026c2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d107      	bne.n	80026d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026d2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80026d4:	429a      	cmp	r2, r3
 80026d6:	d001      	beq.n	80026dc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	e000      	b.n	80026de <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80026dc:	2300      	movs	r3, #0
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3718      	adds	r7, #24
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	40023800 	.word	0x40023800

080026ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d101      	bne.n	8002700 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e0cc      	b.n	800289a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002700:	4b68      	ldr	r3, [pc, #416]	@ (80028a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 0307 	and.w	r3, r3, #7
 8002708:	683a      	ldr	r2, [r7, #0]
 800270a:	429a      	cmp	r2, r3
 800270c:	d90c      	bls.n	8002728 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800270e:	4b65      	ldr	r3, [pc, #404]	@ (80028a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002710:	683a      	ldr	r2, [r7, #0]
 8002712:	b2d2      	uxtb	r2, r2
 8002714:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002716:	4b63      	ldr	r3, [pc, #396]	@ (80028a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0307 	and.w	r3, r3, #7
 800271e:	683a      	ldr	r2, [r7, #0]
 8002720:	429a      	cmp	r2, r3
 8002722:	d001      	beq.n	8002728 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e0b8      	b.n	800289a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f003 0302 	and.w	r3, r3, #2
 8002730:	2b00      	cmp	r3, #0
 8002732:	d020      	beq.n	8002776 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f003 0304 	and.w	r3, r3, #4
 800273c:	2b00      	cmp	r3, #0
 800273e:	d005      	beq.n	800274c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002740:	4b59      	ldr	r3, [pc, #356]	@ (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	4a58      	ldr	r2, [pc, #352]	@ (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002746:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800274a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 0308 	and.w	r3, r3, #8
 8002754:	2b00      	cmp	r3, #0
 8002756:	d005      	beq.n	8002764 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002758:	4b53      	ldr	r3, [pc, #332]	@ (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	4a52      	ldr	r2, [pc, #328]	@ (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 800275e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002762:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002764:	4b50      	ldr	r3, [pc, #320]	@ (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	494d      	ldr	r1, [pc, #308]	@ (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002772:	4313      	orrs	r3, r2
 8002774:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f003 0301 	and.w	r3, r3, #1
 800277e:	2b00      	cmp	r3, #0
 8002780:	d044      	beq.n	800280c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	2b01      	cmp	r3, #1
 8002788:	d107      	bne.n	800279a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800278a:	4b47      	ldr	r3, [pc, #284]	@ (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002792:	2b00      	cmp	r3, #0
 8002794:	d119      	bne.n	80027ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	e07f      	b.n	800289a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	2b02      	cmp	r3, #2
 80027a0:	d003      	beq.n	80027aa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027a6:	2b03      	cmp	r3, #3
 80027a8:	d107      	bne.n	80027ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027aa:	4b3f      	ldr	r3, [pc, #252]	@ (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d109      	bne.n	80027ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e06f      	b.n	800289a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027ba:	4b3b      	ldr	r3, [pc, #236]	@ (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0302 	and.w	r3, r3, #2
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d101      	bne.n	80027ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	e067      	b.n	800289a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027ca:	4b37      	ldr	r3, [pc, #220]	@ (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	f023 0203 	bic.w	r2, r3, #3
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	4934      	ldr	r1, [pc, #208]	@ (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 80027d8:	4313      	orrs	r3, r2
 80027da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027dc:	f7fe fea6 	bl	800152c <HAL_GetTick>
 80027e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027e2:	e00a      	b.n	80027fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027e4:	f7fe fea2 	bl	800152c <HAL_GetTick>
 80027e8:	4602      	mov	r2, r0
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d901      	bls.n	80027fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e04f      	b.n	800289a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027fa:	4b2b      	ldr	r3, [pc, #172]	@ (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	f003 020c 	and.w	r2, r3, #12
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	429a      	cmp	r2, r3
 800280a:	d1eb      	bne.n	80027e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800280c:	4b25      	ldr	r3, [pc, #148]	@ (80028a4 <HAL_RCC_ClockConfig+0x1b8>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0307 	and.w	r3, r3, #7
 8002814:	683a      	ldr	r2, [r7, #0]
 8002816:	429a      	cmp	r2, r3
 8002818:	d20c      	bcs.n	8002834 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800281a:	4b22      	ldr	r3, [pc, #136]	@ (80028a4 <HAL_RCC_ClockConfig+0x1b8>)
 800281c:	683a      	ldr	r2, [r7, #0]
 800281e:	b2d2      	uxtb	r2, r2
 8002820:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002822:	4b20      	ldr	r3, [pc, #128]	@ (80028a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f003 0307 	and.w	r3, r3, #7
 800282a:	683a      	ldr	r2, [r7, #0]
 800282c:	429a      	cmp	r2, r3
 800282e:	d001      	beq.n	8002834 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	e032      	b.n	800289a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 0304 	and.w	r3, r3, #4
 800283c:	2b00      	cmp	r3, #0
 800283e:	d008      	beq.n	8002852 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002840:	4b19      	ldr	r3, [pc, #100]	@ (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	68db      	ldr	r3, [r3, #12]
 800284c:	4916      	ldr	r1, [pc, #88]	@ (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 800284e:	4313      	orrs	r3, r2
 8002850:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f003 0308 	and.w	r3, r3, #8
 800285a:	2b00      	cmp	r3, #0
 800285c:	d009      	beq.n	8002872 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800285e:	4b12      	ldr	r3, [pc, #72]	@ (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	691b      	ldr	r3, [r3, #16]
 800286a:	00db      	lsls	r3, r3, #3
 800286c:	490e      	ldr	r1, [pc, #56]	@ (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 800286e:	4313      	orrs	r3, r2
 8002870:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002872:	f000 f821 	bl	80028b8 <HAL_RCC_GetSysClockFreq>
 8002876:	4602      	mov	r2, r0
 8002878:	4b0b      	ldr	r3, [pc, #44]	@ (80028a8 <HAL_RCC_ClockConfig+0x1bc>)
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	091b      	lsrs	r3, r3, #4
 800287e:	f003 030f 	and.w	r3, r3, #15
 8002882:	490a      	ldr	r1, [pc, #40]	@ (80028ac <HAL_RCC_ClockConfig+0x1c0>)
 8002884:	5ccb      	ldrb	r3, [r1, r3]
 8002886:	fa22 f303 	lsr.w	r3, r2, r3
 800288a:	4a09      	ldr	r2, [pc, #36]	@ (80028b0 <HAL_RCC_ClockConfig+0x1c4>)
 800288c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800288e:	4b09      	ldr	r3, [pc, #36]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c8>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4618      	mov	r0, r3
 8002894:	f7fe fe06 	bl	80014a4 <HAL_InitTick>

  return HAL_OK;
 8002898:	2300      	movs	r3, #0
}
 800289a:	4618      	mov	r0, r3
 800289c:	3710      	adds	r7, #16
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	40023c00 	.word	0x40023c00
 80028a8:	40023800 	.word	0x40023800
 80028ac:	080050fc 	.word	0x080050fc
 80028b0:	20000000 	.word	0x20000000
 80028b4:	20000004 	.word	0x20000004

080028b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80028bc:	b094      	sub	sp, #80	@ 0x50
 80028be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80028c0:	2300      	movs	r3, #0
 80028c2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80028c4:	2300      	movs	r3, #0
 80028c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80028c8:	2300      	movs	r3, #0
 80028ca:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80028cc:	2300      	movs	r3, #0
 80028ce:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80028d0:	4b79      	ldr	r3, [pc, #484]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x200>)
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	f003 030c 	and.w	r3, r3, #12
 80028d8:	2b08      	cmp	r3, #8
 80028da:	d00d      	beq.n	80028f8 <HAL_RCC_GetSysClockFreq+0x40>
 80028dc:	2b08      	cmp	r3, #8
 80028de:	f200 80e1 	bhi.w	8002aa4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d002      	beq.n	80028ec <HAL_RCC_GetSysClockFreq+0x34>
 80028e6:	2b04      	cmp	r3, #4
 80028e8:	d003      	beq.n	80028f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80028ea:	e0db      	b.n	8002aa4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80028ec:	4b73      	ldr	r3, [pc, #460]	@ (8002abc <HAL_RCC_GetSysClockFreq+0x204>)
 80028ee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80028f0:	e0db      	b.n	8002aaa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80028f2:	4b73      	ldr	r3, [pc, #460]	@ (8002ac0 <HAL_RCC_GetSysClockFreq+0x208>)
 80028f4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80028f6:	e0d8      	b.n	8002aaa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80028f8:	4b6f      	ldr	r3, [pc, #444]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x200>)
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002900:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002902:	4b6d      	ldr	r3, [pc, #436]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800290a:	2b00      	cmp	r3, #0
 800290c:	d063      	beq.n	80029d6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800290e:	4b6a      	ldr	r3, [pc, #424]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	099b      	lsrs	r3, r3, #6
 8002914:	2200      	movs	r2, #0
 8002916:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002918:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800291a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800291c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002920:	633b      	str	r3, [r7, #48]	@ 0x30
 8002922:	2300      	movs	r3, #0
 8002924:	637b      	str	r3, [r7, #52]	@ 0x34
 8002926:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800292a:	4622      	mov	r2, r4
 800292c:	462b      	mov	r3, r5
 800292e:	f04f 0000 	mov.w	r0, #0
 8002932:	f04f 0100 	mov.w	r1, #0
 8002936:	0159      	lsls	r1, r3, #5
 8002938:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800293c:	0150      	lsls	r0, r2, #5
 800293e:	4602      	mov	r2, r0
 8002940:	460b      	mov	r3, r1
 8002942:	4621      	mov	r1, r4
 8002944:	1a51      	subs	r1, r2, r1
 8002946:	6139      	str	r1, [r7, #16]
 8002948:	4629      	mov	r1, r5
 800294a:	eb63 0301 	sbc.w	r3, r3, r1
 800294e:	617b      	str	r3, [r7, #20]
 8002950:	f04f 0200 	mov.w	r2, #0
 8002954:	f04f 0300 	mov.w	r3, #0
 8002958:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800295c:	4659      	mov	r1, fp
 800295e:	018b      	lsls	r3, r1, #6
 8002960:	4651      	mov	r1, sl
 8002962:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002966:	4651      	mov	r1, sl
 8002968:	018a      	lsls	r2, r1, #6
 800296a:	4651      	mov	r1, sl
 800296c:	ebb2 0801 	subs.w	r8, r2, r1
 8002970:	4659      	mov	r1, fp
 8002972:	eb63 0901 	sbc.w	r9, r3, r1
 8002976:	f04f 0200 	mov.w	r2, #0
 800297a:	f04f 0300 	mov.w	r3, #0
 800297e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002982:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002986:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800298a:	4690      	mov	r8, r2
 800298c:	4699      	mov	r9, r3
 800298e:	4623      	mov	r3, r4
 8002990:	eb18 0303 	adds.w	r3, r8, r3
 8002994:	60bb      	str	r3, [r7, #8]
 8002996:	462b      	mov	r3, r5
 8002998:	eb49 0303 	adc.w	r3, r9, r3
 800299c:	60fb      	str	r3, [r7, #12]
 800299e:	f04f 0200 	mov.w	r2, #0
 80029a2:	f04f 0300 	mov.w	r3, #0
 80029a6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80029aa:	4629      	mov	r1, r5
 80029ac:	024b      	lsls	r3, r1, #9
 80029ae:	4621      	mov	r1, r4
 80029b0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80029b4:	4621      	mov	r1, r4
 80029b6:	024a      	lsls	r2, r1, #9
 80029b8:	4610      	mov	r0, r2
 80029ba:	4619      	mov	r1, r3
 80029bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80029be:	2200      	movs	r2, #0
 80029c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80029c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80029c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80029c8:	f7fd fc5a 	bl	8000280 <__aeabi_uldivmod>
 80029cc:	4602      	mov	r2, r0
 80029ce:	460b      	mov	r3, r1
 80029d0:	4613      	mov	r3, r2
 80029d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80029d4:	e058      	b.n	8002a88 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029d6:	4b38      	ldr	r3, [pc, #224]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x200>)
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	099b      	lsrs	r3, r3, #6
 80029dc:	2200      	movs	r2, #0
 80029de:	4618      	mov	r0, r3
 80029e0:	4611      	mov	r1, r2
 80029e2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80029e6:	623b      	str	r3, [r7, #32]
 80029e8:	2300      	movs	r3, #0
 80029ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80029ec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80029f0:	4642      	mov	r2, r8
 80029f2:	464b      	mov	r3, r9
 80029f4:	f04f 0000 	mov.w	r0, #0
 80029f8:	f04f 0100 	mov.w	r1, #0
 80029fc:	0159      	lsls	r1, r3, #5
 80029fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a02:	0150      	lsls	r0, r2, #5
 8002a04:	4602      	mov	r2, r0
 8002a06:	460b      	mov	r3, r1
 8002a08:	4641      	mov	r1, r8
 8002a0a:	ebb2 0a01 	subs.w	sl, r2, r1
 8002a0e:	4649      	mov	r1, r9
 8002a10:	eb63 0b01 	sbc.w	fp, r3, r1
 8002a14:	f04f 0200 	mov.w	r2, #0
 8002a18:	f04f 0300 	mov.w	r3, #0
 8002a1c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002a20:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002a24:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002a28:	ebb2 040a 	subs.w	r4, r2, sl
 8002a2c:	eb63 050b 	sbc.w	r5, r3, fp
 8002a30:	f04f 0200 	mov.w	r2, #0
 8002a34:	f04f 0300 	mov.w	r3, #0
 8002a38:	00eb      	lsls	r3, r5, #3
 8002a3a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a3e:	00e2      	lsls	r2, r4, #3
 8002a40:	4614      	mov	r4, r2
 8002a42:	461d      	mov	r5, r3
 8002a44:	4643      	mov	r3, r8
 8002a46:	18e3      	adds	r3, r4, r3
 8002a48:	603b      	str	r3, [r7, #0]
 8002a4a:	464b      	mov	r3, r9
 8002a4c:	eb45 0303 	adc.w	r3, r5, r3
 8002a50:	607b      	str	r3, [r7, #4]
 8002a52:	f04f 0200 	mov.w	r2, #0
 8002a56:	f04f 0300 	mov.w	r3, #0
 8002a5a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002a5e:	4629      	mov	r1, r5
 8002a60:	028b      	lsls	r3, r1, #10
 8002a62:	4621      	mov	r1, r4
 8002a64:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002a68:	4621      	mov	r1, r4
 8002a6a:	028a      	lsls	r2, r1, #10
 8002a6c:	4610      	mov	r0, r2
 8002a6e:	4619      	mov	r1, r3
 8002a70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a72:	2200      	movs	r2, #0
 8002a74:	61bb      	str	r3, [r7, #24]
 8002a76:	61fa      	str	r2, [r7, #28]
 8002a78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a7c:	f7fd fc00 	bl	8000280 <__aeabi_uldivmod>
 8002a80:	4602      	mov	r2, r0
 8002a82:	460b      	mov	r3, r1
 8002a84:	4613      	mov	r3, r2
 8002a86:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002a88:	4b0b      	ldr	r3, [pc, #44]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	0c1b      	lsrs	r3, r3, #16
 8002a8e:	f003 0303 	and.w	r3, r3, #3
 8002a92:	3301      	adds	r3, #1
 8002a94:	005b      	lsls	r3, r3, #1
 8002a96:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002a98:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002a9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aa0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002aa2:	e002      	b.n	8002aaa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002aa4:	4b05      	ldr	r3, [pc, #20]	@ (8002abc <HAL_RCC_GetSysClockFreq+0x204>)
 8002aa6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002aa8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002aaa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	3750      	adds	r7, #80	@ 0x50
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ab6:	bf00      	nop
 8002ab8:	40023800 	.word	0x40023800
 8002abc:	00f42400 	.word	0x00f42400
 8002ac0:	007a1200 	.word	0x007a1200

08002ac4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ac8:	4b03      	ldr	r3, [pc, #12]	@ (8002ad8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002aca:	681b      	ldr	r3, [r3, #0]
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr
 8002ad6:	bf00      	nop
 8002ad8:	20000000 	.word	0x20000000

08002adc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ae0:	f7ff fff0 	bl	8002ac4 <HAL_RCC_GetHCLKFreq>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	4b05      	ldr	r3, [pc, #20]	@ (8002afc <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	0a9b      	lsrs	r3, r3, #10
 8002aec:	f003 0307 	and.w	r3, r3, #7
 8002af0:	4903      	ldr	r1, [pc, #12]	@ (8002b00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002af2:	5ccb      	ldrb	r3, [r1, r3]
 8002af4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	40023800 	.word	0x40023800
 8002b00:	0800510c 	.word	0x0800510c

08002b04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b08:	f7ff ffdc 	bl	8002ac4 <HAL_RCC_GetHCLKFreq>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	4b05      	ldr	r3, [pc, #20]	@ (8002b24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	0b5b      	lsrs	r3, r3, #13
 8002b14:	f003 0307 	and.w	r3, r3, #7
 8002b18:	4903      	ldr	r1, [pc, #12]	@ (8002b28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b1a:	5ccb      	ldrb	r3, [r1, r3]
 8002b1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	40023800 	.word	0x40023800
 8002b28:	0800510c 	.word	0x0800510c

08002b2c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b086      	sub	sp, #24
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b34:	2300      	movs	r3, #0
 8002b36:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 0301 	and.w	r3, r3, #1
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d105      	bne.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d038      	beq.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002b54:	4b68      	ldr	r3, [pc, #416]	@ (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002b5a:	f7fe fce7 	bl	800152c <HAL_GetTick>
 8002b5e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002b60:	e008      	b.n	8002b74 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002b62:	f7fe fce3 	bl	800152c <HAL_GetTick>
 8002b66:	4602      	mov	r2, r0
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	1ad3      	subs	r3, r2, r3
 8002b6c:	2b02      	cmp	r3, #2
 8002b6e:	d901      	bls.n	8002b74 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002b70:	2303      	movs	r3, #3
 8002b72:	e0bd      	b.n	8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002b74:	4b61      	ldr	r3, [pc, #388]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d1f0      	bne.n	8002b62 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	685a      	ldr	r2, [r3, #4]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	019b      	lsls	r3, r3, #6
 8002b8a:	431a      	orrs	r2, r3
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	68db      	ldr	r3, [r3, #12]
 8002b90:	071b      	lsls	r3, r3, #28
 8002b92:	495a      	ldr	r1, [pc, #360]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b94:	4313      	orrs	r3, r2
 8002b96:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002b9a:	4b57      	ldr	r3, [pc, #348]	@ (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002ba0:	f7fe fcc4 	bl	800152c <HAL_GetTick>
 8002ba4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002ba6:	e008      	b.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002ba8:	f7fe fcc0 	bl	800152c <HAL_GetTick>
 8002bac:	4602      	mov	r2, r0
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	2b02      	cmp	r3, #2
 8002bb4:	d901      	bls.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	e09a      	b.n	8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002bba:	4b50      	ldr	r3, [pc, #320]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d0f0      	beq.n	8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 0302 	and.w	r3, r3, #2
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	f000 8083 	beq.w	8002cda <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	60fb      	str	r3, [r7, #12]
 8002bd8:	4b48      	ldr	r3, [pc, #288]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bdc:	4a47      	ldr	r2, [pc, #284]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bde:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002be2:	6413      	str	r3, [r2, #64]	@ 0x40
 8002be4:	4b45      	ldr	r3, [pc, #276]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bec:	60fb      	str	r3, [r7, #12]
 8002bee:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002bf0:	4b43      	ldr	r3, [pc, #268]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a42      	ldr	r2, [pc, #264]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002bf6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bfa:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002bfc:	f7fe fc96 	bl	800152c <HAL_GetTick>
 8002c00:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8002c02:	e008      	b.n	8002c16 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c04:	f7fe fc92 	bl	800152c <HAL_GetTick>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	1ad3      	subs	r3, r2, r3
 8002c0e:	2b02      	cmp	r3, #2
 8002c10:	d901      	bls.n	8002c16 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8002c12:	2303      	movs	r3, #3
 8002c14:	e06c      	b.n	8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8002c16:	4b3a      	ldr	r3, [pc, #232]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d0f0      	beq.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002c22:	4b36      	ldr	r3, [pc, #216]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c2a:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d02f      	beq.n	8002c92 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	691b      	ldr	r3, [r3, #16]
 8002c36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c3a:	693a      	ldr	r2, [r7, #16]
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d028      	beq.n	8002c92 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002c40:	4b2e      	ldr	r3, [pc, #184]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c48:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c4a:	4b2e      	ldr	r3, [pc, #184]	@ (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c50:	4b2c      	ldr	r3, [pc, #176]	@ (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002c56:	4a29      	ldr	r2, [pc, #164]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002c5c:	4b27      	ldr	r3, [pc, #156]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c60:	f003 0301 	and.w	r3, r3, #1
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	d114      	bne.n	8002c92 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8002c68:	f7fe fc60 	bl	800152c <HAL_GetTick>
 8002c6c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c6e:	e00a      	b.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c70:	f7fe fc5c 	bl	800152c <HAL_GetTick>
 8002c74:	4602      	mov	r2, r0
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d901      	bls.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e034      	b.n	8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c86:	4b1d      	ldr	r3, [pc, #116]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d0ee      	beq.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	691b      	ldr	r3, [r3, #16]
 8002c96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c9a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002c9e:	d10d      	bne.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x190>
 8002ca0:	4b16      	ldr	r3, [pc, #88]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	691b      	ldr	r3, [r3, #16]
 8002cac:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8002cb0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002cb4:	4911      	ldr	r1, [pc, #68]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	608b      	str	r3, [r1, #8]
 8002cba:	e005      	b.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8002cbc:	4b0f      	ldr	r3, [pc, #60]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	4a0e      	ldr	r2, [pc, #56]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cc2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002cc6:	6093      	str	r3, [r2, #8]
 8002cc8:	4b0c      	ldr	r3, [pc, #48]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cca:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	691b      	ldr	r3, [r3, #16]
 8002cd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cd4:	4909      	ldr	r1, [pc, #36]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 0308 	and.w	r3, r3, #8
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d003      	beq.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	7d1a      	ldrb	r2, [r3, #20]
 8002cea:	4b07      	ldr	r3, [pc, #28]	@ (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8002cec:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8002cee:	2300      	movs	r3, #0
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3718      	adds	r7, #24
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	42470068 	.word	0x42470068
 8002cfc:	40023800 	.word	0x40023800
 8002d00:	40007000 	.word	0x40007000
 8002d04:	42470e40 	.word	0x42470e40
 8002d08:	424711e0 	.word	0x424711e0

08002d0c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b084      	sub	sp, #16
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d101      	bne.n	8002d1e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e073      	b.n	8002e06 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	7f5b      	ldrb	r3, [r3, #29]
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d105      	bne.n	8002d34 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f7fd fee4 	bl	8000afc <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2202      	movs	r2, #2
 8002d38:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	68db      	ldr	r3, [r3, #12]
 8002d40:	f003 0310 	and.w	r3, r3, #16
 8002d44:	2b10      	cmp	r3, #16
 8002d46:	d055      	beq.n	8002df4 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	22ca      	movs	r2, #202	@ 0xca
 8002d4e:	625a      	str	r2, [r3, #36]	@ 0x24
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	2253      	movs	r2, #83	@ 0x53
 8002d56:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8002d58:	6878      	ldr	r0, [r7, #4]
 8002d5a:	f000 fa49 	bl	80031f0 <RTC_EnterInitMode>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8002d62:	7bfb      	ldrb	r3, [r7, #15]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d12c      	bne.n	8002dc2 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	687a      	ldr	r2, [r7, #4]
 8002d70:	6812      	ldr	r2, [r2, #0]
 8002d72:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8002d76:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002d7a:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	6899      	ldr	r1, [r3, #8]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	685a      	ldr	r2, [r3, #4]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	691b      	ldr	r3, [r3, #16]
 8002d8a:	431a      	orrs	r2, r3
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	695b      	ldr	r3, [r3, #20]
 8002d90:	431a      	orrs	r2, r3
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	430a      	orrs	r2, r1
 8002d98:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	68d2      	ldr	r2, [r2, #12]
 8002da2:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	6919      	ldr	r1, [r3, #16]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	041a      	lsls	r2, r3, #16
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	430a      	orrs	r2, r1
 8002db6:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	f000 fa50 	bl	800325e <RTC_ExitInitMode>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8002dc2:	7bfb      	ldrb	r3, [r7, #15]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d110      	bne.n	8002dea <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002dd6:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	699a      	ldr	r2, [r3, #24]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	430a      	orrs	r2, r1
 8002de8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	22ff      	movs	r2, #255	@ 0xff
 8002df0:	625a      	str	r2, [r3, #36]	@ 0x24
 8002df2:	e001      	b.n	8002df8 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8002df4:	2300      	movs	r3, #0
 8002df6:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8002df8:	7bfb      	ldrb	r3, [r7, #15]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d102      	bne.n	8002e04 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2201      	movs	r2, #1
 8002e02:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8002e04:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3710      	adds	r7, #16
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}

08002e0e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002e0e:	b590      	push	{r4, r7, lr}
 8002e10:	b087      	sub	sp, #28
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	60f8      	str	r0, [r7, #12]
 8002e16:	60b9      	str	r1, [r7, #8]
 8002e18:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	7f1b      	ldrb	r3, [r3, #28]
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d101      	bne.n	8002e2a <HAL_RTC_SetTime+0x1c>
 8002e26:	2302      	movs	r3, #2
 8002e28:	e087      	b.n	8002f3a <HAL_RTC_SetTime+0x12c>
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2202      	movs	r2, #2
 8002e34:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d126      	bne.n	8002e8a <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d102      	bne.n	8002e50 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	781b      	ldrb	r3, [r3, #0]
 8002e54:	4618      	mov	r0, r3
 8002e56:	f000 fa27 	bl	80032a8 <RTC_ByteToBcd2>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	785b      	ldrb	r3, [r3, #1]
 8002e62:	4618      	mov	r0, r3
 8002e64:	f000 fa20 	bl	80032a8 <RTC_ByteToBcd2>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002e6c:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	789b      	ldrb	r3, [r3, #2]
 8002e72:	4618      	mov	r0, r3
 8002e74:	f000 fa18 	bl	80032a8 <RTC_ByteToBcd2>
 8002e78:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002e7a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	78db      	ldrb	r3, [r3, #3]
 8002e82:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002e84:	4313      	orrs	r3, r2
 8002e86:	617b      	str	r3, [r7, #20]
 8002e88:	e018      	b.n	8002ebc <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d102      	bne.n	8002e9e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	781b      	ldrb	r3, [r3, #0]
 8002ea2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	785b      	ldrb	r3, [r3, #1]
 8002ea8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002eaa:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8002eac:	68ba      	ldr	r2, [r7, #8]
 8002eae:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002eb0:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	78db      	ldrb	r3, [r3, #3]
 8002eb6:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	22ca      	movs	r2, #202	@ 0xca
 8002ec2:	625a      	str	r2, [r3, #36]	@ 0x24
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2253      	movs	r2, #83	@ 0x53
 8002eca:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002ecc:	68f8      	ldr	r0, [r7, #12]
 8002ece:	f000 f98f 	bl	80031f0 <RTC_EnterInitMode>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8002ed6:	7cfb      	ldrb	r3, [r7, #19]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d120      	bne.n	8002f1e <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8002ee6:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8002eea:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	689a      	ldr	r2, [r3, #8]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002efa:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	6899      	ldr	r1, [r3, #8]
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	68da      	ldr	r2, [r3, #12]
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	691b      	ldr	r3, [r3, #16]
 8002f0a:	431a      	orrs	r2, r3
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	430a      	orrs	r2, r1
 8002f12:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002f14:	68f8      	ldr	r0, [r7, #12]
 8002f16:	f000 f9a2 	bl	800325e <RTC_ExitInitMode>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8002f1e:	7cfb      	ldrb	r3, [r7, #19]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d102      	bne.n	8002f2a <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	2201      	movs	r2, #1
 8002f28:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	22ff      	movs	r2, #255	@ 0xff
 8002f30:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	2200      	movs	r2, #0
 8002f36:	771a      	strb	r2, [r3, #28]

  return status;
 8002f38:	7cfb      	ldrb	r3, [r7, #19]
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	371c      	adds	r7, #28
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd90      	pop	{r4, r7, pc}

08002f42 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002f42:	b580      	push	{r7, lr}
 8002f44:	b086      	sub	sp, #24
 8002f46:	af00      	add	r7, sp, #0
 8002f48:	60f8      	str	r0, [r7, #12]
 8002f4a:	60b9      	str	r1, [r7, #8]
 8002f4c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	691b      	ldr	r3, [r3, #16]
 8002f62:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8002f74:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8002f78:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	0c1b      	lsrs	r3, r3, #16
 8002f7e:	b2db      	uxtb	r3, r3
 8002f80:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002f84:	b2da      	uxtb	r2, r3
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	0a1b      	lsrs	r3, r3, #8
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f94:	b2da      	uxtb	r2, r3
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002fa2:	b2da      	uxtb	r2, r3
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	0d9b      	lsrs	r3, r3, #22
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	f003 0301 	and.w	r3, r3, #1
 8002fb2:	b2da      	uxtb	r2, r3
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d11a      	bne.n	8002ff4 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	781b      	ldrb	r3, [r3, #0]
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f000 f98e 	bl	80032e4 <RTC_Bcd2ToByte>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	461a      	mov	r2, r3
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	785b      	ldrb	r3, [r3, #1]
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f000 f985 	bl	80032e4 <RTC_Bcd2ToByte>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	461a      	mov	r2, r3
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	789b      	ldrb	r3, [r3, #2]
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f000 f97c 	bl	80032e4 <RTC_Bcd2ToByte>
 8002fec:	4603      	mov	r3, r0
 8002fee:	461a      	mov	r2, r3
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8002ff4:	2300      	movs	r3, #0
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3718      	adds	r7, #24
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}

08002ffe <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002ffe:	b590      	push	{r4, r7, lr}
 8003000:	b087      	sub	sp, #28
 8003002:	af00      	add	r7, sp, #0
 8003004:	60f8      	str	r0, [r7, #12]
 8003006:	60b9      	str	r1, [r7, #8]
 8003008:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800300a:	2300      	movs	r3, #0
 800300c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	7f1b      	ldrb	r3, [r3, #28]
 8003012:	2b01      	cmp	r3, #1
 8003014:	d101      	bne.n	800301a <HAL_RTC_SetDate+0x1c>
 8003016:	2302      	movs	r3, #2
 8003018:	e071      	b.n	80030fe <HAL_RTC_SetDate+0x100>
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2201      	movs	r2, #1
 800301e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2202      	movs	r2, #2
 8003024:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d10e      	bne.n	800304a <HAL_RTC_SetDate+0x4c>
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	785b      	ldrb	r3, [r3, #1]
 8003030:	f003 0310 	and.w	r3, r3, #16
 8003034:	2b00      	cmp	r3, #0
 8003036:	d008      	beq.n	800304a <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	785b      	ldrb	r3, [r3, #1]
 800303c:	f023 0310 	bic.w	r3, r3, #16
 8003040:	b2db      	uxtb	r3, r3
 8003042:	330a      	adds	r3, #10
 8003044:	b2da      	uxtb	r2, r3
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d11c      	bne.n	800308a <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	78db      	ldrb	r3, [r3, #3]
 8003054:	4618      	mov	r0, r3
 8003056:	f000 f927 	bl	80032a8 <RTC_ByteToBcd2>
 800305a:	4603      	mov	r3, r0
 800305c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	785b      	ldrb	r3, [r3, #1]
 8003062:	4618      	mov	r0, r3
 8003064:	f000 f920 	bl	80032a8 <RTC_ByteToBcd2>
 8003068:	4603      	mov	r3, r0
 800306a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800306c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	789b      	ldrb	r3, [r3, #2]
 8003072:	4618      	mov	r0, r3
 8003074:	f000 f918 	bl	80032a8 <RTC_ByteToBcd2>
 8003078:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800307a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	781b      	ldrb	r3, [r3, #0]
 8003082:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003084:	4313      	orrs	r3, r2
 8003086:	617b      	str	r3, [r7, #20]
 8003088:	e00e      	b.n	80030a8 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	78db      	ldrb	r3, [r3, #3]
 800308e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	785b      	ldrb	r3, [r3, #1]
 8003094:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003096:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8003098:	68ba      	ldr	r2, [r7, #8]
 800309a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800309c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	781b      	ldrb	r3, [r3, #0]
 80030a2:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80030a4:	4313      	orrs	r3, r2
 80030a6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	22ca      	movs	r2, #202	@ 0xca
 80030ae:	625a      	str	r2, [r3, #36]	@ 0x24
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	2253      	movs	r2, #83	@ 0x53
 80030b6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80030b8:	68f8      	ldr	r0, [r7, #12]
 80030ba:	f000 f899 	bl	80031f0 <RTC_EnterInitMode>
 80030be:	4603      	mov	r3, r0
 80030c0:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80030c2:	7cfb      	ldrb	r3, [r7, #19]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d10c      	bne.n	80030e2 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80030d2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80030d6:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80030d8:	68f8      	ldr	r0, [r7, #12]
 80030da:	f000 f8c0 	bl	800325e <RTC_ExitInitMode>
 80030de:	4603      	mov	r3, r0
 80030e0:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80030e2:	7cfb      	ldrb	r3, [r7, #19]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d102      	bne.n	80030ee <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2201      	movs	r2, #1
 80030ec:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	22ff      	movs	r2, #255	@ 0xff
 80030f4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2200      	movs	r2, #0
 80030fa:	771a      	strb	r2, [r3, #28]

  return status;
 80030fc:	7cfb      	ldrb	r3, [r7, #19]
}
 80030fe:	4618      	mov	r0, r3
 8003100:	371c      	adds	r7, #28
 8003102:	46bd      	mov	sp, r7
 8003104:	bd90      	pop	{r4, r7, pc}

08003106 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003106:	b580      	push	{r7, lr}
 8003108:	b086      	sub	sp, #24
 800310a:	af00      	add	r7, sp, #0
 800310c:	60f8      	str	r0, [r7, #12]
 800310e:	60b9      	str	r1, [r7, #8]
 8003110:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003112:	2300      	movs	r3, #0
 8003114:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003120:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8003124:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	0c1b      	lsrs	r3, r3, #16
 800312a:	b2da      	uxtb	r2, r3
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	0a1b      	lsrs	r3, r3, #8
 8003134:	b2db      	uxtb	r3, r3
 8003136:	f003 031f 	and.w	r3, r3, #31
 800313a:	b2da      	uxtb	r2, r3
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	b2db      	uxtb	r3, r3
 8003144:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003148:	b2da      	uxtb	r2, r3
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	0b5b      	lsrs	r3, r3, #13
 8003152:	b2db      	uxtb	r3, r3
 8003154:	f003 0307 	and.w	r3, r3, #7
 8003158:	b2da      	uxtb	r2, r3
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d11a      	bne.n	800319a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	78db      	ldrb	r3, [r3, #3]
 8003168:	4618      	mov	r0, r3
 800316a:	f000 f8bb 	bl	80032e4 <RTC_Bcd2ToByte>
 800316e:	4603      	mov	r3, r0
 8003170:	461a      	mov	r2, r3
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	785b      	ldrb	r3, [r3, #1]
 800317a:	4618      	mov	r0, r3
 800317c:	f000 f8b2 	bl	80032e4 <RTC_Bcd2ToByte>
 8003180:	4603      	mov	r3, r0
 8003182:	461a      	mov	r2, r3
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	789b      	ldrb	r3, [r3, #2]
 800318c:	4618      	mov	r0, r3
 800318e:	f000 f8a9 	bl	80032e4 <RTC_Bcd2ToByte>
 8003192:	4603      	mov	r3, r0
 8003194:	461a      	mov	r2, r3
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800319a:	2300      	movs	r3, #0
}
 800319c:	4618      	mov	r0, r3
 800319e:	3718      	adds	r7, #24
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}

080031a4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b084      	sub	sp, #16
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80031ac:	2300      	movs	r3, #0
 80031ae:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a0d      	ldr	r2, [pc, #52]	@ (80031ec <HAL_RTC_WaitForSynchro+0x48>)
 80031b6:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031b8:	f7fe f9b8 	bl	800152c <HAL_GetTick>
 80031bc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80031be:	e009      	b.n	80031d4 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80031c0:	f7fe f9b4 	bl	800152c <HAL_GetTick>
 80031c4:	4602      	mov	r2, r0
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	1ad3      	subs	r3, r2, r3
 80031ca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80031ce:	d901      	bls.n	80031d4 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80031d0:	2303      	movs	r3, #3
 80031d2:	e007      	b.n	80031e4 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	68db      	ldr	r3, [r3, #12]
 80031da:	f003 0320 	and.w	r3, r3, #32
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d0ee      	beq.n	80031c0 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80031e2:	2300      	movs	r3, #0
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	3710      	adds	r7, #16
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}
 80031ec:	00013f5f 	.word	0x00013f5f

080031f0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80031f8:	2300      	movs	r3, #0
 80031fa:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80031fc:	2300      	movs	r3, #0
 80031fe:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	68db      	ldr	r3, [r3, #12]
 8003206:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800320a:	2b00      	cmp	r3, #0
 800320c:	d122      	bne.n	8003254 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	68da      	ldr	r2, [r3, #12]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800321c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800321e:	f7fe f985 	bl	800152c <HAL_GetTick>
 8003222:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003224:	e00c      	b.n	8003240 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003226:	f7fe f981 	bl	800152c <HAL_GetTick>
 800322a:	4602      	mov	r2, r0
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	1ad3      	subs	r3, r2, r3
 8003230:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003234:	d904      	bls.n	8003240 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2204      	movs	r2, #4
 800323a:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	68db      	ldr	r3, [r3, #12]
 8003246:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800324a:	2b00      	cmp	r3, #0
 800324c:	d102      	bne.n	8003254 <RTC_EnterInitMode+0x64>
 800324e:	7bfb      	ldrb	r3, [r7, #15]
 8003250:	2b01      	cmp	r3, #1
 8003252:	d1e8      	bne.n	8003226 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8003254:	7bfb      	ldrb	r3, [r7, #15]
}
 8003256:	4618      	mov	r0, r3
 8003258:	3710      	adds	r7, #16
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}

0800325e <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800325e:	b580      	push	{r7, lr}
 8003260:	b084      	sub	sp, #16
 8003262:	af00      	add	r7, sp, #0
 8003264:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003266:	2300      	movs	r3, #0
 8003268:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	68da      	ldr	r2, [r3, #12]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003278:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	f003 0320 	and.w	r3, r3, #32
 8003284:	2b00      	cmp	r3, #0
 8003286:	d10a      	bne.n	800329e <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	f7ff ff8b 	bl	80031a4 <HAL_RTC_WaitForSynchro>
 800328e:	4603      	mov	r3, r0
 8003290:	2b00      	cmp	r3, #0
 8003292:	d004      	beq.n	800329e <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2204      	movs	r2, #4
 8003298:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800329e:	7bfb      	ldrb	r3, [r7, #15]
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3710      	adds	r7, #16
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}

080032a8 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b085      	sub	sp, #20
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	4603      	mov	r3, r0
 80032b0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80032b2:	2300      	movs	r3, #0
 80032b4:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80032b6:	e005      	b.n	80032c4 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	3301      	adds	r3, #1
 80032bc:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80032be:	79fb      	ldrb	r3, [r7, #7]
 80032c0:	3b0a      	subs	r3, #10
 80032c2:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80032c4:	79fb      	ldrb	r3, [r7, #7]
 80032c6:	2b09      	cmp	r3, #9
 80032c8:	d8f6      	bhi.n	80032b8 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	011b      	lsls	r3, r3, #4
 80032d0:	b2da      	uxtb	r2, r3
 80032d2:	79fb      	ldrb	r3, [r7, #7]
 80032d4:	4313      	orrs	r3, r2
 80032d6:	b2db      	uxtb	r3, r3
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3714      	adds	r7, #20
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr

080032e4 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b085      	sub	sp, #20
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	4603      	mov	r3, r0
 80032ec:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 80032ee:	2300      	movs	r3, #0
 80032f0:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80032f2:	79fb      	ldrb	r3, [r7, #7]
 80032f4:	091b      	lsrs	r3, r3, #4
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	461a      	mov	r2, r3
 80032fa:	4613      	mov	r3, r2
 80032fc:	009b      	lsls	r3, r3, #2
 80032fe:	4413      	add	r3, r2
 8003300:	005b      	lsls	r3, r3, #1
 8003302:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	b2da      	uxtb	r2, r3
 8003308:	79fb      	ldrb	r3, [r7, #7]
 800330a:	f003 030f 	and.w	r3, r3, #15
 800330e:	b2db      	uxtb	r3, r3
 8003310:	4413      	add	r3, r2
 8003312:	b2db      	uxtb	r3, r3
}
 8003314:	4618      	mov	r0, r3
 8003316:	3714      	adds	r7, #20
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr

08003320 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b082      	sub	sp, #8
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d101      	bne.n	8003332 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e07b      	b.n	800342a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003336:	2b00      	cmp	r3, #0
 8003338:	d108      	bne.n	800334c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003342:	d009      	beq.n	8003358 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2200      	movs	r2, #0
 8003348:	61da      	str	r2, [r3, #28]
 800334a:	e005      	b.n	8003358 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2200      	movs	r2, #0
 8003350:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2200      	movs	r2, #0
 8003356:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2200      	movs	r2, #0
 800335c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003364:	b2db      	uxtb	r3, r3
 8003366:	2b00      	cmp	r3, #0
 8003368:	d106      	bne.n	8003378 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2200      	movs	r2, #0
 800336e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	f7fd fbee 	bl	8000b54 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2202      	movs	r2, #2
 800337c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800338e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80033a0:	431a      	orrs	r2, r3
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033aa:	431a      	orrs	r2, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	691b      	ldr	r3, [r3, #16]
 80033b0:	f003 0302 	and.w	r3, r3, #2
 80033b4:	431a      	orrs	r2, r3
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	695b      	ldr	r3, [r3, #20]
 80033ba:	f003 0301 	and.w	r3, r3, #1
 80033be:	431a      	orrs	r2, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	699b      	ldr	r3, [r3, #24]
 80033c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033c8:	431a      	orrs	r2, r3
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	69db      	ldr	r3, [r3, #28]
 80033ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80033d2:	431a      	orrs	r2, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a1b      	ldr	r3, [r3, #32]
 80033d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033dc:	ea42 0103 	orr.w	r1, r2, r3
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033e4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	430a      	orrs	r2, r1
 80033ee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	699b      	ldr	r3, [r3, #24]
 80033f4:	0c1b      	lsrs	r3, r3, #16
 80033f6:	f003 0104 	and.w	r1, r3, #4
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033fe:	f003 0210 	and.w	r2, r3, #16
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	430a      	orrs	r2, r1
 8003408:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	69da      	ldr	r2, [r3, #28]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003418:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2200      	movs	r2, #0
 800341e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2201      	movs	r2, #1
 8003424:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003428:	2300      	movs	r3, #0
}
 800342a:	4618      	mov	r0, r3
 800342c:	3708      	adds	r7, #8
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}
	...

08003434 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b084      	sub	sp, #16
 8003438:	af00      	add	r7, sp, #0
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	60b9      	str	r1, [r7, #8]
 800343e:	4613      	mov	r3, r2
 8003440:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003448:	b2db      	uxtb	r3, r3
 800344a:	2b01      	cmp	r3, #1
 800344c:	d001      	beq.n	8003452 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 800344e:	2302      	movs	r3, #2
 8003450:	e097      	b.n	8003582 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d002      	beq.n	800345e <HAL_SPI_Transmit_DMA+0x2a>
 8003458:	88fb      	ldrh	r3, [r7, #6]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d101      	bne.n	8003462 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e08f      	b.n	8003582 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003468:	2b01      	cmp	r3, #1
 800346a:	d101      	bne.n	8003470 <HAL_SPI_Transmit_DMA+0x3c>
 800346c:	2302      	movs	r3, #2
 800346e:	e088      	b.n	8003582 <HAL_SPI_Transmit_DMA+0x14e>
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2201      	movs	r2, #1
 8003474:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2203      	movs	r2, #3
 800347c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2200      	movs	r2, #0
 8003484:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	68ba      	ldr	r2, [r7, #8]
 800348a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	88fa      	ldrh	r2, [r7, #6]
 8003490:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	88fa      	ldrh	r2, [r7, #6]
 8003496:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2200      	movs	r2, #0
 800349c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2200      	movs	r2, #0
 80034a2:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2200      	movs	r2, #0
 80034a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2200      	movs	r2, #0
 80034ae:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2200      	movs	r2, #0
 80034b4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034be:	d10f      	bne.n	80034e0 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80034ce:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80034de:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034e4:	4a29      	ldr	r2, [pc, #164]	@ (800358c <HAL_SPI_Transmit_DMA+0x158>)
 80034e6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034ec:	4a28      	ldr	r2, [pc, #160]	@ (8003590 <HAL_SPI_Transmit_DMA+0x15c>)
 80034ee:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034f4:	4a27      	ldr	r2, [pc, #156]	@ (8003594 <HAL_SPI_Transmit_DMA+0x160>)
 80034f6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034fc:	2200      	movs	r2, #0
 80034fe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003508:	4619      	mov	r1, r3
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	330c      	adds	r3, #12
 8003510:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003516:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003518:	f7fe f9f8 	bl	800190c <HAL_DMA_Start_IT>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d00b      	beq.n	800353a <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003526:	f043 0210 	orr.w	r2, r3, #16
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2200      	movs	r2, #0
 8003532:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e023      	b.n	8003582 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003544:	2b40      	cmp	r3, #64	@ 0x40
 8003546:	d007      	beq.n	8003558 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003556:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	2200      	movs	r2, #0
 800355c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	685a      	ldr	r2, [r3, #4]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f042 0220 	orr.w	r2, r2, #32
 800356e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	685a      	ldr	r2, [r3, #4]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f042 0202 	orr.w	r2, r2, #2
 800357e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8003580:	2300      	movs	r3, #0
}
 8003582:	4618      	mov	r0, r3
 8003584:	3710      	adds	r7, #16
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	08003669 	.word	0x08003669
 8003590:	080035c1 	.word	0x080035c1
 8003594:	08003685 	.word	0x08003685

08003598 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003598:	b480      	push	{r7}
 800359a:	b083      	sub	sp, #12
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80035a0:	bf00      	nop
 80035a2:	370c      	adds	r7, #12
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr

080035ac <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80035b4:	bf00      	nop
 80035b6:	370c      	adds	r7, #12
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr

080035c0 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b086      	sub	sp, #24
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035cc:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80035ce:	f7fd ffad 	bl	800152c <HAL_GetTick>
 80035d2:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035e2:	d03b      	beq.n	800365c <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	685a      	ldr	r2, [r3, #4]
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f022 0220 	bic.w	r2, r2, #32
 80035f2:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	685a      	ldr	r2, [r3, #4]
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f022 0202 	bic.w	r2, r2, #2
 8003602:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003604:	693a      	ldr	r2, [r7, #16]
 8003606:	2164      	movs	r1, #100	@ 0x64
 8003608:	6978      	ldr	r0, [r7, #20]
 800360a:	f000 f8e3 	bl	80037d4 <SPI_EndRxTxTransaction>
 800360e:	4603      	mov	r3, r0
 8003610:	2b00      	cmp	r3, #0
 8003612:	d005      	beq.n	8003620 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003618:	f043 0220 	orr.w	r2, r3, #32
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d10a      	bne.n	800363e <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003628:	2300      	movs	r3, #0
 800362a:	60fb      	str	r3, [r7, #12]
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	68db      	ldr	r3, [r3, #12]
 8003632:	60fb      	str	r3, [r7, #12]
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	60fb      	str	r3, [r7, #12]
 800363c:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	2200      	movs	r2, #0
 8003642:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	2201      	movs	r2, #1
 8003648:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003650:	2b00      	cmp	r3, #0
 8003652:	d003      	beq.n	800365c <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003654:	6978      	ldr	r0, [r7, #20]
 8003656:	f7ff ffa9 	bl	80035ac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800365a:	e002      	b.n	8003662 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800365c:	6978      	ldr	r0, [r7, #20]
 800365e:	f7fd fc85 	bl	8000f6c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003662:	3718      	adds	r7, #24
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}

08003668 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b084      	sub	sp, #16
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003674:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8003676:	68f8      	ldr	r0, [r7, #12]
 8003678:	f7ff ff8e 	bl	8003598 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800367c:	bf00      	nop
 800367e:	3710      	adds	r7, #16
 8003680:	46bd      	mov	sp, r7
 8003682:	bd80      	pop	{r7, pc}

08003684 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b084      	sub	sp, #16
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003690:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	685a      	ldr	r2, [r3, #4]
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f022 0203 	bic.w	r2, r2, #3
 80036a0:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036a6:	f043 0210 	orr.w	r2, r3, #16
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2201      	movs	r2, #1
 80036b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80036b6:	68f8      	ldr	r0, [r7, #12]
 80036b8:	f7ff ff78 	bl	80035ac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80036bc:	bf00      	nop
 80036be:	3710      	adds	r7, #16
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}

080036c4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b088      	sub	sp, #32
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	60f8      	str	r0, [r7, #12]
 80036cc:	60b9      	str	r1, [r7, #8]
 80036ce:	603b      	str	r3, [r7, #0]
 80036d0:	4613      	mov	r3, r2
 80036d2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80036d4:	f7fd ff2a 	bl	800152c <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036dc:	1a9b      	subs	r3, r3, r2
 80036de:	683a      	ldr	r2, [r7, #0]
 80036e0:	4413      	add	r3, r2
 80036e2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80036e4:	f7fd ff22 	bl	800152c <HAL_GetTick>
 80036e8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80036ea:	4b39      	ldr	r3, [pc, #228]	@ (80037d0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	015b      	lsls	r3, r3, #5
 80036f0:	0d1b      	lsrs	r3, r3, #20
 80036f2:	69fa      	ldr	r2, [r7, #28]
 80036f4:	fb02 f303 	mul.w	r3, r2, r3
 80036f8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80036fa:	e055      	b.n	80037a8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003702:	d051      	beq.n	80037a8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003704:	f7fd ff12 	bl	800152c <HAL_GetTick>
 8003708:	4602      	mov	r2, r0
 800370a:	69bb      	ldr	r3, [r7, #24]
 800370c:	1ad3      	subs	r3, r2, r3
 800370e:	69fa      	ldr	r2, [r7, #28]
 8003710:	429a      	cmp	r2, r3
 8003712:	d902      	bls.n	800371a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d13d      	bne.n	8003796 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	685a      	ldr	r2, [r3, #4]
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003728:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003732:	d111      	bne.n	8003758 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800373c:	d004      	beq.n	8003748 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003746:	d107      	bne.n	8003758 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003756:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800375c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003760:	d10f      	bne.n	8003782 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003770:	601a      	str	r2, [r3, #0]
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003780:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2201      	movs	r2, #1
 8003786:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2200      	movs	r2, #0
 800378e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003792:	2303      	movs	r3, #3
 8003794:	e018      	b.n	80037c8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d102      	bne.n	80037a2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800379c:	2300      	movs	r3, #0
 800379e:	61fb      	str	r3, [r7, #28]
 80037a0:	e002      	b.n	80037a8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	3b01      	subs	r3, #1
 80037a6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	689a      	ldr	r2, [r3, #8]
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	4013      	ands	r3, r2
 80037b2:	68ba      	ldr	r2, [r7, #8]
 80037b4:	429a      	cmp	r2, r3
 80037b6:	bf0c      	ite	eq
 80037b8:	2301      	moveq	r3, #1
 80037ba:	2300      	movne	r3, #0
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	461a      	mov	r2, r3
 80037c0:	79fb      	ldrb	r3, [r7, #7]
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d19a      	bne.n	80036fc <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80037c6:	2300      	movs	r3, #0
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	3720      	adds	r7, #32
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	20000000 	.word	0x20000000

080037d4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b088      	sub	sp, #32
 80037d8:	af02      	add	r7, sp, #8
 80037da:	60f8      	str	r0, [r7, #12]
 80037dc:	60b9      	str	r1, [r7, #8]
 80037de:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	9300      	str	r3, [sp, #0]
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	2201      	movs	r2, #1
 80037e8:	2102      	movs	r1, #2
 80037ea:	68f8      	ldr	r0, [r7, #12]
 80037ec:	f7ff ff6a 	bl	80036c4 <SPI_WaitFlagStateUntilTimeout>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d007      	beq.n	8003806 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037fa:	f043 0220 	orr.w	r2, r3, #32
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003802:	2303      	movs	r3, #3
 8003804:	e032      	b.n	800386c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003806:	4b1b      	ldr	r3, [pc, #108]	@ (8003874 <SPI_EndRxTxTransaction+0xa0>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a1b      	ldr	r2, [pc, #108]	@ (8003878 <SPI_EndRxTxTransaction+0xa4>)
 800380c:	fba2 2303 	umull	r2, r3, r2, r3
 8003810:	0d5b      	lsrs	r3, r3, #21
 8003812:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003816:	fb02 f303 	mul.w	r3, r2, r3
 800381a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003824:	d112      	bne.n	800384c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	9300      	str	r3, [sp, #0]
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	2200      	movs	r2, #0
 800382e:	2180      	movs	r1, #128	@ 0x80
 8003830:	68f8      	ldr	r0, [r7, #12]
 8003832:	f7ff ff47 	bl	80036c4 <SPI_WaitFlagStateUntilTimeout>
 8003836:	4603      	mov	r3, r0
 8003838:	2b00      	cmp	r3, #0
 800383a:	d016      	beq.n	800386a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003840:	f043 0220 	orr.w	r2, r3, #32
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003848:	2303      	movs	r3, #3
 800384a:	e00f      	b.n	800386c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d00a      	beq.n	8003868 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003852:	697b      	ldr	r3, [r7, #20]
 8003854:	3b01      	subs	r3, #1
 8003856:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003862:	2b80      	cmp	r3, #128	@ 0x80
 8003864:	d0f2      	beq.n	800384c <SPI_EndRxTxTransaction+0x78>
 8003866:	e000      	b.n	800386a <SPI_EndRxTxTransaction+0x96>
        break;
 8003868:	bf00      	nop
  }

  return HAL_OK;
 800386a:	2300      	movs	r3, #0
}
 800386c:	4618      	mov	r0, r3
 800386e:	3718      	adds	r7, #24
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}
 8003874:	20000000 	.word	0x20000000
 8003878:	165e9f81 	.word	0x165e9f81

0800387c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b082      	sub	sp, #8
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d101      	bne.n	800388e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e042      	b.n	8003914 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003894:	b2db      	uxtb	r3, r3
 8003896:	2b00      	cmp	r3, #0
 8003898:	d106      	bne.n	80038a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f7fd f9f0 	bl	8000c88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2224      	movs	r2, #36	@ 0x24
 80038ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	68da      	ldr	r2, [r3, #12]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80038be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80038c0:	6878      	ldr	r0, [r7, #4]
 80038c2:	f000 f973 	bl	8003bac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	691a      	ldr	r2, [r3, #16]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80038d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	695a      	ldr	r2, [r3, #20]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80038e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	68da      	ldr	r2, [r3, #12]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80038f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2220      	movs	r2, #32
 8003900:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2220      	movs	r2, #32
 8003908:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2200      	movs	r2, #0
 8003910:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003912:	2300      	movs	r3, #0
}
 8003914:	4618      	mov	r0, r3
 8003916:	3708      	adds	r7, #8
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}

0800391c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b08a      	sub	sp, #40	@ 0x28
 8003920:	af02      	add	r7, sp, #8
 8003922:	60f8      	str	r0, [r7, #12]
 8003924:	60b9      	str	r1, [r7, #8]
 8003926:	603b      	str	r3, [r7, #0]
 8003928:	4613      	mov	r3, r2
 800392a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800392c:	2300      	movs	r3, #0
 800392e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003936:	b2db      	uxtb	r3, r3
 8003938:	2b20      	cmp	r3, #32
 800393a:	d175      	bne.n	8003a28 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d002      	beq.n	8003948 <HAL_UART_Transmit+0x2c>
 8003942:	88fb      	ldrh	r3, [r7, #6]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d101      	bne.n	800394c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	e06e      	b.n	8003a2a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2200      	movs	r2, #0
 8003950:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2221      	movs	r2, #33	@ 0x21
 8003956:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800395a:	f7fd fde7 	bl	800152c <HAL_GetTick>
 800395e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	88fa      	ldrh	r2, [r7, #6]
 8003964:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	88fa      	ldrh	r2, [r7, #6]
 800396a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003974:	d108      	bne.n	8003988 <HAL_UART_Transmit+0x6c>
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	691b      	ldr	r3, [r3, #16]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d104      	bne.n	8003988 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800397e:	2300      	movs	r3, #0
 8003980:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	61bb      	str	r3, [r7, #24]
 8003986:	e003      	b.n	8003990 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800398c:	2300      	movs	r3, #0
 800398e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003990:	e02e      	b.n	80039f0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	9300      	str	r3, [sp, #0]
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	2200      	movs	r2, #0
 800399a:	2180      	movs	r1, #128	@ 0x80
 800399c:	68f8      	ldr	r0, [r7, #12]
 800399e:	f000 f848 	bl	8003a32 <UART_WaitOnFlagUntilTimeout>
 80039a2:	4603      	mov	r3, r0
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d005      	beq.n	80039b4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2220      	movs	r2, #32
 80039ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e03a      	b.n	8003a2a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80039b4:	69fb      	ldr	r3, [r7, #28]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d10b      	bne.n	80039d2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80039ba:	69bb      	ldr	r3, [r7, #24]
 80039bc:	881b      	ldrh	r3, [r3, #0]
 80039be:	461a      	mov	r2, r3
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80039c8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80039ca:	69bb      	ldr	r3, [r7, #24]
 80039cc:	3302      	adds	r3, #2
 80039ce:	61bb      	str	r3, [r7, #24]
 80039d0:	e007      	b.n	80039e2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80039d2:	69fb      	ldr	r3, [r7, #28]
 80039d4:	781a      	ldrb	r2, [r3, #0]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	3301      	adds	r3, #1
 80039e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80039e6:	b29b      	uxth	r3, r3
 80039e8:	3b01      	subs	r3, #1
 80039ea:	b29a      	uxth	r2, r3
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80039f4:	b29b      	uxth	r3, r3
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d1cb      	bne.n	8003992 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	9300      	str	r3, [sp, #0]
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	2200      	movs	r2, #0
 8003a02:	2140      	movs	r1, #64	@ 0x40
 8003a04:	68f8      	ldr	r0, [r7, #12]
 8003a06:	f000 f814 	bl	8003a32 <UART_WaitOnFlagUntilTimeout>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d005      	beq.n	8003a1c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2220      	movs	r2, #32
 8003a14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003a18:	2303      	movs	r3, #3
 8003a1a:	e006      	b.n	8003a2a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2220      	movs	r2, #32
 8003a20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003a24:	2300      	movs	r3, #0
 8003a26:	e000      	b.n	8003a2a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003a28:	2302      	movs	r3, #2
  }
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3720      	adds	r7, #32
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}

08003a32 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003a32:	b580      	push	{r7, lr}
 8003a34:	b086      	sub	sp, #24
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	60f8      	str	r0, [r7, #12]
 8003a3a:	60b9      	str	r1, [r7, #8]
 8003a3c:	603b      	str	r3, [r7, #0]
 8003a3e:	4613      	mov	r3, r2
 8003a40:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a42:	e03b      	b.n	8003abc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a44:	6a3b      	ldr	r3, [r7, #32]
 8003a46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a4a:	d037      	beq.n	8003abc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a4c:	f7fd fd6e 	bl	800152c <HAL_GetTick>
 8003a50:	4602      	mov	r2, r0
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	6a3a      	ldr	r2, [r7, #32]
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d302      	bcc.n	8003a62 <UART_WaitOnFlagUntilTimeout+0x30>
 8003a5c:	6a3b      	ldr	r3, [r7, #32]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d101      	bne.n	8003a66 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	e03a      	b.n	8003adc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	68db      	ldr	r3, [r3, #12]
 8003a6c:	f003 0304 	and.w	r3, r3, #4
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d023      	beq.n	8003abc <UART_WaitOnFlagUntilTimeout+0x8a>
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	2b80      	cmp	r3, #128	@ 0x80
 8003a78:	d020      	beq.n	8003abc <UART_WaitOnFlagUntilTimeout+0x8a>
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	2b40      	cmp	r3, #64	@ 0x40
 8003a7e:	d01d      	beq.n	8003abc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 0308 	and.w	r3, r3, #8
 8003a8a:	2b08      	cmp	r3, #8
 8003a8c:	d116      	bne.n	8003abc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003a8e:	2300      	movs	r3, #0
 8003a90:	617b      	str	r3, [r7, #20]
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	617b      	str	r3, [r7, #20]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	617b      	str	r3, [r7, #20]
 8003aa2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003aa4:	68f8      	ldr	r0, [r7, #12]
 8003aa6:	f000 f81d 	bl	8003ae4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2208      	movs	r2, #8
 8003aae:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e00f      	b.n	8003adc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	68ba      	ldr	r2, [r7, #8]
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	bf0c      	ite	eq
 8003acc:	2301      	moveq	r3, #1
 8003ace:	2300      	movne	r3, #0
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	79fb      	ldrb	r3, [r7, #7]
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d0b4      	beq.n	8003a44 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ada:	2300      	movs	r3, #0
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3718      	adds	r7, #24
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b095      	sub	sp, #84	@ 0x54
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	330c      	adds	r3, #12
 8003af2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003af4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003af6:	e853 3f00 	ldrex	r3, [r3]
 8003afa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003afc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003afe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	330c      	adds	r3, #12
 8003b0a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003b0c:	643a      	str	r2, [r7, #64]	@ 0x40
 8003b0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b10:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003b12:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003b14:	e841 2300 	strex	r3, r2, [r1]
 8003b18:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003b1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d1e5      	bne.n	8003aec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	3314      	adds	r3, #20
 8003b26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b28:	6a3b      	ldr	r3, [r7, #32]
 8003b2a:	e853 3f00 	ldrex	r3, [r3]
 8003b2e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003b30:	69fb      	ldr	r3, [r7, #28]
 8003b32:	f023 0301 	bic.w	r3, r3, #1
 8003b36:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	3314      	adds	r3, #20
 8003b3e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003b40:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b42:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b44:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b48:	e841 2300 	strex	r3, r2, [r1]
 8003b4c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d1e5      	bne.n	8003b20 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b58:	2b01      	cmp	r3, #1
 8003b5a:	d119      	bne.n	8003b90 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	330c      	adds	r3, #12
 8003b62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	e853 3f00 	ldrex	r3, [r3]
 8003b6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	f023 0310 	bic.w	r3, r3, #16
 8003b72:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	330c      	adds	r3, #12
 8003b7a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003b7c:	61ba      	str	r2, [r7, #24]
 8003b7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b80:	6979      	ldr	r1, [r7, #20]
 8003b82:	69ba      	ldr	r2, [r7, #24]
 8003b84:	e841 2300 	strex	r3, r2, [r1]
 8003b88:	613b      	str	r3, [r7, #16]
   return(result);
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d1e5      	bne.n	8003b5c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2220      	movs	r2, #32
 8003b94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003b9e:	bf00      	nop
 8003ba0:	3754      	adds	r7, #84	@ 0x54
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba8:	4770      	bx	lr
	...

08003bac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003bac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bb0:	b0c0      	sub	sp, #256	@ 0x100
 8003bb2:	af00      	add	r7, sp, #0
 8003bb4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	691b      	ldr	r3, [r3, #16]
 8003bc0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bc8:	68d9      	ldr	r1, [r3, #12]
 8003bca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	ea40 0301 	orr.w	r3, r0, r1
 8003bd4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003bd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bda:	689a      	ldr	r2, [r3, #8]
 8003bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003be0:	691b      	ldr	r3, [r3, #16]
 8003be2:	431a      	orrs	r2, r3
 8003be4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003be8:	695b      	ldr	r3, [r3, #20]
 8003bea:	431a      	orrs	r2, r3
 8003bec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bf0:	69db      	ldr	r3, [r3, #28]
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003c04:	f021 010c 	bic.w	r1, r1, #12
 8003c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c0c:	681a      	ldr	r2, [r3, #0]
 8003c0e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003c12:	430b      	orrs	r3, r1
 8003c14:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003c16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	695b      	ldr	r3, [r3, #20]
 8003c1e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003c22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c26:	6999      	ldr	r1, [r3, #24]
 8003c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	ea40 0301 	orr.w	r3, r0, r1
 8003c32:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	4b8f      	ldr	r3, [pc, #572]	@ (8003e78 <UART_SetConfig+0x2cc>)
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d005      	beq.n	8003c4c <UART_SetConfig+0xa0>
 8003c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	4b8d      	ldr	r3, [pc, #564]	@ (8003e7c <UART_SetConfig+0x2d0>)
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	d104      	bne.n	8003c56 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003c4c:	f7fe ff5a 	bl	8002b04 <HAL_RCC_GetPCLK2Freq>
 8003c50:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003c54:	e003      	b.n	8003c5e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003c56:	f7fe ff41 	bl	8002adc <HAL_RCC_GetPCLK1Freq>
 8003c5a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c62:	69db      	ldr	r3, [r3, #28]
 8003c64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c68:	f040 810c 	bne.w	8003e84 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003c6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c70:	2200      	movs	r2, #0
 8003c72:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003c76:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003c7a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003c7e:	4622      	mov	r2, r4
 8003c80:	462b      	mov	r3, r5
 8003c82:	1891      	adds	r1, r2, r2
 8003c84:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003c86:	415b      	adcs	r3, r3
 8003c88:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003c8a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003c8e:	4621      	mov	r1, r4
 8003c90:	eb12 0801 	adds.w	r8, r2, r1
 8003c94:	4629      	mov	r1, r5
 8003c96:	eb43 0901 	adc.w	r9, r3, r1
 8003c9a:	f04f 0200 	mov.w	r2, #0
 8003c9e:	f04f 0300 	mov.w	r3, #0
 8003ca2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ca6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003caa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003cae:	4690      	mov	r8, r2
 8003cb0:	4699      	mov	r9, r3
 8003cb2:	4623      	mov	r3, r4
 8003cb4:	eb18 0303 	adds.w	r3, r8, r3
 8003cb8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003cbc:	462b      	mov	r3, r5
 8003cbe:	eb49 0303 	adc.w	r3, r9, r3
 8003cc2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003cc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003cd2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003cd6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003cda:	460b      	mov	r3, r1
 8003cdc:	18db      	adds	r3, r3, r3
 8003cde:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ce0:	4613      	mov	r3, r2
 8003ce2:	eb42 0303 	adc.w	r3, r2, r3
 8003ce6:	657b      	str	r3, [r7, #84]	@ 0x54
 8003ce8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003cec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003cf0:	f7fc fac6 	bl	8000280 <__aeabi_uldivmod>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	460b      	mov	r3, r1
 8003cf8:	4b61      	ldr	r3, [pc, #388]	@ (8003e80 <UART_SetConfig+0x2d4>)
 8003cfa:	fba3 2302 	umull	r2, r3, r3, r2
 8003cfe:	095b      	lsrs	r3, r3, #5
 8003d00:	011c      	lsls	r4, r3, #4
 8003d02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d06:	2200      	movs	r2, #0
 8003d08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003d0c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003d10:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003d14:	4642      	mov	r2, r8
 8003d16:	464b      	mov	r3, r9
 8003d18:	1891      	adds	r1, r2, r2
 8003d1a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003d1c:	415b      	adcs	r3, r3
 8003d1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d20:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003d24:	4641      	mov	r1, r8
 8003d26:	eb12 0a01 	adds.w	sl, r2, r1
 8003d2a:	4649      	mov	r1, r9
 8003d2c:	eb43 0b01 	adc.w	fp, r3, r1
 8003d30:	f04f 0200 	mov.w	r2, #0
 8003d34:	f04f 0300 	mov.w	r3, #0
 8003d38:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003d3c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003d40:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003d44:	4692      	mov	sl, r2
 8003d46:	469b      	mov	fp, r3
 8003d48:	4643      	mov	r3, r8
 8003d4a:	eb1a 0303 	adds.w	r3, sl, r3
 8003d4e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003d52:	464b      	mov	r3, r9
 8003d54:	eb4b 0303 	adc.w	r3, fp, r3
 8003d58:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003d5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	2200      	movs	r2, #0
 8003d64:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003d68:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003d6c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003d70:	460b      	mov	r3, r1
 8003d72:	18db      	adds	r3, r3, r3
 8003d74:	643b      	str	r3, [r7, #64]	@ 0x40
 8003d76:	4613      	mov	r3, r2
 8003d78:	eb42 0303 	adc.w	r3, r2, r3
 8003d7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d7e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003d82:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003d86:	f7fc fa7b 	bl	8000280 <__aeabi_uldivmod>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	460b      	mov	r3, r1
 8003d8e:	4611      	mov	r1, r2
 8003d90:	4b3b      	ldr	r3, [pc, #236]	@ (8003e80 <UART_SetConfig+0x2d4>)
 8003d92:	fba3 2301 	umull	r2, r3, r3, r1
 8003d96:	095b      	lsrs	r3, r3, #5
 8003d98:	2264      	movs	r2, #100	@ 0x64
 8003d9a:	fb02 f303 	mul.w	r3, r2, r3
 8003d9e:	1acb      	subs	r3, r1, r3
 8003da0:	00db      	lsls	r3, r3, #3
 8003da2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003da6:	4b36      	ldr	r3, [pc, #216]	@ (8003e80 <UART_SetConfig+0x2d4>)
 8003da8:	fba3 2302 	umull	r2, r3, r3, r2
 8003dac:	095b      	lsrs	r3, r3, #5
 8003dae:	005b      	lsls	r3, r3, #1
 8003db0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003db4:	441c      	add	r4, r3
 8003db6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003dba:	2200      	movs	r2, #0
 8003dbc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003dc0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003dc4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003dc8:	4642      	mov	r2, r8
 8003dca:	464b      	mov	r3, r9
 8003dcc:	1891      	adds	r1, r2, r2
 8003dce:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003dd0:	415b      	adcs	r3, r3
 8003dd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003dd4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003dd8:	4641      	mov	r1, r8
 8003dda:	1851      	adds	r1, r2, r1
 8003ddc:	6339      	str	r1, [r7, #48]	@ 0x30
 8003dde:	4649      	mov	r1, r9
 8003de0:	414b      	adcs	r3, r1
 8003de2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003de4:	f04f 0200 	mov.w	r2, #0
 8003de8:	f04f 0300 	mov.w	r3, #0
 8003dec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003df0:	4659      	mov	r1, fp
 8003df2:	00cb      	lsls	r3, r1, #3
 8003df4:	4651      	mov	r1, sl
 8003df6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003dfa:	4651      	mov	r1, sl
 8003dfc:	00ca      	lsls	r2, r1, #3
 8003dfe:	4610      	mov	r0, r2
 8003e00:	4619      	mov	r1, r3
 8003e02:	4603      	mov	r3, r0
 8003e04:	4642      	mov	r2, r8
 8003e06:	189b      	adds	r3, r3, r2
 8003e08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003e0c:	464b      	mov	r3, r9
 8003e0e:	460a      	mov	r2, r1
 8003e10:	eb42 0303 	adc.w	r3, r2, r3
 8003e14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003e24:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003e28:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003e2c:	460b      	mov	r3, r1
 8003e2e:	18db      	adds	r3, r3, r3
 8003e30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e32:	4613      	mov	r3, r2
 8003e34:	eb42 0303 	adc.w	r3, r2, r3
 8003e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e3a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003e3e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003e42:	f7fc fa1d 	bl	8000280 <__aeabi_uldivmod>
 8003e46:	4602      	mov	r2, r0
 8003e48:	460b      	mov	r3, r1
 8003e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8003e80 <UART_SetConfig+0x2d4>)
 8003e4c:	fba3 1302 	umull	r1, r3, r3, r2
 8003e50:	095b      	lsrs	r3, r3, #5
 8003e52:	2164      	movs	r1, #100	@ 0x64
 8003e54:	fb01 f303 	mul.w	r3, r1, r3
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	00db      	lsls	r3, r3, #3
 8003e5c:	3332      	adds	r3, #50	@ 0x32
 8003e5e:	4a08      	ldr	r2, [pc, #32]	@ (8003e80 <UART_SetConfig+0x2d4>)
 8003e60:	fba2 2303 	umull	r2, r3, r2, r3
 8003e64:	095b      	lsrs	r3, r3, #5
 8003e66:	f003 0207 	and.w	r2, r3, #7
 8003e6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4422      	add	r2, r4
 8003e72:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003e74:	e106      	b.n	8004084 <UART_SetConfig+0x4d8>
 8003e76:	bf00      	nop
 8003e78:	40011000 	.word	0x40011000
 8003e7c:	40011400 	.word	0x40011400
 8003e80:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003e84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e88:	2200      	movs	r2, #0
 8003e8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003e8e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003e92:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003e96:	4642      	mov	r2, r8
 8003e98:	464b      	mov	r3, r9
 8003e9a:	1891      	adds	r1, r2, r2
 8003e9c:	6239      	str	r1, [r7, #32]
 8003e9e:	415b      	adcs	r3, r3
 8003ea0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ea2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003ea6:	4641      	mov	r1, r8
 8003ea8:	1854      	adds	r4, r2, r1
 8003eaa:	4649      	mov	r1, r9
 8003eac:	eb43 0501 	adc.w	r5, r3, r1
 8003eb0:	f04f 0200 	mov.w	r2, #0
 8003eb4:	f04f 0300 	mov.w	r3, #0
 8003eb8:	00eb      	lsls	r3, r5, #3
 8003eba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ebe:	00e2      	lsls	r2, r4, #3
 8003ec0:	4614      	mov	r4, r2
 8003ec2:	461d      	mov	r5, r3
 8003ec4:	4643      	mov	r3, r8
 8003ec6:	18e3      	adds	r3, r4, r3
 8003ec8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003ecc:	464b      	mov	r3, r9
 8003ece:	eb45 0303 	adc.w	r3, r5, r3
 8003ed2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003ed6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	2200      	movs	r2, #0
 8003ede:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003ee2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003ee6:	f04f 0200 	mov.w	r2, #0
 8003eea:	f04f 0300 	mov.w	r3, #0
 8003eee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003ef2:	4629      	mov	r1, r5
 8003ef4:	008b      	lsls	r3, r1, #2
 8003ef6:	4621      	mov	r1, r4
 8003ef8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003efc:	4621      	mov	r1, r4
 8003efe:	008a      	lsls	r2, r1, #2
 8003f00:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003f04:	f7fc f9bc 	bl	8000280 <__aeabi_uldivmod>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	460b      	mov	r3, r1
 8003f0c:	4b60      	ldr	r3, [pc, #384]	@ (8004090 <UART_SetConfig+0x4e4>)
 8003f0e:	fba3 2302 	umull	r2, r3, r3, r2
 8003f12:	095b      	lsrs	r3, r3, #5
 8003f14:	011c      	lsls	r4, r3, #4
 8003f16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003f20:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003f24:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003f28:	4642      	mov	r2, r8
 8003f2a:	464b      	mov	r3, r9
 8003f2c:	1891      	adds	r1, r2, r2
 8003f2e:	61b9      	str	r1, [r7, #24]
 8003f30:	415b      	adcs	r3, r3
 8003f32:	61fb      	str	r3, [r7, #28]
 8003f34:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f38:	4641      	mov	r1, r8
 8003f3a:	1851      	adds	r1, r2, r1
 8003f3c:	6139      	str	r1, [r7, #16]
 8003f3e:	4649      	mov	r1, r9
 8003f40:	414b      	adcs	r3, r1
 8003f42:	617b      	str	r3, [r7, #20]
 8003f44:	f04f 0200 	mov.w	r2, #0
 8003f48:	f04f 0300 	mov.w	r3, #0
 8003f4c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003f50:	4659      	mov	r1, fp
 8003f52:	00cb      	lsls	r3, r1, #3
 8003f54:	4651      	mov	r1, sl
 8003f56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f5a:	4651      	mov	r1, sl
 8003f5c:	00ca      	lsls	r2, r1, #3
 8003f5e:	4610      	mov	r0, r2
 8003f60:	4619      	mov	r1, r3
 8003f62:	4603      	mov	r3, r0
 8003f64:	4642      	mov	r2, r8
 8003f66:	189b      	adds	r3, r3, r2
 8003f68:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003f6c:	464b      	mov	r3, r9
 8003f6e:	460a      	mov	r2, r1
 8003f70:	eb42 0303 	adc.w	r3, r2, r3
 8003f74:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003f78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003f82:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003f84:	f04f 0200 	mov.w	r2, #0
 8003f88:	f04f 0300 	mov.w	r3, #0
 8003f8c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003f90:	4649      	mov	r1, r9
 8003f92:	008b      	lsls	r3, r1, #2
 8003f94:	4641      	mov	r1, r8
 8003f96:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f9a:	4641      	mov	r1, r8
 8003f9c:	008a      	lsls	r2, r1, #2
 8003f9e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003fa2:	f7fc f96d 	bl	8000280 <__aeabi_uldivmod>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	460b      	mov	r3, r1
 8003faa:	4611      	mov	r1, r2
 8003fac:	4b38      	ldr	r3, [pc, #224]	@ (8004090 <UART_SetConfig+0x4e4>)
 8003fae:	fba3 2301 	umull	r2, r3, r3, r1
 8003fb2:	095b      	lsrs	r3, r3, #5
 8003fb4:	2264      	movs	r2, #100	@ 0x64
 8003fb6:	fb02 f303 	mul.w	r3, r2, r3
 8003fba:	1acb      	subs	r3, r1, r3
 8003fbc:	011b      	lsls	r3, r3, #4
 8003fbe:	3332      	adds	r3, #50	@ 0x32
 8003fc0:	4a33      	ldr	r2, [pc, #204]	@ (8004090 <UART_SetConfig+0x4e4>)
 8003fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fc6:	095b      	lsrs	r3, r3, #5
 8003fc8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003fcc:	441c      	add	r4, r3
 8003fce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	673b      	str	r3, [r7, #112]	@ 0x70
 8003fd6:	677a      	str	r2, [r7, #116]	@ 0x74
 8003fd8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003fdc:	4642      	mov	r2, r8
 8003fde:	464b      	mov	r3, r9
 8003fe0:	1891      	adds	r1, r2, r2
 8003fe2:	60b9      	str	r1, [r7, #8]
 8003fe4:	415b      	adcs	r3, r3
 8003fe6:	60fb      	str	r3, [r7, #12]
 8003fe8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003fec:	4641      	mov	r1, r8
 8003fee:	1851      	adds	r1, r2, r1
 8003ff0:	6039      	str	r1, [r7, #0]
 8003ff2:	4649      	mov	r1, r9
 8003ff4:	414b      	adcs	r3, r1
 8003ff6:	607b      	str	r3, [r7, #4]
 8003ff8:	f04f 0200 	mov.w	r2, #0
 8003ffc:	f04f 0300 	mov.w	r3, #0
 8004000:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004004:	4659      	mov	r1, fp
 8004006:	00cb      	lsls	r3, r1, #3
 8004008:	4651      	mov	r1, sl
 800400a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800400e:	4651      	mov	r1, sl
 8004010:	00ca      	lsls	r2, r1, #3
 8004012:	4610      	mov	r0, r2
 8004014:	4619      	mov	r1, r3
 8004016:	4603      	mov	r3, r0
 8004018:	4642      	mov	r2, r8
 800401a:	189b      	adds	r3, r3, r2
 800401c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800401e:	464b      	mov	r3, r9
 8004020:	460a      	mov	r2, r1
 8004022:	eb42 0303 	adc.w	r3, r2, r3
 8004026:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	663b      	str	r3, [r7, #96]	@ 0x60
 8004032:	667a      	str	r2, [r7, #100]	@ 0x64
 8004034:	f04f 0200 	mov.w	r2, #0
 8004038:	f04f 0300 	mov.w	r3, #0
 800403c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004040:	4649      	mov	r1, r9
 8004042:	008b      	lsls	r3, r1, #2
 8004044:	4641      	mov	r1, r8
 8004046:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800404a:	4641      	mov	r1, r8
 800404c:	008a      	lsls	r2, r1, #2
 800404e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004052:	f7fc f915 	bl	8000280 <__aeabi_uldivmod>
 8004056:	4602      	mov	r2, r0
 8004058:	460b      	mov	r3, r1
 800405a:	4b0d      	ldr	r3, [pc, #52]	@ (8004090 <UART_SetConfig+0x4e4>)
 800405c:	fba3 1302 	umull	r1, r3, r3, r2
 8004060:	095b      	lsrs	r3, r3, #5
 8004062:	2164      	movs	r1, #100	@ 0x64
 8004064:	fb01 f303 	mul.w	r3, r1, r3
 8004068:	1ad3      	subs	r3, r2, r3
 800406a:	011b      	lsls	r3, r3, #4
 800406c:	3332      	adds	r3, #50	@ 0x32
 800406e:	4a08      	ldr	r2, [pc, #32]	@ (8004090 <UART_SetConfig+0x4e4>)
 8004070:	fba2 2303 	umull	r2, r3, r2, r3
 8004074:	095b      	lsrs	r3, r3, #5
 8004076:	f003 020f 	and.w	r2, r3, #15
 800407a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4422      	add	r2, r4
 8004082:	609a      	str	r2, [r3, #8]
}
 8004084:	bf00      	nop
 8004086:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800408a:	46bd      	mov	sp, r7
 800408c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004090:	51eb851f 	.word	0x51eb851f

08004094 <std>:
 8004094:	2300      	movs	r3, #0
 8004096:	b510      	push	{r4, lr}
 8004098:	4604      	mov	r4, r0
 800409a:	e9c0 3300 	strd	r3, r3, [r0]
 800409e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80040a2:	6083      	str	r3, [r0, #8]
 80040a4:	8181      	strh	r1, [r0, #12]
 80040a6:	6643      	str	r3, [r0, #100]	@ 0x64
 80040a8:	81c2      	strh	r2, [r0, #14]
 80040aa:	6183      	str	r3, [r0, #24]
 80040ac:	4619      	mov	r1, r3
 80040ae:	2208      	movs	r2, #8
 80040b0:	305c      	adds	r0, #92	@ 0x5c
 80040b2:	f000 fa09 	bl	80044c8 <memset>
 80040b6:	4b0d      	ldr	r3, [pc, #52]	@ (80040ec <std+0x58>)
 80040b8:	6263      	str	r3, [r4, #36]	@ 0x24
 80040ba:	4b0d      	ldr	r3, [pc, #52]	@ (80040f0 <std+0x5c>)
 80040bc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80040be:	4b0d      	ldr	r3, [pc, #52]	@ (80040f4 <std+0x60>)
 80040c0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80040c2:	4b0d      	ldr	r3, [pc, #52]	@ (80040f8 <std+0x64>)
 80040c4:	6323      	str	r3, [r4, #48]	@ 0x30
 80040c6:	4b0d      	ldr	r3, [pc, #52]	@ (80040fc <std+0x68>)
 80040c8:	6224      	str	r4, [r4, #32]
 80040ca:	429c      	cmp	r4, r3
 80040cc:	d006      	beq.n	80040dc <std+0x48>
 80040ce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80040d2:	4294      	cmp	r4, r2
 80040d4:	d002      	beq.n	80040dc <std+0x48>
 80040d6:	33d0      	adds	r3, #208	@ 0xd0
 80040d8:	429c      	cmp	r4, r3
 80040da:	d105      	bne.n	80040e8 <std+0x54>
 80040dc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80040e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040e4:	f000 ba68 	b.w	80045b8 <__retarget_lock_init_recursive>
 80040e8:	bd10      	pop	{r4, pc}
 80040ea:	bf00      	nop
 80040ec:	08004319 	.word	0x08004319
 80040f0:	0800433b 	.word	0x0800433b
 80040f4:	08004373 	.word	0x08004373
 80040f8:	08004397 	.word	0x08004397
 80040fc:	20000714 	.word	0x20000714

08004100 <stdio_exit_handler>:
 8004100:	4a02      	ldr	r2, [pc, #8]	@ (800410c <stdio_exit_handler+0xc>)
 8004102:	4903      	ldr	r1, [pc, #12]	@ (8004110 <stdio_exit_handler+0x10>)
 8004104:	4803      	ldr	r0, [pc, #12]	@ (8004114 <stdio_exit_handler+0x14>)
 8004106:	f000 b869 	b.w	80041dc <_fwalk_sglue>
 800410a:	bf00      	nop
 800410c:	2000000c 	.word	0x2000000c
 8004110:	08004e81 	.word	0x08004e81
 8004114:	2000001c 	.word	0x2000001c

08004118 <cleanup_stdio>:
 8004118:	6841      	ldr	r1, [r0, #4]
 800411a:	4b0c      	ldr	r3, [pc, #48]	@ (800414c <cleanup_stdio+0x34>)
 800411c:	4299      	cmp	r1, r3
 800411e:	b510      	push	{r4, lr}
 8004120:	4604      	mov	r4, r0
 8004122:	d001      	beq.n	8004128 <cleanup_stdio+0x10>
 8004124:	f000 feac 	bl	8004e80 <_fflush_r>
 8004128:	68a1      	ldr	r1, [r4, #8]
 800412a:	4b09      	ldr	r3, [pc, #36]	@ (8004150 <cleanup_stdio+0x38>)
 800412c:	4299      	cmp	r1, r3
 800412e:	d002      	beq.n	8004136 <cleanup_stdio+0x1e>
 8004130:	4620      	mov	r0, r4
 8004132:	f000 fea5 	bl	8004e80 <_fflush_r>
 8004136:	68e1      	ldr	r1, [r4, #12]
 8004138:	4b06      	ldr	r3, [pc, #24]	@ (8004154 <cleanup_stdio+0x3c>)
 800413a:	4299      	cmp	r1, r3
 800413c:	d004      	beq.n	8004148 <cleanup_stdio+0x30>
 800413e:	4620      	mov	r0, r4
 8004140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004144:	f000 be9c 	b.w	8004e80 <_fflush_r>
 8004148:	bd10      	pop	{r4, pc}
 800414a:	bf00      	nop
 800414c:	20000714 	.word	0x20000714
 8004150:	2000077c 	.word	0x2000077c
 8004154:	200007e4 	.word	0x200007e4

08004158 <global_stdio_init.part.0>:
 8004158:	b510      	push	{r4, lr}
 800415a:	4b0b      	ldr	r3, [pc, #44]	@ (8004188 <global_stdio_init.part.0+0x30>)
 800415c:	4c0b      	ldr	r4, [pc, #44]	@ (800418c <global_stdio_init.part.0+0x34>)
 800415e:	4a0c      	ldr	r2, [pc, #48]	@ (8004190 <global_stdio_init.part.0+0x38>)
 8004160:	601a      	str	r2, [r3, #0]
 8004162:	4620      	mov	r0, r4
 8004164:	2200      	movs	r2, #0
 8004166:	2104      	movs	r1, #4
 8004168:	f7ff ff94 	bl	8004094 <std>
 800416c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004170:	2201      	movs	r2, #1
 8004172:	2109      	movs	r1, #9
 8004174:	f7ff ff8e 	bl	8004094 <std>
 8004178:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800417c:	2202      	movs	r2, #2
 800417e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004182:	2112      	movs	r1, #18
 8004184:	f7ff bf86 	b.w	8004094 <std>
 8004188:	2000084c 	.word	0x2000084c
 800418c:	20000714 	.word	0x20000714
 8004190:	08004101 	.word	0x08004101

08004194 <__sfp_lock_acquire>:
 8004194:	4801      	ldr	r0, [pc, #4]	@ (800419c <__sfp_lock_acquire+0x8>)
 8004196:	f000 ba10 	b.w	80045ba <__retarget_lock_acquire_recursive>
 800419a:	bf00      	nop
 800419c:	20000855 	.word	0x20000855

080041a0 <__sfp_lock_release>:
 80041a0:	4801      	ldr	r0, [pc, #4]	@ (80041a8 <__sfp_lock_release+0x8>)
 80041a2:	f000 ba0b 	b.w	80045bc <__retarget_lock_release_recursive>
 80041a6:	bf00      	nop
 80041a8:	20000855 	.word	0x20000855

080041ac <__sinit>:
 80041ac:	b510      	push	{r4, lr}
 80041ae:	4604      	mov	r4, r0
 80041b0:	f7ff fff0 	bl	8004194 <__sfp_lock_acquire>
 80041b4:	6a23      	ldr	r3, [r4, #32]
 80041b6:	b11b      	cbz	r3, 80041c0 <__sinit+0x14>
 80041b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041bc:	f7ff bff0 	b.w	80041a0 <__sfp_lock_release>
 80041c0:	4b04      	ldr	r3, [pc, #16]	@ (80041d4 <__sinit+0x28>)
 80041c2:	6223      	str	r3, [r4, #32]
 80041c4:	4b04      	ldr	r3, [pc, #16]	@ (80041d8 <__sinit+0x2c>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d1f5      	bne.n	80041b8 <__sinit+0xc>
 80041cc:	f7ff ffc4 	bl	8004158 <global_stdio_init.part.0>
 80041d0:	e7f2      	b.n	80041b8 <__sinit+0xc>
 80041d2:	bf00      	nop
 80041d4:	08004119 	.word	0x08004119
 80041d8:	2000084c 	.word	0x2000084c

080041dc <_fwalk_sglue>:
 80041dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80041e0:	4607      	mov	r7, r0
 80041e2:	4688      	mov	r8, r1
 80041e4:	4614      	mov	r4, r2
 80041e6:	2600      	movs	r6, #0
 80041e8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80041ec:	f1b9 0901 	subs.w	r9, r9, #1
 80041f0:	d505      	bpl.n	80041fe <_fwalk_sglue+0x22>
 80041f2:	6824      	ldr	r4, [r4, #0]
 80041f4:	2c00      	cmp	r4, #0
 80041f6:	d1f7      	bne.n	80041e8 <_fwalk_sglue+0xc>
 80041f8:	4630      	mov	r0, r6
 80041fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80041fe:	89ab      	ldrh	r3, [r5, #12]
 8004200:	2b01      	cmp	r3, #1
 8004202:	d907      	bls.n	8004214 <_fwalk_sglue+0x38>
 8004204:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004208:	3301      	adds	r3, #1
 800420a:	d003      	beq.n	8004214 <_fwalk_sglue+0x38>
 800420c:	4629      	mov	r1, r5
 800420e:	4638      	mov	r0, r7
 8004210:	47c0      	blx	r8
 8004212:	4306      	orrs	r6, r0
 8004214:	3568      	adds	r5, #104	@ 0x68
 8004216:	e7e9      	b.n	80041ec <_fwalk_sglue+0x10>

08004218 <_puts_r>:
 8004218:	6a03      	ldr	r3, [r0, #32]
 800421a:	b570      	push	{r4, r5, r6, lr}
 800421c:	6884      	ldr	r4, [r0, #8]
 800421e:	4605      	mov	r5, r0
 8004220:	460e      	mov	r6, r1
 8004222:	b90b      	cbnz	r3, 8004228 <_puts_r+0x10>
 8004224:	f7ff ffc2 	bl	80041ac <__sinit>
 8004228:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800422a:	07db      	lsls	r3, r3, #31
 800422c:	d405      	bmi.n	800423a <_puts_r+0x22>
 800422e:	89a3      	ldrh	r3, [r4, #12]
 8004230:	0598      	lsls	r0, r3, #22
 8004232:	d402      	bmi.n	800423a <_puts_r+0x22>
 8004234:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004236:	f000 f9c0 	bl	80045ba <__retarget_lock_acquire_recursive>
 800423a:	89a3      	ldrh	r3, [r4, #12]
 800423c:	0719      	lsls	r1, r3, #28
 800423e:	d502      	bpl.n	8004246 <_puts_r+0x2e>
 8004240:	6923      	ldr	r3, [r4, #16]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d135      	bne.n	80042b2 <_puts_r+0x9a>
 8004246:	4621      	mov	r1, r4
 8004248:	4628      	mov	r0, r5
 800424a:	f000 f8e7 	bl	800441c <__swsetup_r>
 800424e:	b380      	cbz	r0, 80042b2 <_puts_r+0x9a>
 8004250:	f04f 35ff 	mov.w	r5, #4294967295
 8004254:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004256:	07da      	lsls	r2, r3, #31
 8004258:	d405      	bmi.n	8004266 <_puts_r+0x4e>
 800425a:	89a3      	ldrh	r3, [r4, #12]
 800425c:	059b      	lsls	r3, r3, #22
 800425e:	d402      	bmi.n	8004266 <_puts_r+0x4e>
 8004260:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004262:	f000 f9ab 	bl	80045bc <__retarget_lock_release_recursive>
 8004266:	4628      	mov	r0, r5
 8004268:	bd70      	pop	{r4, r5, r6, pc}
 800426a:	2b00      	cmp	r3, #0
 800426c:	da04      	bge.n	8004278 <_puts_r+0x60>
 800426e:	69a2      	ldr	r2, [r4, #24]
 8004270:	429a      	cmp	r2, r3
 8004272:	dc17      	bgt.n	80042a4 <_puts_r+0x8c>
 8004274:	290a      	cmp	r1, #10
 8004276:	d015      	beq.n	80042a4 <_puts_r+0x8c>
 8004278:	6823      	ldr	r3, [r4, #0]
 800427a:	1c5a      	adds	r2, r3, #1
 800427c:	6022      	str	r2, [r4, #0]
 800427e:	7019      	strb	r1, [r3, #0]
 8004280:	68a3      	ldr	r3, [r4, #8]
 8004282:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004286:	3b01      	subs	r3, #1
 8004288:	60a3      	str	r3, [r4, #8]
 800428a:	2900      	cmp	r1, #0
 800428c:	d1ed      	bne.n	800426a <_puts_r+0x52>
 800428e:	2b00      	cmp	r3, #0
 8004290:	da11      	bge.n	80042b6 <_puts_r+0x9e>
 8004292:	4622      	mov	r2, r4
 8004294:	210a      	movs	r1, #10
 8004296:	4628      	mov	r0, r5
 8004298:	f000 f881 	bl	800439e <__swbuf_r>
 800429c:	3001      	adds	r0, #1
 800429e:	d0d7      	beq.n	8004250 <_puts_r+0x38>
 80042a0:	250a      	movs	r5, #10
 80042a2:	e7d7      	b.n	8004254 <_puts_r+0x3c>
 80042a4:	4622      	mov	r2, r4
 80042a6:	4628      	mov	r0, r5
 80042a8:	f000 f879 	bl	800439e <__swbuf_r>
 80042ac:	3001      	adds	r0, #1
 80042ae:	d1e7      	bne.n	8004280 <_puts_r+0x68>
 80042b0:	e7ce      	b.n	8004250 <_puts_r+0x38>
 80042b2:	3e01      	subs	r6, #1
 80042b4:	e7e4      	b.n	8004280 <_puts_r+0x68>
 80042b6:	6823      	ldr	r3, [r4, #0]
 80042b8:	1c5a      	adds	r2, r3, #1
 80042ba:	6022      	str	r2, [r4, #0]
 80042bc:	220a      	movs	r2, #10
 80042be:	701a      	strb	r2, [r3, #0]
 80042c0:	e7ee      	b.n	80042a0 <_puts_r+0x88>
	...

080042c4 <puts>:
 80042c4:	4b02      	ldr	r3, [pc, #8]	@ (80042d0 <puts+0xc>)
 80042c6:	4601      	mov	r1, r0
 80042c8:	6818      	ldr	r0, [r3, #0]
 80042ca:	f7ff bfa5 	b.w	8004218 <_puts_r>
 80042ce:	bf00      	nop
 80042d0:	20000018 	.word	0x20000018

080042d4 <siprintf>:
 80042d4:	b40e      	push	{r1, r2, r3}
 80042d6:	b510      	push	{r4, lr}
 80042d8:	b09d      	sub	sp, #116	@ 0x74
 80042da:	ab1f      	add	r3, sp, #124	@ 0x7c
 80042dc:	9002      	str	r0, [sp, #8]
 80042de:	9006      	str	r0, [sp, #24]
 80042e0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80042e4:	480a      	ldr	r0, [pc, #40]	@ (8004310 <siprintf+0x3c>)
 80042e6:	9107      	str	r1, [sp, #28]
 80042e8:	9104      	str	r1, [sp, #16]
 80042ea:	490a      	ldr	r1, [pc, #40]	@ (8004314 <siprintf+0x40>)
 80042ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80042f0:	9105      	str	r1, [sp, #20]
 80042f2:	2400      	movs	r4, #0
 80042f4:	a902      	add	r1, sp, #8
 80042f6:	6800      	ldr	r0, [r0, #0]
 80042f8:	9301      	str	r3, [sp, #4]
 80042fa:	941b      	str	r4, [sp, #108]	@ 0x6c
 80042fc:	f000 fab4 	bl	8004868 <_svfiprintf_r>
 8004300:	9b02      	ldr	r3, [sp, #8]
 8004302:	701c      	strb	r4, [r3, #0]
 8004304:	b01d      	add	sp, #116	@ 0x74
 8004306:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800430a:	b003      	add	sp, #12
 800430c:	4770      	bx	lr
 800430e:	bf00      	nop
 8004310:	20000018 	.word	0x20000018
 8004314:	ffff0208 	.word	0xffff0208

08004318 <__sread>:
 8004318:	b510      	push	{r4, lr}
 800431a:	460c      	mov	r4, r1
 800431c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004320:	f000 f8fc 	bl	800451c <_read_r>
 8004324:	2800      	cmp	r0, #0
 8004326:	bfab      	itete	ge
 8004328:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800432a:	89a3      	ldrhlt	r3, [r4, #12]
 800432c:	181b      	addge	r3, r3, r0
 800432e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004332:	bfac      	ite	ge
 8004334:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004336:	81a3      	strhlt	r3, [r4, #12]
 8004338:	bd10      	pop	{r4, pc}

0800433a <__swrite>:
 800433a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800433e:	461f      	mov	r7, r3
 8004340:	898b      	ldrh	r3, [r1, #12]
 8004342:	05db      	lsls	r3, r3, #23
 8004344:	4605      	mov	r5, r0
 8004346:	460c      	mov	r4, r1
 8004348:	4616      	mov	r6, r2
 800434a:	d505      	bpl.n	8004358 <__swrite+0x1e>
 800434c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004350:	2302      	movs	r3, #2
 8004352:	2200      	movs	r2, #0
 8004354:	f000 f8d0 	bl	80044f8 <_lseek_r>
 8004358:	89a3      	ldrh	r3, [r4, #12]
 800435a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800435e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004362:	81a3      	strh	r3, [r4, #12]
 8004364:	4632      	mov	r2, r6
 8004366:	463b      	mov	r3, r7
 8004368:	4628      	mov	r0, r5
 800436a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800436e:	f000 b8e7 	b.w	8004540 <_write_r>

08004372 <__sseek>:
 8004372:	b510      	push	{r4, lr}
 8004374:	460c      	mov	r4, r1
 8004376:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800437a:	f000 f8bd 	bl	80044f8 <_lseek_r>
 800437e:	1c43      	adds	r3, r0, #1
 8004380:	89a3      	ldrh	r3, [r4, #12]
 8004382:	bf15      	itete	ne
 8004384:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004386:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800438a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800438e:	81a3      	strheq	r3, [r4, #12]
 8004390:	bf18      	it	ne
 8004392:	81a3      	strhne	r3, [r4, #12]
 8004394:	bd10      	pop	{r4, pc}

08004396 <__sclose>:
 8004396:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800439a:	f000 b89d 	b.w	80044d8 <_close_r>

0800439e <__swbuf_r>:
 800439e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043a0:	460e      	mov	r6, r1
 80043a2:	4614      	mov	r4, r2
 80043a4:	4605      	mov	r5, r0
 80043a6:	b118      	cbz	r0, 80043b0 <__swbuf_r+0x12>
 80043a8:	6a03      	ldr	r3, [r0, #32]
 80043aa:	b90b      	cbnz	r3, 80043b0 <__swbuf_r+0x12>
 80043ac:	f7ff fefe 	bl	80041ac <__sinit>
 80043b0:	69a3      	ldr	r3, [r4, #24]
 80043b2:	60a3      	str	r3, [r4, #8]
 80043b4:	89a3      	ldrh	r3, [r4, #12]
 80043b6:	071a      	lsls	r2, r3, #28
 80043b8:	d501      	bpl.n	80043be <__swbuf_r+0x20>
 80043ba:	6923      	ldr	r3, [r4, #16]
 80043bc:	b943      	cbnz	r3, 80043d0 <__swbuf_r+0x32>
 80043be:	4621      	mov	r1, r4
 80043c0:	4628      	mov	r0, r5
 80043c2:	f000 f82b 	bl	800441c <__swsetup_r>
 80043c6:	b118      	cbz	r0, 80043d0 <__swbuf_r+0x32>
 80043c8:	f04f 37ff 	mov.w	r7, #4294967295
 80043cc:	4638      	mov	r0, r7
 80043ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80043d0:	6823      	ldr	r3, [r4, #0]
 80043d2:	6922      	ldr	r2, [r4, #16]
 80043d4:	1a98      	subs	r0, r3, r2
 80043d6:	6963      	ldr	r3, [r4, #20]
 80043d8:	b2f6      	uxtb	r6, r6
 80043da:	4283      	cmp	r3, r0
 80043dc:	4637      	mov	r7, r6
 80043de:	dc05      	bgt.n	80043ec <__swbuf_r+0x4e>
 80043e0:	4621      	mov	r1, r4
 80043e2:	4628      	mov	r0, r5
 80043e4:	f000 fd4c 	bl	8004e80 <_fflush_r>
 80043e8:	2800      	cmp	r0, #0
 80043ea:	d1ed      	bne.n	80043c8 <__swbuf_r+0x2a>
 80043ec:	68a3      	ldr	r3, [r4, #8]
 80043ee:	3b01      	subs	r3, #1
 80043f0:	60a3      	str	r3, [r4, #8]
 80043f2:	6823      	ldr	r3, [r4, #0]
 80043f4:	1c5a      	adds	r2, r3, #1
 80043f6:	6022      	str	r2, [r4, #0]
 80043f8:	701e      	strb	r6, [r3, #0]
 80043fa:	6962      	ldr	r2, [r4, #20]
 80043fc:	1c43      	adds	r3, r0, #1
 80043fe:	429a      	cmp	r2, r3
 8004400:	d004      	beq.n	800440c <__swbuf_r+0x6e>
 8004402:	89a3      	ldrh	r3, [r4, #12]
 8004404:	07db      	lsls	r3, r3, #31
 8004406:	d5e1      	bpl.n	80043cc <__swbuf_r+0x2e>
 8004408:	2e0a      	cmp	r6, #10
 800440a:	d1df      	bne.n	80043cc <__swbuf_r+0x2e>
 800440c:	4621      	mov	r1, r4
 800440e:	4628      	mov	r0, r5
 8004410:	f000 fd36 	bl	8004e80 <_fflush_r>
 8004414:	2800      	cmp	r0, #0
 8004416:	d0d9      	beq.n	80043cc <__swbuf_r+0x2e>
 8004418:	e7d6      	b.n	80043c8 <__swbuf_r+0x2a>
	...

0800441c <__swsetup_r>:
 800441c:	b538      	push	{r3, r4, r5, lr}
 800441e:	4b29      	ldr	r3, [pc, #164]	@ (80044c4 <__swsetup_r+0xa8>)
 8004420:	4605      	mov	r5, r0
 8004422:	6818      	ldr	r0, [r3, #0]
 8004424:	460c      	mov	r4, r1
 8004426:	b118      	cbz	r0, 8004430 <__swsetup_r+0x14>
 8004428:	6a03      	ldr	r3, [r0, #32]
 800442a:	b90b      	cbnz	r3, 8004430 <__swsetup_r+0x14>
 800442c:	f7ff febe 	bl	80041ac <__sinit>
 8004430:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004434:	0719      	lsls	r1, r3, #28
 8004436:	d422      	bmi.n	800447e <__swsetup_r+0x62>
 8004438:	06da      	lsls	r2, r3, #27
 800443a:	d407      	bmi.n	800444c <__swsetup_r+0x30>
 800443c:	2209      	movs	r2, #9
 800443e:	602a      	str	r2, [r5, #0]
 8004440:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004444:	81a3      	strh	r3, [r4, #12]
 8004446:	f04f 30ff 	mov.w	r0, #4294967295
 800444a:	e033      	b.n	80044b4 <__swsetup_r+0x98>
 800444c:	0758      	lsls	r0, r3, #29
 800444e:	d512      	bpl.n	8004476 <__swsetup_r+0x5a>
 8004450:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004452:	b141      	cbz	r1, 8004466 <__swsetup_r+0x4a>
 8004454:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004458:	4299      	cmp	r1, r3
 800445a:	d002      	beq.n	8004462 <__swsetup_r+0x46>
 800445c:	4628      	mov	r0, r5
 800445e:	f000 f8af 	bl	80045c0 <_free_r>
 8004462:	2300      	movs	r3, #0
 8004464:	6363      	str	r3, [r4, #52]	@ 0x34
 8004466:	89a3      	ldrh	r3, [r4, #12]
 8004468:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800446c:	81a3      	strh	r3, [r4, #12]
 800446e:	2300      	movs	r3, #0
 8004470:	6063      	str	r3, [r4, #4]
 8004472:	6923      	ldr	r3, [r4, #16]
 8004474:	6023      	str	r3, [r4, #0]
 8004476:	89a3      	ldrh	r3, [r4, #12]
 8004478:	f043 0308 	orr.w	r3, r3, #8
 800447c:	81a3      	strh	r3, [r4, #12]
 800447e:	6923      	ldr	r3, [r4, #16]
 8004480:	b94b      	cbnz	r3, 8004496 <__swsetup_r+0x7a>
 8004482:	89a3      	ldrh	r3, [r4, #12]
 8004484:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004488:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800448c:	d003      	beq.n	8004496 <__swsetup_r+0x7a>
 800448e:	4621      	mov	r1, r4
 8004490:	4628      	mov	r0, r5
 8004492:	f000 fd43 	bl	8004f1c <__smakebuf_r>
 8004496:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800449a:	f013 0201 	ands.w	r2, r3, #1
 800449e:	d00a      	beq.n	80044b6 <__swsetup_r+0x9a>
 80044a0:	2200      	movs	r2, #0
 80044a2:	60a2      	str	r2, [r4, #8]
 80044a4:	6962      	ldr	r2, [r4, #20]
 80044a6:	4252      	negs	r2, r2
 80044a8:	61a2      	str	r2, [r4, #24]
 80044aa:	6922      	ldr	r2, [r4, #16]
 80044ac:	b942      	cbnz	r2, 80044c0 <__swsetup_r+0xa4>
 80044ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80044b2:	d1c5      	bne.n	8004440 <__swsetup_r+0x24>
 80044b4:	bd38      	pop	{r3, r4, r5, pc}
 80044b6:	0799      	lsls	r1, r3, #30
 80044b8:	bf58      	it	pl
 80044ba:	6962      	ldrpl	r2, [r4, #20]
 80044bc:	60a2      	str	r2, [r4, #8]
 80044be:	e7f4      	b.n	80044aa <__swsetup_r+0x8e>
 80044c0:	2000      	movs	r0, #0
 80044c2:	e7f7      	b.n	80044b4 <__swsetup_r+0x98>
 80044c4:	20000018 	.word	0x20000018

080044c8 <memset>:
 80044c8:	4402      	add	r2, r0
 80044ca:	4603      	mov	r3, r0
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d100      	bne.n	80044d2 <memset+0xa>
 80044d0:	4770      	bx	lr
 80044d2:	f803 1b01 	strb.w	r1, [r3], #1
 80044d6:	e7f9      	b.n	80044cc <memset+0x4>

080044d8 <_close_r>:
 80044d8:	b538      	push	{r3, r4, r5, lr}
 80044da:	4d06      	ldr	r5, [pc, #24]	@ (80044f4 <_close_r+0x1c>)
 80044dc:	2300      	movs	r3, #0
 80044de:	4604      	mov	r4, r0
 80044e0:	4608      	mov	r0, r1
 80044e2:	602b      	str	r3, [r5, #0]
 80044e4:	f7fc fcc5 	bl	8000e72 <_close>
 80044e8:	1c43      	adds	r3, r0, #1
 80044ea:	d102      	bne.n	80044f2 <_close_r+0x1a>
 80044ec:	682b      	ldr	r3, [r5, #0]
 80044ee:	b103      	cbz	r3, 80044f2 <_close_r+0x1a>
 80044f0:	6023      	str	r3, [r4, #0]
 80044f2:	bd38      	pop	{r3, r4, r5, pc}
 80044f4:	20000850 	.word	0x20000850

080044f8 <_lseek_r>:
 80044f8:	b538      	push	{r3, r4, r5, lr}
 80044fa:	4d07      	ldr	r5, [pc, #28]	@ (8004518 <_lseek_r+0x20>)
 80044fc:	4604      	mov	r4, r0
 80044fe:	4608      	mov	r0, r1
 8004500:	4611      	mov	r1, r2
 8004502:	2200      	movs	r2, #0
 8004504:	602a      	str	r2, [r5, #0]
 8004506:	461a      	mov	r2, r3
 8004508:	f7fc fcda 	bl	8000ec0 <_lseek>
 800450c:	1c43      	adds	r3, r0, #1
 800450e:	d102      	bne.n	8004516 <_lseek_r+0x1e>
 8004510:	682b      	ldr	r3, [r5, #0]
 8004512:	b103      	cbz	r3, 8004516 <_lseek_r+0x1e>
 8004514:	6023      	str	r3, [r4, #0]
 8004516:	bd38      	pop	{r3, r4, r5, pc}
 8004518:	20000850 	.word	0x20000850

0800451c <_read_r>:
 800451c:	b538      	push	{r3, r4, r5, lr}
 800451e:	4d07      	ldr	r5, [pc, #28]	@ (800453c <_read_r+0x20>)
 8004520:	4604      	mov	r4, r0
 8004522:	4608      	mov	r0, r1
 8004524:	4611      	mov	r1, r2
 8004526:	2200      	movs	r2, #0
 8004528:	602a      	str	r2, [r5, #0]
 800452a:	461a      	mov	r2, r3
 800452c:	f7fc fc68 	bl	8000e00 <_read>
 8004530:	1c43      	adds	r3, r0, #1
 8004532:	d102      	bne.n	800453a <_read_r+0x1e>
 8004534:	682b      	ldr	r3, [r5, #0]
 8004536:	b103      	cbz	r3, 800453a <_read_r+0x1e>
 8004538:	6023      	str	r3, [r4, #0]
 800453a:	bd38      	pop	{r3, r4, r5, pc}
 800453c:	20000850 	.word	0x20000850

08004540 <_write_r>:
 8004540:	b538      	push	{r3, r4, r5, lr}
 8004542:	4d07      	ldr	r5, [pc, #28]	@ (8004560 <_write_r+0x20>)
 8004544:	4604      	mov	r4, r0
 8004546:	4608      	mov	r0, r1
 8004548:	4611      	mov	r1, r2
 800454a:	2200      	movs	r2, #0
 800454c:	602a      	str	r2, [r5, #0]
 800454e:	461a      	mov	r2, r3
 8004550:	f7fc fc73 	bl	8000e3a <_write>
 8004554:	1c43      	adds	r3, r0, #1
 8004556:	d102      	bne.n	800455e <_write_r+0x1e>
 8004558:	682b      	ldr	r3, [r5, #0]
 800455a:	b103      	cbz	r3, 800455e <_write_r+0x1e>
 800455c:	6023      	str	r3, [r4, #0]
 800455e:	bd38      	pop	{r3, r4, r5, pc}
 8004560:	20000850 	.word	0x20000850

08004564 <__errno>:
 8004564:	4b01      	ldr	r3, [pc, #4]	@ (800456c <__errno+0x8>)
 8004566:	6818      	ldr	r0, [r3, #0]
 8004568:	4770      	bx	lr
 800456a:	bf00      	nop
 800456c:	20000018 	.word	0x20000018

08004570 <__libc_init_array>:
 8004570:	b570      	push	{r4, r5, r6, lr}
 8004572:	4d0d      	ldr	r5, [pc, #52]	@ (80045a8 <__libc_init_array+0x38>)
 8004574:	4c0d      	ldr	r4, [pc, #52]	@ (80045ac <__libc_init_array+0x3c>)
 8004576:	1b64      	subs	r4, r4, r5
 8004578:	10a4      	asrs	r4, r4, #2
 800457a:	2600      	movs	r6, #0
 800457c:	42a6      	cmp	r6, r4
 800457e:	d109      	bne.n	8004594 <__libc_init_array+0x24>
 8004580:	4d0b      	ldr	r5, [pc, #44]	@ (80045b0 <__libc_init_array+0x40>)
 8004582:	4c0c      	ldr	r4, [pc, #48]	@ (80045b4 <__libc_init_array+0x44>)
 8004584:	f000 fd96 	bl	80050b4 <_init>
 8004588:	1b64      	subs	r4, r4, r5
 800458a:	10a4      	asrs	r4, r4, #2
 800458c:	2600      	movs	r6, #0
 800458e:	42a6      	cmp	r6, r4
 8004590:	d105      	bne.n	800459e <__libc_init_array+0x2e>
 8004592:	bd70      	pop	{r4, r5, r6, pc}
 8004594:	f855 3b04 	ldr.w	r3, [r5], #4
 8004598:	4798      	blx	r3
 800459a:	3601      	adds	r6, #1
 800459c:	e7ee      	b.n	800457c <__libc_init_array+0xc>
 800459e:	f855 3b04 	ldr.w	r3, [r5], #4
 80045a2:	4798      	blx	r3
 80045a4:	3601      	adds	r6, #1
 80045a6:	e7f2      	b.n	800458e <__libc_init_array+0x1e>
 80045a8:	08005338 	.word	0x08005338
 80045ac:	08005338 	.word	0x08005338
 80045b0:	08005338 	.word	0x08005338
 80045b4:	0800533c 	.word	0x0800533c

080045b8 <__retarget_lock_init_recursive>:
 80045b8:	4770      	bx	lr

080045ba <__retarget_lock_acquire_recursive>:
 80045ba:	4770      	bx	lr

080045bc <__retarget_lock_release_recursive>:
 80045bc:	4770      	bx	lr
	...

080045c0 <_free_r>:
 80045c0:	b538      	push	{r3, r4, r5, lr}
 80045c2:	4605      	mov	r5, r0
 80045c4:	2900      	cmp	r1, #0
 80045c6:	d041      	beq.n	800464c <_free_r+0x8c>
 80045c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80045cc:	1f0c      	subs	r4, r1, #4
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	bfb8      	it	lt
 80045d2:	18e4      	addlt	r4, r4, r3
 80045d4:	f000 f8e0 	bl	8004798 <__malloc_lock>
 80045d8:	4a1d      	ldr	r2, [pc, #116]	@ (8004650 <_free_r+0x90>)
 80045da:	6813      	ldr	r3, [r2, #0]
 80045dc:	b933      	cbnz	r3, 80045ec <_free_r+0x2c>
 80045de:	6063      	str	r3, [r4, #4]
 80045e0:	6014      	str	r4, [r2, #0]
 80045e2:	4628      	mov	r0, r5
 80045e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80045e8:	f000 b8dc 	b.w	80047a4 <__malloc_unlock>
 80045ec:	42a3      	cmp	r3, r4
 80045ee:	d908      	bls.n	8004602 <_free_r+0x42>
 80045f0:	6820      	ldr	r0, [r4, #0]
 80045f2:	1821      	adds	r1, r4, r0
 80045f4:	428b      	cmp	r3, r1
 80045f6:	bf01      	itttt	eq
 80045f8:	6819      	ldreq	r1, [r3, #0]
 80045fa:	685b      	ldreq	r3, [r3, #4]
 80045fc:	1809      	addeq	r1, r1, r0
 80045fe:	6021      	streq	r1, [r4, #0]
 8004600:	e7ed      	b.n	80045de <_free_r+0x1e>
 8004602:	461a      	mov	r2, r3
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	b10b      	cbz	r3, 800460c <_free_r+0x4c>
 8004608:	42a3      	cmp	r3, r4
 800460a:	d9fa      	bls.n	8004602 <_free_r+0x42>
 800460c:	6811      	ldr	r1, [r2, #0]
 800460e:	1850      	adds	r0, r2, r1
 8004610:	42a0      	cmp	r0, r4
 8004612:	d10b      	bne.n	800462c <_free_r+0x6c>
 8004614:	6820      	ldr	r0, [r4, #0]
 8004616:	4401      	add	r1, r0
 8004618:	1850      	adds	r0, r2, r1
 800461a:	4283      	cmp	r3, r0
 800461c:	6011      	str	r1, [r2, #0]
 800461e:	d1e0      	bne.n	80045e2 <_free_r+0x22>
 8004620:	6818      	ldr	r0, [r3, #0]
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	6053      	str	r3, [r2, #4]
 8004626:	4408      	add	r0, r1
 8004628:	6010      	str	r0, [r2, #0]
 800462a:	e7da      	b.n	80045e2 <_free_r+0x22>
 800462c:	d902      	bls.n	8004634 <_free_r+0x74>
 800462e:	230c      	movs	r3, #12
 8004630:	602b      	str	r3, [r5, #0]
 8004632:	e7d6      	b.n	80045e2 <_free_r+0x22>
 8004634:	6820      	ldr	r0, [r4, #0]
 8004636:	1821      	adds	r1, r4, r0
 8004638:	428b      	cmp	r3, r1
 800463a:	bf04      	itt	eq
 800463c:	6819      	ldreq	r1, [r3, #0]
 800463e:	685b      	ldreq	r3, [r3, #4]
 8004640:	6063      	str	r3, [r4, #4]
 8004642:	bf04      	itt	eq
 8004644:	1809      	addeq	r1, r1, r0
 8004646:	6021      	streq	r1, [r4, #0]
 8004648:	6054      	str	r4, [r2, #4]
 800464a:	e7ca      	b.n	80045e2 <_free_r+0x22>
 800464c:	bd38      	pop	{r3, r4, r5, pc}
 800464e:	bf00      	nop
 8004650:	2000085c 	.word	0x2000085c

08004654 <sbrk_aligned>:
 8004654:	b570      	push	{r4, r5, r6, lr}
 8004656:	4e0f      	ldr	r6, [pc, #60]	@ (8004694 <sbrk_aligned+0x40>)
 8004658:	460c      	mov	r4, r1
 800465a:	6831      	ldr	r1, [r6, #0]
 800465c:	4605      	mov	r5, r0
 800465e:	b911      	cbnz	r1, 8004666 <sbrk_aligned+0x12>
 8004660:	f000 fcd4 	bl	800500c <_sbrk_r>
 8004664:	6030      	str	r0, [r6, #0]
 8004666:	4621      	mov	r1, r4
 8004668:	4628      	mov	r0, r5
 800466a:	f000 fccf 	bl	800500c <_sbrk_r>
 800466e:	1c43      	adds	r3, r0, #1
 8004670:	d103      	bne.n	800467a <sbrk_aligned+0x26>
 8004672:	f04f 34ff 	mov.w	r4, #4294967295
 8004676:	4620      	mov	r0, r4
 8004678:	bd70      	pop	{r4, r5, r6, pc}
 800467a:	1cc4      	adds	r4, r0, #3
 800467c:	f024 0403 	bic.w	r4, r4, #3
 8004680:	42a0      	cmp	r0, r4
 8004682:	d0f8      	beq.n	8004676 <sbrk_aligned+0x22>
 8004684:	1a21      	subs	r1, r4, r0
 8004686:	4628      	mov	r0, r5
 8004688:	f000 fcc0 	bl	800500c <_sbrk_r>
 800468c:	3001      	adds	r0, #1
 800468e:	d1f2      	bne.n	8004676 <sbrk_aligned+0x22>
 8004690:	e7ef      	b.n	8004672 <sbrk_aligned+0x1e>
 8004692:	bf00      	nop
 8004694:	20000858 	.word	0x20000858

08004698 <_malloc_r>:
 8004698:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800469c:	1ccd      	adds	r5, r1, #3
 800469e:	f025 0503 	bic.w	r5, r5, #3
 80046a2:	3508      	adds	r5, #8
 80046a4:	2d0c      	cmp	r5, #12
 80046a6:	bf38      	it	cc
 80046a8:	250c      	movcc	r5, #12
 80046aa:	2d00      	cmp	r5, #0
 80046ac:	4606      	mov	r6, r0
 80046ae:	db01      	blt.n	80046b4 <_malloc_r+0x1c>
 80046b0:	42a9      	cmp	r1, r5
 80046b2:	d904      	bls.n	80046be <_malloc_r+0x26>
 80046b4:	230c      	movs	r3, #12
 80046b6:	6033      	str	r3, [r6, #0]
 80046b8:	2000      	movs	r0, #0
 80046ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80046be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004794 <_malloc_r+0xfc>
 80046c2:	f000 f869 	bl	8004798 <__malloc_lock>
 80046c6:	f8d8 3000 	ldr.w	r3, [r8]
 80046ca:	461c      	mov	r4, r3
 80046cc:	bb44      	cbnz	r4, 8004720 <_malloc_r+0x88>
 80046ce:	4629      	mov	r1, r5
 80046d0:	4630      	mov	r0, r6
 80046d2:	f7ff ffbf 	bl	8004654 <sbrk_aligned>
 80046d6:	1c43      	adds	r3, r0, #1
 80046d8:	4604      	mov	r4, r0
 80046da:	d158      	bne.n	800478e <_malloc_r+0xf6>
 80046dc:	f8d8 4000 	ldr.w	r4, [r8]
 80046e0:	4627      	mov	r7, r4
 80046e2:	2f00      	cmp	r7, #0
 80046e4:	d143      	bne.n	800476e <_malloc_r+0xd6>
 80046e6:	2c00      	cmp	r4, #0
 80046e8:	d04b      	beq.n	8004782 <_malloc_r+0xea>
 80046ea:	6823      	ldr	r3, [r4, #0]
 80046ec:	4639      	mov	r1, r7
 80046ee:	4630      	mov	r0, r6
 80046f0:	eb04 0903 	add.w	r9, r4, r3
 80046f4:	f000 fc8a 	bl	800500c <_sbrk_r>
 80046f8:	4581      	cmp	r9, r0
 80046fa:	d142      	bne.n	8004782 <_malloc_r+0xea>
 80046fc:	6821      	ldr	r1, [r4, #0]
 80046fe:	1a6d      	subs	r5, r5, r1
 8004700:	4629      	mov	r1, r5
 8004702:	4630      	mov	r0, r6
 8004704:	f7ff ffa6 	bl	8004654 <sbrk_aligned>
 8004708:	3001      	adds	r0, #1
 800470a:	d03a      	beq.n	8004782 <_malloc_r+0xea>
 800470c:	6823      	ldr	r3, [r4, #0]
 800470e:	442b      	add	r3, r5
 8004710:	6023      	str	r3, [r4, #0]
 8004712:	f8d8 3000 	ldr.w	r3, [r8]
 8004716:	685a      	ldr	r2, [r3, #4]
 8004718:	bb62      	cbnz	r2, 8004774 <_malloc_r+0xdc>
 800471a:	f8c8 7000 	str.w	r7, [r8]
 800471e:	e00f      	b.n	8004740 <_malloc_r+0xa8>
 8004720:	6822      	ldr	r2, [r4, #0]
 8004722:	1b52      	subs	r2, r2, r5
 8004724:	d420      	bmi.n	8004768 <_malloc_r+0xd0>
 8004726:	2a0b      	cmp	r2, #11
 8004728:	d917      	bls.n	800475a <_malloc_r+0xc2>
 800472a:	1961      	adds	r1, r4, r5
 800472c:	42a3      	cmp	r3, r4
 800472e:	6025      	str	r5, [r4, #0]
 8004730:	bf18      	it	ne
 8004732:	6059      	strne	r1, [r3, #4]
 8004734:	6863      	ldr	r3, [r4, #4]
 8004736:	bf08      	it	eq
 8004738:	f8c8 1000 	streq.w	r1, [r8]
 800473c:	5162      	str	r2, [r4, r5]
 800473e:	604b      	str	r3, [r1, #4]
 8004740:	4630      	mov	r0, r6
 8004742:	f000 f82f 	bl	80047a4 <__malloc_unlock>
 8004746:	f104 000b 	add.w	r0, r4, #11
 800474a:	1d23      	adds	r3, r4, #4
 800474c:	f020 0007 	bic.w	r0, r0, #7
 8004750:	1ac2      	subs	r2, r0, r3
 8004752:	bf1c      	itt	ne
 8004754:	1a1b      	subne	r3, r3, r0
 8004756:	50a3      	strne	r3, [r4, r2]
 8004758:	e7af      	b.n	80046ba <_malloc_r+0x22>
 800475a:	6862      	ldr	r2, [r4, #4]
 800475c:	42a3      	cmp	r3, r4
 800475e:	bf0c      	ite	eq
 8004760:	f8c8 2000 	streq.w	r2, [r8]
 8004764:	605a      	strne	r2, [r3, #4]
 8004766:	e7eb      	b.n	8004740 <_malloc_r+0xa8>
 8004768:	4623      	mov	r3, r4
 800476a:	6864      	ldr	r4, [r4, #4]
 800476c:	e7ae      	b.n	80046cc <_malloc_r+0x34>
 800476e:	463c      	mov	r4, r7
 8004770:	687f      	ldr	r7, [r7, #4]
 8004772:	e7b6      	b.n	80046e2 <_malloc_r+0x4a>
 8004774:	461a      	mov	r2, r3
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	42a3      	cmp	r3, r4
 800477a:	d1fb      	bne.n	8004774 <_malloc_r+0xdc>
 800477c:	2300      	movs	r3, #0
 800477e:	6053      	str	r3, [r2, #4]
 8004780:	e7de      	b.n	8004740 <_malloc_r+0xa8>
 8004782:	230c      	movs	r3, #12
 8004784:	6033      	str	r3, [r6, #0]
 8004786:	4630      	mov	r0, r6
 8004788:	f000 f80c 	bl	80047a4 <__malloc_unlock>
 800478c:	e794      	b.n	80046b8 <_malloc_r+0x20>
 800478e:	6005      	str	r5, [r0, #0]
 8004790:	e7d6      	b.n	8004740 <_malloc_r+0xa8>
 8004792:	bf00      	nop
 8004794:	2000085c 	.word	0x2000085c

08004798 <__malloc_lock>:
 8004798:	4801      	ldr	r0, [pc, #4]	@ (80047a0 <__malloc_lock+0x8>)
 800479a:	f7ff bf0e 	b.w	80045ba <__retarget_lock_acquire_recursive>
 800479e:	bf00      	nop
 80047a0:	20000854 	.word	0x20000854

080047a4 <__malloc_unlock>:
 80047a4:	4801      	ldr	r0, [pc, #4]	@ (80047ac <__malloc_unlock+0x8>)
 80047a6:	f7ff bf09 	b.w	80045bc <__retarget_lock_release_recursive>
 80047aa:	bf00      	nop
 80047ac:	20000854 	.word	0x20000854

080047b0 <__ssputs_r>:
 80047b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047b4:	688e      	ldr	r6, [r1, #8]
 80047b6:	461f      	mov	r7, r3
 80047b8:	42be      	cmp	r6, r7
 80047ba:	680b      	ldr	r3, [r1, #0]
 80047bc:	4682      	mov	sl, r0
 80047be:	460c      	mov	r4, r1
 80047c0:	4690      	mov	r8, r2
 80047c2:	d82d      	bhi.n	8004820 <__ssputs_r+0x70>
 80047c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80047c8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80047cc:	d026      	beq.n	800481c <__ssputs_r+0x6c>
 80047ce:	6965      	ldr	r5, [r4, #20]
 80047d0:	6909      	ldr	r1, [r1, #16]
 80047d2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80047d6:	eba3 0901 	sub.w	r9, r3, r1
 80047da:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80047de:	1c7b      	adds	r3, r7, #1
 80047e0:	444b      	add	r3, r9
 80047e2:	106d      	asrs	r5, r5, #1
 80047e4:	429d      	cmp	r5, r3
 80047e6:	bf38      	it	cc
 80047e8:	461d      	movcc	r5, r3
 80047ea:	0553      	lsls	r3, r2, #21
 80047ec:	d527      	bpl.n	800483e <__ssputs_r+0x8e>
 80047ee:	4629      	mov	r1, r5
 80047f0:	f7ff ff52 	bl	8004698 <_malloc_r>
 80047f4:	4606      	mov	r6, r0
 80047f6:	b360      	cbz	r0, 8004852 <__ssputs_r+0xa2>
 80047f8:	6921      	ldr	r1, [r4, #16]
 80047fa:	464a      	mov	r2, r9
 80047fc:	f000 fc16 	bl	800502c <memcpy>
 8004800:	89a3      	ldrh	r3, [r4, #12]
 8004802:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004806:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800480a:	81a3      	strh	r3, [r4, #12]
 800480c:	6126      	str	r6, [r4, #16]
 800480e:	6165      	str	r5, [r4, #20]
 8004810:	444e      	add	r6, r9
 8004812:	eba5 0509 	sub.w	r5, r5, r9
 8004816:	6026      	str	r6, [r4, #0]
 8004818:	60a5      	str	r5, [r4, #8]
 800481a:	463e      	mov	r6, r7
 800481c:	42be      	cmp	r6, r7
 800481e:	d900      	bls.n	8004822 <__ssputs_r+0x72>
 8004820:	463e      	mov	r6, r7
 8004822:	6820      	ldr	r0, [r4, #0]
 8004824:	4632      	mov	r2, r6
 8004826:	4641      	mov	r1, r8
 8004828:	f000 fbb4 	bl	8004f94 <memmove>
 800482c:	68a3      	ldr	r3, [r4, #8]
 800482e:	1b9b      	subs	r3, r3, r6
 8004830:	60a3      	str	r3, [r4, #8]
 8004832:	6823      	ldr	r3, [r4, #0]
 8004834:	4433      	add	r3, r6
 8004836:	6023      	str	r3, [r4, #0]
 8004838:	2000      	movs	r0, #0
 800483a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800483e:	462a      	mov	r2, r5
 8004840:	f000 fc02 	bl	8005048 <_realloc_r>
 8004844:	4606      	mov	r6, r0
 8004846:	2800      	cmp	r0, #0
 8004848:	d1e0      	bne.n	800480c <__ssputs_r+0x5c>
 800484a:	6921      	ldr	r1, [r4, #16]
 800484c:	4650      	mov	r0, sl
 800484e:	f7ff feb7 	bl	80045c0 <_free_r>
 8004852:	230c      	movs	r3, #12
 8004854:	f8ca 3000 	str.w	r3, [sl]
 8004858:	89a3      	ldrh	r3, [r4, #12]
 800485a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800485e:	81a3      	strh	r3, [r4, #12]
 8004860:	f04f 30ff 	mov.w	r0, #4294967295
 8004864:	e7e9      	b.n	800483a <__ssputs_r+0x8a>
	...

08004868 <_svfiprintf_r>:
 8004868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800486c:	4698      	mov	r8, r3
 800486e:	898b      	ldrh	r3, [r1, #12]
 8004870:	061b      	lsls	r3, r3, #24
 8004872:	b09d      	sub	sp, #116	@ 0x74
 8004874:	4607      	mov	r7, r0
 8004876:	460d      	mov	r5, r1
 8004878:	4614      	mov	r4, r2
 800487a:	d510      	bpl.n	800489e <_svfiprintf_r+0x36>
 800487c:	690b      	ldr	r3, [r1, #16]
 800487e:	b973      	cbnz	r3, 800489e <_svfiprintf_r+0x36>
 8004880:	2140      	movs	r1, #64	@ 0x40
 8004882:	f7ff ff09 	bl	8004698 <_malloc_r>
 8004886:	6028      	str	r0, [r5, #0]
 8004888:	6128      	str	r0, [r5, #16]
 800488a:	b930      	cbnz	r0, 800489a <_svfiprintf_r+0x32>
 800488c:	230c      	movs	r3, #12
 800488e:	603b      	str	r3, [r7, #0]
 8004890:	f04f 30ff 	mov.w	r0, #4294967295
 8004894:	b01d      	add	sp, #116	@ 0x74
 8004896:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800489a:	2340      	movs	r3, #64	@ 0x40
 800489c:	616b      	str	r3, [r5, #20]
 800489e:	2300      	movs	r3, #0
 80048a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80048a2:	2320      	movs	r3, #32
 80048a4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80048a8:	f8cd 800c 	str.w	r8, [sp, #12]
 80048ac:	2330      	movs	r3, #48	@ 0x30
 80048ae:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004a4c <_svfiprintf_r+0x1e4>
 80048b2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80048b6:	f04f 0901 	mov.w	r9, #1
 80048ba:	4623      	mov	r3, r4
 80048bc:	469a      	mov	sl, r3
 80048be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80048c2:	b10a      	cbz	r2, 80048c8 <_svfiprintf_r+0x60>
 80048c4:	2a25      	cmp	r2, #37	@ 0x25
 80048c6:	d1f9      	bne.n	80048bc <_svfiprintf_r+0x54>
 80048c8:	ebba 0b04 	subs.w	fp, sl, r4
 80048cc:	d00b      	beq.n	80048e6 <_svfiprintf_r+0x7e>
 80048ce:	465b      	mov	r3, fp
 80048d0:	4622      	mov	r2, r4
 80048d2:	4629      	mov	r1, r5
 80048d4:	4638      	mov	r0, r7
 80048d6:	f7ff ff6b 	bl	80047b0 <__ssputs_r>
 80048da:	3001      	adds	r0, #1
 80048dc:	f000 80a7 	beq.w	8004a2e <_svfiprintf_r+0x1c6>
 80048e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80048e2:	445a      	add	r2, fp
 80048e4:	9209      	str	r2, [sp, #36]	@ 0x24
 80048e6:	f89a 3000 	ldrb.w	r3, [sl]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	f000 809f 	beq.w	8004a2e <_svfiprintf_r+0x1c6>
 80048f0:	2300      	movs	r3, #0
 80048f2:	f04f 32ff 	mov.w	r2, #4294967295
 80048f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80048fa:	f10a 0a01 	add.w	sl, sl, #1
 80048fe:	9304      	str	r3, [sp, #16]
 8004900:	9307      	str	r3, [sp, #28]
 8004902:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004906:	931a      	str	r3, [sp, #104]	@ 0x68
 8004908:	4654      	mov	r4, sl
 800490a:	2205      	movs	r2, #5
 800490c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004910:	484e      	ldr	r0, [pc, #312]	@ (8004a4c <_svfiprintf_r+0x1e4>)
 8004912:	f7fb fc65 	bl	80001e0 <memchr>
 8004916:	9a04      	ldr	r2, [sp, #16]
 8004918:	b9d8      	cbnz	r0, 8004952 <_svfiprintf_r+0xea>
 800491a:	06d0      	lsls	r0, r2, #27
 800491c:	bf44      	itt	mi
 800491e:	2320      	movmi	r3, #32
 8004920:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004924:	0711      	lsls	r1, r2, #28
 8004926:	bf44      	itt	mi
 8004928:	232b      	movmi	r3, #43	@ 0x2b
 800492a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800492e:	f89a 3000 	ldrb.w	r3, [sl]
 8004932:	2b2a      	cmp	r3, #42	@ 0x2a
 8004934:	d015      	beq.n	8004962 <_svfiprintf_r+0xfa>
 8004936:	9a07      	ldr	r2, [sp, #28]
 8004938:	4654      	mov	r4, sl
 800493a:	2000      	movs	r0, #0
 800493c:	f04f 0c0a 	mov.w	ip, #10
 8004940:	4621      	mov	r1, r4
 8004942:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004946:	3b30      	subs	r3, #48	@ 0x30
 8004948:	2b09      	cmp	r3, #9
 800494a:	d94b      	bls.n	80049e4 <_svfiprintf_r+0x17c>
 800494c:	b1b0      	cbz	r0, 800497c <_svfiprintf_r+0x114>
 800494e:	9207      	str	r2, [sp, #28]
 8004950:	e014      	b.n	800497c <_svfiprintf_r+0x114>
 8004952:	eba0 0308 	sub.w	r3, r0, r8
 8004956:	fa09 f303 	lsl.w	r3, r9, r3
 800495a:	4313      	orrs	r3, r2
 800495c:	9304      	str	r3, [sp, #16]
 800495e:	46a2      	mov	sl, r4
 8004960:	e7d2      	b.n	8004908 <_svfiprintf_r+0xa0>
 8004962:	9b03      	ldr	r3, [sp, #12]
 8004964:	1d19      	adds	r1, r3, #4
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	9103      	str	r1, [sp, #12]
 800496a:	2b00      	cmp	r3, #0
 800496c:	bfbb      	ittet	lt
 800496e:	425b      	neglt	r3, r3
 8004970:	f042 0202 	orrlt.w	r2, r2, #2
 8004974:	9307      	strge	r3, [sp, #28]
 8004976:	9307      	strlt	r3, [sp, #28]
 8004978:	bfb8      	it	lt
 800497a:	9204      	strlt	r2, [sp, #16]
 800497c:	7823      	ldrb	r3, [r4, #0]
 800497e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004980:	d10a      	bne.n	8004998 <_svfiprintf_r+0x130>
 8004982:	7863      	ldrb	r3, [r4, #1]
 8004984:	2b2a      	cmp	r3, #42	@ 0x2a
 8004986:	d132      	bne.n	80049ee <_svfiprintf_r+0x186>
 8004988:	9b03      	ldr	r3, [sp, #12]
 800498a:	1d1a      	adds	r2, r3, #4
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	9203      	str	r2, [sp, #12]
 8004990:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004994:	3402      	adds	r4, #2
 8004996:	9305      	str	r3, [sp, #20]
 8004998:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004a5c <_svfiprintf_r+0x1f4>
 800499c:	7821      	ldrb	r1, [r4, #0]
 800499e:	2203      	movs	r2, #3
 80049a0:	4650      	mov	r0, sl
 80049a2:	f7fb fc1d 	bl	80001e0 <memchr>
 80049a6:	b138      	cbz	r0, 80049b8 <_svfiprintf_r+0x150>
 80049a8:	9b04      	ldr	r3, [sp, #16]
 80049aa:	eba0 000a 	sub.w	r0, r0, sl
 80049ae:	2240      	movs	r2, #64	@ 0x40
 80049b0:	4082      	lsls	r2, r0
 80049b2:	4313      	orrs	r3, r2
 80049b4:	3401      	adds	r4, #1
 80049b6:	9304      	str	r3, [sp, #16]
 80049b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049bc:	4824      	ldr	r0, [pc, #144]	@ (8004a50 <_svfiprintf_r+0x1e8>)
 80049be:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80049c2:	2206      	movs	r2, #6
 80049c4:	f7fb fc0c 	bl	80001e0 <memchr>
 80049c8:	2800      	cmp	r0, #0
 80049ca:	d036      	beq.n	8004a3a <_svfiprintf_r+0x1d2>
 80049cc:	4b21      	ldr	r3, [pc, #132]	@ (8004a54 <_svfiprintf_r+0x1ec>)
 80049ce:	bb1b      	cbnz	r3, 8004a18 <_svfiprintf_r+0x1b0>
 80049d0:	9b03      	ldr	r3, [sp, #12]
 80049d2:	3307      	adds	r3, #7
 80049d4:	f023 0307 	bic.w	r3, r3, #7
 80049d8:	3308      	adds	r3, #8
 80049da:	9303      	str	r3, [sp, #12]
 80049dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80049de:	4433      	add	r3, r6
 80049e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80049e2:	e76a      	b.n	80048ba <_svfiprintf_r+0x52>
 80049e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80049e8:	460c      	mov	r4, r1
 80049ea:	2001      	movs	r0, #1
 80049ec:	e7a8      	b.n	8004940 <_svfiprintf_r+0xd8>
 80049ee:	2300      	movs	r3, #0
 80049f0:	3401      	adds	r4, #1
 80049f2:	9305      	str	r3, [sp, #20]
 80049f4:	4619      	mov	r1, r3
 80049f6:	f04f 0c0a 	mov.w	ip, #10
 80049fa:	4620      	mov	r0, r4
 80049fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004a00:	3a30      	subs	r2, #48	@ 0x30
 8004a02:	2a09      	cmp	r2, #9
 8004a04:	d903      	bls.n	8004a0e <_svfiprintf_r+0x1a6>
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d0c6      	beq.n	8004998 <_svfiprintf_r+0x130>
 8004a0a:	9105      	str	r1, [sp, #20]
 8004a0c:	e7c4      	b.n	8004998 <_svfiprintf_r+0x130>
 8004a0e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004a12:	4604      	mov	r4, r0
 8004a14:	2301      	movs	r3, #1
 8004a16:	e7f0      	b.n	80049fa <_svfiprintf_r+0x192>
 8004a18:	ab03      	add	r3, sp, #12
 8004a1a:	9300      	str	r3, [sp, #0]
 8004a1c:	462a      	mov	r2, r5
 8004a1e:	4b0e      	ldr	r3, [pc, #56]	@ (8004a58 <_svfiprintf_r+0x1f0>)
 8004a20:	a904      	add	r1, sp, #16
 8004a22:	4638      	mov	r0, r7
 8004a24:	f3af 8000 	nop.w
 8004a28:	1c42      	adds	r2, r0, #1
 8004a2a:	4606      	mov	r6, r0
 8004a2c:	d1d6      	bne.n	80049dc <_svfiprintf_r+0x174>
 8004a2e:	89ab      	ldrh	r3, [r5, #12]
 8004a30:	065b      	lsls	r3, r3, #25
 8004a32:	f53f af2d 	bmi.w	8004890 <_svfiprintf_r+0x28>
 8004a36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004a38:	e72c      	b.n	8004894 <_svfiprintf_r+0x2c>
 8004a3a:	ab03      	add	r3, sp, #12
 8004a3c:	9300      	str	r3, [sp, #0]
 8004a3e:	462a      	mov	r2, r5
 8004a40:	4b05      	ldr	r3, [pc, #20]	@ (8004a58 <_svfiprintf_r+0x1f0>)
 8004a42:	a904      	add	r1, sp, #16
 8004a44:	4638      	mov	r0, r7
 8004a46:	f000 f879 	bl	8004b3c <_printf_i>
 8004a4a:	e7ed      	b.n	8004a28 <_svfiprintf_r+0x1c0>
 8004a4c:	080052fc 	.word	0x080052fc
 8004a50:	08005306 	.word	0x08005306
 8004a54:	00000000 	.word	0x00000000
 8004a58:	080047b1 	.word	0x080047b1
 8004a5c:	08005302 	.word	0x08005302

08004a60 <_printf_common>:
 8004a60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a64:	4616      	mov	r6, r2
 8004a66:	4698      	mov	r8, r3
 8004a68:	688a      	ldr	r2, [r1, #8]
 8004a6a:	690b      	ldr	r3, [r1, #16]
 8004a6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004a70:	4293      	cmp	r3, r2
 8004a72:	bfb8      	it	lt
 8004a74:	4613      	movlt	r3, r2
 8004a76:	6033      	str	r3, [r6, #0]
 8004a78:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004a7c:	4607      	mov	r7, r0
 8004a7e:	460c      	mov	r4, r1
 8004a80:	b10a      	cbz	r2, 8004a86 <_printf_common+0x26>
 8004a82:	3301      	adds	r3, #1
 8004a84:	6033      	str	r3, [r6, #0]
 8004a86:	6823      	ldr	r3, [r4, #0]
 8004a88:	0699      	lsls	r1, r3, #26
 8004a8a:	bf42      	ittt	mi
 8004a8c:	6833      	ldrmi	r3, [r6, #0]
 8004a8e:	3302      	addmi	r3, #2
 8004a90:	6033      	strmi	r3, [r6, #0]
 8004a92:	6825      	ldr	r5, [r4, #0]
 8004a94:	f015 0506 	ands.w	r5, r5, #6
 8004a98:	d106      	bne.n	8004aa8 <_printf_common+0x48>
 8004a9a:	f104 0a19 	add.w	sl, r4, #25
 8004a9e:	68e3      	ldr	r3, [r4, #12]
 8004aa0:	6832      	ldr	r2, [r6, #0]
 8004aa2:	1a9b      	subs	r3, r3, r2
 8004aa4:	42ab      	cmp	r3, r5
 8004aa6:	dc26      	bgt.n	8004af6 <_printf_common+0x96>
 8004aa8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004aac:	6822      	ldr	r2, [r4, #0]
 8004aae:	3b00      	subs	r3, #0
 8004ab0:	bf18      	it	ne
 8004ab2:	2301      	movne	r3, #1
 8004ab4:	0692      	lsls	r2, r2, #26
 8004ab6:	d42b      	bmi.n	8004b10 <_printf_common+0xb0>
 8004ab8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004abc:	4641      	mov	r1, r8
 8004abe:	4638      	mov	r0, r7
 8004ac0:	47c8      	blx	r9
 8004ac2:	3001      	adds	r0, #1
 8004ac4:	d01e      	beq.n	8004b04 <_printf_common+0xa4>
 8004ac6:	6823      	ldr	r3, [r4, #0]
 8004ac8:	6922      	ldr	r2, [r4, #16]
 8004aca:	f003 0306 	and.w	r3, r3, #6
 8004ace:	2b04      	cmp	r3, #4
 8004ad0:	bf02      	ittt	eq
 8004ad2:	68e5      	ldreq	r5, [r4, #12]
 8004ad4:	6833      	ldreq	r3, [r6, #0]
 8004ad6:	1aed      	subeq	r5, r5, r3
 8004ad8:	68a3      	ldr	r3, [r4, #8]
 8004ada:	bf0c      	ite	eq
 8004adc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ae0:	2500      	movne	r5, #0
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	bfc4      	itt	gt
 8004ae6:	1a9b      	subgt	r3, r3, r2
 8004ae8:	18ed      	addgt	r5, r5, r3
 8004aea:	2600      	movs	r6, #0
 8004aec:	341a      	adds	r4, #26
 8004aee:	42b5      	cmp	r5, r6
 8004af0:	d11a      	bne.n	8004b28 <_printf_common+0xc8>
 8004af2:	2000      	movs	r0, #0
 8004af4:	e008      	b.n	8004b08 <_printf_common+0xa8>
 8004af6:	2301      	movs	r3, #1
 8004af8:	4652      	mov	r2, sl
 8004afa:	4641      	mov	r1, r8
 8004afc:	4638      	mov	r0, r7
 8004afe:	47c8      	blx	r9
 8004b00:	3001      	adds	r0, #1
 8004b02:	d103      	bne.n	8004b0c <_printf_common+0xac>
 8004b04:	f04f 30ff 	mov.w	r0, #4294967295
 8004b08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b0c:	3501      	adds	r5, #1
 8004b0e:	e7c6      	b.n	8004a9e <_printf_common+0x3e>
 8004b10:	18e1      	adds	r1, r4, r3
 8004b12:	1c5a      	adds	r2, r3, #1
 8004b14:	2030      	movs	r0, #48	@ 0x30
 8004b16:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004b1a:	4422      	add	r2, r4
 8004b1c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004b20:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004b24:	3302      	adds	r3, #2
 8004b26:	e7c7      	b.n	8004ab8 <_printf_common+0x58>
 8004b28:	2301      	movs	r3, #1
 8004b2a:	4622      	mov	r2, r4
 8004b2c:	4641      	mov	r1, r8
 8004b2e:	4638      	mov	r0, r7
 8004b30:	47c8      	blx	r9
 8004b32:	3001      	adds	r0, #1
 8004b34:	d0e6      	beq.n	8004b04 <_printf_common+0xa4>
 8004b36:	3601      	adds	r6, #1
 8004b38:	e7d9      	b.n	8004aee <_printf_common+0x8e>
	...

08004b3c <_printf_i>:
 8004b3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b40:	7e0f      	ldrb	r7, [r1, #24]
 8004b42:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004b44:	2f78      	cmp	r7, #120	@ 0x78
 8004b46:	4691      	mov	r9, r2
 8004b48:	4680      	mov	r8, r0
 8004b4a:	460c      	mov	r4, r1
 8004b4c:	469a      	mov	sl, r3
 8004b4e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004b52:	d807      	bhi.n	8004b64 <_printf_i+0x28>
 8004b54:	2f62      	cmp	r7, #98	@ 0x62
 8004b56:	d80a      	bhi.n	8004b6e <_printf_i+0x32>
 8004b58:	2f00      	cmp	r7, #0
 8004b5a:	f000 80d1 	beq.w	8004d00 <_printf_i+0x1c4>
 8004b5e:	2f58      	cmp	r7, #88	@ 0x58
 8004b60:	f000 80b8 	beq.w	8004cd4 <_printf_i+0x198>
 8004b64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004b68:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004b6c:	e03a      	b.n	8004be4 <_printf_i+0xa8>
 8004b6e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004b72:	2b15      	cmp	r3, #21
 8004b74:	d8f6      	bhi.n	8004b64 <_printf_i+0x28>
 8004b76:	a101      	add	r1, pc, #4	@ (adr r1, 8004b7c <_printf_i+0x40>)
 8004b78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004b7c:	08004bd5 	.word	0x08004bd5
 8004b80:	08004be9 	.word	0x08004be9
 8004b84:	08004b65 	.word	0x08004b65
 8004b88:	08004b65 	.word	0x08004b65
 8004b8c:	08004b65 	.word	0x08004b65
 8004b90:	08004b65 	.word	0x08004b65
 8004b94:	08004be9 	.word	0x08004be9
 8004b98:	08004b65 	.word	0x08004b65
 8004b9c:	08004b65 	.word	0x08004b65
 8004ba0:	08004b65 	.word	0x08004b65
 8004ba4:	08004b65 	.word	0x08004b65
 8004ba8:	08004ce7 	.word	0x08004ce7
 8004bac:	08004c13 	.word	0x08004c13
 8004bb0:	08004ca1 	.word	0x08004ca1
 8004bb4:	08004b65 	.word	0x08004b65
 8004bb8:	08004b65 	.word	0x08004b65
 8004bbc:	08004d09 	.word	0x08004d09
 8004bc0:	08004b65 	.word	0x08004b65
 8004bc4:	08004c13 	.word	0x08004c13
 8004bc8:	08004b65 	.word	0x08004b65
 8004bcc:	08004b65 	.word	0x08004b65
 8004bd0:	08004ca9 	.word	0x08004ca9
 8004bd4:	6833      	ldr	r3, [r6, #0]
 8004bd6:	1d1a      	adds	r2, r3, #4
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	6032      	str	r2, [r6, #0]
 8004bdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004be0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004be4:	2301      	movs	r3, #1
 8004be6:	e09c      	b.n	8004d22 <_printf_i+0x1e6>
 8004be8:	6833      	ldr	r3, [r6, #0]
 8004bea:	6820      	ldr	r0, [r4, #0]
 8004bec:	1d19      	adds	r1, r3, #4
 8004bee:	6031      	str	r1, [r6, #0]
 8004bf0:	0606      	lsls	r6, r0, #24
 8004bf2:	d501      	bpl.n	8004bf8 <_printf_i+0xbc>
 8004bf4:	681d      	ldr	r5, [r3, #0]
 8004bf6:	e003      	b.n	8004c00 <_printf_i+0xc4>
 8004bf8:	0645      	lsls	r5, r0, #25
 8004bfa:	d5fb      	bpl.n	8004bf4 <_printf_i+0xb8>
 8004bfc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004c00:	2d00      	cmp	r5, #0
 8004c02:	da03      	bge.n	8004c0c <_printf_i+0xd0>
 8004c04:	232d      	movs	r3, #45	@ 0x2d
 8004c06:	426d      	negs	r5, r5
 8004c08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c0c:	4858      	ldr	r0, [pc, #352]	@ (8004d70 <_printf_i+0x234>)
 8004c0e:	230a      	movs	r3, #10
 8004c10:	e011      	b.n	8004c36 <_printf_i+0xfa>
 8004c12:	6821      	ldr	r1, [r4, #0]
 8004c14:	6833      	ldr	r3, [r6, #0]
 8004c16:	0608      	lsls	r0, r1, #24
 8004c18:	f853 5b04 	ldr.w	r5, [r3], #4
 8004c1c:	d402      	bmi.n	8004c24 <_printf_i+0xe8>
 8004c1e:	0649      	lsls	r1, r1, #25
 8004c20:	bf48      	it	mi
 8004c22:	b2ad      	uxthmi	r5, r5
 8004c24:	2f6f      	cmp	r7, #111	@ 0x6f
 8004c26:	4852      	ldr	r0, [pc, #328]	@ (8004d70 <_printf_i+0x234>)
 8004c28:	6033      	str	r3, [r6, #0]
 8004c2a:	bf14      	ite	ne
 8004c2c:	230a      	movne	r3, #10
 8004c2e:	2308      	moveq	r3, #8
 8004c30:	2100      	movs	r1, #0
 8004c32:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004c36:	6866      	ldr	r6, [r4, #4]
 8004c38:	60a6      	str	r6, [r4, #8]
 8004c3a:	2e00      	cmp	r6, #0
 8004c3c:	db05      	blt.n	8004c4a <_printf_i+0x10e>
 8004c3e:	6821      	ldr	r1, [r4, #0]
 8004c40:	432e      	orrs	r6, r5
 8004c42:	f021 0104 	bic.w	r1, r1, #4
 8004c46:	6021      	str	r1, [r4, #0]
 8004c48:	d04b      	beq.n	8004ce2 <_printf_i+0x1a6>
 8004c4a:	4616      	mov	r6, r2
 8004c4c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004c50:	fb03 5711 	mls	r7, r3, r1, r5
 8004c54:	5dc7      	ldrb	r7, [r0, r7]
 8004c56:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004c5a:	462f      	mov	r7, r5
 8004c5c:	42bb      	cmp	r3, r7
 8004c5e:	460d      	mov	r5, r1
 8004c60:	d9f4      	bls.n	8004c4c <_printf_i+0x110>
 8004c62:	2b08      	cmp	r3, #8
 8004c64:	d10b      	bne.n	8004c7e <_printf_i+0x142>
 8004c66:	6823      	ldr	r3, [r4, #0]
 8004c68:	07df      	lsls	r7, r3, #31
 8004c6a:	d508      	bpl.n	8004c7e <_printf_i+0x142>
 8004c6c:	6923      	ldr	r3, [r4, #16]
 8004c6e:	6861      	ldr	r1, [r4, #4]
 8004c70:	4299      	cmp	r1, r3
 8004c72:	bfde      	ittt	le
 8004c74:	2330      	movle	r3, #48	@ 0x30
 8004c76:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004c7a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004c7e:	1b92      	subs	r2, r2, r6
 8004c80:	6122      	str	r2, [r4, #16]
 8004c82:	f8cd a000 	str.w	sl, [sp]
 8004c86:	464b      	mov	r3, r9
 8004c88:	aa03      	add	r2, sp, #12
 8004c8a:	4621      	mov	r1, r4
 8004c8c:	4640      	mov	r0, r8
 8004c8e:	f7ff fee7 	bl	8004a60 <_printf_common>
 8004c92:	3001      	adds	r0, #1
 8004c94:	d14a      	bne.n	8004d2c <_printf_i+0x1f0>
 8004c96:	f04f 30ff 	mov.w	r0, #4294967295
 8004c9a:	b004      	add	sp, #16
 8004c9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ca0:	6823      	ldr	r3, [r4, #0]
 8004ca2:	f043 0320 	orr.w	r3, r3, #32
 8004ca6:	6023      	str	r3, [r4, #0]
 8004ca8:	4832      	ldr	r0, [pc, #200]	@ (8004d74 <_printf_i+0x238>)
 8004caa:	2778      	movs	r7, #120	@ 0x78
 8004cac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004cb0:	6823      	ldr	r3, [r4, #0]
 8004cb2:	6831      	ldr	r1, [r6, #0]
 8004cb4:	061f      	lsls	r7, r3, #24
 8004cb6:	f851 5b04 	ldr.w	r5, [r1], #4
 8004cba:	d402      	bmi.n	8004cc2 <_printf_i+0x186>
 8004cbc:	065f      	lsls	r7, r3, #25
 8004cbe:	bf48      	it	mi
 8004cc0:	b2ad      	uxthmi	r5, r5
 8004cc2:	6031      	str	r1, [r6, #0]
 8004cc4:	07d9      	lsls	r1, r3, #31
 8004cc6:	bf44      	itt	mi
 8004cc8:	f043 0320 	orrmi.w	r3, r3, #32
 8004ccc:	6023      	strmi	r3, [r4, #0]
 8004cce:	b11d      	cbz	r5, 8004cd8 <_printf_i+0x19c>
 8004cd0:	2310      	movs	r3, #16
 8004cd2:	e7ad      	b.n	8004c30 <_printf_i+0xf4>
 8004cd4:	4826      	ldr	r0, [pc, #152]	@ (8004d70 <_printf_i+0x234>)
 8004cd6:	e7e9      	b.n	8004cac <_printf_i+0x170>
 8004cd8:	6823      	ldr	r3, [r4, #0]
 8004cda:	f023 0320 	bic.w	r3, r3, #32
 8004cde:	6023      	str	r3, [r4, #0]
 8004ce0:	e7f6      	b.n	8004cd0 <_printf_i+0x194>
 8004ce2:	4616      	mov	r6, r2
 8004ce4:	e7bd      	b.n	8004c62 <_printf_i+0x126>
 8004ce6:	6833      	ldr	r3, [r6, #0]
 8004ce8:	6825      	ldr	r5, [r4, #0]
 8004cea:	6961      	ldr	r1, [r4, #20]
 8004cec:	1d18      	adds	r0, r3, #4
 8004cee:	6030      	str	r0, [r6, #0]
 8004cf0:	062e      	lsls	r6, r5, #24
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	d501      	bpl.n	8004cfa <_printf_i+0x1be>
 8004cf6:	6019      	str	r1, [r3, #0]
 8004cf8:	e002      	b.n	8004d00 <_printf_i+0x1c4>
 8004cfa:	0668      	lsls	r0, r5, #25
 8004cfc:	d5fb      	bpl.n	8004cf6 <_printf_i+0x1ba>
 8004cfe:	8019      	strh	r1, [r3, #0]
 8004d00:	2300      	movs	r3, #0
 8004d02:	6123      	str	r3, [r4, #16]
 8004d04:	4616      	mov	r6, r2
 8004d06:	e7bc      	b.n	8004c82 <_printf_i+0x146>
 8004d08:	6833      	ldr	r3, [r6, #0]
 8004d0a:	1d1a      	adds	r2, r3, #4
 8004d0c:	6032      	str	r2, [r6, #0]
 8004d0e:	681e      	ldr	r6, [r3, #0]
 8004d10:	6862      	ldr	r2, [r4, #4]
 8004d12:	2100      	movs	r1, #0
 8004d14:	4630      	mov	r0, r6
 8004d16:	f7fb fa63 	bl	80001e0 <memchr>
 8004d1a:	b108      	cbz	r0, 8004d20 <_printf_i+0x1e4>
 8004d1c:	1b80      	subs	r0, r0, r6
 8004d1e:	6060      	str	r0, [r4, #4]
 8004d20:	6863      	ldr	r3, [r4, #4]
 8004d22:	6123      	str	r3, [r4, #16]
 8004d24:	2300      	movs	r3, #0
 8004d26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d2a:	e7aa      	b.n	8004c82 <_printf_i+0x146>
 8004d2c:	6923      	ldr	r3, [r4, #16]
 8004d2e:	4632      	mov	r2, r6
 8004d30:	4649      	mov	r1, r9
 8004d32:	4640      	mov	r0, r8
 8004d34:	47d0      	blx	sl
 8004d36:	3001      	adds	r0, #1
 8004d38:	d0ad      	beq.n	8004c96 <_printf_i+0x15a>
 8004d3a:	6823      	ldr	r3, [r4, #0]
 8004d3c:	079b      	lsls	r3, r3, #30
 8004d3e:	d413      	bmi.n	8004d68 <_printf_i+0x22c>
 8004d40:	68e0      	ldr	r0, [r4, #12]
 8004d42:	9b03      	ldr	r3, [sp, #12]
 8004d44:	4298      	cmp	r0, r3
 8004d46:	bfb8      	it	lt
 8004d48:	4618      	movlt	r0, r3
 8004d4a:	e7a6      	b.n	8004c9a <_printf_i+0x15e>
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	4632      	mov	r2, r6
 8004d50:	4649      	mov	r1, r9
 8004d52:	4640      	mov	r0, r8
 8004d54:	47d0      	blx	sl
 8004d56:	3001      	adds	r0, #1
 8004d58:	d09d      	beq.n	8004c96 <_printf_i+0x15a>
 8004d5a:	3501      	adds	r5, #1
 8004d5c:	68e3      	ldr	r3, [r4, #12]
 8004d5e:	9903      	ldr	r1, [sp, #12]
 8004d60:	1a5b      	subs	r3, r3, r1
 8004d62:	42ab      	cmp	r3, r5
 8004d64:	dcf2      	bgt.n	8004d4c <_printf_i+0x210>
 8004d66:	e7eb      	b.n	8004d40 <_printf_i+0x204>
 8004d68:	2500      	movs	r5, #0
 8004d6a:	f104 0619 	add.w	r6, r4, #25
 8004d6e:	e7f5      	b.n	8004d5c <_printf_i+0x220>
 8004d70:	0800530d 	.word	0x0800530d
 8004d74:	0800531e 	.word	0x0800531e

08004d78 <__sflush_r>:
 8004d78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004d7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d80:	0716      	lsls	r6, r2, #28
 8004d82:	4605      	mov	r5, r0
 8004d84:	460c      	mov	r4, r1
 8004d86:	d454      	bmi.n	8004e32 <__sflush_r+0xba>
 8004d88:	684b      	ldr	r3, [r1, #4]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	dc02      	bgt.n	8004d94 <__sflush_r+0x1c>
 8004d8e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	dd48      	ble.n	8004e26 <__sflush_r+0xae>
 8004d94:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004d96:	2e00      	cmp	r6, #0
 8004d98:	d045      	beq.n	8004e26 <__sflush_r+0xae>
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004da0:	682f      	ldr	r7, [r5, #0]
 8004da2:	6a21      	ldr	r1, [r4, #32]
 8004da4:	602b      	str	r3, [r5, #0]
 8004da6:	d030      	beq.n	8004e0a <__sflush_r+0x92>
 8004da8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004daa:	89a3      	ldrh	r3, [r4, #12]
 8004dac:	0759      	lsls	r1, r3, #29
 8004dae:	d505      	bpl.n	8004dbc <__sflush_r+0x44>
 8004db0:	6863      	ldr	r3, [r4, #4]
 8004db2:	1ad2      	subs	r2, r2, r3
 8004db4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004db6:	b10b      	cbz	r3, 8004dbc <__sflush_r+0x44>
 8004db8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004dba:	1ad2      	subs	r2, r2, r3
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004dc0:	6a21      	ldr	r1, [r4, #32]
 8004dc2:	4628      	mov	r0, r5
 8004dc4:	47b0      	blx	r6
 8004dc6:	1c43      	adds	r3, r0, #1
 8004dc8:	89a3      	ldrh	r3, [r4, #12]
 8004dca:	d106      	bne.n	8004dda <__sflush_r+0x62>
 8004dcc:	6829      	ldr	r1, [r5, #0]
 8004dce:	291d      	cmp	r1, #29
 8004dd0:	d82b      	bhi.n	8004e2a <__sflush_r+0xb2>
 8004dd2:	4a2a      	ldr	r2, [pc, #168]	@ (8004e7c <__sflush_r+0x104>)
 8004dd4:	40ca      	lsrs	r2, r1
 8004dd6:	07d6      	lsls	r6, r2, #31
 8004dd8:	d527      	bpl.n	8004e2a <__sflush_r+0xb2>
 8004dda:	2200      	movs	r2, #0
 8004ddc:	6062      	str	r2, [r4, #4]
 8004dde:	04d9      	lsls	r1, r3, #19
 8004de0:	6922      	ldr	r2, [r4, #16]
 8004de2:	6022      	str	r2, [r4, #0]
 8004de4:	d504      	bpl.n	8004df0 <__sflush_r+0x78>
 8004de6:	1c42      	adds	r2, r0, #1
 8004de8:	d101      	bne.n	8004dee <__sflush_r+0x76>
 8004dea:	682b      	ldr	r3, [r5, #0]
 8004dec:	b903      	cbnz	r3, 8004df0 <__sflush_r+0x78>
 8004dee:	6560      	str	r0, [r4, #84]	@ 0x54
 8004df0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004df2:	602f      	str	r7, [r5, #0]
 8004df4:	b1b9      	cbz	r1, 8004e26 <__sflush_r+0xae>
 8004df6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004dfa:	4299      	cmp	r1, r3
 8004dfc:	d002      	beq.n	8004e04 <__sflush_r+0x8c>
 8004dfe:	4628      	mov	r0, r5
 8004e00:	f7ff fbde 	bl	80045c0 <_free_r>
 8004e04:	2300      	movs	r3, #0
 8004e06:	6363      	str	r3, [r4, #52]	@ 0x34
 8004e08:	e00d      	b.n	8004e26 <__sflush_r+0xae>
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	4628      	mov	r0, r5
 8004e0e:	47b0      	blx	r6
 8004e10:	4602      	mov	r2, r0
 8004e12:	1c50      	adds	r0, r2, #1
 8004e14:	d1c9      	bne.n	8004daa <__sflush_r+0x32>
 8004e16:	682b      	ldr	r3, [r5, #0]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d0c6      	beq.n	8004daa <__sflush_r+0x32>
 8004e1c:	2b1d      	cmp	r3, #29
 8004e1e:	d001      	beq.n	8004e24 <__sflush_r+0xac>
 8004e20:	2b16      	cmp	r3, #22
 8004e22:	d11e      	bne.n	8004e62 <__sflush_r+0xea>
 8004e24:	602f      	str	r7, [r5, #0]
 8004e26:	2000      	movs	r0, #0
 8004e28:	e022      	b.n	8004e70 <__sflush_r+0xf8>
 8004e2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004e2e:	b21b      	sxth	r3, r3
 8004e30:	e01b      	b.n	8004e6a <__sflush_r+0xf2>
 8004e32:	690f      	ldr	r7, [r1, #16]
 8004e34:	2f00      	cmp	r7, #0
 8004e36:	d0f6      	beq.n	8004e26 <__sflush_r+0xae>
 8004e38:	0793      	lsls	r3, r2, #30
 8004e3a:	680e      	ldr	r6, [r1, #0]
 8004e3c:	bf08      	it	eq
 8004e3e:	694b      	ldreq	r3, [r1, #20]
 8004e40:	600f      	str	r7, [r1, #0]
 8004e42:	bf18      	it	ne
 8004e44:	2300      	movne	r3, #0
 8004e46:	eba6 0807 	sub.w	r8, r6, r7
 8004e4a:	608b      	str	r3, [r1, #8]
 8004e4c:	f1b8 0f00 	cmp.w	r8, #0
 8004e50:	dde9      	ble.n	8004e26 <__sflush_r+0xae>
 8004e52:	6a21      	ldr	r1, [r4, #32]
 8004e54:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004e56:	4643      	mov	r3, r8
 8004e58:	463a      	mov	r2, r7
 8004e5a:	4628      	mov	r0, r5
 8004e5c:	47b0      	blx	r6
 8004e5e:	2800      	cmp	r0, #0
 8004e60:	dc08      	bgt.n	8004e74 <__sflush_r+0xfc>
 8004e62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004e6a:	81a3      	strh	r3, [r4, #12]
 8004e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8004e70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e74:	4407      	add	r7, r0
 8004e76:	eba8 0800 	sub.w	r8, r8, r0
 8004e7a:	e7e7      	b.n	8004e4c <__sflush_r+0xd4>
 8004e7c:	20400001 	.word	0x20400001

08004e80 <_fflush_r>:
 8004e80:	b538      	push	{r3, r4, r5, lr}
 8004e82:	690b      	ldr	r3, [r1, #16]
 8004e84:	4605      	mov	r5, r0
 8004e86:	460c      	mov	r4, r1
 8004e88:	b913      	cbnz	r3, 8004e90 <_fflush_r+0x10>
 8004e8a:	2500      	movs	r5, #0
 8004e8c:	4628      	mov	r0, r5
 8004e8e:	bd38      	pop	{r3, r4, r5, pc}
 8004e90:	b118      	cbz	r0, 8004e9a <_fflush_r+0x1a>
 8004e92:	6a03      	ldr	r3, [r0, #32]
 8004e94:	b90b      	cbnz	r3, 8004e9a <_fflush_r+0x1a>
 8004e96:	f7ff f989 	bl	80041ac <__sinit>
 8004e9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d0f3      	beq.n	8004e8a <_fflush_r+0xa>
 8004ea2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004ea4:	07d0      	lsls	r0, r2, #31
 8004ea6:	d404      	bmi.n	8004eb2 <_fflush_r+0x32>
 8004ea8:	0599      	lsls	r1, r3, #22
 8004eaa:	d402      	bmi.n	8004eb2 <_fflush_r+0x32>
 8004eac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004eae:	f7ff fb84 	bl	80045ba <__retarget_lock_acquire_recursive>
 8004eb2:	4628      	mov	r0, r5
 8004eb4:	4621      	mov	r1, r4
 8004eb6:	f7ff ff5f 	bl	8004d78 <__sflush_r>
 8004eba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004ebc:	07da      	lsls	r2, r3, #31
 8004ebe:	4605      	mov	r5, r0
 8004ec0:	d4e4      	bmi.n	8004e8c <_fflush_r+0xc>
 8004ec2:	89a3      	ldrh	r3, [r4, #12]
 8004ec4:	059b      	lsls	r3, r3, #22
 8004ec6:	d4e1      	bmi.n	8004e8c <_fflush_r+0xc>
 8004ec8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004eca:	f7ff fb77 	bl	80045bc <__retarget_lock_release_recursive>
 8004ece:	e7dd      	b.n	8004e8c <_fflush_r+0xc>

08004ed0 <__swhatbuf_r>:
 8004ed0:	b570      	push	{r4, r5, r6, lr}
 8004ed2:	460c      	mov	r4, r1
 8004ed4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ed8:	2900      	cmp	r1, #0
 8004eda:	b096      	sub	sp, #88	@ 0x58
 8004edc:	4615      	mov	r5, r2
 8004ede:	461e      	mov	r6, r3
 8004ee0:	da0d      	bge.n	8004efe <__swhatbuf_r+0x2e>
 8004ee2:	89a3      	ldrh	r3, [r4, #12]
 8004ee4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004ee8:	f04f 0100 	mov.w	r1, #0
 8004eec:	bf14      	ite	ne
 8004eee:	2340      	movne	r3, #64	@ 0x40
 8004ef0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004ef4:	2000      	movs	r0, #0
 8004ef6:	6031      	str	r1, [r6, #0]
 8004ef8:	602b      	str	r3, [r5, #0]
 8004efa:	b016      	add	sp, #88	@ 0x58
 8004efc:	bd70      	pop	{r4, r5, r6, pc}
 8004efe:	466a      	mov	r2, sp
 8004f00:	f000 f862 	bl	8004fc8 <_fstat_r>
 8004f04:	2800      	cmp	r0, #0
 8004f06:	dbec      	blt.n	8004ee2 <__swhatbuf_r+0x12>
 8004f08:	9901      	ldr	r1, [sp, #4]
 8004f0a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004f0e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004f12:	4259      	negs	r1, r3
 8004f14:	4159      	adcs	r1, r3
 8004f16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004f1a:	e7eb      	b.n	8004ef4 <__swhatbuf_r+0x24>

08004f1c <__smakebuf_r>:
 8004f1c:	898b      	ldrh	r3, [r1, #12]
 8004f1e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f20:	079d      	lsls	r5, r3, #30
 8004f22:	4606      	mov	r6, r0
 8004f24:	460c      	mov	r4, r1
 8004f26:	d507      	bpl.n	8004f38 <__smakebuf_r+0x1c>
 8004f28:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004f2c:	6023      	str	r3, [r4, #0]
 8004f2e:	6123      	str	r3, [r4, #16]
 8004f30:	2301      	movs	r3, #1
 8004f32:	6163      	str	r3, [r4, #20]
 8004f34:	b003      	add	sp, #12
 8004f36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f38:	ab01      	add	r3, sp, #4
 8004f3a:	466a      	mov	r2, sp
 8004f3c:	f7ff ffc8 	bl	8004ed0 <__swhatbuf_r>
 8004f40:	9f00      	ldr	r7, [sp, #0]
 8004f42:	4605      	mov	r5, r0
 8004f44:	4639      	mov	r1, r7
 8004f46:	4630      	mov	r0, r6
 8004f48:	f7ff fba6 	bl	8004698 <_malloc_r>
 8004f4c:	b948      	cbnz	r0, 8004f62 <__smakebuf_r+0x46>
 8004f4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f52:	059a      	lsls	r2, r3, #22
 8004f54:	d4ee      	bmi.n	8004f34 <__smakebuf_r+0x18>
 8004f56:	f023 0303 	bic.w	r3, r3, #3
 8004f5a:	f043 0302 	orr.w	r3, r3, #2
 8004f5e:	81a3      	strh	r3, [r4, #12]
 8004f60:	e7e2      	b.n	8004f28 <__smakebuf_r+0xc>
 8004f62:	89a3      	ldrh	r3, [r4, #12]
 8004f64:	6020      	str	r0, [r4, #0]
 8004f66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f6a:	81a3      	strh	r3, [r4, #12]
 8004f6c:	9b01      	ldr	r3, [sp, #4]
 8004f6e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004f72:	b15b      	cbz	r3, 8004f8c <__smakebuf_r+0x70>
 8004f74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f78:	4630      	mov	r0, r6
 8004f7a:	f000 f837 	bl	8004fec <_isatty_r>
 8004f7e:	b128      	cbz	r0, 8004f8c <__smakebuf_r+0x70>
 8004f80:	89a3      	ldrh	r3, [r4, #12]
 8004f82:	f023 0303 	bic.w	r3, r3, #3
 8004f86:	f043 0301 	orr.w	r3, r3, #1
 8004f8a:	81a3      	strh	r3, [r4, #12]
 8004f8c:	89a3      	ldrh	r3, [r4, #12]
 8004f8e:	431d      	orrs	r5, r3
 8004f90:	81a5      	strh	r5, [r4, #12]
 8004f92:	e7cf      	b.n	8004f34 <__smakebuf_r+0x18>

08004f94 <memmove>:
 8004f94:	4288      	cmp	r0, r1
 8004f96:	b510      	push	{r4, lr}
 8004f98:	eb01 0402 	add.w	r4, r1, r2
 8004f9c:	d902      	bls.n	8004fa4 <memmove+0x10>
 8004f9e:	4284      	cmp	r4, r0
 8004fa0:	4623      	mov	r3, r4
 8004fa2:	d807      	bhi.n	8004fb4 <memmove+0x20>
 8004fa4:	1e43      	subs	r3, r0, #1
 8004fa6:	42a1      	cmp	r1, r4
 8004fa8:	d008      	beq.n	8004fbc <memmove+0x28>
 8004faa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004fae:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004fb2:	e7f8      	b.n	8004fa6 <memmove+0x12>
 8004fb4:	4402      	add	r2, r0
 8004fb6:	4601      	mov	r1, r0
 8004fb8:	428a      	cmp	r2, r1
 8004fba:	d100      	bne.n	8004fbe <memmove+0x2a>
 8004fbc:	bd10      	pop	{r4, pc}
 8004fbe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004fc2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004fc6:	e7f7      	b.n	8004fb8 <memmove+0x24>

08004fc8 <_fstat_r>:
 8004fc8:	b538      	push	{r3, r4, r5, lr}
 8004fca:	4d07      	ldr	r5, [pc, #28]	@ (8004fe8 <_fstat_r+0x20>)
 8004fcc:	2300      	movs	r3, #0
 8004fce:	4604      	mov	r4, r0
 8004fd0:	4608      	mov	r0, r1
 8004fd2:	4611      	mov	r1, r2
 8004fd4:	602b      	str	r3, [r5, #0]
 8004fd6:	f7fb ff58 	bl	8000e8a <_fstat>
 8004fda:	1c43      	adds	r3, r0, #1
 8004fdc:	d102      	bne.n	8004fe4 <_fstat_r+0x1c>
 8004fde:	682b      	ldr	r3, [r5, #0]
 8004fe0:	b103      	cbz	r3, 8004fe4 <_fstat_r+0x1c>
 8004fe2:	6023      	str	r3, [r4, #0]
 8004fe4:	bd38      	pop	{r3, r4, r5, pc}
 8004fe6:	bf00      	nop
 8004fe8:	20000850 	.word	0x20000850

08004fec <_isatty_r>:
 8004fec:	b538      	push	{r3, r4, r5, lr}
 8004fee:	4d06      	ldr	r5, [pc, #24]	@ (8005008 <_isatty_r+0x1c>)
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	4604      	mov	r4, r0
 8004ff4:	4608      	mov	r0, r1
 8004ff6:	602b      	str	r3, [r5, #0]
 8004ff8:	f7fb ff57 	bl	8000eaa <_isatty>
 8004ffc:	1c43      	adds	r3, r0, #1
 8004ffe:	d102      	bne.n	8005006 <_isatty_r+0x1a>
 8005000:	682b      	ldr	r3, [r5, #0]
 8005002:	b103      	cbz	r3, 8005006 <_isatty_r+0x1a>
 8005004:	6023      	str	r3, [r4, #0]
 8005006:	bd38      	pop	{r3, r4, r5, pc}
 8005008:	20000850 	.word	0x20000850

0800500c <_sbrk_r>:
 800500c:	b538      	push	{r3, r4, r5, lr}
 800500e:	4d06      	ldr	r5, [pc, #24]	@ (8005028 <_sbrk_r+0x1c>)
 8005010:	2300      	movs	r3, #0
 8005012:	4604      	mov	r4, r0
 8005014:	4608      	mov	r0, r1
 8005016:	602b      	str	r3, [r5, #0]
 8005018:	f7fb ff60 	bl	8000edc <_sbrk>
 800501c:	1c43      	adds	r3, r0, #1
 800501e:	d102      	bne.n	8005026 <_sbrk_r+0x1a>
 8005020:	682b      	ldr	r3, [r5, #0]
 8005022:	b103      	cbz	r3, 8005026 <_sbrk_r+0x1a>
 8005024:	6023      	str	r3, [r4, #0]
 8005026:	bd38      	pop	{r3, r4, r5, pc}
 8005028:	20000850 	.word	0x20000850

0800502c <memcpy>:
 800502c:	440a      	add	r2, r1
 800502e:	4291      	cmp	r1, r2
 8005030:	f100 33ff 	add.w	r3, r0, #4294967295
 8005034:	d100      	bne.n	8005038 <memcpy+0xc>
 8005036:	4770      	bx	lr
 8005038:	b510      	push	{r4, lr}
 800503a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800503e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005042:	4291      	cmp	r1, r2
 8005044:	d1f9      	bne.n	800503a <memcpy+0xe>
 8005046:	bd10      	pop	{r4, pc}

08005048 <_realloc_r>:
 8005048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800504c:	4607      	mov	r7, r0
 800504e:	4614      	mov	r4, r2
 8005050:	460d      	mov	r5, r1
 8005052:	b921      	cbnz	r1, 800505e <_realloc_r+0x16>
 8005054:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005058:	4611      	mov	r1, r2
 800505a:	f7ff bb1d 	b.w	8004698 <_malloc_r>
 800505e:	b92a      	cbnz	r2, 800506c <_realloc_r+0x24>
 8005060:	f7ff faae 	bl	80045c0 <_free_r>
 8005064:	4625      	mov	r5, r4
 8005066:	4628      	mov	r0, r5
 8005068:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800506c:	f000 f81a 	bl	80050a4 <_malloc_usable_size_r>
 8005070:	4284      	cmp	r4, r0
 8005072:	4606      	mov	r6, r0
 8005074:	d802      	bhi.n	800507c <_realloc_r+0x34>
 8005076:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800507a:	d8f4      	bhi.n	8005066 <_realloc_r+0x1e>
 800507c:	4621      	mov	r1, r4
 800507e:	4638      	mov	r0, r7
 8005080:	f7ff fb0a 	bl	8004698 <_malloc_r>
 8005084:	4680      	mov	r8, r0
 8005086:	b908      	cbnz	r0, 800508c <_realloc_r+0x44>
 8005088:	4645      	mov	r5, r8
 800508a:	e7ec      	b.n	8005066 <_realloc_r+0x1e>
 800508c:	42b4      	cmp	r4, r6
 800508e:	4622      	mov	r2, r4
 8005090:	4629      	mov	r1, r5
 8005092:	bf28      	it	cs
 8005094:	4632      	movcs	r2, r6
 8005096:	f7ff ffc9 	bl	800502c <memcpy>
 800509a:	4629      	mov	r1, r5
 800509c:	4638      	mov	r0, r7
 800509e:	f7ff fa8f 	bl	80045c0 <_free_r>
 80050a2:	e7f1      	b.n	8005088 <_realloc_r+0x40>

080050a4 <_malloc_usable_size_r>:
 80050a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80050a8:	1f18      	subs	r0, r3, #4
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	bfbc      	itt	lt
 80050ae:	580b      	ldrlt	r3, [r1, r0]
 80050b0:	18c0      	addlt	r0, r0, r3
 80050b2:	4770      	bx	lr

080050b4 <_init>:
 80050b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050b6:	bf00      	nop
 80050b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050ba:	bc08      	pop	{r3}
 80050bc:	469e      	mov	lr, r3
 80050be:	4770      	bx	lr

080050c0 <_fini>:
 80050c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050c2:	bf00      	nop
 80050c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050c6:	bc08      	pop	{r3}
 80050c8:	469e      	mov	lr, r3
 80050ca:	4770      	bx	lr
