{"Source Block": ["hdl/library/util_cic/cic_comb.v@80:90@HdlIdDef", "endgenerate\n\nwire [DATA_WIDTH-1:0] mask;\nreg [DATA_WIDTH-1:0] data_in_seq;\nwire [DATA_WIDTH-1:0] storage_out;\nwire [DATA_WIDTH-1:0] diff = (data_in_seq | ~mask) - (storage_out & mask);\n\nalways @(*) begin\n  if (ce == 1'b1) begin\n    data_in_seq <= data_in;\n  end else begin\n"], "Clone Blocks": [["hdl/library/util_cic/cic_comb.v@82:98", "wire [DATA_WIDTH-1:0] mask;\nreg [DATA_WIDTH-1:0] data_in_seq;\nwire [DATA_WIDTH-1:0] storage_out;\nwire [DATA_WIDTH-1:0] diff = (data_in_seq | ~mask) - (storage_out & mask);\n\nalways @(*) begin\n  if (ce == 1'b1) begin\n    data_in_seq <= data_in;\n  end else begin\n    data_in_seq <= SEQ != 1 ? state : 'h00;\n  end\nend\n\ngenerate\ngenvar i, j;\n\nfor (j = 0; j < NUM_STAGES; j = j + 1) begin\n"], ["hdl/library/util_cic/cic_comb.v@79:89", "end\nendgenerate\n\nwire [DATA_WIDTH-1:0] mask;\nreg [DATA_WIDTH-1:0] data_in_seq;\nwire [DATA_WIDTH-1:0] storage_out;\nwire [DATA_WIDTH-1:0] diff = (data_in_seq | ~mask) - (storage_out & mask);\n\nalways @(*) begin\n  if (ce == 1'b1) begin\n    data_in_seq <= data_in;\n"], ["hdl/library/util_cic/cic_comb.v@78:88", "\nend\nendgenerate\n\nwire [DATA_WIDTH-1:0] mask;\nreg [DATA_WIDTH-1:0] data_in_seq;\nwire [DATA_WIDTH-1:0] storage_out;\nwire [DATA_WIDTH-1:0] diff = (data_in_seq | ~mask) - (storage_out & mask);\n\nalways @(*) begin\n  if (ce == 1'b1) begin\n"], ["hdl/library/util_cic/cic_comb.v@77:87", "end\n\nend\nendgenerate\n\nwire [DATA_WIDTH-1:0] mask;\nreg [DATA_WIDTH-1:0] data_in_seq;\nwire [DATA_WIDTH-1:0] storage_out;\nwire [DATA_WIDTH-1:0] diff = (data_in_seq | ~mask) - (storage_out & mask);\n\nalways @(*) begin\n"]], "Diff Content": {"Delete": [[85, "wire [DATA_WIDTH-1:0] diff = (data_in_seq | ~mask) - (storage_out & mask);\n"]], "Add": [[85, "  always @(posedge clk) begin\n"], [85, "    if (ce == 1'b1) begin\n"], [85, "      counter <= SEQ-1;\n"], [85, "      active <= 1'b1;\n"], [85, "    end else if (active == 1'b1) begin\n"], [85, "      counter <= counter - 1'b1;\n"], [85, "      if (counter == 'h1) begin\n"], [85, "        active <= 1'b0;\n"], [85, "      end\n"], [85, "    end\n"], [85, "  end\n"]]}}