{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port sys_clk_n -pg 1 -y 2180 -defaultsOSRD
preplace port DDR -pg 1 -y 1130 -defaultsOSRD
preplace port DVSAERAck_SBO_0 -pg 1 -y 1360 -defaultsOSRD
preplace port ChipBiasAddrSelect_SBO_0 -pg 1 -y 1280 -defaultsOSRD
preplace port sys_clk_p -pg 1 -y 2160 -defaultsOSRD
preplace port DVSAERReset_SBO_0 -pg 1 -y 1380 -defaultsOSRD
preplace port ChipBiasDiagSelect_SO_0 -pg 1 -y 1260 -defaultsOSRD
preplace port ChipBiasClock_CBO_0 -pg 1 -y 1300 -defaultsOSRD
preplace port ChipBiasEnable_SO_0 -pg 1 -y 1240 -defaultsOSRD
preplace port ChipBiasBitIn_DO_0 -pg 1 -y 1320 -defaultsOSRD
preplace port DVSAERReq_ABI_0 -pg 1 -y 1520 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 1580 -defaultsOSRD
preplace port vid_hsync -pg 1 -y 1860 -defaultsOSRD
preplace port ChipBiasLatch_SBO_0 -pg 1 -y 1340 -defaultsOSRD
preplace port rst_n -pg 1 -y 2140 -defaultsOSRD
preplace port vid_vsync -pg 1 -y 1880 -defaultsOSRD
preplace portBus power_1v8_ctrl -pg 1 -y 1630 -defaultsOSRD
preplace portBus LEDs -pg 1 -y 2180 -defaultsOSRD
preplace portBus power_3v3_ctrl -pg 1 -y 1650 -defaultsOSRD
preplace portBus DVSAERData_AI_0 -pg 1 -y 1490 -defaultsOSRD
preplace portBus vid_data -pg 1 -y 1840 -defaultsOSRD
preplace inst LEDShifter_0 -pg 1 -lvl 9 -y 2180 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 6 -y 1900 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 8 -y 1070 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 5 -y 1850 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 4 -y 940 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -y 200 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 5 -y 910 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 6 -y 1690 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 1120 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -y 1090 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 9 -y 1650 -defaultsOSRD
preplace inst c_counter_binary_0 -pg 1 -lvl 7 -y 1770 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 4 -y 1700 -defaultsOSRD
preplace inst axis_dwidth_converter_0 -pg 1 -lvl 6 -y 950 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 8 -y 1780 -defaultsOSRD
preplace inst util_vector_logic_3 -pg 1 -lvl 8 -y 1670 -defaultsOSRD
preplace inst testAERDVSSM_0 -pg 1 -lvl 9 -y 1370 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 7 -y 780 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -y 970 -defaultsOSRD
preplace inst const_HIGH -pg 1 -lvl 5 -y 2080 -defaultsOSRD
preplace inst axi_fifo_mm_s_0 -pg 1 -lvl 7 -y 1590 -defaultsOSRD
preplace inst SFAST_process_data_0 -pg 1 -lvl 4 -y 550 -defaultsOSRD
preplace inst const_ZERO -pg 1 -lvl 5 -y 1980 -defaultsOSRD
preplace inst EVMUXDataToXYTSStream_0 -pg 1 -lvl 3 -y 720 -defaultsOSRD
preplace inst XYTSStreamToRawStream_0 -pg 1 -lvl 5 -y 310 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -y 1280 -defaultsOSRD
preplace inst eventStreamToConstEn_0 -pg 1 -lvl 3 -y 250 -defaultsOSRD
preplace inst const_VCC -pg 1 -lvl 2 -y 100 -defaultsOSRD
preplace netloc EVABMOFStream_0_xStreamOut_V_V 1 4 3 2080 550 NJ 550 3200
preplace netloc axi_vdma_0_M_AXI_MM2S 1 4 1 N
preplace netloc eventStreamToConstEn_0_frameStream 1 3 4 1510 770 NJ 770 NJ 770 3360
preplace netloc dataReg_V 1 3 4 1380 1080 1980J 800 NJ 800 3340J
preplace netloc testAERDVSSM_0_SPIMISO_DZO 1 6 4 3270 1700 3840J 1610 4150J 1720 4690
preplace netloc testAERDVSSM_0_ChipBiasAddrSelect_SBO 1 9 1 NJ
preplace netloc util_vector_logic_0_Res 1 6 1 3250J
preplace netloc processing_system7_0_FIXED_IO 1 6 4 3290J 1480 NJ 1480 4160J 1580 NJ
preplace netloc polReg_V 1 3 4 1490J 710 NJ 710 NJ 710 3460
preplace netloc EVABMOFStream_0_pixelDataStream_V_V 1 4 3 2100 600 NJ 600 N
preplace netloc axi_vdma_0_M_AXI_S2MM 1 4 1 N
preplace netloc axi_smc_M00_AXI 1 5 1 2700
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 720
preplace netloc hCnt_V 1 3 4 1520J 700 NJ 700 NJ 700 3350
preplace netloc testAERDVSSM_0_DVSAERAck_SBO 1 6 4 3470 1220 NJ 1220 4150J 1140 4710
preplace netloc skipFlgOutput_V 1 3 4 1450J 740 NJ 740 NJ 740 3370
preplace netloc XYTSStreamToRawStream_0_streamOut_V_V 1 5 2 2730 540 3340
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 4 2 1990J 1040 2680
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 5 390 1240 760J 1180 1310J 1150 2090J 1070 2670J
preplace netloc ps7_0_axi_periph_M04_AXI 1 2 2 NJ 1000 1390
preplace netloc testAERDVSSM_0_DVSAERReset_SBO 1 9 1 NJ
preplace netloc v_tc_0_vtiming_out 1 5 1 N
preplace netloc count_V 1 3 4 1440 1130 2060J 1030 2650J 860 3320J
preplace netloc vgaEn_V 1 3 4 1460 1090 2000J 810 NJ 810 3420J
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 5 720 1550 NJ 1550 NJ 1550 NJ 1550 NJ
preplace netloc vCnt_V 1 3 4 1430 1110 2020J 1010 2630J 840 3330J
preplace netloc processing_system7_0_DDR 1 6 4 NJ 1130 NJ 1130 NJ 1130 NJ
preplace netloc testAERDVSSM_0_ChipBiasEnable_SO 1 9 1 NJ
preplace netloc regX_V 1 3 4 1500J 720 NJ 720 NJ 720 3330
preplace netloc tsRegReg_V 1 3 4 1350 1100 2010J 1000 2620J 830 3410J
preplace netloc axi_fifo_mm_s_0_interrupt 1 5 3 2740 1540 3470J 1490 3830
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 750
preplace netloc testAERDVSSM_0_AERSMOutFifoData_DO 1 2 8 770 1190 1500J 1160 2100J 1080 2690J 1030 3460 1230 NJ 1230 4160J 1150 4700
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 40 1230 NJ 1230 750J 1170 1300 1530 NJ 1530 NJ 1530 3200
preplace netloc c_counter_binary_0_THRESH0 1 5 3 2740 1750 3240J 1840 3840
preplace netloc EVMUXDataToXYTSStream_0_yStreamOut_V_V 1 3 1 1380
preplace netloc EVABMOFStream_0_tsStreamOut_V_V 1 4 3 2070 570 NJ 570 3350
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 6 380 720 730 510 1410 760 2050 1090 2710J 1040 3280
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 2 N 940 1450J
preplace netloc EVABMOFStream_0_polStreamOut_V_V 1 4 3 2060 580 NJ 580 N
preplace netloc xlslice_0_Dout 1 8 1 4190
preplace netloc testAERDVSSM_0_ChipBiasDiagSelect_SO 1 9 1 NJ
preplace netloc axis_dwidth_converter_0_M_AXIS 1 6 1 3430
preplace netloc EVMUXDataToXYTSStream_0_xStreamOut_V_V 1 3 1 1370
preplace netloc sys_clk_p_0_1 1 0 9 NJ 2160 NJ 2160 NJ 2160 NJ 2160 NJ 2160 NJ 2160 NJ 2160 NJ 2160 NJ
preplace netloc rst_n_0_1 1 0 9 NJ 2140 NJ 2140 NJ 2140 NJ 2140 NJ 2140 NJ 2140 NJ 2140 3850 2200 NJ
preplace netloc polRegReg_V 1 3 4 1330 1140 2080J 1050 2660J 870 3310J
preplace netloc processing_system7_0_SPI0_MOSI_O 1 6 3 3380J 1200 NJ 1200 4180
preplace netloc yRegReg_V 1 3 4 1370 1070 1970J 790 NJ 790 3400J
preplace netloc regY_V 1 3 4 1480J 730 NJ 730 NJ 730 3380
preplace netloc Net1 1 5 4 2740 2040 3470 1690 3830J 1600 4230
preplace netloc processing_system7_0_FCLK_CLK0 1 0 9 40 1020 400 1220 740 930 1530 750 2040 1060 2730 1070 3440 1250 NJ 1250 4220
preplace netloc tsReg_V 1 3 4 1360 1170 NJ 1170 2720J 1050 3310J
preplace netloc processing_system7_0_FCLK_CLK1 1 3 4 1460 1600 2000 1750 2640 1760 3230
preplace netloc Net2 1 5 1 2710
preplace netloc EVABMOFStream_0_yStreamOut_V_V 1 4 3 2090 560 NJ 560 3330
preplace netloc processing_system7_0_FCLK_CLK2 1 6 1 3260
preplace netloc testAERDVSSM_0_AERSMOutFifoWrite_SO 1 2 8 780 1010 1340J 1120 2030J 1020 2640J 850 3300 1240 NJ 1240 4170J 1160 4680
preplace netloc util_vector_logic_1_Res 1 9 1 4710
preplace netloc processing_system7_0_SPI0_SCLK_O 1 6 3 NJ 1190 NJ 1190 4210
preplace netloc v_axi4s_vid_out_0_vid_data 1 6 4 3200J 1850 NJ 1850 NJ 1850 4700J
preplace netloc testAERDVSSM_0_ChipBiasBitIn_DO 1 9 1 NJ
preplace netloc util_vector_logic_3_Res 1 8 1 4220
preplace netloc sys_clk_n_0_1 1 0 9 NJ 2180 NJ 2180 NJ 2180 NJ 2180 NJ 2180 NJ 2180 NJ 2180 NJ 2180 NJ
preplace netloc xRegReg_V 1 3 4 1420 780 NJ 780 NJ 780 3390J
preplace netloc LEDShifter_0_LEDs 1 9 1 NJ
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 4 2 2070 1740 2660J
preplace netloc ps7_0_axi_periph_M05_AXI 1 2 1 760
preplace netloc processing_system7_0_SPI0_SS1_O 1 6 3 3450J 1210 NJ 1210 4200
preplace netloc DVSAERData_AI_0_1 1 0 9 NJ 1490 NJ 1490 NJ 1490 NJ 1490 NJ 1490 NJ 1490 3340 1360 NJ 1360 NJ
preplace netloc testAERDVSSM_0_ChipBiasLatch_SBO 1 9 1 NJ
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 4 3 2100 1760 2620J 2050 3200
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 6 4 NJ 1860 NJ 1860 NJ 1860 NJ
preplace netloc EVMUXDataToXYTSStream_0_polStreamOut_V_V 1 3 1 1400
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 6 4 NJ 1880 NJ 1880 NJ 1880 NJ
preplace netloc util_vector_logic_2_Res 1 8 1 4230
preplace netloc processing_system7_0_M_AXI_GP0 1 1 6 410 1510 NJ 1510 NJ 1510 NJ 1510 NJ 1510 3220
preplace netloc testAERDVSSM_0_ChipBiasClock_CBO 1 9 1 NJ
preplace netloc const_VCC_dout 1 2 5 780 500 1470 690 2010 820 NJ 820 3200
preplace netloc processing_system7_0_M_AXI_GP1 1 1 6 420 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 3210
preplace netloc DVSAERReq_ABI_0_1 1 0 9 NJ 1520 380J 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 3400 1380 NJ 1380 NJ
preplace netloc xlconstant_0_dout 1 2 1 730
preplace netloc axi_gpio_0_gpio_io_o 1 3 5 1320J 1180 NJ 1180 2740J 1060 3270J 1120 3830J
preplace netloc EVMUXDataToXYTSStream_0_tsStreamOut_V_V 1 3 1 N
levelinfo -pg 1 0 210 570 1030 1740 2360 2970 3660 4000 4450 4730 -top 0 -bot 2260
",
}
{
   da_axi4_cnt: "35",
   da_bram_cntlr_cnt: "3",
   da_clkrst_cnt: "9",
}
