Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Oct 22 19:22:46 2017
| Host         : DESKTOP-9UFTEMN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab8_elevator_control_timing_summary_routed.rpt -rpx lab8_elevator_control_timing_summary_routed.rpx
| Design       : lab8_elevator_control
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: SSD/XLXI_10/XLXI_76/q_tmp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.469        0.000                      0                  231        0.209        0.000                      0                  231        4.500        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.469        0.000                      0                  231        0.209        0.000                      0                  231        4.500        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 SSD/XLXI_10/XLXI_13/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD/XLXI_10/XLXI_76/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.512ns (29.593%)  route 5.977ns (70.407%))
  Logic Levels:           15  (LUT2=15)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.552     5.073    SSD/XLXI_10/XLXI_13/CLK
    SLICE_X40Y28         FDRE                                         r  SSD/XLXI_10/XLXI_13/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  SSD/XLXI_10/XLXI_13/q_tmp_reg/Q
                         net (fo=3, routed)           0.322     5.851    SSD/XLXI_10/XLXN_26
    SLICE_X42Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.975 r  SSD/XLXI_10/XLXI_45/O
                         net (fo=2, routed)           0.411     6.386    SSD/XLXI_10/XLXN_172
    SLICE_X41Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.510 r  SSD/XLXI_10/XLXI_47/O
                         net (fo=2, routed)           0.160     6.670    SSD/XLXI_10/XLXN_53
    SLICE_X41Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.794 r  SSD/XLXI_10/XLXI_49/O
                         net (fo=2, routed)           0.446     7.239    SSD/XLXI_10/XLXN_56
    SLICE_X41Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.363 r  SSD/XLXI_10/XLXI_51/O
                         net (fo=2, routed)           0.446     7.809    SSD/XLXI_10/XLXN_59
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.933 r  SSD/XLXI_10/XLXI_53/O
                         net (fo=2, routed)           0.477     8.410    SSD/XLXI_10/XLXN_62
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.124     8.534 r  SSD/XLXI_10/XLXI_55/O
                         net (fo=2, routed)           0.433     8.966    SSD/XLXI_10/XLXN_65
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.124     9.090 r  SSD/XLXI_10/XLXI_57/O
                         net (fo=2, routed)           0.477     9.567    SSD/XLXI_10/XLXN_74
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.124     9.691 r  SSD/XLXI_10/XLXI_63/O
                         net (fo=2, routed)           0.321    10.012    SSD/XLXI_10/XLXN_77
    SLICE_X38Y27         LUT2 (Prop_lut2_I1_O)        0.124    10.136 r  SSD/XLXI_10/XLXI_65/O
                         net (fo=2, routed)           0.300    10.436    SSD/XLXI_10/XLXN_80
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.124    10.560 r  SSD/XLXI_10/XLXI_67/O
                         net (fo=2, routed)           0.445    11.005    SSD/XLXI_10/XLXN_83
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.124    11.129 r  SSD/XLXI_10/XLXI_69/O
                         net (fo=2, routed)           0.437    11.566    SSD/XLXI_10/XLXN_86
    SLICE_X37Y27         LUT2 (Prop_lut2_I1_O)        0.124    11.690 r  SSD/XLXI_10/XLXI_71/O
                         net (fo=2, routed)           0.445    12.134    SSD/XLXI_10/XLXN_89
    SLICE_X37Y27         LUT2 (Prop_lut2_I1_O)        0.124    12.258 r  SSD/XLXI_10/XLXI_73/O
                         net (fo=2, routed)           0.562    12.820    SSD/XLXI_10/XLXN_92
    SLICE_X38Y27         LUT2 (Prop_lut2_I1_O)        0.116    12.936 r  SSD/XLXI_10/XLXI_75/O
                         net (fo=1, routed)           0.298    13.234    SSD/XLXI_10/XLXI_76/XLXN_95
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.328    13.562 r  SSD/XLXI_10/XLXI_76/q_tmp_i_1__0/O
                         net (fo=1, routed)           0.000    13.562    SSD/XLXI_10/XLXI_76/q_tmp_i_1__0_n_0
    SLICE_X39Y28         FDRE                                         r  SSD/XLXI_10/XLXI_76/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (INOUT)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.433    14.774    SSD/XLXI_10/XLXI_76/CLK
    SLICE_X39Y28         FDRE                                         r  SSD/XLXI_10/XLXI_76/q_tmp_reg/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X39Y28         FDRE (Setup_fdre_C_D)        0.032    15.031    SSD/XLXI_10/XLXI_76/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -13.562    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             2.389ns  (required time - arrival time)
  Source:                 SSD/XLXI_10/XLXI_13/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD/XLXI_10/XLXI_74/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.616ns  (logic 2.192ns (28.781%)  route 5.424ns (71.219%))
  Logic Levels:           14  (LUT2=14)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.552     5.073    SSD/XLXI_10/XLXI_13/CLK
    SLICE_X40Y28         FDRE                                         r  SSD/XLXI_10/XLXI_13/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  SSD/XLXI_10/XLXI_13/q_tmp_reg/Q
                         net (fo=3, routed)           0.322     5.851    SSD/XLXI_10/XLXN_26
    SLICE_X42Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.975 r  SSD/XLXI_10/XLXI_45/O
                         net (fo=2, routed)           0.411     6.386    SSD/XLXI_10/XLXN_172
    SLICE_X41Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.510 r  SSD/XLXI_10/XLXI_47/O
                         net (fo=2, routed)           0.160     6.670    SSD/XLXI_10/XLXN_53
    SLICE_X41Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.794 r  SSD/XLXI_10/XLXI_49/O
                         net (fo=2, routed)           0.446     7.239    SSD/XLXI_10/XLXN_56
    SLICE_X41Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.363 r  SSD/XLXI_10/XLXI_51/O
                         net (fo=2, routed)           0.446     7.809    SSD/XLXI_10/XLXN_59
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.933 r  SSD/XLXI_10/XLXI_53/O
                         net (fo=2, routed)           0.477     8.410    SSD/XLXI_10/XLXN_62
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.124     8.534 r  SSD/XLXI_10/XLXI_55/O
                         net (fo=2, routed)           0.433     8.966    SSD/XLXI_10/XLXN_65
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.124     9.090 r  SSD/XLXI_10/XLXI_57/O
                         net (fo=2, routed)           0.477     9.567    SSD/XLXI_10/XLXN_74
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.124     9.691 r  SSD/XLXI_10/XLXI_63/O
                         net (fo=2, routed)           0.321    10.012    SSD/XLXI_10/XLXN_77
    SLICE_X38Y27         LUT2 (Prop_lut2_I1_O)        0.124    10.136 r  SSD/XLXI_10/XLXI_65/O
                         net (fo=2, routed)           0.300    10.436    SSD/XLXI_10/XLXN_80
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.124    10.560 r  SSD/XLXI_10/XLXI_67/O
                         net (fo=2, routed)           0.445    11.005    SSD/XLXI_10/XLXN_83
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.124    11.129 r  SSD/XLXI_10/XLXI_69/O
                         net (fo=2, routed)           0.437    11.566    SSD/XLXI_10/XLXN_86
    SLICE_X37Y27         LUT2 (Prop_lut2_I1_O)        0.124    11.690 r  SSD/XLXI_10/XLXI_71/O
                         net (fo=2, routed)           0.445    12.134    SSD/XLXI_10/XLXN_89
    SLICE_X37Y27         LUT2 (Prop_lut2_I1_O)        0.124    12.258 r  SSD/XLXI_10/XLXI_73/O
                         net (fo=2, routed)           0.307    12.565    SSD/XLXI_10/XLXI_74/XLXN_92
    SLICE_X38Y27         LUT2 (Prop_lut2_I0_O)        0.124    12.689 r  SSD/XLXI_10/XLXI_74/q_tmp_i_1__1/O
                         net (fo=1, routed)           0.000    12.689    SSD/XLXI_10/XLXI_74/q_tmp_i_1__1_n_0
    SLICE_X38Y27         FDRE                                         r  SSD/XLXI_10/XLXI_74/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (INOUT)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.431    14.772    SSD/XLXI_10/XLXI_74/CLK
    SLICE_X38Y27         FDRE                                         r  SSD/XLXI_10/XLXI_74/q_tmp_reg/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X38Y27         FDRE (Setup_fdre_C_D)        0.081    15.078    SSD/XLXI_10/XLXI_74/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -12.689    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             3.052ns  (required time - arrival time)
  Source:                 SSD/XLXI_10/XLXI_13/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD/XLXI_10/XLXI_72/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 2.068ns (29.958%)  route 4.835ns (70.042%))
  Logic Levels:           13  (LUT2=13)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.552     5.073    SSD/XLXI_10/XLXI_13/CLK
    SLICE_X40Y28         FDRE                                         r  SSD/XLXI_10/XLXI_13/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  SSD/XLXI_10/XLXI_13/q_tmp_reg/Q
                         net (fo=3, routed)           0.322     5.851    SSD/XLXI_10/XLXN_26
    SLICE_X42Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.975 r  SSD/XLXI_10/XLXI_45/O
                         net (fo=2, routed)           0.411     6.386    SSD/XLXI_10/XLXN_172
    SLICE_X41Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.510 r  SSD/XLXI_10/XLXI_47/O
                         net (fo=2, routed)           0.160     6.670    SSD/XLXI_10/XLXN_53
    SLICE_X41Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.794 r  SSD/XLXI_10/XLXI_49/O
                         net (fo=2, routed)           0.446     7.239    SSD/XLXI_10/XLXN_56
    SLICE_X41Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.363 r  SSD/XLXI_10/XLXI_51/O
                         net (fo=2, routed)           0.446     7.809    SSD/XLXI_10/XLXN_59
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.933 r  SSD/XLXI_10/XLXI_53/O
                         net (fo=2, routed)           0.477     8.410    SSD/XLXI_10/XLXN_62
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.124     8.534 r  SSD/XLXI_10/XLXI_55/O
                         net (fo=2, routed)           0.433     8.966    SSD/XLXI_10/XLXN_65
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.124     9.090 r  SSD/XLXI_10/XLXI_57/O
                         net (fo=2, routed)           0.477     9.567    SSD/XLXI_10/XLXN_74
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.124     9.691 r  SSD/XLXI_10/XLXI_63/O
                         net (fo=2, routed)           0.321    10.012    SSD/XLXI_10/XLXN_77
    SLICE_X38Y27         LUT2 (Prop_lut2_I1_O)        0.124    10.136 r  SSD/XLXI_10/XLXI_65/O
                         net (fo=2, routed)           0.300    10.436    SSD/XLXI_10/XLXN_80
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.124    10.560 r  SSD/XLXI_10/XLXI_67/O
                         net (fo=2, routed)           0.445    11.005    SSD/XLXI_10/XLXN_83
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.124    11.129 r  SSD/XLXI_10/XLXI_69/O
                         net (fo=2, routed)           0.437    11.566    SSD/XLXI_10/XLXN_86
    SLICE_X37Y27         LUT2 (Prop_lut2_I1_O)        0.124    11.690 r  SSD/XLXI_10/XLXI_71/O
                         net (fo=2, routed)           0.163    11.852    SSD/XLXI_10/XLXI_72/XLXN_89
    SLICE_X37Y27         LUT2 (Prop_lut2_I0_O)        0.124    11.976 r  SSD/XLXI_10/XLXI_72/q_tmp_i_1__2/O
                         net (fo=1, routed)           0.000    11.976    SSD/XLXI_10/XLXI_72/q_tmp_i_1__2_n_0
    SLICE_X37Y27         FDRE                                         r  SSD/XLXI_10/XLXI_72/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (INOUT)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.431    14.772    SSD/XLXI_10/XLXI_72/CLK
    SLICE_X37Y27         FDRE                                         r  SSD/XLXI_10/XLXI_72/q_tmp_reg/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X37Y27         FDRE (Setup_fdre_C_D)        0.031    15.028    SSD/XLXI_10/XLXI_72/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                  3.052    

Slack (MET) :             3.341ns  (required time - arrival time)
  Source:                 up_request_indicator_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_request_indicator_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.629ns  (logic 1.790ns (27.004%)  route 4.839ns (72.996%))
  Logic Levels:           7  (LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  up_request_indicator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  up_request_indicator_reg[0]/Q
                         net (fo=6, routed)           0.833     6.436    up_request_indicator_IBUF[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.152     6.588 f  upfloor2_req[1]_i_5/O
                         net (fo=3, routed)           0.957     7.545    upfloor2_req[1]_i_5_n_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.354     7.899 f  upfloor2_req[1]_i_3/O
                         net (fo=5, routed)           0.449     8.348    upfloor2_req[1]_i_3_n_0
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.332     8.680 r  floor2_req[1]_i_5/O
                         net (fo=25, routed)          0.531     9.211    floor2_req[1]_i_5_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I4_O)        0.124     9.335 f  down_request_indicator[0]_i_2/O
                         net (fo=3, routed)           0.558     9.893    down_request_indicator[0]_i_2_n_0
    SLICE_X3Y35          LUT4 (Prop_lut4_I3_O)        0.124    10.017 f  down_request_indicator[3]_i_5/O
                         net (fo=5, routed)           1.027    11.044    down_request_indicator[3]_i_5_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I1_O)        0.124    11.168 r  down_request_indicator[2]_i_2/O
                         net (fo=1, routed)           0.484    11.652    down_request_indicator[2]_i_2_n_0
    SLICE_X0Y30          LUT3 (Prop_lut3_I0_O)        0.124    11.776 r  down_request_indicator[2]_i_1/O
                         net (fo=1, routed)           0.000    11.776    down_request_indicator[2]_i_1_n_0
    SLICE_X0Y30          FDRE                                         r  down_request_indicator_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (INOUT)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  down_request_indicator_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.029    15.117    down_request_indicator_reg[2]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  3.341    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_request_indicator_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 1.616ns (24.649%)  route 4.940ns (75.351%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  counter_reg[8]/Q
                         net (fo=6, routed)           1.374     7.043    counter_reg_n_0_[8]
    SLICE_X5Y38          LUT4 (Prop_lut4_I2_O)        0.152     7.195 r  lift1_floor_indicator[3]_i_9/O
                         net (fo=1, routed)           0.650     7.845    lift1_floor_indicator[3]_i_9_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I4_O)        0.326     8.171 r  lift1_floor_indicator[3]_i_6/O
                         net (fo=1, routed)           0.279     8.450    lift1_floor_indicator[3]_i_6_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I3_O)        0.124     8.574 f  lift1_floor_indicator[3]_i_3/O
                         net (fo=6, routed)           0.507     9.081    lift1_floor_indicator[3]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I5_O)        0.124     9.205 f  lift1_floor_indicator[0]_i_2/O
                         net (fo=4, routed)           1.122    10.327    lift1_floor_indicator[0]_i_2_n_0
    SLICE_X0Y31          LUT5 (Prop_lut5_I3_O)        0.124    10.451 r  up_request_indicator[0]_i_7/O
                         net (fo=1, routed)           0.574    11.025    up_request_indicator[0]_i_7_n_0
    SLICE_X0Y30          LUT3 (Prop_lut3_I2_O)        0.124    11.149 r  up_request_indicator[0]_i_2/O
                         net (fo=1, routed)           0.434    11.583    up_request_indicator[0]_i_2_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.124    11.707 r  up_request_indicator[0]_i_1/O
                         net (fo=1, routed)           0.000    11.707    up_request_indicator[0]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  up_request_indicator_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (INOUT)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  up_request_indicator_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y30          FDRE (Setup_fdre_C_D)        0.031    15.105    up_request_indicator_reg[0]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -11.707    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 up_request_indicator_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_request_indicator_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 1.818ns (27.717%)  route 4.741ns (72.283%))
  Logic Levels:           7  (LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  up_request_indicator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  up_request_indicator_reg[0]/Q
                         net (fo=6, routed)           0.833     6.436    up_request_indicator_IBUF[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.152     6.588 r  upfloor2_req[1]_i_5/O
                         net (fo=3, routed)           0.957     7.545    upfloor2_req[1]_i_5_n_0
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.354     7.899 r  upfloor2_req[1]_i_3/O
                         net (fo=5, routed)           0.449     8.348    upfloor2_req[1]_i_3_n_0
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.332     8.680 f  floor2_req[1]_i_5/O
                         net (fo=25, routed)          0.531     9.211    floor2_req[1]_i_5_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I4_O)        0.124     9.335 r  down_request_indicator[0]_i_2/O
                         net (fo=3, routed)           0.558     9.893    down_request_indicator[0]_i_2_n_0
    SLICE_X3Y35          LUT4 (Prop_lut4_I3_O)        0.124    10.017 r  down_request_indicator[3]_i_5/O
                         net (fo=5, routed)           0.743    10.760    down_request_indicator[3]_i_5_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I2_O)        0.124    10.884 r  down_request_indicator[3]_i_3/O
                         net (fo=1, routed)           0.670    11.554    down_request_indicator[3]_i_3_n_0
    SLICE_X2Y28          LUT3 (Prop_lut3_I2_O)        0.152    11.706 r  down_request_indicator[3]_i_1/O
                         net (fo=1, routed)           0.000    11.706    down_request_indicator[3]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  down_request_indicator_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (INOUT)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  down_request_indicator_reg[3]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y28          FDRE (Setup_fdre_C_D)        0.091    15.178    down_request_indicator_reg[3]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -11.706    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 SSD/XLXI_10/XLXI_13/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD/XLXI_10/XLXI_70/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.480ns  (logic 1.944ns (30.002%)  route 4.536ns (69.998%))
  Logic Levels:           12  (LUT2=12)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.552     5.073    SSD/XLXI_10/XLXI_13/CLK
    SLICE_X40Y28         FDRE                                         r  SSD/XLXI_10/XLXI_13/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  SSD/XLXI_10/XLXI_13/q_tmp_reg/Q
                         net (fo=3, routed)           0.322     5.851    SSD/XLXI_10/XLXN_26
    SLICE_X42Y28         LUT2 (Prop_lut2_I1_O)        0.124     5.975 r  SSD/XLXI_10/XLXI_45/O
                         net (fo=2, routed)           0.411     6.386    SSD/XLXI_10/XLXN_172
    SLICE_X41Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.510 r  SSD/XLXI_10/XLXI_47/O
                         net (fo=2, routed)           0.160     6.670    SSD/XLXI_10/XLXN_53
    SLICE_X41Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.794 r  SSD/XLXI_10/XLXI_49/O
                         net (fo=2, routed)           0.446     7.239    SSD/XLXI_10/XLXN_56
    SLICE_X41Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.363 r  SSD/XLXI_10/XLXI_51/O
                         net (fo=2, routed)           0.446     7.809    SSD/XLXI_10/XLXN_59
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.933 r  SSD/XLXI_10/XLXI_53/O
                         net (fo=2, routed)           0.477     8.410    SSD/XLXI_10/XLXN_62
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.124     8.534 r  SSD/XLXI_10/XLXI_55/O
                         net (fo=2, routed)           0.433     8.966    SSD/XLXI_10/XLXN_65
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.124     9.090 r  SSD/XLXI_10/XLXI_57/O
                         net (fo=2, routed)           0.477     9.567    SSD/XLXI_10/XLXN_74
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.124     9.691 r  SSD/XLXI_10/XLXI_63/O
                         net (fo=2, routed)           0.321    10.012    SSD/XLXI_10/XLXN_77
    SLICE_X38Y27         LUT2 (Prop_lut2_I1_O)        0.124    10.136 r  SSD/XLXI_10/XLXI_65/O
                         net (fo=2, routed)           0.300    10.436    SSD/XLXI_10/XLXN_80
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.124    10.560 r  SSD/XLXI_10/XLXI_67/O
                         net (fo=2, routed)           0.445    11.005    SSD/XLXI_10/XLXN_83
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.124    11.129 r  SSD/XLXI_10/XLXI_69/O
                         net (fo=2, routed)           0.300    11.429    SSD/XLXI_10/XLXI_70/XLXN_86
    SLICE_X37Y27         LUT2 (Prop_lut2_I0_O)        0.124    11.553 r  SSD/XLXI_10/XLXI_70/q_tmp_i_1__3/O
                         net (fo=1, routed)           0.000    11.553    SSD/XLXI_10/XLXI_70/q_tmp_i_1__3_n_0
    SLICE_X37Y27         FDRE                                         r  SSD/XLXI_10/XLXI_70/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (INOUT)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.431    14.772    SSD/XLXI_10/XLXI_70/CLK
    SLICE_X37Y27         FDRE                                         r  SSD/XLXI_10/XLXI_70/q_tmp_reg/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X37Y27         FDRE (Setup_fdre_C_D)        0.029    15.026    SSD/XLXI_10/XLXI_70/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.514ns  (required time - arrival time)
  Source:                 down_request_indicator_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_request_indicator_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 1.626ns (25.563%)  route 4.735ns (74.437%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  down_request_indicator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  down_request_indicator_reg[0]/Q
                         net (fo=4, routed)           1.029     6.632    down_request_indicator_IBUF[0]
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.150     6.782 f  floor2_req[1]_i_11/O
                         net (fo=8, routed)           1.067     7.849    floor2_req[1]_i_11_n_0
    SLICE_X3Y34          LUT2 (Prop_lut2_I1_O)        0.322     8.171 r  floor2_req[1]_i_4/O
                         net (fo=14, routed)          0.550     8.721    floor2_req[1]_i_4_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I5_O)        0.326     9.047 f  up_request_indicator[3]_i_4/O
                         net (fo=1, routed)           0.291     9.339    up_request_indicator[3]_i_4_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     9.463 f  up_request_indicator[3]_i_2/O
                         net (fo=7, routed)           1.005    10.468    up_request_indicator[3]_i_2_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124    10.592 r  up_request_indicator[2]_i_2/O
                         net (fo=1, routed)           0.413    11.005    up_request_indicator[2]_i_2_n_0
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.124    11.129 r  up_request_indicator[2]_i_1/O
                         net (fo=1, routed)           0.379    11.508    up_request_indicator[2]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  up_request_indicator_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (INOUT)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  up_request_indicator_reg[2]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X3Y31          FDRE (Setup_fdre_C_D)       -0.067    15.022    up_request_indicator_reg[2]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -11.508    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.532ns  (required time - arrival time)
  Source:                 counter2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lift2_idle_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 1.530ns (23.389%)  route 5.011ns (76.611%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  counter2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  counter2_reg[8]/Q
                         net (fo=5, routed)           1.286     6.819    counter2_reg_n_0_[8]
    SLICE_X12Y32         LUT4 (Prop_lut4_I3_O)        0.146     6.965 r  lift2_up[1]_i_3/O
                         net (fo=2, routed)           1.013     7.978    lift2_up[1]_i_3_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I0_O)        0.328     8.306 f  lift2_up[1]_i_2/O
                         net (fo=5, routed)           0.908     9.214    lift2_up[1]_i_2_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.124     9.338 f  lift2_status[1]_i_3/O
                         net (fo=2, routed)           0.926    10.264    lift2_status[1]_i_3_n_0
    SLICE_X5Y35          LUT2 (Prop_lut2_I1_O)        0.150    10.414 r  lift2_idle_i_2/O
                         net (fo=1, routed)           0.878    11.292    lift2_idle_i_2_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.326    11.618 r  lift2_idle_i_1/O
                         net (fo=1, routed)           0.000    11.618    lift2_idle_i_1_n_0
    SLICE_X6Y31          FDRE                                         r  lift2_idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (INOUT)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  lift2_idle_reg/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X6Y31          FDRE (Setup_fdre_C_D)        0.077    15.150    lift2_idle_reg
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -11.618    
  -------------------------------------------------------------------
                         slack                                  3.532    

Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 1.244ns (21.478%)  route 4.548ns (78.522%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  counter_reg[1]/Q
                         net (fo=6, routed)           1.289     6.959    counter_reg_n_0_[1]
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.150     7.109 f  lift1_up[1]_i_7/O
                         net (fo=1, routed)           0.881     7.990    lift1_up[1]_i_7_n_0
    SLICE_X8Y39          LUT5 (Prop_lut5_I0_O)        0.328     8.318 r  lift1_up[1]_i_5/O
                         net (fo=2, routed)           0.747     9.065    lift1_up[1]_i_5_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124     9.189 r  counter[27]_i_4/O
                         net (fo=3, routed)           0.599     9.787    counter[27]_i_4_n_0
    SLICE_X4Y37          LUT5 (Prop_lut5_I4_O)        0.124     9.911 r  counter[27]_i_1/O
                         net (fo=29, routed)          1.032    10.943    counter[27]_i_1_n_0
    SLICE_X8Y40          FDRE                                         r  counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (INOUT)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.448    14.789    clk_IBUF_BUFG
    SLICE_X8Y40          FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X8Y40          FDRE (Setup_fdre_C_R)       -0.524    14.490    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                         -10.943    
  -------------------------------------------------------------------
                         slack                                  3.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 SSD/XLXI_10/XLXI_48/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD/XLXI_10/XLXI_48/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.553     1.436    SSD/XLXI_10/XLXI_48/CLK
    SLICE_X41Y28         FDRE                                         r  SSD/XLXI_10/XLXI_48/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  SSD/XLXI_10/XLXI_48/q_tmp_reg/Q
                         net (fo=2, routed)           0.114     1.691    SSD/XLXI_10/XLXI_48/XLXN_55
    SLICE_X41Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.736 r  SSD/XLXI_10/XLXI_48/q_tmp_i_1__12/O
                         net (fo=1, routed)           0.000     1.736    SSD/XLXI_10/XLXI_48/q_tmp_i_1__12_n_0
    SLICE_X41Y28         FDRE                                         r  SSD/XLXI_10/XLXI_48/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.821     1.948    SSD/XLXI_10/XLXI_48/CLK
    SLICE_X41Y28         FDRE                                         r  SSD/XLXI_10/XLXI_48/q_tmp_reg/C
                         clock pessimism             -0.512     1.436    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.091     1.527    SSD/XLXI_10/XLXI_48/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 SSD/XLXI_10/XLXI_44/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD/XLXI_10/XLXI_44/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.553     1.436    SSD/XLXI_10/XLXI_44/CLK
    SLICE_X43Y28         FDRE                                         r  SSD/XLXI_10/XLXI_44/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  SSD/XLXI_10/XLXI_44/q_tmp_reg/Q
                         net (fo=2, routed)           0.116     1.693    SSD/XLXI_10/XLXI_44/XLXN_49
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.738 r  SSD/XLXI_10/XLXI_44/q_tmp_i_1__14/O
                         net (fo=1, routed)           0.000     1.738    SSD/XLXI_10/XLXI_44/q_tmp_i_1__14_n_0
    SLICE_X43Y28         FDRE                                         r  SSD/XLXI_10/XLXI_44/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.821     1.948    SSD/XLXI_10/XLXI_44/CLK
    SLICE_X43Y28         FDRE                                         r  SSD/XLXI_10/XLXI_44/q_tmp_reg/C
                         clock pessimism             -0.512     1.436    
    SLICE_X43Y28         FDRE (Hold_fdre_C_D)         0.091     1.527    SSD/XLXI_10/XLXI_44/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 floor2_req_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lift2floor_req_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.505%)  route 0.132ns (41.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  floor2_req_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  floor2_req_reg[1]/Q
                         net (fo=17, routed)          0.132     1.743    floor2_req[1]
    SLICE_X5Y32          LUT5 (Prop_lut5_I0_O)        0.045     1.788 r  lift2floor_req[1]_i_1/O
                         net (fo=1, routed)           0.000     1.788    lift2floor_req[1]_i_1_n_0
    SLICE_X5Y32          FDRE                                         r  lift2floor_req_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  lift2floor_req_reg[1]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X5Y32          FDRE (Hold_fdre_C_D)         0.092     1.575    lift2floor_req_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 lift2_floor_indicator_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lift2_floor_indicator_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.959%)  route 0.152ns (42.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X8Y34          FDRE                                         r  lift2_floor_indicator_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  lift2_floor_indicator_reg[2]/Q
                         net (fo=5, routed)           0.152     1.761    lift2_floor_indicator_IBUF[2]
    SLICE_X8Y34          LUT4 (Prop_lut4_I3_O)        0.045     1.806 r  lift2_floor_indicator[2]_i_1/O
                         net (fo=1, routed)           0.000     1.806    lift2_floor_indicator[2]_i_1_n_0
    SLICE_X8Y34          FDRE                                         r  lift2_floor_indicator_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.957    clk_IBUF_BUFG
    SLICE_X8Y34          FDRE                                         r  lift2_floor_indicator_reg[2]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X8Y34          FDRE (Hold_fdre_C_D)         0.121     1.566    lift2_floor_indicator_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 upfloor_req_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upfloor_req_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.105%)  route 0.164ns (43.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  upfloor_req_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  upfloor_req_reg[0]/Q
                         net (fo=7, routed)           0.164     1.800    upfloor_req_reg_n_0_[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.045     1.845 r  upfloor_req[0]_i_1/O
                         net (fo=1, routed)           0.000     1.845    upfloor_req[0]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  upfloor_req_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  upfloor_req_reg[0]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.121     1.593    upfloor_req_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 lift1_floor_indicator_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lift1_floor_indicator_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.192ns (53.194%)  route 0.169ns (46.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  lift1_floor_indicator_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  lift1_floor_indicator_reg[3]/Q
                         net (fo=5, routed)           0.169     1.756    lift1_floor_indicator_IBUF[3]
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.051     1.807 r  lift1_floor_indicator[3]_i_1/O
                         net (fo=1, routed)           0.000     1.807    lift1_floor_indicator[3]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  lift1_floor_indicator_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  lift1_floor_indicator_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X9Y37          FDRE (Hold_fdre_C_D)         0.102     1.548    lift1_floor_indicator_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SSD/XLXI_10/XLXI_70/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD/XLXI_10/XLXI_70/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.553     1.436    SSD/XLXI_10/XLXI_70/CLK
    SLICE_X37Y27         FDRE                                         r  SSD/XLXI_10/XLXI_70/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  SSD/XLXI_10/XLXI_70/q_tmp_reg/Q
                         net (fo=2, routed)           0.167     1.744    SSD/XLXI_10/XLXI_70/XLXN_88
    SLICE_X37Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.789 r  SSD/XLXI_10/XLXI_70/q_tmp_i_1__3/O
                         net (fo=1, routed)           0.000     1.789    SSD/XLXI_10/XLXI_70/q_tmp_i_1__3_n_0
    SLICE_X37Y27         FDRE                                         r  SSD/XLXI_10/XLXI_70/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.819     1.946    SSD/XLXI_10/XLXI_70/CLK
    SLICE_X37Y27         FDRE                                         r  SSD/XLXI_10/XLXI_70/q_tmp_reg/C
                         clock pessimism             -0.510     1.436    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.091     1.527    SSD/XLXI_10/XLXI_70/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSD/XLXI_10/XLXI_56/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD/XLXI_10/XLXI_56/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.551     1.434    SSD/XLXI_10/XLXI_56/CLK
    SLICE_X38Y26         FDRE                                         r  SSD/XLXI_10/XLXI_56/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  SSD/XLXI_10/XLXI_56/q_tmp_reg/Q
                         net (fo=2, routed)           0.174     1.772    SSD/XLXI_10/XLXI_56/XLXN_67
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.817 r  SSD/XLXI_10/XLXI_56/q_tmp_i_1__8/O
                         net (fo=1, routed)           0.000     1.817    SSD/XLXI_10/XLXI_56/q_tmp_i_1__8_n_0
    SLICE_X38Y26         FDRE                                         r  SSD/XLXI_10/XLXI_56/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.817     1.944    SSD/XLXI_10/XLXI_56/CLK
    SLICE_X38Y26         FDRE                                         r  SSD/XLXI_10/XLXI_56/q_tmp_reg/C
                         clock pessimism             -0.510     1.434    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.120     1.554    SSD/XLXI_10/XLXI_56/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSD/XLXI_10/XLXI_52/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD/XLXI_10/XLXI_52/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.553     1.436    SSD/XLXI_10/XLXI_52/CLK
    SLICE_X38Y28         FDRE                                         r  SSD/XLXI_10/XLXI_52/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  SSD/XLXI_10/XLXI_52/q_tmp_reg/Q
                         net (fo=2, routed)           0.174     1.774    SSD/XLXI_10/XLXI_52/XLXN_61
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.819 r  SSD/XLXI_10/XLXI_52/q_tmp_i_1__10/O
                         net (fo=1, routed)           0.000     1.819    SSD/XLXI_10/XLXI_52/q_tmp_i_1__10_n_0
    SLICE_X38Y28         FDRE                                         r  SSD/XLXI_10/XLXI_52/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.820     1.947    SSD/XLXI_10/XLXI_52/CLK
    SLICE_X38Y28         FDRE                                         r  SSD/XLXI_10/XLXI_52/q_tmp_reg/C
                         clock pessimism             -0.511     1.436    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.120     1.556    SSD/XLXI_10/XLXI_52/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSD/XLXI_10/XLXI_66/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD/XLXI_10/XLXI_66/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.553     1.436    SSD/XLXI_10/XLXI_66/CLK
    SLICE_X39Y27         FDRE                                         r  SSD/XLXI_10/XLXI_66/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  SSD/XLXI_10/XLXI_66/q_tmp_reg/Q
                         net (fo=2, routed)           0.168     1.745    SSD/XLXI_10/XLXI_66/XLXN_82
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.790 r  SSD/XLXI_10/XLXI_66/q_tmp_i_1__5/O
                         net (fo=1, routed)           0.000     1.790    SSD/XLXI_10/XLXI_66/q_tmp_i_1__5_n_0
    SLICE_X39Y27         FDRE                                         r  SSD/XLXI_10/XLXI_66/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (INOUT)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.819     1.946    SSD/XLXI_10/XLXI_66/CLK
    SLICE_X39Y27         FDRE                                         r  SSD/XLXI_10/XLXI_66/q_tmp_reg/C
                         clock pessimism             -0.510     1.436    
    SLICE_X39Y27         FDRE (Hold_fdre_C_D)         0.091     1.527    SSD/XLXI_10/XLXI_66/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y28   SSD/XLXI_10/XLXI_13/q_tmp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y28   SSD/XLXI_10/XLXI_44/q_tmp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y28   SSD/XLXI_10/XLXI_46/q_tmp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y28   SSD/XLXI_10/XLXI_48/q_tmp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y29    counter2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y29   counter2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y29   counter2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y29    counter2_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y30   counter2_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y37    lift1_floor_indicator_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y37    lift1_floor_indicator_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y37    lift1_floor_indicator_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y28   SSD/XLXI_10/XLXI_13/q_tmp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y28   SSD/XLXI_10/XLXI_44/q_tmp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29    counter2_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y29   counter2_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y29   counter2_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29    counter2_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y30   counter2_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y30    counter2_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y33   counter2_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y33   counter2_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y33   counter2_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y36    counter_reg[11]/C



