var group___i2_c___r_e_g_i_s_t_e_r_s =
[
    [ "I2C_DESC_REG", "group___i2_c___d_e_s_c___r_e_g.html", "group___i2_c___d_e_s_c___r_e_g" ],
    [ "I2C_PWR_EN_REG", "group___i2_c___p_w_r___e_n___r_e_g.html", "group___i2_c___p_w_r___e_n___r_e_g" ],
    [ "I2C_RST_CTRL_REG", "group___i2_c___r_s_t___c_t_r_l___r_e_g.html", "group___i2_c___r_s_t___c_t_r_l___r_e_g" ],
    [ "I2C_RST_STS_REG", "group___i2_c___r_s_t___s_t_s___r_e_g.html", "group___i2_c___r_s_t___s_t_s___r_e_g" ],
    [ "I2C_CLK_CTRL_REG", "group___i2_c___c_l_k___c_t_r_l___r_e_g.html", "group___i2_c___c_l_k___c_t_r_l___r_e_g" ],
    [ "I2C_DBG_CTRL_REG", "group___i2_c___d_b_g___c_t_r_l___r_e_g.html", "group___i2_c___d_b_g___c_t_r_l___r_e_g" ],
    [ "I2C_MASTER_SCL_GEN_REG", "group___i2_c___m_a_s_t_e_r___s_c_l___g_e_n___r_e_g.html", "group___i2_c___m_a_s_t_e_r___s_c_l___g_e_n___r_e_g" ],
    [ "I2C_MASTER_TIMING_CONSTRAINT_REG", "group___i2_c___m_a_s_t_e_r___t_i_m_i_n_g___c_o_n_s_t_r_a_i_n_t___r_e_g.html", "group___i2_c___m_a_s_t_e_r___t_i_m_i_n_g___c_o_n_s_t_r_a_i_n_t___r_e_g" ],
    [ "I2C_MASTER_CLKSTRETCH_CNT_REG", "group___i2_c___m_a_s_t_e_r___c_l_k_s_t_r_e_t_c_h___c_n_t___r_e_g.html", "group___i2_c___m_a_s_t_e_r___c_l_k_s_t_r_e_t_c_h___c_n_t___r_e_g" ],
    [ "I2C_SLAVE_CLKSTRETCH_CNT_REG", "group___i2_c___s_l_a_v_e___c_l_k_s_t_r_e_t_c_h___c_n_t___r_e_g.html", "group___i2_c___s_l_a_v_e___c_l_k_s_t_r_e_t_c_h___c_n_t___r_e_g" ],
    [ "I2C_SMBUS_TIMEOUT_CNT_REG", "group___i2_c___s_m_b_u_s___t_i_m_e_o_u_t___c_n_t___r_e_g.html", "group___i2_c___s_m_b_u_s___t_i_m_e_o_u_t___c_n_t___r_e_g" ],
    [ "I2C_INTR_STS_REG", "group___i2_c___i_n_t_r___s_t_s___r_e_g.html", "group___i2_c___i_n_t_r___s_t_s___r_e_g" ],
    [ "I2C_INTR_EVENT_REG", "group___i2_c___i_n_t_r___e_v_e_n_t___r_e_g.html", "group___i2_c___i_n_t_r___e_v_e_n_t___r_e_g" ],
    [ "I2C_INTR_EN_0_REG", "group___i2_c___i_n_t_r___e_n__0___r_e_g.html", "group___i2_c___i_n_t_r___e_n__0___r_e_g" ],
    [ "I2C_INTR_EN_1_REG", "group___i2_c___i_n_t_r___e_n__1___r_e_g.html", "group___i2_c___i_n_t_r___e_n__1___r_e_g" ],
    [ "I2C_INTR_NMI_EN_0_REG", "group___i2_c___i_n_t_r___n_m_i___e_n__0___r_e_g.html", "group___i2_c___i_n_t_r___n_m_i___e_n__0___r_e_g" ],
    [ "I2C_INTR_NMI_EN_1_REG", "group___i2_c___i_n_t_r___n_m_i___e_n__1___r_e_g.html", "group___i2_c___i_n_t_r___n_m_i___e_n__1___r_e_g" ],
    [ "I2C_RX_DMA_EVENT_EN_0_REG", "group___i2_c___r_x___d_m_a___e_v_e_n_t___e_n__0___r_e_g.html", "group___i2_c___r_x___d_m_a___e_v_e_n_t___e_n__0___r_e_g" ],
    [ "I2C_RX_DMA_EVENT_EN_1_REG", "group___i2_c___r_x___d_m_a___e_v_e_n_t___e_n__1___r_e_g.html", "group___i2_c___r_x___d_m_a___e_v_e_n_t___e_n__1___r_e_g" ],
    [ "I2C_TX_DMA_EVENT_EN_0_REG", "group___i2_c___t_x___d_m_a___e_v_e_n_t___e_n__0___r_e_g.html", "group___i2_c___t_x___d_m_a___e_v_e_n_t___e_n__0___r_e_g" ],
    [ "I2C_TX_DMA_EVENT_EN_1_REG", "group___i2_c___t_x___d_m_a___e_v_e_n_t___e_n__1___r_e_g.html", "group___i2_c___t_x___d_m_a___e_v_e_n_t___e_n__1___r_e_g" ],
    [ "I2C_INTR_SW_SET_0_REG", "group___i2_c___i_n_t_r___s_w___s_e_t__0___r_e_g.html", "group___i2_c___i_n_t_r___s_w___s_e_t__0___r_e_g" ],
    [ "I2C_INTR_SW_SET_1_REG", "group___i2_c___i_n_t_r___s_w___s_e_t__1___r_e_g.html", "group___i2_c___i_n_t_r___s_w___s_e_t__1___r_e_g" ],
    [ "I2C_SPARE_CTRL_REG", "group___i2_c___s_p_a_r_e___c_t_r_l___r_e_g.html", "group___i2_c___s_p_a_r_e___c_t_r_l___r_e_g" ],
    [ "I2C_SPARE_STS_REG", "group___i2_c___s_p_a_r_e___s_t_s___r_e_g.html", "group___i2_c___s_p_a_r_e___s_t_s___r_e_g" ],
    [ "I2C_GLITCH_FILTER_CFG_REG", "group___i2_c___g_l_i_t_c_h___f_i_l_t_e_r___c_f_g___r_e_g.html", "group___i2_c___g_l_i_t_c_h___f_i_l_t_e_r___c_f_g___r_e_g" ],
    [ "I2C_SLAVE_CTRL_REG", "group___i2_c___s_l_a_v_e___c_t_r_l___r_e_g.html", "group___i2_c___s_l_a_v_e___c_t_r_l___r_e_g" ],
    [ "I2C_SLAVE_ADDR_REG", "group___i2_c___s_l_a_v_e___a_d_d_r___r_e_g.html", "group___i2_c___s_l_a_v_e___a_d_d_r___r_e_g" ],
    [ "I2C_SLAVE_STS_REG", "group___i2_c___s_l_a_v_e___s_t_s___r_e_g.html", "group___i2_c___s_l_a_v_e___s_t_s___r_e_g" ],
    [ "I2C_SLAVE_ACK_CFG_REG", "group___i2_c___s_l_a_v_e___a_c_k___c_f_g___r_e_g.html", "group___i2_c___s_l_a_v_e___a_c_k___c_f_g___r_e_g" ],
    [ "I2C_SLAVE_BYTE_ACK_REG", "group___i2_c___s_l_a_v_e___b_y_t_e___a_c_k___r_e_g.html", "group___i2_c___s_l_a_v_e___b_y_t_e___a_c_k___r_e_g" ],
    [ "I2C_FIFO_CTRL_REG", "group___i2_c___f_i_f_o___c_t_r_l___r_e_g.html", "group___i2_c___f_i_f_o___c_t_r_l___r_e_g" ],
    [ "I2C_RXDATA_REG", "group___i2_c___r_x_d_a_t_a___r_e_g.html", "group___i2_c___r_x_d_a_t_a___r_e_g" ],
    [ "I2C_TXDATA_REG", "group___i2_c___t_x_d_a_t_a___r_e_g.html", "group___i2_c___t_x_d_a_t_a___r_e_g" ],
    [ "I2C_FIFO_STS_REG", "group___i2_c___f_i_f_o___s_t_s___r_e_g.html", "group___i2_c___f_i_f_o___s_t_s___r_e_g" ],
    [ "I2C_PEC_CTRL_REG", "group___i2_c___p_e_c___c_t_r_l___r_e_g.html", "group___i2_c___p_e_c___c_t_r_l___r_e_g" ],
    [ "I2C_PEC_STS_REG", "group___i2_c___p_e_c___s_t_s___r_e_g.html", "group___i2_c___p_e_c___s_t_s___r_e_g" ],
    [ "I2C_CRC_OUT_BYTE_REG", "group___i2_c___c_r_c___o_u_t___b_y_t_e___r_e_g.html", "group___i2_c___c_r_c___o_u_t___b_y_t_e___r_e_g" ],
    [ "I2C_MASTER_CFG_REG", "group___i2_c___m_a_s_t_e_r___c_f_g___r_e_g.html", "group___i2_c___m_a_s_t_e_r___c_f_g___r_e_g" ],
    [ "I2C_MASTER_CTRL_REG", "group___i2_c___m_a_s_t_e_r___c_t_r_l___r_e_g.html", "group___i2_c___m_a_s_t_e_r___c_t_r_l___r_e_g" ],
    [ "I2C_MASTER_ACK_VAL_REG", "group___i2_c___m_a_s_t_e_r___a_c_k___v_a_l___r_e_g.html", "group___i2_c___m_a_s_t_e_r___a_c_k___v_a_l___r_e_g" ],
    [ "I2C_MASTER_STS_REG", "group___i2_c___m_a_s_t_e_r___s_t_s___r_e_g.html", "group___i2_c___m_a_s_t_e_r___s_t_s___r_e_g" ],
    [ "I2C_MASTER_MON_REG", "group___i2_c___m_a_s_t_e_r___m_o_n___r_e_g.html", "group___i2_c___m_a_s_t_e_r___m_o_n___r_e_g" ],
    [ "I2C_FSM_STATUS_REG", "group___i2_c___f_s_m___s_t_a_t_u_s___r_e_g.html", "group___i2_c___f_s_m___s_t_a_t_u_s___r_e_g" ]
];